{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1689635303599 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689635303599 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 17 20:08:23 2023 " "Processing started: Mon Jul 17 20:08:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689635303599 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689635303599 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off loader_demo -c loader_demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off loader_demo -c loader_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689635303599 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1689635303800 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1689635303801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loader_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file loader_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 loader_demo " "Found entity 1: loader_demo" {  } { { "loader_demo.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/loader_demo/loader_demo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689635308862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689635308862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/loader_demo/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689635308863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689635308863 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "loader_demo " "Elaborating entity \"loader_demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1689635308879 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 loader_demo.v(26) " "Verilog HDL assignment warning at loader_demo.v(26): truncated value with size 32 to match size of target (16)" {  } { { "loader_demo.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/loader_demo/loader_demo.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689635309110 "|loader_demo"}
{ "Error" "EVRFX_VERI_NON_CONST_LOOP" "250 loader_demo.v(25) " "Verilog HDL Loop Statement error at loader_demo.v(25): loop with non-constant loop condition must terminate within 250 iterations" {  } { { "loader_demo.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/loader_demo/loader_demo.v" 25 0 0 } }  } 0 10119 "Verilog HDL Loop Statement error at %2!s!: loop with non-constant loop condition must terminate within %1!d! iterations" 0 0 "Analysis & Synthesis" 0 -1 1689635369540 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "SRAM_ADDR loader_demo.v(20) " "Verilog HDL warning at loader_demo.v(20): initial value for variable SRAM_ADDR should be constant" {  } { { "loader_demo.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/loader_demo/loader_demo.v" 20 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1689635369684 "|loader_demo"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "SRAM_DQ loader_demo.v(20) " "Verilog HDL warning at loader_demo.v(20): initial value for variable SRAM_DQ should be constant" {  } { { "loader_demo.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/loader_demo/loader_demo.v" 20 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1689635369685 "|loader_demo"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "idx loader_demo.v(20) " "Verilog HDL warning at loader_demo.v(20): initial value for variable idx should be constant" {  } { { "loader_demo.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/loader_demo/loader_demo.v" 20 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1689635369685 "|loader_demo"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1689635383088 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "29342 " "Peak virtual memory: 29342 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689635383161 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 17 20:09:43 2023 " "Processing ended: Mon Jul 17 20:09:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689635383161 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:20 " "Elapsed time: 00:01:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689635383161 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689635383161 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1689635383161 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1689635383845 ""}
