Design,DatapathDelay,LogicDelay,RoutingDelay,DynamicPower,StaticPower,SignalPower,LogicPower,TotalPower,F7Muxes,LutAsMemory,LutAsLogic,SliceLut
design1,4.014,2.753,1.261,0.265,0.131,0.013,0.006,0.396,0.0,0.0,0.0,0.0
design2,3.981,2.709,1.272,0.991,0.134,0.022,0.011,1.124,0.0,0.0,1.0,1.0
design3,6.018,3.532,2.486,1.216,0.134,0.019,0.005,1.35,0.0,0.0,1.0,1.0
design4,4.149,2.764,1.384,0.994,0.134,0.029,0.008,1.128,0.0,0.0,0.0,0.0
design5,4.439,2.889,1.551,1.274,0.134,0.044,0.02,1.409,0.0,0.0,3.0,3.0
design6,5.614,3.377,2.237,0.351,0.132,0.011,0.002,0.483,0.0,0.0,1.0,1.0
design7,6.062,3.583,2.479,0.921,0.133,0.017,0.006,1.054,0.0,0.0,2.0,2.0
design8,4.157,2.764,1.393,1.12,0.134,0.027,0.012,1.254,0.0,0.0,1.0,1.0
design9,4.079,2.709,1.37,0.262,0.131,0.019,0.008,0.394,0.0,0.0,2.0,2.0
