{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685117729952 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685117729961 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 26 18:15:29 2023 " "Processing started: Fri May 26 18:15:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685117729961 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117729961 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3_MultiProcessors -c lab3_MultiProcessors " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3_MultiProcessors -c lab3_MultiProcessors" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117729961 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685117731438 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685117731438 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "soc_system.qsys " "Elaborating Platform Designer system entity \"soc_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117743997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:50 Progress: Loading quartus/soc_system.qsys " "2023.05.26.18:15:50 Progress: Loading quartus/soc_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117750610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:51 Progress: Reading input file " "2023.05.26.18:15:51 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117751706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:51 Progress: Adding SigProcOperation_0 \[SigProcOperation 1.0\] " "2023.05.26.18:15:51 Progress: Adding SigProcOperation_0 \[SigProcOperation 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117751845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:52 Progress: Parameterizing module SigProcOperation_0 " "2023.05.26.18:15:52 Progress: Parameterizing module SigProcOperation_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117752956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:52 Progress: Adding audio_0 \[altera_up_avalon_audio 18.0\] " "2023.05.26.18:15:52 Progress: Adding audio_0 \[altera_up_avalon_audio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117752959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:53 Progress: Parameterizing module audio_0 " "2023.05.26.18:15:53 Progress: Parameterizing module audio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117753073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:53 Progress: Adding audio_and_video_config_0 \[altera_up_avalon_audio_and_video_config 18.0\] " "2023.05.26.18:15:53 Progress: Adding audio_and_video_config_0 \[altera_up_avalon_audio_and_video_config 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117753073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:53 Progress: Parameterizing module audio_and_video_config_0 " "2023.05.26.18:15:53 Progress: Parameterizing module audio_and_video_config_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117753540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:53 Progress: Adding audio_pll_0 \[altera_up_avalon_audio_pll 18.0\] " "2023.05.26.18:15:53 Progress: Adding audio_pll_0 \[altera_up_avalon_audio_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117753540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:53 Progress: Parameterizing module audio_pll_0 " "2023.05.26.18:15:53 Progress: Parameterizing module audio_pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117753590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:53 Progress: Adding clk_0 \[clock_source 18.1\] " "2023.05.26.18:15:53 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117753593 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:53 Progress: Parameterizing module clk_0 " "2023.05.26.18:15:53 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117753760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:53 Progress: Adding cpu_0 \[altera_nios2_gen2 18.1\] " "2023.05.26.18:15:53 Progress: Adding cpu_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117753761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:54 Progress: Parameterizing module cpu_0 " "2023.05.26.18:15:54 Progress: Parameterizing module cpu_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117754044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:54 Progress: Adding cpu_1 \[altera_nios2_gen2 18.1\] " "2023.05.26.18:15:54 Progress: Adding cpu_1 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117754052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:54 Progress: Parameterizing module cpu_1 " "2023.05.26.18:15:54 Progress: Parameterizing module cpu_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117754054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:54 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2023.05.26.18:15:54 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117754058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:54 Progress: Parameterizing module jtag_uart_0 " "2023.05.26.18:15:54 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117754085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:54 Progress: Adding jtag_uart_1 \[altera_avalon_jtag_uart 18.1\] " "2023.05.26.18:15:54 Progress: Adding jtag_uart_1 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117754086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:54 Progress: Parameterizing module jtag_uart_1 " "2023.05.26.18:15:54 Progress: Parameterizing module jtag_uart_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117754087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:54 Progress: Adding mailbox_simple_0 \[altera_avalon_mailbox_simple 18.1\] " "2023.05.26.18:15:54 Progress: Adding mailbox_simple_0 \[altera_avalon_mailbox_simple 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117754090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:54 Progress: Parameterizing module mailbox_simple_0 " "2023.05.26.18:15:54 Progress: Parameterizing module mailbox_simple_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117754196 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:54 Progress: Adding mailbox_simple_1 \[altera_avalon_mailbox_simple 18.1\] " "2023.05.26.18:15:54 Progress: Adding mailbox_simple_1 \[altera_avalon_mailbox_simple 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117754198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:54 Progress: Parameterizing module mailbox_simple_1 " "2023.05.26.18:15:54 Progress: Parameterizing module mailbox_simple_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117754198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:54 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2023.05.26.18:15:54 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117754199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:54 Progress: Parameterizing module onchip_memory2_0 " "2023.05.26.18:15:54 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117754223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:54 Progress: Adding onchip_memory_1 \[altera_avalon_onchip_memory2 18.1\] " "2023.05.26.18:15:54 Progress: Adding onchip_memory_1 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117754224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:54 Progress: Parameterizing module onchip_memory_1 " "2023.05.26.18:15:54 Progress: Parameterizing module onchip_memory_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117754224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:54 Progress: Adding parallel_port_0 \[altera_up_avalon_parallel_port 18.0\] " "2023.05.26.18:15:54 Progress: Adding parallel_port_0 \[altera_up_avalon_parallel_port 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117754225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:54 Progress: Parameterizing module parallel_port_0 " "2023.05.26.18:15:54 Progress: Parameterizing module parallel_port_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117754250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:54 Progress: Adding parallel_port_1 \[altera_up_avalon_parallel_port 18.0\] " "2023.05.26.18:15:54 Progress: Adding parallel_port_1 \[altera_up_avalon_parallel_port 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117754250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:54 Progress: Parameterizing module parallel_port_1 " "2023.05.26.18:15:54 Progress: Parameterizing module parallel_port_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117754251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:54 Progress: Adding parallel_port_2 \[altera_up_avalon_parallel_port 18.0\] " "2023.05.26.18:15:54 Progress: Adding parallel_port_2 \[altera_up_avalon_parallel_port 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117754252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:54 Progress: Parameterizing module parallel_port_2 " "2023.05.26.18:15:54 Progress: Parameterizing module parallel_port_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117754252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:54 Progress: Adding performance_counter_0 \[altera_avalon_performance_counter 18.1\] " "2023.05.26.18:15:54 Progress: Adding performance_counter_0 \[altera_avalon_performance_counter 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117754253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:54 Progress: Parameterizing module performance_counter_0 " "2023.05.26.18:15:54 Progress: Parameterizing module performance_counter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117754271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:54 Progress: Adding performance_counter_1 \[altera_avalon_performance_counter 18.1\] " "2023.05.26.18:15:54 Progress: Adding performance_counter_1 \[altera_avalon_performance_counter 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117754272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:54 Progress: Parameterizing module performance_counter_1 " "2023.05.26.18:15:54 Progress: Parameterizing module performance_counter_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117754272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:54 Progress: Adding pio_2 \[altera_avalon_pio 18.1\] " "2023.05.26.18:15:54 Progress: Adding pio_2 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117754273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:54 Progress: Parameterizing module pio_2 " "2023.05.26.18:15:54 Progress: Parameterizing module pio_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117754291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:54 Progress: Adding pll_2 \[altera_pll 18.1\] " "2023.05.26.18:15:54 Progress: Adding pll_2 \[altera_pll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117754292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:55 Progress: Parameterizing module pll_2 " "2023.05.26.18:15:55 Progress: Parameterizing module pll_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117755153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:55 Progress: Adding sdram_controller_2 \[altera_avalon_new_sdram_controller 18.1\] " "2023.05.26.18:15:55 Progress: Adding sdram_controller_2 \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117755194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:55 Progress: Parameterizing module sdram_controller_2 " "2023.05.26.18:15:55 Progress: Parameterizing module sdram_controller_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117755212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:55 Progress: Building connections " "2023.05.26.18:15:55 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117755213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:55 Progress: Parameterizing connections " "2023.05.26.18:15:55 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117755286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:15:55 Progress: Validating " "2023.05.26.18:15:55 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117755290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.26.18:16:00 Progress: Done reading input file " "2023.05.26.18:16:00 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117760030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Soc_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117763165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.jtag_uart_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Soc_system.jtag_uart_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117763165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.parallel_port_0: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead. " "Soc_system.parallel_port_0: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117763166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.parallel_port_1: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead. " "Soc_system.parallel_port_1: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117763166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.parallel_port_2: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead. " "Soc_system.parallel_port_2: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117763166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.pio_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Soc_system.pio_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117763167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.pll_2: The legal reference clock frequency is 5.0 MHz..800.0 MHz " "Soc_system.pll_2: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117763167 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_system.pll_2: Able to implement PLL - Actual settings differ from Requested settings " "Soc_system.pll_2: Able to implement PLL - Actual settings differ from Requested settings" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117763167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.sdram_controller_2: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Soc_system.sdram_controller_2: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117763167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH " "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117764118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0 " "Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117770485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_010.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_010.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117770498 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10 " "Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117770520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_010.src1 and rsp_mux_001.sink1 " "Inserting clock-crossing logic between rsp_demux_010.src1 and rsp_mux_001.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117770527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SigProcOperation_0: \"soc_system\" instantiated SigProcOperation \"SigProcOperation_0\" " "SigProcOperation_0: \"soc_system\" instantiated SigProcOperation \"SigProcOperation_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117779341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_0: Starting Generation of Audio Controller " "Audio_0: Starting Generation of Audio Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117779343 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_0: \"soc_system\" instantiated altera_up_avalon_audio \"audio_0\" " "Audio_0: \"soc_system\" instantiated altera_up_avalon_audio \"audio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117779396 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_and_video_config_0: Starting Generation of Audio and Video Config " "Audio_and_video_config_0: Starting Generation of Audio and Video Config" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117779404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_and_video_config_0: \"soc_system\" instantiated altera_up_avalon_audio_and_video_config \"audio_and_video_config_0\" " "Audio_and_video_config_0: \"soc_system\" instantiated altera_up_avalon_audio_and_video_config \"audio_and_video_config_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117779472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_pll_0: \"soc_system\" instantiated altera_up_avalon_audio_pll \"audio_pll_0\" " "Audio_pll_0: \"soc_system\" instantiated altera_up_avalon_audio_pll \"audio_pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117781120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_0: \"soc_system\" instantiated altera_nios2_gen2 \"cpu_0\" " "Cpu_0: \"soc_system\" instantiated altera_nios2_gen2 \"cpu_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117782303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_1: \"soc_system\" instantiated altera_nios2_gen2 \"cpu_1\" " "Cpu_1: \"soc_system\" instantiated altera_nios2_gen2 \"cpu_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117783541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'soc_system_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'soc_system_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117783561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart_0 --dir=C:/Users/wilhe/AppData/Local/Temp/alt9503_6979924835339272921.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wilhe/AppData/Local/Temp/alt9503_6979924835339272921.dir/0005_jtag_uart_0_gen//soc_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart_0 --dir=C:/Users/wilhe/AppData/Local/Temp/alt9503_6979924835339272921.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wilhe/AppData/Local/Temp/alt9503_6979924835339272921.dir/0005_jtag_uart_0_gen//soc_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117783561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'soc_system_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'soc_system_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117783987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117783994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mailbox_simple_0: \"soc_system\" instantiated altera_avalon_mailbox_simple \"mailbox_simple_0\" " "Mailbox_simple_0: \"soc_system\" instantiated altera_avalon_mailbox_simple \"mailbox_simple_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117783996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117784020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/wilhe/AppData/Local/Temp/alt9503_6979924835339272921.dir/0007_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wilhe/AppData/Local/Temp/alt9503_6979924835339272921.dir/0007_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/wilhe/AppData/Local/Temp/alt9503_6979924835339272921.dir/0007_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wilhe/AppData/Local/Temp/alt9503_6979924835339272921.dir/0007_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117784020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117784769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117784785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_1: Starting RTL generation for module 'soc_system_onchip_memory_1' " "Onchip_memory_1: Starting RTL generation for module 'soc_system_onchip_memory_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117784799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory_1 --dir=C:/Users/wilhe/AppData/Local/Temp/alt9503_6979924835339272921.dir/0008_onchip_memory_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wilhe/AppData/Local/Temp/alt9503_6979924835339272921.dir/0008_onchip_memory_1_gen//soc_system_onchip_memory_1_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory_1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory_1 --dir=C:/Users/wilhe/AppData/Local/Temp/alt9503_6979924835339272921.dir/0008_onchip_memory_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wilhe/AppData/Local/Temp/alt9503_6979924835339272921.dir/0008_onchip_memory_1_gen//soc_system_onchip_memory_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117784799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_1: Done RTL generation for module 'soc_system_onchip_memory_1' " "Onchip_memory_1: Done RTL generation for module 'soc_system_onchip_memory_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117785686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_1: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory_1\" " "Onchip_memory_1: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117785701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Parallel_port_0: Starting Generation of Parallel Port " "Parallel_port_0: Starting Generation of Parallel Port" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117785707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Parallel_port_0: \"soc_system\" instantiated altera_up_avalon_parallel_port \"parallel_port_0\" " "Parallel_port_0: \"soc_system\" instantiated altera_up_avalon_parallel_port \"parallel_port_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117785767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter_0: Starting RTL generation for module 'soc_system_performance_counter_0' " "Performance_counter_0: Starting RTL generation for module 'soc_system_performance_counter_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117785777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=soc_system_performance_counter_0 --dir=C:/Users/wilhe/AppData/Local/Temp/alt9503_6979924835339272921.dir/0010_performance_counter_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wilhe/AppData/Local/Temp/alt9503_6979924835339272921.dir/0010_performance_counter_0_gen//soc_system_performance_counter_0_component_configuration.pl  --do_build_sim=0  \] " "Performance_counter_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=soc_system_performance_counter_0 --dir=C:/Users/wilhe/AppData/Local/Temp/alt9503_6979924835339272921.dir/0010_performance_counter_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wilhe/AppData/Local/Temp/alt9503_6979924835339272921.dir/0010_performance_counter_0_gen//soc_system_performance_counter_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117785777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter_0: Done RTL generation for module 'soc_system_performance_counter_0' " "Performance_counter_0: Done RTL generation for module 'soc_system_performance_counter_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117786283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter_0: \"soc_system\" instantiated altera_avalon_performance_counter \"performance_counter_0\" " "Performance_counter_0: \"soc_system\" instantiated altera_avalon_performance_counter \"performance_counter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117786287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_2: Starting RTL generation for module 'soc_system_pio_2' " "Pio_2: Starting RTL generation for module 'soc_system_pio_2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117786301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_2:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_2 --dir=C:/Users/wilhe/AppData/Local/Temp/alt9503_6979924835339272921.dir/0011_pio_2_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wilhe/AppData/Local/Temp/alt9503_6979924835339272921.dir/0011_pio_2_gen//soc_system_pio_2_component_configuration.pl  --do_build_sim=0  \] " "Pio_2:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_2 --dir=C:/Users/wilhe/AppData/Local/Temp/alt9503_6979924835339272921.dir/0011_pio_2_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wilhe/AppData/Local/Temp/alt9503_6979924835339272921.dir/0011_pio_2_gen//soc_system_pio_2_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117786301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_2: Done RTL generation for module 'soc_system_pio_2' " "Pio_2: Done RTL generation for module 'soc_system_pio_2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117786678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_2: \"soc_system\" instantiated altera_avalon_pio \"pio_2\" " "Pio_2: \"soc_system\" instantiated altera_avalon_pio \"pio_2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117786682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll_2: \"soc_system\" instantiated altera_pll \"pll_2\" " "Pll_2: \"soc_system\" instantiated altera_pll \"pll_2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117786758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_2: Starting RTL generation for module 'soc_system_sdram_controller_2' " "Sdram_controller_2: Starting RTL generation for module 'soc_system_sdram_controller_2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117786765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_2:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=soc_system_sdram_controller_2 --dir=C:/Users/wilhe/AppData/Local/Temp/alt9503_6979924835339272921.dir/0013_sdram_controller_2_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wilhe/AppData/Local/Temp/alt9503_6979924835339272921.dir/0013_sdram_controller_2_gen//soc_system_sdram_controller_2_component_configuration.pl  --do_build_sim=0  \] " "Sdram_controller_2:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=soc_system_sdram_controller_2 --dir=C:/Users/wilhe/AppData/Local/Temp/alt9503_6979924835339272921.dir/0013_sdram_controller_2_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wilhe/AppData/Local/Temp/alt9503_6979924835339272921.dir/0013_sdram_controller_2_gen//soc_system_sdram_controller_2_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117786765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_2: Done RTL generation for module 'soc_system_sdram_controller_2' " "Sdram_controller_2: Done RTL generation for module 'soc_system_sdram_controller_2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117787366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_2: \"soc_system\" instantiated altera_avalon_new_sdram_controller \"sdram_controller_2\" " "Sdram_controller_2: \"soc_system\" instantiated altera_avalon_new_sdram_controller \"sdram_controller_2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117787372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_1_custom_instruction_master_translator: \"soc_system\" instantiated altera_customins_master_translator \"cpu_1_custom_instruction_master_translator\" " "Cpu_1_custom_instruction_master_translator: \"soc_system\" instantiated altera_customins_master_translator \"cpu_1_custom_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117787375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_1_custom_instruction_master_comb_xconnect: \"soc_system\" instantiated altera_customins_xconnect \"cpu_1_custom_instruction_master_comb_xconnect\" " "Cpu_1_custom_instruction_master_comb_xconnect: \"soc_system\" instantiated altera_customins_xconnect \"cpu_1_custom_instruction_master_comb_xconnect\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117787386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_1_custom_instruction_master_comb_slave_translator0: \"soc_system\" instantiated altera_customins_slave_translator \"cpu_1_custom_instruction_master_comb_slave_translator0\" " "Cpu_1_custom_instruction_master_comb_slave_translator0: \"soc_system\" instantiated altera_customins_slave_translator \"cpu_1_custom_instruction_master_comb_slave_translator0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117787390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117804941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117805461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117806004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117806512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117807013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117807522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117808035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117808726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117809250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117809758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117810273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117810775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117811276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117811778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117812287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117812845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117813453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117814070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117814870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117830277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117830285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\" " "Irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117830290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117830296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_pll: \"audio_pll_0\" instantiated altera_pll \"audio_pll\" " "Audio_pll: \"audio_pll_0\" instantiated altera_pll \"audio_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117830365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"audio_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"audio_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117830367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'soc_system_cpu_0_cpu' " "Cpu: Starting RTL generation for module 'soc_system_cpu_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117830405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_system_cpu_0_cpu --dir=C:/Users/wilhe/AppData/Local/Temp/alt9503_6979924835339272921.dir/0022_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/wilhe/AppData/Local/Temp/alt9503_6979924835339272921.dir/0022_cpu_gen//soc_system_cpu_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_system_cpu_0_cpu --dir=C:/Users/wilhe/AppData/Local/Temp/alt9503_6979924835339272921.dir/0022_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/wilhe/AppData/Local/Temp/alt9503_6979924835339272921.dir/0022_cpu_gen//soc_system_cpu_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117830405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:11 (*) Starting Nios II generation " "Cpu: # 2023.05.26 18:17:11 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117838712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:11 (*)   Checking for plaintext license. " "Cpu: # 2023.05.26 18:17:11 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117838712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:11 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2023.05.26 18:17:11 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117838713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:11 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2023.05.26 18:17:11 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117838713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:11 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2023.05.26 18:17:11 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117838713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:11 (*)   Plaintext license not found. " "Cpu: # 2023.05.26 18:17:11 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117838713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:11 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2023.05.26 18:17:11 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117838714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:12 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2023.05.26 18:17:12 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117838714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:12 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2023.05.26 18:17:12 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117838714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:12 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2023.05.26 18:17:12 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117838714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:12 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2023.05.26 18:17:12 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117838715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:12 (*)   Elaborating CPU configuration settings " "Cpu: # 2023.05.26 18:17:12 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117838715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:12 (*)   Creating all objects for CPU " "Cpu: # 2023.05.26 18:17:12 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117838715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:12 (*)     Testbench " "Cpu: # 2023.05.26 18:17:12 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117838715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:12 (*)     Instruction decoding " "Cpu: # 2023.05.26 18:17:12 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117838716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:12 (*)       Instruction fields " "Cpu: # 2023.05.26 18:17:12 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117838716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:12 (*)       Instruction decodes " "Cpu: # 2023.05.26 18:17:12 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117838716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:13 (*)       Signals for RTL simulation waveforms " "Cpu: # 2023.05.26 18:17:13 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117838716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:13 (*)       Instruction controls " "Cpu: # 2023.05.26 18:17:13 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117838717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:13 (*)     Pipeline frontend " "Cpu: # 2023.05.26 18:17:13 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117838717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:13 (*)     Pipeline backend " "Cpu: # 2023.05.26 18:17:13 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117838717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:16 (*)   Generating RTL from CPU objects " "Cpu: # 2023.05.26 18:17:16 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117838717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:17 (*)   Creating encrypted RTL " "Cpu: # 2023.05.26 18:17:17 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117838718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:18 (*) Done Nios II generation " "Cpu: # 2023.05.26 18:17:18 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117838718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'soc_system_cpu_0_cpu' " "Cpu: Done RTL generation for module 'soc_system_cpu_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117838718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117838735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'soc_system_cpu_1_cpu' " "Cpu: Starting RTL generation for module 'soc_system_cpu_1_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117838771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_system_cpu_1_cpu --dir=C:/Users/wilhe/AppData/Local/Temp/alt9503_6979924835339272921.dir/0023_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/wilhe/AppData/Local/Temp/alt9503_6979924835339272921.dir/0023_cpu_gen//soc_system_cpu_1_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_system_cpu_1_cpu --dir=C:/Users/wilhe/AppData/Local/Temp/alt9503_6979924835339272921.dir/0023_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/wilhe/AppData/Local/Temp/alt9503_6979924835339272921.dir/0023_cpu_gen//soc_system_cpu_1_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117838771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:19 (*) Starting Nios II generation " "Cpu: # 2023.05.26 18:17:19 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:19 (*)   Checking for plaintext license. " "Cpu: # 2023.05.26 18:17:19 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:20 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2023.05.26 18:17:20 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:20 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2023.05.26 18:17:20 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:20 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2023.05.26 18:17:20 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:20 (*)   Plaintext license not found. " "Cpu: # 2023.05.26 18:17:20 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:20 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2023.05.26 18:17:20 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:20 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2023.05.26 18:17:20 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:20 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2023.05.26 18:17:20 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:20 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2023.05.26 18:17:20 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:20 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2023.05.26 18:17:20 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:20 (*)   Elaborating CPU configuration settings " "Cpu: # 2023.05.26 18:17:20 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:20 (*)   Creating all objects for CPU " "Cpu: # 2023.05.26 18:17:20 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:20 (*)     Testbench " "Cpu: # 2023.05.26 18:17:20 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:21 (*)     Instruction decoding " "Cpu: # 2023.05.26 18:17:21 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:21 (*)       Instruction fields " "Cpu: # 2023.05.26 18:17:21 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:21 (*)       Instruction decodes " "Cpu: # 2023.05.26 18:17:21 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:21 (*)       Signals for RTL simulation waveforms " "Cpu: # 2023.05.26 18:17:21 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:21 (*)       Instruction controls " "Cpu: # 2023.05.26 18:17:21 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:21 (*)     Pipeline frontend " "Cpu: # 2023.05.26 18:17:21 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:22 (*)     Pipeline backend " "Cpu: # 2023.05.26 18:17:22 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:24 (*)   Generating RTL from CPU objects " "Cpu: # 2023.05.26 18:17:24 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:26 (*)   Creating encrypted RTL " "Cpu: # 2023.05.26 18:17:26 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.26 18:17:27 (*) Done Nios II generation " "Cpu: # 2023.05.26 18:17:27 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'soc_system_cpu_1_cpu' " "Cpu: Done RTL generation for module 'soc_system_cpu_1_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu_1\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu_1\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_0_data_master_translator\" " "Cpu_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_0_avalon_audio_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"audio_0_avalon_audio_slave_translator\" " "Audio_0_avalon_audio_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"audio_0_avalon_audio_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_0_data_master_agent\" " "Cpu_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_0_avalon_audio_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"audio_0_avalon_audio_slave_agent\" " "Audio_0_avalon_audio_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"audio_0_avalon_audio_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847197 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_0_avalon_audio_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"audio_0_avalon_audio_slave_agent_rsp_fifo\" " "Audio_0_avalon_audio_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"audio_0_avalon_audio_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\" " "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_012: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_012\" " "Router_012: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_012\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_014: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_014\" " "Router_014: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_014\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_016: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_016\" " "Router_016: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_016\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_021: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_021\" " "Router_021: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_021\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_0_data_master_limiter\" " "Cpu_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847326 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_2_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_controller_2_s1_burst_adapter\" " "Sdram_controller_2_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_controller_2_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\" " "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\" " "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_010: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_010\" " "Rsp_demux_010: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_010\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_2_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_controller_2_s1_rsp_width_adapter\" " "Sdram_controller_2_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_controller_2_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117847472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117848581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_010\" " "Avalon_st_adapter_010: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_010\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117849909 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117849920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_010\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_010\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117849927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system: Done \"soc_system\" with 61 modules, 127 files " "Soc_system: Done \"soc_system\" with 61 modules, 127 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117849928 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "soc_system.qsys " "Finished elaborating Platform Designer system entity \"soc_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117851729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/rtes/miniproject_2/hw/hdl/de1_soc_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /rtes/miniproject_2/hw/hdl/de1_soc_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_top_level-rtl " "Found design unit 1: DE1_SoC_top_level-rtl" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 166 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117853937 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_top_level " "Found entity 1: DE1_SoC_top_level" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117853937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117853937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "db/ip/soc_system/soc_system.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117853946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117853946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/sigprocoperation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/sigprocoperation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SigProcOperation-design " "Found design unit 1: SigProcOperation-design" {  } { { "db/ip/soc_system/submodules/sigprocoperation.vhd" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/sigprocoperation.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117853952 ""} { "Info" "ISGN_ENTITY_NAME" "1 SigProcOperation " "Found entity 1: SigProcOperation" {  } { { "db/ip/soc_system/submodules/sigprocoperation.vhd" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/sigprocoperation.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117853952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117853952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_mailbox.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_mailbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mailbox " "Found entity 1: altera_avalon_mailbox" {  } { { "db/ip/soc_system/submodules/altera_avalon_mailbox.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_mailbox.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117853958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117853958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117853964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117853964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117853970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117853970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117853976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117853976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117853981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117853981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117853987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117853987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "db/ip/soc_system/submodules/altera_customins_master_translator.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117853992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117853992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "db/ip/soc_system/submodules/altera_customins_slave_translator.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117853996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117853996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/soc_system/submodules/altera_default_burst_converter.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/soc_system/submodules/altera_incr_burst_converter.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854021 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854039 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854039 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854039 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854039 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854039 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685117854046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_agent.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854081 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/soc_system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/soc_system/submodules/altera_reset_synchronizer.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/soc_system/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "db/ip/soc_system/submodules/altera_up_audio_bit_counter.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_audio_bit_counter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "db/ip/soc_system/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_audio_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "db/ip/soc_system/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_audio_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854148 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(51) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "db/ip/soc_system/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_auto_init.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117854152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "db/ip/soc_system/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "db/ip/soc_system/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_auto_init_d5m.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "db/ip/soc_system/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_auto_init_dc2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "db/ip/soc_system/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_auto_init_lcm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "db/ip/soc_system/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_auto_init_ltm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_audio.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_de10_standard.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de10_standard " "Found entity 1: altera_up_av_config_auto_init_ob_de10_standard" {  } { { "db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de1_soc " "Found entity 1: altera_up_av_config_auto_init_ob_de1_soc" {  } { { "db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_de2i_150.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2i_150 " "Found entity 1: altera_up_av_config_auto_init_ob_de2i_150" {  } { { "db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "db/ip/soc_system/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_serial_bus_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "db/ip/soc_system/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "db/ip/soc_system/submodules/altera_up_clock_edge.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_clock_edge.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "db/ip/soc_system/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "db/ip/soc_system/submodules/altera_up_sync_fifo.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854261 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685117854265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_audio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_audio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_audio_0 " "Found entity 1: soc_system_audio_0" {  } { { "db/ip/soc_system/submodules/soc_system_audio_0.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_audio_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_audio_and_video_config_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_audio_and_video_config_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_audio_and_video_config_0 " "Found entity 1: soc_system_audio_and_video_config_0" {  } { { "db/ip/soc_system/submodules/soc_system_audio_and_video_config_0.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_audio_and_video_config_0.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_audio_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_audio_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_audio_pll_0 " "Found entity 1: soc_system_audio_pll_0" {  } { { "db/ip/soc_system/submodules/soc_system_audio_pll_0.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_audio_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_audio_pll_0_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_audio_pll_0_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_audio_pll_0_audio_pll " "Found entity 1: soc_system_audio_pll_0_audio_pll" {  } { { "db/ip/soc_system/submodules/soc_system_audio_pll_0_audio_pll.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_audio_pll_0_audio_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_cpu_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_cpu_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_cpu_0 " "Found entity 1: soc_system_cpu_0" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117854304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117854304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_cpu_0_cpu_ic_data_module " "Found entity 1: soc_system_cpu_0_cpu_ic_data_module" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117855185 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_cpu_0_cpu_ic_tag_module " "Found entity 2: soc_system_cpu_0_cpu_ic_tag_module" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117855185 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_cpu_0_cpu_bht_module " "Found entity 3: soc_system_cpu_0_cpu_bht_module" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117855185 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_cpu_0_cpu_register_bank_a_module " "Found entity 4: soc_system_cpu_0_cpu_register_bank_a_module" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117855185 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_cpu_0_cpu_register_bank_b_module " "Found entity 5: soc_system_cpu_0_cpu_register_bank_b_module" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117855185 ""} { "Info" "ISGN_ENTITY_NAME" "6 soc_system_cpu_0_cpu_dc_tag_module " "Found entity 6: soc_system_cpu_0_cpu_dc_tag_module" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117855185 ""} { "Info" "ISGN_ENTITY_NAME" "7 soc_system_cpu_0_cpu_dc_data_module " "Found entity 7: soc_system_cpu_0_cpu_dc_data_module" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117855185 ""} { "Info" "ISGN_ENTITY_NAME" "8 soc_system_cpu_0_cpu_dc_victim_module " "Found entity 8: soc_system_cpu_0_cpu_dc_victim_module" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117855185 ""} { "Info" "ISGN_ENTITY_NAME" "9 soc_system_cpu_0_cpu_nios2_oci_debug " "Found entity 9: soc_system_cpu_0_cpu_nios2_oci_debug" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117855185 ""} { "Info" "ISGN_ENTITY_NAME" "10 soc_system_cpu_0_cpu_nios2_oci_break " "Found entity 10: soc_system_cpu_0_cpu_nios2_oci_break" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117855185 ""} { "Info" "ISGN_ENTITY_NAME" "11 soc_system_cpu_0_cpu_nios2_oci_xbrk " "Found entity 11: soc_system_cpu_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117855185 ""} { "Info" "ISGN_ENTITY_NAME" "12 soc_system_cpu_0_cpu_nios2_oci_dbrk " "Found entity 12: soc_system_cpu_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117855185 ""} { "Info" "ISGN_ENTITY_NAME" "13 soc_system_cpu_0_cpu_nios2_oci_itrace " "Found entity 13: soc_system_cpu_0_cpu_nios2_oci_itrace" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117855185 ""} { "Info" "ISGN_ENTITY_NAME" "14 soc_system_cpu_0_cpu_nios2_oci_td_mode " "Found entity 14: soc_system_cpu_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117855185 ""} { "Info" "ISGN_ENTITY_NAME" "15 soc_system_cpu_0_cpu_nios2_oci_dtrace " "Found entity 15: soc_system_cpu_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117855185 ""} { "Info" "ISGN_ENTITY_NAME" "16 soc_system_cpu_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: soc_system_cpu_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117855185 ""} { "Info" "ISGN_ENTITY_NAME" "17 soc_system_cpu_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: soc_system_cpu_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117855185 ""} { "Info" "ISGN_ENTITY_NAME" "18 soc_system_cpu_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: soc_system_cpu_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117855185 ""} { "Info" "ISGN_ENTITY_NAME" "19 soc_system_cpu_0_cpu_nios2_oci_fifo " "Found entity 19: soc_system_cpu_0_cpu_nios2_oci_fifo" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117855185 ""} { "Info" "ISGN_ENTITY_NAME" "20 soc_system_cpu_0_cpu_nios2_oci_pib " "Found entity 20: soc_system_cpu_0_cpu_nios2_oci_pib" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117855185 ""} { "Info" "ISGN_ENTITY_NAME" "21 soc_system_cpu_0_cpu_nios2_oci_im " "Found entity 21: soc_system_cpu_0_cpu_nios2_oci_im" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117855185 ""} { "Info" "ISGN_ENTITY_NAME" "22 soc_system_cpu_0_cpu_nios2_performance_monitors " "Found entity 22: soc_system_cpu_0_cpu_nios2_performance_monitors" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117855185 ""} { "Info" "ISGN_ENTITY_NAME" "23 soc_system_cpu_0_cpu_nios2_avalon_reg " "Found entity 23: soc_system_cpu_0_cpu_nios2_avalon_reg" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117855185 ""} { "Info" "ISGN_ENTITY_NAME" "24 soc_system_cpu_0_cpu_ociram_sp_ram_module " "Found entity 24: soc_system_cpu_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117855185 ""} { "Info" "ISGN_ENTITY_NAME" "25 soc_system_cpu_0_cpu_nios2_ocimem " "Found entity 25: soc_system_cpu_0_cpu_nios2_ocimem" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117855185 ""} { "Info" "ISGN_ENTITY_NAME" "26 soc_system_cpu_0_cpu_nios2_oci " "Found entity 26: soc_system_cpu_0_cpu_nios2_oci" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117855185 ""} { "Info" "ISGN_ENTITY_NAME" "27 soc_system_cpu_0_cpu " "Found entity 27: soc_system_cpu_0_cpu" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117855185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117855185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_cpu_0_cpu_debug_slave_sysclk " "Found entity 1: soc_system_cpu_0_cpu_debug_slave_sysclk" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_sysclk.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117855194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117855194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_cpu_0_cpu_debug_slave_tck " "Found entity 1: soc_system_cpu_0_cpu_debug_slave_tck" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_tck.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117855205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117855205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_cpu_0_cpu_debug_slave_wrapper " "Found entity 1: soc_system_cpu_0_cpu_debug_slave_wrapper" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_wrapper.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117855214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117855214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_cpu_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_cpu_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_cpu_0_cpu_mult_cell " "Found entity 1: soc_system_cpu_0_cpu_mult_cell" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu_mult_cell.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117855223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117855223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_cpu_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_cpu_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_cpu_0_cpu_test_bench " "Found entity 1: soc_system_cpu_0_cpu_test_bench" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu_test_bench.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117855233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117855233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_cpu_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_cpu_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_cpu_1 " "Found entity 1: soc_system_cpu_1" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117855241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117855241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_cpu_1_cpu_ic_data_module " "Found entity 1: soc_system_cpu_1_cpu_ic_data_module" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856132 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_cpu_1_cpu_ic_tag_module " "Found entity 2: soc_system_cpu_1_cpu_ic_tag_module" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856132 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_cpu_1_cpu_bht_module " "Found entity 3: soc_system_cpu_1_cpu_bht_module" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856132 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_cpu_1_cpu_register_bank_a_module " "Found entity 4: soc_system_cpu_1_cpu_register_bank_a_module" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856132 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_cpu_1_cpu_register_bank_b_module " "Found entity 5: soc_system_cpu_1_cpu_register_bank_b_module" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856132 ""} { "Info" "ISGN_ENTITY_NAME" "6 soc_system_cpu_1_cpu_dc_tag_module " "Found entity 6: soc_system_cpu_1_cpu_dc_tag_module" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856132 ""} { "Info" "ISGN_ENTITY_NAME" "7 soc_system_cpu_1_cpu_dc_data_module " "Found entity 7: soc_system_cpu_1_cpu_dc_data_module" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856132 ""} { "Info" "ISGN_ENTITY_NAME" "8 soc_system_cpu_1_cpu_dc_victim_module " "Found entity 8: soc_system_cpu_1_cpu_dc_victim_module" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856132 ""} { "Info" "ISGN_ENTITY_NAME" "9 soc_system_cpu_1_cpu_nios2_oci_debug " "Found entity 9: soc_system_cpu_1_cpu_nios2_oci_debug" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856132 ""} { "Info" "ISGN_ENTITY_NAME" "10 soc_system_cpu_1_cpu_nios2_oci_break " "Found entity 10: soc_system_cpu_1_cpu_nios2_oci_break" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856132 ""} { "Info" "ISGN_ENTITY_NAME" "11 soc_system_cpu_1_cpu_nios2_oci_xbrk " "Found entity 11: soc_system_cpu_1_cpu_nios2_oci_xbrk" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856132 ""} { "Info" "ISGN_ENTITY_NAME" "12 soc_system_cpu_1_cpu_nios2_oci_dbrk " "Found entity 12: soc_system_cpu_1_cpu_nios2_oci_dbrk" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856132 ""} { "Info" "ISGN_ENTITY_NAME" "13 soc_system_cpu_1_cpu_nios2_oci_itrace " "Found entity 13: soc_system_cpu_1_cpu_nios2_oci_itrace" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856132 ""} { "Info" "ISGN_ENTITY_NAME" "14 soc_system_cpu_1_cpu_nios2_oci_td_mode " "Found entity 14: soc_system_cpu_1_cpu_nios2_oci_td_mode" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856132 ""} { "Info" "ISGN_ENTITY_NAME" "15 soc_system_cpu_1_cpu_nios2_oci_dtrace " "Found entity 15: soc_system_cpu_1_cpu_nios2_oci_dtrace" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856132 ""} { "Info" "ISGN_ENTITY_NAME" "16 soc_system_cpu_1_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: soc_system_cpu_1_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856132 ""} { "Info" "ISGN_ENTITY_NAME" "17 soc_system_cpu_1_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: soc_system_cpu_1_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856132 ""} { "Info" "ISGN_ENTITY_NAME" "18 soc_system_cpu_1_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: soc_system_cpu_1_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856132 ""} { "Info" "ISGN_ENTITY_NAME" "19 soc_system_cpu_1_cpu_nios2_oci_fifo " "Found entity 19: soc_system_cpu_1_cpu_nios2_oci_fifo" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856132 ""} { "Info" "ISGN_ENTITY_NAME" "20 soc_system_cpu_1_cpu_nios2_oci_pib " "Found entity 20: soc_system_cpu_1_cpu_nios2_oci_pib" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856132 ""} { "Info" "ISGN_ENTITY_NAME" "21 soc_system_cpu_1_cpu_nios2_oci_im " "Found entity 21: soc_system_cpu_1_cpu_nios2_oci_im" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856132 ""} { "Info" "ISGN_ENTITY_NAME" "22 soc_system_cpu_1_cpu_nios2_performance_monitors " "Found entity 22: soc_system_cpu_1_cpu_nios2_performance_monitors" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856132 ""} { "Info" "ISGN_ENTITY_NAME" "23 soc_system_cpu_1_cpu_nios2_avalon_reg " "Found entity 23: soc_system_cpu_1_cpu_nios2_avalon_reg" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856132 ""} { "Info" "ISGN_ENTITY_NAME" "24 soc_system_cpu_1_cpu_ociram_sp_ram_module " "Found entity 24: soc_system_cpu_1_cpu_ociram_sp_ram_module" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856132 ""} { "Info" "ISGN_ENTITY_NAME" "25 soc_system_cpu_1_cpu_nios2_ocimem " "Found entity 25: soc_system_cpu_1_cpu_nios2_ocimem" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856132 ""} { "Info" "ISGN_ENTITY_NAME" "26 soc_system_cpu_1_cpu_nios2_oci " "Found entity 26: soc_system_cpu_1_cpu_nios2_oci" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856132 ""} { "Info" "ISGN_ENTITY_NAME" "27 soc_system_cpu_1_cpu " "Found entity 27: soc_system_cpu_1_cpu" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117856132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_cpu_1_cpu_debug_slave_sysclk " "Found entity 1: soc_system_cpu_1_cpu_debug_slave_sysclk" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_sysclk.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117856143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_cpu_1_cpu_debug_slave_tck " "Found entity 1: soc_system_cpu_1_cpu_debug_slave_tck" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_tck.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117856153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_cpu_1_cpu_debug_slave_wrapper " "Found entity 1: soc_system_cpu_1_cpu_debug_slave_wrapper" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_wrapper.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117856163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_cpu_1_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_cpu_1_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_cpu_1_cpu_mult_cell " "Found entity 1: soc_system_cpu_1_cpu_mult_cell" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu_mult_cell.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117856173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_cpu_1_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_cpu_1_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_cpu_1_cpu_test_bench " "Found entity 1: soc_system_cpu_1_cpu_test_bench" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu_test_bench.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117856184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_cpu_1_custom_instruction_master_comb_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_cpu_1_custom_instruction_master_comb_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_cpu_1_custom_instruction_master_comb_xconnect " "Found entity 1: soc_system_cpu_1_custom_instruction_master_comb_xconnect" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_custom_instruction_master_comb_xconnect.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_custom_instruction_master_comb_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117856192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "db/ip/soc_system/submodules/soc_system_irq_mapper.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117856200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_001 " "Found entity 1: soc_system_irq_mapper_001" {  } { { "db/ip/soc_system/submodules/soc_system_irq_mapper_001.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117856208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_uart_0_sim_scfifo_w " "Found entity 1: soc_system_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856234 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_jtag_uart_0_scfifo_w " "Found entity 2: soc_system_jtag_uart_0_scfifo_w" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856234 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_jtag_uart_0_sim_scfifo_r " "Found entity 3: soc_system_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856234 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_jtag_uart_0_scfifo_r " "Found entity 4: soc_system_jtag_uart_0_scfifo_r" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856234 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_jtag_uart_0 " "Found entity 5: soc_system_jtag_uart_0" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117856234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117856261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117856270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_010.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_010.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_010 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_010" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_010.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_010.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117856278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117856287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117856296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117856305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117856313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_002 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117856322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117856330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_004 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_004" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117856339 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685117856343 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685117856343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856354 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117856354 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685117856359 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685117856359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856373 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_001 " "Found entity 2: soc_system_mm_interconnect_0_router_001" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117856373 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685117856377 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685117856377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856390 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117856390 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685117856394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685117856394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856407 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_003 " "Found entity 2: soc_system_mm_interconnect_0_router_003" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117856407 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685117856411 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685117856411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856424 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_004 " "Found entity 2: soc_system_mm_interconnect_0_router_004" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117856424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_008.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685117856427 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_008.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685117856428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_008_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_008_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_008.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856440 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_008 " "Found entity 2: soc_system_mm_interconnect_0_router_008" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_008.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117856440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_012.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_012.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_012.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_012.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685117856443 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_012.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_012.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_012.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_012.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685117856444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_012.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_012_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_012_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_012.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_012.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856456 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_012 " "Found entity 2: soc_system_mm_interconnect_0_router_012" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_012.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_012.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117856456 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_014.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_014.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_014.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_014.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685117856459 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_014.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_014.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_014.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_014.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685117856460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_014.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_014.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_014_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_014_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_014.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_014.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856470 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_014 " "Found entity 2: soc_system_mm_interconnect_0_router_014" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_014.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_014.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117856470 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_016.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_016.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_016.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_016.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685117856474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_016.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_016.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_016.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_016.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685117856475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_016.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_016.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_016_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_016_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_016.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_016.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856489 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_016 " "Found entity 2: soc_system_mm_interconnect_0_router_016" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_016.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_016.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117856489 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_021.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_021.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_021.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_021.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685117856492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_021.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_021.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_021.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_021.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685117856493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_021.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_021.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_021_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_021_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_021.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_021.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856506 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_021 " "Found entity 2: soc_system_mm_interconnect_0_router_021" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_021.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_021.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117856506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117856516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux_004 " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux_004" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117856527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux_010.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux_010 " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux_010" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux_010.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux_010.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117856537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117856548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117856559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux_002 " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117856569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_onchip_memory2_0 " "Found entity 1: soc_system_onchip_memory2_0" {  } { { "db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117856579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_onchip_memory_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_onchip_memory_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_onchip_memory_1 " "Found entity 1: soc_system_onchip_memory_1" {  } { { "db/ip/soc_system/submodules/soc_system_onchip_memory_1.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117856591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_parallel_port_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_parallel_port_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_parallel_port_0 " "Found entity 1: soc_system_parallel_port_0" {  } { { "db/ip/soc_system/submodules/soc_system_parallel_port_0.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_parallel_port_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117856604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_performance_counter_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_performance_counter_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_performance_counter_0 " "Found entity 1: soc_system_performance_counter_0" {  } { { "db/ip/soc_system/submodules/soc_system_performance_counter_0.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_performance_counter_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117856614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_pio_2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_pio_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_pio_2 " "Found entity 1: soc_system_pio_2" {  } { { "db/ip/soc_system/submodules/soc_system_pio_2.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_pio_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117856627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_pll_2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_pll_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_pll_2 " "Found entity 1: soc_system_pll_2" {  } { { "db/ip/soc_system/submodules/soc_system_pll_2.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_pll_2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117856639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_sdram_controller_2.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_sdram_controller_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sdram_controller_2_input_efifo_module " "Found entity 1: soc_system_sdram_controller_2_input_efifo_module" {  } { { "db/ip/soc_system/submodules/soc_system_sdram_controller_2.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_sdram_controller_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856656 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_sdram_controller_2 " "Found entity 2: soc_system_sdram_controller_2" {  } { { "db/ip/soc_system/submodules/soc_system_sdram_controller_2.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_sdram_controller_2.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117856656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117856656 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_system_sdram_controller_2.v(318) " "Verilog HDL or VHDL warning at soc_system_sdram_controller_2.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/soc_system/submodules/soc_system_sdram_controller_2.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_sdram_controller_2.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1685117856721 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_system_sdram_controller_2.v(328) " "Verilog HDL or VHDL warning at soc_system_sdram_controller_2.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/soc_system/submodules/soc_system_sdram_controller_2.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_sdram_controller_2.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1685117856721 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_system_sdram_controller_2.v(338) " "Verilog HDL or VHDL warning at soc_system_sdram_controller_2.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/soc_system/submodules/soc_system_sdram_controller_2.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_sdram_controller_2.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1685117856721 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_system_sdram_controller_2.v(682) " "Verilog HDL or VHDL warning at soc_system_sdram_controller_2.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/soc_system/submodules/soc_system_sdram_controller_2.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_sdram_controller_2.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1685117856722 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_top_level " "Elaborating entity \"DE1_SoC_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685117856950 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "sdram_controller_2_wire_dqm 2 4 DE1_SoC_top_level.vhd(198) " "VHDL Incomplete Partial Association warning at DE1_SoC_top_level.vhd(198): port or argument \"sdram_controller_2_wire_dqm\" has 2/4 unassociated elements" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1685117856952 "|DE1_SoC_top_level"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "pp2_out_export 4 8 DE1_SoC_top_level.vhd(198) " "VHDL Incomplete Partial Association warning at DE1_SoC_top_level.vhd(198): port or argument \"pp2_out_export\" has 4/8 unassociated elements" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1685117856952 "|DE1_SoC_top_level"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "pp1_out_export 5 8 DE1_SoC_top_level.vhd(198) " "VHDL Incomplete Partial Association warning at DE1_SoC_top_level.vhd(198): port or argument \"pp1_out_export\" has 5/8 unassociated elements" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1685117856952 "|DE1_SoC_top_level"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "pp0_out_export 5 8 DE1_SoC_top_level.vhd(198) " "VHDL Incomplete Partial Association warning at DE1_SoC_top_level.vhd(198): port or argument \"pp0_out_export\" has 5/8 unassociated elements" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1685117856952 "|DE1_SoC_top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "u0" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117856963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SigProcOperation soc_system:u0\|SigProcOperation:sigprocoperation_0 " "Elaborating entity \"SigProcOperation\" for hierarchy \"soc_system:u0\|SigProcOperation:sigprocoperation_0\"" {  } { { "db/ip/soc_system/soc_system.v" "sigprocoperation_0" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117857048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_audio_0 soc_system:u0\|soc_system_audio_0:audio_0 " "Elaborating entity \"soc_system_audio_0\" for hierarchy \"soc_system:u0\|soc_system_audio_0:audio_0\"" {  } { { "db/ip/soc_system/soc_system.v" "audio_0" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117857061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_clock_edge soc_system:u0\|soc_system_audio_0:audio_0\|altera_up_clock_edge:Bit_Clock_Edges " "Elaborating entity \"altera_up_clock_edge\" for hierarchy \"soc_system:u0\|soc_system_audio_0:audio_0\|altera_up_clock_edge:Bit_Clock_Edges\"" {  } { { "db/ip/soc_system/submodules/soc_system_audio_0.v" "Bit_Clock_Edges" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_audio_0.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117857082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_in_deserializer soc_system:u0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer " "Elaborating entity \"altera_up_audio_in_deserializer\" for hierarchy \"soc_system:u0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\"" {  } { { "db/ip/soc_system/submodules/soc_system_audio_0.v" "Audio_In_Deserializer" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_audio_0.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117857105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_bit_counter soc_system:u0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter " "Elaborating entity \"altera_up_audio_bit_counter\" for hierarchy \"soc_system:u0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter\"" {  } { { "db/ip/soc_system/submodules/altera_up_audio_in_deserializer.v" "Audio_Out_Bit_Counter" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_audio_in_deserializer.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117857120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo soc_system:u0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"soc_system:u0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\"" {  } { { "db/ip/soc_system/submodules/altera_up_audio_in_deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117857133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "db/ip/soc_system/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117857618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "db/ip/soc_system/submodules/altera_up_sync_fifo.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117857627 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"soc_system:u0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117857628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117857628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117857628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117857628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117857628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117857628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117857628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117857628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117857628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117857628 ""}  } { { "db/ip/soc_system/submodules/altera_up_sync_fifo.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685117857628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7ba1 " "Found entity 1: scfifo_7ba1" {  } { { "db/scfifo_7ba1.tdf" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/scfifo_7ba1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117857734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117857734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7ba1 soc_system:u0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated " "Elaborating entity \"scfifo_7ba1\" for hierarchy \"soc_system:u0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117857743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q2a1 " "Found entity 1: a_dpfifo_q2a1" {  } { { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/a_dpfifo_q2a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117857789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117857789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q2a1 soc_system:u0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo " "Elaborating entity \"a_dpfifo_q2a1\" for hierarchy \"soc_system:u0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\"" {  } { { "db/scfifo_7ba1.tdf" "dpfifo" { Text "C:/RTES/miniproject_2/hw/quartus/db/scfifo_7ba1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117857803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n3i1 " "Found entity 1: altsyncram_n3i1" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/altsyncram_n3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117857890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117857890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n3i1 soc_system:u0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram " "Elaborating entity \"altsyncram_n3i1\" for hierarchy \"soc_system:u0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\"" {  } { { "db/a_dpfifo_q2a1.tdf" "FIFOram" { Text "C:/RTES/miniproject_2/hw/quartus/db/a_dpfifo_q2a1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117857910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/cmpr_6l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117858003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117858003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 soc_system:u0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"soc_system:u0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_q2a1.tdf" "almost_full_comparer" { Text "C:/RTES/miniproject_2/hw/quartus/db/a_dpfifo_q2a1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117858023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 soc_system:u0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"soc_system:u0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_q2a1.tdf" "three_comparison" { Text "C:/RTES/miniproject_2/hw/quartus/db/a_dpfifo_q2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117858055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/cntr_h2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117858146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117858146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b soc_system:u0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"soc_system:u0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_q2a1.tdf" "rd_ptr_msb" { Text "C:/RTES/miniproject_2/hw/quartus/db/a_dpfifo_q2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117858169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/cntr_u27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117858260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117858260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 soc_system:u0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"soc_system:u0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_q2a1.tdf" "usedw_counter" { Text "C:/RTES/miniproject_2/hw/quartus/db/a_dpfifo_q2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117858281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117858357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117858357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b soc_system:u0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"soc_system:u0\|soc_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_q2a1.tdf" "wr_ptr" { Text "C:/RTES/miniproject_2/hw/quartus/db/a_dpfifo_q2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117858376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_out_serializer soc_system:u0\|soc_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer " "Elaborating entity \"altera_up_audio_out_serializer\" for hierarchy \"soc_system:u0\|soc_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\"" {  } { { "db/ip/soc_system/submodules/soc_system_audio_0.v" "Audio_Out_Serializer" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_audio_0.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117858842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_audio_and_video_config_0 soc_system:u0\|soc_system_audio_and_video_config_0:audio_and_video_config_0 " "Elaborating entity \"soc_system_audio_and_video_config_0\" for hierarchy \"soc_system:u0\|soc_system_audio_and_video_config_0:audio_and_video_config_0\"" {  } { { "db/ip/soc_system/soc_system.v" "audio_and_video_config_0" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117859630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init soc_system:u0\|soc_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init:AV_Config_Auto_Init " "Elaborating entity \"altera_up_av_config_auto_init\" for hierarchy \"soc_system:u0\|soc_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init:AV_Config_Auto_Init\"" {  } { { "db/ip/soc_system/submodules/soc_system_audio_and_video_config_0.v" "AV_Config_Auto_Init" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_audio_and_video_config_0.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117859661 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_up_av_config_auto_init.v(137) " "Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (6)" {  } { { "db/ip/soc_system/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_auto_init.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685117859662 "|DE1_SoC_top_level|soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_de1_soc soc_system:u0\|soc_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_de1_soc\" for hierarchy \"soc_system:u0\|soc_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\"" {  } { { "db/ip/soc_system/submodules/soc_system_audio_and_video_config_0.v" "Auto_Init_OB_Devices_ROM" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_audio_and_video_config_0.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117859678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_audio soc_system:u0\|soc_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_audio\" for hierarchy \"soc_system:u0\|soc_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM\"" {  } { { "db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "Auto_Init_Audio_ROM" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117859690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_adv7180 soc_system:u0\|soc_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_adv7180\" for hierarchy \"soc_system:u0\|soc_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\"" {  } { { "db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "Auto_Init_Video_ROM" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117859704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_serial_bus_controller soc_system:u0\|soc_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_av_config_serial_bus_controller\" for hierarchy \"soc_system:u0\|soc_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "db/ip/soc_system/submodules/soc_system_audio_and_video_config_0.v" "Serial_Bus_Controller" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_audio_and_video_config_0.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117859721 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_av_config_serial_bus_controller.v(241) " "Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/soc_system/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_serial_bus_controller.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685117859723 "|DE1_SoC_top_level|soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_slow_clock_generator soc_system:u0\|soc_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_slow_clock_generator\" for hierarchy \"soc_system:u0\|soc_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "db/ip/soc_system/submodules/altera_up_av_config_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_serial_bus_controller.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117859745 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_slow_clock_generator.v(109) " "Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11)" {  } { { "db/ip/soc_system/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_slow_clock_generator.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685117859745 "|DE1_SoC_top_level|soc_system:u0|soc_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_audio_pll_0 soc_system:u0\|soc_system_audio_pll_0:audio_pll_0 " "Elaborating entity \"soc_system_audio_pll_0\" for hierarchy \"soc_system:u0\|soc_system_audio_pll_0:audio_pll_0\"" {  } { { "db/ip/soc_system/soc_system.v" "audio_pll_0" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117859759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_audio_pll_0_audio_pll soc_system:u0\|soc_system_audio_pll_0:audio_pll_0\|soc_system_audio_pll_0_audio_pll:audio_pll " "Elaborating entity \"soc_system_audio_pll_0_audio_pll\" for hierarchy \"soc_system:u0\|soc_system_audio_pll_0:audio_pll_0\|soc_system_audio_pll_0_audio_pll:audio_pll\"" {  } { { "db/ip/soc_system/submodules/soc_system_audio_pll_0.v" "audio_pll" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_audio_pll_0.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117859770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll soc_system:u0\|soc_system_audio_pll_0:audio_pll_0\|soc_system_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"soc_system:u0\|soc_system_audio_pll_0:audio_pll_0\|soc_system_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\"" {  } { { "db/ip/soc_system/submodules/soc_system_audio_pll_0_audio_pll.v" "altera_pll_i" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_audio_pll_0_audio_pll.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117859902 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1685117859915 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_audio_pll_0:audio_pll_0\|soc_system_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_audio_pll_0:audio_pll_0\|soc_system_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\"" {  } { { "db/ip/soc_system/submodules/soc_system_audio_pll_0_audio_pll.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_audio_pll_0_audio_pll.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117859926 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_audio_pll_0:audio_pll_0\|soc_system_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"soc_system:u0\|soc_system_audio_pll_0:audio_pll_0\|soc_system_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 12.288135 MHz " "Parameter \"output_clock_frequency0\" = \"12.288135 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117859926 ""}  } { { "db/ip/soc_system/submodules/soc_system_audio_pll_0_audio_pll.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_audio_pll_0_audio_pll.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685117859926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal soc_system:u0\|soc_system_audio_pll_0:audio_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"soc_system:u0\|soc_system_audio_pll_0:audio_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "db/ip/soc_system/submodules/soc_system_audio_pll_0.v" "reset_from_locked" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_audio_pll_0.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117859952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_0 soc_system:u0\|soc_system_cpu_0:cpu_0 " "Elaborating entity \"soc_system_cpu_0\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\"" {  } { { "db/ip/soc_system/soc_system.v" "cpu_0" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117859965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_0_cpu soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu " "Elaborating entity \"soc_system_cpu_0_cpu\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0.v" "cpu" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117860023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_0_cpu_test_bench soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_test_bench:the_soc_system_cpu_0_cpu_test_bench " "Elaborating entity \"soc_system_cpu_0_cpu_test_bench\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_test_bench:the_soc_system_cpu_0_cpu_test_bench\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "the_soc_system_cpu_0_cpu_test_bench" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 6000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117860535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_0_cpu_ic_data_module soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_ic_data_module:soc_system_cpu_0_cpu_ic_data " "Elaborating entity \"soc_system_cpu_0_cpu_ic_data_module\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_ic_data_module:soc_system_cpu_0_cpu_ic_data\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "soc_system_cpu_0_cpu_ic_data" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 7002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117860597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_ic_data_module:soc_system_cpu_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_ic_data_module:soc_system_cpu_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "the_altsyncram" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117860892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117861081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117861081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_ic_data_module:soc_system_cpu_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_ic_data_module:soc_system_cpu_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117861095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_0_cpu_ic_tag_module soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_ic_tag_module:soc_system_cpu_0_cpu_ic_tag " "Elaborating entity \"soc_system_cpu_0_cpu_ic_tag_module\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_ic_tag_module:soc_system_cpu_0_cpu_ic_tag\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "soc_system_cpu_0_cpu_ic_tag" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 7068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117861222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_ic_tag_module:soc_system_cpu_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_ic_tag_module:soc_system_cpu_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "the_altsyncram" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117861264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pgj1 " "Found entity 1: altsyncram_pgj1" {  } { { "db/altsyncram_pgj1.tdf" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/altsyncram_pgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117861409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117861409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pgj1 soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_ic_tag_module:soc_system_cpu_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_pgj1:auto_generated " "Elaborating entity \"altsyncram_pgj1\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_ic_tag_module:soc_system_cpu_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_pgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117861419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_0_cpu_bht_module soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_bht_module:soc_system_cpu_0_cpu_bht " "Elaborating entity \"soc_system_cpu_0_cpu_bht_module\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_bht_module:soc_system_cpu_0_cpu_bht\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "soc_system_cpu_0_cpu_bht" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 7266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117861519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_bht_module:soc_system_cpu_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_bht_module:soc_system_cpu_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "the_altsyncram" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117861551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117861668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117861668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_bht_module:soc_system_cpu_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_bht_module:soc_system_cpu_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117861679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_0_cpu_register_bank_a_module soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_register_bank_a_module:soc_system_cpu_0_cpu_register_bank_a " "Elaborating entity \"soc_system_cpu_0_cpu_register_bank_a_module\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_register_bank_a_module:soc_system_cpu_0_cpu_register_bank_a\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "soc_system_cpu_0_cpu_register_bank_a" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 8223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117861769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_register_bank_a_module:soc_system_cpu_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_register_bank_a_module:soc_system_cpu_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "the_altsyncram" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117861812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117861942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117861942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_register_bank_a_module:soc_system_cpu_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_register_bank_a_module:soc_system_cpu_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117861952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_0_cpu_register_bank_b_module soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_register_bank_b_module:soc_system_cpu_0_cpu_register_bank_b " "Elaborating entity \"soc_system_cpu_0_cpu_register_bank_b_module\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_register_bank_b_module:soc_system_cpu_0_cpu_register_bank_b\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "soc_system_cpu_0_cpu_register_bank_b" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 8241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117862054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_0_cpu_mult_cell soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell " "Elaborating entity \"soc_system_cpu_0_cpu_mult_cell\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "the_soc_system_cpu_0_cpu_mult_cell" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 8826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117862147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117862222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117862338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117862338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117862374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "C:/RTES/miniproject_2/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117862628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117862719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117862808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117862862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117863057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117863643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117863699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117863883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117864063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117864130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117864199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117864430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117865971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117866372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117866438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117866596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117866650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117866821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117866998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_0_cpu_dc_tag_module soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_dc_tag_module:soc_system_cpu_0_cpu_dc_tag " "Elaborating entity \"soc_system_cpu_0_cpu_dc_tag_module\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_dc_tag_module:soc_system_cpu_0_cpu_dc_tag\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "soc_system_cpu_0_cpu_dc_tag" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 9248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117875107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_dc_tag_module:soc_system_cpu_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_dc_tag_module:soc_system_cpu_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "the_altsyncram" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117875143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jpi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jpi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jpi1 " "Found entity 1: altsyncram_jpi1" {  } { { "db/altsyncram_jpi1.tdf" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/altsyncram_jpi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117875268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117875268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jpi1 soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_dc_tag_module:soc_system_cpu_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_jpi1:auto_generated " "Elaborating entity \"altsyncram_jpi1\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_dc_tag_module:soc_system_cpu_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_jpi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117875279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_0_cpu_dc_data_module soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_dc_data_module:soc_system_cpu_0_cpu_dc_data " "Elaborating entity \"soc_system_cpu_0_cpu_dc_data_module\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_dc_data_module:soc_system_cpu_0_cpu_dc_data\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "soc_system_cpu_0_cpu_dc_data" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 9314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117875372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_dc_data_module:soc_system_cpu_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_dc_data_module:soc_system_cpu_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "the_altsyncram" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117875407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117875531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117875531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_dc_data_module:soc_system_cpu_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_dc_data_module:soc_system_cpu_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117875541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_0_cpu_dc_victim_module soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_dc_victim_module:soc_system_cpu_0_cpu_dc_victim " "Elaborating entity \"soc_system_cpu_0_cpu_dc_victim_module\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_dc_victim_module:soc_system_cpu_0_cpu_dc_victim\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "soc_system_cpu_0_cpu_dc_victim" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 9426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117875644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_dc_victim_module:soc_system_cpu_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_dc_victim_module:soc_system_cpu_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "the_altsyncram" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117875677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117875800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117875800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_dc_victim_module:soc_system_cpu_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_dc_victim_module:soc_system_cpu_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117875810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_0_cpu_nios2_oci soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci " "Elaborating entity \"soc_system_cpu_0_cpu_nios2_oci\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "the_soc_system_cpu_0_cpu_nios2_oci" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 10283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117875910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_0_cpu_nios2_oci_debug soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_nios2_oci_debug:the_soc_system_cpu_0_cpu_nios2_oci_debug " "Elaborating entity \"soc_system_cpu_0_cpu_nios2_oci_debug\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_nios2_oci_debug:the_soc_system_cpu_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "the_soc_system_cpu_0_cpu_nios2_oci_debug" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117875975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_nios2_oci_debug:the_soc_system_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_nios2_oci_debug:the_soc_system_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117876070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_0_cpu_nios2_oci_break soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_nios2_oci_break:the_soc_system_cpu_0_cpu_nios2_oci_break " "Elaborating entity \"soc_system_cpu_0_cpu_nios2_oci_break\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_nios2_oci_break:the_soc_system_cpu_0_cpu_nios2_oci_break\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "the_soc_system_cpu_0_cpu_nios2_oci_break" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117876136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_0_cpu_nios2_oci_xbrk soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_nios2_oci_xbrk:the_soc_system_cpu_0_cpu_nios2_oci_xbrk " "Elaborating entity \"soc_system_cpu_0_cpu_nios2_oci_xbrk\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_nios2_oci_xbrk:the_soc_system_cpu_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "the_soc_system_cpu_0_cpu_nios2_oci_xbrk" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117876216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_0_cpu_nios2_oci_dbrk soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_nios2_oci_dbrk:the_soc_system_cpu_0_cpu_nios2_oci_dbrk " "Elaborating entity \"soc_system_cpu_0_cpu_nios2_oci_dbrk\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_nios2_oci_dbrk:the_soc_system_cpu_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "the_soc_system_cpu_0_cpu_nios2_oci_dbrk" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117876261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_0_cpu_nios2_oci_itrace soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_nios2_oci_itrace:the_soc_system_cpu_0_cpu_nios2_oci_itrace " "Elaborating entity \"soc_system_cpu_0_cpu_nios2_oci_itrace\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_nios2_oci_itrace:the_soc_system_cpu_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "the_soc_system_cpu_0_cpu_nios2_oci_itrace" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117876306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_0_cpu_nios2_oci_dtrace soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_nios2_oci_dtrace:the_soc_system_cpu_0_cpu_nios2_oci_dtrace " "Elaborating entity \"soc_system_cpu_0_cpu_nios2_oci_dtrace\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_nios2_oci_dtrace:the_soc_system_cpu_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "the_soc_system_cpu_0_cpu_nios2_oci_dtrace" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117876352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_0_cpu_nios2_oci_td_mode soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_nios2_oci_dtrace:the_soc_system_cpu_0_cpu_nios2_oci_dtrace\|soc_system_cpu_0_cpu_nios2_oci_td_mode:soc_system_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"soc_system_cpu_0_cpu_nios2_oci_td_mode\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_nios2_oci_dtrace:the_soc_system_cpu_0_cpu_nios2_oci_dtrace\|soc_system_cpu_0_cpu_nios2_oci_td_mode:soc_system_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "soc_system_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117876448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_0_cpu_nios2_oci_fifo soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_nios2_oci_fifo:the_soc_system_cpu_0_cpu_nios2_oci_fifo " "Elaborating entity \"soc_system_cpu_0_cpu_nios2_oci_fifo\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_nios2_oci_fifo:the_soc_system_cpu_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "the_soc_system_cpu_0_cpu_nios2_oci_fifo" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117876496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_0_cpu_nios2_oci_compute_input_tm_cnt soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_nios2_oci_fifo:the_soc_system_cpu_0_cpu_nios2_oci_fifo\|soc_system_cpu_0_cpu_nios2_oci_compute_input_tm_cnt:the_soc_system_cpu_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"soc_system_cpu_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_nios2_oci_fifo:the_soc_system_cpu_0_cpu_nios2_oci_fifo\|soc_system_cpu_0_cpu_nios2_oci_compute_input_tm_cnt:the_soc_system_cpu_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "the_soc_system_cpu_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117876570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_0_cpu_nios2_oci_fifo_wrptr_inc soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_nios2_oci_fifo:the_soc_system_cpu_0_cpu_nios2_oci_fifo\|soc_system_cpu_0_cpu_nios2_oci_fifo_wrptr_inc:the_soc_system_cpu_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"soc_system_cpu_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_nios2_oci_fifo:the_soc_system_cpu_0_cpu_nios2_oci_fifo\|soc_system_cpu_0_cpu_nios2_oci_fifo_wrptr_inc:the_soc_system_cpu_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "the_soc_system_cpu_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117876617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_0_cpu_nios2_oci_fifo_cnt_inc soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_nios2_oci_fifo:the_soc_system_cpu_0_cpu_nios2_oci_fifo\|soc_system_cpu_0_cpu_nios2_oci_fifo_cnt_inc:the_soc_system_cpu_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"soc_system_cpu_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_nios2_oci_fifo:the_soc_system_cpu_0_cpu_nios2_oci_fifo\|soc_system_cpu_0_cpu_nios2_oci_fifo_cnt_inc:the_soc_system_cpu_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "the_soc_system_cpu_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117876665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_0_cpu_nios2_oci_pib soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_nios2_oci_pib:the_soc_system_cpu_0_cpu_nios2_oci_pib " "Elaborating entity \"soc_system_cpu_0_cpu_nios2_oci_pib\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_nios2_oci_pib:the_soc_system_cpu_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "the_soc_system_cpu_0_cpu_nios2_oci_pib" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117876714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_0_cpu_nios2_oci_im soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_nios2_oci_im:the_soc_system_cpu_0_cpu_nios2_oci_im " "Elaborating entity \"soc_system_cpu_0_cpu_nios2_oci_im\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_nios2_oci_im:the_soc_system_cpu_0_cpu_nios2_oci_im\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "the_soc_system_cpu_0_cpu_nios2_oci_im" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117876761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_0_cpu_nios2_avalon_reg soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg " "Elaborating entity \"soc_system_cpu_0_cpu_nios2_avalon_reg\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "the_soc_system_cpu_0_cpu_nios2_avalon_reg" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117876815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_0_cpu_nios2_ocimem soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem " "Elaborating entity \"soc_system_cpu_0_cpu_nios2_ocimem\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "the_soc_system_cpu_0_cpu_nios2_ocimem" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117876870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_0_cpu_ociram_sp_ram_module soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem\|soc_system_cpu_0_cpu_ociram_sp_ram_module:soc_system_cpu_0_cpu_ociram_sp_ram " "Elaborating entity \"soc_system_cpu_0_cpu_ociram_sp_ram_module\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem\|soc_system_cpu_0_cpu_ociram_sp_ram_module:soc_system_cpu_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "soc_system_cpu_0_cpu_ociram_sp_ram" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117876952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem\|soc_system_cpu_0_cpu_ociram_sp_ram_module:soc_system_cpu_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem\|soc_system_cpu_0_cpu_ociram_sp_ram_module:soc_system_cpu_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "the_altsyncram" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117876985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117877106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117877106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem\|soc_system_cpu_0_cpu_ociram_sp_ram_module:soc_system_cpu_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem\|soc_system_cpu_0_cpu_ociram_sp_ram_module:soc_system_cpu_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117877117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_0_cpu_debug_slave_wrapper soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper " "Elaborating entity \"soc_system_cpu_0_cpu_debug_slave_wrapper\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "the_soc_system_cpu_0_cpu_debug_slave_wrapper" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117877183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_0_cpu_debug_slave_tck soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper\|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck " "Elaborating entity \"soc_system_cpu_0_cpu_debug_slave_tck\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper\|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_wrapper.v" "the_soc_system_cpu_0_cpu_debug_slave_tck" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117877201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_0_cpu_debug_slave_sysclk soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper\|soc_system_cpu_0_cpu_debug_slave_sysclk:the_soc_system_cpu_0_cpu_debug_slave_sysclk " "Elaborating entity \"soc_system_cpu_0_cpu_debug_slave_sysclk\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper\|soc_system_cpu_0_cpu_debug_slave_sysclk:the_soc_system_cpu_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_wrapper.v" "the_soc_system_cpu_0_cpu_debug_slave_sysclk" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117877290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_cpu_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_cpu_0_cpu_debug_slave_phy\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_wrapper.v" "soc_system_cpu_0_cpu_debug_slave_phy" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117877463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_cpu_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_cpu_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117877493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_cpu_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_cpu_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117877650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_cpu_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|soc_system_cpu_0:cpu_0\|soc_system_cpu_0_cpu:cpu\|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci\|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_cpu_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117877861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_1 soc_system:u0\|soc_system_cpu_1:cpu_1 " "Elaborating entity \"soc_system_cpu_1\" for hierarchy \"soc_system:u0\|soc_system_cpu_1:cpu_1\"" {  } { { "db/ip/soc_system/soc_system.v" "cpu_1" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117877961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_1_cpu soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu " "Elaborating entity \"soc_system_cpu_1_cpu\" for hierarchy \"soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1.v" "cpu" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117878019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_1_cpu_test_bench soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_test_bench:the_soc_system_cpu_1_cpu_test_bench " "Elaborating entity \"soc_system_cpu_1_cpu_test_bench\" for hierarchy \"soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_test_bench:the_soc_system_cpu_1_cpu_test_bench\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "the_soc_system_cpu_1_cpu_test_bench" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 6034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117878492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_1_cpu_ic_data_module soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_ic_data_module:soc_system_cpu_1_cpu_ic_data " "Elaborating entity \"soc_system_cpu_1_cpu_ic_data_module\" for hierarchy \"soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_ic_data_module:soc_system_cpu_1_cpu_ic_data\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "soc_system_cpu_1_cpu_ic_data" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 7042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117878552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_1_cpu_ic_tag_module soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_ic_tag_module:soc_system_cpu_1_cpu_ic_tag " "Elaborating entity \"soc_system_cpu_1_cpu_ic_tag_module\" for hierarchy \"soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_ic_tag_module:soc_system_cpu_1_cpu_ic_tag\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "soc_system_cpu_1_cpu_ic_tag" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 7108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117878677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_1_cpu_bht_module soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_bht_module:soc_system_cpu_1_cpu_bht " "Elaborating entity \"soc_system_cpu_1_cpu_bht_module\" for hierarchy \"soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_bht_module:soc_system_cpu_1_cpu_bht\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "soc_system_cpu_1_cpu_bht" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 7306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117878801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_1_cpu_register_bank_a_module soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_register_bank_a_module:soc_system_cpu_1_cpu_register_bank_a " "Elaborating entity \"soc_system_cpu_1_cpu_register_bank_a_module\" for hierarchy \"soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_register_bank_a_module:soc_system_cpu_1_cpu_register_bank_a\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "soc_system_cpu_1_cpu_register_bank_a" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 8263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117878926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_1_cpu_register_bank_b_module soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_register_bank_b_module:soc_system_cpu_1_cpu_register_bank_b " "Elaborating entity \"soc_system_cpu_1_cpu_register_bank_b_module\" for hierarchy \"soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_register_bank_b_module:soc_system_cpu_1_cpu_register_bank_b\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "soc_system_cpu_1_cpu_register_bank_b" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 8281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117879050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_1_cpu_mult_cell soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell " "Elaborating entity \"soc_system_cpu_1_cpu_mult_cell\" for hierarchy \"soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "the_soc_system_cpu_1_cpu_mult_cell" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 8867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117879144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_1_cpu_dc_tag_module soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_dc_tag_module:soc_system_cpu_1_cpu_dc_tag " "Elaborating entity \"soc_system_cpu_1_cpu_dc_tag_module\" for hierarchy \"soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_dc_tag_module:soc_system_cpu_1_cpu_dc_tag\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "soc_system_cpu_1_cpu_dc_tag" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 9289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117889942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_1_cpu_dc_data_module soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_dc_data_module:soc_system_cpu_1_cpu_dc_data " "Elaborating entity \"soc_system_cpu_1_cpu_dc_data_module\" for hierarchy \"soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_dc_data_module:soc_system_cpu_1_cpu_dc_data\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "soc_system_cpu_1_cpu_dc_data" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 9355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117890066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_1_cpu_dc_victim_module soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_dc_victim_module:soc_system_cpu_1_cpu_dc_victim " "Elaborating entity \"soc_system_cpu_1_cpu_dc_victim_module\" for hierarchy \"soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_dc_victim_module:soc_system_cpu_1_cpu_dc_victim\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "soc_system_cpu_1_cpu_dc_victim" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 9467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117890189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_1_cpu_nios2_oci soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci " "Elaborating entity \"soc_system_cpu_1_cpu_nios2_oci\" for hierarchy \"soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "the_soc_system_cpu_1_cpu_nios2_oci" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 10309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117890313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_1_cpu_nios2_oci_debug soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci\|soc_system_cpu_1_cpu_nios2_oci_debug:the_soc_system_cpu_1_cpu_nios2_oci_debug " "Elaborating entity \"soc_system_cpu_1_cpu_nios2_oci_debug\" for hierarchy \"soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci\|soc_system_cpu_1_cpu_nios2_oci_debug:the_soc_system_cpu_1_cpu_nios2_oci_debug\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "the_soc_system_cpu_1_cpu_nios2_oci_debug" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117890381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_1_cpu_nios2_oci_break soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci\|soc_system_cpu_1_cpu_nios2_oci_break:the_soc_system_cpu_1_cpu_nios2_oci_break " "Elaborating entity \"soc_system_cpu_1_cpu_nios2_oci_break\" for hierarchy \"soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci\|soc_system_cpu_1_cpu_nios2_oci_break:the_soc_system_cpu_1_cpu_nios2_oci_break\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "the_soc_system_cpu_1_cpu_nios2_oci_break" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117890450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_1_cpu_nios2_oci_xbrk soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci\|soc_system_cpu_1_cpu_nios2_oci_xbrk:the_soc_system_cpu_1_cpu_nios2_oci_xbrk " "Elaborating entity \"soc_system_cpu_1_cpu_nios2_oci_xbrk\" for hierarchy \"soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci\|soc_system_cpu_1_cpu_nios2_oci_xbrk:the_soc_system_cpu_1_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "the_soc_system_cpu_1_cpu_nios2_oci_xbrk" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117890509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_1_cpu_nios2_oci_dbrk soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci\|soc_system_cpu_1_cpu_nios2_oci_dbrk:the_soc_system_cpu_1_cpu_nios2_oci_dbrk " "Elaborating entity \"soc_system_cpu_1_cpu_nios2_oci_dbrk\" for hierarchy \"soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci\|soc_system_cpu_1_cpu_nios2_oci_dbrk:the_soc_system_cpu_1_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "the_soc_system_cpu_1_cpu_nios2_oci_dbrk" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117890555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_1_cpu_nios2_oci_itrace soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci\|soc_system_cpu_1_cpu_nios2_oci_itrace:the_soc_system_cpu_1_cpu_nios2_oci_itrace " "Elaborating entity \"soc_system_cpu_1_cpu_nios2_oci_itrace\" for hierarchy \"soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci\|soc_system_cpu_1_cpu_nios2_oci_itrace:the_soc_system_cpu_1_cpu_nios2_oci_itrace\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "the_soc_system_cpu_1_cpu_nios2_oci_itrace" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117890603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_1_cpu_nios2_oci_dtrace soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci\|soc_system_cpu_1_cpu_nios2_oci_dtrace:the_soc_system_cpu_1_cpu_nios2_oci_dtrace " "Elaborating entity \"soc_system_cpu_1_cpu_nios2_oci_dtrace\" for hierarchy \"soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci\|soc_system_cpu_1_cpu_nios2_oci_dtrace:the_soc_system_cpu_1_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "the_soc_system_cpu_1_cpu_nios2_oci_dtrace" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117890651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_1_cpu_nios2_oci_td_mode soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci\|soc_system_cpu_1_cpu_nios2_oci_dtrace:the_soc_system_cpu_1_cpu_nios2_oci_dtrace\|soc_system_cpu_1_cpu_nios2_oci_td_mode:soc_system_cpu_1_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"soc_system_cpu_1_cpu_nios2_oci_td_mode\" for hierarchy \"soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci\|soc_system_cpu_1_cpu_nios2_oci_dtrace:the_soc_system_cpu_1_cpu_nios2_oci_dtrace\|soc_system_cpu_1_cpu_nios2_oci_td_mode:soc_system_cpu_1_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "soc_system_cpu_1_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117890711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_1_cpu_nios2_oci_fifo soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci\|soc_system_cpu_1_cpu_nios2_oci_fifo:the_soc_system_cpu_1_cpu_nios2_oci_fifo " "Elaborating entity \"soc_system_cpu_1_cpu_nios2_oci_fifo\" for hierarchy \"soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci\|soc_system_cpu_1_cpu_nios2_oci_fifo:the_soc_system_cpu_1_cpu_nios2_oci_fifo\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "the_soc_system_cpu_1_cpu_nios2_oci_fifo" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117890760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_1_cpu_nios2_oci_compute_input_tm_cnt soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci\|soc_system_cpu_1_cpu_nios2_oci_fifo:the_soc_system_cpu_1_cpu_nios2_oci_fifo\|soc_system_cpu_1_cpu_nios2_oci_compute_input_tm_cnt:the_soc_system_cpu_1_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"soc_system_cpu_1_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci\|soc_system_cpu_1_cpu_nios2_oci_fifo:the_soc_system_cpu_1_cpu_nios2_oci_fifo\|soc_system_cpu_1_cpu_nios2_oci_compute_input_tm_cnt:the_soc_system_cpu_1_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "the_soc_system_cpu_1_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117890834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_1_cpu_nios2_oci_fifo_wrptr_inc soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci\|soc_system_cpu_1_cpu_nios2_oci_fifo:the_soc_system_cpu_1_cpu_nios2_oci_fifo\|soc_system_cpu_1_cpu_nios2_oci_fifo_wrptr_inc:the_soc_system_cpu_1_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"soc_system_cpu_1_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci\|soc_system_cpu_1_cpu_nios2_oci_fifo:the_soc_system_cpu_1_cpu_nios2_oci_fifo\|soc_system_cpu_1_cpu_nios2_oci_fifo_wrptr_inc:the_soc_system_cpu_1_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "the_soc_system_cpu_1_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117890886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_1_cpu_nios2_oci_fifo_cnt_inc soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci\|soc_system_cpu_1_cpu_nios2_oci_fifo:the_soc_system_cpu_1_cpu_nios2_oci_fifo\|soc_system_cpu_1_cpu_nios2_oci_fifo_cnt_inc:the_soc_system_cpu_1_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"soc_system_cpu_1_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci\|soc_system_cpu_1_cpu_nios2_oci_fifo:the_soc_system_cpu_1_cpu_nios2_oci_fifo\|soc_system_cpu_1_cpu_nios2_oci_fifo_cnt_inc:the_soc_system_cpu_1_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "the_soc_system_cpu_1_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117890936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_1_cpu_nios2_oci_pib soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci\|soc_system_cpu_1_cpu_nios2_oci_pib:the_soc_system_cpu_1_cpu_nios2_oci_pib " "Elaborating entity \"soc_system_cpu_1_cpu_nios2_oci_pib\" for hierarchy \"soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci\|soc_system_cpu_1_cpu_nios2_oci_pib:the_soc_system_cpu_1_cpu_nios2_oci_pib\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "the_soc_system_cpu_1_cpu_nios2_oci_pib" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117890982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_1_cpu_nios2_oci_im soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci\|soc_system_cpu_1_cpu_nios2_oci_im:the_soc_system_cpu_1_cpu_nios2_oci_im " "Elaborating entity \"soc_system_cpu_1_cpu_nios2_oci_im\" for hierarchy \"soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci\|soc_system_cpu_1_cpu_nios2_oci_im:the_soc_system_cpu_1_cpu_nios2_oci_im\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "the_soc_system_cpu_1_cpu_nios2_oci_im" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117891026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_1_cpu_nios2_avalon_reg soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci\|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg " "Elaborating entity \"soc_system_cpu_1_cpu_nios2_avalon_reg\" for hierarchy \"soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci\|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "the_soc_system_cpu_1_cpu_nios2_avalon_reg" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117891076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_1_cpu_nios2_ocimem soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci\|soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem " "Elaborating entity \"soc_system_cpu_1_cpu_nios2_ocimem\" for hierarchy \"soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci\|soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "the_soc_system_cpu_1_cpu_nios2_ocimem" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117891125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_1_cpu_ociram_sp_ram_module soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci\|soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem\|soc_system_cpu_1_cpu_ociram_sp_ram_module:soc_system_cpu_1_cpu_ociram_sp_ram " "Elaborating entity \"soc_system_cpu_1_cpu_ociram_sp_ram_module\" for hierarchy \"soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci\|soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem\|soc_system_cpu_1_cpu_ociram_sp_ram_module:soc_system_cpu_1_cpu_ociram_sp_ram\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "soc_system_cpu_1_cpu_ociram_sp_ram" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117891205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_1_cpu_debug_slave_wrapper soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci\|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper " "Elaborating entity \"soc_system_cpu_1_cpu_debug_slave_wrapper\" for hierarchy \"soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci\|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "the_soc_system_cpu_1_cpu_debug_slave_wrapper" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117891301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_1_cpu_debug_slave_tck soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci\|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper\|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck " "Elaborating entity \"soc_system_cpu_1_cpu_debug_slave_tck\" for hierarchy \"soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci\|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper\|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_wrapper.v" "the_soc_system_cpu_1_cpu_debug_slave_tck" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117891318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_1_cpu_debug_slave_sysclk soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci\|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper\|soc_system_cpu_1_cpu_debug_slave_sysclk:the_soc_system_cpu_1_cpu_debug_slave_sysclk " "Elaborating entity \"soc_system_cpu_1_cpu_debug_slave_sysclk\" for hierarchy \"soc_system:u0\|soc_system_cpu_1:cpu_1\|soc_system_cpu_1_cpu:cpu\|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci\|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper\|soc_system_cpu_1_cpu_debug_slave_sysclk:the_soc_system_cpu_1_cpu_debug_slave_sysclk\"" {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_wrapper.v" "the_soc_system_cpu_1_cpu_debug_slave_sysclk" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117891412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_0 soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"soc_system_jtag_uart_0\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/soc_system/soc_system.v" "jtag_uart_0" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117891605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_0_scfifo_w soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w " "Elaborating entity \"soc_system_jtag_uart_0_scfifo_w\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "the_soc_system_jtag_uart_0_scfifo_w" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117891625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "wfifo" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117891807 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117891816 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117891816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117891816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117891816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117891816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117891816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117891816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117891816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117891816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117891816 ""}  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685117891816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117891911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117891911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117891923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117891967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117891967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/RTES/miniproject_2/hw/quartus/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117891983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117892029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117892029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/RTES/miniproject_2/hw/quartus/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117892051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117892129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117892129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/RTES/miniproject_2/hw/quartus/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117892157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117892243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117892243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/RTES/miniproject_2/hw/quartus/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117892264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117892345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117892345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/RTES/miniproject_2/hw/quartus/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117892367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_0_scfifo_r soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r " "Elaborating entity \"soc_system_jtag_uart_0_scfifo_r\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "the_soc_system_jtag_uart_0_scfifo_r" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117892442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "soc_system_jtag_uart_0_alt_jtag_atlantic" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117893013 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117893040 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117893040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117893040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117893040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117893040 ""}  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685117893040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117893096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117893130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mailbox soc_system:u0\|altera_avalon_mailbox:mailbox_simple_0 " "Elaborating entity \"altera_avalon_mailbox\" for hierarchy \"soc_system:u0\|altera_avalon_mailbox:mailbox_simple_0\"" {  } { { "db/ip/soc_system/soc_system.v" "mailbox_simple_0" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117894034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_onchip_memory2_0 soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"soc_system_onchip_memory2_0\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/soc_system/soc_system.v" "onchip_memory2_0" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117894067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" "the_altsyncram" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117894101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117894115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117894115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_system_onchip_memory2_0.hex " "Parameter \"init_file\" = \"soc_system_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117894115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117894115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117894115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117894115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117894115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117894115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117894115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117894115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117894115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117894115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117894115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117894115 ""}  } { { "db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685117894115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aqn1 " "Found entity 1: altsyncram_aqn1" {  } { { "db/altsyncram_aqn1.tdf" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/altsyncram_aqn1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117894243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117894243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aqn1 soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_aqn1:auto_generated " "Elaborating entity \"altsyncram_aqn1\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_aqn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117894256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117895963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117895963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_aqn1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_aqn1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_aqn1.tdf" "decode3" { Text "C:/RTES/miniproject_2/hw/quartus/db/altsyncram_aqn1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117895981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117896061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117896061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_aqn1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_aqn1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_aqn1.tdf" "mux2" { Text "C:/RTES/miniproject_2/hw/quartus/db/altsyncram_aqn1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117896080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_onchip_memory_1 soc_system:u0\|soc_system_onchip_memory_1:onchip_memory_1 " "Elaborating entity \"soc_system_onchip_memory_1\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory_1:onchip_memory_1\"" {  } { { "db/ip/soc_system/soc_system.v" "onchip_memory_1" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117897244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_onchip_memory_1.v" "the_altsyncram" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory_1.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117897281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_onchip_memory_1.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory_1.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117897293 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:u0\|soc_system_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117897293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_system_onchip_memory_1.hex " "Parameter \"init_file\" = \"soc_system_onchip_memory_1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117897293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117897293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117897293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117897293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117897293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117897293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117897293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117897293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117897293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117897293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117897293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117897293 ""}  } { { "db/ip/soc_system/submodules/soc_system_onchip_memory_1.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory_1.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685117897293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pon1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pon1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pon1 " "Found entity 1: altsyncram_pon1" {  } { { "db/altsyncram_pon1.tdf" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/altsyncram_pon1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117897420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117897420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pon1 soc_system:u0\|soc_system_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pon1:auto_generated " "Elaborating entity \"altsyncram_pon1\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_pon1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117897433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_parallel_port_0 soc_system:u0\|soc_system_parallel_port_0:parallel_port_0 " "Elaborating entity \"soc_system_parallel_port_0\" for hierarchy \"soc_system:u0\|soc_system_parallel_port_0:parallel_port_0\"" {  } { { "db/ip/soc_system/soc_system.v" "parallel_port_0" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117900275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_performance_counter_0 soc_system:u0\|soc_system_performance_counter_0:performance_counter_0 " "Elaborating entity \"soc_system_performance_counter_0\" for hierarchy \"soc_system:u0\|soc_system_performance_counter_0:performance_counter_0\"" {  } { { "db/ip/soc_system/soc_system.v" "performance_counter_0" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117900330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_pio_2 soc_system:u0\|soc_system_pio_2:pio_2 " "Elaborating entity \"soc_system_pio_2\" for hierarchy \"soc_system:u0\|soc_system_pio_2:pio_2\"" {  } { { "db/ip/soc_system/soc_system.v" "pio_2" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117900413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_pll_2 soc_system:u0\|soc_system_pll_2:pll_2 " "Elaborating entity \"soc_system_pll_2\" for hierarchy \"soc_system:u0\|soc_system_pll_2:pll_2\"" {  } { { "db/ip/soc_system/soc_system.v" "pll_2" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117900437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll soc_system:u0\|soc_system_pll_2:pll_2\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"soc_system:u0\|soc_system_pll_2:pll_2\|altera_pll:altera_pll_i\"" {  } { { "db/ip/soc_system/submodules/soc_system_pll_2.v" "altera_pll_i" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_pll_2.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117900456 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1685117900478 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_pll_2:pll_2\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_pll_2:pll_2\|altera_pll:altera_pll_i\"" {  } { { "db/ip/soc_system/submodules/soc_system_pll_2.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_pll_2.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117900492 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_pll_2:pll_2\|altera_pll:altera_pll_i " "Instantiated megafunction \"soc_system:u0\|soc_system_pll_2:pll_2\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 100.000000 MHz " "Parameter \"output_clock_frequency2\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 -3750 ps " "Parameter \"phase_shift2\" = \"-3750 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117900492 ""}  } { { "db/ip/soc_system/submodules/soc_system_pll_2.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_pll_2.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685117900492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sdram_controller_2 soc_system:u0\|soc_system_sdram_controller_2:sdram_controller_2 " "Elaborating entity \"soc_system_sdram_controller_2\" for hierarchy \"soc_system:u0\|soc_system_sdram_controller_2:sdram_controller_2\"" {  } { { "db/ip/soc_system/soc_system.v" "sdram_controller_2" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117900519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sdram_controller_2_input_efifo_module soc_system:u0\|soc_system_sdram_controller_2:sdram_controller_2\|soc_system_sdram_controller_2_input_efifo_module:the_soc_system_sdram_controller_2_input_efifo_module " "Elaborating entity \"soc_system_sdram_controller_2_input_efifo_module\" for hierarchy \"soc_system:u0\|soc_system_sdram_controller_2:sdram_controller_2\|soc_system_sdram_controller_2_input_efifo_module:the_soc_system_sdram_controller_2_input_efifo_module\"" {  } { { "db/ip/soc_system/submodules/soc_system_sdram_controller_2.v" "the_soc_system_sdram_controller_2_input_efifo_module" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_sdram_controller_2.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117900586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator soc_system:u0\|altera_customins_master_translator:cpu_1_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"soc_system:u0\|altera_customins_master_translator:cpu_1_custom_instruction_master_translator\"" {  } { { "db/ip/soc_system/soc_system.v" "cpu_1_custom_instruction_master_translator" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117900607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_1_custom_instruction_master_comb_xconnect soc_system:u0\|soc_system_cpu_1_custom_instruction_master_comb_xconnect:cpu_1_custom_instruction_master_comb_xconnect " "Elaborating entity \"soc_system_cpu_1_custom_instruction_master_comb_xconnect\" for hierarchy \"soc_system:u0\|soc_system_cpu_1_custom_instruction_master_comb_xconnect:cpu_1_custom_instruction_master_comb_xconnect\"" {  } { { "db/ip/soc_system/soc_system.v" "cpu_1_custom_instruction_master_comb_xconnect" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v" 646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117900624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator soc_system:u0\|altera_customins_slave_translator:cpu_1_custom_instruction_master_comb_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"soc_system:u0\|altera_customins_slave_translator:cpu_1_custom_instruction_master_comb_slave_translator0\"" {  } { { "db/ip/soc_system/soc_system.v" "cpu_1_custom_instruction_master_comb_slave_translator0" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v" 689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117900638 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/soc_system/submodules/altera_customins_slave_translator.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685117900640 "|DE1_SoC_top_level|soc_system:u0|altera_customins_slave_translator:cpu_1_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/soc_system/submodules/altera_customins_slave_translator.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685117900640 "|DE1_SoC_top_level|soc_system:u0|altera_customins_slave_translator:cpu_1_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/soc_system/submodules/altera_customins_slave_translator.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685117900640 "|DE1_SoC_top_level|soc_system:u0|altera_customins_slave_translator:cpu_1_custom_instruction_master_comb_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/soc_system/soc_system.v" "mm_interconnect_0" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v" 850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117900655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_data_master_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "cpu_0_data_master_translator" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117901389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_1_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_1_instruction_master_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "cpu_1_instruction_master_translator" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117901410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "audio_0_avalon_audio_slave_translator" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117901429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "audio_and_video_config_0_avalon_av_config_slave_translator" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117901447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117901464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mailbox_simple_1_avmm_msg_receiver_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mailbox_simple_1_avmm_msg_receiver_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "mailbox_simple_1_avmm_msg_receiver_translator" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117901490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "mailbox_simple_0_avmm_msg_sender_translator" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117901508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:performance_counter_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:performance_counter_0_control_slave_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "performance_counter_0_control_slave_translator" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117901526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "cpu_0_debug_mem_slave_translator" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117901543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117901561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_2_s1_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "sdram_controller_2_s1_translator" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117901578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_2_s1_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "pio_2_s1_translator" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117901595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_data_master_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "cpu_0_data_master_agent" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 3078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117901642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1_data_master_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "cpu_1_data_master_agent" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 3159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117901659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1_instruction_master_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "cpu_1_instruction_master_agent" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 3240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117901675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_instruction_master_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "cpu_0_instruction_master_agent" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 3321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117901692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "audio_0_avalon_audio_slave_agent" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 3405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117901707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117901729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "audio_0_avalon_audio_slave_agent_rsp_fifo" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 3446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117901748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_2_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_2_s1_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "sdram_controller_2_s1_agent" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 4655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117901873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_2_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_2_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117901893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rsp_fifo\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "sdram_controller_2_s1_agent_rsp_fifo" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 4696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117901911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "sdram_controller_2_s1_agent_rdata_fifo" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 4737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117901983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 5753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117902085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117902128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_001 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_0_router_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router_001" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 5769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117902144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_001_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_001:router_001\|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_001:router_001\|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117902183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 5785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117902198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117902229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_003 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"soc_system_mm_interconnect_0_router_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router_003" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 5801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117902244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_003_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117902274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_004 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"soc_system_mm_interconnect_0_router_004\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router_004" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 5817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117902289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_004_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_004:router_004\|soc_system_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_004_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_004:router_004\|soc_system_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117902308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_008 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"soc_system_mm_interconnect_0_router_008\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_008:router_008\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router_008" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 5881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117902381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_008_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_008:router_008\|soc_system_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_008_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_008:router_008\|soc_system_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_008.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117902401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_012 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_012:router_012 " "Elaborating entity \"soc_system_mm_interconnect_0_router_012\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_012:router_012\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router_012" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 5945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117902474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_012_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_012:router_012\|soc_system_mm_interconnect_0_router_012_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_012_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_012:router_012\|soc_system_mm_interconnect_0_router_012_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_012.sv" "the_default_decode" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_012.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117902494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_014 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_014:router_014 " "Elaborating entity \"soc_system_mm_interconnect_0_router_014\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_014:router_014\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router_014" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 5977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117902534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_014_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_014:router_014\|soc_system_mm_interconnect_0_router_014_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_014_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_014:router_014\|soc_system_mm_interconnect_0_router_014_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_014.sv" "the_default_decode" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_014.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117902559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_016 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_016:router_016 " "Elaborating entity \"soc_system_mm_interconnect_0_router_016\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_016:router_016\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router_016" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 6009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117902600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_016_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_016:router_016\|soc_system_mm_interconnect_0_router_016_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_016_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_016:router_016\|soc_system_mm_interconnect_0_router_016_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_016.sv" "the_default_decode" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_016.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117902623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_021 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_021:router_021 " "Elaborating entity \"soc_system_mm_interconnect_0_router_021\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_021:router_021\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router_021" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 6089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117902730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_021_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_021:router_021\|soc_system_mm_interconnect_0_router_021_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_021_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_021:router_021\|soc_system_mm_interconnect_0_router_021_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_021.sv" "the_default_decode" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_021.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117902752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_0_data_master_limiter\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "cpu_0_data_master_limiter" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 6155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117902788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "cpu_1_instruction_master_limiter" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 6255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117902817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_2_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_2_s1_burst_adapter\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "sdram_controller_2_s1_burst_adapter" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 6355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117902843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_2_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_2_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117902857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 6438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117902871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux_001 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 6509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117902907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 6532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117902938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 6572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117902967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux_004 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux_004\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "cmd_mux_004" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 6646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117903013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_004.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117903040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117903050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 6937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117903237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux_004 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux_004\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "rsp_demux_004" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 7011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117903289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux_010 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_010:rsp_demux_010 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux_010\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_010:rsp_demux_010\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "rsp_demux_010" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 7131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117903365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 7368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117903468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117903535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117903545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux_001 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 7439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117903559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117903615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117903625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 7462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117903645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117903673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "sdram_controller_2_s1_rsp_width_adapter" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 7551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117903704 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/soc_system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685117903713 "|DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/soc_system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685117903714 "|DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/soc_system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685117903714 "|DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_2_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_2_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_2_s1_cmd_width_adapter\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "sdram_controller_2_s1_cmd_width_adapter" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 7617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117903759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "crosser" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 7651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117903821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117903847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117903955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 7782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117904035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117904055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_010 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_010:avalon_st_adapter_010 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_010\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_010:avalon_st_adapter_010\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter_010" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 8072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117904240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_010:avalon_st_adapter_010\|soc_system_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_010:avalon_st_adapter_010\|soc_system_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_010.v" "error_adapter_0" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_010.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117904256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper soc_system:u0\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper:irq_mapper\"" {  } { { "db/ip/soc_system/soc_system.v" "irq_mapper" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v" 861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117904421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper_001 soc_system:u0\|soc_system_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"soc_system_irq_mapper_001\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper_001:irq_mapper_001\"" {  } { { "db/ip/soc_system/soc_system.v" "irq_mapper_001" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v" 871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117904435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/soc_system/soc_system.v" "rst_controller" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v" 934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117904448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117904462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117904473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/soc_system/soc_system.v" "rst_controller_001" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v" 997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117904484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller_003 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller_003\"" {  } { { "db/ip/soc_system/soc_system.v" "rst_controller_003" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/soc_system.v" 1123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117904511 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_soc_system_cpu_1_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_soc_system_cpu_1_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" "the_soc_system_cpu_1_cpu_nios2_oci_itrace" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685117907770 "|DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_itrace:the_soc_system_cpu_1_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_soc_system_cpu_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_soc_system_cpu_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" "the_soc_system_cpu_0_cpu_nios2_oci_itrace" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685117907860 "|DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_itrace:the_soc_system_cpu_0_cpu_nios2_oci_itrace"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c884.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c884.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c884 " "Found entity 1: altsyncram_c884" {  } { { "db/altsyncram_c884.tdf" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/altsyncram_c884.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117911224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117911224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/mux_elc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117911901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117911901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117912270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117912270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b7i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b7i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b7i " "Found entity 1: cntr_b7i" {  } { { "db/cntr_b7i.tdf" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/cntr_b7i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117912844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117912844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a9c " "Found entity 1: cmpr_a9c" {  } { { "db/cmpr_a9c.tdf" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/cmpr_a9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117912959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117912959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/cntr_4vi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117913254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117913254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/cntr_09i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117913689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117913689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/cmpr_c9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117913811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117913811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117914102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117914102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117914215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117914215 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117914884 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1685117915170 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.05.26.18:18:40 Progress: Loading slddad4a74c/alt_sld_fab_wrapper_hw.tcl " "2023.05.26.18:18:40 Progress: Loading slddad4a74c/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117920010 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117923393 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117923643 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117927815 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117927928 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117928059 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117928204 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117928209 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117928209 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1685117928919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddad4a74c/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddad4a74c/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slddad4a74c/alt_sld_fab.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/slddad4a74c/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117929240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117929240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddad4a74c/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddad4a74c/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slddad4a74c/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/slddad4a74c/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117929413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117929413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddad4a74c/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddad4a74c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slddad4a74c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/slddad4a74c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117929442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117929442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddad4a74c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddad4a74c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slddad4a74c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/slddad4a74c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117929547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117929547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddad4a74c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slddad4a74c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slddad4a74c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/slddad4a74c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 302 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117929683 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slddad4a74c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/slddad4a74c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117929683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117929683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddad4a74c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddad4a74c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slddad4a74c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/slddad4a74c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117929791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117929791 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "soc_system:u0\|soc_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\|Ram0 " "RAM logic \"soc_system:u0\|soc_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "Ram0" { Text "C:/RTES/miniproject_2/hw/quartus/db/ip/soc_system/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 142 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1685117935447 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1685117935447 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685117939974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685117939974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685117939974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685117939974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685117939974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685117939974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685117939974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685117939974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685117939974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685117939974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685117939974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685117939974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685117939974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685117939974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685117939974 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1685117939974 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1685117939974 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117940036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_2_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117940036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117940036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117940036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117940036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117940036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117940036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117940036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117940036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117940036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117940036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117940036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117940036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117940036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117940036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685117940036 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685117940036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "C:/RTES/miniproject_2/hw/quartus/db/altsyncram_40n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685117940152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117940152 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1685117941236 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1685117941236 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1685117941357 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1685117941357 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1685117941357 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1685117941357 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1685117941357 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1685117941358 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1685117941395 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1685117943805 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 3 1685117943805 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1685117944638 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1685117944638 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 3 1685117944638 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1685117944726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1685117944726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1685117944726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1685117944726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1685117944726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1685117944726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1685117944726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1685117944726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1685117944726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1685117944726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1685117944726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1685117944726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1685117944726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1685117944726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1685117944726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1685117944726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1685117944726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1685117944726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1685117944726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1685117944726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1685117944726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1685117944726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1685117944726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1685117944726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1685117944726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1685117944726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1685117944726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1685117944726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1685117944726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1685117944726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1685117944726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1685117944726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1685117944726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1685117944726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1685117944726 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1685117944726 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 2 1685117944726 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685117946200 "|DE1_SoC_top_level|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1685117946200 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117947007 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "701 " "701 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685117953740 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117954341 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117954853 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/RTES/miniproject_2/hw/quartus/output_files/lab3_MultiProcessors.map.smsg " "Generated suppressed messages file C:/RTES/miniproject_2/hw/quartus/output_files/lab3_MultiProcessors.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117957234 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 39 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 39 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1685117964673 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "21 0 4 0 0 " "Adding 21 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685117964995 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685117964995 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[1\] " "No output dependent on input pin \"KEY_N\[1\]\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685117966426 "|DE1_SoC_top_level|KEY_N[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[2\] " "No output dependent on input pin \"KEY_N\[2\]\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685117966426 "|DE1_SoC_top_level|KEY_N[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[3\] " "No output dependent on input pin \"KEY_N\[3\]\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685117966426 "|DE1_SoC_top_level|KEY_N[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 84 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685117966426 "|DE1_SoC_top_level|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "C:/RTES/miniproject_2/hw/hdl/DE1_SoC_top_level.vhd" 84 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685117966426 "|DE1_SoC_top_level|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1685117966426 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11982 " "Implemented 11982 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685117966463 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685117966463 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "56 " "Implemented 56 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1685117966463 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10954 " "Implemented 10954 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685117966463 ""} { "Info" "ICUT_CUT_TM_RAMS" "905 " "Implemented 905 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1685117966463 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1685117966463 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1685117966463 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685117966463 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5239 " "Peak virtual memory: 5239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685117966613 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 26 18:19:26 2023 " "Processing ended: Fri May 26 18:19:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685117966613 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:57 " "Elapsed time: 00:03:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685117966613 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:06 " "Total CPU time (on all processors): 00:05:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685117966613 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685117966613 ""}
