\hypertarget{struct_core_debug___type}{}\section{Core\+Debug\+\_\+\+Type Struct Reference}
\label{struct_core_debug___type}\index{CoreDebug\_Type@{CoreDebug\_Type}}


Structure type to access the Core Debug Register (Core\+Debug).  




{\ttfamily \#include $<$core\+\_\+armv8mbl.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_core_debug___type_ad63554e4650da91a8e79929cbb63db66}{D\+H\+C\+SR}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_core_debug___type_af907cf64577eaf927dac6787df6dd98b}{D\+C\+R\+SR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_core_debug___type_aab3cc92ef07bc1f04b3a3aa6db2c2d55}{D\+C\+R\+DR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_core_debug___type_aeb3126abc4c258a858f21f356c0df6ee}{D\+E\+M\+CR}}
\item 
\mbox{\Hypertarget{struct_core_debug___type_ac965e9b3abb1519676f2a6a959eaedb2}\label{struct_core_debug___type_ac965e9b3abb1519676f2a6a959eaedb2}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D4} \mbox{[}1\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_core_debug___type_a1b319a8279b9ff2572ab5391dba5bb88}{D\+A\+U\+T\+H\+C\+T\+RL}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_core_debug___type_ad9fa5e915e038e20b9be88d54d432fb8}{D\+S\+C\+SR}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Core Debug Register (Core\+Debug). 

\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_core_debug___type_a1b319a8279b9ff2572ab5391dba5bb88}\label{struct_core_debug___type_a1b319a8279b9ff2572ab5391dba5bb88}} 
\index{CoreDebug\_Type@{CoreDebug\_Type}!DAUTHCTRL@{DAUTHCTRL}}
\index{DAUTHCTRL@{DAUTHCTRL}!CoreDebug\_Type@{CoreDebug\_Type}}
\subsubsection{\texorpdfstring{DAUTHCTRL}{DAUTHCTRL}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t Core\+Debug\+\_\+\+Type\+::\+D\+A\+U\+T\+H\+C\+T\+RL}

Offset\+: 0x014 (R/W) Debug Authentication Control Register \mbox{\Hypertarget{struct_core_debug___type_aab3cc92ef07bc1f04b3a3aa6db2c2d55}\label{struct_core_debug___type_aab3cc92ef07bc1f04b3a3aa6db2c2d55}} 
\index{CoreDebug\_Type@{CoreDebug\_Type}!DCRDR@{DCRDR}}
\index{DCRDR@{DCRDR}!CoreDebug\_Type@{CoreDebug\_Type}}
\subsubsection{\texorpdfstring{DCRDR}{DCRDR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t Core\+Debug\+\_\+\+Type\+::\+D\+C\+R\+DR}

Offset\+: 0x008 (R/W) Debug Core Register Data Register \mbox{\Hypertarget{struct_core_debug___type_af907cf64577eaf927dac6787df6dd98b}\label{struct_core_debug___type_af907cf64577eaf927dac6787df6dd98b}} 
\index{CoreDebug\_Type@{CoreDebug\_Type}!DCRSR@{DCRSR}}
\index{DCRSR@{DCRSR}!CoreDebug\_Type@{CoreDebug\_Type}}
\subsubsection{\texorpdfstring{DCRSR}{DCRSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t Core\+Debug\+\_\+\+Type\+::\+D\+C\+R\+SR}

Offset\+: 0x004 ( /W) Debug Core Register Selector Register \mbox{\Hypertarget{struct_core_debug___type_aeb3126abc4c258a858f21f356c0df6ee}\label{struct_core_debug___type_aeb3126abc4c258a858f21f356c0df6ee}} 
\index{CoreDebug\_Type@{CoreDebug\_Type}!DEMCR@{DEMCR}}
\index{DEMCR@{DEMCR}!CoreDebug\_Type@{CoreDebug\_Type}}
\subsubsection{\texorpdfstring{DEMCR}{DEMCR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t Core\+Debug\+\_\+\+Type\+::\+D\+E\+M\+CR}

Offset\+: 0x00C (R/W) Debug Exception and Monitor Control Register \mbox{\Hypertarget{struct_core_debug___type_ad63554e4650da91a8e79929cbb63db66}\label{struct_core_debug___type_ad63554e4650da91a8e79929cbb63db66}} 
\index{CoreDebug\_Type@{CoreDebug\_Type}!DHCSR@{DHCSR}}
\index{DHCSR@{DHCSR}!CoreDebug\_Type@{CoreDebug\_Type}}
\subsubsection{\texorpdfstring{DHCSR}{DHCSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t Core\+Debug\+\_\+\+Type\+::\+D\+H\+C\+SR}

Offset\+: 0x000 (R/W) Debug Halting Control and Status Register \mbox{\Hypertarget{struct_core_debug___type_ad9fa5e915e038e20b9be88d54d432fb8}\label{struct_core_debug___type_ad9fa5e915e038e20b9be88d54d432fb8}} 
\index{CoreDebug\_Type@{CoreDebug\_Type}!DSCSR@{DSCSR}}
\index{DSCSR@{DSCSR}!CoreDebug\_Type@{CoreDebug\_Type}}
\subsubsection{\texorpdfstring{DSCSR}{DSCSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t Core\+Debug\+\_\+\+Type\+::\+D\+S\+C\+SR}

Offset\+: 0x018 (R/W) Debug Security Control and Status Register 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__armv8mbl_8h}{core\+\_\+armv8mbl.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__armv8mml_8h}{core\+\_\+armv8mml.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm23_8h}{core\+\_\+cm23.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm33_8h}{core\+\_\+cm33.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm7_8h}{core\+\_\+cm7.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__sc300_8h}{core\+\_\+sc300.\+h}}\end{DoxyCompactItemize}
