Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (lin64) Build 881834 Fri Apr  4 14:00:25 MDT 2014
| Date         : Fri Sep  5 05:03:28 2014
| Host         : umma running 64-bit Ubuntu 12.04.5 LTS
| Command      : report_timing_summary -file ./hw/mkcontrollertop_post_place_timing_summary.rpt
| Design       : mkControllerTop
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.12 2014-03-13
------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 123 register/latch pins with no clock driven by root clock pin: CLK_sys_clk_p (HIGH)


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 4 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 562 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.826        0.000                      0                16519       -0.018       -0.018                      1                 9700        1.515        0.000                       0                  5238  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                  ------------         ----------      --------------
GT_REFCLK1                                                             {0.000 1.818}        3.636           275.028         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/gt_refclk1  {0.000 1.818}        3.636           275.028         
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK                  {0.000 15.000}       30.000          33.333          
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE                {0.000 30.000}       60.000          16.667          
drp_clk_i                                                              {0.000 10.000}       20.000          50.000          
init_clk_i                                                             {0.000 10.000}       20.000          50.000          
sync_clk_i                                                             {0.000 2.272}        4.545           220.022         
user_clk_i                                                             {0.000 4.545}        9.091           109.999         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GT_REFCLK1                                                                                                                                                                                                 2.098        0.000                       0                     1  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         25.736        0.000                      0                  527        0.113        0.000                      0                  527       13.845        0.000                       0                   268  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       59.284        0.000                      0                    1        0.224        0.000                      0                    1       29.500        0.000                       0                     1  
drp_clk_i                                                     11.709        0.000                      0                 6797                                                                              8.843        0.000                       0                  2226  
init_clk_i                                                    11.709        0.000                      0                 6797                                                                              8.843        0.000                       0                  2226  
sync_clk_i                                                     1.826        0.000                      0                   12        0.795        0.000                      0                   12        1.515        0.000                       0                     8  
user_clk_i                                                     2.314        0.000                      0                 9010       -0.018       -0.018                      1                 9010        3.031        0.000                       0                  2734  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                               To Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                               --------                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         59.571        0.000                      0                   18       29.078        0.000                      0                   18  
init_clk_i                                               drp_clk_i                                                     11.709        0.000                      0                 6797                                                                        
user_clk_i                                               drp_clk_i                                                      6.572        0.000                      0                   12                                                                        
drp_clk_i                                                init_clk_i                                                    11.709        0.000                      0                 6797                                                                        
user_clk_i                                               init_clk_i                                                     6.572        0.000                      0                   12                                                                        
drp_clk_i                                                user_clk_i                                                     3.487        0.000                      0                   12                                                                        
init_clk_i                                               user_clk_i                                                     3.487        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                             From Clock                                             To Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                             ----------                                             --------                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                      dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       26.389        0.000                      0                   98        0.373        0.000                      0                   98  
**async_default**                                      user_clk_i                                             user_clk_i                                                   6.030        0.000                      0                   35        0.423        0.000                      0                   35  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GT_REFCLK1
  To Clock:  GT_REFCLK1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        2.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GT_REFCLK1
Waveform:           { 0 1.818 }
Period:             3.636
Sources:            { gtp_clk_0/O }

Check Type  Corner  Lib Pin                 Reference Pin  Required  Actual  Slack  Location           Pin
Min Period  n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.538     3.636   2.098  GTPE2_COMMON_X0Y1  auroraIfc/auroraIntraImport/aurora_module_i/gt_common_support/gtpe2_common_0_i/GTREFCLK0



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       25.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.736ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 0.817ns (22.237%)  route 2.857ns (77.763%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns = ( 31.614 - 30.000 ) 
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, estimated)        0.000     0.000    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.081 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, estimated)      1.645     1.726    dbg_hub/inst/U_ICON/U_CMD/idrck
    SLICE_X30Y238                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y238        FDCE (Prop_fdce_C_Q)         0.379     2.105 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, estimated)        0.717     2.822    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X31Y238        LUT6 (Prop_lut6_I4_O)        0.105     2.927 f  dbg_hub/inst/U_ICON/U_CMD/shift_en_i_2/O
                         net (fo=11, estimated)       0.383     3.310    dbg_hub/inst/U_ICON/U_CMD/n_0_shift_en_i_2
    SLICE_X31Y237        LUT6 (Prop_lut6_I0_O)        0.105     3.415 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=9, estimated)        0.478     3.893    dbg_hub/inst/U_ICON/U_CMD/O4
    SLICE_X27Y238        LUT2 (Prop_lut2_I0_O)        0.105     3.998 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, estimated)       0.958     4.956    dbg_hub/inst/U_ICON/U_CMD/E[0]
    SLICE_X21Y240        LUT1 (Prop_lut1_I0_O)        0.123     5.079 r  dbg_hub/inst/U_ICON/U_CMD/shift_bit_count[3]_i_1/O
                         net (fo=4, estimated)        0.321     5.400    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/I15[0]
    SLICE_X21Y240        FDRE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, estimated)        0.000    30.000    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    30.077 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, estimated)      1.537    31.614    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X21Y240                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[0]/C
                         clock pessimism              0.078    31.692    
                         clock uncertainty           -0.035    31.657    
    SLICE_X21Y240        FDRE (Setup_fdre_C_R)       -0.521    31.136    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[0]
  -------------------------------------------------------------------
                         required time                         31.136    
                         arrival time                          -5.400    
  -------------------------------------------------------------------
                         slack                                 25.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.665%)  route 0.132ns (48.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.005ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, estimated)        0.000     0.000    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.026 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, estimated)      0.702     0.728    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X21Y232                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y232        FDCE (Prop_fdce_C_Q)         0.141     0.869 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, estimated)        0.132     1.001    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X20Y231        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, estimated)        0.000     0.000    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.029 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, estimated)      0.976     1.005    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X20Y231                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.264     0.741    
    SLICE_X20Y231        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.888    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform:           { 0 15 }
Period:             30.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592     30.000  28.408  BUFGCTRL_X0Y2  dbg_hub/inst/u_bufg_icon/I
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130     14.975  13.845  SLICE_X20Y231  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130     14.975  13.845  SLICE_X20Y231  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       59.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.284ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.390ns (61.321%)  route 0.246ns (38.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, estimated)        0.000     0.000    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X29Y232                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y232        FDCE (Prop_fdce_C_Q)         0.285     0.285 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=3, estimated)        0.246     0.531    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X29Y232        LUT1 (Prop_lut1_I0_O)        0.105     0.636 r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD[6]_i_1/O
                         net (fo=8, routed)           0.000     0.636    dbg_hub/inst/U_ICON/iDATA_CMD_n
    SLICE_X29Y232        FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, estimated)        0.000    60.000    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X29Y232                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.000    60.000    
                         clock uncertainty           -0.035    59.965    
    SLICE_X29Y232        FDCE (Setup_fdce_C_D)       -0.045    59.920    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         59.920    
                         arrival time                          -0.636    
  -------------------------------------------------------------------
                         slack                                 59.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.157ns (56.274%)  route 0.122ns (43.726%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, estimated)        0.000     0.000    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X29Y232                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y232        FDCE (Prop_fdce_C_Q)         0.112     0.112 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=3, estimated)        0.122     0.234    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X29Y232        LUT1 (Prop_lut1_I0_O)        0.045     0.279 r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD[6]_i_1/O
                         net (fo=8, routed)           0.000     0.279    dbg_hub/inst/U_ICON/iDATA_CMD_n
    SLICE_X29Y232        FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, estimated)        0.000     0.000    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X29Y232                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.000     0.000    
    SLICE_X29Y232        FDCE (Hold_fdce_C_D)         0.055     0.055    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform:           { 0 30 }
Period:             60.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     FDCE/C   n/a            1.000     60.000  59.000  SLICE_X29Y232  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500     30.000  29.500  SLICE_X29Y232  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500     30.000  29.500  SLICE_X29Y232  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  drp_clk_i
  To Clock:  drp_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       11.709ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.843ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.709ns  (required time - arrival time)
  Source:                 auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C
                            (rising edge-triggered cell FDRE clocked by drp_clk_i)
  Destination:            auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by drp_clk_i)
  Path Group:             drp_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        8.004ns  (logic 1.380ns (17.241%)  route 6.624ns (82.759%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y228                                     0.000     0.000 r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C
    SLICE_X26Y228        FDRE (Prop_fdre_C_Q)         0.379     0.379 f  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/Q
                         net (fo=297, estimated)      1.256     1.635    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/den
    SLICE_X30Y217        LUT4 (Prop_lut4_I3_O)        0.115     1.750 r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/current_state[1]_i_3/O
                         net (fo=1, estimated)        0.812     2.562    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/I3
    SLICE_X31Y203        LUT6 (Prop_lut6_I1_O)        0.267     2.829 f  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/current_state[1]_i_1__2/O
                         net (fo=3, estimated)        0.598     3.427    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/next_state[1]
    SLICE_X32Y202        LUT6 (Prop_lut6_I5_O)        0.105     3.532 r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_2/O
                         net (fo=3, estimated)        1.095     4.627    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/n_0_curr_read_block[2]_i_2
    SLICE_X40Y186        LUT5 (Prop_lut5_I3_O)        0.126     4.753 f  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_1/O
                         net (fo=2, estimated)        0.282     5.035    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X40Y186        LUT4 (Prop_lut4_I0_O)        0.283     5.318 r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_gate_275/O
                         net (fo=2, estimated)        1.991     7.309    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_noinit.ram/pwropt
    SLICE_X42Y124        LUT2 (Prop_lut2_I1_O)        0.105     7.414 r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_gate_278/O
                         net (fo=2, estimated)        0.590     8.004    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_sig_254
    RAMB36_X2Y23         RAMB36E1                                     r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.287    19.713    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         19.713    
                         arrival time                          -8.004    
  -------------------------------------------------------------------
                         slack                                 11.709    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         drp_clk_i
Waveform:           { 0 10 }
Period:             20.000
Sources:            { auroraIfc/auroraIntraClockDiv2_slowbuf/O }

Check Type        Corner  Lib Pin               Reference Pin  Required  Actual  Slack   Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK  n/a            5.714     20.000  14.286  GTPE2_CHANNEL_X0Y4  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/DRPCLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            1.130     9.973   8.843   SLICE_X22Y236       dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            1.130     9.973   8.843   SLICE_X22Y236       dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  init_clk_i
  To Clock:  init_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       11.709ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.843ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.709ns  (required time - arrival time)
  Source:                 auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C
                            (rising edge-triggered cell FDRE clocked by init_clk_i)
  Destination:            auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by init_clk_i)
  Path Group:             init_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        8.004ns  (logic 1.380ns (17.241%)  route 6.624ns (82.759%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y228                                     0.000     0.000 r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C
    SLICE_X26Y228        FDRE (Prop_fdre_C_Q)         0.379     0.379 f  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/Q
                         net (fo=297, estimated)      1.256     1.635    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/den
    SLICE_X30Y217        LUT4 (Prop_lut4_I3_O)        0.115     1.750 r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/current_state[1]_i_3/O
                         net (fo=1, estimated)        0.812     2.562    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/I3
    SLICE_X31Y203        LUT6 (Prop_lut6_I1_O)        0.267     2.829 f  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/current_state[1]_i_1__2/O
                         net (fo=3, estimated)        0.598     3.427    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/next_state[1]
    SLICE_X32Y202        LUT6 (Prop_lut6_I5_O)        0.105     3.532 r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_2/O
                         net (fo=3, estimated)        1.095     4.627    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/n_0_curr_read_block[2]_i_2
    SLICE_X40Y186        LUT5 (Prop_lut5_I3_O)        0.126     4.753 f  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_1/O
                         net (fo=2, estimated)        0.282     5.035    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X40Y186        LUT4 (Prop_lut4_I0_O)        0.283     5.318 r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_gate_275/O
                         net (fo=2, estimated)        1.991     7.309    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_noinit.ram/pwropt
    SLICE_X42Y124        LUT2 (Prop_lut2_I1_O)        0.105     7.414 r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_gate_278/O
                         net (fo=2, estimated)        0.590     8.004    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_sig_254
    RAMB36_X2Y23         RAMB36E1                                     r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.287    19.713    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         19.713    
                         arrival time                          -8.004    
  -------------------------------------------------------------------
                         slack                                 11.709    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         init_clk_i
Waveform:           { 0 10 }
Period:             20.000
Sources:            { auroraIfc/auroraIntraClockDiv2_slowbuf/O }

Check Type        Corner  Lib Pin               Reference Pin  Required  Actual  Slack   Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK  n/a            5.714     20.000  14.286  GTPE2_CHANNEL_X0Y4  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/DRPCLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            1.130     9.973   8.843   SLICE_X22Y236       dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            1.130     9.973   8.843   SLICE_X22Y236       dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sync_clk_i
  To Clock:  sync_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        1.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.795ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.515ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtpe2_i/RXUSRCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by sync_clk_i  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtpe2_i/RXCHBONDI[2]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by sync_clk_i  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (sync_clk_i rise@4.545ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 1.103ns (47.873%)  route 1.201ns (52.127%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.665ns = ( 6.210 - 4.545 ) 
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  auroraIfc/auroraIntraImport/aurora_module_i/clock_module_i/clkout1_buf/O
                         net (fo=8, estimated)        1.779     1.779    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/sync_clk
    GTPE2_CHANNEL_X0Y5                                                r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtpe2_i/RXUSRCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK_RXCHBONDO[2])
                                                      1.103     2.882 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtpe2_i/RXCHBONDO[2]
                         net (fo=2, estimated)        1.201     4.083    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/I1[2]
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                                r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtpe2_i/RXCHBONDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      4.545     4.545 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.545 r  auroraIfc/auroraIntraImport/aurora_module_i/clock_module_i/clkout1_buf/O
                         net (fo=8, estimated)        1.665     6.210    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/sync_clk
    GTPE2_CHANNEL_X0Y6                                                r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtpe2_i/RXUSRCLK
                         clock pessimism              0.074     6.284    
                         clock uncertainty           -0.056     6.228    
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL (Setup_gtpe2_channel_RXUSRCLK_RXCHBONDI[2])
                                                     -0.319     5.909    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                          5.909    
                         arrival time                          -4.083    
  -------------------------------------------------------------------
                         slack                                  1.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtpe2_i/RXUSRCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by sync_clk_i  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/RXCHBONDI[3]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by sync_clk_i  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.532ns (55.447%)  route 0.427ns (44.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.165ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  auroraIfc/auroraIntraImport/aurora_module_i/clock_module_i/clkout1_buf/O
                         net (fo=8, estimated)        0.884     0.884    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/sync_clk
    GTPE2_CHANNEL_X0Y5                                                r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtpe2_i/RXUSRCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK_RXCHBONDO[3])
                                                      0.532     1.416 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtpe2_i/RXCHBONDO[3]
                         net (fo=2, estimated)        0.427     1.843    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/RXCHBONDO[3]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/RXCHBONDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  auroraIfc/auroraIntraImport/aurora_module_i/clock_module_i/clkout1_buf/O
                         net (fo=8, estimated)        1.165     1.165    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/sync_clk
    GTPE2_CHANNEL_X0Y4                                                r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/RXUSRCLK
                         clock pessimism             -0.259     0.906    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_RXUSRCLK_RXCHBONDI[3])
                                                      0.142     1.048    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.795    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync_clk_i
Waveform:           { 0 2.2725 }
Period:             4.545
Sources:            { auroraIfc/auroraIntraImport/aurora_module_i/clock_module_i/clkout1_buf/O }

Check Type  Corner  Lib Pin                 Reference Pin  Required  Actual  Slack  Location            Pin
Min Period  n/a     GTPE2_CHANNEL/RXUSRCLK  n/a            3.030     4.545   1.515  GTPE2_CHANNEL_X0Y4  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  user_clk_i
  To Clock:  user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        2.314ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.018ns,  Total Violation       -0.018ns
PW    :            0  Failing Endpoints,  Worst Slack        3.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.314ns  (required time - arrival time)
  Source:                 auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/CAP_WR_EN_O_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by user_clk_i  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (user_clk_i rise@9.091ns - user_clk_i rise@0.000ns)
  Data Path Delay:        6.147ns  (logic 0.589ns (9.582%)  route 5.558ns (90.418%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.463ns = ( 10.554 - 9.091 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  auroraIfc/auroraIntraImport/aurora_module_i/clock_module_i/clkout0_buf/O
                         net (fo=2734, estimated)     1.645     1.645    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X32Y209                                                     r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/CAP_WR_EN_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y209        FDRE (Prop_fdre_C_Q)         0.379     2.024 r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/CAP_WR_EN_O_reg/Q
                         net (fo=34, estimated)       1.681     3.705    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/CAP_WR_EN_O
    SLICE_X58Y174        LUT2 (Prop_lut2_I0_O)        0.105     3.810 r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_1/O
                         net (fo=4, estimated)        3.400     7.210    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_noinit.ram/ENA
    SLICE_X104Y74        LUT2 (Prop_lut2_I1_O)        0.105     7.315 r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_19/O
                         net (fo=1, estimated)        0.477     7.792    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_6
    RAMB36_X6Y14         RAMB36E1                                     r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      9.091     9.091 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.091 r  auroraIfc/auroraIntraImport/aurora_module_i/clock_module_i/clkout0_buf/O
                         net (fo=2734, estimated)     1.463    10.554    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_noinit.ram/clk
    RAMB36_X6Y14                                                      r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    10.554    
                         clock uncertainty           -0.061    10.493    
    RAMB36_X6Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    10.106    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         10.106    
                         arrival time                          -7.792    
  -------------------------------------------------------------------
                         slack                                  2.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.018ns  (arrival time - required time)
  Source:                 auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_sym_gen_4byte_i/TX_DATA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtpe2_i/TXDATA[29]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by user_clk_i  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.254%)  route 0.209ns (59.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.158ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  auroraIfc/auroraIntraImport/aurora_module_i/clock_module_i/clkout0_buf/O
                         net (fo=2734, estimated)     0.660     0.660    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_sym_gen_4byte_i/user_clk
    SLICE_X49Y229                                                     r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_sym_gen_4byte_i/TX_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y229        FDRE (Prop_fdre_C_Q)         0.141     0.801 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_sym_gen_4byte_i/TX_DATA_reg[5]/Q
                         net (fo=1, estimated)        0.209     1.010    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/I10[29]
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                                r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtpe2_i/TXDATA[29]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  auroraIfc/auroraIntraImport/aurora_module_i/clock_module_i/clkout0_buf/O
                         net (fo=2734, estimated)     1.158     1.158    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/user_clk
    GTPE2_CHANNEL_X0Y6                                                r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.238     0.920    
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[29])
                                                      0.108     1.028    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                 -0.018    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         user_clk_i
Waveform:           { 0 4.5455 }
Period:             9.091
Sources:            { auroraIfc/auroraIntraImport/aurora_module_i/clock_module_i/clkout0_buf/O }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            6.060     9.091   3.031  GTPE2_CHANNEL_X0Y4  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/RXUSRCLK2
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854     4.517   3.663  SLICE_X48Y201       auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_lane_init_sm_4byte_i/counter2_r_reg[14]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854     4.517   3.663  SLICE_X44Y245       auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_lane_init_sm_4byte_i/counter2_r_reg[14]_srl14/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       59.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       29.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.571ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.408ns (24.519%)  route 1.256ns (75.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.607ns = ( 31.607 - 30.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, estimated)        0.000     0.000    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X29Y232                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y232        FDCE (Prop_fdce_C_Q)         0.285     0.285 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=3, estimated)        0.800     1.085    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X30Y236        LUT2 (Prop_lut2_I1_O)        0.123     1.208 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, estimated)       0.456     1.664    dbg_hub/inst/U_ICON/U_CMD/I15[0]
    SLICE_X30Y238        FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, estimated)        0.000    60.000    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.077 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, estimated)      1.530    61.607    dbg_hub/inst/U_ICON/U_CMD/idrck
    SLICE_X30Y238                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.000    61.607    
                         clock uncertainty           -0.035    61.572    
    SLICE_X30Y238        FDCE (Setup_fdce_C_CE)      -0.337    61.235    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         61.235    
                         arrival time                          -1.664    
  -------------------------------------------------------------------
                         slack                                 59.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.078ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        1.054ns  (logic 0.313ns (29.696%)  route 0.741ns (70.304%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, estimated)        0.000    60.000    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X29Y232                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y232        FDCE (Prop_fdce_C_Q)         0.229    60.229 r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=3, estimated)        0.741    60.970    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X29Y233        LUT5 (Prop_lut5_I0_O)        0.084    61.054 r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_i_1/O
                         net (fo=1, routed)           0.000    61.054    dbg_hub/inst/U_ICON/U_SYNC/n_0_SYNC_i_1
    SLICE_X29Y233        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, estimated)        0.000    30.000    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    30.081 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, estimated)      1.640    31.721    dbg_hub/inst/U_ICON/U_SYNC/idrck
    SLICE_X29Y233                                                     r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000    31.721    
                         clock uncertainty            0.035    31.756    
    SLICE_X29Y233        FDRE (Hold_fdre_C_D)         0.220    31.976    dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                        -31.976    
                         arrival time                          61.054    
  -------------------------------------------------------------------
                         slack                                 29.078    





---------------------------------------------------------------------------------------------------
From Clock:  init_clk_i
  To Clock:  drp_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       11.709ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.709ns  (required time - arrival time)
  Source:                 auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C
                            (rising edge-triggered cell FDRE clocked by init_clk_i)
  Destination:            auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by drp_clk_i)
  Path Group:             drp_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        8.004ns  (logic 1.380ns (17.241%)  route 6.624ns (82.759%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y228                                     0.000     0.000 r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C
    SLICE_X26Y228        FDRE (Prop_fdre_C_Q)         0.379     0.379 f  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/Q
                         net (fo=297, estimated)      1.256     1.635    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/den
    SLICE_X30Y217        LUT4 (Prop_lut4_I3_O)        0.115     1.750 r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/current_state[1]_i_3/O
                         net (fo=1, estimated)        0.812     2.562    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/I3
    SLICE_X31Y203        LUT6 (Prop_lut6_I1_O)        0.267     2.829 f  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/current_state[1]_i_1__2/O
                         net (fo=3, estimated)        0.598     3.427    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/next_state[1]
    SLICE_X32Y202        LUT6 (Prop_lut6_I5_O)        0.105     3.532 r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_2/O
                         net (fo=3, estimated)        1.095     4.627    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/n_0_curr_read_block[2]_i_2
    SLICE_X40Y186        LUT5 (Prop_lut5_I3_O)        0.126     4.753 f  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_1/O
                         net (fo=2, estimated)        0.282     5.035    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X40Y186        LUT4 (Prop_lut4_I0_O)        0.283     5.318 r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_gate_275/O
                         net (fo=2, estimated)        1.991     7.309    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_noinit.ram/pwropt
    SLICE_X42Y124        LUT2 (Prop_lut2_I1_O)        0.105     7.414 r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_gate_278/O
                         net (fo=2, estimated)        0.590     8.004    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_sig_254
    RAMB36_X2Y23         RAMB36E1                                     r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.287    19.713    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         19.713    
                         arrival time                          -8.004    
  -------------------------------------------------------------------
                         slack                                 11.709    





---------------------------------------------------------------------------------------------------
From Clock:  user_clk_i
  To Clock:  drp_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        6.572ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.572ns  (required time - arrival time)
  Source:                 auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_lane_init_sm_4byte_i/lane_up_flop_i/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i)
  Destination:            auroraIfc/auroraIntraImport/chipscope1.i_vio/inst/PROBE_IN_INST/probe_in_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by drp_clk_i)
  Path Group:             drp_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (MaxDelay Path 9.091ns)
  Data Path Delay:        2.551ns  (logic 0.643ns (25.206%)  route 1.908ns (74.794%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Timing Exception:       MaxDelay Path 9.091ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y244                                     0.000     0.000 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_lane_init_sm_4byte_i/lane_up_flop_i/C
    SLICE_X46Y244        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_lane_init_sm_4byte_i/lane_up_flop_i/Q
                         net (fo=5, estimated)        1.075     1.508    auroraIfc/auroraIntraImport/lane_up_i[3]
    SLICE_X44Y229        LUT4 (Prop_lut4_I1_O)        0.105     1.613 r  auroraIfc/auroraIntraImport/lane_up_i_i_inferred_i_1/O
                         net (fo=3, estimated)        0.833     2.446    auroraIfc/auroraIntraImport/chipscope1.i_vio/inst/PROBE_IN_INST/probe_in1[0]
    SLICE_X32Y225        LUT3 (Prop_lut3_I2_O)        0.105     2.551 r  auroraIfc/auroraIntraImport/chipscope1.i_vio/inst/PROBE_IN_INST/probe_in_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.551    auroraIfc/auroraIntraImport/chipscope1.i_vio/inst/PROBE_IN_INST/n_0_probe_in_reg[1]_i_1
    SLICE_X32Y225        FDRE                                         r  auroraIfc/auroraIntraImport/chipscope1.i_vio/inst/PROBE_IN_INST/probe_in_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.091     9.091    
    SLICE_X32Y225        FDRE (Setup_fdre_C_D)        0.032     9.123    auroraIfc/auroraIntraImport/chipscope1.i_vio/inst/PROBE_IN_INST/probe_in_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -2.551    
  -------------------------------------------------------------------
                         slack                                  6.572    





---------------------------------------------------------------------------------------------------
From Clock:  drp_clk_i
  To Clock:  init_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       11.709ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.709ns  (required time - arrival time)
  Source:                 auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C
                            (rising edge-triggered cell FDRE clocked by drp_clk_i)
  Destination:            auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by init_clk_i)
  Path Group:             init_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        8.004ns  (logic 1.380ns (17.241%)  route 6.624ns (82.759%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y228                                     0.000     0.000 r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C
    SLICE_X26Y228        FDRE (Prop_fdre_C_Q)         0.379     0.379 f  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/Q
                         net (fo=297, estimated)      1.256     1.635    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/den
    SLICE_X30Y217        LUT4 (Prop_lut4_I3_O)        0.115     1.750 r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/current_state[1]_i_3/O
                         net (fo=1, estimated)        0.812     2.562    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/I3
    SLICE_X31Y203        LUT6 (Prop_lut6_I1_O)        0.267     2.829 f  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/current_state[1]_i_1__2/O
                         net (fo=3, estimated)        0.598     3.427    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/next_state[1]
    SLICE_X32Y202        LUT6 (Prop_lut6_I5_O)        0.105     3.532 r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_2/O
                         net (fo=3, estimated)        1.095     4.627    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/n_0_curr_read_block[2]_i_2
    SLICE_X40Y186        LUT5 (Prop_lut5_I3_O)        0.126     4.753 f  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_1/O
                         net (fo=2, estimated)        0.282     5.035    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X40Y186        LUT4 (Prop_lut4_I0_O)        0.283     5.318 r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_gate_275/O
                         net (fo=2, estimated)        1.991     7.309    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_noinit.ram/pwropt
    SLICE_X42Y124        LUT2 (Prop_lut2_I1_O)        0.105     7.414 r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_gate_278/O
                         net (fo=2, estimated)        0.590     8.004    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_sig_254
    RAMB36_X2Y23         RAMB36E1                                     r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.287    19.713    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         19.713    
                         arrival time                          -8.004    
  -------------------------------------------------------------------
                         slack                                 11.709    





---------------------------------------------------------------------------------------------------
From Clock:  user_clk_i
  To Clock:  init_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        6.572ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.572ns  (required time - arrival time)
  Source:                 auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_lane_init_sm_4byte_i/lane_up_flop_i/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i)
  Destination:            auroraIfc/auroraIntraImport/chipscope1.i_vio/inst/PROBE_IN_INST/probe_in_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by init_clk_i)
  Path Group:             init_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (MaxDelay Path 9.091ns)
  Data Path Delay:        2.551ns  (logic 0.643ns (25.206%)  route 1.908ns (74.794%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Timing Exception:       MaxDelay Path 9.091ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y244                                     0.000     0.000 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_lane_init_sm_4byte_i/lane_up_flop_i/C
    SLICE_X46Y244        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_lane_init_sm_4byte_i/lane_up_flop_i/Q
                         net (fo=5, estimated)        1.075     1.508    auroraIfc/auroraIntraImport/lane_up_i[3]
    SLICE_X44Y229        LUT4 (Prop_lut4_I1_O)        0.105     1.613 r  auroraIfc/auroraIntraImport/lane_up_i_i_inferred_i_1/O
                         net (fo=3, estimated)        0.833     2.446    auroraIfc/auroraIntraImport/chipscope1.i_vio/inst/PROBE_IN_INST/probe_in1[0]
    SLICE_X32Y225        LUT3 (Prop_lut3_I2_O)        0.105     2.551 r  auroraIfc/auroraIntraImport/chipscope1.i_vio/inst/PROBE_IN_INST/probe_in_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.551    auroraIfc/auroraIntraImport/chipscope1.i_vio/inst/PROBE_IN_INST/n_0_probe_in_reg[1]_i_1
    SLICE_X32Y225        FDRE                                         r  auroraIfc/auroraIntraImport/chipscope1.i_vio/inst/PROBE_IN_INST/probe_in_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.091     9.091    
    SLICE_X32Y225        FDRE (Setup_fdre_C_D)        0.032     9.123    auroraIfc/auroraIntraImport/chipscope1.i_vio/inst/PROBE_IN_INST/probe_in_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -2.551    
  -------------------------------------------------------------------
                         slack                                  6.572    





---------------------------------------------------------------------------------------------------
From Clock:  drp_clk_i
  To Clock:  user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        3.487ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.487ns  (required time - arrival time)
  Source:                 auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by drp_clk_i)
  Destination:            auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by user_clk_i)
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (MaxDelay Path 9.091ns)
  Data Path Delay:        5.317ns  (logic 0.538ns (10.118%)  route 4.779ns (89.882%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 9.091ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y191                                     0.000     0.000 r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C
    SLICE_X36Y191        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/Q
                         net (fo=16, estimated)       1.137     1.570    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/p_0_in
    SLICE_X59Y181        LUT2 (Prop_lut2_I0_O)        0.105     1.675 r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=260, estimated)      3.642     5.317    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_noinit.ram/trace_read_en
    RAMB36_X6Y14         RAMB36E1                                     r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         max delay                    9.091     9.091    
    RAMB36_X6Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.287     8.804    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.804    
                         arrival time                          -5.317    
  -------------------------------------------------------------------
                         slack                                  3.487    





---------------------------------------------------------------------------------------------------
From Clock:  init_clk_i
  To Clock:  user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        3.487ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.487ns  (required time - arrival time)
  Source:                 auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by init_clk_i)
  Destination:            auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by user_clk_i)
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (MaxDelay Path 9.091ns)
  Data Path Delay:        5.317ns  (logic 0.538ns (10.118%)  route 4.779ns (89.882%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 9.091ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y191                                     0.000     0.000 r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C
    SLICE_X36Y191        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/Q
                         net (fo=16, estimated)       1.137     1.570    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/p_0_in
    SLICE_X59Y181        LUT2 (Prop_lut2_I0_O)        0.105     1.675 r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=260, estimated)      3.642     5.317    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_noinit.ram/trace_read_en
    RAMB36_X6Y14         RAMB36E1                                     r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         max delay                    9.091     9.091    
    RAMB36_X6Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.287     8.804    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.804    
                         arrival time                          -5.317    
  -------------------------------------------------------------------
                         slack                                  3.487    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       26.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.373ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.389ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.697ns (22.905%)  route 2.346ns (77.095%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 31.608 - 30.000 ) 
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, estimated)        0.000     0.000    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.081 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, estimated)      1.645     1.726    dbg_hub/inst/U_ICON/U_CMD/idrck
    SLICE_X30Y238                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y238        FDCE (Prop_fdce_C_Q)         0.379     2.105 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, estimated)        0.717     2.822    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X31Y238        LUT6 (Prop_lut6_I4_O)        0.105     2.927 f  dbg_hub/inst/U_ICON/U_CMD/shift_en_i_2/O
                         net (fo=11, estimated)       0.388     3.315    dbg_hub/inst/U_ICON/U_CMD/n_0_shift_en_i_2
    SLICE_X29Y236        LUT6 (Prop_lut6_I0_O)        0.105     3.420 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=24, estimated)       0.509     3.929    dbg_hub/inst/U_ICON/U_CMD/O6
    SLICE_X26Y237        LUT2 (Prop_lut2_I0_O)        0.108     4.037 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, estimated)       0.732     4.769    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X23Y233        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, estimated)        0.000    30.000    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    30.077 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, estimated)      1.531    31.608    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X23Y233                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                         clock pessimism              0.078    31.686    
                         clock uncertainty           -0.035    31.651    
    SLICE_X23Y233        FDCE (Recov_fdce_C_CLR)     -0.493    31.158    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                         31.158    
                         arrival time                          -4.769    
  -------------------------------------------------------------------
                         slack                                 26.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.441%)  route 0.156ns (52.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.010ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, estimated)        0.000     0.000    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.026 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, estimated)      0.704     0.730    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X26Y240                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y240        FDPE (Prop_fdpe_C_Q)         0.141     0.871 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, estimated)       0.156     1.027    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X25Y240        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, estimated)        0.000     0.000    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.029 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, estimated)      0.981     1.010    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/idrck
    SLICE_X25Y240                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.264     0.746    
    SLICE_X25Y240        FDCE (Remov_fdce_C_CLR)     -0.092     0.654    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.373    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  user_clk_i
  To Clock:  user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        6.030ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.423ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/tx_lock_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            auroraIfc/recvQ/sGEnqPtr_reg[0]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.091ns  (user_clk_i rise@9.091ns - user_clk_i rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 0.695ns (26.296%)  route 1.948ns (73.704%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 10.620 - 9.091 ) 
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  auroraIfc/auroraIntraImport/aurora_module_i/clock_module_i/clkout0_buf/O
                         net (fo=2734, estimated)     1.629     1.629    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/tx_lock_cdc_sync/user_clk
    SLICE_X34Y226                                                     r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/tx_lock_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y226        FDRE (Prop_fdre_C_Q)         0.348     1.977 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/tx_lock_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=1, estimated)        0.768     2.745    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/link_reset_cdc_sync/tx_lock_sync
    SLICE_X34Y227        LUT6 (Prop_lut6_I3_O)        0.242     2.987 f  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/link_reset_cdc_sync/sys_reset_out_INST_0/O
                         net (fo=20, estimated)       0.447     3.434    auroraIfc/auroraIntraImport/system_reset_i
    SLICE_X36Y227        LUT1 (Prop_lut1_I0_O)        0.105     3.539 f  auroraIfc/auroraIntraImport/i_0/O
                         net (fo=300, estimated)      0.733     4.272    auroraIfc/recvQ/I2
    SLICE_X28Y236        FDCE                                         f  auroraIfc/recvQ/sGEnqPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      9.091     9.091 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.091 r  auroraIfc/auroraIntraImport/aurora_module_i/clock_module_i/clkout0_buf/O
                         net (fo=2734, estimated)     1.529    10.620    auroraIfc/recvQ/I1
    SLICE_X28Y236                                                     r  auroraIfc/recvQ/sGEnqPtr_reg[0]/C
                         clock pessimism              0.074    10.694    
                         clock uncertainty           -0.061    10.633    
    SLICE_X28Y236        FDCE (Recov_fdce_C_CLR)     -0.331    10.302    auroraIfc/recvQ/sGEnqPtr_reg[0]
  -------------------------------------------------------------------
                         required time                         10.302    
                         arrival time                          -4.272    
  -------------------------------------------------------------------
                         slack                                  6.030    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 auroraIfc/auroraIntraImport/aurora_module_i/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            auroraIfc/auroraIntraImport/aurora_module_i/support_reset_logic_i/reset_debounce_r_reg[0]/PRE
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.265%)  route 0.161ns (55.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  auroraIfc/auroraIntraImport/aurora_module_i/clock_module_i/clkout0_buf/O
                         net (fo=2734, estimated)     0.694     0.694    auroraIfc/auroraIntraImport/aurora_module_i/support_reset_logic_i/gt_rst_r_cdc_sync/I1
    SLICE_X33Y229                                                     r  auroraIfc/auroraIntraImport/aurora_module_i/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y229        FDRE (Prop_fdre_C_Q)         0.128     0.822 f  auroraIfc/auroraIntraImport/aurora_module_i/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=4, estimated)        0.161     0.983    auroraIfc/auroraIntraImport/aurora_module_i/support_reset_logic_i/gt_rst_sync
    SLICE_X32Y229        FDPE                                         f  auroraIfc/auroraIntraImport/aurora_module_i/support_reset_logic_i/reset_debounce_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  auroraIfc/auroraIntraImport/aurora_module_i/clock_module_i/clkout0_buf/O
                         net (fo=2734, estimated)     0.967     0.967    auroraIfc/auroraIntraImport/aurora_module_i/support_reset_logic_i/I1
    SLICE_X32Y229                                                     r  auroraIfc/auroraIntraImport/aurora_module_i/support_reset_logic_i/reset_debounce_r_reg[0]/C
                         clock pessimism             -0.259     0.708    
    SLICE_X32Y229        FDPE (Remov_fdpe_C_PRE)     -0.148     0.560    auroraIfc/auroraIntraImport/aurora_module_i/support_reset_logic_i/reset_debounce_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.560    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.423    





