#-----------------------------------------------------------
# xsim v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Wed Nov 12 04:39:43 2025
# Process ID         : 163077
# Current directory  : /home/ucchash/usarkar_work/github_repos/digital-design-verilog/ahb_apb_bridge/sim
# Command line       : xsim -mode tcl -source {xsim.dir/tb_fifo_top/xsim_script.tcl}
# Log file           : /home/ucchash/usarkar_work/github_repos/digital-design-verilog/ahb_apb_bridge/sim/xsim.log
# Journal file       : /home/ucchash/usarkar_work/github_repos/digital-design-verilog/ahb_apb_bridge/sim/xsim.jou
# Running On         : ucchash-pc
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : Intel(R) Core(TM) i5-8500 CPU @ 3.00GHz
# CPU Frequency      : 3900.001 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 6
# Host memory        : 25056 MB
# Swap memory        : 8589 MB
# Total Virtual      : 33645 MB
# Available Virtual  : 17697 MB
#-----------------------------------------------------------
source xsim.dir/tb_fifo_top/xsim_script.tcl
# xsim {tb_fifo_top} -autoloadwcfg -runall
Time resolution is 1 ps
run -all
[45000] Starting FIFO test...
[215000] FIFO full flag = 0, space = 1
[235000] Tried writing when full (overflow test)
[287000] Read data = 0, fifo_empty = 0
[315000] Read data = 1, fifo_empty = 0
[343000] Read data = 2, fifo_empty = 0
[371000] Read data = 3, fifo_empty = 0
[399000] Read data = 4, fifo_empty = 0
[427000] Read data = 5, fifo_empty = 0
[455000] Read data = 6, fifo_empty = 0
[483000] Read data = 7, fifo_empty = 0
[511000] Read data = 8, fifo_empty = 0
[539000] Read data = 9, fifo_empty = 0
[567000] Read data = 10, fifo_empty = 0
[595000] Read data = 11, fifo_empty = 0
[623000] Read data = 12, fifo_empty = 0
[651000] Read data = 13, fifo_empty = 0
[679000] Read data = 14, fifo_empty = 0
[707000] Read data = 15, fifo_empty = 1
[735000] Tried reading when empty (underflow test)
[875000] Final fifo_empty=0, fifo_full=0, space=10
$finish called at time : 975 ns : File "/home/ucchash/usarkar_work/github_repos/digital-design-verilog/ahb_apb_bridge/tb/tb_fifo_top.sv" Line 143
exit
INFO: [Common 17-206] Exiting xsim at Wed Nov 12 04:39:46 2025...
