srcscan starts
INFO: analyzing module CADA_ADD (VERI-9002)
INFO: analyzing module CADA_Mult (VERI-9002)
INFO: analyzing module HA_ADD (VERI-9002)
INFO: analyzing module HA_Mult (VERI-9002)
INFO: analyzing module HA_Reg (VERI-9002)
INFO: analyzing module HA_CSTR (VERI-9002)
INFO: analyzing module HA_CONST (VERI-9002)
INFO: analyzing module HA_CReg (VERI-9002)
INFO: analyzing module CADA_IN (VERI-9002)
INFO: analyzing module HA_IN (VERI-9002)
INFO: analyzing module HA_OUT (VERI-9002)
INFO: analyzing module HA_5BM (VERI-9002)
INFO: analyzing module HA_32IM (VERI-9002)
INFO: analyzing module HA_28IM (VERI-9002)
INFO: analyzing module HA_27IM (VERI-9002)
INFO: analyzing module HA_26IM (VERI-9002)
INFO: analyzing module HA_25IM (VERI-9002)
INFO: analyzing module HA_24IM (VERI-9002)
INFO: analyzing module HA_23IM (VERI-9002)
INFO: analyzing module HA_22IM (VERI-9002)
INFO: analyzing module HA_21IM (VERI-9002)
INFO: analyzing module HA_20IM (VERI-9002)
INFO: analyzing module HA_19IM (VERI-9002)
INFO: analyzing module HA_18IM (VERI-9002)
INFO: analyzing module HA_17IM (VERI-9002)
INFO: analyzing module HA_16IM (VERI-9002)
INFO: analyzing module HA_15IM (VERI-9002)
INFO: analyzing module HA_14IM (VERI-9002)
INFO: analyzing module HA_13IM (VERI-9002)
INFO: analyzing module HA_12IM (VERI-9002)
INFO: analyzing module HA_11IM (VERI-9002)
INFO: analyzing module HA_10IM (VERI-9002)
INFO: analyzing module HA_9IM (VERI-9002)
INFO: analyzing module HA_4BM (VERI-9002)
INFO: analyzing module HA_8IM (VERI-9002)
INFO: analyzing module HA_7IM (VERI-9002)
INFO: analyzing module HA_6IM (VERI-9002)
INFO: analyzing module HA_5IM (VERI-9002)
INFO: analyzing module HA_3BM (VERI-9002)
INFO: analyzing module HA_4IM (VERI-9002)
INFO: analyzing module HA_3IM (VERI-9002)
INFO: analyzing module HA_2BM (VERI-9002)
INFO: analyzing module HA_2IM (VERI-9002)
INFO: analyzing module HA_1BM (VERI-9002)
INFO: analyzing module HA_AXI_Driver (VERI-9002)
INFO: analyzing module Array_top (VERI-9002)
C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v(1491): INFO: undeclared symbol 'sgContro', assumed default net type 'wire' (VERI-2561)
INFO: analyzing module HA_GND (VERI-9002)
INFO: analyzing module HA_WIN (VERI-9002)
INFO: analyzing module HA_INW (VERI-9002)
INFO: analyzing module HA_TW (VERI-9002)
INFO: analyzing module HA_OW (VERI-9002)
INFO: analyzing module HA_WOUT (VERI-9002)
INFO: analyzing module CADA_MEMTop (VERI-9002)
INFO: analyzing module CADA_LaneMerge (VERI-9002)
INFO: analyzing module CADA_LaneSplit (VERI-9002)
INFO: analyzing module CADA_MEMControl (VERI-9002)
INFO: analyzing module ArrayTop (VERI-9002)
C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v(8): WARNING: empty port in module declaration (VERI-1294)
INFO: analyzing module VSTop (VERI-9002)
INFO: analyzing module DSE_Solution_L0 (VERI-9002)
C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v(3374): INFO: undeclared symbol 'n0_HA_IN_1_Wsel', assumed default net type 'wire' (VERI-2561)
C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v(3389): INFO: undeclared symbol 'n0_HA_IN_2_Wsel', assumed default net type 'wire' (VERI-2561)
C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v(3404): INFO: undeclared symbol 'n0_HA_IN_3_Wsel', assumed default net type 'wire' (VERI-2561)
INFO: analyzing module DSE_Solution_L1 (VERI-9002)
INFO: analyzing module DSE_Solution_L2 (VERI-9002)
INFO: analyzing module DSE_Solution_L3 (VERI-9002)
INFO: analyzing module DSE_Solution_L4 (VERI-9002)
INFO: analyzing module DSE_Solution_L5 (VERI-9002)
INFO: analyzing module mem_to_array_1 (VERI-9002)
INFO: analyzing module output_mapper (VERI-9002)
INFO: analyzing module mem_to_array_2 (VERI-9002)
INFO: analyzing module output_mapper_2 (VERI-9002)
INFO: analyzing module MEMDesign_wrapper (VERI-9002)
INFO: analyzing module mem_to_array (VERI-9002)
INFO: analyzing module tb2 (VERI-9002)
INFO: analyzing module Hw3Hw_TB (VERI-9002)
C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sim_1/new/Hw3Hw_TB.v(35): WARNING: empty statement in sequential block (VERI-1988)
INFO: analyzing module K5_E216B_3x3ConvTree_RTL_TB (VERI-9002)
C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sim_1/new/E216BTB.v(39): WARNING: empty statement in sequential block (VERI-1988)
INFO: analyzing module MEM_TB (VERI-9002)
C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sim_1/new/MEMTB.v(29): WARNING: empty statement in sequential block (VERI-1988)
srcscan exits with return value 0
alyzing module mem_to_array (VERI-9002)
INFO: analyzing module tb2 (VERI-9002)
INFO: analyzing module Hw3Hw_TB (VERI-9002)
C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sim_1/new/Hw3Hw_TB.v(35): WARNING: empty statement in sequential block (VERI-1988)
INFO: analyzing module K5_E216B_3x3ConvTree_RTL_TB (VERI-9002)
C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sim_1/new/E216BTB.v(39): WARNING: empty statement in sequential block (VERI-1988)
INFO: analyzing module MEM_TB (VERI-9002)
C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sim_1/new/MEMTB.v(29): WARNING: empty statement in sequential block (VERI-1988)
srcscan exits with return value 0
