// Seed: 4247836782
module module_0;
  reg id_1;
  always id_1 <= #1 -1'h0;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    input wor id_2,
    input wor id_3,
    input wand id_4,
    output wand id_5,
    output supply0 id_6,
    output tri1 id_7,
    input uwire id_8,
    output wor id_9,
    output supply1 id_10
);
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_8 = 32'd8,
    parameter id_9 = 32'd30
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output uwire id_3;
  inout logic [7:0] id_2;
  input wire id_1;
  wire _id_8;
  ;
  assign id_3 = 1;
  parameter id_9 = -1 == 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  logic [-1 'h0 : id_8] id_10;
  assign id_10[-1=='b0] = id_8 == id_6;
  logic id_11;
  defparam id_9.id_9 = "";
endmodule
