

================================================================
== Vitis HLS Report for 'axil_conv2D'
================================================================
* Date:           Mon Dec  9 22:02:42 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        axil_conv2D
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.221 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    66581|    66581|  0.666 ms|  0.666 ms|  66582|  66582|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-------+-------+-----------------------------------------------+
        |                                               |                                    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
        |                    Instance                   |               Module               |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-------+-------+-----------------------------------------------+
        |grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162  |axil_conv2D_Pipeline_loop_i_loop_j  |    66571|    66571|  0.666 ms|  0.666 ms|  66564|  66564|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-------+-------+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        8|    7|     767|   1070|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    118|    -|
|Register         |        -|    -|     105|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    7|     872|   1188|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    3|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                   |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |BUS1_s_axi_U                                   |BUS1_s_axi                          |        8|   0|  314|  316|    0|
    |grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162  |axil_conv2D_Pipeline_loop_i_loop_j  |        0|   7|  453|  754|    0|
    +-----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                          |                                    |        8|   7|  767| 1070|    0|
    +-----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  65|         12|    1|         12|
    |weights_address0_local  |  53|         10|    4|         40|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 118|         22|    5|         52|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                   |  11|   0|   11|          0|
    |empty_reg_271                                               |  21|   0|   21|          0|
    |grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162_ap_start_reg  |   1|   0|    1|          0|
    |weights_load_1_reg_201                                      |   8|   0|    8|          0|
    |weights_load_2_reg_211                                      |   8|   0|    8|          0|
    |weights_load_3_reg_221                                      |   8|   0|    8|          0|
    |weights_load_4_reg_231                                      |   8|   0|    8|          0|
    |weights_load_5_reg_241                                      |   8|   0|    8|          0|
    |weights_load_6_reg_251                                      |   8|   0|    8|          0|
    |weights_load_7_reg_261                                      |   8|   0|    8|          0|
    |weights_load_8_reg_276                                      |   8|   0|    8|          0|
    |weights_load_reg_191                                        |   8|   0|    8|          0|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       | 105|   0|  105|          0|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_BUS1_AWVALID  |   in|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_AWREADY  |  out|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_AWADDR   |   in|   15|       s_axi|          BUS1|         array|
|s_axi_BUS1_WVALID   |   in|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_WREADY   |  out|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_WDATA    |   in|   32|       s_axi|          BUS1|         array|
|s_axi_BUS1_WSTRB    |   in|    4|       s_axi|          BUS1|         array|
|s_axi_BUS1_ARVALID  |   in|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_ARREADY  |  out|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_ARADDR   |   in|   15|       s_axi|          BUS1|         array|
|s_axi_BUS1_RVALID   |  out|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_RREADY   |   in|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_RDATA    |  out|   32|       s_axi|          BUS1|         array|
|s_axi_BUS1_RRESP    |  out|    2|       s_axi|          BUS1|         array|
|s_axi_BUS1_BVALID   |  out|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_BREADY   |   in|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_BRESP    |  out|    2|       s_axi|          BUS1|         array|
|ap_clk              |   in|    1|  ap_ctrl_hs|   axil_conv2D|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|   axil_conv2D|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|   axil_conv2D|  return value|
+--------------------+-----+-----+------------+--------------+--------------+

