# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do pitch_game_top_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying c:/intelfpga_lite/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/jonathanxue/Developer/DAV/pitch-game {C:/Users/jonathanxue/Developer/DAV/pitch-game/get_height_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:51:19 on May 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jonathanxue/Developer/DAV/pitch-game" C:/Users/jonathanxue/Developer/DAV/pitch-game/get_height_tb.sv 
# -- Compiling module get_height_tb
# 
# Top level modules:
# 	get_height_tb
# End time: 21:51:19 on May 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jonathanxue/Developer/DAV/pitch-game {C:/Users/jonathanxue/Developer/DAV/pitch-game/get_height.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:51:19 on May 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jonathanxue/Developer/DAV/pitch-game" C:/Users/jonathanxue/Developer/DAV/pitch-game/get_height.sv 
# -- Compiling module get_height
# 
# Top level modules:
# 	get_height
# End time: 21:51:19 on May 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jonathanxue/Developer/DAV/pitch-game {C:/Users/jonathanxue/Developer/DAV/pitch-game/fft.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:51:19 on May 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jonathanxue/Developer/DAV/pitch-game" C:/Users/jonathanxue/Developer/DAV/pitch-game/fft.sv 
# -- Compiling module fft
# ** Warning: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft.sv(11): (vlog-13314) Defaulting port 'in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	fft
# End time: 21:51:19 on May 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+C:/Users/jonathanxue/Developer/DAV/pitch-game {C:/Users/jonathanxue/Developer/DAV/pitch-game/butterfly.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:51:19 on May 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jonathanxue/Developer/DAV/pitch-game" C:/Users/jonathanxue/Developer/DAV/pitch-game/butterfly.sv 
# -- Compiling module butterfly
# 
# Top level modules:
# 	butterfly
# End time: 21:51:19 on May 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/jonathanxue/Developer/DAV/pitch-game {C:/Users/jonathanxue/Developer/DAV/pitch-game/adc_sound_filter_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:51:19 on May 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jonathanxue/Developer/DAV/pitch-game" C:/Users/jonathanxue/Developer/DAV/pitch-game/adc_sound_filter_tb.sv 
# ** Error: (vlog-7) Failed to open design unit file "C:/Users/jonathanxue/Developer/DAV/pitch-game/adc_sound_filter_tb.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 21:51:19 on May 14,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: c:/intelfpga_lite/23.1std/questa_fse/win64/vlog failed.
# Error in macro ./pitch_game_top_run_msim_rtl_systemverilog.do line 13
# c:/intelfpga_lite/23.1std/questa_fse/win64/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/jonathanxue/Developer/DAV/pitch-game {C:/Users/jonathanxue/Developer/DAV/pitch-game/adc_sound_filter_tb.sv}"
vsim work.get_height_tb
# vsim work.get_height_tb 
# Start time: 21:51:23 on May 14,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: C:/Users/jonathanxue/Developer/DAV/pitch-game/fft.sv(11): (vopt-13314) Defaulting port 'in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.get_height_tb(fast)
add wave -position insertpoint  \
sim:/get_height_tb/clk \
sim:/get_height_tb/reset \
sim:/get_height_tb/mic_data \
sim:/get_height_tb/height
run -all
# End time: 21:51:53 on May 14,2025, Elapsed time: 0:00:30
# Errors: 0, Warnings: 1
