{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1461363170374 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1461363170380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 22 17:12:50 2016 " "Processing started: Fri Apr 22 17:12:50 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1461363170380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461363170380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off acc_project -c acc_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off acc_project -c acc_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461363170380 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1461363170858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c/i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "i2c/i2c_master.vhd" "" { Text "C:/Users/Magz/Desktop/acc/i2c/i2c_master.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461363188880 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c/i2c_master.vhd" "" { Text "C:/Users/Magz/Desktop/acc/i2c/i2c_master.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461363188880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461363188880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2lcd/de2lcd/de2lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2lcd/de2lcd/de2lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2lcd-a " "Found design unit 1: de2lcd-a" {  } { { "de2lcd/de2lcd/de2lcd.vhd" "" { Text "C:/Users/Magz/Desktop/acc/de2lcd/de2lcd/de2lcd.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461363188883 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2lcd " "Found entity 1: de2lcd" {  } { { "de2lcd/de2lcd/de2lcd.vhd" "" { Text "C:/Users/Magz/Desktop/acc/de2lcd/de2lcd/de2lcd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461363188883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461363188883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acc_project.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acc_project.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acc_project-mixed " "Found design unit 1: acc_project-mixed" {  } { { "acc_project.vhd" "" { Text "C:/Users/Magz/Desktop/acc/acc_project.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461363188885 ""} { "Info" "ISGN_ENTITY_NAME" "1 acc_project " "Found entity 1: acc_project" {  } { { "acc_project.vhd" "" { Text "C:/Users/Magz/Desktop/acc/acc_project.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461363188885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461363188885 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "acc_project " "Elaborating entity \"acc_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1461363188988 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busy_temp acc_project.vhd(53) " "Verilog HDL or VHDL warning at acc_project.vhd(53): object \"busy_temp\" assigned a value but never read" {  } { { "acc_project.vhd" "" { Text "C:/Users/Magz/Desktop/acc/acc_project.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1461363189008 "|acc_project"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "enable_temp acc_project.vhd(106) " "Can't infer register for \"enable_temp\" at acc_project.vhd(106) because it does not hold its value outside the clock edge" {  } { { "acc_project.vhd" "" { Text "C:/Users/Magz/Desktop/acc/acc_project.vhd" 106 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1461363189016 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "acc_project.vhd(106) " "HDL error at acc_project.vhd(106): couldn't implement registers for assignments on this clock edge" {  } { { "acc_project.vhd" "" { Text "C:/Users/Magz/Desktop/acc/acc_project.vhd" 106 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1461363189018 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1461363189020 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "843 " "Peak virtual memory: 843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1461363189249 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 22 17:13:09 2016 " "Processing ended: Fri Apr 22 17:13:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1461363189249 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1461363189249 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1461363189249 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1461363189249 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1461363189962 ""}
