Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: second_two_digits.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "second_two_digits.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "second_two_digits"
Output Format                      : NGC
Target Device                      : xc3s1000-4-fg676

---- Source Options
Top Module Name                    : second_two_digits
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "mod_6_counter.v" in library work
Compiling verilog file "freq_div_N.v" in library work
Module <mod_6_counter> compiled
Compiling verilog file "bcd_to_seg_mod.v" in library work
Module <freq_div_N> compiled
Compiling verilog file "bcd_counter.v" in library work
Module <bcd_to_seg_mod> compiled
Compiling verilog file "second_10.v" in library work
Module <bcd_counter> compiled
Compiling verilog file "second_1.v" in library work
Module <second_10> compiled
Compiling verilog file "second_two_digits.v" in library work
Module <second_1> compiled
Module <second_two_digits> compiled
No errors in compilation
Analysis of file <"second_two_digits.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <second_two_digits> in library <work>.

Analyzing hierarchy for module <freq_div_N> in library <work> with parameters.
	N = "00000000000000000000001111101000"

Analyzing hierarchy for module <second_1> in library <work>.

Analyzing hierarchy for module <second_10> in library <work>.

Analyzing hierarchy for module <bcd_counter> in library <work>.

Analyzing hierarchy for module <bcd_to_seg_mod> in library <work>.

Analyzing hierarchy for module <freq_div_N> in library <work> with parameters.
	N = "00000000000000000000000000001010"

Analyzing hierarchy for module <mod_6_counter> in library <work>.

Analyzing hierarchy for module <freq_div_N> in library <work> with parameters.
	N = "00000000000000000000000000000110"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <second_two_digits>.
Module <second_two_digits> is correct for synthesis.
 
Analyzing module <freq_div_N.1> in library <work>.
	N = 32'sb00000000000000000000001111101000
Module <freq_div_N.1> is correct for synthesis.
 
Analyzing module <second_1> in library <work>.
Module <second_1> is correct for synthesis.
 
Analyzing module <bcd_counter> in library <work>.
Module <bcd_counter> is correct for synthesis.
 
Analyzing module <bcd_to_seg_mod> in library <work>.
Module <bcd_to_seg_mod> is correct for synthesis.
 
Analyzing module <freq_div_N.2> in library <work>.
	N = 32'sb00000000000000000000000000001010
Module <freq_div_N.2> is correct for synthesis.
 
Analyzing module <second_10> in library <work>.
Module <second_10> is correct for synthesis.
 
Analyzing module <mod_6_counter> in library <work>.
Module <mod_6_counter> is correct for synthesis.
 
Analyzing module <freq_div_N.3> in library <work>.
	N = 32'sb00000000000000000000000000000110
Module <freq_div_N.3> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <freq_div_N_1>.
    Related source file is "freq_div_N.v".
    Found 1-bit register for signal <clk_div_N>.
    Found 10-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <freq_div_N_1> synthesized.


Synthesizing Unit <bcd_counter>.
    Related source file is "bcd_counter.v".
    Found 4-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
Unit <bcd_counter> synthesized.


Synthesizing Unit <bcd_to_seg_mod>.
    Related source file is "bcd_to_seg_mod.v".
    Found 16x8-bit ROM for signal <seg_data>.
    Summary:
	inferred   1 ROM(s).
Unit <bcd_to_seg_mod> synthesized.


Synthesizing Unit <freq_div_N_2>.
    Related source file is "freq_div_N.v".
    Found 1-bit register for signal <clk_div_N>.
    Found 10-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <freq_div_N_2> synthesized.


Synthesizing Unit <mod_6_counter>.
    Related source file is "mod_6_counter.v".
    Found 3-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
Unit <mod_6_counter> synthesized.


Synthesizing Unit <freq_div_N_3>.
    Related source file is "freq_div_N.v".
    Found 1-bit register for signal <clk_div_N>.
    Found 10-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <freq_div_N_3> synthesized.


Synthesizing Unit <second_1>.
    Related source file is "second_1.v".
Unit <second_1> synthesized.


Synthesizing Unit <second_10>.
    Related source file is "second_10.v".
Unit <second_10> synthesized.


Synthesizing Unit <second_two_digits>.
    Related source file is "second_two_digits.v".
WARNING:Xst:646 - Signal <clk_h_1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4x8-bit ROM for signal <seg_com$mux0000>.
    Found 8-bit register for signal <seg_com>.
    Found 8-bit register for signal <seg_data>.
    Found 8-bit 4-to-1 multiplexer for signal <seg_data$mux0000>.
    Found 2-bit up counter for signal <ten_or_one>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <second_two_digits> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 5
 16x8-bit ROM                                          : 4
 4x8-bit ROM                                           : 1
# Counters                                             : 10
 10-bit up counter                                     : 5
 2-bit up counter                                      : 1
 3-bit up counter                                      : 2
 4-bit up counter                                      : 2
# Registers                                            : 7
 1-bit register                                        : 5
 8-bit register                                        : 2
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <U_freq_div_10> is unconnected in block <U_min_10>.
   It will be removed from the design.

Synthesizing (advanced) Unit <second_two_digits>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_seg_com_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <second_two_digits> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 5
 16x8-bit ROM                                          : 4
 4x8-bit ROM                                           : 1
# Counters                                             : 10
 10-bit up counter                                     : 5
 2-bit up counter                                      : 1
 3-bit up counter                                      : 2
 4-bit up counter                                      : 2
# Registers                                            : 21
 Flip-Flops                                            : 21
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <U_min_10/U_freq_div_10/clk_div_N> of sequential type is unconnected in block <second_two_digits>.
WARNING:Xst:1710 - FF/Latch <seg_com_0> (without init value) has a constant value of 1 in block <second_two_digits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <seg_com_1> (without init value) has a constant value of 1 in block <second_two_digits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <seg_com_2> (without init value) has a constant value of 1 in block <second_two_digits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <seg_com_3> (without init value) has a constant value of 1 in block <second_two_digits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <seg_data_7> (without init value) has a constant value of 0 in block <second_two_digits>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <second_two_digits> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block second_two_digits, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 71
 Flip-Flops                                            : 71

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : second_two_digits.ngr
Top Level Output File Name         : second_two_digits
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 19

Cell Usage :
# BELS                             : 245
#      GND                         : 1
#      INV                         : 14
#      LUT1                        : 36
#      LUT2                        : 2
#      LUT2_D                      : 4
#      LUT3                        : 34
#      LUT4                        : 62
#      LUT4_D                      : 8
#      MUXCY                       : 36
#      MUXF5                       : 7
#      VCC                         : 1
#      XORCY                       : 40
# FlipFlops/Latches                : 71
#      FD                          : 9
#      FDC                         : 54
#      FDPE                        : 4
#      FDR                         : 1
#      FDS                         : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 1
#      OBUF                        : 17
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000fg676-4 

 Number of Slices:                       80  out of   7680     1%  
 Number of Slice Flip Flops:             71  out of  15360     0%  
 Number of 4 input LUTs:                160  out of  15360     1%  
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of    391     4%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                 | Load  |
-----------------------------------+---------------------------------------+-------+
clk                                | BUFGP                                 | 24    |
U_sec_10/U_freq_div_10/clk_div_N   | NONE(U_min_1/U_freq_div_10/clk_div_N) | 15    |
U_freq_div_1000/clk_div_N          | NONE(U_sec_1/U_freq_div_10/clk_div_N) | 15    |
U_sec_1/U_freq_div_10/clk_div_N    | NONE(U_sec_10/U_freq_div_10/clk_div_N)| 14    |
U_min_1/U_freq_div_10/clk_div_N    | NONE(U_min_10/U_cnt_digit_10/cnt_0)   | 3     |
-----------------------------------+---------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 58    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.920ns (Maximum Frequency: 168.919MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.709ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.920ns (frequency: 168.919MHz)
  Total number of paths / destination ports: 198 / 28
-------------------------------------------------------------------------
Delay:               5.920ns (Levels of Logic = 11)
  Source:            U_freq_div_1000/cnt_1 (FF)
  Destination:       U_freq_div_1000/cnt_9 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U_freq_div_1000/cnt_1 to U_freq_div_1000/cnt_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.720   1.216  U_freq_div_1000/cnt_1 (U_freq_div_1000/cnt_1)
     LUT1:I0->O            1   0.551   0.000  U_freq_div_1000/Mcount_cnt_cy<1>_rt (U_freq_div_1000/Mcount_cnt_cy<1>_rt)
     MUXCY:S->O            1   0.500   0.000  U_freq_div_1000/Mcount_cnt_cy<1> (U_freq_div_1000/Mcount_cnt_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  U_freq_div_1000/Mcount_cnt_cy<2> (U_freq_div_1000/Mcount_cnt_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  U_freq_div_1000/Mcount_cnt_cy<3> (U_freq_div_1000/Mcount_cnt_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  U_freq_div_1000/Mcount_cnt_cy<4> (U_freq_div_1000/Mcount_cnt_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  U_freq_div_1000/Mcount_cnt_cy<5> (U_freq_div_1000/Mcount_cnt_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  U_freq_div_1000/Mcount_cnt_cy<6> (U_freq_div_1000/Mcount_cnt_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  U_freq_div_1000/Mcount_cnt_cy<7> (U_freq_div_1000/Mcount_cnt_cy<7>)
     MUXCY:CI->O           0   0.064   0.000  U_freq_div_1000/Mcount_cnt_cy<8> (U_freq_div_1000/Mcount_cnt_cy<8>)
     XORCY:CI->O           1   0.904   0.827  U_freq_div_1000/Mcount_cnt_xor<9> (Result<9>)
     LUT4:I3->O            1   0.551   0.000  U_freq_div_1000/Mcount_cnt_eqn_91 (U_freq_div_1000/Mcount_cnt_eqn_9)
     FDC:D                     0.203          U_freq_div_1000/cnt_9
    ----------------------------------------
    Total                      5.920ns (3.877ns logic, 2.043ns route)
                                       (65.5% logic, 34.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U_sec_10/U_freq_div_10/clk_div_N'
  Clock period: 5.920ns (frequency: 168.919MHz)
  Total number of paths / destination ports: 178 / 16
-------------------------------------------------------------------------
Delay:               5.920ns (Levels of Logic = 11)
  Source:            U_min_1/U_freq_div_10/cnt_1 (FF)
  Destination:       U_min_1/U_freq_div_10/cnt_9 (FF)
  Source Clock:      U_sec_10/U_freq_div_10/clk_div_N rising
  Destination Clock: U_sec_10/U_freq_div_10/clk_div_N rising

  Data Path: U_min_1/U_freq_div_10/cnt_1 to U_min_1/U_freq_div_10/cnt_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.720   1.216  U_min_1/U_freq_div_10/cnt_1 (U_min_1/U_freq_div_10/cnt_1)
     LUT1:I0->O            1   0.551   0.000  U_min_1/U_freq_div_10/Mcount_cnt_cy<1>_rt (U_min_1/U_freq_div_10/Mcount_cnt_cy<1>_rt)
     MUXCY:S->O            1   0.500   0.000  U_min_1/U_freq_div_10/Mcount_cnt_cy<1> (U_min_1/U_freq_div_10/Mcount_cnt_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  U_min_1/U_freq_div_10/Mcount_cnt_cy<2> (U_min_1/U_freq_div_10/Mcount_cnt_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  U_min_1/U_freq_div_10/Mcount_cnt_cy<3> (U_min_1/U_freq_div_10/Mcount_cnt_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  U_min_1/U_freq_div_10/Mcount_cnt_cy<4> (U_min_1/U_freq_div_10/Mcount_cnt_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  U_min_1/U_freq_div_10/Mcount_cnt_cy<5> (U_min_1/U_freq_div_10/Mcount_cnt_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  U_min_1/U_freq_div_10/Mcount_cnt_cy<6> (U_min_1/U_freq_div_10/Mcount_cnt_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  U_min_1/U_freq_div_10/Mcount_cnt_cy<7> (U_min_1/U_freq_div_10/Mcount_cnt_cy<7>)
     MUXCY:CI->O           0   0.064   0.000  U_min_1/U_freq_div_10/Mcount_cnt_cy<8> (U_min_1/U_freq_div_10/Mcount_cnt_cy<8>)
     XORCY:CI->O           1   0.904   0.827  U_min_1/U_freq_div_10/Mcount_cnt_xor<9> (Result<9>1)
     LUT4:I3->O            1   0.551   0.000  U_min_1/U_freq_div_10/Mcount_cnt_eqn_91 (U_min_1/U_freq_div_10/Mcount_cnt_eqn_9)
     FDC:D                     0.203          U_min_1/U_freq_div_10/cnt_9
    ----------------------------------------
    Total                      5.920ns (3.877ns logic, 2.043ns route)
                                       (65.5% logic, 34.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U_freq_div_1000/clk_div_N'
  Clock period: 5.920ns (frequency: 168.919MHz)
  Total number of paths / destination ports: 178 / 16
-------------------------------------------------------------------------
Delay:               5.920ns (Levels of Logic = 11)
  Source:            U_sec_1/U_freq_div_10/cnt_1 (FF)
  Destination:       U_sec_1/U_freq_div_10/cnt_9 (FF)
  Source Clock:      U_freq_div_1000/clk_div_N rising
  Destination Clock: U_freq_div_1000/clk_div_N rising

  Data Path: U_sec_1/U_freq_div_10/cnt_1 to U_sec_1/U_freq_div_10/cnt_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.720   1.216  U_sec_1/U_freq_div_10/cnt_1 (U_sec_1/U_freq_div_10/cnt_1)
     LUT1:I0->O            1   0.551   0.000  U_sec_1/U_freq_div_10/Mcount_cnt_cy<1>_rt (U_sec_1/U_freq_div_10/Mcount_cnt_cy<1>_rt)
     MUXCY:S->O            1   0.500   0.000  U_sec_1/U_freq_div_10/Mcount_cnt_cy<1> (U_sec_1/U_freq_div_10/Mcount_cnt_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  U_sec_1/U_freq_div_10/Mcount_cnt_cy<2> (U_sec_1/U_freq_div_10/Mcount_cnt_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  U_sec_1/U_freq_div_10/Mcount_cnt_cy<3> (U_sec_1/U_freq_div_10/Mcount_cnt_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  U_sec_1/U_freq_div_10/Mcount_cnt_cy<4> (U_sec_1/U_freq_div_10/Mcount_cnt_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  U_sec_1/U_freq_div_10/Mcount_cnt_cy<5> (U_sec_1/U_freq_div_10/Mcount_cnt_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  U_sec_1/U_freq_div_10/Mcount_cnt_cy<6> (U_sec_1/U_freq_div_10/Mcount_cnt_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  U_sec_1/U_freq_div_10/Mcount_cnt_cy<7> (U_sec_1/U_freq_div_10/Mcount_cnt_cy<7>)
     MUXCY:CI->O           0   0.064   0.000  U_sec_1/U_freq_div_10/Mcount_cnt_cy<8> (U_sec_1/U_freq_div_10/Mcount_cnt_cy<8>)
     XORCY:CI->O           1   0.904   0.827  U_sec_1/U_freq_div_10/Mcount_cnt_xor<9> (Result<9>2)
     LUT4:I3->O            1   0.551   0.000  U_sec_1/U_freq_div_10/Mcount_cnt_eqn_91 (U_sec_1/U_freq_div_10/Mcount_cnt_eqn_9)
     FDC:D                     0.203          U_sec_1/U_freq_div_10/cnt_9
    ----------------------------------------
    Total                      5.920ns (3.877ns logic, 2.043ns route)
                                       (65.5% logic, 34.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U_sec_1/U_freq_div_10/clk_div_N'
  Clock period: 5.920ns (frequency: 168.919MHz)
  Total number of paths / destination ports: 173 / 15
-------------------------------------------------------------------------
Delay:               5.920ns (Levels of Logic = 11)
  Source:            U_sec_10/U_freq_div_10/cnt_1 (FF)
  Destination:       U_sec_10/U_freq_div_10/cnt_9 (FF)
  Source Clock:      U_sec_1/U_freq_div_10/clk_div_N rising
  Destination Clock: U_sec_1/U_freq_div_10/clk_div_N rising

  Data Path: U_sec_10/U_freq_div_10/cnt_1 to U_sec_10/U_freq_div_10/cnt_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.720   1.216  U_sec_10/U_freq_div_10/cnt_1 (U_sec_10/U_freq_div_10/cnt_1)
     LUT1:I0->O            1   0.551   0.000  U_sec_10/U_freq_div_10/Mcount_cnt_cy<1>_rt (U_sec_10/U_freq_div_10/Mcount_cnt_cy<1>_rt)
     MUXCY:S->O            1   0.500   0.000  U_sec_10/U_freq_div_10/Mcount_cnt_cy<1> (U_sec_10/U_freq_div_10/Mcount_cnt_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  U_sec_10/U_freq_div_10/Mcount_cnt_cy<2> (U_sec_10/U_freq_div_10/Mcount_cnt_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  U_sec_10/U_freq_div_10/Mcount_cnt_cy<3> (U_sec_10/U_freq_div_10/Mcount_cnt_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  U_sec_10/U_freq_div_10/Mcount_cnt_cy<4> (U_sec_10/U_freq_div_10/Mcount_cnt_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  U_sec_10/U_freq_div_10/Mcount_cnt_cy<5> (U_sec_10/U_freq_div_10/Mcount_cnt_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  U_sec_10/U_freq_div_10/Mcount_cnt_cy<6> (U_sec_10/U_freq_div_10/Mcount_cnt_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  U_sec_10/U_freq_div_10/Mcount_cnt_cy<7> (U_sec_10/U_freq_div_10/Mcount_cnt_cy<7>)
     MUXCY:CI->O           0   0.064   0.000  U_sec_10/U_freq_div_10/Mcount_cnt_cy<8> (U_sec_10/U_freq_div_10/Mcount_cnt_cy<8>)
     XORCY:CI->O           1   0.904   0.827  U_sec_10/U_freq_div_10/Mcount_cnt_xor<9> (Result<9>3)
     LUT4:I3->O            1   0.551   0.000  U_sec_10/U_freq_div_10/Mcount_cnt_eqn_91 (U_sec_10/U_freq_div_10/Mcount_cnt_eqn_9)
     FDC:D                     0.203          U_sec_10/U_freq_div_10/cnt_9
    ----------------------------------------
    Total                      5.920ns (3.877ns logic, 2.043ns route)
                                       (65.5% logic, 34.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U_min_1/U_freq_div_10/clk_div_N'
  Clock period: 3.409ns (frequency: 293.341MHz)
  Total number of paths / destination ports: 7 / 3
-------------------------------------------------------------------------
Delay:               3.409ns (Levels of Logic = 1)
  Source:            U_min_10/U_cnt_digit_10/cnt_0 (FF)
  Destination:       U_min_10/U_cnt_digit_10/cnt_0 (FF)
  Source Clock:      U_min_1/U_freq_div_10/clk_div_N rising
  Destination Clock: U_min_1/U_freq_div_10/clk_div_N rising

  Data Path: U_min_10/U_cnt_digit_10/cnt_0 to U_min_10/U_cnt_digit_10/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.720   1.134  U_min_10/U_cnt_digit_10/cnt_0 (U_min_10/U_cnt_digit_10/cnt_0)
     INV:I->O              1   0.551   0.801  U_min_10/U_cnt_digit_10/Mcount_cnt_xor<0>11_INV_0 (U_min_10/U_cnt_digit_10/Mcount_cnt)
     FDC:D                     0.203          U_min_10/U_cnt_digit_10/cnt_0
    ----------------------------------------
    Total                      3.409ns (1.474ns logic, 1.935ns route)
                                       (43.2% logic, 56.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U_sec_1/U_freq_div_10/clk_div_N'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.709ns (Levels of Logic = 1)
  Source:            U_sec_10/U_freq_div_10/clk_div_N (FF)
  Destination:       clk_min_1 (PAD)
  Source Clock:      U_sec_1/U_freq_div_10/clk_div_N rising

  Data Path: U_sec_10/U_freq_div_10/clk_div_N to clk_min_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q            17   0.720   1.345  U_sec_10/U_freq_div_10/clk_div_N (U_sec_10/U_freq_div_10/clk_div_N)
     OBUF:I->O                 5.644          clk_min_1_OBUF (clk_min_1)
    ----------------------------------------
    Total                      7.709ns (6.364ns logic, 1.345ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              7.165ns (Levels of Logic = 1)
  Source:            seg_data_6 (FF)
  Destination:       seg_data<6> (PAD)
  Source Clock:      clk rising

  Data Path: seg_data_6 to seg_data<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.720   0.801  seg_data_6 (seg_data_6)
     OBUF:I->O                 5.644          seg_data_6_OBUF (seg_data<6>)
    ----------------------------------------
    Total                      7.165ns (6.364ns logic, 0.801ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.59 secs
 
--> 

Total memory usage is 4521492 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    2 (   0 filtered)

