<stg><name>Block_for.end72_proc</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:0 %cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols

]]></Node>
<StgValue><ssdm name="cols_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows

]]></Node>
<StgValue><ssdm name="rows_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %textureThreshold_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %textureThreshold

]]></Node>
<StgValue><ssdm name="textureThreshold_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %uniquenessRatio_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %uniquenessRatio

]]></Node>
<StgValue><ssdm name="uniquenessRatio_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %preFilterCap_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %preFilterCap

]]></Node>
<StgValue><ssdm name="preFilterCap_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="480" op_0_bw="480" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %mrv_s = insertvalue i480 <undef>, i32 %rows_read

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="480" op_0_bw="480" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %mrv_1 = insertvalue i480 %mrv_s, i32 %cols_read

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="480" op_0_bw="480" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %mrv_2 = insertvalue i480 %mrv_1, i32 %rows_read

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="480" op_0_bw="480" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %mrv_3 = insertvalue i480 %mrv_2, i32 %cols_read

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="480" op_0_bw="480" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %mrv_4 = insertvalue i480 %mrv_3, i32 %rows_read

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="480" op_0_bw="480" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %mrv_5 = insertvalue i480 %mrv_4, i32 %cols_read

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="480" op_0_bw="480" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %mrv_6 = insertvalue i480 %mrv_5, i32 %rows_read

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="480" op_0_bw="480" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %mrv_7 = insertvalue i480 %mrv_6, i32 %cols_read

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="480" op_0_bw="480" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %mrv_8 = insertvalue i480 %mrv_7, i32 %preFilterCap_read

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="480" op_0_bw="480" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %mrv_9 = insertvalue i480 %mrv_8, i32 %uniquenessRatio_read

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="480" op_0_bw="480" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %mrv_10 = insertvalue i480 %mrv_9, i32 %textureThreshold_read

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="480" op_0_bw="480" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %mrv_11 = insertvalue i480 %mrv_10, i32 %rows_read

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="480" op_0_bw="480" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %mrv_12 = insertvalue i480 %mrv_11, i32 %cols_read

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="480" op_0_bw="480" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %mrv_13 = insertvalue i480 %mrv_12, i32 %rows_read

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="480" op_0_bw="480" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %mrv_14 = insertvalue i480 %mrv_13, i32 %cols_read

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="480">
<![CDATA[
newFuncRoot:20 %ret_ln84 = ret i480 %mrv_14

]]></Node>
<StgValue><ssdm name="ret_ln84"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
