#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Dec 14 21:48:12 2018
# Process ID: 10612
# Current directory: C:/Users/lenovo/Desktop/my_design/soc_axi_func/run_vivado/mycpu_prj1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2840 C:\Users\lenovo\Desktop\my_design\soc_axi_func\run_vivado\mycpu_prj1\mycpu.xpr
# Log file: C:/Users/lenovo/Desktop/my_design/soc_axi_func/run_vivado/mycpu_prj1/vivado.log
# Journal file: C:/Users/lenovo/Desktop/my_design/soc_axi_func/run_vivado/mycpu_prj1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lenovo/Desktop/my_design/soc_axi_func/run_vivado/mycpu_prj1/mycpu.xpr
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Coe_File {C:/Users/lenovo/Desktop/my_design/obj_10/inst_ram.coe}] [get_ips axi_ram]
generate_target all [get_files  C:/Users/lenovo/Desktop/my_design/soc_axi_func/rtl/xilinx_ip/axi_ram/axi_ram.xci]
export_ip_user_files -of_objects [get_files C:/Users/lenovo/Desktop/my_design/soc_axi_func/rtl/xilinx_ip/axi_ram/axi_ram.xci] -no_script -sync -force -quiet
reset_run axi_ram_synth_1
launch_runs -jobs 4 axi_ram_synth_1
export_simulation -of_objects [get_files C:/Users/lenovo/Desktop/my_design/soc_axi_func/rtl/xilinx_ip/axi_ram/axi_ram.xci] -directory C:/Users/lenovo/lab2/mycpu_verify/run_vivado/mycpu/mycpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lenovo/lab2/mycpu_verify/run_vivado/mycpu/mycpu.ip_user_files -ipstatic_source_dir C:/Users/lenovo/lab2/mycpu_verify/run_vivado/mycpu/mycpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=C:/Users/lenovo/Desktop/my_design/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/questa} {riviera=C:/Users/lenovo/Desktop/my_design/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/riviera} {activehdl=C:/Users/lenovo/Desktop/my_design/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source tb_top.tcl
run all
current_wave_config {Untitled 1}
add_wave {{/tb_top/soc_lite/u_cpu/dp/asciiD}} 
current_wave_config {Untitled 1*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/pcF}} 
current_wave_config {Untitled 1*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/tlb_exceptM}} 
current_wave_config {Untitled 1*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/excepttypeM}} 
current_wave_config {Untitled 1*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/tlb_except2M}} 
current_wave_config {Untitled 1*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/aluoutM}} 
current_wave_config {Untitled 1*}
add_wave {{/tb_top/soc_lite/u_cpu/TLB/data_vaddr_in}} 
current_wave_config {Untitled 1*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/forwardcp0mux/y}} 
current_wave_config {Untitled 1*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/rf/rf}} 
current_wave_config {Untitled 1*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/writedata2M}} 
update_ip_catalog
update_ip_catalog
current_wave_config {Untitled 1*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/aluout2E}} 
current_wave_config {Untitled 1*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/aluoutE}} 
current_wave_config {Untitled 1*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/alu/a}} {{/tb_top/soc_lite/u_cpu/dp/alu/b}} 
current_wave_config {Untitled 1*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/alu/y}} 
current_wave_config {Untitled 1*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/stallD}} {{/tb_top/soc_lite/u_cpu/dp/stallE}} {{/tb_top/soc_lite/u_cpu/dp/stallM}} 
current_wave_config {Untitled 1*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/h/stallreq_from_if}} {{/tb_top/soc_lite/u_cpu/dp/h/stallreq_from_mem}} 
current_wave_config {Untitled 1*}
add_wave {{/tb_top/soc_lite/u_cpu/memenM}} 
current_wave_config {Untitled 1*}
add_wave {{/tb_top/soc_lite/u_cpu/data_data_ok}} 
current_wave_config {Untitled 1*}
add_wave {{/tb_top/soc_lite/u_cpu/data_found}} 
