-- -------------------------------------------------------------
-- 
-- File Name: F:\MyGit_Folder\DRMTS_FunknerSchwarz\behav\VHDL\dsm_l2_sim_deci_cic_HDLgeneration\FirRdyLogic_block.vhd
-- Created: 2026-01-30 10:42:36
-- 
-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: FirRdyLogic_block
-- Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/HBF1/FIRPartlySerial/FirRdyLogic
-- Hierarchy Level: 3
-- Model version: 17.88
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY FirRdyLogic_block IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb                               :   IN    std_logic;
        dinSwitch                         :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En13
        dinVldSwitch                      :   IN    std_logic;
        coeff                             :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En13
        haltProcess                       :   IN    std_logic;
        dinSM                             :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En13
        dinVldSM                          :   OUT   std_logic
        );
END FirRdyLogic_block;


ARCHITECTURE rtl OF FirRdyLogic_block IS

  -- Signals
  SIGNAL dinSwitch_signed                 : signed(16 DOWNTO 0);  -- sfix17_En13
  SIGNAL coeff_signed                     : signed(16 DOWNTO 0);  -- sfix17_En13
  SIGNAL syncReset                        : std_logic;
  SIGNAL firRdy_state                     : std_logic;  -- ufix1
  SIGNAL firRdy_readyReg                  : std_logic;
  SIGNAL firRdy_count                     : std_logic;  -- ufix1
  SIGNAL firRdy_state_next                : std_logic;  -- ufix1
  SIGNAL firRdy_readyReg_next             : std_logic;
  SIGNAL firRdy_count_next                : std_logic;  -- ufix1
  SIGNAL readySM                          : std_logic;
  SIGNAL dinSM_tmp                        : signed(16 DOWNTO 0);  -- sfix17_En13
  SIGNAL coeffS                           : signed(16 DOWNTO 0);  -- sfix17_En13

BEGIN
  dinSwitch_signed <= signed(dinSwitch);

  coeff_signed <= signed(coeff);

  syncReset <= '0';

  -- rdyLogic
  firRdy_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      firRdy_state <= '0';
      firRdy_readyReg <= '1';
      firRdy_count <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        firRdy_state <= firRdy_state_next;
        firRdy_readyReg <= firRdy_readyReg_next;
        firRdy_count <= firRdy_count_next;
      END IF;
    END IF;
  END PROCESS firRdy_process;

  firRdy_output : PROCESS (coeff_signed, dinSwitch_signed, dinVldSwitch, firRdy_count, firRdy_readyReg,
       firRdy_state, haltProcess, syncReset)
    VARIABLE out2 : std_logic;
    VARIABLE add_cast : unsigned(1 DOWNTO 0);
    VARIABLE add_temp : unsigned(1 DOWNTO 0);
  BEGIN
    add_temp := to_unsigned(16#0#, 2);
    add_cast := to_unsigned(16#0#, 2);
    firRdy_count_next <= firRdy_count;
    IF (( NOT haltProcess) AND ( NOT syncReset)) = '1' THEN 
      CASE firRdy_state IS
        WHEN '0' =>
          dinSM_tmp <= dinSwitch_signed;
          out2 := dinVldSwitch;
          coeffS <= coeff_signed;
          firRdy_state_next <= '0';
          firRdy_readyReg_next <= '1';
          IF dinVldSwitch = '1' THEN 
            firRdy_state_next <= '1';
            firRdy_readyReg_next <= '0';
          END IF;
        WHEN '1' =>
          firRdy_readyReg_next <= '1';
          firRdy_state_next <= '0';
          dinSM_tmp <= to_signed(16#00000#, 17);
          coeffS <= to_signed(16#00000#, 17);
          out2 := '0';
        WHEN OTHERS => 
          dinSM_tmp <= to_signed(16#00000#, 17);
          out2 := '0';
          coeffS <= to_signed(16#00000#, 17);
          firRdy_state_next <= '0';
          firRdy_readyReg_next <= '1';
      END CASE;
    ELSE 
      firRdy_state_next <= '0';
      firRdy_readyReg_next <= '0';
      dinSM_tmp <= to_signed(16#00000#, 17);
      out2 := '0';
      coeffS <= to_signed(16#00000#, 17);
    END IF;
    IF (dinVldSwitch = '1' OR (firRdy_count > '0')) OR out2 = '1' THEN 
      IF ((firRdy_count = '0') OR haltProcess = '1') OR syncReset = '1' THEN 
        firRdy_count_next <= '0';
      ELSE 
        add_cast := '0' & firRdy_count;
        add_temp := add_cast + to_unsigned(16#1#, 2);
        firRdy_count_next <= add_temp(0);
      END IF;
    END IF;
    readySM <= firRdy_readyReg;
    dinVldSM <= out2;
  END PROCESS firRdy_output;


  dinSM <= std_logic_vector(dinSM_tmp);

END rtl;

