Synopsys Altera Technology Mapper, Version maprc, Build 388R, Built Mar  1 2011 13:16:40
Copyright (C) 1994-2011, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version E-2011.03
@N: MF249 |Running in 64-bit mode.
@N: MF257 |Gated clock conversion enabled 

@W: MO171 :|Sequential instance a.2.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.b.c.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.b.c.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.b.c.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.8.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.14.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.9.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.13.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.11.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.10.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.12.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.15.b.c.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.13.d.e.ff2_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.ff2_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.ff2_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.9.d.e.ff2_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.12.d.e.ff2_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.10.d.e.ff2_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.ff2_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.ff2_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.8.d.e.ff2_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.11.d.e.ff2_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.ff2_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.ff2_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.d.e.ff2_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.ff2_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.14.d.e.ff2_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.15.b.c.ff2_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.13.d.e.ff2_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.ff2_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.ff2_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.9.d.e.ff2_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.12.d.e.ff2_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.10.d.e.ff2_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.ff2_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.ff2_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.8.d.e.ff2_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.11.d.e.ff2_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.ff2_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.ff2_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.d.e.ff2_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.ff2_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.14.d.e.ff2_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.15.b.c.ff2_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.16.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.9.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.18.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.14.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.10.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.12.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.11.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.13.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.8.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.15.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.17.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.19.b.c.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.8.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.14.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.9.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.13.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.11.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.10.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.12.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.15.b.c.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.10.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.14.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.18.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.22.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.12.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.16.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.20.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.8.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.13.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.15.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.9.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.19.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.17.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.11.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.21.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.23.b.c.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.10.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.10.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.10.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.9.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.9.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.9.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.11.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.28.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.15.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.18.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.26.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.17.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.21.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.20.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.9.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.27.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.30.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.22.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.8.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.12.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.10.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.23.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.14.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.31.b.c.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.13.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.10.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.19.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.9.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.20.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.8.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.12.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.15.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.11.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.17.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.16.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.18.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.14.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.21.b.c.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.11.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.28.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.15.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.18.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.26.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.17.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.21.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.20.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.9.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.27.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.30.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.22.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.8.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.12.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.10.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.23.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.14.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.31.b.c.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.13.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.10.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.19.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.9.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.20.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.8.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.12.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.15.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.11.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.17.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.16.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.18.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.14.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.21.b.c.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.6.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.3.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.11.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.2.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.28.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.15.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.18.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.26.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.17.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.21.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.20.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.9.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.27.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.30.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.5.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.22.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.8.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.12.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.3.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.7.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.10.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.1.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.6.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.23.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.14.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.31.b.c.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.3.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.13.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.10.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.1.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.0.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.19.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.9.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.5.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.20.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.6.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.2.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.4.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.8.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.12.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.15.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.7.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.11.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.17.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.16.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.18.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.14.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.21.b.c.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.13.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.19.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.20.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.8.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.12.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.15.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.11.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.17.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.16.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.18.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.14.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.21.b.c.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.8.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.14.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.9.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.13.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.11.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.10.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.12.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.15.b.c.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.13.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.19.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.20.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.8.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.12.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.15.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.11.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.17.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.16.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.18.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.14.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.21.b.c.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.8.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.14.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.9.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.13.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.11.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.10.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.12.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.15.b.c.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.0.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.2.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.1.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.3.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.13.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.1.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.0.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.19.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.5.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.20.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.6.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.2.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.4.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.8.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.12.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.15.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.7.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.11.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.17.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.16.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.18.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.14.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.21.b.c.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.6.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.8.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.14.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.3.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.2.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.4.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.9.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.13.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.11.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.10.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.1.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.5.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.0.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.12.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.7.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.15.b.c.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.b.c.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.24.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.29.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.25.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.16.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.19.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.13.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.b.c.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.24.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.29.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.25.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.16.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.19.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.13.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.data_out_2 has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.4.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.5.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.7.b.c.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.24.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.29.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.25.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.16.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.0.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.19.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.13.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Sequential instance a.4.d.e.data_out has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.15.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.28.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.29.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.30.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.31.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.17.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.45.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.46.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.43.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.41.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.11.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.16.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.20.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.42.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.24.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.37.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.10.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.23.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.36.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.9.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.22.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.35.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.8.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.14.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.12.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.25.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.38.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.33.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.27.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.18.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.19.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.32.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.34.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.21.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.44.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.39.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.40.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.13.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.26.d.e.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.47.b.c.data_out_1 has been reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_BYPASS_REG.data_out_1 has been reduced to a combinational gate by constant propagation 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.10\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.14\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.18\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.2\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.22\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.12\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.0\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.4\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.16\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.20\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.6\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.8\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.6\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.8\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.14\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.3\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.2\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.4\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.9\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.13\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.11\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.10\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.1\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.5\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.0\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.12\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.7\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":59:6:59:6|Removing sequential instance a\.15\.b\.c.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.16\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.3\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.9\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.18\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.14\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.10\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.1\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.5\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.7\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.12\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.6\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.8\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.14\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.3\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.2\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.4\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.9\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.13\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.11\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.10\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.1\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.5\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.0\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.12\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.7\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":57:6:57:6|Removing sequential instance a\.15\.b\.c.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.15\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.28\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.29\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.30\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.31\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.4\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.17\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.45\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.46\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.43\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.7\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.41\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.11\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.3\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.16\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.20\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.42\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.24\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.37\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.10\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.23\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.36\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.9\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.22\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.35\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.8\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.14\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.12\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.25\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.38\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.33\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.27\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.0\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.1\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.5\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.18\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.6\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.19\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.32\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.2\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.34\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.21\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.44\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.39\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.40\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.13\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.26\.d\.e.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits.vhd":57:6:57:6|Removing sequential instance a\.47\.b\.c.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.15\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.28\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.29\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.30\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.31\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.4\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.17\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.45\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.46\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.43\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.7\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.41\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.11\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.3\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.16\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.20\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.42\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.24\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.37\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.10\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.23\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.36\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.9\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.22\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.35\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.8\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.14\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.12\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.25\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.38\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.33\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.27\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.0\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.1\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.5\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.18\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.6\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.19\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.32\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.2\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.34\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.21\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.44\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.39\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.40\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.13\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.26\.d\.e.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.47\.b\.c.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\ladder_fpga.vhd":776:2:776:31|Removing sequential instance COMP_ladder_fpga_SC_BYPASS_REG.data_out_2 of view:PrimLib.latr(prim) because there are no references to its outputs 
@W: BN132 :"d:\renard\star_upgrade\ladder_fpga\ir_5_bits.vhd":65:6:65:6|Removing sequential instance COM_LADDER_SC_INSTRUC_REG.a.3.d.e.data_out_1,  because it is equivalent to instance COM_LADDER_SC_INSTRUC_REG.a.2.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\ladder_fpga\ir_5_bits.vhd":65:6:65:6|Removing sequential instance COM_LADDER_SC_INSTRUC_REG.a.2.d.e.data_out_1,  because it is equivalent to instance COM_LADDER_SC_INSTRUC_REG.a.0.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\ladder_fpga\ir_5_bits.vhd":65:6:65:6|Removing sequential instance COM_LADDER_SC_INSTRUC_REG.a.1.d.e.data_out_1,  because it is equivalent to instance COM_LADDER_SC_INSTRUC_REG.a.0.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\ladder_fpga\ir_5_bits.vhd":54:6:54:6|Removing sequential instance COM_LADDER_SC_INSTRUC_REG.a.4.b.c.data_out_1,  because it is equivalent to instance COM_LADDER_SC_INSTRUC_REG.a.0.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.1.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.15.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.9.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.3.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.7.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.19.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.17.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.5.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.11.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.21.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.11.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":59:6:59:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.23.b.c.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.11.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.2.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.11.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.11.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.6.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.13.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.4.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.8.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.15.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.17.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\ladder_fpga\dr_x_bits_init.vhd":59:6:59:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.19.b.c.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":42:4:42:5|Removing sequential instance COMP_ladder_fpga_SC_VERSION_REG.a.31.b.c.ff1,  because it is equivalent to instance COMP_ladder_fpga_SC_DEBUG_REG.a.21.b.c.ff1
@W: BN132 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":54:4:54:5|Removing sequential instance COMP_ladder_fpga_SC_VERSION_REG.a.31.b.c.scan_out,  because it is equivalent to instance COMP_ladder_fpga_SC_DEBUG_REG.a.21.b.c.scan_out
@W: BN132 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":42:4:42:5|Removing sequential instance COMP_ladder_fpga_SC_VERSION_REG.a.30.d.e.ff1,  because it is equivalent to instance COMP_ladder_fpga_SC_DEBUG_REG.a.20.d.e.ff1
@W: BN132 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":54:4:54:5|Removing sequential instance COMP_ladder_fpga_SC_VERSION_REG.a.30.d.e.scan_out,  because it is equivalent to instance COMP_ladder_fpga_SC_DEBUG_REG.a.20.d.e.scan_out

Available hyper_sources - for debug and ip models
	None Found

@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_BYPASS_REG.data_out of view:PrimLib.dffr(prim) because there are no references to its outputs 
@W: BN132 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":42:4:42:5|Removing sequential instance COMP_ladder_fpga_SC_DEBUG_REG.a.21.b.c.ff1,  because it is equivalent to instance COMP_ladder_fpga_SC_BYPASS_REG.ff1
@W: BN132 :"d:\renard\star_upgrade\ladder_fpga\dr_cell.vhd":54:4:54:5|Removing sequential instance COMP_ladder_fpga_SC_DEBUG_REG.a.21.b.c.scan_out,  because it is equivalent to instance COMP_ladder_fpga_SC_BYPASS_REG.scan_out
@N: MT204 |Because following clock(s) are defined in SDC file, Autoconstrain mode is TURNED OFF

            sc_tck
            clockIR
            clockDR
            temperature
            switchover
            tempclk4M
            clock40mhz_fpga
            clock40mhz_xtal
            ladder_fpga_clock80MHz
            updateIR
            updateDR


Finished RTL optimizations (Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 115MB)

@N:"d:\renard\star_upgrade\ladder_fpga\ladder_fpga.vhd":2117:2:2117:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst ladder_fpga_nbr_rclk_echelle[13:0]
@N:"d:\renard\star_upgrade\ladder_fpga\ladder_fpga.vhd":1195:2:1195:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst n_adc[3:0]
@N:"d:\renard\star_upgrade\ladder_fpga\ladder_fpga.vhd":1195:2:1195:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst acquire_adcs\.n_preamble[3:0]
@N:"d:\renard\star_upgrade\ladder_fpga\ladder_fpga.vhd":1195:2:1195:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst acquire_adcs\.n_delay[6:0]
@N:"d:\renard\star_upgrade\ladder_fpga\ladder_fpga.vhd":2237:2:2237:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst level_shifter_dac_load_indice[3:0]
@N:"d:\renard\star_upgrade\ladder_fpga\ladder_fpga.vhd":2202:2:2202:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst tokenin_pulse_duration[3:0]
@N:"d:\renard\star_upgrade\ladder_fpga\ladder_fpga.vhd":1195:2:1195:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst acquire_adcs\.n_fifo[3:0]
@N:"d:\renard\star_upgrade\ladder_fpga\ladder_fpga.vhd":2062:2:2062:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst ladder_fpga_nbr_abort[11:0]
@N:"d:\renard\star_upgrade\ladder_fpga\ladder_fpga.vhd":2053:2:2053:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst ladder_fpga_nbr_token[11:0]
@N:"d:\renard\star_upgrade\ladder_fpga\ladder_fpga.vhd":2044:2:2044:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst ladder_fpga_nbr_test[11:0]
@N:"d:\renard\star_upgrade\ladder_fpga\ladder_fpga.vhd":2035:2:2035:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst ladder_fpga_nbr_hold[11:0]
@N:"d:\renard\star_upgrade\ladder_fpga\ladder_fpga.vhd":1995:2:1995:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst ladder_fpga_mux_status_count_integer[2:0]
Encoding state machine work.ladder_fpga(ladder_fpga_arch)-acquire_state[0:15]
original code -> new code
   00000000000000000001 -> 0000000000000001
   00000000000000000010 -> 0000000000000010
   00000000000000001000 -> 0000000000000100
   00000000000000010000 -> 0000000000001000
   00000000000000100000 -> 0000000000010000
   00000000000001000000 -> 0000000000100000
   00000000000010000000 -> 0000000001000000
   00000000010000000000 -> 0000000010000000
   00000000100000000000 -> 0000000100000000
   00000001000000000000 -> 0000001000000000
   00000010000000000000 -> 0000010000000000
   00000100000000000000 -> 0000100000000000
   00001000000000000000 -> 0001000000000000
   00010000000000000000 -> 0010000000000000
   01000000000000000000 -> 0100000000000000
   10000000000000000000 -> 1000000000000000
Building reset logic for illegal states

Encoding state machine work.ladder_fpga(ladder_fpga_arch)-ladder_fpga_level_shifter_dac_state[0:6]
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
Building reset logic for illegal states

Encoding state machine work.ladder_fpga(ladder_fpga_arch)-ladder_fpga_adc_bit_count_cs_integer[0:15]
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine work.ladder_fpga(ladder_fpga_arch)-ladder_fpga_event_controller_state[0:5]
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Building reset logic for illegal states

Encoding state machine work.tap_control(a)-etat_present[0:15]
original code -> new code
   0000000000000001 -> 0000000000000001
   0000000000000010 -> 0000000000000010
   0000000000000100 -> 0000000000000100
   0000000000001000 -> 0000000000001000
   0000000000010000 -> 0000000000010000
   0000000000100000 -> 0000000000100000
   0000000001000000 -> 0000000001000000
   0000000010000000 -> 0000000010000000
   0000000100000000 -> 0000000100000000
   0000001000000000 -> 0000001000000000
   0000010000000000 -> 0000010000000000
   0000100000000000 -> 0000100000000000
   0001000000000000 -> 0001000000000000
   0010000000000000 -> 0010000000000000
   0100000000000000 -> 0100000000000000
   1000000000000000 -> 1000000000000000
@N:"d:\renard\star_upgrade\ladder_fpga\mesure_temperature.vhd":379:1:379:2|Found counter in view:work.mesure_temperature(structurel) inst count_value_mu_sec[14:0]
@N:"d:\renard\star_upgrade\ladder_fpga\comptage_temperature.vhd":51:2:51:3|Found counter in view:work.mesure_temperature(structurel) inst compte4.compte[11:0]
@N:"d:\renard\star_upgrade\ladder_fpga\comptage_temperature.vhd":51:2:51:3|Found counter in view:work.mesure_temperature(structurel) inst compte3.compte[11:0]
@N:"d:\renard\star_upgrade\ladder_fpga\comptage_temperature.vhd":51:2:51:3|Found counter in view:work.mesure_temperature(structurel) inst compte2.compte[11:0]
@N:"d:\renard\star_upgrade\ladder_fpga\comptage_temperature.vhd":51:2:51:3|Found counter in view:work.mesure_temperature(structurel) inst compte1.compte[11:0]
Encoding state machine work.mesure_temperature(structurel)-next_temp_mesu_state[0:7]
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
Building reset logic for illegal states


Starting Early Timing Optimization (Time elapsed 0h:00m:01s; Memory used current: 117MB peak: 118MB)


Finished Early Timing Optimization (Time elapsed 0h:00m:01s; Memory used current: 117MB peak: 118MB)

Auto Dissolve of COMP_ladder_fpga_SC_MUX_TDO (inst of view:work.mux_tdo(behavioral))

Finished factoring (Time elapsed 0h:00m:02s; Memory used current: 121MB peak: 126MB)

@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\memoire_tokenout_echelle.vhd":76:22:76:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[15] of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\memoire_tokenout_echelle.vhd":74:22:74:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[14] of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\memoire_tokenout_echelle.vhd":72:22:72:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[13] of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\memoire_tokenout_echelle.vhd":70:22:70:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[12] of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\memoire_tokenout_echelle.vhd":68:22:68:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[11] of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\memoire_tokenout_echelle.vhd":66:22:66:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[10] of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\memoire_tokenout_echelle.vhd":64:22:64:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[9] of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\memoire_tokenout_echelle.vhd":62:22:62:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[8] of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\memoire_tokenout_echelle.vhd":60:22:60:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[7] of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\memoire_tokenout_echelle.vhd":58:22:58:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[6] of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\memoire_tokenout_echelle.vhd":56:22:56:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[5] of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\memoire_tokenout_echelle.vhd":54:22:54:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[4] of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\memoire_tokenout_echelle.vhd":52:22:52:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[3] of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\memoire_tokenout_echelle.vhd":50:22:50:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[2] of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\memoire_tokenout_echelle.vhd":48:22:48:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[1] of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\memoire_tokenout_echelle.vhd":46:22:46:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[0] of view:PrimLib.latr(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_bypass of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x02 of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x05 of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x06 of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x07 of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x0a of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x0c of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x0d of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x0e of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x0f of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x1a of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x1b of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x1c of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x1d of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x1e of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x10 of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x11 of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x12 of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x13 of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x14 of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x15 of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x16 of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x17 of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x18 of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x19 of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x00 of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"d:\renard\star_upgrade\ladder_fpga\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.enable of view:PrimLib.dff(prim) because there are no references to its outputs 


#################### START OF GENERATED CLOCK OPTIMIZATION REPORT ####################[

======================================================================================
                                Instance:Pin        Generated Clock Optimization Status
======================================================================================
comp_gestion_hybrides_v4.control_alim.gen.15.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.14.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.13.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.12.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.11.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.10.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.9.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.8.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.7.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.6.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.5.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.4.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.3.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.2.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.1.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.0.latch_n.pilotage_n:CLK            Done
 COMP_ladder_fpga_SC_BYPASS_REG.scan_out:CLK            Not Done
COM_LADDER_SC_INSTRUC_REG.a.4.b.c.scan_out:CLK            Not Done
                ladder_fpga_nbr_token[9]:CLK            Done
                ladder_fpga_nbr_token[8]:CLK            Done
                ladder_fpga_nbr_token[7]:CLK            Done
                ladder_fpga_nbr_token[6]:CLK            Done
                ladder_fpga_nbr_token[5]:CLK            Done
                ladder_fpga_nbr_token[4]:CLK            Done
                ladder_fpga_nbr_token[3]:CLK            Done
                ladder_fpga_nbr_token[2]:CLK            Done
                ladder_fpga_nbr_token[1]:CLK            Done
               ladder_fpga_nbr_token[11]:CLK            Done
               ladder_fpga_nbr_token[10]:CLK            Done
                ladder_fpga_nbr_token[0]:CLK            Done
                     tst_tokenin_echelle:CLK            Not Done
                ladder_fpga_nbr_abort[9]:CLK            Done
                ladder_fpga_nbr_abort[8]:CLK            Done
                ladder_fpga_nbr_abort[7]:CLK            Done
                ladder_fpga_nbr_abort[6]:CLK            Done
                ladder_fpga_nbr_abort[5]:CLK            Done
                ladder_fpga_nbr_abort[4]:CLK            Done
                ladder_fpga_nbr_abort[3]:CLK            Done
                ladder_fpga_nbr_abort[2]:CLK            Done
                ladder_fpga_nbr_abort[1]:CLK            Done
               ladder_fpga_nbr_abort[11]:CLK            Done
               ladder_fpga_nbr_abort[10]:CLK            Done
                ladder_fpga_nbr_abort[0]:CLK            Done
comp_mesure_temperature.next_temp_mesu_state_illegalpipe2:CLK            Done
comp_mesure_temperature.compte3.compte[0]:CLK            Done
comp_mesure_temperature.compte3.compte[1]:CLK            Done
comp_mesure_temperature.compte3.compte[2]:CLK            Done
comp_mesure_temperature.compte3.compte[3]:CLK            Done
comp_mesure_temperature.compte3.compte[4]:CLK            Done
comp_mesure_temperature.compte3.compte[5]:CLK            Done
comp_mesure_temperature.compte3.compte[6]:CLK            Done
comp_mesure_temperature.compte3.compte[7]:CLK            Done
comp_mesure_temperature.compte3.compte[8]:CLK            Done
comp_mesure_temperature.compte3.compte[9]:CLK            Done
comp_mesure_temperature.compte3.compte[10]:CLK            Done
comp_mesure_temperature.compte3.compte[11]:CLK            Done
comp_mesure_temperature.next_temp_mesu_state[0]:CLK            Done
comp_mesure_temperature.next_temp_mesu_state[1]:CLK            Done
comp_mesure_temperature.next_temp_mesu_state[2]:CLK            Done
comp_mesure_temperature.next_temp_mesu_state[3]:CLK            Done
comp_mesure_temperature.next_temp_mesu_state[4]:CLK            Done
comp_mesure_temperature.next_temp_mesu_state[5]:CLK            Done
comp_mesure_temperature.next_temp_mesu_state[6]:CLK            Done
comp_mesure_temperature.next_temp_mesu_state_i_0[7]:CLK            Done
comp_mesure_temperature.next_temp_mesu_state_illegalpipe1:CLK            Done
 comp_mesure_temperature.temperature_o_e:CLK            Done
  comp_mesure_temperature.start_temp_i_0:CLK            Done
      comp_mesure_temperature.reset_temp:CLK            Done
COMP_ladder_fpga_SC_REF_LATCHUP.a.0.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_REF_LATCHUP.a.1.b.c.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.6.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.8.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.14.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.3.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.2.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.4.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.9.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.13.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.11.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.10.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.1.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.5.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.0.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.12.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.7.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.15.b.c.data_out:CLK            Done
           allumage_hybride.a.13.d.e.ff2:CLK            Done
            allumage_hybride.a.3.d.e.ff2:CLK            Done
            allumage_hybride.a.6.d.e.ff2:CLK            Done
            allumage_hybride.a.9.d.e.ff2:CLK            Done
           allumage_hybride.a.12.d.e.ff2:CLK            Done
           allumage_hybride.a.10.d.e.ff2:CLK            Done
            allumage_hybride.a.0.d.e.ff2:CLK            Done
            allumage_hybride.a.5.d.e.ff2:CLK            Done
            allumage_hybride.a.8.d.e.ff2:CLK            Done
           allumage_hybride.a.11.d.e.ff2:CLK            Done
            allumage_hybride.a.1.d.e.ff2:CLK            Done
            allumage_hybride.a.4.d.e.ff2:CLK            Done
            allumage_hybride.a.7.d.e.ff2:CLK            Done
            allumage_hybride.a.2.d.e.ff2:CLK            Done
           allumage_hybride.a.14.d.e.ff2:CLK            Done
           allumage_hybride.a.15.b.c.ff2:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.16.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.11.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.2.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.3.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.9.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.18.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.6.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.13.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.4.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.8.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.14.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.10.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.15.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.1.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.5.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.7.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.17.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.12.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.19.b.c.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.6.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.8.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.14.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.3.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.2.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.4.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.9.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.13.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.11.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.10.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.1.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.5.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.0.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.12.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.7.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.15.b.c.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.1.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.10.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.14.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.18.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.15.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.2.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.22.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.12.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.9.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.0.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.3.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.4.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.16.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.20.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.7.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.19.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.6.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.17.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.5.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.11.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.11.d.e.data_out_1:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.21.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.8.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.23.b.c.data_out:CLK            Done
COM_LADDER_SC_INSTRUC_REG.a.2.d.e.data_out:CLK            Done
COM_LADDER_SC_INSTRUC_REG.a.3.d.e.data_out:CLK            Done
COM_LADDER_SC_INSTRUC_REG.a.0.d.e.data_out:CLK            Done
COM_LADDER_SC_INSTRUC_REG.a.0.d.e.data_out_1:CLK            Done
COM_LADDER_SC_INSTRUC_REG.a.1.d.e.data_out:CLK            Done
COM_LADDER_SC_INSTRUC_REG.a.4.b.c.data_out:CLK            Done
COMP_ladder_fpga_SC_TAP_CONTROL.reset_bar:CLK            Not Done
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR:CLK            Not Done
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x0b:CLK            Not Done
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09:CLK            Not Done
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x08:CLK            Not Done
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x04:CLK            Not Done
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x03:CLK            Not Done
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01:CLK            Not Done
                       ladder_fpga_abort:CLK            Not Done
                        tokenin_pulse_ok:CLK            Not Done
             level_shifter_dac_ld_cs_n_i:CLK            Not Done
                        usb_write_n_in_i:CLK            Not Done
                   level_shifter_dac_sdi:CLK            Not Done
comp_mesure_temperature.compter_temperature:CLK            Not Done
          comp_mesure_temperature.eotc_i:CLK            Not Done
comp_mesure_temperature.compte4.comptage:CLK            Not Done
comp_mesure_temperature.compte1.valeur_kelvin[0]:CLK            Not Done
comp_mesure_temperature.compte1.valeur_kelvin[1]:CLK            Not Done
comp_mesure_temperature.compte1.valeur_kelvin[2]:CLK            Not Done
comp_mesure_temperature.compte1.valeur_kelvin[3]:CLK            Not Done
comp_mesure_temperature.compte1.valeur_kelvin[4]:CLK            Not Done
comp_mesure_temperature.compte1.valeur_kelvin[5]:CLK            Not Done
comp_mesure_temperature.compte1.valeur_kelvin[6]:CLK            Not Done
comp_mesure_temperature.compte1.valeur_kelvin[7]:CLK            Not Done
comp_mesure_temperature.compte1.valeur_kelvin[8]:CLK            Not Done
comp_mesure_temperature.compte1.valeur_kelvin[9]:CLK            Not Done
comp_mesure_temperature.compte1.valeur_kelvin[10]:CLK            Not Done
comp_mesure_temperature.compte1.valeur_kelvin[11]:CLK            Not Done
comp_mesure_temperature.compte2.valeur_kelvin[0]:CLK            Not Done
comp_mesure_temperature.compte2.valeur_kelvin[1]:CLK            Not Done
comp_mesure_temperature.compte2.valeur_kelvin[2]:CLK            Not Done
comp_mesure_temperature.compte2.valeur_kelvin[3]:CLK            Not Done
comp_mesure_temperature.compte2.valeur_kelvin[4]:CLK            Not Done
comp_mesure_temperature.compte2.valeur_kelvin[5]:CLK            Not Done
comp_mesure_temperature.compte2.valeur_kelvin[6]:CLK            Not Done
comp_mesure_temperature.compte2.valeur_kelvin[7]:CLK            Not Done
comp_mesure_temperature.compte2.valeur_kelvin[8]:CLK            Not Done
comp_mesure_temperature.compte2.valeur_kelvin[9]:CLK            Not Done
comp_mesure_temperature.compte2.valeur_kelvin[10]:CLK            Not Done
comp_mesure_temperature.compte2.valeur_kelvin[11]:CLK            Not Done
comp_mesure_temperature.compte3.valeur_kelvin[0]:CLK            Done
comp_mesure_temperature.compte3.valeur_kelvin[1]:CLK            Done
comp_mesure_temperature.compte3.valeur_kelvin[2]:CLK            Done
comp_mesure_temperature.compte3.valeur_kelvin[3]:CLK            Done
comp_mesure_temperature.compte3.valeur_kelvin[4]:CLK            Done
comp_mesure_temperature.compte3.valeur_kelvin[5]:CLK            Done
comp_mesure_temperature.compte3.valeur_kelvin[6]:CLK            Done
comp_mesure_temperature.compte3.valeur_kelvin[7]:CLK            Done
comp_mesure_temperature.compte3.valeur_kelvin[8]:CLK            Done
comp_mesure_temperature.compte3.valeur_kelvin[9]:CLK            Done
comp_mesure_temperature.compte3.valeur_kelvin[10]:CLK            Done
comp_mesure_temperature.compte3.valeur_kelvin[11]:CLK            Done
comp_mesure_temperature.compte4.valeur_kelvin[0]:CLK            Not Done
comp_mesure_temperature.compte4.valeur_kelvin[1]:CLK            Not Done
comp_mesure_temperature.compte4.valeur_kelvin[2]:CLK            Not Done
comp_mesure_temperature.compte4.valeur_kelvin[3]:CLK            Not Done
comp_mesure_temperature.compte4.valeur_kelvin[4]:CLK            Not Done
comp_mesure_temperature.compte4.valeur_kelvin[5]:CLK            Not Done
comp_mesure_temperature.compte4.valeur_kelvin[6]:CLK            Not Done
comp_mesure_temperature.compte4.valeur_kelvin[7]:CLK            Not Done
comp_mesure_temperature.compte4.valeur_kelvin[8]:CLK            Not Done
comp_mesure_temperature.compte4.valeur_kelvin[9]:CLK            Not Done
comp_mesure_temperature.compte4.valeur_kelvin[10]:CLK            Not Done
comp_mesure_temperature.compte4.valeur_kelvin[11]:CLK            Not Done
 comp_mesure_temperature.en_cmpt_temp[0]:CLK            Not Done
 comp_mesure_temperature.en_cmpt_temp[1]:CLK            Not Done
 comp_mesure_temperature.en_cmpt_temp[2]:CLK            Not Done
 comp_mesure_temperature.en_cmpt_temp[3]:CLK            Not Done
      comp_mesure_temperature.cpt_clk[0]:CLK            Not Done
      comp_mesure_temperature.cpt_clk[1]:CLK            Not Done
      comp_mesure_temperature.cpt_clk[2]:CLK            Not Done
      comp_mesure_temperature.cpt_clk[3]:CLK            Not Done
      comp_mesure_temperature.cpt_clk[4]:CLK            Not Done
comp_mesure_temperature.temperature_value[0]:CLK            Not Done
comp_mesure_temperature.temperature_value[1]:CLK            Not Done
comp_mesure_temperature.temperature_value[2]:CLK            Not Done
comp_mesure_temperature.temperature_value[3]:CLK            Not Done
comp_mesure_temperature.temperature_value[4]:CLK            Not Done
comp_mesure_temperature.temperature_value[5]:CLK            Not Done
comp_mesure_temperature.temperature_value[6]:CLK            Not Done
comp_mesure_temperature.temperature_value[7]:CLK            Not Done
comp_mesure_temperature.temperature_value[8]:CLK            Not Done
comp_mesure_temperature.temperature_value[9]:CLK            Not Done
comp_mesure_temperature.temperature_value[10]:CLK            Not Done
comp_mesure_temperature.temperature_value[11]:CLK            Not Done
comp_mesure_temperature.temperature_value[12]:CLK            Not Done
comp_mesure_temperature.temperature_value[13]:CLK            Not Done
comp_mesure_temperature.temperature_value[14]:CLK            Not Done
comp_mesure_temperature.temperature_value[15]:CLK            Not Done
comp_mesure_temperature.temperature_value[16]:CLK            Not Done
comp_mesure_temperature.temperature_value[17]:CLK            Not Done
comp_mesure_temperature.temperature_value[18]:CLK            Not Done
comp_mesure_temperature.temperature_value[19]:CLK            Not Done
comp_mesure_temperature.temperature_value[20]:CLK            Not Done
comp_mesure_temperature.temperature_value[21]:CLK            Not Done
comp_mesure_temperature.temperature_value[22]:CLK            Not Done
comp_mesure_temperature.temperature_value[23]:CLK            Not Done
comp_mesure_temperature.temperature_value[24]:CLK            Not Done
comp_mesure_temperature.temperature_value[25]:CLK            Not Done
comp_mesure_temperature.temperature_value[26]:CLK            Not Done
comp_mesure_temperature.temperature_value[27]:CLK            Not Done
comp_mesure_temperature.temperature_value[28]:CLK            Not Done
comp_mesure_temperature.temperature_value[29]:CLK            Not Done
comp_mesure_temperature.temperature_value[30]:CLK            Not Done
comp_mesure_temperature.temperature_value[31]:CLK            Not Done
comp_mesure_temperature.temperature_value[32]:CLK            Not Done
comp_mesure_temperature.temperature_value[33]:CLK            Not Done
comp_mesure_temperature.temperature_value[34]:CLK            Not Done
comp_mesure_temperature.temperature_value[35]:CLK            Not Done
comp_mesure_temperature.temperature_value[36]:CLK            Not Done
comp_mesure_temperature.temperature_value[37]:CLK            Not Done
comp_mesure_temperature.temperature_value[38]:CLK            Not Done
comp_mesure_temperature.temperature_value[39]:CLK            Not Done
comp_mesure_temperature.temperature_value[40]:CLK            Not Done
comp_mesure_temperature.temperature_value[41]:CLK            Not Done
comp_mesure_temperature.temperature_value[42]:CLK            Not Done
comp_mesure_temperature.temperature_value[43]:CLK            Not Done
comp_mesure_temperature.temperature_value[44]:CLK            Not Done
comp_mesure_temperature.temperature_value[45]:CLK            Not Done
comp_mesure_temperature.temperature_value[46]:CLK            Not Done
comp_mesure_temperature.temperature_value[47]:CLK            Not Done
             ladder_fpga_fifo8_to_usb_wr:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b[2]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i[3]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b[4]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i[5]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b[6]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i[7]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b[8]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i[9]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b[10]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i[11]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i[2]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a[3]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i[4]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a[5]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i[6]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a[7]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i[8]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a[9]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i[10]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a[11]:CLK            Not Done
              acquire_state_illegalpipe2:CLK            Not Done
comp_mesure_temperature.count_value_mu_sec[14]:CLK            Not Done
comp_mesure_temperature.count_value_mu_sec[13]:CLK            Not Done
comp_mesure_temperature.count_value_mu_sec[12]:CLK            Not Done
comp_mesure_temperature.count_value_mu_sec[11]:CLK            Not Done
comp_mesure_temperature.count_value_mu_sec[10]:CLK            Not Done
comp_mesure_temperature.count_value_mu_sec[9]:CLK            Not Done
comp_mesure_temperature.count_value_mu_sec[8]:CLK            Not Done
comp_mesure_temperature.count_value_mu_sec[7]:CLK            Not Done
comp_mesure_temperature.count_value_mu_sec[6]:CLK            Not Done
comp_mesure_temperature.count_value_mu_sec[5]:CLK            Not Done
comp_mesure_temperature.count_value_mu_sec[4]:CLK            Not Done
comp_mesure_temperature.count_value_mu_sec[3]:CLK            Not Done
comp_mesure_temperature.count_value_mu_sec[2]:CLK            Not Done
comp_mesure_temperature.count_value_mu_sec[1]:CLK            Not Done
comp_mesure_temperature.count_value_mu_sec[0]:CLK            Not Done
comp_mesure_temperature.compte4.compte[11]:CLK            Not Done
comp_mesure_temperature.compte4.compte[10]:CLK            Not Done
comp_mesure_temperature.compte4.compte[9]:CLK            Not Done
comp_mesure_temperature.compte4.compte[8]:CLK            Not Done
comp_mesure_temperature.compte4.compte[7]:CLK            Not Done
comp_mesure_temperature.compte4.compte[6]:CLK            Not Done
comp_mesure_temperature.compte4.compte[5]:CLK            Not Done
comp_mesure_temperature.compte4.compte[4]:CLK            Not Done
comp_mesure_temperature.compte4.compte[3]:CLK            Not Done
comp_mesure_temperature.compte4.compte[2]:CLK            Not Done
comp_mesure_temperature.compte4.compte[1]:CLK            Not Done
comp_mesure_temperature.compte4.compte[0]:CLK            Not Done
comp_mesure_temperature.compte2.compte[11]:CLK            Not Done
comp_mesure_temperature.compte2.compte[10]:CLK            Not Done
comp_mesure_temperature.compte2.compte[9]:CLK            Not Done
comp_mesure_temperature.compte2.compte[8]:CLK            Not Done
comp_mesure_temperature.compte2.compte[7]:CLK            Not Done
comp_mesure_temperature.compte2.compte[6]:CLK            Not Done
comp_mesure_temperature.compte2.compte[5]:CLK            Not Done
comp_mesure_temperature.compte2.compte[4]:CLK            Not Done
comp_mesure_temperature.compte2.compte[3]:CLK            Not Done
comp_mesure_temperature.compte2.compte[2]:CLK            Not Done
comp_mesure_temperature.compte2.compte[1]:CLK            Not Done
comp_mesure_temperature.compte2.compte[0]:CLK            Not Done
comp_mesure_temperature.compte1.compte[11]:CLK            Not Done
comp_mesure_temperature.compte1.compte[10]:CLK            Not Done
comp_mesure_temperature.compte1.compte[9]:CLK            Not Done
comp_mesure_temperature.compte1.compte[8]:CLK            Not Done
comp_mesure_temperature.compte1.compte[7]:CLK            Not Done
comp_mesure_temperature.compte1.compte[6]:CLK            Not Done
comp_mesure_temperature.compte1.compte[5]:CLK            Not Done
comp_mesure_temperature.compte1.compte[4]:CLK            Not Done
comp_mesure_temperature.compte1.compte[3]:CLK            Not Done
comp_mesure_temperature.compte1.compte[2]:CLK            Not Done
comp_mesure_temperature.compte1.compte[1]:CLK            Not Done
comp_mesure_temperature.compte1.compte[0]:CLK            Not Done


##################### END OF GENERATED CLOCK OPTIMIZATION REPORT #####################]


Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:04s; Memory used current: 121MB peak: 126MB)


Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:04s; Memory used current: 122MB peak: 126MB)


Starting Early Timing Optimization (Time elapsed 0h:00m:04s; Memory used current: 122MB peak: 126MB)


Finished Early Timing Optimization (Time elapsed 0h:00m:05s; Memory used current: 122MB peak: 126MB)


Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:05s; Memory used current: 122MB peak: 126MB)


Starting Early Timing Optimization (Time elapsed 0h:00m:05s; Memory used current: 122MB peak: 126MB)


Finished Early Timing Optimization (Time elapsed 0h:00m:06s; Memory used current: 122MB peak: 126MB)


Finished preparing to map (Time elapsed 0h:00m:06s; Memory used current: 122MB peak: 126MB)


Finished technology mapping (Time elapsed 0h:00m:10s; Memory used current: 183MB peak: 189MB)

@N: MF321 |4 registers to be packed into RAMs/DSPs blocks 
		COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_0[3]
		COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_0[4]
		COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_0[10]
		COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_0[11]

New registers created by packing :
		COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ret
		COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ret_0


Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:00m:11s; Memory used current: 184MB peak: 189MB)


Finished restoring hierarchy (Time elapsed 0h:00m:11s; Memory used current: 187MB peak: 189MB)


Writing Analyst data base D:\renard\star_upgrade\ladder_fpga\rev_1\ladder_fpga.srm

Finished Writing Netlist Databases (Time elapsed 0h:00m:12s; Memory used current: 186MB peak: 189MB)

Writing Verilog Netlist and constraint files
Writing .vqm output for Quartus

Writing scf file... (Time elapsed 0h:00m:13s; Memory used current: 188MB peak: 190MB)

@N: BW103 |Synopsys Constraint File time units will use default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units will use default value of 1pF 

Finished Writing Verilog Netlist and constraint files (Time elapsed 0h:00m:13s; Memory used current: 186MB peak: 190MB)

Writing VHDL Simulation files

Finished Writing VHDL Simulation files (Time elapsed 0h:00m:14s; Memory used current: 187MB peak: 190MB)


Starting Writing Gated Clock Conversion Report (Time elapsed 0h:00m:14s; Memory used current: 186MB peak: 190MB)


================= Gated clock report =================

The following instances have been converted
Seq Inst                                                              Instance Port     Clock                                                                        
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
COM_LADDER_SC_INSTRUC_REG.a\.4\.b\.c.scan_out                         clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COM_LADDER_SC_INSTRUC_REG.a\.4\.b\.c.ff1                              clk               ladder_fpga_sc_tck_c                                                         
COM_LADDER_SC_INSTRUC_REG.a\.1\.d\.e.scan_out                         clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COM_LADDER_SC_INSTRUC_REG.a\.1\.d\.e.ff1                              clk               ladder_fpga_sc_tck_c                                                         
COM_LADDER_SC_INSTRUC_REG.a\.0\.d\.e.scan_out                         clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COM_LADDER_SC_INSTRUC_REG.a\.0\.d\.e.ff1                              clk               ladder_fpga_sc_tck_c                                                         
COM_LADDER_SC_INSTRUC_REG.a\.3\.d\.e.scan_out                         clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COM_LADDER_SC_INSTRUC_REG.a\.3\.d\.e.ff1                              clk               ladder_fpga_sc_tck_c                                                         
COM_LADDER_SC_INSTRUC_REG.a\.2\.d\.e.scan_out                         clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COM_LADDER_SC_INSTRUC_REG.a\.2\.d\.e.ff1                              clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_REG.scan_out                               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_REG.ff1                                    clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_IDENT_REG.a\.7\.b\.c.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_IDENT_REG.a\.7\.b\.c.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_IDENT_REG.a\.5\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_IDENT_REG.a\.5\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_IDENT_REG.a\.4\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_IDENT_REG.a\.4\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_IDENT_REG.a\.1\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_IDENT_REG.a\.1\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_IDENT_REG.a\.2\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_IDENT_REG.a\.2\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_IDENT_REG.a\.3\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_IDENT_REG.a\.3\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_IDENT_REG.a\.6\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_IDENT_REG.a\.6\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_IDENT_REG.a\.0\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_IDENT_REG.a\.0\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.14\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.14\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.23\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.23\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.6\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.6\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.1\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.1\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.10\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.10\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.7\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.7\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.3\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.3\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.12\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.12\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.8\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.8\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.4\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.4\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.13\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.13\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.22\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.22\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.5\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.5\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.27\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.27\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.19\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.19\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.9\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.9\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.0\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.0\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.20\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.20\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.16\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.16\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.25\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.25\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.21\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.21\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.17\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.17\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.26\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.26\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.29\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.29\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.18\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.18\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.15\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.15\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.24\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.24\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.28\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.28\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.2\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.2\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.11\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.11\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.21\.b\.c.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.21\.b\.c.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.14\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.14\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.18\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.18\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.16\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.16\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.17\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.17\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.11\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.11\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.7\.d\.e.scan_out                      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.7\.d\.e.ff1                           clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.15\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.15\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.12\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.12\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.8\.d\.e.scan_out                      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.8\.d\.e.ff1                           clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.4\.d\.e.scan_out                      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.4\.d\.e.ff1                           clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.2\.d\.e.scan_out                      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.2\.d\.e.ff1                           clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.6\.d\.e.scan_out                      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.6\.d\.e.ff1                           clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.20\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.20\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.5\.d\.e.scan_out                      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.5\.d\.e.ff1                           clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.9\.d\.e.scan_out                      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.9\.d\.e.ff1                           clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.19\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.19\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.0\.d\.e.scan_out                      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.0\.d\.e.ff1                           clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.1\.d\.e.scan_out                      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.1\.d\.e.ff1                           clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.10\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.10\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.13\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.13\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.3\.d\.e.scan_out                      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.3\.d\.e.ff1                           clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_DEBUG_REG.a\.14\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_DEBUG_REG.a\.14\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_DEBUG_REG.a\.18\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_DEBUG_REG.a\.18\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_DEBUG_REG.a\.16\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_DEBUG_REG.a\.16\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_DEBUG_REG.a\.17\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_DEBUG_REG.a\.17\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_DEBUG_REG.a\.11\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_DEBUG_REG.a\.11\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_DEBUG_REG.a\.7\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_DEBUG_REG.a\.7\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_DEBUG_REG.a\.15\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_DEBUG_REG.a\.15\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_DEBUG_REG.a\.12\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_DEBUG_REG.a\.12\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_DEBUG_REG.a\.8\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_DEBUG_REG.a\.8\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_DEBUG_REG.a\.4\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_DEBUG_REG.a\.4\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_DEBUG_REG.a\.2\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_DEBUG_REG.a\.2\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_DEBUG_REG.a\.6\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_DEBUG_REG.a\.6\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_DEBUG_REG.a\.20\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_DEBUG_REG.a\.20\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_DEBUG_REG.a\.5\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_DEBUG_REG.a\.5\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_DEBUG_REG.a\.9\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_DEBUG_REG.a\.9\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_DEBUG_REG.a\.19\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_DEBUG_REG.a\.19\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_DEBUG_REG.a\.0\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_DEBUG_REG.a\.0\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_DEBUG_REG.a\.1\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_DEBUG_REG.a\.1\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_DEBUG_REG.a\.10\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_DEBUG_REG.a\.10\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_DEBUG_REG.a\.13\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_DEBUG_REG.a\.13\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_DEBUG_REG.a\.3\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_DEBUG_REG.a\.3\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.23\.b\.c.scan_out              clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.23\.b\.c.ff1                   clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.8\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.8\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.21\.d\.e.scan_out              clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.21\.d\.e.ff1                   clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.11\.d\.e.scan_out              clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.11\.d\.e.ff1                   clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.5\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.5\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.17\.d\.e.scan_out              clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.17\.d\.e.ff1                   clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.6\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.6\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.19\.d\.e.scan_out              clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.19\.d\.e.ff1                   clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.7\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.7\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.20\.d\.e.scan_out              clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.20\.d\.e.ff1                   clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.16\.d\.e.scan_out              clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.16\.d\.e.ff1                   clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.4\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.4\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.3\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.3\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.0\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.0\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.9\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.9\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.12\.d\.e.scan_out              clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.12\.d\.e.ff1                   clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.22\.d\.e.scan_out              clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.22\.d\.e.ff1                   clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.2\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.2\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.15\.d\.e.scan_out              clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.15\.d\.e.ff1                   clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.18\.d\.e.scan_out              clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.18\.d\.e.ff1                   clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.14\.d\.e.scan_out              clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.14\.d\.e.ff1                   clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.10\.d\.e.scan_out              clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.10\.d\.e.ff1                   clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.1\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.1\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.13\.d\.e.scan_out              clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.13\.d\.e.ff1                   clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.15\.b\.c.scan_out                       clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.15\.b\.c.ff1                            clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.7\.d\.e.scan_out                        clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.7\.d\.e.ff1                             clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.12\.d\.e.scan_out                       clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.12\.d\.e.ff1                            clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.0\.d\.e.scan_out                        clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.0\.d\.e.ff1                             clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.5\.d\.e.scan_out                        clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.5\.d\.e.ff1                             clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.1\.d\.e.scan_out                        clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.1\.d\.e.ff1                             clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.10\.d\.e.scan_out                       clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.10\.d\.e.ff1                            clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.11\.d\.e.scan_out                       clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.11\.d\.e.ff1                            clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.13\.d\.e.scan_out                       clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.13\.d\.e.ff1                            clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.9\.d\.e.scan_out                        clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.9\.d\.e.ff1                             clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.4\.d\.e.scan_out                        clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.4\.d\.e.ff1                             clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.2\.d\.e.scan_out                        clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.2\.d\.e.ff1                             clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.3\.d\.e.scan_out                        clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.3\.d\.e.ff1                             clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.14\.d\.e.scan_out                       clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.14\.d\.e.ff1                            clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.8\.d\.e.scan_out                        clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.8\.d\.e.ff1                             clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.6\.d\.e.scan_out                        clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.6\.d\.e.ff1                             clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.19\.b\.c.scan_out            clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.19\.b\.c.ff1                 clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.12\.d\.e.scan_out            clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.12\.d\.e.ff1                 clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.17\.d\.e.scan_out            clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.17\.d\.e.ff1                 clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.7\.d\.e.scan_out             clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.7\.d\.e.ff1                  clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.5\.d\.e.scan_out             clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.5\.d\.e.ff1                  clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.1\.d\.e.scan_out             clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.1\.d\.e.ff1                  clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.15\.d\.e.scan_out            clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.15\.d\.e.ff1                 clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.10\.d\.e.scan_out            clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.10\.d\.e.ff1                 clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.14\.d\.e.scan_out            clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.14\.d\.e.ff1                 clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.8\.d\.e.scan_out             clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.8\.d\.e.ff1                  clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.4\.d\.e.scan_out             clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.4\.d\.e.ff1                  clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.13\.d\.e.scan_out            clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.13\.d\.e.ff1                 clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.6\.d\.e.scan_out             clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.6\.d\.e.ff1                  clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.18\.d\.e.scan_out            clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.18\.d\.e.ff1                 clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.9\.d\.e.scan_out             clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.9\.d\.e.ff1                  clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.3\.d\.e.scan_out             clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.3\.d\.e.ff1                  clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.0\.d\.e.scan_out             clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.0\.d\.e.ff1                  clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.2\.d\.e.scan_out             clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.2\.d\.e.ff1                  clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.11\.d\.e.scan_out            clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.11\.d\.e.ff1                 clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.16\.d\.e.scan_out            clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.16\.d\.e.ff1                 clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.15\.b\.c.scan_out                                 clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.15\.b\.c.ff1                                      clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.14\.d\.e.scan_out                                 clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.14\.d\.e.ff1                                      clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.2\.d\.e.scan_out                                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.2\.d\.e.ff1                                       clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.7\.d\.e.scan_out                                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.7\.d\.e.ff1                                       clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.4\.d\.e.scan_out                                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.4\.d\.e.ff1                                       clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.1\.d\.e.scan_out                                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.1\.d\.e.ff1                                       clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.11\.d\.e.scan_out                                 clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.11\.d\.e.ff1                                      clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.8\.d\.e.scan_out                                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.8\.d\.e.ff1                                       clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.5\.d\.e.scan_out                                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.5\.d\.e.ff1                                       clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.0\.d\.e.scan_out                                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.0\.d\.e.ff1                                       clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.10\.d\.e.scan_out                                 clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.10\.d\.e.ff1                                      clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.12\.d\.e.scan_out                                 clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.12\.d\.e.ff1                                      clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.9\.d\.e.scan_out                                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.9\.d\.e.ff1                                       clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.6\.d\.e.scan_out                                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.6\.d\.e.ff1                                       clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.3\.d\.e.scan_out                                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.3\.d\.e.ff1                                       clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.13\.d\.e.scan_out                                 clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.13\.d\.e.ff1                                      clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.15\.b\.c.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.15\.b\.c.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.7\.d\.e.scan_out                clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.7\.d\.e.ff1                     clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.12\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.12\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.0\.d\.e.scan_out                clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.0\.d\.e.ff1                     clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.5\.d\.e.scan_out                clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.5\.d\.e.ff1                     clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.1\.d\.e.scan_out                clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.1\.d\.e.ff1                     clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.10\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.10\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.11\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.11\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.13\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.13\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.9\.d\.e.scan_out                clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.9\.d\.e.ff1                     clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.4\.d\.e.scan_out                clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.4\.d\.e.ff1                     clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.2\.d\.e.scan_out                clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.2\.d\.e.ff1                     clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.3\.d\.e.scan_out                clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.3\.d\.e.ff1                     clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.14\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.14\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.8\.d\.e.scan_out                clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.8\.d\.e.ff1                     clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.6\.d\.e.scan_out                clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.6\.d\.e.ff1                     clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.15\.b\.c.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.15\.b\.c.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.7\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.7\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.12\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.12\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.0\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.0\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.5\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.5\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.1\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.1\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.10\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.10\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.11\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.11\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.13\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.13\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.9\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.9\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.4\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.4\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.2\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.2\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.3\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.3\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.14\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.14\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.8\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.8\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.6\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.6\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_REF_LATCHUP.a\.1\.b\.c.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_REF_LATCHUP.a\.1\.b\.c.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_REF_LATCHUP.a\.0\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_REF_LATCHUP.a\.0\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.47\.b\.c.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.47\.b\.c.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.26\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.26\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.13\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.13\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.40\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.40\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.39\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.39\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.44\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.44\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.21\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.21\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.34\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.34\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.2\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.2\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.32\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.32\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.19\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.19\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.6\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.6\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.18\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.18\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.5\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.5\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.1\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.1\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.0\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.0\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.27\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.27\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.33\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.33\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.38\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.38\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.25\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.25\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.12\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.12\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.14\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.14\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.8\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.8\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.35\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.35\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.22\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.22\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.9\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.9\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.36\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.36\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.23\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.23\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.10\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.10\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.37\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.37\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.24\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.24\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.42\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.42\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.20\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.20\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.16\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.16\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.3\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.3\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.11\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.11\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.41\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.41\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.7\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.7\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.43\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.43\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.46\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.46\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.45\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.45\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.17\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.17\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.4\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.4\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.31\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.31\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.30\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.30\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.29\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.29\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.28\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.28\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.15\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.15\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
comp_gestion_hybrides_v4.control_alim.gen\.0\.latch_n.pilotage_n      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.1\.latch_n.pilotage_n      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.2\.latch_n.pilotage_n      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.3\.latch_n.pilotage_n      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.4\.latch_n.pilotage_n      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.5\.latch_n.pilotage_n      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.6\.latch_n.pilotage_n      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.7\.latch_n.pilotage_n      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.8\.latch_n.pilotage_n      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.9\.latch_n.pilotage_n      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.10\.latch_n.pilotage_n     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.11\.latch_n.pilotage_n     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.12\.latch_n.pilotage_n     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.13\.latch_n.pilotage_n     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.14\.latch_n.pilotage_n     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.pilotage_n     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
=====================================================================================================================================================================

================= End gated clock report =================


Finished Writing Gated Clock Conversion Report (Time elapsed 0h:00m:14s; Memory used current: 186MB peak: 190MB)


Starting Writing Generated Clock Conversion Report (Time elapsed 0h:00m:14s; Memory used current: 186MB peak: 190MB)

@N: MF333 |Generated clock conversion enabled, but no generated clocks found in design 

Finished Writing Generated Clock Conversion Report (Time elapsed 0h:00m:14s; Memory used current: 186MB peak: 190MB)

@W: MT246 :"d:\renard\star_upgrade\ladder_fpga\ladder_fpga.vhd":661:2:661:25|Blackbox cycloneiii_crcblock_1s_cycloneiii_crcblock is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"d:\renard\star_upgrade\ladder_fpga\mega_func_fifo8x256_cycloneiii.vhd":99:1:99:16|Blackbox dcfifo_work_ladder_fpga_ladder_fpga_arch_1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"d:\renard\star_upgrade\ladder_fpga\mega_func_fifo21x32_cycloneiii.vhd":99:1:99:16|Blackbox dcfifo_work_ladder_fpga_ladder_fpga_arch_3 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"d:\renard\star_upgrade\ladder_fpga\shiftreg.vhd":78:1:78:22|Blackbox lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
Found clock clock40mhz_fpga with period 25.00ns 
Found clock clock40mhz_xtal with period 25.00ns 
@W: MT420 |Found inferred clock ladder_fpga|testin_echelle with period 1000.00ns. A user-defined clock should be declared on object "p:testin_echelle"

@W: MT420 |Found inferred clock ladder_fpga|holdin_echelle with period 1000.00ns. A user-defined clock should be declared on object "p:holdin_echelle"

Found clock sc_tck with period 100.00ns 
Found clock temperature with period 100.00ns 
Found clock mesure_temperature|start_temp_derived_clock with period 250.00ns 
Found clock mesure_temperature|eotc_derived_clock with period 250.00ns 
Found clock mesure_temperature|cpt_clk_derived_clock[4] with period 250.00ns 
Found clock mesure_temperature|cpt_clk_derived_clock[2] with period 250.00ns 
Found clock mesure_temperature|cpt_clk_derived_clock[1] with period 250.00ns 
Found clock mesure_temperature|cpt_clk_derived_clock[0] with period 250.00ns 
Found clock ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock with period 100.00ns 
Found clock dr_cell_a_10_d_e_0|scan_out_derived_clock with period 100.00ns 
Found clock dr_cell_a_9_d_e_0|scan_out_derived_clock with period 100.00ns 
Found clock ladder_fpga|COMP_ladder_fpga_SC_ETAT_REG.a_7_d_e.temp_scan_derived_clock[7] with period 100.00ns 
Found clock updateIR with period 100.00ns 
Found clock tap_control|sc_updateDR_0x09_derived_clock with period 100.00ns 
Found clock mega_func_pll_40MHz_switchover_cycloneIII|clkbad1_derived_clock with period 12.50ns 
Found clock mega_func_pll_40MHz_switchover_cycloneIII|clkbad0_derived_clock with period 25.00ns 
Found clock mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock with period 1000.00ns 
Found clock mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock with period 250.00ns 
Found clock mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock with period 12.50ns 
Found clock mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock with period 25.00ns 
@W: MT403 :"d:\renard\star_upgrade\ladder_fpga\mega_func_pll_40mhz_switchover_cycloneiii.vhd":182:1:182:16|Ignoring clock definition because instance has more than one output


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Sep 23 13:46:15 2011
#


Top view:               ladder_fpga
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        10
Constraint File(s):    D:\renard\star_upgrade\ladder_fpga\ladder_fpga.sdc
                       D:\renard\star_upgrade\ladder_fpga\rev_1\pin_assign.sdc
                       D:\renard\star_upgrade\ladder_fpga\rev_1\ladder_fpga_fsm.sdc
                       
@N: MT320 |This timing report estimates place and route data. Please look at the place and route timing report for final timing..

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock..



Performance Summary 
*******************


Worst slack in design: 3.704

                                                                                        Requested     Estimated      Requested     Estimated                 Clock                              Clock              
Starting Clock                                                                          Frequency     Frequency      Period        Period        Slack       Type                               Group              
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock40mhz_fpga                                                                         40.0 MHz      NA             25.000        NA            DCM/PLL     declared                           default_clkgroup_3 
clock40mhz_xtal                                                                         40.0 MHz      NA             25.000        NA            NA          declared                           default_clkgroup_4 
ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock     10.0 MHz      386.1 MHz      100.000       2.590         DCM/PLL     derived                            default_clkgroup_0 
ladder_fpga|holdin_echelle                                                              1.0 MHz       648.1 MHz      1000.000      1.543         998.457     inferred                           Inferred_clkgroup_0
ladder_fpga|testin_echelle                                                              1.0 MHz       648.1 MHz      1000.000      1.543         998.457     inferred                           Inferred_clkgroup_1
mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                              40.0 MHz      130.1 MHz      25.000        7.686         4.329       derived (from clock40mhz_fpga)     default_clkgroup_3 
mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                              80.0 MHz      196.4 MHz      12.500        5.093         3.704       derived (from clock40mhz_fpga)     default_clkgroup_3 
mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                              4.0 MHz       166.7 MHz      250.000       5.999         122.001     derived (from clock40mhz_fpga)     default_clkgroup_3 
mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock                              1.0 MHz       723.5 MHz      1000.000      1.382         998.618     derived (from clock40mhz_fpga)     default_clkgroup_3 
mesure_temperature|cpt_clk_derived_clock[0]                                             4.0 MHz       648.1 MHz      250.000       1.543         248.457     derived (from clock40mhz_fpga)     default_clkgroup_3 
mesure_temperature|cpt_clk_derived_clock[1]                                             4.0 MHz       359.4 MHz      250.000       2.782         247.218     derived (from clock40mhz_fpga)     default_clkgroup_3 
mesure_temperature|cpt_clk_derived_clock[2]                                             4.0 MHz       648.1 MHz      250.000       1.543         248.457     derived (from clock40mhz_fpga)     default_clkgroup_3 
mesure_temperature|cpt_clk_derived_clock[4]                                             4.0 MHz       648.1 MHz      250.000       1.543         248.457     derived (from clock40mhz_fpga)     default_clkgroup_3 
mesure_temperature|eotc_derived_clock                                                   4.0 MHz       32.6 MHz       250.000       30.708        10.965      derived (from clock40mhz_fpga)     default_clkgroup_3 
mesure_temperature|start_temp_derived_clock                                             4.0 MHz       509.8 MHz      250.000       1.962         124.019     derived                            default_clkgroup_3 
sc_tck                                                                                  10.0 MHz      155.5 MHz      100.000       6.433         46.784      declared                           default_clkgroup_0 
temperature                                                                             10.0 MHz      1055.7 MHz     100.000       0.947         99.053      declared                           default_clkgroup_1 
updateIR                                                                                10.0 MHz      NA             100.000       NA            NA          declared                           default_clkgroup_0 
System                                                                                  1.0 MHz       1.0 MHz        1000.000      977.768       22.232      system                             system_clkgroup    
===================================================================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                                                                                                    |    rise  to  rise     |    fall  to  fall     |    rise  to  fall     |    fall  to  rise   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                                             Ending                                                                               |  constraint  slack    |  constraint  slack    |  constraint  slack    |  constraint  slack  
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                               sc_tck                                                                               |  100.000     100.297  |  No paths    -        |  No paths    -        |  No paths    -      
System                                                                               mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -        |  No paths    -        |  25.000      22.232   |  No paths    -      
System                                                                               mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock                           |  No paths    -        |  No paths    -        |  1000.000    999.208  |  No paths    -      
sc_tck                                                                               System                                                                               |  No paths    -        |  No paths    -        |  No paths    -        |  100.000     98.073 
sc_tck                                                                               sc_tck                                                                               |  100.000     96.276   |  100.000     96.222   |  50.000      46.784   |  50.000      48.303 
sc_tck                                                                               mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -        |  Diff grp    -        |  No paths    -        |  No paths    -      
sc_tck                                                                               mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           |  No paths    -        |  Diff grp    -        |  No paths    -        |  No paths    -      
sc_tck                                                                               mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           |  No paths    -        |  No paths    -        |  No paths    -        |  Diff grp    -      
sc_tck                                                                               ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock  |  No paths    -        |  No paths    -        |  No paths    -        |  50.000      48.705 
temperature                                                                          temperature                                                                          |  No paths    -        |  100.000     99.053   |  No paths    -        |  No paths    -      
temperature                                                                          mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           |  No paths    -        |  No paths    -        |  No paths    -        |  Diff grp    -      
temperature                                                                          mesure_temperature|cpt_clk_derived_clock[0]                                          |  No paths    -        |  No paths    -        |  No paths    -        |  Diff grp    -      
temperature                                                                          mesure_temperature|cpt_clk_derived_clock[2]                                          |  No paths    -        |  No paths    -        |  No paths    -        |  Diff grp    -      
temperature                                                                          mesure_temperature|cpt_clk_derived_clock[4]                                          |  No paths    -        |  No paths    -        |  No paths    -        |  Diff grp    -      
mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           System                                                                               |  No paths    -        |  No paths    -        |  No paths    -        |  25.000      24.015 
mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -        |  25.000      20.332   |  No paths    -        |  12.500      11.979 
mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           |  No paths    -        |  6.250       4.329    |  No paths    -        |  No paths    -      
mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           System                                                                               |  No paths    -        |  No paths    -        |  No paths    -        |  12.500      11.348 
mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -        |  6.250       4.408    |  12.500      11.956   |  No paths    -      
mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           |  12.500      9.867    |  12.500      9.265    |  6.250       4.722    |  6.250       3.704  
mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           |  250.000     247.631  |  No paths    -        |  125.000     122.001  |  No paths    -      
mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           mesure_temperature|eotc_derived_clock                                                |  250.000     249.479  |  No paths    -        |  No paths    -        |  No paths    -      
mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock                           System                                                                               |  No paths    -        |  No paths    -        |  No paths    -        |  1000.000    998.911
mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock                           |  No paths    -        |  1000.000    998.618  |  No paths    -        |  No paths    -      
ladder_fpga|holdin_echelle                                                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -        |  No paths    -        |  Diff grp    -        |  No paths    -      
ladder_fpga|holdin_echelle                                                           ladder_fpga|holdin_echelle                                                           |  1000.000    998.457  |  No paths    -        |  No paths    -        |  No paths    -      
ladder_fpga|testin_echelle                                                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -        |  No paths    -        |  Diff grp    -        |  No paths    -      
ladder_fpga|testin_echelle                                                           ladder_fpga|testin_echelle                                                           |  1000.000    998.457  |  No paths    -        |  No paths    -        |  No paths    -      
mesure_temperature|cpt_clk_derived_clock[0]                                          mesure_temperature|cpt_clk_derived_clock[0]                                          |  250.000     248.457  |  No paths    -        |  No paths    -        |  No paths    -      
mesure_temperature|cpt_clk_derived_clock[0]                                          mesure_temperature|eotc_derived_clock                                                |  250.000     249.479  |  No paths    -        |  No paths    -        |  No paths    -      
mesure_temperature|cpt_clk_derived_clock[1]                                          sc_tck                                                                               |  Diff grp    -        |  No paths    -        |  No paths    -        |  No paths    -      
mesure_temperature|cpt_clk_derived_clock[1]                                          temperature                                                                          |  No paths    -        |  No paths    -        |  Diff grp    -        |  No paths    -      
mesure_temperature|cpt_clk_derived_clock[1]                                          mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           |  250.000     249.086  |  No paths    -        |  No paths    -        |  No paths    -      
mesure_temperature|cpt_clk_derived_clock[1]                                          mesure_temperature|cpt_clk_derived_clock[1]                                          |  250.000     247.218  |  No paths    -        |  No paths    -        |  No paths    -      
mesure_temperature|cpt_clk_derived_clock[2]                                          mesure_temperature|cpt_clk_derived_clock[2]                                          |  250.000     248.457  |  No paths    -        |  No paths    -        |  No paths    -      
mesure_temperature|cpt_clk_derived_clock[2]                                          mesure_temperature|eotc_derived_clock                                                |  250.000     249.479  |  No paths    -        |  No paths    -        |  No paths    -      
mesure_temperature|cpt_clk_derived_clock[4]                                          mesure_temperature|cpt_clk_derived_clock[4]                                          |  250.000     248.457  |  No paths    -        |  No paths    -        |  No paths    -      
mesure_temperature|cpt_clk_derived_clock[4]                                          mesure_temperature|eotc_derived_clock                                                |  250.000     249.479  |  No paths    -        |  No paths    -        |  No paths    -      
mesure_temperature|eotc_derived_clock                                                sc_tck                                                                               |  Diff grp    -        |  No paths    -        |  No paths    -        |  No paths    -      
mesure_temperature|eotc_derived_clock                                                mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -        |  No paths    -        |  12.500      10.965   |  No paths    -      
mesure_temperature|start_temp_derived_clock                                          mesure_temperature|cpt_clk_derived_clock[1]                                          |  No paths    -        |  No paths    -        |  No paths    -        |  125.000     124.019
mesure_temperature|start_temp_derived_clock                                          mesure_temperature|start_temp_derived_clock                                          |  No paths    -        |  250.000     249.456  |  No paths    -        |  No paths    -      
ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock  mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           |  No paths    -        |  No paths    -        |  Diff grp    -        |  No paths    -      
========================================================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

		No IO constraint found 



====================================
Detailed Report for Clock: ladder_fpga|holdin_echelle
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                                      Arrival            
Instance                    Reference                      Type       Pin     Net                         Time        Slack  
                            Clock                                                                                            
-----------------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[0]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[0]     0.733       998.457
ladder_fpga_nbr_hold[1]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[1]     0.733       998.515
ladder_fpga_nbr_hold[2]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[2]     0.733       998.573
ladder_fpga_nbr_hold[3]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[3]     0.733       998.631
ladder_fpga_nbr_hold[4]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[4]     0.733       998.689
ladder_fpga_nbr_hold[5]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[5]     0.733       998.747
ladder_fpga_nbr_hold[6]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[6]     0.733       998.805
ladder_fpga_nbr_hold[7]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[7]     0.733       998.863
ladder_fpga_nbr_hold[8]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[8]     0.733       998.921
ladder_fpga_nbr_hold[9]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[9]     0.733       998.979
=============================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                               Required            
Instance                     Reference                      Type       Pin     Net                                  Time         Slack  
                             Clock                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[11]     ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c11_combout     1000.458     998.457
ladder_fpga_nbr_hold[10]     ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c10_combout     1000.458     998.515
ladder_fpga_nbr_hold[9]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c9_combout      1000.458     998.573
ladder_fpga_nbr_hold[8]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c8_combout      1000.458     998.631
ladder_fpga_nbr_hold[7]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c7_combout      1000.458     998.689
ladder_fpga_nbr_hold[6]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c6_combout      1000.458     998.747
ladder_fpga_nbr_hold[5]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c5_combout      1000.458     998.805
ladder_fpga_nbr_hold[4]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c4_combout      1000.458     998.863
ladder_fpga_nbr_hold[3]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c3_combout      1000.458     998.921
ladder_fpga_nbr_hold[2]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c2_combout      1000.458     998.979
========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.467
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.457

    Number of logic level(s):                12
    Starting point:                          ladder_fpga_nbr_hold[0] / q
    Ending point:                            ladder_fpga_nbr_hold[11] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[0]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[0]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c0              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c0              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c0_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_hold_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
ladder_fpga_nbr_hold_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cin         In      -         1.943       -         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cout        Out     0.058     2.001       -         
ladder_fpga_nbr_hold_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     cin         In      -         2.001       -         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     combout     Out     0.000     2.001       -         
ladder_fpga_nbr_hold_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[11]             dffeas                    d           In      -         2.001       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.543 is 1.291(83.7%) logic and 0.252(16.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.409
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.515

    Number of logic level(s):                11
    Starting point:                          ladder_fpga_nbr_hold[1] / q
    Ending point:                            ladder_fpga_nbr_hold[11] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[1]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[1]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_hold_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
ladder_fpga_nbr_hold_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     cin         In      -         1.943       -         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     combout     Out     0.000     1.943       -         
ladder_fpga_nbr_hold_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[11]             dffeas                    d           In      -         1.943       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.485 is 1.233(83.0%) logic and 0.252(17.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.409
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.515

    Number of logic level(s):                11
    Starting point:                          ladder_fpga_nbr_hold[0] / q
    Ending point:                            ladder_fpga_nbr_hold[10] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[0]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[0]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c0              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c0              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c0_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_hold_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
ladder_fpga_nbr_hold_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cin         In      -         1.943       -         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     combout     Out     0.000     1.943       -         
ladder_fpga_nbr_hold_c10_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[10]             dffeas                    d           In      -         1.943       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.485 is 1.233(83.0%) logic and 0.252(17.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.573

    Number of logic level(s):                10
    Starting point:                          ladder_fpga_nbr_hold[2] / q
    Ending point:                            ladder_fpga_nbr_hold[11] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[2]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[2]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_hold_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
ladder_fpga_nbr_hold_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[11]             dffeas                    d           In      -         1.885       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.573

    Number of logic level(s):                10
    Starting point:                          ladder_fpga_nbr_hold[0] / q
    Ending point:                            ladder_fpga_nbr_hold[9] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[0]             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[0]             Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c0             cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c0             cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c0_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c1             cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c1             cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c1_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c2             cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c2             cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c2_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3             cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c3             cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c3_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4             cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c4             cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c4_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5             cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c5             cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c5_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6             cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c6             cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c6_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c7             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c7_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c8             cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_hold_c8_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_hold_c9             cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
ladder_fpga_nbr_hold_c9_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[9]             dffeas                    d           In      -         1.885       -         
==================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.573

    Number of logic level(s):                10
    Starting point:                          ladder_fpga_nbr_hold[1] / q
    Ending point:                            ladder_fpga_nbr_hold[10] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[1]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[1]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_hold_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
ladder_fpga_nbr_hold_c10_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[10]             dffeas                    d           In      -         1.885       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_hold[3] / q
    Ending point:                            ladder_fpga_nbr_hold[11] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[3]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[3]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_hold_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[11]             dffeas                    d           In      -         1.827       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_hold[0] / q
    Ending point:                            ladder_fpga_nbr_hold[8] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[0]             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[0]             Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c0             cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c0             cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c0_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c1             cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c1             cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c1_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c2             cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c2             cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c2_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3             cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c3             cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c3_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4             cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c4             cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c4_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5             cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c5             cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c5_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6             cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c6             cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c6_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c7             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c7_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c8             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_hold_c8_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[8]             dffeas                    d           In      -         1.827       -         
==================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_hold[1] / q
    Ending point:                            ladder_fpga_nbr_hold[9] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[1]             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[1]             Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c1             cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c1             cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c1_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c2             cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c2             cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c2_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3             cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c3             cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c3_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4             cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c4             cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c4_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5             cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c5             cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c5_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6             cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c6             cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c6_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7             cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c7             cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c7_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c8             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c8_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c9             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_hold_c9_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[9]             dffeas                    d           In      -         1.827       -         
==================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_hold[2] / q
    Ending point:                            ladder_fpga_nbr_hold[10] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[2]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[2]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_hold_c10_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[10]             dffeas                    d           In      -         1.827       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: ladder_fpga|testin_echelle
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                                      Arrival            
Instance                    Reference                      Type       Pin     Net                         Time        Slack  
                            Clock                                                                                            
-----------------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[0]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[0]     0.733       998.457
ladder_fpga_nbr_test[1]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[1]     0.733       998.515
ladder_fpga_nbr_test[2]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[2]     0.733       998.573
ladder_fpga_nbr_test[3]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[3]     0.733       998.631
ladder_fpga_nbr_test[4]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[4]     0.733       998.689
ladder_fpga_nbr_test[5]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[5]     0.733       998.747
ladder_fpga_nbr_test[6]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[6]     0.733       998.805
ladder_fpga_nbr_test[7]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[7]     0.733       998.863
ladder_fpga_nbr_test[8]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[8]     0.733       998.921
ladder_fpga_nbr_test[9]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[9]     0.733       998.979
=============================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                               Required            
Instance                     Reference                      Type       Pin     Net                                  Time         Slack  
                             Clock                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[11]     ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c11_combout     1000.458     998.457
ladder_fpga_nbr_test[10]     ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c10_combout     1000.458     998.515
ladder_fpga_nbr_test[9]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c9_combout      1000.458     998.573
ladder_fpga_nbr_test[8]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c8_combout      1000.458     998.631
ladder_fpga_nbr_test[7]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c7_combout      1000.458     998.689
ladder_fpga_nbr_test[6]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c6_combout      1000.458     998.747
ladder_fpga_nbr_test[5]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c5_combout      1000.458     998.805
ladder_fpga_nbr_test[4]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c4_combout      1000.458     998.863
ladder_fpga_nbr_test[3]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c3_combout      1000.458     998.921
ladder_fpga_nbr_test[2]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c2_combout      1000.458     998.979
========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.467
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.457

    Number of logic level(s):                12
    Starting point:                          ladder_fpga_nbr_test[0] / q
    Ending point:                            ladder_fpga_nbr_test[11] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[0]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[0]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c0              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c0              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c0_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_test_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
ladder_fpga_nbr_test_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cin         In      -         1.943       -         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cout        Out     0.058     2.001       -         
ladder_fpga_nbr_test_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     cin         In      -         2.001       -         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     combout     Out     0.000     2.001       -         
ladder_fpga_nbr_test_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[11]             dffeas                    d           In      -         2.001       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.543 is 1.291(83.7%) logic and 0.252(16.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.409
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.515

    Number of logic level(s):                11
    Starting point:                          ladder_fpga_nbr_test[1] / q
    Ending point:                            ladder_fpga_nbr_test[11] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[1]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[1]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_test_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
ladder_fpga_nbr_test_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     cin         In      -         1.943       -         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     combout     Out     0.000     1.943       -         
ladder_fpga_nbr_test_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[11]             dffeas                    d           In      -         1.943       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.485 is 1.233(83.0%) logic and 0.252(17.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.409
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.515

    Number of logic level(s):                11
    Starting point:                          ladder_fpga_nbr_test[0] / q
    Ending point:                            ladder_fpga_nbr_test[10] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[0]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[0]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c0              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c0              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c0_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_test_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
ladder_fpga_nbr_test_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cin         In      -         1.943       -         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     combout     Out     0.000     1.943       -         
ladder_fpga_nbr_test_c10_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[10]             dffeas                    d           In      -         1.943       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.485 is 1.233(83.0%) logic and 0.252(17.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.573

    Number of logic level(s):                10
    Starting point:                          ladder_fpga_nbr_test[2] / q
    Ending point:                            ladder_fpga_nbr_test[11] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[2]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[2]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_test_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
ladder_fpga_nbr_test_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[11]             dffeas                    d           In      -         1.885       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.573

    Number of logic level(s):                10
    Starting point:                          ladder_fpga_nbr_test[0] / q
    Ending point:                            ladder_fpga_nbr_test[9] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[0]             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[0]             Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c0             cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c0             cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c0_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c1             cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c1             cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c1_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c2             cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c2             cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c2_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3             cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c3             cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c3_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4             cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c4             cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c4_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5             cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c5             cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c5_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6             cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c6             cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c6_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c7             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c7_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c8             cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_test_c8_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_test_c9             cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
ladder_fpga_nbr_test_c9_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[9]             dffeas                    d           In      -         1.885       -         
==================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.573

    Number of logic level(s):                10
    Starting point:                          ladder_fpga_nbr_test[1] / q
    Ending point:                            ladder_fpga_nbr_test[10] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[1]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[1]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_test_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
ladder_fpga_nbr_test_c10_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[10]             dffeas                    d           In      -         1.885       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_test[3] / q
    Ending point:                            ladder_fpga_nbr_test[11] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[3]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[3]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_test_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[11]             dffeas                    d           In      -         1.827       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_test[0] / q
    Ending point:                            ladder_fpga_nbr_test[8] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[0]             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[0]             Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c0             cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c0             cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c0_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c1             cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c1             cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c1_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c2             cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c2             cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c2_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3             cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c3             cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c3_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4             cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c4             cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c4_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5             cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c5             cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c5_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6             cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c6             cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c6_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c7             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c7_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c8             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_test_c8_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[8]             dffeas                    d           In      -         1.827       -         
==================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_test[1] / q
    Ending point:                            ladder_fpga_nbr_test[9] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[1]             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[1]             Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c1             cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c1             cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c1_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c2             cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c2             cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c2_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3             cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c3             cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c3_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4             cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c4             cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c4_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5             cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c5             cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c5_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6             cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c6             cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c6_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7             cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c7             cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c7_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c8             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c8_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c9             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_test_c9_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[9]             dffeas                    d           In      -         1.827       -         
==================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_test[2] / q
    Ending point:                            ladder_fpga_nbr_test[10] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[2]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[2]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_test_c10_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[10]             dffeas                    d           In      -         1.827       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                                                         Arrival           
Instance                       Reference                                                      Type       Pin     Net                            Time        Slack 
                               Clock                                                                                                                              
------------------------------------------------------------------------------------------------------------------------------------------------------------------
tst_holdin_echelle             mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       tst_holdin_echelle             0.733       4.329 
tst_tokenin_echelle            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       tst_tokenin_echellegen         0.733       4.727 
acquire_state_illegalpipe1     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       acquire_state_illegalpipe1     0.733       11.979
acquire_state_i_0[15]          mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       acquire_state_i_0[15]          0.733       20.332
acquire_state[14]              mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       acquire_state[14]              0.733       20.349
acquire_state[13]              mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       acquire_state[13]              0.733       20.367
acquire_state[12]              mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       acquire_state[12]              0.733       20.595
n_adc[1]                       mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       n_adc[1]                       0.733       20.609
acquire_state[10]              mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       acquire_state[10]              0.733       20.965
acquire_state[11]              mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       acquire_state[11]              0.733       20.981
==================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                      Starting                                                                                                                                      Required           
Instance                              Reference                                                      Type       Pin        Net                                                      Time         Slack 
                                      Clock                                                                                                                                                            
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
acquire_state_illegalpipe2            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     d          acquire_state_illegalpipe1                               12.958       11.979
acquire_state_illegalpipe1            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     d          N_894_ip                                                 25.458       20.332
ladder_fpga_fifo8_to_usb_input[0]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     d          acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]     25.458       20.609
ladder_fpga_fifo8_to_usb_input[1]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     d          acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[1]     25.458       20.609
n_adc[3]                              mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     d          n_adc_e3_0_g3                                            25.458       21.731
ladder_fpga_fifo8_to_usb_input[7]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     d          acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14[7]       25.458       22.020
data_to_send[0]                       mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     asdata     data_to_send_1_0_0__g2                                   25.549       22.049
data_to_send[1]                       mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     asdata     data_to_send_1_0_1__g2                                   25.549       22.049
data_to_send[2]                       mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     asdata     data_to_send_1_0_2__g2                                   25.549       22.049
data_to_send[3]                       mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     asdata     data_to_send_1_0_3__g2                                   25.549       22.049
=======================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.250
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.708

    - Propagation time:                      1.845
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.329

    Number of logic level(s):                3
    Starting point:                          tst_holdin_echelle / q
    Ending point:                            ladder_fpga_event_controller_state[0] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                                                    Pin         Pin               Arrival     No. of    
Name                                                    Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
tst_holdin_echelle                                      dffeas                    q           Out     0.199     0.733       -         
tst_holdin_echelle                                      Net                       -           -       0.269     -           5         
ladder_fpga_event_controller_state_tr0_i_o2_i_m2_x      cycloneiii_lcell_comb     datac       In      -         1.002       -         
ladder_fpga_event_controller_state_tr0_i_o2_i_m2_x      cycloneiii_lcell_comb     combout     Out     0.369     1.371       -         
ladder_fpga_event_controller_state_tr0_i_o2_i_m2_x      Net                       -           -       0.263     -           4         
ladder_fpga_event_controller_state_RNO_1[0]             cycloneiii_lcell_comb     datac       In      -         1.634       -         
ladder_fpga_event_controller_state_RNO_1[0]             cycloneiii_lcell_comb     combout     Out     0.369     2.003       -         
ladder_fpga_event_controller_state_ns_0_0_0_5__g2       Net                       -           -       0.246     -           1         
ladder_fpga_event_controller_state_RNO[0]               cycloneiii_lcell_comb     datad       In      -         2.249       -         
ladder_fpga_event_controller_state_RNO[0]               cycloneiii_lcell_comb     combout     Out     0.130     2.379       -         
ladder_fpga_event_controller_state_ns_0_0_0_5__g0_0     Net                       -           -       0.000     -           1         
ladder_fpga_event_controller_state[0]                   dffeas                    d           In      -         2.379       -         
======================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.921 is 1.143(59.5%) logic and 0.778(40.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      6.250
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.708

    - Propagation time:                      1.481
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.693

    Number of logic level(s):                2
    Starting point:                          tst_holdin_echelle / q
    Ending point:                            ladder_fpga_event_controller_state[1] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                                                   Pin         Pin               Arrival     No. of    
Name                                                   Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
tst_holdin_echelle                                     dffeas                    q           Out     0.199     0.733       -         
tst_holdin_echelle                                     Net                       -           -       0.269     -           5         
ladder_fpga_event_controller_state_tr0_i_o2_i_m2_x     cycloneiii_lcell_comb     datac       In      -         1.002       -         
ladder_fpga_event_controller_state_tr0_i_o2_i_m2_x     cycloneiii_lcell_comb     combout     Out     0.369     1.371       -         
ladder_fpga_event_controller_state_tr0_i_o2_i_m2_x     Net                       -           -       0.263     -           4         
ladder_fpga_event_controller_state_RNO[1]              cycloneiii_lcell_comb     datab       In      -         1.634       -         
ladder_fpga_event_controller_state_RNO[1]              cycloneiii_lcell_comb     combout     Out     0.381     2.015       -         
ladder_fpga_event_controller_state_ns_0_0_4__g0_0      Net                       -           -       0.000     -           1         
ladder_fpga_event_controller_state[1]                  dffeas                    d           In      -         2.015       -         
=====================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.557 is 1.025(65.8%) logic and 0.532(34.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      6.250
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.708

    - Propagation time:                      1.469
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.705

    Number of logic level(s):                2
    Starting point:                          tst_holdin_echelle / q
    Ending point:                            ladder_fpga_event_controller_state[4] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                                                   Pin         Pin               Arrival     No. of    
Name                                                   Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
tst_holdin_echelle                                     dffeas                    q           Out     0.199     0.733       -         
tst_holdin_echelle                                     Net                       -           -       0.269     -           5         
ladder_fpga_event_controller_state_tr0_i_o2_i_m2_x     cycloneiii_lcell_comb     datac       In      -         1.002       -         
ladder_fpga_event_controller_state_tr0_i_o2_i_m2_x     cycloneiii_lcell_comb     combout     Out     0.369     1.371       -         
ladder_fpga_event_controller_state_tr0_i_o2_i_m2_x     Net                       -           -       0.263     -           4         
ladder_fpga_event_controller_state_RNO[4]              cycloneiii_lcell_comb     datac       In      -         1.634       -         
ladder_fpga_event_controller_state_RNO[4]              cycloneiii_lcell_comb     combout     Out     0.369     2.003       -         
ladder_fpga_event_controller_state_ns_0_0_1__g0_0      Net                       -           -       0.000     -           1         
ladder_fpga_event_controller_state[4]                  dffeas                    d           In      -         2.003       -         
=====================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.545 is 1.013(65.6%) logic and 0.532(34.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      6.250
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.708

    - Propagation time:                      1.469
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.705

    Number of logic level(s):                2
    Starting point:                          tst_holdin_echelle / q
    Ending point:                            ladder_fpga_event_controller_state_i_0[5] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                                                    Pin         Pin               Arrival     No. of    
Name                                                    Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
tst_holdin_echelle                                      dffeas                    q           Out     0.199     0.733       -         
tst_holdin_echelle                                      Net                       -           -       0.269     -           5         
ladder_fpga_event_controller_state_tr0_i_o2_i_m2_x      cycloneiii_lcell_comb     datac       In      -         1.002       -         
ladder_fpga_event_controller_state_tr0_i_o2_i_m2_x      cycloneiii_lcell_comb     combout     Out     0.369     1.371       -         
ladder_fpga_event_controller_state_tr0_i_o2_i_m2_x      Net                       -           -       0.263     -           4         
ladder_fpga_event_controller_state_i_0_RNO[5]           cycloneiii_lcell_comb     datac       In      -         1.634       -         
ladder_fpga_event_controller_state_i_0_RNO[5]           cycloneiii_lcell_comb     combout     Out     0.369     2.003       -         
ladder_fpga_event_controller_state_ns_i_i_0_0__g0_0     Net                       -           -       0.000     -           1         
ladder_fpga_event_controller_state_i_0[5]               dffeas                    d           In      -         2.003       -         
======================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.545 is 1.013(65.6%) logic and 0.532(34.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      6.250
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.708

    - Propagation time:                      1.447
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.727

    Number of logic level(s):                2
    Starting point:                          tst_tokenin_echelle / q
    Ending point:                            ladder_fpga_event_controller_state[3] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                                            Pin         Pin               Arrival     No. of    
Name                                            Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
tst_tokenin_echelle                             dffeas                    q           Out     0.199     0.733       -         
tst_tokenin_echellegen                          Net                       -           -       0.263     -           4         
ladder_fpga_event_controller_state_tr5_2_a2     cycloneiii_lcell_comb     datac       In      -         0.996       -         
ladder_fpga_event_controller_state_tr5_2_a2     cycloneiii_lcell_comb     combout     Out     0.369     1.365       -         
ladder_fpga_event_controller_state_tr5_2_a2     Net                       -           -       0.246     -           1         
ladder_fpga_event_controller_state_RNO[3]       cycloneiii_lcell_comb     datac       In      -         1.612       -         
ladder_fpga_event_controller_state_RNO[3]       cycloneiii_lcell_comb     combout     Out     0.369     1.981       -         
N_2305_i_0_g0                                   Net                       -           -       0.000     -           1         
ladder_fpga_event_controller_state[3]           dffeas                    d           In      -         1.981       -         
==============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.523 is 1.013(66.5%) logic and 0.510(33.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      6.250
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.708

    - Propagation time:                      1.225
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.949

    Number of logic level(s):                2
    Starting point:                          tst_holdin_echelle / q
    Ending point:                            ladder_fpga_event_controller_state[2] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                                            Pin         Pin               Arrival     No. of    
Name                                            Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
tst_holdin_echelle                              dffeas                    q           Out     0.199     0.733       -         
tst_holdin_echelle                              Net                       -           -       0.269     -           5         
ladder_fpga_event_controller_state_RNO_0[2]     cycloneiii_lcell_comb     datab       In      -         1.002       -         
ladder_fpga_event_controller_state_RNO_0[2]     cycloneiii_lcell_comb     combout     Out     0.381     1.383       -         
N_2306_i_0_g0_0                                 Net                       -           -       0.246     -           1         
ladder_fpga_event_controller_state_RNO[2]       cycloneiii_lcell_comb     datad       In      -         1.629       -         
ladder_fpga_event_controller_state_RNO[2]       cycloneiii_lcell_comb     combout     Out     0.130     1.759       -         
N_2306_i_0_g0                                   Net                       -           -       0.000     -           1         
ladder_fpga_event_controller_state[2]           dffeas                    d           In      -         1.759       -         
==============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.301 is 0.786(60.4%) logic and 0.515(39.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      6.250
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.708

    - Propagation time:                      1.220
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.954

    Number of logic level(s):                2
    Starting point:                          tst_holdin_echelle / q
    Ending point:                            ladder_fpga_event_controller_state[1] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                                                     Pin         Pin               Arrival     No. of    
Name                                                     Type                      Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
tst_holdin_echelle                                       dffeas                    q           Out     0.199     0.733       -         
tst_holdin_echelle                                       Net                       -           -       0.269     -           5         
ladder_fpga_event_controller_state_RNO_1[1]              cycloneiii_lcell_comb     dataa       In      -         1.002       -         
ladder_fpga_event_controller_state_RNO_1[1]              cycloneiii_lcell_comb     combout     Out     0.376     1.378       -         
ladder_fpga_event_controller_state_ns_0_0_4__g0_0_a4     Net                       -           -       0.246     -           1         
ladder_fpga_event_controller_state_RNO[1]                cycloneiii_lcell_comb     datad       In      -         1.624       -         
ladder_fpga_event_controller_state_RNO[1]                cycloneiii_lcell_comb     combout     Out     0.130     1.754       -         
ladder_fpga_event_controller_state_ns_0_0_4__g0_0        Net                       -           -       0.000     -           1         
ladder_fpga_event_controller_state[1]                    dffeas                    d           In      -         1.754       -         
=======================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.296 is 0.781(60.3%) logic and 0.515(39.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      6.250
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.708

    - Propagation time:                      1.213
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.961

    Number of logic level(s):                2
    Starting point:                          tst_holdin_echelle / q
    Ending point:                            ladder_fpga_event_controller_state[3] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                                            Pin         Pin               Arrival     No. of    
Name                                            Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
tst_holdin_echelle                              dffeas                    q           Out     0.199     0.733       -         
tst_holdin_echelle                              Net                       -           -       0.269     -           5         
ladder_fpga_event_controller_state_tr5_2_a2     cycloneiii_lcell_comb     datad       In      -         1.002       -         
ladder_fpga_event_controller_state_tr5_2_a2     cycloneiii_lcell_comb     combout     Out     0.130     1.132       -         
ladder_fpga_event_controller_state_tr5_2_a2     Net                       -           -       0.246     -           1         
ladder_fpga_event_controller_state_RNO[3]       cycloneiii_lcell_comb     datac       In      -         1.378       -         
ladder_fpga_event_controller_state_RNO[3]       cycloneiii_lcell_comb     combout     Out     0.369     1.747       -         
N_2305_i_0_g0                                   Net                       -           -       0.000     -           1         
ladder_fpga_event_controller_state[3]           dffeas                    d           In      -         1.747       -         
==============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.289 is 0.774(60.0%) logic and 0.515(40.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      6.250
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.708

    - Propagation time:                      1.208
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.966

    Number of logic level(s):                2
    Starting point:                          tst_tokenin_echelle / q
    Ending point:                            ladder_fpga_event_controller_state[4] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                                                     Pin         Pin               Arrival     No. of    
Name                                                     Type                      Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
tst_tokenin_echelle                                      dffeas                    q           Out     0.199     0.733       -         
tst_tokenin_echellegen                                   Net                       -           -       0.263     -           4         
ladder_fpga_event_controller_state_RNO_1[4]              cycloneiii_lcell_comb     datac       In      -         0.996       -         
ladder_fpga_event_controller_state_RNO_1[4]              cycloneiii_lcell_comb     combout     Out     0.369     1.365       -         
ladder_fpga_event_controller_state_ns_0_0_1__g0_0_a4     Net                       -           -       0.246     -           1         
ladder_fpga_event_controller_state_RNO[4]                cycloneiii_lcell_comb     datad       In      -         1.612       -         
ladder_fpga_event_controller_state_RNO[4]                cycloneiii_lcell_comb     combout     Out     0.130     1.742       -         
ladder_fpga_event_controller_state_ns_0_0_1__g0_0        Net                       -           -       0.000     -           1         
ladder_fpga_event_controller_state[4]                    dffeas                    d           In      -         1.742       -         
=======================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.284 is 0.774(60.3%) logic and 0.510(39.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      6.250
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.708

    - Propagation time:                      0.974
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.200

    Number of logic level(s):                2
    Starting point:                          tst_holdin_echelle / q
    Ending point:                            ladder_fpga_event_controller_state[4] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                                                     Pin         Pin               Arrival     No. of    
Name                                                     Type                      Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
tst_holdin_echelle                                       dffeas                    q           Out     0.199     0.733       -         
tst_holdin_echelle                                       Net                       -           -       0.269     -           5         
ladder_fpga_event_controller_state_RNO_1[4]              cycloneiii_lcell_comb     datad       In      -         1.002       -         
ladder_fpga_event_controller_state_RNO_1[4]              cycloneiii_lcell_comb     combout     Out     0.130     1.132       -         
ladder_fpga_event_controller_state_ns_0_0_1__g0_0_a4     Net                       -           -       0.246     -           1         
ladder_fpga_event_controller_state_RNO[4]                cycloneiii_lcell_comb     datad       In      -         1.378       -         
ladder_fpga_event_controller_state_RNO[4]                cycloneiii_lcell_comb     combout     Out     0.130     1.508       -         
ladder_fpga_event_controller_state_ns_0_0_1__g0_0        Net                       -           -       0.000     -           1         
ladder_fpga_event_controller_state[4]                    dffeas                    d           In      -         1.508       -         
=======================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.050 is 0.535(50.9%) logic and 0.515(49.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                                                                                        Arrival          
Instance                                      Reference                                                      Type       Pin     Net                                           Time        Slack
                                              Clock                                                                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[3]         mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_event_controller_state[3]         0.733       3.704
ladder_fpga_event_controller_state[0]         mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_event_controller_state_0[0]       0.733       3.986
ladder_fpga_event_controller_state_i_0[5]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_event_controller_state_i_0[5]     0.733       4.068
ladder_fpga_event_controller_state[1]         mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_event_controller_state[1]         0.733       4.138
ladder_fpga_event_controller_state[4]         mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_event_controller_state[4]         0.733       4.419
ladder_fpga_event_controller_state[2]         mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_event_controller_state[2]         0.733       4.466
ladder_fpga_nbr_abort[0]                      mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_nbr_abort[0]                      0.733       4.720
ladder_fpga_nbr_abort[1]                      mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_nbr_abort[1]                      0.733       4.720
ladder_fpga_nbr_abort[2]                      mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_nbr_abort[2]                      0.733       4.720
ladder_fpga_nbr_abort[3]                      mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_nbr_abort[3]                      0.733       4.720
===============================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                    Starting                                                                                                              Required          
Instance                            Reference                                                      Type       Pin     Net                                 Time         Slack
                                    Clock                                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
tokenin_pulse_duration[2]           mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     d       tokenin_pulse_duration_n2_0_g0      6.708        3.704
tokenin_pulse_duration[3]           mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     d       tokenin_pulse_duration_n3_0_g0      6.708        3.943
ladder_fpga_nbr_rclk_echelle[0]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde     6.189        3.986
ladder_fpga_nbr_rclk_echelle[1]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde     6.189        3.986
ladder_fpga_nbr_rclk_echelle[2]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde     6.189        3.986
ladder_fpga_nbr_rclk_echelle[3]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde     6.189        3.986
ladder_fpga_nbr_rclk_echelle[4]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde     6.189        3.986
ladder_fpga_nbr_rclk_echelle[5]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde     6.189        3.986
ladder_fpga_nbr_rclk_echelle[6]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde     6.189        3.986
ladder_fpga_nbr_rclk_echelle[7]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde     6.189        3.986
============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.250
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.708

    - Propagation time:                      2.470
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     3.704

    Number of logic level(s):                3
    Starting point:                          ladder_fpga_event_controller_state[3] / q
    Ending point:                            tokenin_pulse_duration[2] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                    Pin         Pin               Arrival     No. of    
Name                                                                    Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[3]                                   dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state[3]                                   Net                       -           -       0.655     -           31        
proc_ladder_fpga_tokenin_pulse_duration\.un5_tokenin_pulse_duration     cycloneiii_lcell_comb     datac       In      -         1.388       -         
proc_ladder_fpga_tokenin_pulse_duration\.un5_tokenin_pulse_duration     cycloneiii_lcell_comb     combout     Out     0.369     1.757       -         
proc_ladder_fpga_tokenin_pulse_duration\.un5_tokenin_pulse_duration     Net                       -           -       0.258     -           3         
tokenin_pulse_duration_c1                                               cycloneiii_lcell_comb     datac       In      -         2.014       -         
tokenin_pulse_duration_c1                                               cycloneiii_lcell_comb     combout     Out     0.369     2.383       -         
tokenin_pulse_duration_c1                                               Net                       -           -       0.252     -           2         
tokenin_pulse_duration_RNO[2]                                           cycloneiii_lcell_comb     datac       In      -         2.635       -         
tokenin_pulse_duration_RNO[2]                                           cycloneiii_lcell_comb     combout     Out     0.369     3.004       -         
tokenin_pulse_duration_n2_0_g0                                          Net                       -           -       0.000     -           1         
tokenin_pulse_duration[2]                                               dffeas                    d           In      -         3.004       -         
======================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.546 is 1.382(54.3%) logic and 1.164(45.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      6.250
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.708

    - Propagation time:                      2.231
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.943

    Number of logic level(s):                3
    Starting point:                          ladder_fpga_event_controller_state[3] / q
    Ending point:                            tokenin_pulse_duration[3] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                    Pin         Pin               Arrival     No. of    
Name                                                                    Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[3]                                   dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state[3]                                   Net                       -           -       0.655     -           31        
proc_ladder_fpga_tokenin_pulse_duration\.un5_tokenin_pulse_duration     cycloneiii_lcell_comb     datac       In      -         1.388       -         
proc_ladder_fpga_tokenin_pulse_duration\.un5_tokenin_pulse_duration     cycloneiii_lcell_comb     combout     Out     0.369     1.757       -         
proc_ladder_fpga_tokenin_pulse_duration\.un5_tokenin_pulse_duration     Net                       -           -       0.258     -           3         
tokenin_pulse_duration_c1                                               cycloneiii_lcell_comb     datac       In      -         2.014       -         
tokenin_pulse_duration_c1                                               cycloneiii_lcell_comb     combout     Out     0.369     2.383       -         
tokenin_pulse_duration_c1                                               Net                       -           -       0.252     -           2         
tokenin_pulse_duration_RNO[3]                                           cycloneiii_lcell_comb     datad       In      -         2.635       -         
tokenin_pulse_duration_RNO[3]                                           cycloneiii_lcell_comb     combout     Out     0.130     2.765       -         
tokenin_pulse_duration_n3_0_g0                                          Net                       -           -       0.000     -           1         
tokenin_pulse_duration[3]                                               dffeas                    d           In      -         2.765       -         
======================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.307 is 1.143(49.5%) logic and 1.164(50.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      1.669
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.986

    Number of logic level(s):                2
    Starting point:                          ladder_fpga_event_controller_state[0] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[0] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                              Pin         Pin               Arrival     No. of    
Name                                              Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[0]             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state_0[0]           Net                       -           -       0.451     -           18        
un1_ladder_fpga_event_controller_state_2          cycloneiii_lcell_comb     datac       In      -         1.184       -         
un1_ladder_fpga_event_controller_state_2          cycloneiii_lcell_comb     combout     Out     0.369     1.553       -         
un1_ladder_fpga_event_controller_state_2          Net                       -           -       0.263     -           15(4)     
ladder_fpga_event_controller_state_RNIRQ9P[2]     cycloneiii_lcell_comb     datad       In      -         1.816       -         
ladder_fpga_event_controller_state_RNIRQ9P[2]     cycloneiii_lcell_comb     combout     Out     0.130     1.946       -         
ladder_fpga_nbr_rclk_echellelde                   Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[0]                   dffeas                    ena         In      -         2.203       -         
================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.264 is 1.293(57.1%) logic and 0.971(42.9%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      1.669
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.986

    Number of logic level(s):                2
    Starting point:                          ladder_fpga_event_controller_state[0] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[13] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                              Pin         Pin               Arrival     No. of    
Name                                              Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[0]             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state_0[0]           Net                       -           -       0.451     -           18        
un1_ladder_fpga_event_controller_state_2          cycloneiii_lcell_comb     datac       In      -         1.184       -         
un1_ladder_fpga_event_controller_state_2          cycloneiii_lcell_comb     combout     Out     0.369     1.553       -         
un1_ladder_fpga_event_controller_state_2          Net                       -           -       0.263     -           15(4)     
ladder_fpga_event_controller_state_RNIRQ9P[2]     cycloneiii_lcell_comb     datad       In      -         1.816       -         
ladder_fpga_event_controller_state_RNIRQ9P[2]     cycloneiii_lcell_comb     combout     Out     0.130     1.946       -         
ladder_fpga_nbr_rclk_echellelde                   Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[13]                  dffeas                    ena         In      -         2.203       -         
================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.264 is 1.293(57.1%) logic and 0.971(42.9%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      1.669
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.986

    Number of logic level(s):                2
    Starting point:                          ladder_fpga_event_controller_state[0] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[12] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                              Pin         Pin               Arrival     No. of    
Name                                              Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[0]             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state_0[0]           Net                       -           -       0.451     -           18        
un1_ladder_fpga_event_controller_state_2          cycloneiii_lcell_comb     datac       In      -         1.184       -         
un1_ladder_fpga_event_controller_state_2          cycloneiii_lcell_comb     combout     Out     0.369     1.553       -         
un1_ladder_fpga_event_controller_state_2          Net                       -           -       0.263     -           15(4)     
ladder_fpga_event_controller_state_RNIRQ9P[2]     cycloneiii_lcell_comb     datad       In      -         1.816       -         
ladder_fpga_event_controller_state_RNIRQ9P[2]     cycloneiii_lcell_comb     combout     Out     0.130     1.946       -         
ladder_fpga_nbr_rclk_echellelde                   Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[12]                  dffeas                    ena         In      -         2.203       -         
================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.264 is 1.293(57.1%) logic and 0.971(42.9%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      1.669
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.986

    Number of logic level(s):                2
    Starting point:                          ladder_fpga_event_controller_state[0] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[11] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                              Pin         Pin               Arrival     No. of    
Name                                              Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[0]             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state_0[0]           Net                       -           -       0.451     -           18        
un1_ladder_fpga_event_controller_state_2          cycloneiii_lcell_comb     datac       In      -         1.184       -         
un1_ladder_fpga_event_controller_state_2          cycloneiii_lcell_comb     combout     Out     0.369     1.553       -         
un1_ladder_fpga_event_controller_state_2          Net                       -           -       0.263     -           15(4)     
ladder_fpga_event_controller_state_RNIRQ9P[2]     cycloneiii_lcell_comb     datad       In      -         1.816       -         
ladder_fpga_event_controller_state_RNIRQ9P[2]     cycloneiii_lcell_comb     combout     Out     0.130     1.946       -         
ladder_fpga_nbr_rclk_echellelde                   Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[11]                  dffeas                    ena         In      -         2.203       -         
================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.264 is 1.293(57.1%) logic and 0.971(42.9%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      1.669
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.986

    Number of logic level(s):                2
    Starting point:                          ladder_fpga_event_controller_state[0] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[10] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                              Pin         Pin               Arrival     No. of    
Name                                              Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[0]             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state_0[0]           Net                       -           -       0.451     -           18        
un1_ladder_fpga_event_controller_state_2          cycloneiii_lcell_comb     datac       In      -         1.184       -         
un1_ladder_fpga_event_controller_state_2          cycloneiii_lcell_comb     combout     Out     0.369     1.553       -         
un1_ladder_fpga_event_controller_state_2          Net                       -           -       0.263     -           15(4)     
ladder_fpga_event_controller_state_RNIRQ9P[2]     cycloneiii_lcell_comb     datad       In      -         1.816       -         
ladder_fpga_event_controller_state_RNIRQ9P[2]     cycloneiii_lcell_comb     combout     Out     0.130     1.946       -         
ladder_fpga_nbr_rclk_echellelde                   Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[10]                  dffeas                    ena         In      -         2.203       -         
================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.264 is 1.293(57.1%) logic and 0.971(42.9%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      1.669
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.986

    Number of logic level(s):                2
    Starting point:                          ladder_fpga_event_controller_state[0] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[9] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                              Pin         Pin               Arrival     No. of    
Name                                              Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[0]             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state_0[0]           Net                       -           -       0.451     -           18        
un1_ladder_fpga_event_controller_state_2          cycloneiii_lcell_comb     datac       In      -         1.184       -         
un1_ladder_fpga_event_controller_state_2          cycloneiii_lcell_comb     combout     Out     0.369     1.553       -         
un1_ladder_fpga_event_controller_state_2          Net                       -           -       0.263     -           15(4)     
ladder_fpga_event_controller_state_RNIRQ9P[2]     cycloneiii_lcell_comb     datad       In      -         1.816       -         
ladder_fpga_event_controller_state_RNIRQ9P[2]     cycloneiii_lcell_comb     combout     Out     0.130     1.946       -         
ladder_fpga_nbr_rclk_echellelde                   Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[9]                   dffeas                    ena         In      -         2.203       -         
================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.264 is 1.293(57.1%) logic and 0.971(42.9%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      1.669
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.986

    Number of logic level(s):                2
    Starting point:                          ladder_fpga_event_controller_state[0] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[8] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                              Pin         Pin               Arrival     No. of    
Name                                              Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[0]             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state_0[0]           Net                       -           -       0.451     -           18        
un1_ladder_fpga_event_controller_state_2          cycloneiii_lcell_comb     datac       In      -         1.184       -         
un1_ladder_fpga_event_controller_state_2          cycloneiii_lcell_comb     combout     Out     0.369     1.553       -         
un1_ladder_fpga_event_controller_state_2          Net                       -           -       0.263     -           15(4)     
ladder_fpga_event_controller_state_RNIRQ9P[2]     cycloneiii_lcell_comb     datad       In      -         1.816       -         
ladder_fpga_event_controller_state_RNIRQ9P[2]     cycloneiii_lcell_comb     combout     Out     0.130     1.946       -         
ladder_fpga_nbr_rclk_echellelde                   Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[8]                   dffeas                    ena         In      -         2.203       -         
================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.264 is 1.293(57.1%) logic and 0.971(42.9%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      1.669
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.986

    Number of logic level(s):                2
    Starting point:                          ladder_fpga_event_controller_state[0] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[7] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                              Pin         Pin               Arrival     No. of    
Name                                              Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[0]             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state_0[0]           Net                       -           -       0.451     -           18        
un1_ladder_fpga_event_controller_state_2          cycloneiii_lcell_comb     datac       In      -         1.184       -         
un1_ladder_fpga_event_controller_state_2          cycloneiii_lcell_comb     combout     Out     0.369     1.553       -         
un1_ladder_fpga_event_controller_state_2          Net                       -           -       0.263     -           15(4)     
ladder_fpga_event_controller_state_RNIRQ9P[2]     cycloneiii_lcell_comb     datad       In      -         1.816       -         
ladder_fpga_event_controller_state_RNIRQ9P[2]     cycloneiii_lcell_comb     combout     Out     0.130     1.946       -         
ladder_fpga_nbr_rclk_echellelde                   Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[7]                   dffeas                    ena         In      -         2.203       -         
================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.264 is 1.293(57.1%) logic and 0.971(42.9%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                     Starting                                                                                                                               Arrival            
Instance                                             Reference                                                      Type       Pin     Net                                                  Time        Slack  
                                                     Clock                                                                                                                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
level_shifter_dac_load_indice_i_0[0]                 mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       level_shifter_dac_load_indice_i_0[0]                 0.733       122.001
level_shifter_dac_load_indice_i_0[1]                 mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       level_shifter_dac_load_indice_i_0[1]                 0.733       122.177
level_shifter_dac_load_indice_i_0[2]                 mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       level_shifter_dac_load_indice_i_0[2]                 0.733       123.038
level_shifter_dac_load_indice_i_0[3]                 mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       level_shifter_dac_load_indice_i_0[3]                 0.733       123.061
ladder_fpga_level_shifter_dac_state[5]               mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       ladder_fpga_level_shifter_dac_state[5]               0.733       123.437
ladder_fpga_level_shifter_dac_state[2]               mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       ladder_fpga_level_shifter_dac_state[2]               0.733       123.442
ladder_fpga_level_shifter_dac_state_illegalpipe1     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       ladder_fpga_level_shifter_dac_state_illegalpipe1     0.733       124.479
comp_mesure_temperature.cpt_clk[0]                   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       cpt_clk_i[0]                                         0.733       247.631
comp_mesure_temperature.cpt_clk[1]                   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       cpt_clk_i[1]                                         0.733       247.638
comp_mesure_temperature.cpt_clk[2]                   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       cpt_clk_i[2]                                         0.733       247.655
===============================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                              Starting                                                                                                                                                   Required            
Instance                                                      Reference                                                      Type       Pin     Net                                                                      Time         Slack  
                                                              Clock                                                                                                                                                                          
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
level_shifter_dac_sdi                                         mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d       proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i     125.458      122.001
ladder_fpga_level_shifter_dac_state_illegalpipe2              mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d       ladder_fpga_level_shifter_dac_state_illegalpipe1                         125.458      124.479
level_shifter_dac_load_indice_i_0[3]                          mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d       level_shifter_dac_load_indice_n3_i_i_0_g0                                250.458      247.730
level_shifter_dac_load_indice_i_0[1]                          mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d       level_shifter_dac_load_indice_n1_i_i_0_g0                                250.458      247.816
comp_mesure_temperature.next_temp_mesu_state_illegalpipe1     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d       N_276_ip                                                                 250.458      247.844
ladder_fpga_level_shifter_dac_state_illegalpipe1              mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d       N_1203_ip                                                                250.458      248.049
level_shifter_dac_load_indice_i_0[0]                          mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d       level_shifter_dac_load_indice_n0_i_i_0_g0                                250.458      248.055
level_shifter_dac_load_indice_i_0[2]                          mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d       level_shifter_dac_load_indice_n2_i_i_0_g0                                250.458      248.055
ladder_fpga_level_shifter_dac_state[2]                        mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d       N_1267_i_0_g0                                                            250.458      248.283
ladder_fpga_level_shifter_dac_state[5]                        mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d       N_1262_i_0_g0                                                            250.458      248.283
=============================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      125.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         125.458

    - Propagation time:                      2.923
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 122.001

    Number of logic level(s):                5
    Starting point:                          level_shifter_dac_load_indice_i_0[0] / q
    Ending point:                            level_shifter_dac_sdi / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin         Pin               Arrival     No. of    
Name                                                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
level_shifter_dac_load_indice_i_0[0]                                          dffeas                    q           Out     0.199     0.733       -         
level_shifter_dac_load_indice_i_0[0]                                          Net                       -           -       0.372     -           13        
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_5_a               cycloneiii_lcell_comb     datac       In      -         1.105       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_5_a               cycloneiii_lcell_comb     combout     Out     0.369     1.474       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_5_a               Net                       -           -       0.246     -           1         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_5                 cycloneiii_lcell_comb     datad       In      -         1.720       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_5                 cycloneiii_lcell_comb     combout     Out     0.130     1.850       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_5                 Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO_2                                                   cycloneiii_lcell_comb     datac       In      -         2.097       -         
level_shifter_dac_sdi_RNO_2                                                   cycloneiii_lcell_comb     combout     Out     0.369     2.466       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i_m4_a     Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO_0                                                   cycloneiii_lcell_comb     datad       In      -         2.712       -         
level_shifter_dac_sdi_RNO_0                                                   cycloneiii_lcell_comb     combout     Out     0.130     2.842       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i_m4       Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO                                                     cycloneiii_lcell_comb     datac       In      -         3.088       -         
level_shifter_dac_sdi_RNO                                                     cycloneiii_lcell_comb     combout     Out     0.369     3.458       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i          Net                       -           -       0.000     -           1         
level_shifter_dac_sdi                                                         dffeas                    d           In      -         3.458       -         
============================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.000 is 1.642(54.7%) logic and 1.357(45.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      125.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         125.458

    - Propagation time:                      2.747
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 122.177

    Number of logic level(s):                5
    Starting point:                          level_shifter_dac_load_indice_i_0[1] / q
    Ending point:                            level_shifter_dac_sdi / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin         Pin               Arrival     No. of    
Name                                                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
level_shifter_dac_load_indice_i_0[1]                                          dffeas                    q           Out     0.199     0.733       -         
level_shifter_dac_load_indice_i_0[1]                                          Net                       -           -       0.435     -           17        
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_5_a               cycloneiii_lcell_comb     datad       In      -         1.168       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_5_a               cycloneiii_lcell_comb     combout     Out     0.130     1.298       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_5_a               Net                       -           -       0.246     -           1         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_5                 cycloneiii_lcell_comb     datad       In      -         1.544       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_5                 cycloneiii_lcell_comb     combout     Out     0.130     1.674       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_5                 Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO_2                                                   cycloneiii_lcell_comb     datac       In      -         1.921       -         
level_shifter_dac_sdi_RNO_2                                                   cycloneiii_lcell_comb     combout     Out     0.369     2.290       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i_m4_a     Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO_0                                                   cycloneiii_lcell_comb     datad       In      -         2.536       -         
level_shifter_dac_sdi_RNO_0                                                   cycloneiii_lcell_comb     combout     Out     0.130     2.666       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i_m4       Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO                                                     cycloneiii_lcell_comb     datac       In      -         2.912       -         
level_shifter_dac_sdi_RNO                                                     cycloneiii_lcell_comb     combout     Out     0.369     3.281       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i          Net                       -           -       0.000     -           1         
level_shifter_dac_sdi                                                         dffeas                    d           In      -         3.281       -         
============================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.823 is 1.403(49.7%) logic and 1.420(50.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      125.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         125.458

    - Propagation time:                      2.697
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 122.227

    Number of logic level(s):                5
    Starting point:                          level_shifter_dac_load_indice_i_0[0] / q
    Ending point:                            level_shifter_dac_sdi / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin         Pin               Arrival     No. of    
Name                                                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
level_shifter_dac_load_indice_i_0[0]                                          dffeas                    q           Out     0.199     0.733       -         
level_shifter_dac_load_indice_i_0[0]                                          Net                       -           -       0.372     -           13        
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_5_a               cycloneiii_lcell_comb     datac       In      -         1.105       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_5_a               cycloneiii_lcell_comb     combout     Out     0.369     1.474       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_5_a               Net                       -           -       0.246     -           1         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_5                 cycloneiii_lcell_comb     datad       In      -         1.720       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_5                 cycloneiii_lcell_comb     combout     Out     0.130     1.850       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_5                 Net                       -           -       0.246     -           1         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_6                 cycloneiii_lcell_comb     datad       In      -         2.097       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_6                 cycloneiii_lcell_comb     combout     Out     0.130     2.227       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_6                 Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO_1                                                   cycloneiii_lcell_comb     datab       In      -         2.473       -         
level_shifter_dac_sdi_RNO_1                                                   cycloneiii_lcell_comb     combout     Out     0.381     2.854       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i_m4_0     Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO                                                     cycloneiii_lcell_comb     datad       In      -         3.100       -         
level_shifter_dac_sdi_RNO                                                     cycloneiii_lcell_comb     combout     Out     0.130     3.231       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i          Net                       -           -       0.000     -           1         
level_shifter_dac_sdi                                                         dffeas                    d           In      -         3.231       -         
============================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.773 is 1.415(51.0%) logic and 1.357(49.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      125.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         125.458

    - Propagation time:                      2.684
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 122.239

    Number of logic level(s):                5
    Starting point:                          level_shifter_dac_load_indice_i_0[0] / q
    Ending point:                            level_shifter_dac_sdi / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin         Pin               Arrival     No. of    
Name                                                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
level_shifter_dac_load_indice_i_0[0]                                          dffeas                    q           Out     0.199     0.733       -         
level_shifter_dac_load_indice_i_0[0]                                          Net                       -           -       0.372     -           13        
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_9_a               cycloneiii_lcell_comb     datac       In      -         1.105       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_9_a               cycloneiii_lcell_comb     combout     Out     0.369     1.474       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_9_a               Net                       -           -       0.246     -           1         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_9                 cycloneiii_lcell_comb     datad       In      -         1.720       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_9                 cycloneiii_lcell_comb     combout     Out     0.130     1.850       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_9                 Net                       -           -       0.246     -           1         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_13                cycloneiii_lcell_comb     datad       In      -         2.097       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_13                cycloneiii_lcell_comb     combout     Out     0.130     2.227       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_13                Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO_1                                                   cycloneiii_lcell_comb     datac       In      -         2.473       -         
level_shifter_dac_sdi_RNO_1                                                   cycloneiii_lcell_comb     combout     Out     0.369     2.842       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i_m4_0     Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO                                                     cycloneiii_lcell_comb     datad       In      -         3.088       -         
level_shifter_dac_sdi_RNO                                                     cycloneiii_lcell_comb     combout     Out     0.130     3.219       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i          Net                       -           -       0.000     -           1         
level_shifter_dac_sdi                                                         dffeas                    d           In      -         3.219       -         
============================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.761 is 1.403(50.8%) logic and 1.357(49.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      125.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         125.458

    - Propagation time:                      2.610
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 122.314

    Number of logic level(s):                4
    Starting point:                          level_shifter_dac_load_indice_i_0[1] / q
    Ending point:                            level_shifter_dac_sdi / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin         Pin               Arrival     No. of    
Name                                                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
level_shifter_dac_load_indice_i_0[1]                                          dffeas                    q           Out     0.199     0.733       -         
level_shifter_dac_load_indice_i_0[1]                                          Net                       -           -       0.435     -           17        
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_5                 cycloneiii_lcell_comb     datac       In      -         1.168       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_5                 cycloneiii_lcell_comb     combout     Out     0.369     1.537       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_5                 Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO_2                                                   cycloneiii_lcell_comb     datac       In      -         1.783       -         
level_shifter_dac_sdi_RNO_2                                                   cycloneiii_lcell_comb     combout     Out     0.369     2.152       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i_m4_a     Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO_0                                                   cycloneiii_lcell_comb     datad       In      -         2.399       -         
level_shifter_dac_sdi_RNO_0                                                   cycloneiii_lcell_comb     combout     Out     0.130     2.529       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i_m4       Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO                                                     cycloneiii_lcell_comb     datac       In      -         2.775       -         
level_shifter_dac_sdi_RNO                                                     cycloneiii_lcell_comb     combout     Out     0.369     3.144       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i          Net                       -           -       0.000     -           1         
level_shifter_dac_sdi                                                         dffeas                    d           In      -         3.144       -         
============================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.686 is 1.512(56.3%) logic and 1.174(43.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      125.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         125.458

    - Propagation time:                      2.559
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 122.365

    Number of logic level(s):                4
    Starting point:                          level_shifter_dac_load_indice_i_0[0] / q
    Ending point:                            level_shifter_dac_sdi / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin         Pin               Arrival     No. of    
Name                                                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
level_shifter_dac_load_indice_i_0[0]                                          dffeas                    q           Out     0.199     0.733       -         
level_shifter_dac_load_indice_i_0[0]                                          Net                       -           -       0.372     -           13        
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_1_x               cycloneiii_lcell_comb     datac       In      -         1.105       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_1_x               cycloneiii_lcell_comb     combout     Out     0.369     1.474       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_1_x               Net                       -           -       0.246     -           1         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_6                 cycloneiii_lcell_comb     datac       In      -         1.720       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_6                 cycloneiii_lcell_comb     combout     Out     0.369     2.089       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_6                 Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO_1                                                   cycloneiii_lcell_comb     datab       In      -         2.336       -         
level_shifter_dac_sdi_RNO_1                                                   cycloneiii_lcell_comb     combout     Out     0.381     2.717       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i_m4_0     Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO                                                     cycloneiii_lcell_comb     datad       In      -         2.963       -         
level_shifter_dac_sdi_RNO                                                     cycloneiii_lcell_comb     combout     Out     0.130     3.093       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i          Net                       -           -       0.000     -           1         
level_shifter_dac_sdi                                                         dffeas                    d           In      -         3.093       -         
============================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.635 is 1.524(57.8%) logic and 1.111(42.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      125.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         125.458

    - Propagation time:                      2.547
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 122.377

    Number of logic level(s):                4
    Starting point:                          level_shifter_dac_load_indice_i_0[0] / q
    Ending point:                            level_shifter_dac_sdi / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [falling] on pin clk

Instance / Net                                                                                        Pin         Pin               Arrival     No. of    
Name                                                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------
level_shifter_dac_load_indice_i_0[0]                                        dffeas                    q           Out     0.199     0.733       -         
level_shifter_dac_load_indice_i_0[0]                                        Net                       -           -       0.372     -           13        
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_9_a             cycloneiii_lcell_comb     datac       In      -         1.105       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_9_a             cycloneiii_lcell_comb     combout     Out     0.369     1.474       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_9_a             Net                       -           -       0.246     -           1         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_9               cycloneiii_lcell_comb     datad       In      -         1.720       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_9               cycloneiii_lcell_comb     combout     Out     0.130     1.850       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_9               Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO_0                                                 cycloneiii_lcell_comb     datac       In      -         2.097       -         
level_shifter_dac_sdi_RNO_0                                                 cycloneiii_lcell_comb     combout     Out     0.369     2.466       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i_m4     Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO                                                   cycloneiii_lcell_comb     datac       In      -         2.712       -         
level_shifter_dac_sdi_RNO                                                   cycloneiii_lcell_comb     combout     Out     0.369     3.081       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i        Net                       -           -       0.000     -           1         
level_shifter_dac_sdi                                                       dffeas                    d           In      -         3.081       -         
==========================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.623 is 1.512(57.6%) logic and 1.111(42.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      125.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         125.458

    - Propagation time:                      2.520
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 122.404

    Number of logic level(s):                5
    Starting point:                          level_shifter_dac_load_indice_i_0[1] / q
    Ending point:                            level_shifter_dac_sdi / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin         Pin               Arrival     No. of    
Name                                                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
level_shifter_dac_load_indice_i_0[1]                                          dffeas                    q           Out     0.199     0.733       -         
level_shifter_dac_load_indice_i_0[1]                                          Net                       -           -       0.435     -           17        
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_5_a               cycloneiii_lcell_comb     datad       In      -         1.168       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_5_a               cycloneiii_lcell_comb     combout     Out     0.130     1.298       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_5_a               Net                       -           -       0.246     -           1         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_5                 cycloneiii_lcell_comb     datad       In      -         1.544       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_5                 cycloneiii_lcell_comb     combout     Out     0.130     1.674       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_5                 Net                       -           -       0.246     -           1         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_6                 cycloneiii_lcell_comb     datad       In      -         1.921       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_6                 cycloneiii_lcell_comb     combout     Out     0.130     2.051       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_6                 Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO_1                                                   cycloneiii_lcell_comb     datab       In      -         2.297       -         
level_shifter_dac_sdi_RNO_1                                                   cycloneiii_lcell_comb     combout     Out     0.381     2.678       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i_m4_0     Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO                                                     cycloneiii_lcell_comb     datad       In      -         2.924       -         
level_shifter_dac_sdi_RNO                                                     cycloneiii_lcell_comb     combout     Out     0.130     3.054       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i          Net                       -           -       0.000     -           1         
level_shifter_dac_sdi                                                         dffeas                    d           In      -         3.054       -         
============================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.596 is 1.176(45.3%) logic and 1.420(54.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      125.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         125.458

    - Propagation time:                      2.508
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 122.416

    Number of logic level(s):                5
    Starting point:                          level_shifter_dac_load_indice_i_0[1] / q
    Ending point:                            level_shifter_dac_sdi / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin         Pin               Arrival     No. of    
Name                                                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
level_shifter_dac_load_indice_i_0[1]                                          dffeas                    q           Out     0.199     0.733       -         
level_shifter_dac_load_indice_i_0[1]                                          Net                       -           -       0.435     -           17        
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_9_a               cycloneiii_lcell_comb     datad       In      -         1.168       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_9_a               cycloneiii_lcell_comb     combout     Out     0.130     1.298       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_9_a               Net                       -           -       0.246     -           1         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_9                 cycloneiii_lcell_comb     datad       In      -         1.544       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_9                 cycloneiii_lcell_comb     combout     Out     0.130     1.674       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_9                 Net                       -           -       0.246     -           1         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_13                cycloneiii_lcell_comb     datad       In      -         1.921       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_13                cycloneiii_lcell_comb     combout     Out     0.130     2.051       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_13                Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO_1                                                   cycloneiii_lcell_comb     datac       In      -         2.297       -         
level_shifter_dac_sdi_RNO_1                                                   cycloneiii_lcell_comb     combout     Out     0.369     2.666       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i_m4_0     Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO                                                     cycloneiii_lcell_comb     datad       In      -         2.912       -         
level_shifter_dac_sdi_RNO                                                     cycloneiii_lcell_comb     combout     Out     0.130     3.042       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i          Net                       -           -       0.000     -           1         
level_shifter_dac_sdi                                                         dffeas                    d           In      -         3.042       -         
============================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.584 is 1.164(45.0%) logic and 1.420(55.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      125.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         125.458

    - Propagation time:                      2.383
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 122.541

    Number of logic level(s):                4
    Starting point:                          level_shifter_dac_load_indice_i_0[1] / q
    Ending point:                            level_shifter_dac_sdi / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin         Pin               Arrival     No. of    
Name                                                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
level_shifter_dac_load_indice_i_0[1]                                          dffeas                    q           Out     0.199     0.733       -         
level_shifter_dac_load_indice_i_0[1]                                          Net                       -           -       0.435     -           17        
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_5                 cycloneiii_lcell_comb     datac       In      -         1.168       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_5                 cycloneiii_lcell_comb     combout     Out     0.369     1.537       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_5                 Net                       -           -       0.246     -           1         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_6                 cycloneiii_lcell_comb     datad       In      -         1.783       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_6                 cycloneiii_lcell_comb     combout     Out     0.130     1.913       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_6                 Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO_1                                                   cycloneiii_lcell_comb     datab       In      -         2.160       -         
level_shifter_dac_sdi_RNO_1                                                   cycloneiii_lcell_comb     combout     Out     0.381     2.541       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i_m4_0     Net                       -           -       0.246     -           1         
level_shifter_dac_sdi_RNO                                                     cycloneiii_lcell_comb     datad       In      -         2.787       -         
level_shifter_dac_sdi_RNO                                                     cycloneiii_lcell_comb     combout     Out     0.130     2.917       -         
proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u_0_g0_i          Net                       -           -       0.000     -           1         
level_shifter_dac_sdi                                                         dffeas                    d           In      -         2.917       -         
============================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.459 is 1.285(52.3%) logic and 1.174(47.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                                               Arrival            
Instance             Reference                                                      Type       Pin     Net                  Time        Slack  
                     Clock                                                                                                                     
-----------------------------------------------------------------------------------------------------------------------------------------------
usb_write_n_in_i     mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock     dffeas     q       usb_write_n_in_i     0.733       998.618
usb_read_n_in_i      mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock     dffeas     q       usb_read_n_in_i      0.733       998.950
===============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                   Starting                                                                                                                                                                                    Required            
Instance                                           Reference                                                      Type                                           Pin       Net                                                                 Time         Slack  
                                                   Clock                                                                                                                                                                                                           
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
usb_read_n_in_i                                    mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock     dffeas                                         d         proc_usb_read_write\.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0     1000.458     998.618
usb_write_n_in_i                                   mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock     dffeas                                         d         proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty             1000.458     998.748
comp_mega_func_fifo8_to_usb.dcfifo_component       mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     rdreq     usb_write_n_in_i                                                    1000.000     998.911
comp_mega_func_fifo8_from_usb.dcfifo_component     mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     wrreq     usb_read_n_in_i                                                     1000.000     999.004
===================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.306
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.618

    Number of logic level(s):                2
    Starting point:                          usb_write_n_in_i / q
    Ending point:                            usb_read_n_in_i / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk

Instance / Net                                                                                Pin         Pin               Arrival     No. of    
Name                                                                Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
usb_write_n_in_i                                                    dffeas                    q           Out     0.199     0.733       -         
usb_write_n_in_i                                                    Net                       -           -       0.356     -           12        
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty             cycloneiii_lcell_comb     datac       In      -         1.089       -         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty             cycloneiii_lcell_comb     combout     Out     0.369     1.458       -         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty             Net                       -           -       0.252     -           2         
usb_read_n_in_i_RNO                                                 cycloneiii_lcell_comb     datad       In      -         1.710       -         
usb_read_n_in_i_RNO                                                 cycloneiii_lcell_comb     combout     Out     0.130     1.840       -         
proc_usb_read_write\.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0     Net                       -           -       0.000     -           1         
usb_read_n_in_i                                                     dffeas                    d           In      -         1.840       -         
==================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.382 is 0.774(56.0%) logic and 0.608(44.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.176
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.748

    Number of logic level(s):                1
    Starting point:                          usb_write_n_in_i / q
    Ending point:                            usb_write_n_in_i / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk

Instance / Net                                                                        Pin         Pin               Arrival     No. of    
Name                                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------
usb_write_n_in_i                                            dffeas                    q           Out     0.199     0.733       -         
usb_write_n_in_i                                            Net                       -           -       0.356     -           12        
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty     cycloneiii_lcell_comb     datac       In      -         1.089       -         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty     cycloneiii_lcell_comb     combout     Out     0.369     1.458       -         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty     Net                       -           -       0.252     -           2         
usb_write_n_in_i                                            dffeas                    d           In      -         1.710       -         
==========================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.252 is 0.644(51.4%) logic and 0.608(48.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1000.000

    - Propagation time:                      0.555
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.911

    Number of logic level(s):                0
    Starting point:                          usb_write_n_in_i / q
    Ending point:                            comp_mega_func_fifo8_to_usb.dcfifo_component / rdreq
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            System [falling]

Instance / Net                                                                                  Pin       Pin               Arrival     No. of    
Name                                             Type                                           Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
usb_write_n_in_i                                 dffeas                                         q         Out     0.199     0.733       -         
usb_write_n_in_i                                 Net                                            -         -       0.356     -           12        
comp_mega_func_fifo8_to_usb.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     rdreq     In      -         1.089       -         
==================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup) of 1.089 is 0.733(67.3%) logic and 0.356(32.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      0.974
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.950

    Number of logic level(s):                2
    Starting point:                          usb_read_n_in_i / q
    Ending point:                            usb_read_n_in_i / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk

Instance / Net                                                                                Pin         Pin               Arrival     No. of    
Name                                                                Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
usb_read_n_in_i                                                     dffeas                    q           Out     0.199     0.733       -         
usb_read_n_in_i                                                     Net                       -           -       0.263     -           4         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty             cycloneiii_lcell_comb     datad       In      -         0.996       -         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty             cycloneiii_lcell_comb     combout     Out     0.130     1.126       -         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty             Net                       -           -       0.252     -           2         
usb_read_n_in_i_RNO                                                 cycloneiii_lcell_comb     datad       In      -         1.378       -         
usb_read_n_in_i_RNO                                                 cycloneiii_lcell_comb     combout     Out     0.130     1.508       -         
proc_usb_read_write\.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0     Net                       -           -       0.000     -           1         
usb_read_n_in_i                                                     dffeas                    d           In      -         1.508       -         
==================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.050 is 0.535(50.9%) logic and 0.515(49.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      0.936
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.988

    Number of logic level(s):                1
    Starting point:                          usb_write_n_in_i / q
    Ending point:                            usb_read_n_in_i / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk

Instance / Net                                                                                Pin         Pin               Arrival     No. of    
Name                                                                Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
usb_write_n_in_i                                                    dffeas                    q           Out     0.199     0.733       -         
usb_write_n_in_i                                                    Net                       -           -       0.356     -           12        
usb_read_n_in_i_RNO                                                 cycloneiii_lcell_comb     datab       In      -         1.089       -         
usb_read_n_in_i_RNO                                                 cycloneiii_lcell_comb     combout     Out     0.381     1.470       -         
proc_usb_read_write\.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0     Net                       -           -       0.000     -           1         
usb_read_n_in_i                                                     dffeas                    d           In      -         1.470       -         
==================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.012 is 0.656(64.8%) logic and 0.356(35.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      1000.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1000.000

    - Propagation time:                      0.462
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 999.004

    Number of logic level(s):                0
    Starting point:                          usb_read_n_in_i / q
    Ending point:                            comp_mega_func_fifo8_from_usb.dcfifo_component / wrreq
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            System [falling]

Instance / Net                                                                                    Pin       Pin               Arrival     No. of    
Name                                               Type                                           Name      Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
usb_read_n_in_i                                    dffeas                                         q         Out     0.199     0.733       -         
usb_read_n_in_i                                    Net                                            -         -       0.263     -           4         
comp_mega_func_fifo8_from_usb.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     wrreq     In      -         0.996       -         
====================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup) of 0.996 is 0.733(73.6%) logic and 0.263(26.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      0.844
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 999.080

    Number of logic level(s):                1
    Starting point:                          usb_read_n_in_i / q
    Ending point:                            usb_write_n_in_i / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk

Instance / Net                                                                        Pin         Pin               Arrival     No. of    
Name                                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------
usb_read_n_in_i                                             dffeas                    q           Out     0.199     0.733       -         
usb_read_n_in_i                                             Net                       -           -       0.263     -           4         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty     cycloneiii_lcell_comb     datad       In      -         0.996       -         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty     cycloneiii_lcell_comb     combout     Out     0.130     1.126       -         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty     Net                       -           -       0.252     -           2         
usb_write_n_in_i                                            dffeas                    d           In      -         1.378       -         
==========================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 0.920 is 0.405(44.0%) logic and 0.515(56.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      0.831
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 999.093

    Number of logic level(s):                1
    Starting point:                          usb_read_n_in_i / q
    Ending point:                            usb_read_n_in_i / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk

Instance / Net                                                                                Pin         Pin               Arrival     No. of    
Name                                                                Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
usb_read_n_in_i                                                     dffeas                    q           Out     0.199     0.733       -         
usb_read_n_in_i                                                     Net                       -           -       0.263     -           4         
usb_read_n_in_i_RNO                                                 cycloneiii_lcell_comb     datac       In      -         0.996       -         
usb_read_n_in_i_RNO                                                 cycloneiii_lcell_comb     combout     Out     0.369     1.365       -         
proc_usb_read_write\.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0     Net                       -           -       0.000     -           1         
usb_read_n_in_i                                                     dffeas                    d           In      -         1.365       -         
==================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 0.907 is 0.644(71.0%) logic and 0.263(29.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mesure_temperature|cpt_clk_derived_clock[0]
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                                         Arrival            
Instance                                      Reference                                       Type       Pin     Net           Time        Slack  
                                              Clock                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte1.compte[0]     mesure_temperature|cpt_clk_derived_clock[0]     dffeas     q       compte[0]     0.733       248.457
comp_mesure_temperature.compte1.compte[1]     mesure_temperature|cpt_clk_derived_clock[0]     dffeas     q       compte[1]     0.733       248.515
comp_mesure_temperature.compte1.compte[2]     mesure_temperature|cpt_clk_derived_clock[0]     dffeas     q       compte[2]     0.733       248.573
comp_mesure_temperature.compte1.compte[3]     mesure_temperature|cpt_clk_derived_clock[0]     dffeas     q       compte[3]     0.733       248.631
comp_mesure_temperature.compte1.compte[4]     mesure_temperature|cpt_clk_derived_clock[0]     dffeas     q       compte[4]     0.733       248.689
comp_mesure_temperature.compte1.compte[5]     mesure_temperature|cpt_clk_derived_clock[0]     dffeas     q       compte[5]     0.733       248.747
comp_mesure_temperature.compte1.compte[6]     mesure_temperature|cpt_clk_derived_clock[0]     dffeas     q       compte[6]     0.733       248.805
comp_mesure_temperature.compte1.compte[7]     mesure_temperature|cpt_clk_derived_clock[0]     dffeas     q       compte[7]     0.733       248.863
comp_mesure_temperature.compte1.compte[8]     mesure_temperature|cpt_clk_derived_clock[0]     dffeas     q       compte[8]     0.733       248.921
comp_mesure_temperature.compte1.compte[9]     mesure_temperature|cpt_clk_derived_clock[0]     dffeas     q       compte[9]     0.733       248.979
==================================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                                    Required            
Instance                                       Reference                                       Type       Pin     Net                      Time         Slack  
                                               Clock                                                                                                           
---------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte1.compte[11]     mesure_temperature|cpt_clk_derived_clock[0]     dffeas     d       compte_c11_combout_2     250.458      248.457
comp_mesure_temperature.compte1.compte[10]     mesure_temperature|cpt_clk_derived_clock[0]     dffeas     d       compte_c10_combout_2     250.458      248.515
comp_mesure_temperature.compte1.compte[9]      mesure_temperature|cpt_clk_derived_clock[0]     dffeas     d       compte_c9_combout_2      250.458      248.573
comp_mesure_temperature.compte1.compte[8]      mesure_temperature|cpt_clk_derived_clock[0]     dffeas     d       compte_c8_combout_2      250.458      248.631
comp_mesure_temperature.compte1.compte[7]      mesure_temperature|cpt_clk_derived_clock[0]     dffeas     d       compte_c7_combout_2      250.458      248.689
comp_mesure_temperature.compte1.compte[6]      mesure_temperature|cpt_clk_derived_clock[0]     dffeas     d       compte_c6_combout_2      250.458      248.747
comp_mesure_temperature.compte1.compte[5]      mesure_temperature|cpt_clk_derived_clock[0]     dffeas     d       compte_c5_combout_2      250.458      248.805
comp_mesure_temperature.compte1.compte[4]      mesure_temperature|cpt_clk_derived_clock[0]     dffeas     d       compte_c4_combout_2      250.458      248.863
comp_mesure_temperature.compte1.compte[3]      mesure_temperature|cpt_clk_derived_clock[0]     dffeas     d       compte_c3_combout_2      250.458      248.921
comp_mesure_temperature.compte1.compte[2]      mesure_temperature|cpt_clk_derived_clock[0]     dffeas     d       compte_c2_combout_2      250.458      248.979
===============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.467
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.457

    Number of logic level(s):                12
    Starting point:                          comp_mesure_temperature.compte1.compte[0] / q
    Ending point:                            comp_mesure_temperature.compte1.compte[11] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte1.compte[0]      dffeas                    q           Out     0.199     0.733       -         
compte[0]                                      Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte1.compte_c0      cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte1.compte_c0      cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c0_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c1      cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte1.compte_c1      cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c1_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c2      cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte1.compte_c2      cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c2_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c3      cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte1.compte_c3      cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c3_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c4      cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte1.compte_c4      cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c4_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c5      cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte1.compte_c5      cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c5_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c6      cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte1.compte_c6      cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c6_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c7      cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte1.compte_c7      cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c7_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c8      cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte1.compte_c8      cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
compte_c8_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c9      cycloneiii_lcell_comb     cin         In      -         1.885       -         
comp_mesure_temperature.compte1.compte_c9      cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
compte_c9_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c10     cycloneiii_lcell_comb     cin         In      -         1.943       -         
comp_mesure_temperature.compte1.compte_c10     cycloneiii_lcell_comb     cout        Out     0.058     2.001       -         
compte_c10_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c11     cycloneiii_lcell_comb     cin         In      -         2.001       -         
comp_mesure_temperature.compte1.compte_c11     cycloneiii_lcell_comb     combout     Out     0.000     2.001       -         
compte_c11_combout_2                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte[11]     dffeas                    d           In      -         2.001       -         
=============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.543 is 1.291(83.7%) logic and 0.252(16.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.409
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.515

    Number of logic level(s):                11
    Starting point:                          comp_mesure_temperature.compte1.compte[1] / q
    Ending point:                            comp_mesure_temperature.compte1.compte[11] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte1.compte[1]      dffeas                    q           Out     0.199     0.733       -         
compte[1]                                      Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte1.compte_c1      cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte1.compte_c1      cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c1_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c2      cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte1.compte_c2      cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c2_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c3      cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte1.compte_c3      cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c3_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c4      cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte1.compte_c4      cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c4_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c5      cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte1.compte_c5      cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c5_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c6      cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte1.compte_c6      cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c6_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c7      cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte1.compte_c7      cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c7_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c8      cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte1.compte_c8      cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c8_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c9      cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte1.compte_c9      cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
compte_c9_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c10     cycloneiii_lcell_comb     cin         In      -         1.885       -         
comp_mesure_temperature.compte1.compte_c10     cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
compte_c10_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c11     cycloneiii_lcell_comb     cin         In      -         1.943       -         
comp_mesure_temperature.compte1.compte_c11     cycloneiii_lcell_comb     combout     Out     0.000     1.943       -         
compte_c11_combout_2                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte[11]     dffeas                    d           In      -         1.943       -         
=============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.485 is 1.233(83.0%) logic and 0.252(17.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.409
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.515

    Number of logic level(s):                11
    Starting point:                          comp_mesure_temperature.compte1.compte[0] / q
    Ending point:                            comp_mesure_temperature.compte1.compte[10] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte1.compte[0]      dffeas                    q           Out     0.199     0.733       -         
compte[0]                                      Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte1.compte_c0      cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte1.compte_c0      cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c0_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c1      cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte1.compte_c1      cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c1_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c2      cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte1.compte_c2      cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c2_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c3      cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte1.compte_c3      cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c3_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c4      cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte1.compte_c4      cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c4_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c5      cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte1.compte_c5      cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c5_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c6      cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte1.compte_c6      cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c6_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c7      cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte1.compte_c7      cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c7_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c8      cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte1.compte_c8      cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
compte_c8_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c9      cycloneiii_lcell_comb     cin         In      -         1.885       -         
comp_mesure_temperature.compte1.compte_c9      cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
compte_c9_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c10     cycloneiii_lcell_comb     cin         In      -         1.943       -         
comp_mesure_temperature.compte1.compte_c10     cycloneiii_lcell_comb     combout     Out     0.000     1.943       -         
compte_c10_combout_2                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte[10]     dffeas                    d           In      -         1.943       -         
=============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.485 is 1.233(83.0%) logic and 0.252(17.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.573

    Number of logic level(s):                10
    Starting point:                          comp_mesure_temperature.compte1.compte[2] / q
    Ending point:                            comp_mesure_temperature.compte1.compte[11] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte1.compte[2]      dffeas                    q           Out     0.199     0.733       -         
compte[2]                                      Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte1.compte_c2      cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte1.compte_c2      cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c2_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c3      cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte1.compte_c3      cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c3_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c4      cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte1.compte_c4      cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c4_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c5      cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte1.compte_c5      cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c5_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c6      cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte1.compte_c6      cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c6_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c7      cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte1.compte_c7      cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c7_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c8      cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte1.compte_c8      cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c8_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c9      cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte1.compte_c9      cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c9_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c10     cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte1.compte_c10     cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
compte_c10_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c11     cycloneiii_lcell_comb     cin         In      -         1.885       -         
comp_mesure_temperature.compte1.compte_c11     cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
compte_c11_combout_2                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte[11]     dffeas                    d           In      -         1.885       -         
=============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.573

    Number of logic level(s):                10
    Starting point:                          comp_mesure_temperature.compte1.compte[0] / q
    Ending point:                            comp_mesure_temperature.compte1.compte[9] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk

Instance / Net                                                          Pin         Pin               Arrival     No. of    
Name                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte1.compte[0]     dffeas                    q           Out     0.199     0.733       -         
compte[0]                                     Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte1.compte_c0     cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte1.compte_c0     cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c0_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c1     cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte1.compte_c1     cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c1_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c2     cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte1.compte_c2     cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c2_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c3     cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte1.compte_c3     cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c3_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c4     cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte1.compte_c4     cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c4_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c5     cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte1.compte_c5     cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c5_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c6     cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte1.compte_c6     cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c6_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c7     cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte1.compte_c7     cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c7_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c8     cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte1.compte_c8     cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
compte_c8_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c9     cycloneiii_lcell_comb     cin         In      -         1.885       -         
comp_mesure_temperature.compte1.compte_c9     cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
compte_c9_combout_2                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte[9]     dffeas                    d           In      -         1.885       -         
============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.573

    Number of logic level(s):                10
    Starting point:                          comp_mesure_temperature.compte1.compte[1] / q
    Ending point:                            comp_mesure_temperature.compte1.compte[10] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte1.compte[1]      dffeas                    q           Out     0.199     0.733       -         
compte[1]                                      Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte1.compte_c1      cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte1.compte_c1      cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c1_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c2      cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte1.compte_c2      cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c2_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c3      cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte1.compte_c3      cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c3_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c4      cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte1.compte_c4      cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c4_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c5      cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte1.compte_c5      cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c5_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c6      cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte1.compte_c6      cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c6_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c7      cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte1.compte_c7      cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c7_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c8      cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte1.compte_c8      cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c8_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c9      cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte1.compte_c9      cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
compte_c9_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c10     cycloneiii_lcell_comb     cin         In      -         1.885       -         
comp_mesure_temperature.compte1.compte_c10     cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
compte_c10_combout_2                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte[10]     dffeas                    d           In      -         1.885       -         
=============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.631

    Number of logic level(s):                9
    Starting point:                          comp_mesure_temperature.compte1.compte[3] / q
    Ending point:                            comp_mesure_temperature.compte1.compte[11] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte1.compte[3]      dffeas                    q           Out     0.199     0.733       -         
compte[3]                                      Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte1.compte_c3      cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte1.compte_c3      cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c3_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c4      cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte1.compte_c4      cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c4_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c5      cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte1.compte_c5      cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c5_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c6      cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte1.compte_c6      cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c6_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c7      cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte1.compte_c7      cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c7_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c8      cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte1.compte_c8      cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c8_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c9      cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte1.compte_c9      cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c9_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c10     cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte1.compte_c10     cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c10_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c11     cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte1.compte_c11     cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
compte_c11_combout_2                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte[11]     dffeas                    d           In      -         1.827       -         
=============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.631

    Number of logic level(s):                9
    Starting point:                          comp_mesure_temperature.compte1.compte[0] / q
    Ending point:                            comp_mesure_temperature.compte1.compte[8] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk

Instance / Net                                                          Pin         Pin               Arrival     No. of    
Name                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte1.compte[0]     dffeas                    q           Out     0.199     0.733       -         
compte[0]                                     Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte1.compte_c0     cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte1.compte_c0     cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c0_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c1     cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte1.compte_c1     cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c1_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c2     cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte1.compte_c2     cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c2_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c3     cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte1.compte_c3     cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c3_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c4     cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte1.compte_c4     cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c4_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c5     cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte1.compte_c5     cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c5_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c6     cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte1.compte_c6     cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c6_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c7     cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte1.compte_c7     cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c7_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c8     cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte1.compte_c8     cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
compte_c8_combout_2                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte[8]     dffeas                    d           In      -         1.827       -         
============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.631

    Number of logic level(s):                9
    Starting point:                          comp_mesure_temperature.compte1.compte[1] / q
    Ending point:                            comp_mesure_temperature.compte1.compte[9] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk

Instance / Net                                                          Pin         Pin               Arrival     No. of    
Name                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte1.compte[1]     dffeas                    q           Out     0.199     0.733       -         
compte[1]                                     Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte1.compte_c1     cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte1.compte_c1     cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c1_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c2     cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte1.compte_c2     cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c2_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c3     cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte1.compte_c3     cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c3_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c4     cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte1.compte_c4     cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c4_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c5     cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte1.compte_c5     cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c5_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c6     cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte1.compte_c6     cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c6_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c7     cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte1.compte_c7     cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c7_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c8     cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte1.compte_c8     cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c8_cout_2                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c9     cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte1.compte_c9     cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
compte_c9_combout_2                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte[9]     dffeas                    d           In      -         1.827       -         
============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.631

    Number of logic level(s):                9
    Starting point:                          comp_mesure_temperature.compte1.compte[2] / q
    Ending point:                            comp_mesure_temperature.compte1.compte[10] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte1.compte[2]      dffeas                    q           Out     0.199     0.733       -         
compte[2]                                      Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte1.compte_c2      cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte1.compte_c2      cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c2_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c3      cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte1.compte_c3      cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c3_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c4      cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte1.compte_c4      cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c4_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c5      cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte1.compte_c5      cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c5_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c6      cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte1.compte_c6      cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c6_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c7      cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte1.compte_c7      cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c7_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c8      cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte1.compte_c8      cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c8_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c9      cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte1.compte_c9      cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c9_cout_2                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte_c10     cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte1.compte_c10     cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
compte_c10_combout_2                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.compte[10]     dffeas                    d           In      -         1.827       -         
=============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mesure_temperature|cpt_clk_derived_clock[1]
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                                                      Arrival            
Instance                                           Reference                                       Type       Pin     Net                        Time        Slack  
                                                   Clock                                                                                                            
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.count_value_mu_sec[3]      mesure_temperature|cpt_clk_derived_clock[1]     dffeas     q       count_value_mu_sec[3]      0.733       247.218
comp_mesure_temperature.count_value_mu_sec[2]      mesure_temperature|cpt_clk_derived_clock[1]     dffeas     q       count_value_mu_sec[2]      0.733       247.223
comp_mesure_temperature.count_value_mu_sec[0]      mesure_temperature|cpt_clk_derived_clock[1]     dffeas     q       count_value_mu_sec[0]      0.733       247.241
comp_mesure_temperature.count_value_mu_sec[6]      mesure_temperature|cpt_clk_derived_clock[1]     dffeas     q       count_value_mu_sec[6]      0.733       247.303
comp_mesure_temperature.count_value_mu_sec[8]      mesure_temperature|cpt_clk_derived_clock[1]     dffeas     q       count_value_mu_sec[8]      0.733       247.315
comp_mesure_temperature.count_value_mu_sec[7]      mesure_temperature|cpt_clk_derived_clock[1]     dffeas     q       count_value_mu_sec[7]      0.733       247.319
comp_mesure_temperature.count_value_mu_sec[1]      mesure_temperature|cpt_clk_derived_clock[1]     dffeas     q       count_value_mu_sec[1]      0.733       247.480
comp_mesure_temperature.count_value_mu_sec[10]     mesure_temperature|cpt_clk_derived_clock[1]     dffeas     q       count_value_mu_sec[10]     0.733       247.651
comp_mesure_temperature.count_value_mu_sec[14]     mesure_temperature|cpt_clk_derived_clock[1]     dffeas     q       count_value_mu_sec[14]     0.733       247.652
comp_mesure_temperature.count_value_mu_sec[4]      mesure_temperature|cpt_clk_derived_clock[1]     dffeas     q       count_value_mu_sec[4]      0.733       247.662
====================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                   Starting                                                                                               Required            
Instance                                           Reference                                       Type       Pin     Net                                 Time         Slack  
                                                   Clock                                                                                                                      
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.en_cmpt_temp[0]            mesure_temperature|cpt_clk_derived_clock[1]     dffeas     d       un1_en_cmpt_temp7_1_0_0_g0_0        250.458      247.218
comp_mesure_temperature.en_cmpt_temp[3]            mesure_temperature|cpt_clk_derived_clock[1]     dffeas     d       N_694_i_0_g0                        250.458      247.434
comp_mesure_temperature.en_cmpt_temp[1]            mesure_temperature|cpt_clk_derived_clock[1]     dffeas     d       en_cmpt_temp_7_i_a2_i_0_1__g0_0     250.458      247.669
comp_mesure_temperature.en_cmpt_temp[2]            mesure_temperature|cpt_clk_derived_clock[1]     dffeas     d       N_693_i_0_g0                        250.458      247.673
comp_mesure_temperature.count_value_mu_sec[14]     mesure_temperature|cpt_clk_derived_clock[1]     dffeas     d       count_value_mu_sec_c14_combout      250.458      248.266
comp_mesure_temperature.count_value_mu_sec[13]     mesure_temperature|cpt_clk_derived_clock[1]     dffeas     d       count_value_mu_sec_c13_combout      250.458      248.324
comp_mesure_temperature.count_value_mu_sec[12]     mesure_temperature|cpt_clk_derived_clock[1]     dffeas     d       count_value_mu_sec_c12_combout      250.458      248.382
comp_mesure_temperature.count_value_mu_sec[11]     mesure_temperature|cpt_clk_derived_clock[1]     dffeas     d       count_value_mu_sec_c11_combout      250.458      248.440
comp_mesure_temperature.count_value_mu_sec[10]     mesure_temperature|cpt_clk_derived_clock[1]     dffeas     d       count_value_mu_sec_c10_combout      250.458      248.498
comp_mesure_temperature.count_value_mu_sec[9]      mesure_temperature|cpt_clk_derived_clock[1]     dffeas     d       count_value_mu_sec_c9_combout       250.458      248.556
==============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      2.706
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 247.218

    Number of logic level(s):                4
    Starting point:                          comp_mesure_temperature.count_value_mu_sec[3] / q
    Ending point:                            comp_mesure_temperature.en_cmpt_temp[0] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                                                   Pin         Pin               Arrival     No. of    
Name                                                   Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.count_value_mu_sec[3]          dffeas                    q           Out     0.199     0.733       -         
count_value_mu_sec[3]                                  Net                       -           -       0.280     -           6         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_a3_2     cycloneiii_lcell_comb     datab       In      -         1.013       -         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_a3_2     cycloneiii_lcell_comb     combout     Out     0.381     1.394       -         
un1_en_cmpt_temp7_1_0_a3_2                             Net                       -           -       0.246     -           1         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o3_2     cycloneiii_lcell_comb     datac       In      -         1.640       -         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o3_2     cycloneiii_lcell_comb     combout     Out     0.369     2.009       -         
un1_en_cmpt_temp7_1_0_o3_2                             Net                       -           -       0.246     -           1         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o4_0     cycloneiii_lcell_comb     datac       In      -         2.256       -         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o4_0     cycloneiii_lcell_comb     combout     Out     0.369     2.625       -         
un1_en_cmpt_temp7_1_0_o4_0                             Net                       -           -       0.246     -           1         
comp_mesure_temperature.en_cmpt_temp_RNO[0]            cycloneiii_lcell_comb     datac       In      -         2.871       -         
comp_mesure_temperature.en_cmpt_temp_RNO[0]            cycloneiii_lcell_comb     combout     Out     0.369     3.240       -         
un1_en_cmpt_temp7_1_0_0_g0_0                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.en_cmpt_temp[0]                dffeas                    d           In      -         3.240       -         
=====================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.782 is 1.763(63.4%) logic and 1.019(36.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      2.701
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 247.223

    Number of logic level(s):                4
    Starting point:                          comp_mesure_temperature.count_value_mu_sec[2] / q
    Ending point:                            comp_mesure_temperature.en_cmpt_temp[0] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                                                   Pin         Pin               Arrival     No. of    
Name                                                   Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.count_value_mu_sec[2]          dffeas                    q           Out     0.199     0.733       -         
count_value_mu_sec[2]                                  Net                       -           -       0.280     -           6         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_a3_2     cycloneiii_lcell_comb     dataa       In      -         1.013       -         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_a3_2     cycloneiii_lcell_comb     combout     Out     0.376     1.389       -         
un1_en_cmpt_temp7_1_0_a3_2                             Net                       -           -       0.246     -           1         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o3_2     cycloneiii_lcell_comb     datac       In      -         1.635       -         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o3_2     cycloneiii_lcell_comb     combout     Out     0.369     2.004       -         
un1_en_cmpt_temp7_1_0_o3_2                             Net                       -           -       0.246     -           1         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o4_0     cycloneiii_lcell_comb     datac       In      -         2.251       -         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o4_0     cycloneiii_lcell_comb     combout     Out     0.369     2.620       -         
un1_en_cmpt_temp7_1_0_o4_0                             Net                       -           -       0.246     -           1         
comp_mesure_temperature.en_cmpt_temp_RNO[0]            cycloneiii_lcell_comb     datac       In      -         2.866       -         
comp_mesure_temperature.en_cmpt_temp_RNO[0]            cycloneiii_lcell_comb     combout     Out     0.369     3.235       -         
un1_en_cmpt_temp7_1_0_0_g0_0                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.en_cmpt_temp[0]                dffeas                    d           In      -         3.235       -         
=====================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.777 is 1.758(63.3%) logic and 1.019(36.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      2.683
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 247.241

    Number of logic level(s):                4
    Starting point:                          comp_mesure_temperature.count_value_mu_sec[0] / q
    Ending point:                            comp_mesure_temperature.en_cmpt_temp[0] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                                                   Pin         Pin               Arrival     No. of    
Name                                                   Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.count_value_mu_sec[0]          dffeas                    q           Out     0.199     0.733       -         
count_value_mu_sec[0]                                  Net                       -           -       0.269     -           5         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_a3_2     cycloneiii_lcell_comb     datac       In      -         1.002       -         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_a3_2     cycloneiii_lcell_comb     combout     Out     0.369     1.371       -         
un1_en_cmpt_temp7_1_0_a3_2                             Net                       -           -       0.246     -           1         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o3_2     cycloneiii_lcell_comb     datac       In      -         1.617       -         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o3_2     cycloneiii_lcell_comb     combout     Out     0.369     1.986       -         
un1_en_cmpt_temp7_1_0_o3_2                             Net                       -           -       0.246     -           1         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o4_0     cycloneiii_lcell_comb     datac       In      -         2.233       -         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o4_0     cycloneiii_lcell_comb     combout     Out     0.369     2.602       -         
un1_en_cmpt_temp7_1_0_o4_0                             Net                       -           -       0.246     -           1         
comp_mesure_temperature.en_cmpt_temp_RNO[0]            cycloneiii_lcell_comb     datac       In      -         2.848       -         
comp_mesure_temperature.en_cmpt_temp_RNO[0]            cycloneiii_lcell_comb     combout     Out     0.369     3.217       -         
un1_en_cmpt_temp7_1_0_0_g0_0                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.en_cmpt_temp[0]                dffeas                    d           In      -         3.217       -         
=====================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.759 is 1.751(63.5%) logic and 1.008(36.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      2.621
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 247.303

    Number of logic level(s):                5
    Starting point:                          comp_mesure_temperature.count_value_mu_sec[6] / q
    Ending point:                            comp_mesure_temperature.en_cmpt_temp[0] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                                                   Pin         Pin               Arrival     No. of    
Name                                                   Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.count_value_mu_sec[6]          dffeas                    q           Out     0.199     0.733       -         
count_value_mu_sec[6]                                  Net                       -           -       0.291     -           7         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o3_1     cycloneiii_lcell_comb     datab       In      -         1.024       -         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o3_1     cycloneiii_lcell_comb     combout     Out     0.381     1.405       -         
un1_en_cmpt_temp7_1_0_o3_1                             Net                       -           -       0.252     -           2         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o4_1     cycloneiii_lcell_comb     datac       In      -         1.657       -         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o4_1     cycloneiii_lcell_comb     combout     Out     0.369     2.026       -         
un1_en_cmpt_temp7_1_0_o4_1                             Net                       -           -       0.246     -           1         
comp_mesure_temperature.en_cmpt_temp_RNO_2[0]          cycloneiii_lcell_comb     datad       In      -         2.273       -         
comp_mesure_temperature.en_cmpt_temp_RNO_2[0]          cycloneiii_lcell_comb     combout     Out     0.130     2.403       -         
un1_en_cmpt_temp7_1_0_0_g2                             Net                       -           -       0.246     -           1         
comp_mesure_temperature.en_cmpt_temp_RNO_1[0]          cycloneiii_lcell_comb     datad       In      -         2.649       -         
comp_mesure_temperature.en_cmpt_temp_RNO_1[0]          cycloneiii_lcell_comb     combout     Out     0.130     2.779       -         
un1_en_cmpt_temp7_1_0_0_g0_0_0                         Net                       -           -       0.246     -           1         
comp_mesure_temperature.en_cmpt_temp_RNO[0]            cycloneiii_lcell_comb     datad       In      -         3.025       -         
comp_mesure_temperature.en_cmpt_temp_RNO[0]            cycloneiii_lcell_comb     combout     Out     0.130     3.155       -         
un1_en_cmpt_temp7_1_0_0_g0_0                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.en_cmpt_temp[0]                dffeas                    d           In      -         3.155       -         
=====================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.697 is 1.415(52.5%) logic and 1.282(47.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      2.609
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 247.315

    Number of logic level(s):                5
    Starting point:                          comp_mesure_temperature.count_value_mu_sec[8] / q
    Ending point:                            comp_mesure_temperature.en_cmpt_temp[0] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                                                   Pin         Pin               Arrival     No. of    
Name                                                   Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.count_value_mu_sec[8]          dffeas                    q           Out     0.199     0.733       -         
count_value_mu_sec[8]                                  Net                       -           -       0.291     -           7         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o3_1     cycloneiii_lcell_comb     datac       In      -         1.024       -         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o3_1     cycloneiii_lcell_comb     combout     Out     0.369     1.393       -         
un1_en_cmpt_temp7_1_0_o3_1                             Net                       -           -       0.252     -           2         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o4_1     cycloneiii_lcell_comb     datac       In      -         1.645       -         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o4_1     cycloneiii_lcell_comb     combout     Out     0.369     2.014       -         
un1_en_cmpt_temp7_1_0_o4_1                             Net                       -           -       0.246     -           1         
comp_mesure_temperature.en_cmpt_temp_RNO_2[0]          cycloneiii_lcell_comb     datad       In      -         2.261       -         
comp_mesure_temperature.en_cmpt_temp_RNO_2[0]          cycloneiii_lcell_comb     combout     Out     0.130     2.391       -         
un1_en_cmpt_temp7_1_0_0_g2                             Net                       -           -       0.246     -           1         
comp_mesure_temperature.en_cmpt_temp_RNO_1[0]          cycloneiii_lcell_comb     datad       In      -         2.637       -         
comp_mesure_temperature.en_cmpt_temp_RNO_1[0]          cycloneiii_lcell_comb     combout     Out     0.130     2.767       -         
un1_en_cmpt_temp7_1_0_0_g0_0_0                         Net                       -           -       0.246     -           1         
comp_mesure_temperature.en_cmpt_temp_RNO[0]            cycloneiii_lcell_comb     datad       In      -         3.013       -         
comp_mesure_temperature.en_cmpt_temp_RNO[0]            cycloneiii_lcell_comb     combout     Out     0.130     3.143       -         
un1_en_cmpt_temp7_1_0_0_g0_0                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.en_cmpt_temp[0]                dffeas                    d           In      -         3.143       -         
=====================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.685 is 1.403(52.2%) logic and 1.282(47.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      2.605
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 247.319

    Number of logic level(s):                5
    Starting point:                          comp_mesure_temperature.count_value_mu_sec[7] / q
    Ending point:                            comp_mesure_temperature.en_cmpt_temp[0] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                                                   Pin         Pin               Arrival     No. of    
Name                                                   Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.count_value_mu_sec[7]          dffeas                    q           Out     0.199     0.733       -         
count_value_mu_sec[7]                                  Net                       -           -       0.280     -           6         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o3_1     cycloneiii_lcell_comb     dataa       In      -         1.013       -         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o3_1     cycloneiii_lcell_comb     combout     Out     0.376     1.389       -         
un1_en_cmpt_temp7_1_0_o3_1                             Net                       -           -       0.252     -           2         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o4_1     cycloneiii_lcell_comb     datac       In      -         1.641       -         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o4_1     cycloneiii_lcell_comb     combout     Out     0.369     2.010       -         
un1_en_cmpt_temp7_1_0_o4_1                             Net                       -           -       0.246     -           1         
comp_mesure_temperature.en_cmpt_temp_RNO_2[0]          cycloneiii_lcell_comb     datad       In      -         2.256       -         
comp_mesure_temperature.en_cmpt_temp_RNO_2[0]          cycloneiii_lcell_comb     combout     Out     0.130     2.386       -         
un1_en_cmpt_temp7_1_0_0_g2                             Net                       -           -       0.246     -           1         
comp_mesure_temperature.en_cmpt_temp_RNO_1[0]          cycloneiii_lcell_comb     datad       In      -         2.633       -         
comp_mesure_temperature.en_cmpt_temp_RNO_1[0]          cycloneiii_lcell_comb     combout     Out     0.130     2.763       -         
un1_en_cmpt_temp7_1_0_0_g0_0_0                         Net                       -           -       0.246     -           1         
comp_mesure_temperature.en_cmpt_temp_RNO[0]            cycloneiii_lcell_comb     datad       In      -         3.009       -         
comp_mesure_temperature.en_cmpt_temp_RNO[0]            cycloneiii_lcell_comb     combout     Out     0.130     3.139       -         
un1_en_cmpt_temp7_1_0_0_g0_0                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.en_cmpt_temp[0]                dffeas                    d           In      -         3.139       -         
=====================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.681 is 1.410(52.6%) logic and 1.271(47.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      2.490
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 247.434

    Number of logic level(s):                4
    Starting point:                          comp_mesure_temperature.count_value_mu_sec[6] / q
    Ending point:                            comp_mesure_temperature.en_cmpt_temp[3] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                                                      Pin         Pin               Arrival     No. of    
Name                                                      Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.count_value_mu_sec[6]             dffeas                    q           Out     0.199     0.733       -         
count_value_mu_sec[6]                                     Net                       -           -       0.291     -           7         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o3_1        cycloneiii_lcell_comb     datab       In      -         1.024       -         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o3_1        cycloneiii_lcell_comb     combout     Out     0.381     1.405       -         
un1_en_cmpt_temp7_1_0_o3_1                                Net                       -           -       0.252     -           2         
comp_mesure_temperature.en_cmpt_temp_7_i_a2_0_a3[2]       cycloneiii_lcell_comb     datac       In      -         1.657       -         
comp_mesure_temperature.en_cmpt_temp_7_i_a2_0_a3[2]       cycloneiii_lcell_comb     combout     Out     0.369     2.026       -         
en_cmpt_temp_7_i_a2_0_a3[2]                               Net                       -           -       0.252     -           2         
comp_mesure_temperature.en_cmpt_temp_7_i_a2_0_o4_1[3]     cycloneiii_lcell_comb     datad       In      -         2.278       -         
comp_mesure_temperature.en_cmpt_temp_7_i_a2_0_o4_1[3]     cycloneiii_lcell_comb     combout     Out     0.130     2.408       -         
en_cmpt_temp_7_i_a2_0_o4_1[3]                             Net                       -           -       0.246     -           1         
comp_mesure_temperature.en_cmpt_temp_RNO[3]               cycloneiii_lcell_comb     datac       In      -         2.655       -         
comp_mesure_temperature.en_cmpt_temp_RNO[3]               cycloneiii_lcell_comb     combout     Out     0.369     3.024       -         
N_694_i_0_g0                                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.en_cmpt_temp[3]                   dffeas                    d           In      -         3.024       -         
========================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.566 is 1.524(59.4%) logic and 1.042(40.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      2.478
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 247.446

    Number of logic level(s):                4
    Starting point:                          comp_mesure_temperature.count_value_mu_sec[8] / q
    Ending point:                            comp_mesure_temperature.en_cmpt_temp[3] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                                                      Pin         Pin               Arrival     No. of    
Name                                                      Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.count_value_mu_sec[8]             dffeas                    q           Out     0.199     0.733       -         
count_value_mu_sec[8]                                     Net                       -           -       0.291     -           7         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o3_1        cycloneiii_lcell_comb     datac       In      -         1.024       -         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o3_1        cycloneiii_lcell_comb     combout     Out     0.369     1.393       -         
un1_en_cmpt_temp7_1_0_o3_1                                Net                       -           -       0.252     -           2         
comp_mesure_temperature.en_cmpt_temp_7_i_a2_0_a3[2]       cycloneiii_lcell_comb     datac       In      -         1.645       -         
comp_mesure_temperature.en_cmpt_temp_7_i_a2_0_a3[2]       cycloneiii_lcell_comb     combout     Out     0.369     2.014       -         
en_cmpt_temp_7_i_a2_0_a3[2]                               Net                       -           -       0.252     -           2         
comp_mesure_temperature.en_cmpt_temp_7_i_a2_0_o4_1[3]     cycloneiii_lcell_comb     datad       In      -         2.266       -         
comp_mesure_temperature.en_cmpt_temp_7_i_a2_0_o4_1[3]     cycloneiii_lcell_comb     combout     Out     0.130     2.396       -         
en_cmpt_temp_7_i_a2_0_o4_1[3]                             Net                       -           -       0.246     -           1         
comp_mesure_temperature.en_cmpt_temp_RNO[3]               cycloneiii_lcell_comb     datac       In      -         2.643       -         
comp_mesure_temperature.en_cmpt_temp_RNO[3]               cycloneiii_lcell_comb     combout     Out     0.369     3.012       -         
N_694_i_0_g0                                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.en_cmpt_temp[3]                   dffeas                    d           In      -         3.012       -         
========================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.554 is 1.512(59.2%) logic and 1.042(40.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      2.473
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 247.451

    Number of logic level(s):                4
    Starting point:                          comp_mesure_temperature.count_value_mu_sec[7] / q
    Ending point:                            comp_mesure_temperature.en_cmpt_temp[3] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                                                      Pin         Pin               Arrival     No. of    
Name                                                      Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.count_value_mu_sec[7]             dffeas                    q           Out     0.199     0.733       -         
count_value_mu_sec[7]                                     Net                       -           -       0.280     -           6         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o3_1        cycloneiii_lcell_comb     dataa       In      -         1.013       -         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o3_1        cycloneiii_lcell_comb     combout     Out     0.376     1.389       -         
un1_en_cmpt_temp7_1_0_o3_1                                Net                       -           -       0.252     -           2         
comp_mesure_temperature.en_cmpt_temp_7_i_a2_0_a3[2]       cycloneiii_lcell_comb     datac       In      -         1.641       -         
comp_mesure_temperature.en_cmpt_temp_7_i_a2_0_a3[2]       cycloneiii_lcell_comb     combout     Out     0.369     2.010       -         
en_cmpt_temp_7_i_a2_0_a3[2]                               Net                       -           -       0.252     -           2         
comp_mesure_temperature.en_cmpt_temp_7_i_a2_0_o4_1[3]     cycloneiii_lcell_comb     datad       In      -         2.262       -         
comp_mesure_temperature.en_cmpt_temp_7_i_a2_0_o4_1[3]     cycloneiii_lcell_comb     combout     Out     0.130     2.392       -         
en_cmpt_temp_7_i_a2_0_o4_1[3]                             Net                       -           -       0.246     -           1         
comp_mesure_temperature.en_cmpt_temp_RNO[3]               cycloneiii_lcell_comb     datac       In      -         2.638       -         
comp_mesure_temperature.en_cmpt_temp_RNO[3]               cycloneiii_lcell_comb     combout     Out     0.369     3.007       -         
N_694_i_0_g0                                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.en_cmpt_temp[3]                   dffeas                    d           In      -         3.007       -         
========================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.549 is 1.519(59.6%) logic and 1.030(40.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      2.444
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 247.480

    Number of logic level(s):                4
    Starting point:                          comp_mesure_temperature.count_value_mu_sec[1] / q
    Ending point:                            comp_mesure_temperature.en_cmpt_temp[0] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                                                   Pin         Pin               Arrival     No. of    
Name                                                   Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.count_value_mu_sec[1]          dffeas                    q           Out     0.199     0.733       -         
count_value_mu_sec[1]                                  Net                       -           -       0.269     -           5         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_a3_2     cycloneiii_lcell_comb     datad       In      -         1.002       -         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_a3_2     cycloneiii_lcell_comb     combout     Out     0.130     1.132       -         
un1_en_cmpt_temp7_1_0_a3_2                             Net                       -           -       0.246     -           1         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o3_2     cycloneiii_lcell_comb     datac       In      -         1.378       -         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o3_2     cycloneiii_lcell_comb     combout     Out     0.369     1.747       -         
un1_en_cmpt_temp7_1_0_o3_2                             Net                       -           -       0.246     -           1         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o4_0     cycloneiii_lcell_comb     datac       In      -         1.994       -         
comp_mesure_temperature.un1_en_cmpt_temp7_1_0_o4_0     cycloneiii_lcell_comb     combout     Out     0.369     2.363       -         
un1_en_cmpt_temp7_1_0_o4_0                             Net                       -           -       0.246     -           1         
comp_mesure_temperature.en_cmpt_temp_RNO[0]            cycloneiii_lcell_comb     datac       In      -         2.609       -         
comp_mesure_temperature.en_cmpt_temp_RNO[0]            cycloneiii_lcell_comb     combout     Out     0.369     2.978       -         
un1_en_cmpt_temp7_1_0_0_g0_0                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.en_cmpt_temp[0]                dffeas                    d           In      -         2.978       -         
=====================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 2.520 is 1.512(60.0%) logic and 1.008(40.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mesure_temperature|cpt_clk_derived_clock[2]
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                                         Arrival            
Instance                                      Reference                                       Type       Pin     Net           Time        Slack  
                                              Clock                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte2.compte[0]     mesure_temperature|cpt_clk_derived_clock[2]     dffeas     q       compte[0]     0.733       248.457
comp_mesure_temperature.compte2.compte[1]     mesure_temperature|cpt_clk_derived_clock[2]     dffeas     q       compte[1]     0.733       248.515
comp_mesure_temperature.compte2.compte[2]     mesure_temperature|cpt_clk_derived_clock[2]     dffeas     q       compte[2]     0.733       248.573
comp_mesure_temperature.compte2.compte[3]     mesure_temperature|cpt_clk_derived_clock[2]     dffeas     q       compte[3]     0.733       248.631
comp_mesure_temperature.compte2.compte[4]     mesure_temperature|cpt_clk_derived_clock[2]     dffeas     q       compte[4]     0.733       248.689
comp_mesure_temperature.compte2.compte[5]     mesure_temperature|cpt_clk_derived_clock[2]     dffeas     q       compte[5]     0.733       248.747
comp_mesure_temperature.compte2.compte[6]     mesure_temperature|cpt_clk_derived_clock[2]     dffeas     q       compte[6]     0.733       248.805
comp_mesure_temperature.compte2.compte[7]     mesure_temperature|cpt_clk_derived_clock[2]     dffeas     q       compte[7]     0.733       248.863
comp_mesure_temperature.compte2.compte[8]     mesure_temperature|cpt_clk_derived_clock[2]     dffeas     q       compte[8]     0.733       248.921
comp_mesure_temperature.compte2.compte[9]     mesure_temperature|cpt_clk_derived_clock[2]     dffeas     q       compte[9]     0.733       248.979
==================================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                                    Required            
Instance                                       Reference                                       Type       Pin     Net                      Time         Slack  
                                               Clock                                                                                                           
---------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte2.compte[11]     mesure_temperature|cpt_clk_derived_clock[2]     dffeas     d       compte_c11_combout_1     250.458      248.457
comp_mesure_temperature.compte2.compte[10]     mesure_temperature|cpt_clk_derived_clock[2]     dffeas     d       compte_c10_combout_1     250.458      248.515
comp_mesure_temperature.compte2.compte[9]      mesure_temperature|cpt_clk_derived_clock[2]     dffeas     d       compte_c9_combout_1      250.458      248.573
comp_mesure_temperature.compte2.compte[8]      mesure_temperature|cpt_clk_derived_clock[2]     dffeas     d       compte_c8_combout_1      250.458      248.631
comp_mesure_temperature.compte2.compte[7]      mesure_temperature|cpt_clk_derived_clock[2]     dffeas     d       compte_c7_combout_1      250.458      248.689
comp_mesure_temperature.compte2.compte[6]      mesure_temperature|cpt_clk_derived_clock[2]     dffeas     d       compte_c6_combout_1      250.458      248.747
comp_mesure_temperature.compte2.compte[5]      mesure_temperature|cpt_clk_derived_clock[2]     dffeas     d       compte_c5_combout_1      250.458      248.805
comp_mesure_temperature.compte2.compte[4]      mesure_temperature|cpt_clk_derived_clock[2]     dffeas     d       compte_c4_combout_1      250.458      248.863
comp_mesure_temperature.compte2.compte[3]      mesure_temperature|cpt_clk_derived_clock[2]     dffeas     d       compte_c3_combout_1      250.458      248.921
comp_mesure_temperature.compte2.compte[2]      mesure_temperature|cpt_clk_derived_clock[2]     dffeas     d       compte_c2_combout_1      250.458      248.979
===============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.467
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.457

    Number of logic level(s):                12
    Starting point:                          comp_mesure_temperature.compte2.compte[0] / q
    Ending point:                            comp_mesure_temperature.compte2.compte[11] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte2.compte[0]      dffeas                    q           Out     0.199     0.733       -         
compte[0]                                      Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte2.compte_c0      cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte2.compte_c0      cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c0_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c1      cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte2.compte_c1      cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c1_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c2      cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte2.compte_c2      cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c2_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c3      cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte2.compte_c3      cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c3_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c4      cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte2.compte_c4      cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c4_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c5      cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte2.compte_c5      cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c5_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c6      cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte2.compte_c6      cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c6_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c7      cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte2.compte_c7      cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c7_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c8      cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte2.compte_c8      cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
compte_c8_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c9      cycloneiii_lcell_comb     cin         In      -         1.885       -         
comp_mesure_temperature.compte2.compte_c9      cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
compte_c9_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c10     cycloneiii_lcell_comb     cin         In      -         1.943       -         
comp_mesure_temperature.compte2.compte_c10     cycloneiii_lcell_comb     cout        Out     0.058     2.001       -         
compte_c10_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c11     cycloneiii_lcell_comb     cin         In      -         2.001       -         
comp_mesure_temperature.compte2.compte_c11     cycloneiii_lcell_comb     combout     Out     0.000     2.001       -         
compte_c11_combout_1                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte[11]     dffeas                    d           In      -         2.001       -         
=============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.543 is 1.291(83.7%) logic and 0.252(16.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.409
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.515

    Number of logic level(s):                11
    Starting point:                          comp_mesure_temperature.compte2.compte[1] / q
    Ending point:                            comp_mesure_temperature.compte2.compte[11] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte2.compte[1]      dffeas                    q           Out     0.199     0.733       -         
compte[1]                                      Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte2.compte_c1      cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte2.compte_c1      cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c1_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c2      cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte2.compte_c2      cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c2_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c3      cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte2.compte_c3      cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c3_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c4      cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte2.compte_c4      cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c4_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c5      cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte2.compte_c5      cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c5_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c6      cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte2.compte_c6      cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c6_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c7      cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte2.compte_c7      cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c7_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c8      cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte2.compte_c8      cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c8_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c9      cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte2.compte_c9      cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
compte_c9_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c10     cycloneiii_lcell_comb     cin         In      -         1.885       -         
comp_mesure_temperature.compte2.compte_c10     cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
compte_c10_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c11     cycloneiii_lcell_comb     cin         In      -         1.943       -         
comp_mesure_temperature.compte2.compte_c11     cycloneiii_lcell_comb     combout     Out     0.000     1.943       -         
compte_c11_combout_1                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte[11]     dffeas                    d           In      -         1.943       -         
=============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.485 is 1.233(83.0%) logic and 0.252(17.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.409
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.515

    Number of logic level(s):                11
    Starting point:                          comp_mesure_temperature.compte2.compte[0] / q
    Ending point:                            comp_mesure_temperature.compte2.compte[10] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte2.compte[0]      dffeas                    q           Out     0.199     0.733       -         
compte[0]                                      Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte2.compte_c0      cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte2.compte_c0      cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c0_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c1      cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte2.compte_c1      cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c1_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c2      cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte2.compte_c2      cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c2_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c3      cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte2.compte_c3      cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c3_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c4      cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte2.compte_c4      cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c4_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c5      cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte2.compte_c5      cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c5_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c6      cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte2.compte_c6      cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c6_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c7      cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte2.compte_c7      cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c7_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c8      cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte2.compte_c8      cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
compte_c8_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c9      cycloneiii_lcell_comb     cin         In      -         1.885       -         
comp_mesure_temperature.compte2.compte_c9      cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
compte_c9_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c10     cycloneiii_lcell_comb     cin         In      -         1.943       -         
comp_mesure_temperature.compte2.compte_c10     cycloneiii_lcell_comb     combout     Out     0.000     1.943       -         
compte_c10_combout_1                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte[10]     dffeas                    d           In      -         1.943       -         
=============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.485 is 1.233(83.0%) logic and 0.252(17.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.573

    Number of logic level(s):                10
    Starting point:                          comp_mesure_temperature.compte2.compte[2] / q
    Ending point:                            comp_mesure_temperature.compte2.compte[11] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte2.compte[2]      dffeas                    q           Out     0.199     0.733       -         
compte[2]                                      Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte2.compte_c2      cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte2.compte_c2      cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c2_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c3      cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte2.compte_c3      cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c3_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c4      cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte2.compte_c4      cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c4_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c5      cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte2.compte_c5      cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c5_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c6      cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte2.compte_c6      cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c6_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c7      cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte2.compte_c7      cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c7_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c8      cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte2.compte_c8      cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c8_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c9      cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte2.compte_c9      cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c9_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c10     cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte2.compte_c10     cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
compte_c10_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c11     cycloneiii_lcell_comb     cin         In      -         1.885       -         
comp_mesure_temperature.compte2.compte_c11     cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
compte_c11_combout_1                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte[11]     dffeas                    d           In      -         1.885       -         
=============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.573

    Number of logic level(s):                10
    Starting point:                          comp_mesure_temperature.compte2.compte[0] / q
    Ending point:                            comp_mesure_temperature.compte2.compte[9] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk

Instance / Net                                                          Pin         Pin               Arrival     No. of    
Name                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte2.compte[0]     dffeas                    q           Out     0.199     0.733       -         
compte[0]                                     Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte2.compte_c0     cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte2.compte_c0     cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c0_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c1     cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte2.compte_c1     cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c1_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c2     cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte2.compte_c2     cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c2_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c3     cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte2.compte_c3     cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c3_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c4     cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte2.compte_c4     cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c4_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c5     cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte2.compte_c5     cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c5_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c6     cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte2.compte_c6     cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c6_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c7     cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte2.compte_c7     cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c7_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c8     cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte2.compte_c8     cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
compte_c8_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c9     cycloneiii_lcell_comb     cin         In      -         1.885       -         
comp_mesure_temperature.compte2.compte_c9     cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
compte_c9_combout_1                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte[9]     dffeas                    d           In      -         1.885       -         
============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.573

    Number of logic level(s):                10
    Starting point:                          comp_mesure_temperature.compte2.compte[1] / q
    Ending point:                            comp_mesure_temperature.compte2.compte[10] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte2.compte[1]      dffeas                    q           Out     0.199     0.733       -         
compte[1]                                      Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte2.compte_c1      cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte2.compte_c1      cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c1_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c2      cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte2.compte_c2      cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c2_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c3      cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte2.compte_c3      cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c3_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c4      cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte2.compte_c4      cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c4_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c5      cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte2.compte_c5      cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c5_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c6      cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte2.compte_c6      cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c6_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c7      cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte2.compte_c7      cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c7_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c8      cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte2.compte_c8      cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c8_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c9      cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte2.compte_c9      cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
compte_c9_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c10     cycloneiii_lcell_comb     cin         In      -         1.885       -         
comp_mesure_temperature.compte2.compte_c10     cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
compte_c10_combout_1                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte[10]     dffeas                    d           In      -         1.885       -         
=============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.631

    Number of logic level(s):                9
    Starting point:                          comp_mesure_temperature.compte2.compte[3] / q
    Ending point:                            comp_mesure_temperature.compte2.compte[11] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte2.compte[3]      dffeas                    q           Out     0.199     0.733       -         
compte[3]                                      Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte2.compte_c3      cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte2.compte_c3      cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c3_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c4      cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte2.compte_c4      cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c4_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c5      cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte2.compte_c5      cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c5_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c6      cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte2.compte_c6      cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c6_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c7      cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte2.compte_c7      cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c7_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c8      cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte2.compte_c8      cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c8_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c9      cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte2.compte_c9      cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c9_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c10     cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte2.compte_c10     cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c10_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c11     cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte2.compte_c11     cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
compte_c11_combout_1                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte[11]     dffeas                    d           In      -         1.827       -         
=============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.631

    Number of logic level(s):                9
    Starting point:                          comp_mesure_temperature.compte2.compte[0] / q
    Ending point:                            comp_mesure_temperature.compte2.compte[8] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk

Instance / Net                                                          Pin         Pin               Arrival     No. of    
Name                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte2.compte[0]     dffeas                    q           Out     0.199     0.733       -         
compte[0]                                     Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte2.compte_c0     cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte2.compte_c0     cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c0_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c1     cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte2.compte_c1     cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c1_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c2     cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte2.compte_c2     cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c2_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c3     cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte2.compte_c3     cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c3_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c4     cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte2.compte_c4     cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c4_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c5     cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte2.compte_c5     cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c5_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c6     cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte2.compte_c6     cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c6_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c7     cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte2.compte_c7     cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c7_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c8     cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte2.compte_c8     cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
compte_c8_combout_1                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte[8]     dffeas                    d           In      -         1.827       -         
============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.631

    Number of logic level(s):                9
    Starting point:                          comp_mesure_temperature.compte2.compte[1] / q
    Ending point:                            comp_mesure_temperature.compte2.compte[9] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk

Instance / Net                                                          Pin         Pin               Arrival     No. of    
Name                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte2.compte[1]     dffeas                    q           Out     0.199     0.733       -         
compte[1]                                     Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte2.compte_c1     cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte2.compte_c1     cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c1_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c2     cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte2.compte_c2     cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c2_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c3     cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte2.compte_c3     cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c3_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c4     cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte2.compte_c4     cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c4_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c5     cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte2.compte_c5     cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c5_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c6     cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte2.compte_c6     cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c6_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c7     cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte2.compte_c7     cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c7_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c8     cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte2.compte_c8     cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c8_cout_1                              Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c9     cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte2.compte_c9     cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
compte_c9_combout_1                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte[9]     dffeas                    d           In      -         1.827       -         
============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.631

    Number of logic level(s):                9
    Starting point:                          comp_mesure_temperature.compte2.compte[2] / q
    Ending point:                            comp_mesure_temperature.compte2.compte[10] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte2.compte[2]      dffeas                    q           Out     0.199     0.733       -         
compte[2]                                      Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte2.compte_c2      cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte2.compte_c2      cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c2_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c3      cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte2.compte_c3      cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c3_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c4      cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte2.compte_c4      cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c4_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c5      cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte2.compte_c5      cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c5_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c6      cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte2.compte_c6      cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c6_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c7      cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte2.compte_c7      cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c7_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c8      cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte2.compte_c8      cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c8_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c9      cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte2.compte_c9      cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c9_cout_1                               Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte_c10     cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte2.compte_c10     cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
compte_c10_combout_1                           Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.compte[10]     dffeas                    d           In      -         1.827       -         
=============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mesure_temperature|cpt_clk_derived_clock[4]
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                                         Arrival            
Instance                                      Reference                                       Type       Pin     Net           Time        Slack  
                                              Clock                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte4.compte[0]     mesure_temperature|cpt_clk_derived_clock[4]     dffeas     q       compte[0]     0.733       248.457
comp_mesure_temperature.compte4.compte[1]     mesure_temperature|cpt_clk_derived_clock[4]     dffeas     q       compte[1]     0.733       248.515
comp_mesure_temperature.compte4.compte[2]     mesure_temperature|cpt_clk_derived_clock[4]     dffeas     q       compte[2]     0.733       248.573
comp_mesure_temperature.compte4.compte[3]     mesure_temperature|cpt_clk_derived_clock[4]     dffeas     q       compte[3]     0.733       248.631
comp_mesure_temperature.compte4.compte[4]     mesure_temperature|cpt_clk_derived_clock[4]     dffeas     q       compte[4]     0.733       248.689
comp_mesure_temperature.compte4.compte[5]     mesure_temperature|cpt_clk_derived_clock[4]     dffeas     q       compte[5]     0.733       248.747
comp_mesure_temperature.compte4.compte[6]     mesure_temperature|cpt_clk_derived_clock[4]     dffeas     q       compte[6]     0.733       248.805
comp_mesure_temperature.compte4.compte[7]     mesure_temperature|cpt_clk_derived_clock[4]     dffeas     q       compte[7]     0.733       248.863
comp_mesure_temperature.compte4.compte[8]     mesure_temperature|cpt_clk_derived_clock[4]     dffeas     q       compte[8]     0.733       248.921
comp_mesure_temperature.compte4.compte[9]     mesure_temperature|cpt_clk_derived_clock[4]     dffeas     q       compte[9]     0.733       248.979
==================================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                                  Required            
Instance                                       Reference                                       Type       Pin     Net                    Time         Slack  
                                               Clock                                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte4.compte[11]     mesure_temperature|cpt_clk_derived_clock[4]     dffeas     d       compte_c11_combout     250.458      248.457
comp_mesure_temperature.compte4.compte[10]     mesure_temperature|cpt_clk_derived_clock[4]     dffeas     d       compte_c10_combout     250.458      248.515
comp_mesure_temperature.compte4.compte[9]      mesure_temperature|cpt_clk_derived_clock[4]     dffeas     d       compte_c9_combout      250.458      248.573
comp_mesure_temperature.compte4.compte[8]      mesure_temperature|cpt_clk_derived_clock[4]     dffeas     d       compte_c8_combout      250.458      248.631
comp_mesure_temperature.compte4.compte[7]      mesure_temperature|cpt_clk_derived_clock[4]     dffeas     d       compte_c7_combout      250.458      248.689
comp_mesure_temperature.compte4.compte[6]      mesure_temperature|cpt_clk_derived_clock[4]     dffeas     d       compte_c6_combout      250.458      248.747
comp_mesure_temperature.compte4.compte[5]      mesure_temperature|cpt_clk_derived_clock[4]     dffeas     d       compte_c5_combout      250.458      248.805
comp_mesure_temperature.compte4.compte[4]      mesure_temperature|cpt_clk_derived_clock[4]     dffeas     d       compte_c4_combout      250.458      248.863
comp_mesure_temperature.compte4.compte[3]      mesure_temperature|cpt_clk_derived_clock[4]     dffeas     d       compte_c3_combout      250.458      248.921
comp_mesure_temperature.compte4.compte[2]      mesure_temperature|cpt_clk_derived_clock[4]     dffeas     d       compte_c2_combout      250.458      248.979
=============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.467
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.457

    Number of logic level(s):                12
    Starting point:                          comp_mesure_temperature.compte4.compte[0] / q
    Ending point:                            comp_mesure_temperature.compte4.compte[11] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte4.compte[0]      dffeas                    q           Out     0.199     0.733       -         
compte[0]                                      Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte4.compte_c0      cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte4.compte_c0      cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c0_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c1      cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte4.compte_c1      cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c1_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c2      cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte4.compte_c2      cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c2_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c3      cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte4.compte_c3      cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c3_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c4      cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte4.compte_c4      cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c4_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c5      cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte4.compte_c5      cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c5_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c6      cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte4.compte_c6      cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c6_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c7      cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte4.compte_c7      cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c7_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c8      cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte4.compte_c8      cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
compte_c8_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c9      cycloneiii_lcell_comb     cin         In      -         1.885       -         
comp_mesure_temperature.compte4.compte_c9      cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
compte_c9_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c10     cycloneiii_lcell_comb     cin         In      -         1.943       -         
comp_mesure_temperature.compte4.compte_c10     cycloneiii_lcell_comb     cout        Out     0.058     2.001       -         
compte_c10_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c11     cycloneiii_lcell_comb     cin         In      -         2.001       -         
comp_mesure_temperature.compte4.compte_c11     cycloneiii_lcell_comb     combout     Out     0.000     2.001       -         
compte_c11_combout                             Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte[11]     dffeas                    d           In      -         2.001       -         
=============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.543 is 1.291(83.7%) logic and 0.252(16.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.409
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.515

    Number of logic level(s):                11
    Starting point:                          comp_mesure_temperature.compte4.compte[1] / q
    Ending point:                            comp_mesure_temperature.compte4.compte[11] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte4.compte[1]      dffeas                    q           Out     0.199     0.733       -         
compte[1]                                      Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte4.compte_c1      cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte4.compte_c1      cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c1_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c2      cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte4.compte_c2      cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c2_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c3      cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte4.compte_c3      cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c3_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c4      cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte4.compte_c4      cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c4_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c5      cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte4.compte_c5      cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c5_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c6      cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte4.compte_c6      cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c6_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c7      cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte4.compte_c7      cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c7_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c8      cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte4.compte_c8      cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c8_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c9      cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte4.compte_c9      cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
compte_c9_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c10     cycloneiii_lcell_comb     cin         In      -         1.885       -         
comp_mesure_temperature.compte4.compte_c10     cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
compte_c10_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c11     cycloneiii_lcell_comb     cin         In      -         1.943       -         
comp_mesure_temperature.compte4.compte_c11     cycloneiii_lcell_comb     combout     Out     0.000     1.943       -         
compte_c11_combout                             Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte[11]     dffeas                    d           In      -         1.943       -         
=============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.485 is 1.233(83.0%) logic and 0.252(17.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.409
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.515

    Number of logic level(s):                11
    Starting point:                          comp_mesure_temperature.compte4.compte[0] / q
    Ending point:                            comp_mesure_temperature.compte4.compte[10] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte4.compte[0]      dffeas                    q           Out     0.199     0.733       -         
compte[0]                                      Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte4.compte_c0      cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte4.compte_c0      cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c0_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c1      cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte4.compte_c1      cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c1_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c2      cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte4.compte_c2      cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c2_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c3      cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte4.compte_c3      cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c3_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c4      cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte4.compte_c4      cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c4_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c5      cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte4.compte_c5      cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c5_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c6      cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte4.compte_c6      cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c6_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c7      cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte4.compte_c7      cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c7_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c8      cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte4.compte_c8      cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
compte_c8_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c9      cycloneiii_lcell_comb     cin         In      -         1.885       -         
comp_mesure_temperature.compte4.compte_c9      cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
compte_c9_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c10     cycloneiii_lcell_comb     cin         In      -         1.943       -         
comp_mesure_temperature.compte4.compte_c10     cycloneiii_lcell_comb     combout     Out     0.000     1.943       -         
compte_c10_combout                             Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte[10]     dffeas                    d           In      -         1.943       -         
=============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.485 is 1.233(83.0%) logic and 0.252(17.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.573

    Number of logic level(s):                10
    Starting point:                          comp_mesure_temperature.compte4.compte[2] / q
    Ending point:                            comp_mesure_temperature.compte4.compte[11] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte4.compte[2]      dffeas                    q           Out     0.199     0.733       -         
compte[2]                                      Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte4.compte_c2      cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte4.compte_c2      cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c2_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c3      cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte4.compte_c3      cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c3_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c4      cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte4.compte_c4      cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c4_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c5      cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte4.compte_c5      cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c5_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c6      cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte4.compte_c6      cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c6_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c7      cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte4.compte_c7      cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c7_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c8      cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte4.compte_c8      cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c8_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c9      cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte4.compte_c9      cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c9_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c10     cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte4.compte_c10     cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
compte_c10_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c11     cycloneiii_lcell_comb     cin         In      -         1.885       -         
comp_mesure_temperature.compte4.compte_c11     cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
compte_c11_combout                             Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte[11]     dffeas                    d           In      -         1.885       -         
=============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.573

    Number of logic level(s):                10
    Starting point:                          comp_mesure_temperature.compte4.compte[0] / q
    Ending point:                            comp_mesure_temperature.compte4.compte[9] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk

Instance / Net                                                          Pin         Pin               Arrival     No. of    
Name                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte4.compte[0]     dffeas                    q           Out     0.199     0.733       -         
compte[0]                                     Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte4.compte_c0     cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte4.compte_c0     cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c0_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c1     cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte4.compte_c1     cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c1_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c2     cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte4.compte_c2     cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c2_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c3     cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte4.compte_c3     cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c3_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c4     cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte4.compte_c4     cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c4_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c5     cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte4.compte_c5     cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c5_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c6     cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte4.compte_c6     cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c6_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c7     cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte4.compte_c7     cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c7_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c8     cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte4.compte_c8     cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
compte_c8_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c9     cycloneiii_lcell_comb     cin         In      -         1.885       -         
comp_mesure_temperature.compte4.compte_c9     cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
compte_c9_combout                             Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte[9]     dffeas                    d           In      -         1.885       -         
============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.573

    Number of logic level(s):                10
    Starting point:                          comp_mesure_temperature.compte4.compte[1] / q
    Ending point:                            comp_mesure_temperature.compte4.compte[10] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte4.compte[1]      dffeas                    q           Out     0.199     0.733       -         
compte[1]                                      Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte4.compte_c1      cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte4.compte_c1      cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c1_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c2      cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte4.compte_c2      cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c2_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c3      cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte4.compte_c3      cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c3_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c4      cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte4.compte_c4      cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c4_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c5      cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte4.compte_c5      cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c5_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c6      cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte4.compte_c6      cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c6_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c7      cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte4.compte_c7      cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c7_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c8      cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte4.compte_c8      cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c8_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c9      cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte4.compte_c9      cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
compte_c9_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c10     cycloneiii_lcell_comb     cin         In      -         1.885       -         
comp_mesure_temperature.compte4.compte_c10     cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
compte_c10_combout                             Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte[10]     dffeas                    d           In      -         1.885       -         
=============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.631

    Number of logic level(s):                9
    Starting point:                          comp_mesure_temperature.compte4.compte[3] / q
    Ending point:                            comp_mesure_temperature.compte4.compte[11] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte4.compte[3]      dffeas                    q           Out     0.199     0.733       -         
compte[3]                                      Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte4.compte_c3      cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte4.compte_c3      cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c3_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c4      cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte4.compte_c4      cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c4_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c5      cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte4.compte_c5      cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c5_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c6      cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte4.compte_c6      cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c6_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c7      cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte4.compte_c7      cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c7_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c8      cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte4.compte_c8      cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c8_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c9      cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte4.compte_c9      cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c9_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c10     cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte4.compte_c10     cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c10_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c11     cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte4.compte_c11     cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
compte_c11_combout                             Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte[11]     dffeas                    d           In      -         1.827       -         
=============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.631

    Number of logic level(s):                9
    Starting point:                          comp_mesure_temperature.compte4.compte[0] / q
    Ending point:                            comp_mesure_temperature.compte4.compte[8] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk

Instance / Net                                                          Pin         Pin               Arrival     No. of    
Name                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte4.compte[0]     dffeas                    q           Out     0.199     0.733       -         
compte[0]                                     Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte4.compte_c0     cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte4.compte_c0     cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c0_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c1     cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte4.compte_c1     cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c1_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c2     cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte4.compte_c2     cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c2_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c3     cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte4.compte_c3     cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c3_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c4     cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte4.compte_c4     cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c4_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c5     cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte4.compte_c5     cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c5_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c6     cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte4.compte_c6     cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c6_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c7     cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte4.compte_c7     cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c7_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c8     cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte4.compte_c8     cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
compte_c8_combout                             Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte[8]     dffeas                    d           In      -         1.827       -         
============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.631

    Number of logic level(s):                9
    Starting point:                          comp_mesure_temperature.compte4.compte[1] / q
    Ending point:                            comp_mesure_temperature.compte4.compte[9] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk

Instance / Net                                                          Pin         Pin               Arrival     No. of    
Name                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte4.compte[1]     dffeas                    q           Out     0.199     0.733       -         
compte[1]                                     Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte4.compte_c1     cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte4.compte_c1     cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c1_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c2     cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte4.compte_c2     cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c2_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c3     cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte4.compte_c3     cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c3_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c4     cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte4.compte_c4     cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c4_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c5     cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte4.compte_c5     cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c5_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c6     cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte4.compte_c6     cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c6_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c7     cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte4.compte_c7     cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c7_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c8     cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte4.compte_c8     cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c8_cout                                Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c9     cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte4.compte_c9     cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
compte_c9_combout                             Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte[9]     dffeas                    d           In      -         1.827       -         
============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      250.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         250.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 248.631

    Number of logic level(s):                9
    Starting point:                          comp_mesure_temperature.compte4.compte[2] / q
    Ending point:                            comp_mesure_temperature.compte4.compte[10] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk

Instance / Net                                                           Pin         Pin               Arrival     No. of    
Name                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte4.compte[2]      dffeas                    q           Out     0.199     0.733       -         
compte[2]                                      Net                       -           -       0.252     -           2         
comp_mesure_temperature.compte4.compte_c2      cycloneiii_lcell_comb     dataa       In      -         0.985       -         
comp_mesure_temperature.compte4.compte_c2      cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
compte_c2_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c3      cycloneiii_lcell_comb     cin         In      -         1.421       -         
comp_mesure_temperature.compte4.compte_c3      cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
compte_c3_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c4      cycloneiii_lcell_comb     cin         In      -         1.479       -         
comp_mesure_temperature.compte4.compte_c4      cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
compte_c4_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c5      cycloneiii_lcell_comb     cin         In      -         1.537       -         
comp_mesure_temperature.compte4.compte_c5      cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
compte_c5_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c6      cycloneiii_lcell_comb     cin         In      -         1.595       -         
comp_mesure_temperature.compte4.compte_c6      cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
compte_c6_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c7      cycloneiii_lcell_comb     cin         In      -         1.653       -         
comp_mesure_temperature.compte4.compte_c7      cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
compte_c7_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c8      cycloneiii_lcell_comb     cin         In      -         1.711       -         
comp_mesure_temperature.compte4.compte_c8      cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
compte_c8_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c9      cycloneiii_lcell_comb     cin         In      -         1.769       -         
comp_mesure_temperature.compte4.compte_c9      cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
compte_c9_cout                                 Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte_c10     cycloneiii_lcell_comb     cin         In      -         1.827       -         
comp_mesure_temperature.compte4.compte_c10     cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
compte_c10_combout                             Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.compte[10]     dffeas                    d           In      -         1.827       -         
=============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mesure_temperature|eotc_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                                              Arrival           
Instance                                          Reference                                 Type       Pin     Net                      Time        Slack 
                                                  Clock                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature_value[36]     mesure_temperature|eotc_derived_clock     dffeas     q       temperature_value_36     0.733       10.965
comp_mesure_temperature.temperature_value[37]     mesure_temperature|eotc_derived_clock     dffeas     q       temperature_value_37     0.733       10.965
comp_mesure_temperature.temperature_value[38]     mesure_temperature|eotc_derived_clock     dffeas     q       temperature_value_38     0.733       10.965
comp_mesure_temperature.temperature_value[39]     mesure_temperature|eotc_derived_clock     dffeas     q       temperature_value_39     0.733       10.965
comp_mesure_temperature.temperature_value[40]     mesure_temperature|eotc_derived_clock     dffeas     q       temperature_value_40     0.733       10.965
comp_mesure_temperature.temperature_value[41]     mesure_temperature|eotc_derived_clock     dffeas     q       temperature_value_41     0.733       10.965
comp_mesure_temperature.temperature_value[42]     mesure_temperature|eotc_derived_clock     dffeas     q       temperature_value_42     0.733       10.965
comp_mesure_temperature.temperature_value[43]     mesure_temperature|eotc_derived_clock     dffeas     q       temperature_value_43     0.733       10.965
comp_mesure_temperature.temperature_value[44]     mesure_temperature|eotc_derived_clock     dffeas     q       temperature_value_44     0.733       10.965
comp_mesure_temperature.temperature_value[45]     mesure_temperature|eotc_derived_clock     dffeas     q       temperature_value_45     0.733       10.965
==========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                                                         Required           
Instance                         Reference                                 Type       Pin     Net                                 Time         Slack 
                                 Clock                                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_mux_statusout[0]     mesure_temperature|eotc_derived_clock     dffeas     d       ladder_fpga_mux_statusin_3_6[0]     12.958       10.965
ladder_fpga_mux_statusout[1]     mesure_temperature|eotc_derived_clock     dffeas     d       ladder_fpga_mux_statusin_3_6[1]     12.958       10.965
ladder_fpga_mux_statusout[2]     mesure_temperature|eotc_derived_clock     dffeas     d       ladder_fpga_mux_statusin_3_6[2]     12.958       10.965
ladder_fpga_mux_statusout[3]     mesure_temperature|eotc_derived_clock     dffeas     d       ladder_fpga_mux_statusin_3_6[3]     12.958       10.965
ladder_fpga_mux_statusout[4]     mesure_temperature|eotc_derived_clock     dffeas     d       ladder_fpga_mux_statusin_3_6[4]     12.958       10.965
ladder_fpga_mux_statusout[5]     mesure_temperature|eotc_derived_clock     dffeas     d       ladder_fpga_mux_statusin_3_6[5]     12.958       10.965
ladder_fpga_mux_statusout[6]     mesure_temperature|eotc_derived_clock     dffeas     d       ladder_fpga_mux_statusin_3_6[6]     12.958       10.965
ladder_fpga_mux_statusout[7]     mesure_temperature|eotc_derived_clock     dffeas     d       ladder_fpga_mux_statusin_3_6[7]     12.958       10.965
ladder_fpga_mux_statusout[8]     mesure_temperature|eotc_derived_clock     dffeas     d       ladder_fpga_mux_statusin_3_6[8]     12.958       10.965
ladder_fpga_mux_statusout[9]     mesure_temperature|eotc_derived_clock     dffeas     d       ladder_fpga_mux_statusin_3_6[9]     12.958       10.965
=====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.958

    - Propagation time:                      1.459
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 10.965

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature_value[36] / q
    Ending point:                            ladder_fpga_mux_statusout[0] / d
    The start point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                              Pin         Pin               Arrival     No. of    
Name                                              Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature_value[36]     dffeas                    q           Out     0.199     0.733       -         
temperature_value_36                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_5[0]                   cycloneiii_lcell_comb     datab       In      -         0.985       -         
ladder_fpga_mux_statusin_3_5[0]                   cycloneiii_lcell_comb     combout     Out     0.381     1.366       -         
ladder_fpga_mux_statusin_3_5[0]                   Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_6[0]                   cycloneiii_lcell_comb     datab       In      -         1.612       -         
ladder_fpga_mux_statusin_3_6[0]                   cycloneiii_lcell_comb     combout     Out     0.381     1.993       -         
ladder_fpga_mux_statusin_3_6[0]                   Net                       -           -       0.000     -           1         
ladder_fpga_mux_statusout[0]                      dffeas                    d           In      -         1.993       -         
================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.535 is 1.037(67.5%) logic and 0.498(32.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.958

    - Propagation time:                      1.459
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 10.965

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature_value[37] / q
    Ending point:                            ladder_fpga_mux_statusout[1] / d
    The start point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                              Pin         Pin               Arrival     No. of    
Name                                              Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature_value[37]     dffeas                    q           Out     0.199     0.733       -         
temperature_value_37                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_5[1]                   cycloneiii_lcell_comb     datab       In      -         0.985       -         
ladder_fpga_mux_statusin_3_5[1]                   cycloneiii_lcell_comb     combout     Out     0.381     1.366       -         
ladder_fpga_mux_statusin_3_5[1]                   Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_6[1]                   cycloneiii_lcell_comb     datab       In      -         1.612       -         
ladder_fpga_mux_statusin_3_6[1]                   cycloneiii_lcell_comb     combout     Out     0.381     1.993       -         
ladder_fpga_mux_statusin_3_6[1]                   Net                       -           -       0.000     -           1         
ladder_fpga_mux_statusout[1]                      dffeas                    d           In      -         1.993       -         
================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.535 is 1.037(67.5%) logic and 0.498(32.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.958

    - Propagation time:                      1.459
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 10.965

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature_value[38] / q
    Ending point:                            ladder_fpga_mux_statusout[2] / d
    The start point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                              Pin         Pin               Arrival     No. of    
Name                                              Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature_value[38]     dffeas                    q           Out     0.199     0.733       -         
temperature_value_38                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_5[2]                   cycloneiii_lcell_comb     datab       In      -         0.985       -         
ladder_fpga_mux_statusin_3_5[2]                   cycloneiii_lcell_comb     combout     Out     0.381     1.366       -         
ladder_fpga_mux_statusin_3_5[2]                   Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_6[2]                   cycloneiii_lcell_comb     datab       In      -         1.612       -         
ladder_fpga_mux_statusin_3_6[2]                   cycloneiii_lcell_comb     combout     Out     0.381     1.993       -         
ladder_fpga_mux_statusin_3_6[2]                   Net                       -           -       0.000     -           1         
ladder_fpga_mux_statusout[2]                      dffeas                    d           In      -         1.993       -         
================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.535 is 1.037(67.5%) logic and 0.498(32.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.958

    - Propagation time:                      1.459
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 10.965

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature_value[39] / q
    Ending point:                            ladder_fpga_mux_statusout[3] / d
    The start point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                              Pin         Pin               Arrival     No. of    
Name                                              Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature_value[39]     dffeas                    q           Out     0.199     0.733       -         
temperature_value_39                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_5[3]                   cycloneiii_lcell_comb     datab       In      -         0.985       -         
ladder_fpga_mux_statusin_3_5[3]                   cycloneiii_lcell_comb     combout     Out     0.381     1.366       -         
ladder_fpga_mux_statusin_3_5[3]                   Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_6[3]                   cycloneiii_lcell_comb     datab       In      -         1.612       -         
ladder_fpga_mux_statusin_3_6[3]                   cycloneiii_lcell_comb     combout     Out     0.381     1.993       -         
ladder_fpga_mux_statusin_3_6[3]                   Net                       -           -       0.000     -           1         
ladder_fpga_mux_statusout[3]                      dffeas                    d           In      -         1.993       -         
================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.535 is 1.037(67.5%) logic and 0.498(32.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.958

    - Propagation time:                      1.459
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 10.965

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature_value[40] / q
    Ending point:                            ladder_fpga_mux_statusout[4] / d
    The start point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                              Pin         Pin               Arrival     No. of    
Name                                              Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature_value[40]     dffeas                    q           Out     0.199     0.733       -         
temperature_value_40                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_5[4]                   cycloneiii_lcell_comb     datab       In      -         0.985       -         
ladder_fpga_mux_statusin_3_5[4]                   cycloneiii_lcell_comb     combout     Out     0.381     1.366       -         
ladder_fpga_mux_statusin_3_5[4]                   Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_6[4]                   cycloneiii_lcell_comb     datab       In      -         1.612       -         
ladder_fpga_mux_statusin_3_6[4]                   cycloneiii_lcell_comb     combout     Out     0.381     1.993       -         
ladder_fpga_mux_statusin_3_6[4]                   Net                       -           -       0.000     -           1         
ladder_fpga_mux_statusout[4]                      dffeas                    d           In      -         1.993       -         
================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.535 is 1.037(67.5%) logic and 0.498(32.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      12.500
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.958

    - Propagation time:                      1.459
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 10.965

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature_value[41] / q
    Ending point:                            ladder_fpga_mux_statusout[5] / d
    The start point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                              Pin         Pin               Arrival     No. of    
Name                                              Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature_value[41]     dffeas                    q           Out     0.199     0.733       -         
temperature_value_41                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_5[5]                   cycloneiii_lcell_comb     datab       In      -         0.985       -         
ladder_fpga_mux_statusin_3_5[5]                   cycloneiii_lcell_comb     combout     Out     0.381     1.366       -         
ladder_fpga_mux_statusin_3_5[5]                   Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_6[5]                   cycloneiii_lcell_comb     datab       In      -         1.612       -         
ladder_fpga_mux_statusin_3_6[5]                   cycloneiii_lcell_comb     combout     Out     0.381     1.993       -         
ladder_fpga_mux_statusin_3_6[5]                   Net                       -           -       0.000     -           1         
ladder_fpga_mux_statusout[5]                      dffeas                    d           In      -         1.993       -         
================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.535 is 1.037(67.5%) logic and 0.498(32.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      12.500
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.958

    - Propagation time:                      1.459
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 10.965

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature_value[42] / q
    Ending point:                            ladder_fpga_mux_statusout[6] / d
    The start point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                              Pin         Pin               Arrival     No. of    
Name                                              Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature_value[42]     dffeas                    q           Out     0.199     0.733       -         
temperature_value_42                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_5[6]                   cycloneiii_lcell_comb     datab       In      -         0.985       -         
ladder_fpga_mux_statusin_3_5[6]                   cycloneiii_lcell_comb     combout     Out     0.381     1.366       -         
ladder_fpga_mux_statusin_3_5[6]                   Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_6[6]                   cycloneiii_lcell_comb     datab       In      -         1.612       -         
ladder_fpga_mux_statusin_3_6[6]                   cycloneiii_lcell_comb     combout     Out     0.381     1.993       -         
ladder_fpga_mux_statusin_3_6[6]                   Net                       -           -       0.000     -           1         
ladder_fpga_mux_statusout[6]                      dffeas                    d           In      -         1.993       -         
================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.535 is 1.037(67.5%) logic and 0.498(32.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      12.500
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.958

    - Propagation time:                      1.459
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 10.965

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature_value[43] / q
    Ending point:                            ladder_fpga_mux_statusout[7] / d
    The start point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                              Pin         Pin               Arrival     No. of    
Name                                              Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature_value[43]     dffeas                    q           Out     0.199     0.733       -         
temperature_value_43                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_5[7]                   cycloneiii_lcell_comb     datab       In      -         0.985       -         
ladder_fpga_mux_statusin_3_5[7]                   cycloneiii_lcell_comb     combout     Out     0.381     1.366       -         
ladder_fpga_mux_statusin_3_5[7]                   Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_6[7]                   cycloneiii_lcell_comb     datab       In      -         1.612       -         
ladder_fpga_mux_statusin_3_6[7]                   cycloneiii_lcell_comb     combout     Out     0.381     1.993       -         
ladder_fpga_mux_statusin_3_6[7]                   Net                       -           -       0.000     -           1         
ladder_fpga_mux_statusout[7]                      dffeas                    d           In      -         1.993       -         
================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.535 is 1.037(67.5%) logic and 0.498(32.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      12.500
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.958

    - Propagation time:                      1.459
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 10.965

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature_value[44] / q
    Ending point:                            ladder_fpga_mux_statusout[8] / d
    The start point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                              Pin         Pin               Arrival     No. of    
Name                                              Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature_value[44]     dffeas                    q           Out     0.199     0.733       -         
temperature_value_44                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_5[8]                   cycloneiii_lcell_comb     datab       In      -         0.985       -         
ladder_fpga_mux_statusin_3_5[8]                   cycloneiii_lcell_comb     combout     Out     0.381     1.366       -         
ladder_fpga_mux_statusin_3_5[8]                   Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_6[8]                   cycloneiii_lcell_comb     datab       In      -         1.612       -         
ladder_fpga_mux_statusin_3_6[8]                   cycloneiii_lcell_comb     combout     Out     0.381     1.993       -         
ladder_fpga_mux_statusin_3_6[8]                   Net                       -           -       0.000     -           1         
ladder_fpga_mux_statusout[8]                      dffeas                    d           In      -         1.993       -         
================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.535 is 1.037(67.5%) logic and 0.498(32.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      12.500
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.958

    - Propagation time:                      1.459
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 10.965

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature_value[45] / q
    Ending point:                            ladder_fpga_mux_statusout[9] / d
    The start point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                              Pin         Pin               Arrival     No. of    
Name                                              Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature_value[45]     dffeas                    q           Out     0.199     0.733       -         
temperature_value_45                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_5[9]                   cycloneiii_lcell_comb     datab       In      -         0.985       -         
ladder_fpga_mux_statusin_3_5[9]                   cycloneiii_lcell_comb     combout     Out     0.381     1.366       -         
ladder_fpga_mux_statusin_3_5[9]                   Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_6[9]                   cycloneiii_lcell_comb     datab       In      -         1.612       -         
ladder_fpga_mux_statusin_3_6[9]                   cycloneiii_lcell_comb     combout     Out     0.381     1.993       -         
ladder_fpga_mux_statusin_3_6[9]                   Net                       -           -       0.000     -           1         
ladder_fpga_mux_statusout[9]                      dffeas                    d           In      -         1.993       -         
================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.535 is 1.037(67.5%) logic and 0.498(32.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mesure_temperature|start_temp_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                Starting                                                                                   Arrival            
Instance                                        Reference                                       Type       Pin     Net                     Time        Slack  
                                                Clock                                                                                                         
--------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compter_temperature     mesure_temperature|start_temp_derived_clock     dffeas     q       compter_temperature     0.733       124.019
==============================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                                    Required            
Instance                                          Reference                                       Type       Pin      Net                     Time         Slack  
                                                  Clock                                                                                                           
------------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.count_value_mu_sec[0]     mesure_temperature|start_temp_derived_clock     dffeas     sclr     compter_temperature     125.021      124.019
comp_mesure_temperature.count_value_mu_sec[1]     mesure_temperature|start_temp_derived_clock     dffeas     sclr     compter_temperature     125.021      124.019
comp_mesure_temperature.count_value_mu_sec[2]     mesure_temperature|start_temp_derived_clock     dffeas     sclr     compter_temperature     125.021      124.019
comp_mesure_temperature.count_value_mu_sec[3]     mesure_temperature|start_temp_derived_clock     dffeas     sclr     compter_temperature     125.021      124.019
comp_mesure_temperature.count_value_mu_sec[4]     mesure_temperature|start_temp_derived_clock     dffeas     sclr     compter_temperature     125.021      124.019
comp_mesure_temperature.count_value_mu_sec[5]     mesure_temperature|start_temp_derived_clock     dffeas     sclr     compter_temperature     125.021      124.019
comp_mesure_temperature.count_value_mu_sec[6]     mesure_temperature|start_temp_derived_clock     dffeas     sclr     compter_temperature     125.021      124.019
comp_mesure_temperature.count_value_mu_sec[7]     mesure_temperature|start_temp_derived_clock     dffeas     sclr     compter_temperature     125.021      124.019
comp_mesure_temperature.count_value_mu_sec[8]     mesure_temperature|start_temp_derived_clock     dffeas     sclr     compter_temperature     125.021      124.019
comp_mesure_temperature.count_value_mu_sec[9]     mesure_temperature|start_temp_derived_clock     dffeas     sclr     compter_temperature     125.021      124.019
==================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      125.000
    - Setup time:                            0.513
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         125.021

    - Propagation time:                      0.468
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 124.019

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compter_temperature / q
    Ending point:                            comp_mesure_temperature.count_value_mu_sec[0] / sclr
    The start point is clocked by            mesure_temperature|start_temp_derived_clock [falling] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                              Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compter_temperature       dffeas     q        Out     0.199     0.733       -         
compter_temperature                               Net        -        -       0.269     -           17(5)     
comp_mesure_temperature.count_value_mu_sec[0]     dffeas     sclr     In      -         1.002       -         
==============================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 0.981 is 0.712(72.6%) logic and 0.269(27.4%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      125.000
    - Setup time:                            0.513
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         125.021

    - Propagation time:                      0.468
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 124.019

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compter_temperature / q
    Ending point:                            comp_mesure_temperature.count_value_mu_sec[14] / sclr
    The start point is clocked by            mesure_temperature|start_temp_derived_clock [falling] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                               Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compter_temperature        dffeas     q        Out     0.199     0.733       -         
compter_temperature                                Net        -        -       0.269     -           17(5)     
comp_mesure_temperature.count_value_mu_sec[14]     dffeas     sclr     In      -         1.002       -         
===============================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 0.981 is 0.712(72.6%) logic and 0.269(27.4%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      125.000
    - Setup time:                            0.513
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         125.021

    - Propagation time:                      0.468
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 124.019

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compter_temperature / q
    Ending point:                            comp_mesure_temperature.count_value_mu_sec[13] / sclr
    The start point is clocked by            mesure_temperature|start_temp_derived_clock [falling] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                               Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compter_temperature        dffeas     q        Out     0.199     0.733       -         
compter_temperature                                Net        -        -       0.269     -           17(5)     
comp_mesure_temperature.count_value_mu_sec[13]     dffeas     sclr     In      -         1.002       -         
===============================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 0.981 is 0.712(72.6%) logic and 0.269(27.4%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      125.000
    - Setup time:                            0.513
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         125.021

    - Propagation time:                      0.468
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 124.019

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compter_temperature / q
    Ending point:                            comp_mesure_temperature.count_value_mu_sec[12] / sclr
    The start point is clocked by            mesure_temperature|start_temp_derived_clock [falling] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                               Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compter_temperature        dffeas     q        Out     0.199     0.733       -         
compter_temperature                                Net        -        -       0.269     -           17(5)     
comp_mesure_temperature.count_value_mu_sec[12]     dffeas     sclr     In      -         1.002       -         
===============================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 0.981 is 0.712(72.6%) logic and 0.269(27.4%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      125.000
    - Setup time:                            0.513
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         125.021

    - Propagation time:                      0.468
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 124.019

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compter_temperature / q
    Ending point:                            comp_mesure_temperature.count_value_mu_sec[11] / sclr
    The start point is clocked by            mesure_temperature|start_temp_derived_clock [falling] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                               Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compter_temperature        dffeas     q        Out     0.199     0.733       -         
compter_temperature                                Net        -        -       0.269     -           17(5)     
comp_mesure_temperature.count_value_mu_sec[11]     dffeas     sclr     In      -         1.002       -         
===============================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 0.981 is 0.712(72.6%) logic and 0.269(27.4%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      125.000
    - Setup time:                            0.513
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         125.021

    - Propagation time:                      0.468
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 124.019

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compter_temperature / q
    Ending point:                            comp_mesure_temperature.count_value_mu_sec[10] / sclr
    The start point is clocked by            mesure_temperature|start_temp_derived_clock [falling] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                               Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compter_temperature        dffeas     q        Out     0.199     0.733       -         
compter_temperature                                Net        -        -       0.269     -           17(5)     
comp_mesure_temperature.count_value_mu_sec[10]     dffeas     sclr     In      -         1.002       -         
===============================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 0.981 is 0.712(72.6%) logic and 0.269(27.4%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      125.000
    - Setup time:                            0.513
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         125.021

    - Propagation time:                      0.468
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 124.019

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compter_temperature / q
    Ending point:                            comp_mesure_temperature.count_value_mu_sec[9] / sclr
    The start point is clocked by            mesure_temperature|start_temp_derived_clock [falling] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                              Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compter_temperature       dffeas     q        Out     0.199     0.733       -         
compter_temperature                               Net        -        -       0.269     -           17(5)     
comp_mesure_temperature.count_value_mu_sec[9]     dffeas     sclr     In      -         1.002       -         
==============================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 0.981 is 0.712(72.6%) logic and 0.269(27.4%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      125.000
    - Setup time:                            0.513
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         125.021

    - Propagation time:                      0.468
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 124.019

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compter_temperature / q
    Ending point:                            comp_mesure_temperature.count_value_mu_sec[8] / sclr
    The start point is clocked by            mesure_temperature|start_temp_derived_clock [falling] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                              Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compter_temperature       dffeas     q        Out     0.199     0.733       -         
compter_temperature                               Net        -        -       0.269     -           17(5)     
comp_mesure_temperature.count_value_mu_sec[8]     dffeas     sclr     In      -         1.002       -         
==============================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 0.981 is 0.712(72.6%) logic and 0.269(27.4%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      125.000
    - Setup time:                            0.513
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         125.021

    - Propagation time:                      0.468
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 124.019

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compter_temperature / q
    Ending point:                            comp_mesure_temperature.count_value_mu_sec[7] / sclr
    The start point is clocked by            mesure_temperature|start_temp_derived_clock [falling] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                              Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compter_temperature       dffeas     q        Out     0.199     0.733       -         
compter_temperature                               Net        -        -       0.269     -           17(5)     
comp_mesure_temperature.count_value_mu_sec[7]     dffeas     sclr     In      -         1.002       -         
==============================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 0.981 is 0.712(72.6%) logic and 0.269(27.4%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      125.000
    - Setup time:                            0.513
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         125.021

    - Propagation time:                      0.468
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 124.019

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compter_temperature / q
    Ending point:                            comp_mesure_temperature.count_value_mu_sec[6] / sclr
    The start point is clocked by            mesure_temperature|start_temp_derived_clock [falling] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                              Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compter_temperature       dffeas     q        Out     0.199     0.733       -         
compter_temperature                               Net        -        -       0.269     -           17(5)     
comp_mesure_temperature.count_value_mu_sec[6]     dffeas     sclr     In      -         1.002       -         
==============================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 0.981 is 0.712(72.6%) logic and 0.269(27.4%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: sc_tck
====================================



Starting Points with Worst Slack
********************************

                                                      Starting                                               Arrival           
Instance                                              Reference     Type       Pin     Net                   Time        Slack 
                                                      Clock                                                                    
-------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]       sc_tck        dffeas     q       etat_present[8]       0.733       46.784
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_i[0]     sc_tck        dffeas     q       etat_present_i[0]     0.733       46.857
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[13]      sc_tck        dffeas     q       etat_present[13]      0.733       46.863
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[6]       sc_tck        dffeas     q       etat_present[6]       0.733       46.886
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[5]       sc_tck        dffeas     q       etat_present[5]       0.733       47.108
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[7]       sc_tck        dffeas     q       etat_present[7]       0.733       47.113
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[14]      sc_tck        dffeas     q       etat_present[14]      0.733       47.125
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[11]      sc_tck        dffeas     q       etat_present[11]      0.733       47.268
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[12]      sc_tck        dffeas     q       etat_present[12]      0.733       47.274
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[10]      sc_tck        dffeas     q       etat_present[10]      0.733       47.278
===============================================================================================================================


Ending Points with Worst Slack
******************************

                                                               Starting                                                                  Required           
Instance                                                       Reference     Type       Pin     Net                                      Time         Slack 
                                                               Clock                                                                                        
------------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR                       sc_tck        dffeas     d       etat_present_s15_0_a2_0_a2_0_a3_0_g0     50.458       47.389
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.22\.d\.e.data_out       sc_tck        dffeas     ena     G_774                                    49.939       47.567
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.10\.d\.e.data_out       sc_tck        dffeas     ena     G_774                                    49.939       47.567
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.11\.d\.e.data_out     sc_tck        dffeas     ena     G_780                                    49.939       47.567
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.21\.d\.e.data_out       sc_tck        dffeas     ena     G_774                                    49.939       47.567
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.2\.d\.e.data_out        sc_tck        dffeas     ena     G_774                                    49.939       47.567
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.14\.d\.e.data_out     sc_tck        dffeas     ena     G_780                                    49.939       47.567
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.23\.b\.c.data_out       sc_tck        dffeas     ena     G_774                                    49.939       47.567
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.12\.d\.e.data_out       sc_tck        dffeas     ena     G_774                                    49.939       47.567
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.14\.d\.e.data_out       sc_tck        dffeas     ena     G_774                                    49.939       47.567
============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      2.621
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.784

    Number of logic level(s):                3
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8] / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                           Pin         Pin               Arrival     No. of    
Name                                                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]                                dffeas                    q           Out     0.199     0.733       -         
etat_present[8]                                                                Net                       -           -       0.356     -           12        
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_bypass_0_sqmuxa_i_a2_0_RNI5OSV     cycloneiii_lcell_comb     datab       In      -         1.089       -         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_bypass_0_sqmuxa_i_a2_0_RNI5OSV     cycloneiii_lcell_comb     combout     Out     0.381     1.470       -         
sc_updateDR_0x09_0_0_g0                                                        Net                       -           -       0.258     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61        cycloneiii_lcell_comb     datab       In      -         1.728       -         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61        cycloneiii_lcell_comb     combout     Out     0.381     2.109       -         
G_824                                                                          Net                       -           -       0.419     -           16        
comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.pilotage_n_RNO          cycloneiii_lcell_comb     datab       In      -         2.528       -         
comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.pilotage_n_RNO          cycloneiii_lcell_comb     combout     Out     0.381     2.909       -         
pilotage_n_cnv                                                                 Net                       -           -       0.246     -           1         
comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.pilotage_n              dffeas                    ena         In      -         3.155       -         
=============================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.216 is 1.937(60.2%) logic and 1.279(39.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      2.621
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.784

    Number of logic level(s):                3
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8] / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.14\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                           Pin         Pin               Arrival     No. of    
Name                                                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]                                dffeas                    q           Out     0.199     0.733       -         
etat_present[8]                                                                Net                       -           -       0.356     -           12        
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_bypass_0_sqmuxa_i_a2_0_RNI5OSV     cycloneiii_lcell_comb     datab       In      -         1.089       -         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_bypass_0_sqmuxa_i_a2_0_RNI5OSV     cycloneiii_lcell_comb     combout     Out     0.381     1.470       -         
sc_updateDR_0x09_0_0_g0                                                        Net                       -           -       0.258     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61        cycloneiii_lcell_comb     datab       In      -         1.728       -         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61        cycloneiii_lcell_comb     combout     Out     0.381     2.109       -         
G_824                                                                          Net                       -           -       0.419     -           16        
comp_gestion_hybrides_v4.control_alim.gen\.14\.latch_n.pilotage_n_RNO          cycloneiii_lcell_comb     datab       In      -         2.528       -         
comp_gestion_hybrides_v4.control_alim.gen\.14\.latch_n.pilotage_n_RNO          cycloneiii_lcell_comb     combout     Out     0.381     2.909       -         
pilotage_n_cnv                                                                 Net                       -           -       0.246     -           1         
comp_gestion_hybrides_v4.control_alim.gen\.14\.latch_n.pilotage_n              dffeas                    ena         In      -         3.155       -         
=============================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.216 is 1.937(60.2%) logic and 1.279(39.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      2.621
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.784

    Number of logic level(s):                3
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8] / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.13\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                           Pin         Pin               Arrival     No. of    
Name                                                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]                                dffeas                    q           Out     0.199     0.733       -         
etat_present[8]                                                                Net                       -           -       0.356     -           12        
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_bypass_0_sqmuxa_i_a2_0_RNI5OSV     cycloneiii_lcell_comb     datab       In      -         1.089       -         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_bypass_0_sqmuxa_i_a2_0_RNI5OSV     cycloneiii_lcell_comb     combout     Out     0.381     1.470       -         
sc_updateDR_0x09_0_0_g0                                                        Net                       -           -       0.258     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61        cycloneiii_lcell_comb     datab       In      -         1.728       -         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61        cycloneiii_lcell_comb     combout     Out     0.381     2.109       -         
G_824                                                                          Net                       -           -       0.419     -           16        
comp_gestion_hybrides_v4.control_alim.gen\.13\.latch_n.pilotage_n_RNO          cycloneiii_lcell_comb     datab       In      -         2.528       -         
comp_gestion_hybrides_v4.control_alim.gen\.13\.latch_n.pilotage_n_RNO          cycloneiii_lcell_comb     combout     Out     0.381     2.909       -         
pilotage_n_cnv                                                                 Net                       -           -       0.246     -           1         
comp_gestion_hybrides_v4.control_alim.gen\.13\.latch_n.pilotage_n              dffeas                    ena         In      -         3.155       -         
=============================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.216 is 1.937(60.2%) logic and 1.279(39.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      2.621
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.784

    Number of logic level(s):                3
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8] / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.12\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                           Pin         Pin               Arrival     No. of    
Name                                                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]                                dffeas                    q           Out     0.199     0.733       -         
etat_present[8]                                                                Net                       -           -       0.356     -           12        
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_bypass_0_sqmuxa_i_a2_0_RNI5OSV     cycloneiii_lcell_comb     datab       In      -         1.089       -         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_bypass_0_sqmuxa_i_a2_0_RNI5OSV     cycloneiii_lcell_comb     combout     Out     0.381     1.470       -         
sc_updateDR_0x09_0_0_g0                                                        Net                       -           -       0.258     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61        cycloneiii_lcell_comb     datab       In      -         1.728       -         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61        cycloneiii_lcell_comb     combout     Out     0.381     2.109       -         
G_824                                                                          Net                       -           -       0.419     -           16        
comp_gestion_hybrides_v4.control_alim.gen\.12\.latch_n.pilotage_n_RNO          cycloneiii_lcell_comb     datab       In      -         2.528       -         
comp_gestion_hybrides_v4.control_alim.gen\.12\.latch_n.pilotage_n_RNO          cycloneiii_lcell_comb     combout     Out     0.381     2.909       -         
pilotage_n_cnv                                                                 Net                       -           -       0.246     -           1         
comp_gestion_hybrides_v4.control_alim.gen\.12\.latch_n.pilotage_n              dffeas                    ena         In      -         3.155       -         
=============================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.216 is 1.937(60.2%) logic and 1.279(39.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      2.621
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.784

    Number of logic level(s):                3
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8] / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.11\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                           Pin         Pin               Arrival     No. of    
Name                                                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]                                dffeas                    q           Out     0.199     0.733       -         
etat_present[8]                                                                Net                       -           -       0.356     -           12        
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_bypass_0_sqmuxa_i_a2_0_RNI5OSV     cycloneiii_lcell_comb     datab       In      -         1.089       -         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_bypass_0_sqmuxa_i_a2_0_RNI5OSV     cycloneiii_lcell_comb     combout     Out     0.381     1.470       -         
sc_updateDR_0x09_0_0_g0                                                        Net                       -           -       0.258     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61        cycloneiii_lcell_comb     datab       In      -         1.728       -         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61        cycloneiii_lcell_comb     combout     Out     0.381     2.109       -         
G_824                                                                          Net                       -           -       0.419     -           16        
comp_gestion_hybrides_v4.control_alim.gen\.11\.latch_n.pilotage_n_RNO          cycloneiii_lcell_comb     datab       In      -         2.528       -         
comp_gestion_hybrides_v4.control_alim.gen\.11\.latch_n.pilotage_n_RNO          cycloneiii_lcell_comb     combout     Out     0.381     2.909       -         
pilotage_n_cnv                                                                 Net                       -           -       0.246     -           1         
comp_gestion_hybrides_v4.control_alim.gen\.11\.latch_n.pilotage_n              dffeas                    ena         In      -         3.155       -         
=============================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.216 is 1.937(60.2%) logic and 1.279(39.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      2.621
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.784

    Number of logic level(s):                3
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8] / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.10\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                           Pin         Pin               Arrival     No. of    
Name                                                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]                                dffeas                    q           Out     0.199     0.733       -         
etat_present[8]                                                                Net                       -           -       0.356     -           12        
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_bypass_0_sqmuxa_i_a2_0_RNI5OSV     cycloneiii_lcell_comb     datab       In      -         1.089       -         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_bypass_0_sqmuxa_i_a2_0_RNI5OSV     cycloneiii_lcell_comb     combout     Out     0.381     1.470       -         
sc_updateDR_0x09_0_0_g0                                                        Net                       -           -       0.258     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61        cycloneiii_lcell_comb     datab       In      -         1.728       -         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61        cycloneiii_lcell_comb     combout     Out     0.381     2.109       -         
G_824                                                                          Net                       -           -       0.419     -           16        
comp_gestion_hybrides_v4.control_alim.gen\.10\.latch_n.pilotage_n_RNO          cycloneiii_lcell_comb     datab       In      -         2.528       -         
comp_gestion_hybrides_v4.control_alim.gen\.10\.latch_n.pilotage_n_RNO          cycloneiii_lcell_comb     combout     Out     0.381     2.909       -         
pilotage_n_cnv                                                                 Net                       -           -       0.246     -           1         
comp_gestion_hybrides_v4.control_alim.gen\.10\.latch_n.pilotage_n              dffeas                    ena         In      -         3.155       -         
=============================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.216 is 1.937(60.2%) logic and 1.279(39.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      2.621
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.784

    Number of logic level(s):                3
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8] / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.9\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                           Pin         Pin               Arrival     No. of    
Name                                                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]                                dffeas                    q           Out     0.199     0.733       -         
etat_present[8]                                                                Net                       -           -       0.356     -           12        
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_bypass_0_sqmuxa_i_a2_0_RNI5OSV     cycloneiii_lcell_comb     datab       In      -         1.089       -         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_bypass_0_sqmuxa_i_a2_0_RNI5OSV     cycloneiii_lcell_comb     combout     Out     0.381     1.470       -         
sc_updateDR_0x09_0_0_g0                                                        Net                       -           -       0.258     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61        cycloneiii_lcell_comb     datab       In      -         1.728       -         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61        cycloneiii_lcell_comb     combout     Out     0.381     2.109       -         
G_824                                                                          Net                       -           -       0.419     -           16        
comp_gestion_hybrides_v4.control_alim.gen\.9\.latch_n.pilotage_n_RNO           cycloneiii_lcell_comb     datab       In      -         2.528       -         
comp_gestion_hybrides_v4.control_alim.gen\.9\.latch_n.pilotage_n_RNO           cycloneiii_lcell_comb     combout     Out     0.381     2.909       -         
pilotage_n_cnv                                                                 Net                       -           -       0.246     -           1         
comp_gestion_hybrides_v4.control_alim.gen\.9\.latch_n.pilotage_n               dffeas                    ena         In      -         3.155       -         
=============================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.216 is 1.937(60.2%) logic and 1.279(39.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      2.621
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.784

    Number of logic level(s):                3
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8] / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.8\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                           Pin         Pin               Arrival     No. of    
Name                                                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]                                dffeas                    q           Out     0.199     0.733       -         
etat_present[8]                                                                Net                       -           -       0.356     -           12        
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_bypass_0_sqmuxa_i_a2_0_RNI5OSV     cycloneiii_lcell_comb     datab       In      -         1.089       -         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_bypass_0_sqmuxa_i_a2_0_RNI5OSV     cycloneiii_lcell_comb     combout     Out     0.381     1.470       -         
sc_updateDR_0x09_0_0_g0                                                        Net                       -           -       0.258     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61        cycloneiii_lcell_comb     datab       In      -         1.728       -         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61        cycloneiii_lcell_comb     combout     Out     0.381     2.109       -         
G_824                                                                          Net                       -           -       0.419     -           16        
comp_gestion_hybrides_v4.control_alim.gen\.8\.latch_n.pilotage_n_RNO           cycloneiii_lcell_comb     datab       In      -         2.528       -         
comp_gestion_hybrides_v4.control_alim.gen\.8\.latch_n.pilotage_n_RNO           cycloneiii_lcell_comb     combout     Out     0.381     2.909       -         
pilotage_n_cnv                                                                 Net                       -           -       0.246     -           1         
comp_gestion_hybrides_v4.control_alim.gen\.8\.latch_n.pilotage_n               dffeas                    ena         In      -         3.155       -         
=============================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.216 is 1.937(60.2%) logic and 1.279(39.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      2.621
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.784

    Number of logic level(s):                3
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8] / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.7\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                           Pin         Pin               Arrival     No. of    
Name                                                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]                                dffeas                    q           Out     0.199     0.733       -         
etat_present[8]                                                                Net                       -           -       0.356     -           12        
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_bypass_0_sqmuxa_i_a2_0_RNI5OSV     cycloneiii_lcell_comb     datab       In      -         1.089       -         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_bypass_0_sqmuxa_i_a2_0_RNI5OSV     cycloneiii_lcell_comb     combout     Out     0.381     1.470       -         
sc_updateDR_0x09_0_0_g0                                                        Net                       -           -       0.258     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61        cycloneiii_lcell_comb     datab       In      -         1.728       -         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61        cycloneiii_lcell_comb     combout     Out     0.381     2.109       -         
G_824                                                                          Net                       -           -       0.419     -           16        
comp_gestion_hybrides_v4.control_alim.gen\.7\.latch_n.pilotage_n_RNO           cycloneiii_lcell_comb     datab       In      -         2.528       -         
comp_gestion_hybrides_v4.control_alim.gen\.7\.latch_n.pilotage_n_RNO           cycloneiii_lcell_comb     combout     Out     0.381     2.909       -         
pilotage_n_cnv                                                                 Net                       -           -       0.246     -           1         
comp_gestion_hybrides_v4.control_alim.gen\.7\.latch_n.pilotage_n               dffeas                    ena         In      -         3.155       -         
=============================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.216 is 1.937(60.2%) logic and 1.279(39.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      2.621
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.784

    Number of logic level(s):                3
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8] / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.6\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                           Pin         Pin               Arrival     No. of    
Name                                                                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]                                dffeas                    q           Out     0.199     0.733       -         
etat_present[8]                                                                Net                       -           -       0.356     -           12        
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_bypass_0_sqmuxa_i_a2_0_RNI5OSV     cycloneiii_lcell_comb     datab       In      -         1.089       -         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_bypass_0_sqmuxa_i_a2_0_RNI5OSV     cycloneiii_lcell_comb     combout     Out     0.381     1.470       -         
sc_updateDR_0x09_0_0_g0                                                        Net                       -           -       0.258     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61        cycloneiii_lcell_comb     datab       In      -         1.728       -         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61        cycloneiii_lcell_comb     combout     Out     0.381     2.109       -         
G_824                                                                          Net                       -           -       0.419     -           16        
comp_gestion_hybrides_v4.control_alim.gen\.6\.latch_n.pilotage_n_RNO           cycloneiii_lcell_comb     datab       In      -         2.528       -         
comp_gestion_hybrides_v4.control_alim.gen\.6\.latch_n.pilotage_n_RNO           cycloneiii_lcell_comb     combout     Out     0.381     2.909       -         
pilotage_n_cnv                                                                 Net                       -           -       0.246     -           1         
comp_gestion_hybrides_v4.control_alim.gen\.6\.latch_n.pilotage_n               dffeas                    ena         In      -         3.155       -         
=============================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.216 is 1.937(60.2%) logic and 1.279(39.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: temperature
====================================



Starting Points with Worst Slack
********************************

                                             Starting                                        Arrival           
Instance                                     Reference       Type       Pin     Net          Time        Slack 
                                             Clock                                                             
---------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte4.comptage     temperature     dffeas     q       comptage     0.733       99.053
comp_mesure_temperature.compte2.comptage     temperature     dffeas     q       comptage     0.733       99.053
comp_mesure_temperature.compte1.comptage     temperature     dffeas     q       comptage     0.733       99.053
comp_mesure_temperature.compte3.comptage     temperature     dffeas     q       comptage     0.733       99.075
===============================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                            Required           
Instance                                     Reference       Type       Pin     Net              Time         Slack 
                                             Clock                                                                  
--------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte4.comptage     temperature     dffeas     d       comptage_0_x     100.458      99.053
comp_mesure_temperature.compte2.comptage     temperature     dffeas     d       comptage_0_x     100.458      99.053
comp_mesure_temperature.compte1.comptage     temperature     dffeas     d       comptage_0_x     100.458      99.053
comp_mesure_temperature.compte3.comptage     temperature     dffeas     d       comptage_0_x     100.458      99.075
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      100.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         100.458

    - Propagation time:                      0.871
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 99.053

    Number of logic level(s):                1
    Starting point:                          comp_mesure_temperature.compte4.comptage / q
    Ending point:                            comp_mesure_temperature.compte4.comptage / d
    The start point is clocked by            temperature [falling] on pin clk
    The end   point is clocked by            temperature [falling] on pin clk

Instance / Net                                                             Pin         Pin               Arrival     No. of    
Name                                             Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte4.comptage         dffeas                    q           Out     0.199     0.733       -         
comptage                                         Net                       -           -       0.291     -           25(7)     
comp_mesure_temperature.compte4.comptage_0_x     cycloneiii_lcell_comb     datab       In      -         1.024       -         
comp_mesure_temperature.compte4.comptage_0_x     cycloneiii_lcell_comb     combout     Out     0.381     1.405       -         
comptage_0_x                                     Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.comptage         dffeas                    d           In      -         1.405       -         
===============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 0.947 is 0.656(69.3%) logic and 0.291(30.7%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      100.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         100.458

    - Propagation time:                      0.871
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 99.053

    Number of logic level(s):                1
    Starting point:                          comp_mesure_temperature.compte2.comptage / q
    Ending point:                            comp_mesure_temperature.compte2.comptage / d
    The start point is clocked by            temperature [falling] on pin clk
    The end   point is clocked by            temperature [falling] on pin clk

Instance / Net                                                             Pin         Pin               Arrival     No. of    
Name                                             Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte2.comptage         dffeas                    q           Out     0.199     0.733       -         
comptage                                         Net                       -           -       0.291     -           25(7)     
comp_mesure_temperature.compte2.comptage_0_x     cycloneiii_lcell_comb     datab       In      -         1.024       -         
comp_mesure_temperature.compte2.comptage_0_x     cycloneiii_lcell_comb     combout     Out     0.381     1.405       -         
comptage_0_x                                     Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.comptage         dffeas                    d           In      -         1.405       -         
===============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 0.947 is 0.656(69.3%) logic and 0.291(30.7%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      100.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         100.458

    - Propagation time:                      0.871
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 99.053

    Number of logic level(s):                1
    Starting point:                          comp_mesure_temperature.compte1.comptage / q
    Ending point:                            comp_mesure_temperature.compte1.comptage / d
    The start point is clocked by            temperature [falling] on pin clk
    The end   point is clocked by            temperature [falling] on pin clk

Instance / Net                                                             Pin         Pin               Arrival     No. of    
Name                                             Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte1.comptage         dffeas                    q           Out     0.199     0.733       -         
comptage                                         Net                       -           -       0.291     -           25(7)     
comp_mesure_temperature.compte1.comptage_0_x     cycloneiii_lcell_comb     datab       In      -         1.024       -         
comp_mesure_temperature.compte1.comptage_0_x     cycloneiii_lcell_comb     combout     Out     0.381     1.405       -         
comptage_0_x                                     Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.comptage         dffeas                    d           In      -         1.405       -         
===============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 0.947 is 0.656(69.3%) logic and 0.291(30.7%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      100.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         100.458

    - Propagation time:                      0.849
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 99.075

    Number of logic level(s):                1
    Starting point:                          comp_mesure_temperature.compte3.comptage / q
    Ending point:                            comp_mesure_temperature.compte3.comptage / d
    The start point is clocked by            temperature [falling] on pin clk
    The end   point is clocked by            temperature [falling] on pin clk

Instance / Net                                                             Pin         Pin               Arrival     No. of    
Name                                             Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte3.comptage         dffeas                    q           Out     0.199     0.733       -         
comptage                                         Net                       -           -       0.269     -           14(5)     
comp_mesure_temperature.compte3.comptage_0_x     cycloneiii_lcell_comb     datab       In      -         1.002       -         
comp_mesure_temperature.compte3.comptage_0_x     cycloneiii_lcell_comb     combout     Out     0.381     1.383       -         
comptage_0_x                                     Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte3.comptage         dffeas                    d           In      -         1.383       -         
===============================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 0.925 is 0.656(70.9%) logic and 0.269(29.1%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                            Starting                                                                                         Arrival           
Instance                                                    Reference     Type                                                 Pin      Net                  Time        Slack 
                                                            Clock                                                                                                              
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
GEN_ADC_RESULTS\.11\.shift_adc_i.LPM_SHIFTREG_component     System        lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[8]     adc_results_11_8     0.000       22.232
GEN_ADC_RESULTS\.11\.shift_adc_i.LPM_SHIFTREG_component     System        lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[9]     adc_results_11_9     0.000       22.232
GEN_ADC_RESULTS\.10\.shift_adc_i.LPM_SHIFTREG_component     System        lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[8]     adc_results_10_8     0.000       22.237
GEN_ADC_RESULTS\.10\.shift_adc_i.LPM_SHIFTREG_component     System        lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[9]     adc_results_10_9     0.000       22.237
GEN_ADC_RESULTS\.15\.shift_adc_i.LPM_SHIFTREG_component     System        lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[8]     adc_results_15_8     0.000       22.471
GEN_ADC_RESULTS\.15\.shift_adc_i.LPM_SHIFTREG_component     System        lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[9]     adc_results_15_9     0.000       22.471
GEN_ADC_RESULTS\.14\.shift_adc_i.LPM_SHIFTREG_component     System        lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[8]     adc_results_14_8     0.000       22.476
GEN_ADC_RESULTS\.14\.shift_adc_i.LPM_SHIFTREG_component     System        lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[9]     adc_results_14_9     0.000       22.476
GEN_ADC_RESULTS\.7\.shift_adc_i.LPM_SHIFTREG_component      System        lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[8]     adc_results_7_8      0.000       22.596
GEN_ADC_RESULTS\.7\.shift_adc_i.LPM_SHIFTREG_component      System        lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[9]     adc_results_7_9      0.000       22.596
===============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                      Starting                                                                                     Required           
Instance                              Reference     Type       Pin        Net                                                      Time         Slack 
                                      Clock                                                                                                           
------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_fifo8_to_usb_input[0]     System        dffeas     d          acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]     25.458       22.232
ladder_fpga_fifo8_to_usb_input[1]     System        dffeas     d          acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[1]     25.458       22.232
ladder_fpga_fifo8_from_usb_rd         System        dffeas     ena        ladder_fpga_fifo8_from_usb_rd_0_0_g0_i_o4                24.939       22.673
ladder_fpga_fifo8_to_usb_input[7]     System        dffeas     d          acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14[7]       25.458       22.965
ladder_fpga_fifo8_to_usb_input[0]     System        dffeas     asdata     acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_7[0]     25.549       23.425
ladder_fpga_fifo8_to_usb_input[1]     System        dffeas     asdata     acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_7[1]     25.549       23.425
ladder_fpga_fifo8_to_usb_input[2]     System        dffeas     asdata     acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_7[2]     25.549       23.425
ladder_fpga_fifo8_to_usb_input[3]     System        dffeas     asdata     acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_7[3]     25.549       23.425
ladder_fpga_fifo8_to_usb_input[4]     System        dffeas     asdata     acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_7[4]     25.549       23.437
ladder_fpga_fifo8_to_usb_input[5]     System        dffeas     d          acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14[5]       25.458       23.580
======================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      3.226
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 22.232

    Number of logic level(s):                6
    Starting point:                          GEN_ADC_RESULTS\.11\.shift_adc_i.LPM_SHIFTREG_component / q[8]
    Ending point:                            ladder_fpga_fifo8_to_usb_input[0] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                                   Pin         Pin               Arrival     No. of    
Name                                                        Type                                                 Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
GEN_ADC_RESULTS\.11\.shift_adc_i.LPM_SHIFTREG_component     lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[8]        Out     0.000     0.000       -         
adc_results_11_8                                            Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_10_a[8]                        cycloneiii_lcell_comb                                datab       In      -         0.246       -         
acquire_adcs\.data_to_send_2_10_a[8]                        cycloneiii_lcell_comb                                combout     Out     0.381     0.627       -         
acquire_adcs\.data_to_send_2_10_a[8]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_10[8]                          cycloneiii_lcell_comb                                datad       In      -         0.874       -         
acquire_adcs\.data_to_send_2_10[8]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.004       -         
acquire_adcs\.data_to_send_2_10[8]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15_a[8]                        cycloneiii_lcell_comb                                datac       In      -         1.250       -         
acquire_adcs\.data_to_send_2_15_a[8]                        cycloneiii_lcell_comb                                combout     Out     0.369     1.619       -         
acquire_adcs\.data_to_send_2_15_a[8]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15[8]                          cycloneiii_lcell_comb                                datad       In      -         1.866       -         
acquire_adcs\.data_to_send_2_15[8]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.996       -         
acquire_adcs\.data_to_send_2_15[8]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[0]        cycloneiii_lcell_comb                                datac       In      -         2.242       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[0]        cycloneiii_lcell_comb                                combout     Out     0.369     2.611       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[0]        Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]        cycloneiii_lcell_comb                                datac       In      -         2.857       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]        cycloneiii_lcell_comb                                combout     Out     0.369     3.226       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]        Net                                                  -           -       0.000     -           1         
ladder_fpga_fifo8_to_usb_input[0]                           dffeas                                               d           In      -         3.226       -         
=====================================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 2.768 is 1.290(46.6%) logic and 1.478(53.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      3.226
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 22.232

    Number of logic level(s):                6
    Starting point:                          GEN_ADC_RESULTS\.11\.shift_adc_i.LPM_SHIFTREG_component / q[9]
    Ending point:                            ladder_fpga_fifo8_to_usb_input[1] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                                   Pin         Pin               Arrival     No. of    
Name                                                        Type                                                 Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
GEN_ADC_RESULTS\.11\.shift_adc_i.LPM_SHIFTREG_component     lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[9]        Out     0.000     0.000       -         
adc_results_11_9                                            Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_10_a[9]                        cycloneiii_lcell_comb                                datab       In      -         0.246       -         
acquire_adcs\.data_to_send_2_10_a[9]                        cycloneiii_lcell_comb                                combout     Out     0.381     0.627       -         
acquire_adcs\.data_to_send_2_10_a[9]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_10[9]                          cycloneiii_lcell_comb                                datad       In      -         0.874       -         
acquire_adcs\.data_to_send_2_10[9]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.004       -         
acquire_adcs\.data_to_send_2_10[9]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15_a[9]                        cycloneiii_lcell_comb                                datac       In      -         1.250       -         
acquire_adcs\.data_to_send_2_15_a[9]                        cycloneiii_lcell_comb                                combout     Out     0.369     1.619       -         
acquire_adcs\.data_to_send_2_15_a[9]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15[9]                          cycloneiii_lcell_comb                                datad       In      -         1.866       -         
acquire_adcs\.data_to_send_2_15[9]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.996       -         
acquire_adcs\.data_to_send_2_15[9]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[1]        cycloneiii_lcell_comb                                datac       In      -         2.242       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[1]        cycloneiii_lcell_comb                                combout     Out     0.369     2.611       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[1]        Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[1]        cycloneiii_lcell_comb                                datac       In      -         2.857       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[1]        cycloneiii_lcell_comb                                combout     Out     0.369     3.226       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[1]        Net                                                  -           -       0.000     -           1         
ladder_fpga_fifo8_to_usb_input[1]                           dffeas                                               d           In      -         3.226       -         
=====================================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 2.768 is 1.290(46.6%) logic and 1.478(53.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      3.221
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 22.237

    Number of logic level(s):                6
    Starting point:                          GEN_ADC_RESULTS\.10\.shift_adc_i.LPM_SHIFTREG_component / q[8]
    Ending point:                            ladder_fpga_fifo8_to_usb_input[0] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                                   Pin         Pin               Arrival     No. of    
Name                                                        Type                                                 Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
GEN_ADC_RESULTS\.10\.shift_adc_i.LPM_SHIFTREG_component     lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[8]        Out     0.000     0.000       -         
adc_results_10_8                                            Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_10_a[8]                        cycloneiii_lcell_comb                                dataa       In      -         0.246       -         
acquire_adcs\.data_to_send_2_10_a[8]                        cycloneiii_lcell_comb                                combout     Out     0.376     0.622       -         
acquire_adcs\.data_to_send_2_10_a[8]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_10[8]                          cycloneiii_lcell_comb                                datad       In      -         0.869       -         
acquire_adcs\.data_to_send_2_10[8]                          cycloneiii_lcell_comb                                combout     Out     0.130     0.999       -         
acquire_adcs\.data_to_send_2_10[8]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15_a[8]                        cycloneiii_lcell_comb                                datac       In      -         1.245       -         
acquire_adcs\.data_to_send_2_15_a[8]                        cycloneiii_lcell_comb                                combout     Out     0.369     1.614       -         
acquire_adcs\.data_to_send_2_15_a[8]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15[8]                          cycloneiii_lcell_comb                                datad       In      -         1.861       -         
acquire_adcs\.data_to_send_2_15[8]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.991       -         
acquire_adcs\.data_to_send_2_15[8]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[0]        cycloneiii_lcell_comb                                datac       In      -         2.237       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[0]        cycloneiii_lcell_comb                                combout     Out     0.369     2.606       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[0]        Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]        cycloneiii_lcell_comb                                datac       In      -         2.852       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]        cycloneiii_lcell_comb                                combout     Out     0.369     3.221       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]        Net                                                  -           -       0.000     -           1         
ladder_fpga_fifo8_to_usb_input[0]                           dffeas                                               d           In      -         3.221       -         
=====================================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 2.763 is 1.285(46.5%) logic and 1.478(53.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      3.221
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 22.237

    Number of logic level(s):                6
    Starting point:                          GEN_ADC_RESULTS\.10\.shift_adc_i.LPM_SHIFTREG_component / q[9]
    Ending point:                            ladder_fpga_fifo8_to_usb_input[1] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                                   Pin         Pin               Arrival     No. of    
Name                                                        Type                                                 Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
GEN_ADC_RESULTS\.10\.shift_adc_i.LPM_SHIFTREG_component     lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[9]        Out     0.000     0.000       -         
adc_results_10_9                                            Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_10_a[9]                        cycloneiii_lcell_comb                                dataa       In      -         0.246       -         
acquire_adcs\.data_to_send_2_10_a[9]                        cycloneiii_lcell_comb                                combout     Out     0.376     0.622       -         
acquire_adcs\.data_to_send_2_10_a[9]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_10[9]                          cycloneiii_lcell_comb                                datad       In      -         0.869       -         
acquire_adcs\.data_to_send_2_10[9]                          cycloneiii_lcell_comb                                combout     Out     0.130     0.999       -         
acquire_adcs\.data_to_send_2_10[9]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15_a[9]                        cycloneiii_lcell_comb                                datac       In      -         1.245       -         
acquire_adcs\.data_to_send_2_15_a[9]                        cycloneiii_lcell_comb                                combout     Out     0.369     1.614       -         
acquire_adcs\.data_to_send_2_15_a[9]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15[9]                          cycloneiii_lcell_comb                                datad       In      -         1.861       -         
acquire_adcs\.data_to_send_2_15[9]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.991       -         
acquire_adcs\.data_to_send_2_15[9]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[1]        cycloneiii_lcell_comb                                datac       In      -         2.237       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[1]        cycloneiii_lcell_comb                                combout     Out     0.369     2.606       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[1]        Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[1]        cycloneiii_lcell_comb                                datac       In      -         2.852       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[1]        cycloneiii_lcell_comb                                combout     Out     0.369     3.221       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[1]        Net                                                  -           -       0.000     -           1         
ladder_fpga_fifo8_to_usb_input[1]                           dffeas                                               d           In      -         3.221       -         
=====================================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 2.763 is 1.285(46.5%) logic and 1.478(53.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      2.987
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 22.471

    Number of logic level(s):                6
    Starting point:                          GEN_ADC_RESULTS\.15\.shift_adc_i.LPM_SHIFTREG_component / q[8]
    Ending point:                            ladder_fpga_fifo8_to_usb_input[0] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                                   Pin         Pin               Arrival     No. of    
Name                                                        Type                                                 Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
GEN_ADC_RESULTS\.15\.shift_adc_i.LPM_SHIFTREG_component     lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[8]        Out     0.000     0.000       -         
adc_results_15_8                                            Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_13_a[8]                        cycloneiii_lcell_comb                                datab       In      -         0.246       -         
acquire_adcs\.data_to_send_2_13_a[8]                        cycloneiii_lcell_comb                                combout     Out     0.381     0.627       -         
acquire_adcs\.data_to_send_2_13_a[8]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_13[8]                          cycloneiii_lcell_comb                                datad       In      -         0.874       -         
acquire_adcs\.data_to_send_2_13[8]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.004       -         
acquire_adcs\.data_to_send_2_13[8]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15_a[8]                        cycloneiii_lcell_comb                                datad       In      -         1.250       -         
acquire_adcs\.data_to_send_2_15_a[8]                        cycloneiii_lcell_comb                                combout     Out     0.130     1.380       -         
acquire_adcs\.data_to_send_2_15_a[8]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15[8]                          cycloneiii_lcell_comb                                datad       In      -         1.627       -         
acquire_adcs\.data_to_send_2_15[8]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.757       -         
acquire_adcs\.data_to_send_2_15[8]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[0]        cycloneiii_lcell_comb                                datac       In      -         2.003       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[0]        cycloneiii_lcell_comb                                combout     Out     0.369     2.372       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[0]        Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]        cycloneiii_lcell_comb                                datac       In      -         2.618       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]        cycloneiii_lcell_comb                                combout     Out     0.369     2.987       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]        Net                                                  -           -       0.000     -           1         
ladder_fpga_fifo8_to_usb_input[0]                           dffeas                                               d           In      -         2.987       -         
=====================================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 2.529 is 1.051(41.6%) logic and 1.478(58.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 6: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      2.987
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 22.471

    Number of logic level(s):                6
    Starting point:                          GEN_ADC_RESULTS\.15\.shift_adc_i.LPM_SHIFTREG_component / q[9]
    Ending point:                            ladder_fpga_fifo8_to_usb_input[1] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                                   Pin         Pin               Arrival     No. of    
Name                                                        Type                                                 Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
GEN_ADC_RESULTS\.15\.shift_adc_i.LPM_SHIFTREG_component     lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[9]        Out     0.000     0.000       -         
adc_results_15_9                                            Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_13_a[9]                        cycloneiii_lcell_comb                                datab       In      -         0.246       -         
acquire_adcs\.data_to_send_2_13_a[9]                        cycloneiii_lcell_comb                                combout     Out     0.381     0.627       -         
acquire_adcs\.data_to_send_2_13_a[9]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_13[9]                          cycloneiii_lcell_comb                                datad       In      -         0.874       -         
acquire_adcs\.data_to_send_2_13[9]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.004       -         
acquire_adcs\.data_to_send_2_13[9]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15_a[9]                        cycloneiii_lcell_comb                                datad       In      -         1.250       -         
acquire_adcs\.data_to_send_2_15_a[9]                        cycloneiii_lcell_comb                                combout     Out     0.130     1.380       -         
acquire_adcs\.data_to_send_2_15_a[9]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15[9]                          cycloneiii_lcell_comb                                datad       In      -         1.627       -         
acquire_adcs\.data_to_send_2_15[9]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.757       -         
acquire_adcs\.data_to_send_2_15[9]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[1]        cycloneiii_lcell_comb                                datac       In      -         2.003       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[1]        cycloneiii_lcell_comb                                combout     Out     0.369     2.372       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[1]        Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[1]        cycloneiii_lcell_comb                                datac       In      -         2.618       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[1]        cycloneiii_lcell_comb                                combout     Out     0.369     2.987       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[1]        Net                                                  -           -       0.000     -           1         
ladder_fpga_fifo8_to_usb_input[1]                           dffeas                                               d           In      -         2.987       -         
=====================================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 2.529 is 1.051(41.6%) logic and 1.478(58.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 7: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      2.982
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 22.476

    Number of logic level(s):                6
    Starting point:                          GEN_ADC_RESULTS\.14\.shift_adc_i.LPM_SHIFTREG_component / q[8]
    Ending point:                            ladder_fpga_fifo8_to_usb_input[0] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                                   Pin         Pin               Arrival     No. of    
Name                                                        Type                                                 Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
GEN_ADC_RESULTS\.14\.shift_adc_i.LPM_SHIFTREG_component     lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[8]        Out     0.000     0.000       -         
adc_results_14_8                                            Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_13_a[8]                        cycloneiii_lcell_comb                                dataa       In      -         0.246       -         
acquire_adcs\.data_to_send_2_13_a[8]                        cycloneiii_lcell_comb                                combout     Out     0.376     0.622       -         
acquire_adcs\.data_to_send_2_13_a[8]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_13[8]                          cycloneiii_lcell_comb                                datad       In      -         0.869       -         
acquire_adcs\.data_to_send_2_13[8]                          cycloneiii_lcell_comb                                combout     Out     0.130     0.999       -         
acquire_adcs\.data_to_send_2_13[8]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15_a[8]                        cycloneiii_lcell_comb                                datad       In      -         1.245       -         
acquire_adcs\.data_to_send_2_15_a[8]                        cycloneiii_lcell_comb                                combout     Out     0.130     1.375       -         
acquire_adcs\.data_to_send_2_15_a[8]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15[8]                          cycloneiii_lcell_comb                                datad       In      -         1.622       -         
acquire_adcs\.data_to_send_2_15[8]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.752       -         
acquire_adcs\.data_to_send_2_15[8]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[0]        cycloneiii_lcell_comb                                datac       In      -         1.998       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[0]        cycloneiii_lcell_comb                                combout     Out     0.369     2.367       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[0]        Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]        cycloneiii_lcell_comb                                datac       In      -         2.613       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]        cycloneiii_lcell_comb                                combout     Out     0.369     2.982       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]        Net                                                  -           -       0.000     -           1         
ladder_fpga_fifo8_to_usb_input[0]                           dffeas                                               d           In      -         2.982       -         
=====================================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 2.524 is 1.046(41.4%) logic and 1.478(58.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 8: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      2.982
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 22.476

    Number of logic level(s):                6
    Starting point:                          GEN_ADC_RESULTS\.14\.shift_adc_i.LPM_SHIFTREG_component / q[9]
    Ending point:                            ladder_fpga_fifo8_to_usb_input[1] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                                   Pin         Pin               Arrival     No. of    
Name                                                        Type                                                 Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
GEN_ADC_RESULTS\.14\.shift_adc_i.LPM_SHIFTREG_component     lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[9]        Out     0.000     0.000       -         
adc_results_14_9                                            Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_13_a[9]                        cycloneiii_lcell_comb                                dataa       In      -         0.246       -         
acquire_adcs\.data_to_send_2_13_a[9]                        cycloneiii_lcell_comb                                combout     Out     0.376     0.622       -         
acquire_adcs\.data_to_send_2_13_a[9]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_13[9]                          cycloneiii_lcell_comb                                datad       In      -         0.869       -         
acquire_adcs\.data_to_send_2_13[9]                          cycloneiii_lcell_comb                                combout     Out     0.130     0.999       -         
acquire_adcs\.data_to_send_2_13[9]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15_a[9]                        cycloneiii_lcell_comb                                datad       In      -         1.245       -         
acquire_adcs\.data_to_send_2_15_a[9]                        cycloneiii_lcell_comb                                combout     Out     0.130     1.375       -         
acquire_adcs\.data_to_send_2_15_a[9]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15[9]                          cycloneiii_lcell_comb                                datad       In      -         1.622       -         
acquire_adcs\.data_to_send_2_15[9]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.752       -         
acquire_adcs\.data_to_send_2_15[9]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[1]        cycloneiii_lcell_comb                                datac       In      -         1.998       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[1]        cycloneiii_lcell_comb                                combout     Out     0.369     2.367       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[1]        Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[1]        cycloneiii_lcell_comb                                datac       In      -         2.613       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[1]        cycloneiii_lcell_comb                                combout     Out     0.369     2.982       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[1]        Net                                                  -           -       0.000     -           1         
ladder_fpga_fifo8_to_usb_input[1]                           dffeas                                               d           In      -         2.982       -         
=====================================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 2.524 is 1.046(41.4%) logic and 1.478(58.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 9: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      2.862
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 22.596

    Number of logic level(s):                5
    Starting point:                          GEN_ADC_RESULTS\.7\.shift_adc_i.LPM_SHIFTREG_component / q[8]
    Ending point:                            ladder_fpga_fifo8_to_usb_input[0] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                                  Pin         Pin               Arrival     No. of    
Name                                                       Type                                                 Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
GEN_ADC_RESULTS\.7\.shift_adc_i.LPM_SHIFTREG_component     lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[8]        Out     0.000     0.000       -         
adc_results_7_8                                            Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_6_a[8]                        cycloneiii_lcell_comb                                datab       In      -         0.246       -         
acquire_adcs\.data_to_send_2_6_a[8]                        cycloneiii_lcell_comb                                combout     Out     0.381     0.627       -         
acquire_adcs\.data_to_send_2_6_a[8]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_6[8]                          cycloneiii_lcell_comb                                datad       In      -         0.874       -         
acquire_adcs\.data_to_send_2_6[8]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.004       -         
acquire_adcs\.data_to_send_2_6[8]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15[8]                         cycloneiii_lcell_comb                                datab       In      -         1.250       -         
acquire_adcs\.data_to_send_2_15[8]                         cycloneiii_lcell_comb                                combout     Out     0.381     1.631       -         
acquire_adcs\.data_to_send_2_15[8]                         Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[0]       cycloneiii_lcell_comb                                datac       In      -         1.878       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[0]       cycloneiii_lcell_comb                                combout     Out     0.369     2.247       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[0]       Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]       cycloneiii_lcell_comb                                datac       In      -         2.493       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]       cycloneiii_lcell_comb                                combout     Out     0.369     2.862       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]       Net                                                  -           -       0.000     -           1         
ladder_fpga_fifo8_to_usb_input[0]                          dffeas                                               d           In      -         2.862       -         
====================================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 2.404 is 1.172(48.8%) logic and 1.232(51.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 10: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      2.862
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 22.596

    Number of logic level(s):                5
    Starting point:                          GEN_ADC_RESULTS\.7\.shift_adc_i.LPM_SHIFTREG_component / q[9]
    Ending point:                            ladder_fpga_fifo8_to_usb_input[1] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                                  Pin         Pin               Arrival     No. of    
Name                                                       Type                                                 Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
GEN_ADC_RESULTS\.7\.shift_adc_i.LPM_SHIFTREG_component     lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[9]        Out     0.000     0.000       -         
adc_results_7_9                                            Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_6_a[9]                        cycloneiii_lcell_comb                                datab       In      -         0.246       -         
acquire_adcs\.data_to_send_2_6_a[9]                        cycloneiii_lcell_comb                                combout     Out     0.381     0.627       -         
acquire_adcs\.data_to_send_2_6_a[9]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_6[9]                          cycloneiii_lcell_comb                                datad       In      -         0.874       -         
acquire_adcs\.data_to_send_2_6[9]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.004       -         
acquire_adcs\.data_to_send_2_6[9]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15[9]                         cycloneiii_lcell_comb                                datab       In      -         1.250       -         
acquire_adcs\.data_to_send_2_15[9]                         cycloneiii_lcell_comb                                combout     Out     0.381     1.631       -         
acquire_adcs\.data_to_send_2_15[9]                         Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[1]       cycloneiii_lcell_comb                                datac       In      -         1.878       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[1]       cycloneiii_lcell_comb                                combout     Out     0.369     2.247       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[1]       Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[1]       cycloneiii_lcell_comb                                datac       In      -         2.493       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[1]       cycloneiii_lcell_comb                                combout     Out     0.369     2.862       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[1]       Net                                                  -           -       0.000     -           1         
ladder_fpga_fifo8_to_usb_input[1]                          dffeas                                               d           In      -         2.862       -         
====================================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 2.404 is 1.172(48.8%) logic and 1.232(51.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

##### START OF AREA REPORT #####[
Design view:work.ladder_fpga(ladder_fpga_arch)
Selecting part EP3C16F484C6
@N: FA174 |The following device usage report estimates place and route data. Please look at the place and route report for final resource usage..

@W: FA395 :|Internal tristates present in the result, most likely due to compile points in design. Quartus may convert them to AND gates.
Total combinational functions 1070 
Logic element usage by number of inputs
		  4 input functions 	 465
		  3 input functions 	 253
		  <=2 input functions 	 352
Logic elements by mode
		  normal mode            925
		  arithmetic mode        145
Total registers 1123 of 16490 ( 6%)
I/O pins 293 of 161 (48%), total I/O based on largest package of this part.

Number of I/O registers
			Output DDRs   :0


DSP Blocks:     0  (0 nine-bit DSP elements).
DSP Utilization: 0.00% of available 56 blocks (112 nine-bit).
ShiftTap:       0  (0 registers)
Ena:             776
Sload:           279
Sclr:            109
Total ESB:      0 bits 

##### END OF AREA REPORT #####]

Mapper successful!
Process took 0h:00m:15s realtime, 0h:00m:15s cputime
# Fri Sep 23 13:46:16 2011

###########################################################]
