

================================================================
== Vitis HLS Report for 'process_data'
================================================================
* Date:           Mon Jul 31 18:02:50 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        processapa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  9830360|  9830648|  98.304 ms|  98.306 ms|  9830361|  9830649|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+--------+---------+----------+
        |                                                     |                                        |  Latency (cycles) |   Latency (absolute)  |     Interval     | Pipeline |
        |                       Instance                      |                 Module                 |   min   |   max   |    min    |    max    |   min  |   max   |   Type   |
        +-----------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+--------+---------+----------+
        |grp_myproject_fu_5715                                |myproject                               |  9830280|  9830568|  98.303 ms|  98.306 ms|  262146|  9830402|  dataflow|
        |grp_process_data_Pipeline_VITIS_LOOP_195_1_fu_11265  |process_data_Pipeline_VITIS_LOOP_195_1  |        6|        6|  60.000 ns|  60.000 ns|       6|        6|        no|
        +-----------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+--------+---------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        6|    -|
|FIFO                 |        -|     -|      198|      134|    -|
|Instance             |     2603|   382|   179526|   132978|    0|
|Memory               |        0|     -|       32|        1|    0|
|Multiplexer          |        -|     -|        -|      509|    -|
|Register             |        -|     -|      161|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |     2603|   382|   179917|   133628|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |      193|    12|       20|       30|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       64|     4|        6|       10|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+----------------------------------------+---------+-----+--------+--------+-----+
    |                       Instance                      |                 Module                 | BRAM_18K| DSP |   FF   |   LUT  | URAM|
    +-----------------------------------------------------+----------------------------------------+---------+-----+--------+--------+-----+
    |control_s_axi_U                                      |control_s_axi                           |        0|    0|     214|     360|    0|
    |gmem_m_axi_U                                         |gmem_m_axi                              |        4|    0|     830|     694|    0|
    |grp_myproject_fu_5715                                |myproject                               |     2599|  382|  178468|  131815|    0|
    |grp_process_data_Pipeline_VITIS_LOOP_195_1_fu_11265  |process_data_Pipeline_VITIS_LOOP_195_1  |        0|    0|      14|     109|    0|
    +-----------------------------------------------------+----------------------------------------+---------+-----+--------+--------+-----+
    |Total                                                |                                        |     2603|  382|  179526|  132978|    0|
    +-----------------------------------------------------+----------------------------------------+---------+-----+--------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |         Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |cc_prob_U  |cc_prob_RAM_AUTO_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    +-----------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                       |        0|  32|   1|    0|     3|   16|     1|           48|
    +-----------+-----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    +-----------------------------+---------+----+----+-----+------+-----+---------+
    |             Name            | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------------------+---------+----+----+-----+------+-----+---------+
    |layer19_out_fifo_U           |        0|  99|   0|    -|     2|   48|       96|
    |zero_padding2d_input_fifo_U  |        0|  99|   0|    -|     2|   15|       30|
    +-----------------------------+---------+----+----+-----+------+-----+---------+
    |Total                        |        0| 198|   0|    0|     4|   63|      126|
    +-----------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1                         |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_myproject_fu_5715_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_myproject_fu_5715_ap_ready  |        or|   0|  0|   2|           1|           1|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                   |          |   0|  0|   6|           3|           3|
    +----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+-----+-----------+-----+-----------+
    |            Name           | LUT | Input Size| Bits| Total Bits|
    +---------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                  |  351|         76|    1|         76|
    |ap_done                    |    9|          2|    1|          2|
    |cc_prob_address0           |   20|          4|    2|          8|
    |cc_prob_ce0                |   14|          3|    1|          3|
    |cc_prob_d0                 |   14|          3|   16|         48|
    |gmem_AWADDR                |   14|          3|   64|        192|
    |gmem_AWLEN                 |   14|          3|   32|         96|
    |gmem_AWVALID               |   14|          3|    1|          3|
    |gmem_BREADY                |   14|          3|    1|          3|
    |gmem_WVALID                |    9|          2|    1|          2|
    |gmem_blk_n_AW              |    9|          2|    1|          2|
    |gmem_blk_n_B               |    9|          2|    1|          2|
    |layer19_out_write          |    9|          2|    1|          2|
    |zero_padding2d_input_read  |    9|          2|    1|          2|
    +---------------------------+-----+-----------+-----+-----------+
    |Total                      |  509|        110|  124|        441|
    +---------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                               | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                         |  75|   0|   75|          0|
    |ap_done_reg                                                       |   1|   0|    1|          0|
    |ap_rst_n_inv                                                      |   1|   0|    1|          0|
    |ap_rst_reg_1                                                      |   1|   0|    1|          0|
    |ap_rst_reg_2                                                      |   1|   0|    1|          0|
    |ap_sync_reg_grp_myproject_fu_5715_ap_done                         |   1|   0|    1|          0|
    |ap_sync_reg_grp_myproject_fu_5715_ap_ready                        |   1|   0|    1|          0|
    |grp_myproject_fu_5715_ap_start_reg                                |   1|   0|    1|          0|
    |grp_process_data_Pipeline_VITIS_LOOP_195_1_fu_11265_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln193_2_reg_11331                                           |  16|   0|   16|          0|
    |trunc_ln3_reg_11336                                               |  62|   0|   62|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                             | 161|   0|  161|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  process_data|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  process_data|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  process_data|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|          m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|          m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|          gmem|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

