{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1521488637943 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab06 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"lab06\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1521488637961 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1521488637987 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1521488637987 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1521488638702 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1521488638715 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1521488639337 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1521488639337 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1521488639337 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 2418 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1521488639340 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 2419 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1521488639340 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 2420 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1521488639340 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1521488639340 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1521488639343 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "60 106 " "No exact pin location assignment(s) for 60 pins of 106 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out_exibir\[0\] " "Pin ram_out_exibir\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ram_out_exibir[0] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_out_exibir[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 408 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out_exibir\[1\] " "Pin ram_out_exibir\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ram_out_exibir[1] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_out_exibir[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 409 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out_exibir\[2\] " "Pin ram_out_exibir\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ram_out_exibir[2] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_out_exibir[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 410 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out_exibir\[3\] " "Pin ram_out_exibir\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ram_out_exibir[3] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_out_exibir[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 411 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out_exibir\[4\] " "Pin ram_out_exibir\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ram_out_exibir[4] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_out_exibir[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 412 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out_exibir\[5\] " "Pin ram_out_exibir\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ram_out_exibir[5] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_out_exibir[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 413 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out_exibir\[6\] " "Pin ram_out_exibir\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ram_out_exibir[6] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_out_exibir[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 414 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out_exibir\[7\] " "Pin ram_out_exibir\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ram_out_exibir[7] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_out_exibir[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 415 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out_exibir\[8\] " "Pin ram_out_exibir\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ram_out_exibir[8] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_out_exibir[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 416 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out_exibir\[9\] " "Pin ram_out_exibir\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ram_out_exibir[9] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_out_exibir[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 417 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out_exibir\[10\] " "Pin ram_out_exibir\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ram_out_exibir[10] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_out_exibir[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 418 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out_exibir\[11\] " "Pin ram_out_exibir\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ram_out_exibir[11] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_out_exibir[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 419 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out_exibir\[12\] " "Pin ram_out_exibir\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ram_out_exibir[12] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_out_exibir[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 420 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out_exibir\[13\] " "Pin ram_out_exibir\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ram_out_exibir[13] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_out_exibir[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 421 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out_exibir\[14\] " "Pin ram_out_exibir\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ram_out_exibir[14] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_out_exibir[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 422 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out_exibir\[15\] " "Pin ram_out_exibir\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ram_out_exibir[15] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_out_exibir[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 423 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_display_ex\[0\] " "Pin out_display_ex\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_display_ex[0] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_display_ex[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 424 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_display_ex\[1\] " "Pin out_display_ex\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_display_ex[1] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_display_ex[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 425 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_display_ex\[2\] " "Pin out_display_ex\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_display_ex[2] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_display_ex[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 426 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_display_ex\[3\] " "Pin out_display_ex\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_display_ex[3] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_display_ex[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 427 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_display_ex\[4\] " "Pin out_display_ex\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_display_ex[4] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_display_ex[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 428 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_display_ex\[5\] " "Pin out_display_ex\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_display_ex[5] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_display_ex[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 429 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_display_ex\[6\] " "Pin out_display_ex\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_display_ex[6] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_display_ex[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 430 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_display_ex\[7\] " "Pin out_display_ex\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_display_ex[7] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_display_ex[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 431 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_display_ex\[8\] " "Pin out_display_ex\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_display_ex[8] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_display_ex[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 432 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_display_ex\[9\] " "Pin out_display_ex\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_display_ex[9] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_display_ex[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 433 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_display_ex\[10\] " "Pin out_display_ex\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_display_ex[10] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_display_ex[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 434 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_display_ex\[11\] " "Pin out_display_ex\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_display_ex[11] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_display_ex[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 435 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_display_ex\[12\] " "Pin out_display_ex\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_display_ex[12] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_display_ex[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 436 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_display_ex\[13\] " "Pin out_display_ex\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_display_ex[13] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_display_ex[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 437 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_display_ex\[14\] " "Pin out_display_ex\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_display_ex[14] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_display_ex[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 438 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_display_ex\[15\] " "Pin out_display_ex\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_display_ex[15] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_display_ex[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 439 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode_ex\[0\] " "Pin opcode_ex\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode_ex[0] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode_ex[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 440 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode_ex\[1\] " "Pin opcode_ex\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode_ex[1] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode_ex[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 441 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode_ex\[2\] " "Pin opcode_ex\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode_ex[2] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode_ex[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 442 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode_ex\[3\] " "Pin opcode_ex\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode_ex[3] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode_ex[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 443 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_ex\[0\] " "Pin ir_ex\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_ex[0] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_ex[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 444 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_ex\[1\] " "Pin ir_ex\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_ex[1] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_ex[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 445 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_ex\[2\] " "Pin ir_ex\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_ex[2] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_ex[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 446 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_ex\[3\] " "Pin ir_ex\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_ex[3] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_ex[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 447 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_ex\[4\] " "Pin ir_ex\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_ex[4] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_ex[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 448 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_ex\[5\] " "Pin ir_ex\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_ex[5] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_ex[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 449 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_ex\[6\] " "Pin ir_ex\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_ex[6] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_ex[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 450 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_ex\[7\] " "Pin ir_ex\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_ex[7] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_ex[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 451 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_ex\[8\] " "Pin ir_ex\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_ex[8] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_ex[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 452 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_ex\[9\] " "Pin ir_ex\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_ex[9] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_ex[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 453 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_ex\[10\] " "Pin ir_ex\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_ex[10] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_ex[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 454 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_ex\[11\] " "Pin ir_ex\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_ex[11] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_ex[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 455 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_ex\[12\] " "Pin ir_ex\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_ex[12] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_ex[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 456 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_ex\[13\] " "Pin ir_ex\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_ex[13] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_ex[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 457 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_ex\[14\] " "Pin ir_ex\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_ex[14] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_ex[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 458 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_ex\[15\] " "Pin ir_ex\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_ex[15] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_ex[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 459 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out_ex\[0\] " "Pin pc_out_ex\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out_ex[0] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out_ex[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 460 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out_ex\[1\] " "Pin pc_out_ex\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out_ex[1] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out_ex[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 461 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out_ex\[2\] " "Pin pc_out_ex\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out_ex[2] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out_ex[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 462 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out_ex\[3\] " "Pin pc_out_ex\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out_ex[3] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out_ex[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 463 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out_ex\[4\] " "Pin pc_out_ex\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out_ex[4] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out_ex[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 464 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out_ex\[5\] " "Pin pc_out_ex\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out_ex[5] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out_ex[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 465 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out_ex\[6\] " "Pin pc_out_ex\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out_ex[6] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out_ex[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 466 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out_ex\[7\] " "Pin pc_out_ex\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out_ex[7] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out_ex[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 467 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488639476 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1521488639476 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1521488639739 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab06.sdc " "Synopsys Design Constraints File file not found: 'lab06.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1521488639742 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1521488639742 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROLLER00\|RF_Rp_rd~0  from: datad  to: combout " "Cell: CONTROLLER00\|RF_Rp_rd~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1521488639752 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1521488639752 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1521488639761 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_27 (placed in PIN D13 (CLK11, LVDSCLK5p, Input)) " "Automatically promoted node clk_27 (placed in PIN D13 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1521488639825 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_27 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_27" } } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 503 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521488639825 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock  " "Automatically promoted node clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1521488639825 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD13\|qS " "Destination node control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD13\|qS" {  } { { "FFD.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/FFD.vhd" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD13|qS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 1043 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521488639825 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD14\|qS " "Destination node control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD14\|qS" {  } { { "FFD.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/FFD.vhd" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD14|qS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 1042 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521488639825 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD15\|qS " "Destination node control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD15\|qS" {  } { { "FFD.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/FFD.vhd" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD15|qS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 1041 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521488639825 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ledg0 " "Destination node ledg0" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ledg0 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledg0" } } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ledg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 505 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521488639825 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1521488639825 ""}  } { { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 76 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 691 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521488639825 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_unit:CONTROLLER00\|clk_pcir:CLOCKpcIR\|ax  " "Automatically promoted node control_unit:CONTROLLER00\|clk_pcir:CLOCKpcIR\|ax " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1521488639826 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD0\|qS " "Destination node control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD0\|qS" {  } { { "FFD.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/FFD.vhd" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD0|qS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 618 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521488639826 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD1\|qS " "Destination node control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD1\|qS" {  } { { "FFD.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/FFD.vhd" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD1|qS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 1055 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521488639826 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD2\|qS " "Destination node control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD2\|qS" {  } { { "FFD.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/FFD.vhd" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD2|qS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 1054 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521488639826 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD3\|qS " "Destination node control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD3\|qS" {  } { { "FFD.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/FFD.vhd" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD3|qS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 1053 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521488639826 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD4\|qS " "Destination node control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD4\|qS" {  } { { "FFD.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/FFD.vhd" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD4|qS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 1052 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521488639826 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD5\|qS " "Destination node control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD5\|qS" {  } { { "FFD.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/FFD.vhd" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD5|qS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 1051 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521488639826 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD6\|qS " "Destination node control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD6\|qS" {  } { { "FFD.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/FFD.vhd" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD6|qS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 1050 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521488639826 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD7\|qS " "Destination node control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD7\|qS" {  } { { "FFD.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/FFD.vhd" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD7|qS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 1049 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521488639826 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD8\|qS " "Destination node control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD8\|qS" {  } { { "FFD.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/FFD.vhd" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD8|qS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 1048 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521488639826 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD9\|qS " "Destination node control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD9\|qS" {  } { { "FFD.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/FFD.vhd" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD9|qS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 1047 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521488639826 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1521488639826 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1521488639826 ""}  } { { "clk_PCIR.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/clk_PCIR.vhd" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 622 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521488639826 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:DIVCLOCK\|ax  " "Automatically promoted node clk_div:DIVCLOCK\|ax " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1521488639827 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock " "Destination node clock" {  } { { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 76 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 691 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521488639827 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:DIVCLOCK\|ax~0 " "Destination node clk_div:DIVCLOCK\|ax~0" {  } { { "clock.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/clock.vhd" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:DIVCLOCK|ax~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 1560 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521488639827 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1521488639827 ""}  } { { "clock.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/clock.vhd" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:DIVCLOCK|ax } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 688 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521488639827 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_unit:CONTROLLER00\|RF_Rp_rd~0  " "Automatically promoted node control_unit:CONTROLLER00\|RF_Rp_rd~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1521488639828 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/control_unit.vhd" 14 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:CONTROLLER00|RF_Rp_rd~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 1566 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521488639828 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1521488639996 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1521488639998 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1521488639998 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1521488640001 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1521488640005 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1521488640007 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1521488640008 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1521488640009 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1521488640054 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1521488640056 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1521488640056 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "60 unused 3.3V 0 60 0 " "Number of I/O pins in group: 60 (unused VREF, 3.3V VCCIO, 0 input, 60 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1521488640062 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1521488640062 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1521488640062 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 8 56 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521488640063 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521488640063 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 54 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521488640063 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521488640063 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 63 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521488640063 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 23 36 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521488640063 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 3 55 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521488640063 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 9 47 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521488640063 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1521488640063 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1521488640063 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521488640116 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1521488641900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521488642333 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1521488642346 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1521488644955 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521488644955 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1521488645133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X44_Y12 X54_Y23 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23" {  } { { "loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23"} 44 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1521488646933 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1521488646933 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521488648347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1521488648350 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1521488648350 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.14 " "Total time spent on timing analysis during the Fitter is 1.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1521488648390 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1521488648395 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "96 " "Found 96 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out_exibir\[0\] 0 " "Pin \"ram_out_exibir\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out_exibir\[1\] 0 " "Pin \"ram_out_exibir\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out_exibir\[2\] 0 " "Pin \"ram_out_exibir\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out_exibir\[3\] 0 " "Pin \"ram_out_exibir\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out_exibir\[4\] 0 " "Pin \"ram_out_exibir\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out_exibir\[5\] 0 " "Pin \"ram_out_exibir\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out_exibir\[6\] 0 " "Pin \"ram_out_exibir\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out_exibir\[7\] 0 " "Pin \"ram_out_exibir\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out_exibir\[8\] 0 " "Pin \"ram_out_exibir\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out_exibir\[9\] 0 " "Pin \"ram_out_exibir\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out_exibir\[10\] 0 " "Pin \"ram_out_exibir\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out_exibir\[11\] 0 " "Pin \"ram_out_exibir\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out_exibir\[12\] 0 " "Pin \"ram_out_exibir\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out_exibir\[13\] 0 " "Pin \"ram_out_exibir\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out_exibir\[14\] 0 " "Pin \"ram_out_exibir\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out_exibir\[15\] 0 " "Pin \"ram_out_exibir\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_display_ex\[0\] 0 " "Pin \"out_display_ex\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_display_ex\[1\] 0 " "Pin \"out_display_ex\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_display_ex\[2\] 0 " "Pin \"out_display_ex\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_display_ex\[3\] 0 " "Pin \"out_display_ex\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_display_ex\[4\] 0 " "Pin \"out_display_ex\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_display_ex\[5\] 0 " "Pin \"out_display_ex\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_display_ex\[6\] 0 " "Pin \"out_display_ex\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_display_ex\[7\] 0 " "Pin \"out_display_ex\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_display_ex\[8\] 0 " "Pin \"out_display_ex\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_display_ex\[9\] 0 " "Pin \"out_display_ex\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_display_ex\[10\] 0 " "Pin \"out_display_ex\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_display_ex\[11\] 0 " "Pin \"out_display_ex\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_display_ex\[12\] 0 " "Pin \"out_display_ex\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_display_ex\[13\] 0 " "Pin \"out_display_ex\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_display_ex\[14\] 0 " "Pin \"out_display_ex\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_display_ex\[15\] 0 " "Pin \"out_display_ex\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode_ex\[0\] 0 " "Pin \"opcode_ex\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode_ex\[1\] 0 " "Pin \"opcode_ex\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode_ex\[2\] 0 " "Pin \"opcode_ex\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode_ex\[3\] 0 " "Pin \"opcode_ex\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_ex\[0\] 0 " "Pin \"ir_ex\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_ex\[1\] 0 " "Pin \"ir_ex\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_ex\[2\] 0 " "Pin \"ir_ex\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_ex\[3\] 0 " "Pin \"ir_ex\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_ex\[4\] 0 " "Pin \"ir_ex\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_ex\[5\] 0 " "Pin \"ir_ex\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_ex\[6\] 0 " "Pin \"ir_ex\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_ex\[7\] 0 " "Pin \"ir_ex\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_ex\[8\] 0 " "Pin \"ir_ex\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_ex\[9\] 0 " "Pin \"ir_ex\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_ex\[10\] 0 " "Pin \"ir_ex\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_ex\[11\] 0 " "Pin \"ir_ex\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_ex\[12\] 0 " "Pin \"ir_ex\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_ex\[13\] 0 " "Pin \"ir_ex\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_ex\[14\] 0 " "Pin \"ir_ex\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_ex\[15\] 0 " "Pin \"ir_ex\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out_ex\[0\] 0 " "Pin \"pc_out_ex\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out_ex\[1\] 0 " "Pin \"pc_out_ex\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out_ex\[2\] 0 " "Pin \"pc_out_ex\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out_ex\[3\] 0 " "Pin \"pc_out_ex\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out_ex\[4\] 0 " "Pin \"pc_out_ex\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out_ex\[5\] 0 " "Pin \"pc_out_ex\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out_ex\[6\] 0 " "Pin \"pc_out_ex\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out_ex\[7\] 0 " "Pin \"pc_out_ex\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg0 0 " "Pin \"ledg0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[0\] 0 " "Pin \"hex0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[1\] 0 " "Pin \"hex0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[2\] 0 " "Pin \"hex0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[3\] 0 " "Pin \"hex0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[4\] 0 " "Pin \"hex0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[5\] 0 " "Pin \"hex0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[6\] 0 " "Pin \"hex0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[0\] 0 " "Pin \"hex1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[1\] 0 " "Pin \"hex1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[2\] 0 " "Pin \"hex1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[3\] 0 " "Pin \"hex1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[4\] 0 " "Pin \"hex1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[5\] 0 " "Pin \"hex1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[6\] 0 " "Pin \"hex1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[0\] 0 " "Pin \"hex2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[1\] 0 " "Pin \"hex2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[2\] 0 " "Pin \"hex2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[3\] 0 " "Pin \"hex2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[4\] 0 " "Pin \"hex2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[5\] 0 " "Pin \"hex2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[6\] 0 " "Pin \"hex2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[0\] 0 " "Pin \"hex3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[1\] 0 " "Pin \"hex3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[2\] 0 " "Pin \"hex3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[3\] 0 " "Pin \"hex3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[4\] 0 " "Pin \"hex3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[5\] 0 " "Pin \"hex3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[6\] 0 " "Pin \"hex3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[0\] 0 " "Pin \"hex4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[1\] 0 " "Pin \"hex4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[2\] 0 " "Pin \"hex4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[3\] 0 " "Pin \"hex4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[4\] 0 " "Pin \"hex4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[5\] 0 " "Pin \"hex4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[6\] 0 " "Pin \"hex4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488648424 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1521488648424 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1521488648745 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1521488648805 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1521488649160 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521488649508 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1521488649531 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1521488649678 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/output_files/lab06.fit.smsg " "Generated suppressed messages file C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/output_files/lab06.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1521488649870 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "807 " "Peak virtual memory: 807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521488650380 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 19 16:44:10 2018 " "Processing ended: Mon Mar 19 16:44:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521488650380 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521488650380 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521488650380 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1521488650380 ""}
