{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1580902577373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1580902577378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 05 03:36:17 2020 " "Processing started: Wed Feb 05 03:36:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1580902577378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580902577378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FFT -c FFT " "Command: quartus_map --read_settings_files=on --write_settings_files=off FFT -c FFT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580902577378 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1580902577879 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1580902577879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FFT " "Found entity 1: FFT" {  } { { "FFT.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580902585269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580902585269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "butterflyunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file butterflyunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 butterflyunit " "Found entity 1: butterflyunit" {  } { { "butterflyunit.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/butterflyunit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580902585274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580902585274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complexmultiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file complexmultiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 complexmultiplier " "Found entity 1: complexmultiplier" {  } { { "complexmultiplier.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/complexmultiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580902585279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580902585279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complexadder.sv 1 1 " "Found 1 design units, including 1 entities, in source file complexadder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 complexadder " "Found entity 1: complexadder" {  } { { "complexadder.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/complexadder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580902585284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580902585284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complexadder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file complexadder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 complexadder_TB " "Found entity 1: complexadder_TB" {  } { { "complexadder_TB.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/complexadder_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580902585289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580902585289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplemultiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file simplemultiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simplemultiplier " "Found entity 1: simplemultiplier" {  } { { "simplemultiplier.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580902585294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580902585294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_TB " "Found entity 1: multiplier_TB" {  } { { "multiplier_TB.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/multiplier_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580902585299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580902585299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complexsubtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file complexsubtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 complexsubtractor " "Found entity 1: complexsubtractor" {  } { { "complexsubtractor.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/complexsubtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580902585304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580902585304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complexsubtractor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file complexsubtractor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 complexsubtractor_TB " "Found entity 1: complexsubtractor_TB" {  } { { "complexsubtractor_TB.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/complexsubtractor_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580902585309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580902585309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "butterflyunit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file butterflyunit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 butterflyunit_TB " "Found entity 1: butterflyunit_TB" {  } { { "butterflyunit_TB.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/butterflyunit_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580902585314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580902585314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft_processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FFT_Processor " "Found entity 1: FFT_Processor" {  } { { "FFT_Processor.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT_Processor.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580902585319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580902585319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_processor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft_processor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FFT_Processor_TB " "Found entity 1: FFT_Processor_TB" {  } { { "FFT_Processor_TB.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT_Processor_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580902585324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580902585324 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "twiddle0 FFT_Processor.sv(57) " "Verilog HDL error at FFT_Processor.sv(57): object \"twiddle0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "FFT_Processor.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT_Processor.sv" 57 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1580902585325 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "twiddle0 FFT_Processor.sv(58) " "Verilog HDL error at FFT_Processor.sv(58): object \"twiddle0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "FFT_Processor.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT_Processor.sv" 58 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1580902585325 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "twiddle0 FFT_Processor.sv(59) " "Verilog HDL error at FFT_Processor.sv(59): object \"twiddle0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "FFT_Processor.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT_Processor.sv" 59 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1580902585325 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "twiddle0 FFT_Processor.sv(60) " "Verilog HDL error at FFT_Processor.sv(60): object \"twiddle0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "FFT_Processor.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT_Processor.sv" 60 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1580902585325 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "twiddle0 FFT_Processor.sv(61) " "Verilog HDL error at FFT_Processor.sv(61): object \"twiddle0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "FFT_Processor.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT_Processor.sv" 61 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1580902585325 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "twiddle0 FFT_Processor.sv(62) " "Verilog HDL error at FFT_Processor.sv(62): object \"twiddle0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "FFT_Processor.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT_Processor.sv" 62 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1580902585325 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "twiddle0 FFT_Processor.sv(63) " "Verilog HDL error at FFT_Processor.sv(63): object \"twiddle0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "FFT_Processor.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT_Processor.sv" 63 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1580902585325 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "twiddle0 FFT_Processor.sv(64) " "Verilog HDL error at FFT_Processor.sv(64): object \"twiddle0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "FFT_Processor.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT_Processor.sv" 64 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1580902585325 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "twiddle0 FFT_Processor.sv(85) " "Verilog HDL error at FFT_Processor.sv(85): object \"twiddle0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "FFT_Processor.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT_Processor.sv" 85 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1580902585325 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "twiddle4 FFT_Processor.sv(86) " "Verilog HDL error at FFT_Processor.sv(86): object \"twiddle4\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "FFT_Processor.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT_Processor.sv" 86 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1580902585325 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "twiddle0 FFT_Processor.sv(87) " "Verilog HDL error at FFT_Processor.sv(87): object \"twiddle0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "FFT_Processor.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT_Processor.sv" 87 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1580902585325 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "twiddle4 FFT_Processor.sv(88) " "Verilog HDL error at FFT_Processor.sv(88): object \"twiddle4\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "FFT_Processor.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT_Processor.sv" 88 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1580902585325 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "twiddle0 FFT_Processor.sv(89) " "Verilog HDL error at FFT_Processor.sv(89): object \"twiddle0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "FFT_Processor.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT_Processor.sv" 89 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1580902585325 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "twiddle4 FFT_Processor.sv(90) " "Verilog HDL error at FFT_Processor.sv(90): object \"twiddle4\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "FFT_Processor.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT_Processor.sv" 90 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1580902585325 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "twiddle0 FFT_Processor.sv(91) " "Verilog HDL error at FFT_Processor.sv(91): object \"twiddle0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "FFT_Processor.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT_Processor.sv" 91 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1580902585325 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "twiddle4 FFT_Processor.sv(92) " "Verilog HDL error at FFT_Processor.sv(92): object \"twiddle4\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "FFT_Processor.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT_Processor.sv" 92 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1580902585326 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "twiddle0 FFT_Processor.sv(95) " "Verilog HDL error at FFT_Processor.sv(95): object \"twiddle0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "FFT_Processor.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT_Processor.sv" 95 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1580902585326 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "twiddle2 FFT_Processor.sv(96) " "Verilog HDL error at FFT_Processor.sv(96): object \"twiddle2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "FFT_Processor.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT_Processor.sv" 96 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1580902585326 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "twiddle4 FFT_Processor.sv(97) " "Verilog HDL error at FFT_Processor.sv(97): object \"twiddle4\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "FFT_Processor.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT_Processor.sv" 97 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1580902585326 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580902585396 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 05 03:36:25 2020 " "Processing ended: Wed Feb 05 03:36:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580902585396 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580902585396 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580902585396 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1580902585396 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 1  " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1580902585971 ""}
