# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 3
attribute \cells_not_processed 1
attribute \src "dut.sv:3.1-15.10"
module \gate
  attribute \src "dut.sv:3.13-3.16"
  wire width 10 output 1 \out
  attribute \src "dut.sv:4.16-4.17"
  wire width 4 \x
  wire \blk[0].sub.x
  wire width 10 $auto$module.cpp:729:import_continuous_assign$1
  cell $pos $auto$module.cpp:730:import_continuous_assign$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 10
    connect \A { 1'- \x \blk[0].sub.x }
    connect \Y $auto$module.cpp:729:import_continuous_assign$1
  end
  connect \x 4'0010
  connect \blk[0].sub.x 1'1
  connect \out $auto$module.cpp:729:import_continuous_assign$1
end
