Info: Generated by version: 18.1 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\work\z8\z8_bk\5g\Z8_BK_5g_2.30_20210818_testversion8\src\bus\div10.ip --block-symbol-file --output-directory=E:\work\z8\z8_bk\5g\Z8_BK_5g_2.30_20210818_testversion8\src\bus\div10 --family="Arria 10" --part=10AX115N4F45E3SG
: div10.lpm_divide_0: Targeting device family: Arria 10.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\work\z8\z8_bk\5g\Z8_BK_5g_2.30_20210818_testversion8\src\bus\div10.ip --synthesis=VERILOG --output-directory=E:\work\z8\z8_bk\5g\Z8_BK_5g_2.30_20210818_testversion8\src\bus\div10 --family="Arria 10" --part=10AX115N4F45E3SG
: div10.lpm_divide_0: Targeting device family: Arria 10.
Info: div10: "Transforming system: div10"
Info: div10: "Naming system components in system: div10"
Info: div10: "Processing generation queue"
Info: div10: "Generating: div10"
Info: div10: "Generating: div10_lpm_divide_181_wr7wgzi"
Info: lpm_divide_0: Generating top-level entity div10_lpm_divide_181_wr7wgzi.
Info: div10: Done "div10" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
