# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 18:36:29 on Sep 10,2025
# vlog -reportprogress 300 hs.v "+acc" 
# -- Compiling module hs
# -- Compiling module tb
# 
# Top level modules:
# 	hs
# 	tb
# End time: 18:36:29 on Sep 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 18:36:29 on Sep 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: hs.v(31): Module 'ha' is not defined.
# Optimization failed
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 18:36:51 on Sep 10,2025
# vlog -reportprogress 300 hs.v "+acc" 
# -- Compiling module hs
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:36:51 on Sep 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 18:36:29 on Sep 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tb(fast)
# Loading work.hs(fast)
# a=0 b=1 diff=1 bout=1 Time=0
# a=1 b=1 diff=0 bout=0 Time=10
# a=1 b=0 diff=1 bout=0 Time=30
# a=1 b=1 diff=0 bout=0 Time=40
# a=0 b=1 diff=1 bout=1 Time=50
# a=1 b=0 diff=1 bout=0 Time=60
# ** Note: $stop    : hs.v(42)
#    Time: 200 ns  Iteration: 0  Instance: /tb
# Break in Module tb at hs.v line 42
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 18:37:36 on Sep 10,2025
# vlog -reportprogress 300 hs.v "+acc" 
# -- Compiling module hs
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:37:36 on Sep 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:37:38 on Sep 10,2025, Elapsed time: 0:01:09
# Errors: 1, Warnings: 0
# vsim tb 
# Start time: 18:37:39 on Sep 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb(fast)
# Loading work.hs(fast)
# a=0 b=1 diff=1 bout=1 Time=0
# a=1 b=1 diff=0 bout=0 Time=10
# a=1 b=0 diff=1 bout=0 Time=30
# a=1 b=1 diff=0 bout=0 Time=40
# a=0 b=1 diff=1 bout=1 Time=50
# a=1 b=0 diff=1 bout=0 Time=60
# ** Note: $stop    : hs.v(42)
#    Time: 200 ns  Iteration: 0  Instance: /tb
# Break in Module tb at hs.v line 42
# End time: 18:38:42 on Sep 10,2025, Elapsed time: 0:01:03
# Errors: 0, Warnings: 0
