NDFramePage.OnPageTitleLoaded("File3:mvau_tb_v4.sv","mvau_tb_v4.sv");NDSummary.OnSummaryLoaded("File3:mvau_tb_v4.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Initial blocks","Initial"],["Module","Module"],["Signals","Signal"]],[[116,0,3,"Module","Module"],[117,0,5,"<span class=\"Qualifier\">mvau_tb_v4.</span>&#8203;sv (testbench)","mvau_tb_v4.sv"],[118,0,3,"Signals","Signals"],[119,0,6,"aresetn","aresetn"],[120,0,6,"rready","rready"],[121,0,6,"wready","wready"],[122,0,6,"out_v","out_v"],[123,0,6,"out","out"],[124,0,6,"out_packed","out_packed"],[125,0,6,"in_v","in_v"],[126,0,6,"in_mat","in_mat"],[127,0,6,"in","in"],[128,0,6,"mvau_beh","mvau_beh"],[129,0,6,"test_count","test_count"],[130,0,6,"latency","latency"],[131,0,6,"sim_start","sim_start"],[132,0,6,"do_comp","do_comp"],[133,0,6,"A number of counters to control input generation","A_number_of_counters_to_control_input_generation"],[134,0,3,"Initial blocks","Initial_blocks"],[135,0,4,"CLK_RST_GEN","CLK_RST_GEN"],[136,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[137,0,0,"CLK_GEN","CLK_GEN"],[138,0,0,"INP_MAT_GEN","INP_MAT_GEN"],[139,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"],[140,0,3,"Sequential Always Blocks","Sequential_Always_Blocks"],[141,0,2,"CALC_LATENCY","CALC_LATENCY"],[142,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(2)"],[143,0,1,"Input Ready","Input_Ready"],[144,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(3)"],[145,0,0,"DELAY_COUNTER","DELAY_COUNTER"],[146,0,0,"Counters","Counters"],[147,0,0,"INP_GEN","INP_GEN"],[148,0,3,"Sequential Always Blocks","Sequential_Always_Blocks(2)"],[149,0,2,"INP_V_GEN","INP_V_GEN"]]);