// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module __rs_pt___rs_pt_bank_0_t1__m_axi_1_bank_0_t1__m_axi_inst_0 #(
    parameter BufferSize         = 32,
    parameter BufferSizeLog      = 5,
    parameter AddrWidth          = 64,
    parameter AxiSideAddrWidth   = 64,
    parameter DataWidth          = 512,
    parameter DataWidthBytesLog  = 6,
    parameter WaitTimeWidth      = 4,
    parameter BurstLenWidth      = 8,
    parameter EnableReadChannel  = 1,
    parameter EnableWriteChannel = 1,
    parameter MaxWaitTime        = 3,
    parameter MaxBurstLen        = 15
) (
    input wire  [(AxiSideAddrWidth - 1):0] __rs_pt_m_axi_ARADDR,
    input wire  [                     1:0] __rs_pt_m_axi_ARBURST,
    input wire  [                     3:0] __rs_pt_m_axi_ARCACHE,
    input wire  [                     0:0] __rs_pt_m_axi_ARID,
    input wire  [                     7:0] __rs_pt_m_axi_ARLEN,
    input wire  [                     0:0] __rs_pt_m_axi_ARLOCK,
    input wire  [                     2:0] __rs_pt_m_axi_ARPROT,
    input wire  [                     3:0] __rs_pt_m_axi_ARQOS,
    output wire                            __rs_pt_m_axi_ARREADY,
    input wire  [                     2:0] __rs_pt_m_axi_ARSIZE,
    input wire                             __rs_pt_m_axi_ARVALID,
    input wire                             clk,
    output wire [(AxiSideAddrWidth - 1):0] m_axi_ARADDR,
    output wire [                     1:0] m_axi_ARBURST,
    output wire [                     3:0] m_axi_ARCACHE,
    output wire [                     0:0] m_axi_ARID,
    output wire [                     7:0] m_axi_ARLEN,
    output wire [                     0:0] m_axi_ARLOCK,
    output wire [                     2:0] m_axi_ARPROT,
    output wire [                     3:0] m_axi_ARQOS,
    input wire                             m_axi_ARREADY,
    output wire [                     2:0] m_axi_ARSIZE,
    output wire                            m_axi_ARVALID,
    input wire                             rst
);




__rs_pass_through #(
    .WIDTH (( ( AxiSideAddrWidth - 1 ) - ( 0 ) + 1 ))
) __rs_pt___rs_pt_bank_0_t1__m_axi_1_m_axi_ARADDR_inst /**   Generated by RapidStream   **/ (
    .din  (__rs_pt_m_axi_ARADDR),
    .dout (m_axi_ARADDR)
);


__rs_pass_through #(
    .WIDTH (2)
) __rs_pt___rs_pt_bank_0_t1__m_axi_1_m_axi_ARBURST_inst /**   Generated by RapidStream   **/ (
    .din  (__rs_pt_m_axi_ARBURST),
    .dout (m_axi_ARBURST)
);


__rs_pass_through #(
    .WIDTH (4)
) __rs_pt___rs_pt_bank_0_t1__m_axi_1_m_axi_ARCACHE_inst /**   Generated by RapidStream   **/ (
    .din  (__rs_pt_m_axi_ARCACHE),
    .dout (m_axi_ARCACHE)
);


__rs_pass_through #(
    .WIDTH (1)
) __rs_pt___rs_pt_bank_0_t1__m_axi_1_m_axi_ARID_inst /**   Generated by RapidStream   **/ (
    .din  (__rs_pt_m_axi_ARID),
    .dout (m_axi_ARID)
);


__rs_pass_through #(
    .WIDTH (8)
) __rs_pt___rs_pt_bank_0_t1__m_axi_1_m_axi_ARLEN_inst /**   Generated by RapidStream   **/ (
    .din  (__rs_pt_m_axi_ARLEN),
    .dout (m_axi_ARLEN)
);


__rs_pass_through #(
    .WIDTH (1)
) __rs_pt___rs_pt_bank_0_t1__m_axi_1_m_axi_ARLOCK_inst /**   Generated by RapidStream   **/ (
    .din  (__rs_pt_m_axi_ARLOCK),
    .dout (m_axi_ARLOCK)
);


__rs_pass_through #(
    .WIDTH (3)
) __rs_pt___rs_pt_bank_0_t1__m_axi_1_m_axi_ARPROT_inst /**   Generated by RapidStream   **/ (
    .din  (__rs_pt_m_axi_ARPROT),
    .dout (m_axi_ARPROT)
);


__rs_pass_through #(
    .WIDTH (4)
) __rs_pt___rs_pt_bank_0_t1__m_axi_1_m_axi_ARQOS_inst /**   Generated by RapidStream   **/ (
    .din  (__rs_pt_m_axi_ARQOS),
    .dout (m_axi_ARQOS)
);


__rs_pass_through #(
    .WIDTH (1)
) __rs_pt___rs_pt_bank_0_t1__m_axi_1_m_axi_ARREADY_inst /**   Generated by RapidStream   **/ (
    .din  (m_axi_ARREADY),
    .dout (__rs_pt_m_axi_ARREADY)
);


__rs_pass_through #(
    .WIDTH (3)
) __rs_pt___rs_pt_bank_0_t1__m_axi_1_m_axi_ARSIZE_inst /**   Generated by RapidStream   **/ (
    .din  (__rs_pt_m_axi_ARSIZE),
    .dout (m_axi_ARSIZE)
);


__rs_pass_through #(
    .WIDTH (1)
) __rs_pt___rs_pt_bank_0_t1__m_axi_1_m_axi_ARVALID_inst /**   Generated by RapidStream   **/ (
    .din  (__rs_pt_m_axi_ARVALID),
    .dout (m_axi_ARVALID)
);

endmodule  // __rs_pt___rs_pt_bank_0_t1__m_axi_1_bank_0_t1__m_axi_inst_0