
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : programCounter

# Written on Tue Sep 12 18:23:21 2023

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                 Requested     Requested     Clock                                        Clock                   Clock
Level     Clock                                 Frequency     Period        Type                                         Group                   Load 
------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                1.0 MHz       1000.000      system                                       system_clkgroup         0    
                                                                                                                                                      
0 -       pll|CLKOS3_inferred_clock             1.0 MHz       1000.000      inferred                                     Inferred_clkgroup_0     9    
1 .         prescaler|clk_out_derived_clock     1.0 MHz       1000.000      derived (from pll|CLKOS3_inferred_clock)     Inferred_clkgroup_0     16   
======================================================================================================================================================


Clock Load Summary
******************

                                    Clock     Source                                 Clock Pin           Non-clock Pin     Non-clock Pin
Clock                               Load      Pin                                    Seq Example         Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------------------------------------------
System                              0         -                                      -                   -                 -            
                                                                                                                                        
pll|CLKOS3_inferred_clock           9         pll_inst.PLLInst_0.CLKOS3(EHXPLLJ)     psc.next[7:0].C     -                 -            
prescaler|clk_out_derived_clock     16        psc.clk_out.Q[0](dff)                  pc.pc_a[15:0].C     -                 -            
========================================================================================================================================
