// Seed: 3622904230
module module_0 (
    output wire id_0
);
  assign id_0 = id_2;
  timeprecision 1ps;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    input tri0 id_2
    , id_25,
    input tri0 id_3,
    input wand id_4,
    input tri1 id_5,
    input wand id_6,
    input tri id_7,
    output wire id_8,
    output uwire id_9,
    output logic id_10,
    input wand id_11
    , id_26,
    input tri0 id_12,
    output tri0 id_13,
    input supply0 id_14,
    input tri0 id_15,
    output logic id_16,
    input tri0 id_17,
    input wand id_18,
    output tri id_19,
    input wire id_20,
    output uwire id_21,
    input wor id_22,
    output uwire id_23
);
  initial begin
    assert (1);
    if (1) id_10 <= 1 - id_25;
    wait (id_17);
    if (1 == id_26 && (1)) id_16 <= 1;
  end
  module_0(
      id_19
  );
endmodule
