# Washing-Machine-FSM-Verilog
This project implements a Finite State Machine (FSM) for a washing machine using Verilog HDL. The FSM goes through six operational states and ends with a "DONE" signal indicating the end of the cycle.
