$date
	Thu Oct 17 08:45:19 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_shift $end
$var wire 4 ! A_par [3:0] $end
$var reg 4 " I_par [3:0] $end
$var reg 1 # LSB_in $end
$var reg 1 $ MSB_in $end
$var reg 1 % clk $end
$var reg 1 & rst $end
$var reg 1 ' s0 $end
$var reg 1 ( s1 $end
$scope module S1 $end
$var wire 4 ) I_par [3:0] $end
$var wire 1 # LSB_in $end
$var wire 1 $ MSB_in $end
$var wire 1 % clk $end
$var wire 1 & rst $end
$var wire 1 ' s0 $end
$var wire 1 ( s1 $end
$var reg 4 * A_par [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx *
b1011 )
1(
0'
1&
0%
1$
1#
b1011 "
bx !
$end
#5
b0 !
b0 *
1%
#10
0%
#15
b1 !
b1 *
1%
0&
#20
0%
#25
1%
0(
#30
0%
#35
b1000 !
b1000 *
1%
1'
#40
0%
#45
b1011 !
b1011 *
1%
1(
#50
0%
#55
1%
