// ==============================================================
// Generated by Vitis HLS v2024.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module sikep503_kem_enc_hw_rdc_mont_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ma_address0,
        ma_ce0,
        ma_q0,
        PKB_address0,
        PKB_ce0,
        PKB_we0,
        PKB_d0,
        PKB_q0,
        mc
);

parameter    ap_ST_fsm_state1 = 15'd1;
parameter    ap_ST_fsm_state2 = 15'd2;
parameter    ap_ST_fsm_state3 = 15'd4;
parameter    ap_ST_fsm_state4 = 15'd8;
parameter    ap_ST_fsm_state5 = 15'd16;
parameter    ap_ST_fsm_state6 = 15'd32;
parameter    ap_ST_fsm_state7 = 15'd64;
parameter    ap_ST_fsm_state8 = 15'd128;
parameter    ap_ST_fsm_state9 = 15'd256;
parameter    ap_ST_fsm_state10 = 15'd512;
parameter    ap_ST_fsm_state11 = 15'd1024;
parameter    ap_ST_fsm_state12 = 15'd2048;
parameter    ap_ST_fsm_state13 = 15'd4096;
parameter    ap_ST_fsm_state14 = 15'd8192;
parameter    ap_ST_fsm_state15 = 15'd16384;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] ma_address0;
output   ma_ce0;
input  [63:0] ma_q0;
output  [5:0] PKB_address0;
output   PKB_ce0;
output  [7:0] PKB_we0;
output  [63:0] PKB_d0;
input  [63:0] PKB_q0;
input  [8:0] mc;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[5:0] PKB_address0;
reg PKB_ce0;
reg[7:0] PKB_we0;
reg[63:0] PKB_d0;

(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [63:0] reg_243;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state14;
reg   [5:0] tmp_s_reg_811;
wire   [2:0] trunc_ln184_fu_296_p1;
reg   [2:0] trunc_ln184_reg_825;
wire    ap_CS_fsm_state3;
wire   [3:0] add_ln185_fu_306_p2;
reg   [3:0] add_ln185_reg_833;
wire    ap_CS_fsm_state4;
wire   [63:0] v_42_fu_350_p2;
reg   [63:0] v_42_reg_881;
wire   [63:0] u_41_fu_444_p2;
reg   [63:0] u_41_reg_888;
wire    ap_CS_fsm_state6;
reg   [3:0] i_9_reg_893;
wire    ap_CS_fsm_state8;
wire   [31:0] sub66_fu_522_p2;
reg   [31:0] sub66_reg_902;
reg   [63:0] v_36_load_1_reg_915;
wire    ap_CS_fsm_state9;
wire   [2:0] trunc_ln202_fu_551_p1;
reg   [2:0] trunc_ln202_reg_920;
wire   [2:0] trunc_ln202_5_fu_556_p1;
reg   [2:0] trunc_ln202_5_reg_925;
wire    ap_CS_fsm_state10;
reg   [5:0] lshr_ln6_reg_936;
wire   [63:0] v_44_fu_604_p2;
reg   [63:0] v_44_reg_944;
wire   [63:0] t_fu_698_p2;
reg   [63:0] t_reg_951;
wire    ap_CS_fsm_state12;
wire    grp_rdc_mont_2_Pipeline_VITIS_LOOP_180_1_fu_196_ap_start;
wire    grp_rdc_mont_2_Pipeline_VITIS_LOOP_180_1_fu_196_ap_done;
wire    grp_rdc_mont_2_Pipeline_VITIS_LOOP_180_1_fu_196_ap_idle;
wire    grp_rdc_mont_2_Pipeline_VITIS_LOOP_180_1_fu_196_ap_ready;
wire   [5:0] grp_rdc_mont_2_Pipeline_VITIS_LOOP_180_1_fu_196_PKB_address0;
wire    grp_rdc_mont_2_Pipeline_VITIS_LOOP_180_1_fu_196_PKB_ce0;
wire   [7:0] grp_rdc_mont_2_Pipeline_VITIS_LOOP_180_1_fu_196_PKB_we0;
wire   [63:0] grp_rdc_mont_2_Pipeline_VITIS_LOOP_180_1_fu_196_PKB_d0;
wire    grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_ap_start;
wire    grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_ap_done;
wire    grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_ap_idle;
wire    grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_ap_ready;
wire   [5:0] grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_PKB_address0;
wire    grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_PKB_ce0;
wire   [63:0] grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_v_39_out;
wire    grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_v_39_out_ap_vld;
wire   [63:0] grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_u_35_out;
wire    grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_u_35_out_ap_vld;
wire   [63:0] grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_t_out;
wire    grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_t_out_ap_vld;
wire   [31:0] grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_grp_fu_956_p_din0;
wire   [31:0] grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_grp_fu_956_p_din1;
wire    grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_grp_fu_956_p_ce;
wire   [31:0] grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_grp_fu_960_p_din0;
wire   [31:0] grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_grp_fu_960_p_din1;
wire    grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_grp_fu_960_p_ce;
wire   [31:0] grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_grp_fu_964_p_din0;
wire   [31:0] grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_grp_fu_964_p_din1;
wire    grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_grp_fu_964_p_ce;
wire   [31:0] grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_grp_fu_968_p_din0;
wire   [31:0] grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_grp_fu_968_p_din1;
wire    grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_grp_fu_968_p_ce;
wire    grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_ap_start;
wire    grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_ap_done;
wire    grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_ap_idle;
wire    grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_ap_ready;
wire   [5:0] grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_PKB_address0;
wire    grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_PKB_ce0;
wire   [63:0] grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_v_43_out;
wire    grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_v_43_out_ap_vld;
wire   [63:0] grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_u_39_out;
wire    grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_u_39_out_ap_vld;
wire   [63:0] grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_t_20_out;
wire    grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_t_20_out_ap_vld;
wire   [31:0] grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_grp_fu_956_p_din0;
wire   [31:0] grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_grp_fu_956_p_din1;
wire    grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_grp_fu_956_p_ce;
wire   [31:0] grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_grp_fu_960_p_din0;
wire   [31:0] grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_grp_fu_960_p_din1;
wire    grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_grp_fu_960_p_ce;
wire   [31:0] grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_grp_fu_964_p_din0;
wire   [31:0] grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_grp_fu_964_p_din1;
wire    grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_grp_fu_964_p_ce;
wire   [31:0] grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_grp_fu_968_p_din0;
wire   [31:0] grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_grp_fu_968_p_din1;
wire    grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_grp_fu_968_p_ce;
reg    grp_rdc_mont_2_Pipeline_VITIS_LOOP_180_1_fu_196_ap_start_reg;
wire    ap_CS_fsm_state2;
wire   [7:0] PKB_we0_out;
reg    grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_ap_start_reg;
wire   [0:0] icmp_ln184_fu_284_p2;
reg    grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_ap_start_reg;
wire   [31:0] zext_ln185_fu_343_p1;
wire   [31:0] zext_ln196_2_fu_476_p1;
wire   [0:0] icmp_ln202_fu_493_p2;
wire   [31:0] zext_ln214_fu_571_p1;
wire   [31:0] zext_ln217_1_fu_704_p1;
wire   [31:0] zext_ln223_fu_739_p1;
wire    ap_CS_fsm_state15;
reg   [3:0] i_7_fu_78;
wire   [3:0] add_ln184_fu_290_p2;
reg   [63:0] u_024_fu_82;
wire    ap_CS_fsm_state7;
reg   [63:0] v_025_fu_86;
wire   [63:0] v_46_fu_394_p2;
reg   [31:0] count_fu_114;
wire   [31:0] count_4_fu_514_p3;
reg   [63:0] u_fu_118;
wire    ap_CS_fsm_state13;
reg   [63:0] v_36_fu_122;
wire   [63:0] tempReg_fu_648_p2;
reg   [3:0] indvars_iv_fu_126;
wire   [3:0] add_ln202_4_fu_560_p2;
reg   [3:0] i_8_fu_130;
wire   [3:0] add_ln202_fu_528_p2;
reg    ma_ce0_local;
reg   [3:0] ma_address0_local;
reg    PKB_ce0_local;
reg   [7:0] PKB_we0_local;
reg   [5:0] PKB_address0_local;
reg   [63:0] PKB_d0_local;
wire   [63:0] v_fu_717_p2;
wire   [3:0] zext_ln185_4_fu_302_p1;
wire   [63:0] xor_ln105_64_fu_366_p2;
wire   [63:0] xor_ln105_fu_362_p2;
wire   [63:0] or_ln105_fu_371_p2;
wire   [63:0] xor_ln105_65_fu_377_p2;
wire   [0:0] carry_fu_382_p3;
wire   [63:0] zext_ln105_fu_390_p1;
wire   [0:0] bit_sel1_fu_400_p3;
wire   [0:0] xor_ln105_66_fu_408_p2;
wire   [62:0] trunc_ln105_fu_414_p1;
wire   [63:0] xor_ln105_s_fu_418_p3;
wire   [63:0] and_ln105_fu_426_p2;
wire   [0:0] carry_20_fu_432_p3;
wire   [63:0] zext_ln105_21_fu_440_p1;
wire   [5:0] shl_ln1_fu_450_p3;
wire   [8:0] zext_ln196_fu_457_p1;
wire   [8:0] add_ln196_fu_461_p2;
wire   [5:0] lshr_ln4_fu_466_p4;
wire   [0:0] icmp_ln203_fu_502_p2;
wire   [31:0] add_ln204_fu_508_p2;
wire   [5:0] shl_ln4_fu_575_p3;
wire   [8:0] zext_ln217_fu_582_p1;
wire   [8:0] add_ln217_fu_586_p2;
wire   [63:0] xor_ln105_68_fu_620_p2;
wire   [63:0] xor_ln105_67_fu_616_p2;
wire   [63:0] or_ln105_12_fu_625_p2;
wire   [63:0] xor_ln105_69_fu_631_p2;
wire   [0:0] carry_21_fu_636_p3;
wire   [63:0] zext_ln105_22_fu_644_p1;
wire   [0:0] bit_sel7_fu_654_p3;
wire   [0:0] xor_ln105_70_fu_662_p2;
wire   [62:0] trunc_ln105_14_fu_668_p1;
wire   [63:0] xor_ln105_3_fu_672_p3;
wire   [63:0] and_ln105_4_fu_680_p2;
wire   [0:0] carry_22_fu_686_p3;
wire   [63:0] zext_ln105_23_fu_694_p1;
wire   [8:0] add_ln223_fu_724_p2;
wire   [5:0] lshr_ln3_fu_729_p4;
wire   [63:0] grp_fu_956_p2;
reg   [31:0] grp_fu_956_p0;
reg   [31:0] grp_fu_956_p1;
reg    grp_fu_956_ce;
wire   [63:0] grp_fu_960_p2;
reg   [31:0] grp_fu_960_p0;
reg   [31:0] grp_fu_960_p1;
reg    grp_fu_960_ce;
wire   [63:0] grp_fu_964_p2;
reg   [31:0] grp_fu_964_p0;
reg   [31:0] grp_fu_964_p1;
reg    grp_fu_964_ce;
wire   [63:0] grp_fu_968_p2;
reg   [31:0] grp_fu_968_p0;
reg   [31:0] grp_fu_968_p1;
reg    grp_fu_968_ce;
reg   [14:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 15'd1;
#0 grp_rdc_mont_2_Pipeline_VITIS_LOOP_180_1_fu_196_ap_start_reg = 1'b0;
#0 grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_ap_start_reg = 1'b0;
#0 grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_ap_start_reg = 1'b0;
#0 i_7_fu_78 = 4'd0;
#0 u_024_fu_82 = 64'd0;
#0 v_025_fu_86 = 64'd0;
#0 count_fu_114 = 32'd0;
#0 u_fu_118 = 64'd0;
#0 v_36_fu_122 = 64'd0;
#0 indvars_iv_fu_126 = 4'd0;
#0 i_8_fu_130 = 4'd0;
end

sikep503_kem_enc_hw_rdc_mont_2_Pipeline_VITIS_LOOP_180_1 grp_rdc_mont_2_Pipeline_VITIS_LOOP_180_1_fu_196(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_rdc_mont_2_Pipeline_VITIS_LOOP_180_1_fu_196_ap_start),
    .ap_done(grp_rdc_mont_2_Pipeline_VITIS_LOOP_180_1_fu_196_ap_done),
    .ap_idle(grp_rdc_mont_2_Pipeline_VITIS_LOOP_180_1_fu_196_ap_idle),
    .ap_ready(grp_rdc_mont_2_Pipeline_VITIS_LOOP_180_1_fu_196_ap_ready),
    .PKB_address0(grp_rdc_mont_2_Pipeline_VITIS_LOOP_180_1_fu_196_PKB_address0),
    .PKB_ce0(grp_rdc_mont_2_Pipeline_VITIS_LOOP_180_1_fu_196_PKB_ce0),
    .PKB_we0(grp_rdc_mont_2_Pipeline_VITIS_LOOP_180_1_fu_196_PKB_we0),
    .PKB_d0(grp_rdc_mont_2_Pipeline_VITIS_LOOP_180_1_fu_196_PKB_d0),
    .p_cast(tmp_s_reg_811),
    .mc(mc)
);

sikep503_kem_enc_hw_rdc_mont_2_Pipeline_VITIS_LOOP_185_3 grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_ap_start),
    .ap_done(grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_ap_done),
    .ap_idle(grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_ap_idle),
    .ap_ready(grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_ap_ready),
    .v_025(v_025_fu_86),
    .u_024(u_024_fu_82),
    .i_7(trunc_ln184_reg_825),
    .add_ln185(add_ln185_reg_833),
    .mc(mc),
    .PKB_address0(grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_PKB_address0),
    .PKB_ce0(grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_PKB_ce0),
    .PKB_q0(PKB_q0),
    .empty(trunc_ln184_reg_825),
    .v_39_out(grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_v_39_out),
    .v_39_out_ap_vld(grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_v_39_out_ap_vld),
    .u_35_out(grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_u_35_out),
    .u_35_out_ap_vld(grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_u_35_out_ap_vld),
    .t_out(grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_t_out),
    .t_out_ap_vld(grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_t_out_ap_vld),
    .grp_fu_956_p_din0(grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_grp_fu_956_p_din0),
    .grp_fu_956_p_din1(grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_grp_fu_956_p_din1),
    .grp_fu_956_p_dout0(grp_fu_956_p2),
    .grp_fu_956_p_ce(grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_grp_fu_956_p_ce),
    .grp_fu_960_p_din0(grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_grp_fu_960_p_din0),
    .grp_fu_960_p_din1(grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_grp_fu_960_p_din1),
    .grp_fu_960_p_dout0(grp_fu_960_p2),
    .grp_fu_960_p_ce(grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_grp_fu_960_p_ce),
    .grp_fu_964_p_din0(grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_grp_fu_964_p_din0),
    .grp_fu_964_p_din1(grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_grp_fu_964_p_din1),
    .grp_fu_964_p_dout0(grp_fu_964_p2),
    .grp_fu_964_p_ce(grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_grp_fu_964_p_ce),
    .grp_fu_968_p_din0(grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_grp_fu_968_p_din0),
    .grp_fu_968_p_din1(grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_grp_fu_968_p_din1),
    .grp_fu_968_p_dout0(grp_fu_968_p2),
    .grp_fu_968_p_ce(grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_grp_fu_968_p_ce)
);

sikep503_kem_enc_hw_rdc_mont_2_Pipeline_VITIS_LOOP_206_5 grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_ap_start),
    .ap_done(grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_ap_done),
    .ap_idle(grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_ap_idle),
    .ap_ready(grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_ap_ready),
    .indvars_iv(trunc_ln202_reg_920),
    .v_36(v_36_load_1_reg_915),
    .u(u_fu_118),
    .sub66(sub66_reg_902),
    .mc(mc),
    .PKB_address0(grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_PKB_address0),
    .PKB_ce0(grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_PKB_ce0),
    .PKB_q0(PKB_q0),
    .empty(trunc_ln202_5_reg_925),
    .v_43_out(grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_v_43_out),
    .v_43_out_ap_vld(grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_v_43_out_ap_vld),
    .u_39_out(grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_u_39_out),
    .u_39_out_ap_vld(grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_u_39_out_ap_vld),
    .t_20_out(grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_t_20_out),
    .t_20_out_ap_vld(grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_t_20_out_ap_vld),
    .grp_fu_956_p_din0(grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_grp_fu_956_p_din0),
    .grp_fu_956_p_din1(grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_grp_fu_956_p_din1),
    .grp_fu_956_p_dout0(grp_fu_956_p2),
    .grp_fu_956_p_ce(grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_grp_fu_956_p_ce),
    .grp_fu_960_p_din0(grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_grp_fu_960_p_din0),
    .grp_fu_960_p_din1(grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_grp_fu_960_p_din1),
    .grp_fu_960_p_dout0(grp_fu_960_p2),
    .grp_fu_960_p_ce(grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_grp_fu_960_p_ce),
    .grp_fu_964_p_din0(grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_grp_fu_964_p_din0),
    .grp_fu_964_p_din1(grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_grp_fu_964_p_din1),
    .grp_fu_964_p_dout0(grp_fu_964_p2),
    .grp_fu_964_p_ce(grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_grp_fu_964_p_ce),
    .grp_fu_968_p_din0(grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_grp_fu_968_p_din0),
    .grp_fu_968_p_din1(grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_grp_fu_968_p_din1),
    .grp_fu_968_p_dout0(grp_fu_968_p2),
    .grp_fu_968_p_ce(grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_grp_fu_968_p_ce)
);

sikep503_kem_enc_hw_mul_32ns_32ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_2_1_U1477(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_956_p0),
    .din1(grp_fu_956_p1),
    .ce(grp_fu_956_ce),
    .dout(grp_fu_956_p2)
);

sikep503_kem_enc_hw_mul_32ns_32ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_2_1_U1478(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_960_p0),
    .din1(grp_fu_960_p1),
    .ce(grp_fu_960_ce),
    .dout(grp_fu_960_p2)
);

sikep503_kem_enc_hw_mul_32ns_32ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_2_1_U1479(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_964_p0),
    .din1(grp_fu_964_p1),
    .ce(grp_fu_964_ce),
    .dout(grp_fu_964_p2)
);

sikep503_kem_enc_hw_mul_32ns_32ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_2_1_U1480(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_968_p0),
    .din1(grp_fu_968_p1),
    .ce(grp_fu_968_ce),
    .dout(grp_fu_968_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_rdc_mont_2_Pipeline_VITIS_LOOP_180_1_fu_196_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_rdc_mont_2_Pipeline_VITIS_LOOP_180_1_fu_196_ap_start_reg <= 1'b1;
        end else if ((grp_rdc_mont_2_Pipeline_VITIS_LOOP_180_1_fu_196_ap_ready == 1'b1)) begin
            grp_rdc_mont_2_Pipeline_VITIS_LOOP_180_1_fu_196_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln184_fu_284_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
            grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_ap_start_reg <= 1'b1;
        end else if ((grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_ap_ready == 1'b1)) begin
            grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_ap_start_reg <= 1'b1;
        end else if ((grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_ap_ready == 1'b1)) begin
            grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln184_fu_284_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        count_fu_114 <= 32'd3;
    end else if (((icmp_ln202_fu_493_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        count_fu_114 <= count_4_fu_514_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_7_fu_78 <= 4'd0;
    end else if (((icmp_ln184_fu_284_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        i_7_fu_78 <= add_ln184_fu_290_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln184_fu_284_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i_8_fu_130 <= 4'd8;
    end else if (((icmp_ln202_fu_493_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        i_8_fu_130 <= add_ln202_fu_528_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln184_fu_284_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        indvars_iv_fu_126 <= 4'd1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        indvars_iv_fu_126 <= add_ln202_4_fu_560_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        u_024_fu_82 <= 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        u_024_fu_82 <= u_41_reg_888;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln184_fu_284_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        u_fu_118 <= u_024_fu_82;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        u_fu_118 <= t_reg_951;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        v_025_fu_86 <= 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        v_025_fu_86 <= v_46_fu_394_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln184_fu_284_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        v_36_fu_122 <= v_025_fu_86;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        v_36_fu_122 <= tempReg_fu_648_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln185_reg_833 <= add_ln185_fu_306_p2;
        trunc_ln184_reg_825 <= trunc_ln184_fu_296_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        i_9_reg_893 <= i_8_fu_130;
        sub66_reg_902 <= sub66_fu_522_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        lshr_ln6_reg_936 <= {{add_ln217_fu_586_p2[8:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state5))) begin
        reg_243 <= ma_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        t_reg_951 <= t_fu_698_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        tmp_s_reg_811 <= {{mc[8:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        trunc_ln202_5_reg_925 <= trunc_ln202_5_fu_556_p1;
        trunc_ln202_reg_920 <= trunc_ln202_fu_551_p1;
        v_36_load_1_reg_915 <= v_36_fu_122;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        u_41_reg_888 <= u_41_fu_444_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        v_42_reg_881 <= v_42_fu_350_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        v_44_reg_944 <= v_44_fu_604_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        PKB_address0 = grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_PKB_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        PKB_address0 = grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_PKB_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        PKB_address0 = grp_rdc_mont_2_Pipeline_VITIS_LOOP_180_1_fu_196_PKB_address0;
    end else begin
        PKB_address0 = PKB_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        PKB_address0_local = zext_ln223_fu_739_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        PKB_address0_local = zext_ln217_1_fu_704_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        PKB_address0_local = zext_ln196_2_fu_476_p1;
    end else begin
        PKB_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        PKB_ce0 = grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_PKB_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        PKB_ce0 = grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_PKB_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        PKB_ce0 = grp_rdc_mont_2_Pipeline_VITIS_LOOP_180_1_fu_196_PKB_ce0;
    end else begin
        PKB_ce0 = PKB_ce0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12))) begin
        PKB_ce0_local = 1'b1;
    end else begin
        PKB_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        PKB_d0 = grp_rdc_mont_2_Pipeline_VITIS_LOOP_180_1_fu_196_PKB_d0;
    end else begin
        PKB_d0 = PKB_d0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        PKB_d0_local = v_fu_717_p2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        PKB_d0_local = v_44_reg_944;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        PKB_d0_local = v_42_reg_881;
    end else begin
        PKB_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        PKB_we0 = grp_rdc_mont_2_Pipeline_VITIS_LOOP_180_1_fu_196_PKB_we0;
    end else begin
        PKB_we0 = (8'd0 | PKB_we0_out);
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12))) begin
        PKB_we0_local = 8'd255;
    end else begin
        PKB_we0_local = 8'd0;
    end
end

always @ (*) begin
    if ((grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_rdc_mont_2_Pipeline_VITIS_LOOP_180_1_fu_196_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_956_ce = grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_grp_fu_956_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_956_ce = grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_grp_fu_956_p_ce;
    end else begin
        grp_fu_956_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_956_p0 = grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_grp_fu_956_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_956_p0 = grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_grp_fu_956_p_din0;
    end else begin
        grp_fu_956_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_956_p1 = grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_grp_fu_956_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_956_p1 = grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_grp_fu_956_p_din1;
    end else begin
        grp_fu_956_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_960_ce = grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_grp_fu_960_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_960_ce = grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_grp_fu_960_p_ce;
    end else begin
        grp_fu_960_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_960_p0 = grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_grp_fu_960_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_960_p0 = grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_grp_fu_960_p_din0;
    end else begin
        grp_fu_960_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_960_p1 = grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_grp_fu_960_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_960_p1 = grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_grp_fu_960_p_din1;
    end else begin
        grp_fu_960_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_964_ce = grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_grp_fu_964_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_964_ce = grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_grp_fu_964_p_ce;
    end else begin
        grp_fu_964_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_964_p0 = grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_grp_fu_964_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_964_p0 = grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_grp_fu_964_p_din0;
    end else begin
        grp_fu_964_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_964_p1 = grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_grp_fu_964_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_964_p1 = grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_grp_fu_964_p_din1;
    end else begin
        grp_fu_964_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_968_ce = grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_grp_fu_968_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_968_ce = grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_grp_fu_968_p_ce;
    end else begin
        grp_fu_968_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_968_p0 = grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_grp_fu_968_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_968_p0 = grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_grp_fu_968_p_din0;
    end else begin
        grp_fu_968_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_968_p1 = grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_grp_fu_968_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_968_p1 = grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_grp_fu_968_p_din1;
    end else begin
        grp_fu_968_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ma_address0_local = zext_ln214_fu_571_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ma_address0_local = 32'd15;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        ma_address0_local = zext_ln185_fu_343_p1;
    end else begin
        ma_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((1'b1 == ap_CS_fsm_state4) & (grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state10) & (grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_ap_done == 1'b1)))) begin
        ma_ce0_local = 1'b1;
    end else begin
        ma_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_rdc_mont_2_Pipeline_VITIS_LOOP_180_1_fu_196_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln184_fu_284_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln202_fu_493_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign PKB_we0_out = PKB_we0_local;

assign add_ln184_fu_290_p2 = (i_7_fu_78 + 4'd1);

assign add_ln185_fu_306_p2 = ($signed(zext_ln185_4_fu_302_p1) + $signed(4'd14));

assign add_ln196_fu_461_p2 = (zext_ln196_fu_457_p1 + mc);

assign add_ln202_4_fu_560_p2 = (indvars_iv_fu_126 + 4'd1);

assign add_ln202_fu_528_p2 = (i_8_fu_130 + 4'd1);

assign add_ln204_fu_508_p2 = ($signed(count_fu_114) + $signed(32'd4294967295));

assign add_ln217_fu_586_p2 = (zext_ln217_fu_582_p1 + mc);

assign add_ln223_fu_724_p2 = (mc + 9'd56);

assign and_ln105_4_fu_680_p2 = (xor_ln105_3_fu_672_p3 & grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_u_39_out);

assign and_ln105_fu_426_p2 = (xor_ln105_s_fu_418_p3 & grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_u_35_out);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign bit_sel1_fu_400_p3 = v_46_fu_394_p2[64'd63];

assign bit_sel7_fu_654_p3 = tempReg_fu_648_p2[64'd63];

assign carry_20_fu_432_p3 = and_ln105_fu_426_p2[32'd63];

assign carry_21_fu_636_p3 = xor_ln105_69_fu_631_p2[32'd63];

assign carry_22_fu_686_p3 = and_ln105_4_fu_680_p2[32'd63];

assign carry_fu_382_p3 = xor_ln105_65_fu_377_p2[32'd63];

assign count_4_fu_514_p3 = ((icmp_ln203_fu_502_p2[0:0] == 1'b1) ? add_ln204_fu_508_p2 : 32'd0);

assign grp_rdc_mont_2_Pipeline_VITIS_LOOP_180_1_fu_196_ap_start = grp_rdc_mont_2_Pipeline_VITIS_LOOP_180_1_fu_196_ap_start_reg;

assign grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_ap_start = grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_ap_start_reg;

assign grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_ap_start = grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_ap_start_reg;

assign icmp_ln184_fu_284_p2 = ((i_7_fu_78 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln202_fu_493_p2 = ((i_8_fu_130 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln203_fu_502_p2 = ((count_fu_114 != 32'd0) ? 1'b1 : 1'b0);

assign lshr_ln3_fu_729_p4 = {{add_ln223_fu_724_p2[8:3]}};

assign lshr_ln4_fu_466_p4 = {{add_ln196_fu_461_p2[8:3]}};

assign ma_address0 = ma_address0_local;

assign ma_ce0 = ma_ce0_local;

assign or_ln105_12_fu_625_p2 = (xor_ln105_68_fu_620_p2 | xor_ln105_67_fu_616_p2);

assign or_ln105_fu_371_p2 = (xor_ln105_fu_362_p2 | xor_ln105_64_fu_366_p2);

assign shl_ln1_fu_450_p3 = {{trunc_ln184_reg_825}, {3'd0}};

assign shl_ln4_fu_575_p3 = {{trunc_ln202_5_reg_925}, {3'd0}};

assign sub66_fu_522_p2 = (32'd8 - count_4_fu_514_p3);

assign t_fu_698_p2 = (grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_t_20_out + zext_ln105_23_fu_694_p1);

assign tempReg_fu_648_p2 = (grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_u_39_out + zext_ln105_22_fu_644_p1);

assign trunc_ln105_14_fu_668_p1 = tempReg_fu_648_p2[62:0];

assign trunc_ln105_fu_414_p1 = v_46_fu_394_p2[62:0];

assign trunc_ln184_fu_296_p1 = i_7_fu_78[2:0];

assign trunc_ln202_5_fu_556_p1 = i_9_reg_893[2:0];

assign trunc_ln202_fu_551_p1 = indvars_iv_fu_126[2:0];

assign u_41_fu_444_p2 = (grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_t_out + zext_ln105_21_fu_440_p1);

assign v_42_fu_350_p2 = (ma_q0 + grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_v_39_out);

assign v_44_fu_604_p2 = (ma_q0 + grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_v_43_out);

assign v_46_fu_394_p2 = (grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_u_35_out + zext_ln105_fu_390_p1);

assign v_fu_717_p2 = (reg_243 + v_36_fu_122);

assign xor_ln105_3_fu_672_p3 = {{xor_ln105_70_fu_662_p2}, {trunc_ln105_14_fu_668_p1}};

assign xor_ln105_64_fu_366_p2 = (reg_243 ^ grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_v_39_out);

assign xor_ln105_65_fu_377_p2 = (v_42_reg_881 ^ or_ln105_fu_371_p2);

assign xor_ln105_66_fu_408_p2 = (bit_sel1_fu_400_p3 ^ 1'd1);

assign xor_ln105_67_fu_616_p2 = (v_44_reg_944 ^ grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_v_43_out);

assign xor_ln105_68_fu_620_p2 = (reg_243 ^ grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_v_43_out);

assign xor_ln105_69_fu_631_p2 = (v_44_reg_944 ^ or_ln105_12_fu_625_p2);

assign xor_ln105_70_fu_662_p2 = (bit_sel7_fu_654_p3 ^ 1'd1);

assign xor_ln105_fu_362_p2 = (v_42_reg_881 ^ grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_v_39_out);

assign xor_ln105_s_fu_418_p3 = {{xor_ln105_66_fu_408_p2}, {trunc_ln105_fu_414_p1}};

assign zext_ln105_21_fu_440_p1 = carry_20_fu_432_p3;

assign zext_ln105_22_fu_644_p1 = carry_21_fu_636_p3;

assign zext_ln105_23_fu_694_p1 = carry_22_fu_686_p3;

assign zext_ln105_fu_390_p1 = carry_fu_382_p3;

assign zext_ln185_4_fu_302_p1 = trunc_ln184_fu_296_p1;

assign zext_ln185_fu_343_p1 = trunc_ln184_reg_825;

assign zext_ln196_2_fu_476_p1 = lshr_ln4_fu_466_p4;

assign zext_ln196_fu_457_p1 = shl_ln1_fu_450_p3;

assign zext_ln214_fu_571_p1 = i_9_reg_893;

assign zext_ln217_1_fu_704_p1 = lshr_ln6_reg_936;

assign zext_ln217_fu_582_p1 = shl_ln4_fu_575_p3;

assign zext_ln223_fu_739_p1 = lshr_ln3_fu_729_p4;

endmodule //sikep503_kem_enc_hw_rdc_mont_2
