

================================================================
== Vitis HLS Report for 'V_writer_1_Pipeline_l_write_j'
================================================================
* Date:           Thu Sep 14 03:45:12 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.248 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6147|     6147|  20.470 us|  20.470 us|  6147|  6147|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_write_j  |     6145|     6145|        10|          8|          1|   768|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       34|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     2464|    -|
|Register             |        -|     -|      259|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      259|     2498|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |j_15_fu_2134_p2                   |         +|   0|  0|  17|          10|           1|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln96_fu_1968_p2              |      icmp|   0|  0|  11|          10|          10|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  34|          23|          15|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |V_0_address0                 |  49|          9|   15|        135|
    |V_0_address1                 |  49|          9|   15|        135|
    |V_0_d0                       |  49|          9|    8|         72|
    |V_0_d1                       |  49|          9|    8|         72|
    |V_10_address0                |  49|          9|   15|        135|
    |V_10_address1                |  49|          9|   15|        135|
    |V_10_d0                      |  49|          9|    8|         72|
    |V_10_d1                      |  49|          9|    8|         72|
    |V_11_address0                |  49|          9|   15|        135|
    |V_11_address1                |  49|          9|   15|        135|
    |V_11_d0                      |  49|          9|    8|         72|
    |V_11_d1                      |  49|          9|    8|         72|
    |V_1_address0                 |  49|          9|   15|        135|
    |V_1_address1                 |  49|          9|   15|        135|
    |V_1_d0                       |  49|          9|    8|         72|
    |V_1_d1                       |  49|          9|    8|         72|
    |V_2_address0                 |  49|          9|   15|        135|
    |V_2_address1                 |  49|          9|   15|        135|
    |V_2_d0                       |  49|          9|    8|         72|
    |V_2_d1                       |  49|          9|    8|         72|
    |V_3_address0                 |  49|          9|   15|        135|
    |V_3_address1                 |  49|          9|   15|        135|
    |V_3_d0                       |  49|          9|    8|         72|
    |V_3_d1                       |  49|          9|    8|         72|
    |V_4_address0                 |  49|          9|   15|        135|
    |V_4_address1                 |  49|          9|   15|        135|
    |V_4_d0                       |  49|          9|    8|         72|
    |V_4_d1                       |  49|          9|    8|         72|
    |V_5_address0                 |  49|          9|   15|        135|
    |V_5_address1                 |  49|          9|   15|        135|
    |V_5_d0                       |  49|          9|    8|         72|
    |V_5_d1                       |  49|          9|    8|         72|
    |V_6_address0                 |  49|          9|   15|        135|
    |V_6_address1                 |  49|          9|   15|        135|
    |V_6_d0                       |  49|          9|    8|         72|
    |V_6_d1                       |  49|          9|    8|         72|
    |V_7_address0                 |  49|          9|   15|        135|
    |V_7_address1                 |  49|          9|   15|        135|
    |V_7_d0                       |  49|          9|    8|         72|
    |V_7_d1                       |  49|          9|    8|         72|
    |V_8_address0                 |  49|          9|   15|        135|
    |V_8_address1                 |  49|          9|   15|        135|
    |V_8_d0                       |  49|          9|    8|         72|
    |V_8_d1                       |  49|          9|    8|         72|
    |V_9_address0                 |  49|          9|   15|        135|
    |V_9_address1                 |  49|          9|   15|        135|
    |V_9_d0                       |  49|          9|    8|         72|
    |V_9_d1                       |  49|          9|    8|         72|
    |ap_NS_fsm                    |  49|          9|    1|          9|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_14        |   9|          2|   10|         20|
    |j_fu_210                     |   9|          2|   10|         20|
    |outp_v4_blk_n                |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |2464|        455|  578|       5027|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   8|   0|    8|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |data_pack_data_10_reg_2886        |   8|   0|    8|          0|
    |data_pack_data_11_reg_2902        |   8|   0|    8|          0|
    |data_pack_data_12_reg_2918        |   8|   0|    8|          0|
    |data_pack_data_13_reg_2934        |   8|   0|    8|          0|
    |data_pack_data_14_reg_2950        |   8|   0|    8|          0|
    |data_pack_data_8_reg_2854         |   8|   0|    8|          0|
    |data_pack_data_9_reg_2870         |   8|   0|    8|          0|
    |data_pack_data_reg_2806           |   8|   0|    8|          0|
    |icmp_ln96_reg_2723                |   1|   0|    1|          0|
    |j_14_reg_2715                     |  10|   0|   10|          0|
    |j_fu_210                          |  10|   0|   10|          0|
    |tmp_27_i_reg_2998                 |   8|   0|    8|          0|
    |tmp_28_i_reg_3014                 |   8|   0|    8|          0|
    |tmp_29_i_reg_3030                 |   8|   0|    8|          0|
    |tmp_30_i_reg_3046                 |   8|   0|    8|          0|
    |tmp_71_reg_2737                   |   5|   0|    5|          0|
    |tmp_72_reg_2742                   |   5|   0|    5|          0|
    |tmp_73_reg_2747                   |   5|   0|    5|          0|
    |tmp_74_reg_2752                   |   5|   0|    5|          0|
    |tmp_75_reg_2757                   |   5|   0|    5|          0|
    |tmp_76_reg_2762                   |   5|   0|    5|          0|
    |tmp_77_reg_2767                   |   5|   0|    5|          0|
    |tmp_78_reg_2772                   |   5|   0|    5|          0|
    |tmp_79_reg_2777                   |   5|   0|    5|          0|
    |tmp_80_reg_2782                   |   5|   0|    5|          0|
    |tmp_81_reg_2787                   |   5|   0|    5|          0|
    |tmp_82_reg_2792                   |   5|   0|    5|          0|
    |tmp_82_reg_2792_pp0_iter1_reg     |   5|   0|    5|          0|
    |tmp_83_reg_2797                   |   5|   0|    5|          0|
    |tmp_83_reg_2797_pp0_iter1_reg     |   5|   0|    5|          0|
    |tmp_i_3974_reg_2982               |   8|   0|    8|          0|
    |tmp_i_reg_2966                    |   8|   0|    8|          0|
    |tmp_reg_2727                      |   5|   0|    5|          0|
    |tmp_s_reg_2732                    |   5|   0|    5|          0|
    |trunc_ln100_reg_3062              |   6|   0|    6|          0|
    |trunc_ln145_12_reg_2838           |   8|   0|    8|          0|
    |trunc_ln145_s_reg_2822            |   8|   0|    8|          0|
    |trunc_ln1_reg_2802                |   4|   0|    4|          0|
    |trunc_ln1_reg_2802_pp0_iter1_reg  |   4|   0|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 259|   0|  259|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  V_writer.1_Pipeline_l_write_j|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  V_writer.1_Pipeline_l_write_j|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  V_writer.1_Pipeline_l_write_j|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  V_writer.1_Pipeline_l_write_j|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  V_writer.1_Pipeline_l_write_j|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  V_writer.1_Pipeline_l_write_j|  return value|
|outp_v4_dout            |   in|  128|     ap_fifo|                        outp_v4|       pointer|
|outp_v4_num_data_valid  |   in|    3|     ap_fifo|                        outp_v4|       pointer|
|outp_v4_fifo_cap        |   in|    3|     ap_fifo|                        outp_v4|       pointer|
|outp_v4_empty_n         |   in|    1|     ap_fifo|                        outp_v4|       pointer|
|outp_v4_read            |  out|    1|     ap_fifo|                        outp_v4|       pointer|
|V_11_address0           |  out|   15|   ap_memory|                           V_11|         array|
|V_11_ce0                |  out|    1|   ap_memory|                           V_11|         array|
|V_11_we0                |  out|    1|   ap_memory|                           V_11|         array|
|V_11_d0                 |  out|    8|   ap_memory|                           V_11|         array|
|V_11_address1           |  out|   15|   ap_memory|                           V_11|         array|
|V_11_ce1                |  out|    1|   ap_memory|                           V_11|         array|
|V_11_we1                |  out|    1|   ap_memory|                           V_11|         array|
|V_11_d1                 |  out|    8|   ap_memory|                           V_11|         array|
|V_10_address0           |  out|   15|   ap_memory|                           V_10|         array|
|V_10_ce0                |  out|    1|   ap_memory|                           V_10|         array|
|V_10_we0                |  out|    1|   ap_memory|                           V_10|         array|
|V_10_d0                 |  out|    8|   ap_memory|                           V_10|         array|
|V_10_address1           |  out|   15|   ap_memory|                           V_10|         array|
|V_10_ce1                |  out|    1|   ap_memory|                           V_10|         array|
|V_10_we1                |  out|    1|   ap_memory|                           V_10|         array|
|V_10_d1                 |  out|    8|   ap_memory|                           V_10|         array|
|V_9_address0            |  out|   15|   ap_memory|                            V_9|         array|
|V_9_ce0                 |  out|    1|   ap_memory|                            V_9|         array|
|V_9_we0                 |  out|    1|   ap_memory|                            V_9|         array|
|V_9_d0                  |  out|    8|   ap_memory|                            V_9|         array|
|V_9_address1            |  out|   15|   ap_memory|                            V_9|         array|
|V_9_ce1                 |  out|    1|   ap_memory|                            V_9|         array|
|V_9_we1                 |  out|    1|   ap_memory|                            V_9|         array|
|V_9_d1                  |  out|    8|   ap_memory|                            V_9|         array|
|V_8_address0            |  out|   15|   ap_memory|                            V_8|         array|
|V_8_ce0                 |  out|    1|   ap_memory|                            V_8|         array|
|V_8_we0                 |  out|    1|   ap_memory|                            V_8|         array|
|V_8_d0                  |  out|    8|   ap_memory|                            V_8|         array|
|V_8_address1            |  out|   15|   ap_memory|                            V_8|         array|
|V_8_ce1                 |  out|    1|   ap_memory|                            V_8|         array|
|V_8_we1                 |  out|    1|   ap_memory|                            V_8|         array|
|V_8_d1                  |  out|    8|   ap_memory|                            V_8|         array|
|V_7_address0            |  out|   15|   ap_memory|                            V_7|         array|
|V_7_ce0                 |  out|    1|   ap_memory|                            V_7|         array|
|V_7_we0                 |  out|    1|   ap_memory|                            V_7|         array|
|V_7_d0                  |  out|    8|   ap_memory|                            V_7|         array|
|V_7_address1            |  out|   15|   ap_memory|                            V_7|         array|
|V_7_ce1                 |  out|    1|   ap_memory|                            V_7|         array|
|V_7_we1                 |  out|    1|   ap_memory|                            V_7|         array|
|V_7_d1                  |  out|    8|   ap_memory|                            V_7|         array|
|V_6_address0            |  out|   15|   ap_memory|                            V_6|         array|
|V_6_ce0                 |  out|    1|   ap_memory|                            V_6|         array|
|V_6_we0                 |  out|    1|   ap_memory|                            V_6|         array|
|V_6_d0                  |  out|    8|   ap_memory|                            V_6|         array|
|V_6_address1            |  out|   15|   ap_memory|                            V_6|         array|
|V_6_ce1                 |  out|    1|   ap_memory|                            V_6|         array|
|V_6_we1                 |  out|    1|   ap_memory|                            V_6|         array|
|V_6_d1                  |  out|    8|   ap_memory|                            V_6|         array|
|V_5_address0            |  out|   15|   ap_memory|                            V_5|         array|
|V_5_ce0                 |  out|    1|   ap_memory|                            V_5|         array|
|V_5_we0                 |  out|    1|   ap_memory|                            V_5|         array|
|V_5_d0                  |  out|    8|   ap_memory|                            V_5|         array|
|V_5_address1            |  out|   15|   ap_memory|                            V_5|         array|
|V_5_ce1                 |  out|    1|   ap_memory|                            V_5|         array|
|V_5_we1                 |  out|    1|   ap_memory|                            V_5|         array|
|V_5_d1                  |  out|    8|   ap_memory|                            V_5|         array|
|V_4_address0            |  out|   15|   ap_memory|                            V_4|         array|
|V_4_ce0                 |  out|    1|   ap_memory|                            V_4|         array|
|V_4_we0                 |  out|    1|   ap_memory|                            V_4|         array|
|V_4_d0                  |  out|    8|   ap_memory|                            V_4|         array|
|V_4_address1            |  out|   15|   ap_memory|                            V_4|         array|
|V_4_ce1                 |  out|    1|   ap_memory|                            V_4|         array|
|V_4_we1                 |  out|    1|   ap_memory|                            V_4|         array|
|V_4_d1                  |  out|    8|   ap_memory|                            V_4|         array|
|V_3_address0            |  out|   15|   ap_memory|                            V_3|         array|
|V_3_ce0                 |  out|    1|   ap_memory|                            V_3|         array|
|V_3_we0                 |  out|    1|   ap_memory|                            V_3|         array|
|V_3_d0                  |  out|    8|   ap_memory|                            V_3|         array|
|V_3_address1            |  out|   15|   ap_memory|                            V_3|         array|
|V_3_ce1                 |  out|    1|   ap_memory|                            V_3|         array|
|V_3_we1                 |  out|    1|   ap_memory|                            V_3|         array|
|V_3_d1                  |  out|    8|   ap_memory|                            V_3|         array|
|V_2_address0            |  out|   15|   ap_memory|                            V_2|         array|
|V_2_ce0                 |  out|    1|   ap_memory|                            V_2|         array|
|V_2_we0                 |  out|    1|   ap_memory|                            V_2|         array|
|V_2_d0                  |  out|    8|   ap_memory|                            V_2|         array|
|V_2_address1            |  out|   15|   ap_memory|                            V_2|         array|
|V_2_ce1                 |  out|    1|   ap_memory|                            V_2|         array|
|V_2_we1                 |  out|    1|   ap_memory|                            V_2|         array|
|V_2_d1                  |  out|    8|   ap_memory|                            V_2|         array|
|V_1_address0            |  out|   15|   ap_memory|                            V_1|         array|
|V_1_ce0                 |  out|    1|   ap_memory|                            V_1|         array|
|V_1_we0                 |  out|    1|   ap_memory|                            V_1|         array|
|V_1_d0                  |  out|    8|   ap_memory|                            V_1|         array|
|V_1_address1            |  out|   15|   ap_memory|                            V_1|         array|
|V_1_ce1                 |  out|    1|   ap_memory|                            V_1|         array|
|V_1_we1                 |  out|    1|   ap_memory|                            V_1|         array|
|V_1_d1                  |  out|    8|   ap_memory|                            V_1|         array|
|V_0_address0            |  out|   15|   ap_memory|                            V_0|         array|
|V_0_ce0                 |  out|    1|   ap_memory|                            V_0|         array|
|V_0_we0                 |  out|    1|   ap_memory|                            V_0|         array|
|V_0_d0                  |  out|    8|   ap_memory|                            V_0|         array|
|V_0_address1            |  out|   15|   ap_memory|                            V_0|         array|
|V_0_ce1                 |  out|    1|   ap_memory|                            V_0|         array|
|V_0_we1                 |  out|    1|   ap_memory|                            V_0|         array|
|V_0_d1                  |  out|    8|   ap_memory|                            V_0|         array|
|add_1_i1                |   in|    9|     ap_none|                       add_1_i1|        scalar|
|add_2_i2                |   in|    9|     ap_none|                       add_2_i2|        scalar|
|add_3_i3                |   in|    9|     ap_none|                       add_3_i3|        scalar|
|add_4_i4                |   in|    9|     ap_none|                       add_4_i4|        scalar|
|add_5_i5                |   in|    9|     ap_none|                       add_5_i5|        scalar|
|add_6_i6                |   in|    9|     ap_none|                       add_6_i6|        scalar|
|add_7_i7                |   in|    9|     ap_none|                       add_7_i7|        scalar|
|add_8_i8                |   in|    9|     ap_none|                       add_8_i8|        scalar|
|add_9_i9                |   in|    9|     ap_none|                       add_9_i9|        scalar|
|add_10_i10              |   in|    9|     ap_none|                     add_10_i10|        scalar|
|add_11_i11              |   in|    9|     ap_none|                     add_11_i11|        scalar|
|add_12_i12              |   in|    9|     ap_none|                     add_12_i12|        scalar|
|add_13_i13              |   in|    9|     ap_none|                     add_13_i13|        scalar|
|add_14_i14              |   in|    9|     ap_none|                     add_14_i14|        scalar|
|add_15_i15              |   in|    9|     ap_none|                     add_15_i15|        scalar|
|ps_id_load              |   in|    5|     ap_none|                     ps_id_load|        scalar|
+------------------------+-----+-----+------------+-------------------------------+--------------+

