
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
Options:	-log ./log/PD1_20250909_230343.log 
Date:		Tue Sep  9 23:03:44 2025
Host:		ictc-eda-be-9-ldap-1 (x86_64 w/Linux 5.14.0-570.33.2.el9_6.x86_64) (20cores*32cpus*QEMU Virtual CPU version 2.5+ 16384KB)
OS:		Rocky Linux release 9.6 (Blue Onyx)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
Change the soft stacksize limit to 0.2%RAM (514 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> is_common_ui_mode
<CMD> restoreDesign /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/flowspd2/04ctstimingclean.dat croc_chip
#% Begin load design ... (date=09/09 23:04:24, mem=671.4M)
**ERROR: (IMPSYT-7338):	The specified design session directory '/ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/flowspd2/04ctstimingclean.dat' could not be located as specified. Check your file system, correct the location, and try restoring the design again.


ERROR: 


    while executing
"error $catchMsg"
    (procedure "restoreDesign" line 31)


<CMD> is_common_ui_mode
<CMD> restoreDesign /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat croc_chip
% Begin load design ... (date=09/09 23:04:32, mem=671.6M)
Set Default Input Pin Transition as 0.1 ps.
Loading design 'croc_chip' saved by 'Innovus' '20.10-p004_1' on 'Tue Sep 2 23:24:48 2025'.
% Begin Load MMMC data ... (date=09/09 23:04:32, mem=672.8M)
% End Load MMMC data ... (date=09/09 23:04:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=673.3M, current mem=673.3M)
default_rc_corner

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/sg13g2_tech.lef ...

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/sg13g2_stdcell_weltap.lef ...
Set DBUPerIGU to M1 pitch 480.

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_2048x64_c2_bm_bist.lef ...

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_4096x8_c3_bm_bist.lef ...

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_4096x16_c3_bm_bist.lef ...

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_64x64_c2_bm_bist.lef ...

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_1024x16_c2_bm_bist.lef ...

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_256x48_c2_bm_bist.lef ...

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_1024x64_c2_bm_bist.lef ...

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_1024x8_c2_bm_bist.lef ...

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_256x64_c2_bm_bist.lef ...

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_512x64_c2_bm_bist.lef ...

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/sg13g2_io_notracks.lef ...

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/sg13g2_io.lef ...
**WARN: (IMPLF-58):	MACRO 'sg13g2_Corner' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_Filler200' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_Filler400' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_Filler1000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_Filler2000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_Filler4000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_Filler10000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIn' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadAnalog' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVss' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVdd' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/bondpad_70x70.lef ...
**WARN: (IMPLF-61):	22 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.

viaInitial starts at Tue Sep  9 23:04:33 2025
viaInitial ends at Tue Sep  9 23:04:33 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/viewDefinition.tcl
Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_slow_1p08V_125C.lib' ...
Read 78 cells in library 'sg13g2_stdcell_slow_1p08V_125C' 
Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p35V_3p0V_125C.lib' ...
Read 14 cells in library 'sg13g2_io_slow_1p35V_3p0V_125C' 
Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p08V_3p0V_125C.lib' ...
Read 14 cells in library 'sg13g2_io_slow_1p08V_3p0V_125C' 
Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C' 
Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_2048x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C' 
Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x8_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C' 
Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x16_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C' 
Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x48_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C' 
Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_512x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C' 
Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C' 
Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x8_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C' 
Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x16_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C' 
Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_64x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C' 
Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_fast_1p32V_m40C.lib' ...
Read 78 cells in library 'sg13g2_stdcell_fast_1p32V_m40C' 
Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p32V_3p6V_m40C.lib' ...
Read 14 cells in library 'sg13g2_io_fast_1p32V_3p6V_m40C' 
Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p65V_3p6V_m40C.lib' ...
Read 14 cells in library 'sg13g2_io_fast_1p65V_3p6V_m40C' 
Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_2048x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C' 
Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x16_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C' 
Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_64x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C' 
Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x8_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C' 
Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C' 
Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x48_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C' 
Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C' 
Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x8_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C' 
Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x16_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C' 
Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_512x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C' 
*** End library_loading (cpu=0.02min, real=0.02min, mem=39.9M, fe_cpu=0.54min, fe_real=0.83min, fe_mem=720.8M) ***
% Begin Load netlist data ... (date=09/09 23:04:34, mem=693.0M)
*** Begin netlist parsing (mem=720.8M) ***
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 102 new cells from 26 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.v.bin'
Reading binary database version 2 in 1-threaded mode

*** Memory Usage v#1 (Current mem = 736.789M, initial mem = 273.906M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=736.8M) ***
% End Load netlist data ... (date=09/09 23:04:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=713.4M, current mem=713.4M)
Set top cell to croc_chip.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Hooked 232 DB cells to tlib cells.
1 empty module found.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell croc_chip ...
*** Netlist is unique.
** info: there are 329 modules.
** info: there are 43966 stdCell insts.
** info: there are 64 Pad insts.
** info: there are 2 macros.

*** Memory Usage v#1 (Current mem = 796.703M, initial mem = 273.906M) ***
*info: set bottom ioPad orient R0
Initializing I/O assignment ...
Adjusting Core to Bottom to: 168.1800.
**WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Adjust TopMetal1 preferred direction offset from 1.64 to 0.
Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/gui.pref.tcl ...
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
**WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <high> specified for reg2reg path_group
**WARN: (IMPOPT-3602):	The specified path group name reg2out is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <low> specified for reg2out path_group
**WARN: (IMPOPT-3602):	The specified path group name reg2mem is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <high> specified for reg2mem path_group
**WARN: (IMPOPT-3602):	The specified path group name mem2reg is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <high> specified for mem2reg path_group
**WARN: (IMPOPT-3602):	The specified path group name in2reg is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <low> specified for in2reg path_group
**WARN: (IMPOPT-3602):	The specified path group name in2out is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <low> specified for in2out path_group
**WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
**WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
**WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
**WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
**WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
**WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
**WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
**WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
Change floorplan default-technical-site to 'CoreSite'.
*Info: initialize multi-corner CTS.
Total number of combinational cells: 62
Total number of sequential cells: 10
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: sg13g2_buf_1 sg13g2_buf_16 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8
Total number of usable buffers: 5
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: sg13g2_inv_1 sg13g2_inv_16 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8
Total number of usable inverters: 5
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1
Total number of identified usable delay cells: 3
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
% Begin Load MMMC data ... (date=09/09 23:04:35, mem=945.9M)
% End Load MMMC data ... (date=09/09 23:04:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=945.9M, current mem=945.9M)
Reading floorplan file - /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.fp.gz (mem = 977.6M).
% Begin Load floorplan data ... (date=09/09 23:04:35, mem=946.4M)
*info: reset 50810 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 1840320 1840020)
**WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Adjust TopMetal1 preferred direction offset from 1.64 to 0.
Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
 ... processed partition successfully.
Reading binary special route file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.fp.spr.gz (Created by Innovus v20.10-p004_1 on Tue Sep  2 23:24:42 2025, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=951.9M, current mem=951.9M)
There are 64 io inst loaded
There are 241 nets with weight being set
There are 241 nets with bottomPreferredRoutingLayer being set
There are 241 nets with avoidDetour being set
Extracting standard cell pins and blockage ...... 
**WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
**WARN: (IMPTR-2108):	For layer M6, the gaps of 729 out of 729 tracks are narrower than 3.280um (space 1.640 + width 1.640).
Type 'man IMPTR-2108' for more detail.
 As a result, your trialRoute congestion could be incorrect.
Pin and blockage extraction finished
% End Load floorplan data ... (date=09/09 23:04:35, total cpu=0:00:00.1, real=0:00:00.0, peak res=952.9M, current mem=952.9M)
Reading congestion map file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.route.congmap.gz ...
% Begin Load SymbolTable ... (date=09/09 23:04:35, mem=953.1M)
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
% End Load SymbolTable ... (date=09/09 23:04:35, total cpu=0:00:00.1, real=0:00:00.0, peak res=966.1M, current mem=966.1M)
Loading place ...
% Begin Load placement data ... (date=09/09 23:04:35, mem=966.1M)
Reading placement file - /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.place.gz.
** Reading stdCellPlacement_binary (Created by Innovus v20.10-p004_1 on Tue Sep  2 23:24:42 2025, version# 2) ...
Read Views for adaptive view pruning ...
Read 0 views from Binary DB for adaptive view pruning
*** Checked 6 GNC rules.
*** applyConnectGlobalNets disabled.
*** Completed restorePlace (cpu=0:00:00.1 real=0:00:01.0 mem=1006.2M) ***
Total net length = 1.814e+06 (8.980e+05 9.162e+05) (ext = 0.000e+00)
% End Load placement data ... (date=09/09 23:04:36, total cpu=0:00:00.1, real=0:00:01.0, peak res=976.0M, current mem=973.1M)
Reading PG file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on       Tue Sep  2 23:24:42 2025)
*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1003.2M) ***
% Begin Load routing data ... (date=09/09 23:04:36, mem=973.9M)
Reading routing file - /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.route.gz.
Reading Innovus routing data (Created by Innovus v20.10-p004_1 on Tue Sep  2 23:24:42 2025 Format: 20.1) ...
*** Total 49455 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.4 real=0:00:00.0 mem=1049.2M) ***
% End Load routing data ... (date=09/09 23:04:36, total cpu=0:00:00.4, real=0:00:00.0, peak res=1020.9M, current mem=1020.4M)
Loading Drc markers ...
... 2012 markers are loaded ...
... 1000 geometry drc markers are loaded ...
... 0 antenna drc markers are loaded ...
TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
Reading property file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.prop
*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:01.0 mem=1056.2M) ***
Reading dirtyarea snapshot file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.db.da.gz (Create by Innovus v20.10-p004_1 on Tue Sep  2 23:24:43 2025, version: 4).
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 2.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.135 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0145 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: func_view_wc
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: func_view_bc
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Loading rc congestion map /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.congmap.gz ...
Start generating vias ..
#Skip building auto via since it is not turned on.
Extracting standard cell pins and blockage ...... 
**WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
**WARN: (IMPTR-2108):	For layer M6, the gaps of 729 out of 729 tracks are narrower than 3.280um (space 1.640 + width 1.640).
Type 'man IMPTR-2108' for more detail.
 As a result, your trialRoute congestion could be incorrect.
Pin and blockage extraction finished
Via generation completed.
% Begin Load power constraints ... (date=09/09 23:04:38, mem=1043.4M)
'set_default_switching_activity' finished successfully.
% End Load power constraints ... (date=09/09 23:04:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1050.1M, current mem=1050.1M)
delay_tc delay_bc delay_wc
% Begin load AAE data ... (date=09/09 23:04:38, mem=1102.9M)
**WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
AAE DB initialization (MEM=1164.62 CPU=0:00:00.0 REAL=0:00:00.0) 
% End load AAE data ... (date=09/09 23:04:38, total cpu=0:00:00.4, real=0:00:01.0, peak res=1117.2M, current mem=1117.2M)
Restoring CCOpt config...
  Extracting original clock gating for clk_sys...
    clock_tree clk_sys contains 4983 sinks and 0 clock gates.
    Extraction for clk_sys complete.
  Extracting original clock gating for clk_sys done.
  Extracting original clock gating for clk_rtc...
    clock_tree clk_rtc contains 1 sinks and 0 clock gates.
    Extraction for clk_rtc complete.
  Extracting original clock gating for clk_rtc done.
  Extracting original clock gating for clk_jtg...
    clock_tree clk_jtg contains 290 sinks and 0 clock gates.
    Extraction for clk_jtg complete.
  Extracting original clock gating for clk_jtg done.
  The skew group clk_jtg/func_mode_ideal_bc was created. It contains 290 sinks and 1 sources.
  The skew group clk_jtg/func_mode_ideal_wc was created. It contains 290 sinks and 1 sources.
  The skew group clk_rtc/func_mode_ideal_bc was created. It contains 1 sinks and 1 sources.
  The skew group clk_rtc/func_mode_ideal_wc was created. It contains 1 sinks and 1 sources.
  The skew group clk_sys/func_mode_ideal_bc was created. It contains 4983 sinks and 1 sources.
  The skew group clk_sys/func_mode_ideal_wc was created. It contains 4983 sinks and 1 sources.
  Added 1 ignore pin (of 1 specified) to skew group 1. Skew group now contains 1 ignore pin.
  Added 1 ignore pin (of 1 specified) to skew group 4. Skew group now contains 1 ignore pin.
  Added 1 ignore pin (of 1 specified) to skew group 7. Skew group now contains 1 ignore pin.
  The skew group clk_jtg/func_mode_ideal_bc was created. It contains 290 sinks and 1 sources.
  The skew group clk_rtc/func_mode_ideal_bc was created. It contains 1 sinks and 1 sources.
  The skew group clk_sys/func_mode_ideal_bc was created. It contains 4983 sinks and 1 sources.
Restoring CCOpt config done.
Total number of combinational cells: 62
Total number of sequential cells: 10
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8
Total number of usable buffers: 4
List of unusable buffers: sg13g2_buf_16
Total number of unusable buffers: 1
List of usable inverters: sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8
Total number of usable inverters: 4
List of unusable inverters: sg13g2_inv_16
Total number of unusable inverters: 1
List of identified usable delay cells: sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1
Total number of identified usable delay cells: 3
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
**WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.10-p004_1. They will be removed in the next release. 
timing_enable_default_delay_arc
% End load design ... (date=09/09 23:04:39, total cpu=0:00:06.5, real=0:00:07.0, peak res=1135.0M, current mem=1129.7M)
couldn't change working directory to "../05route.tcl": not a directory
<CMD> setMultiCpuUsage -localCpu 8
<CMD> setPreference ConstraintUserXGrid 0.1
<CMD> setPreference ConstraintUserXOffset 0.1
<CMD> setPreference ConstraintUserYGrid 0.1
<CMD> setPreference ConstraintUserYOffset 0.1
<CMD> setPreference SnapAllCorners 1
<CMD> setAnalysisMode -analysisType onchipvariation
<CMD> all_constraint_modes -active
func_mode_ideal_bc  func_mode_ideal_wc
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> set_propagated_clock [all_clocks]
<CMD> current_design
<CMD> set_max_fanout 32 [current_design]
<CMD> current_design
<CMD> set_max_transition 0.5 [current_design] 
<CMD> setExtractRCMode -layerIndependent 1
<CMD> setExtractRCMode -defViaCap true
<CMD> setDesignMode -reset -congEffort
-congEffort auto
<CMD> setDesignMode -flowEffort standard -process 130
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setDesignMode -topRoutingLayer Metal5
<CMD> setDesignMode -bottomRoutingLayer Metal2
<CMD> setDesignMode -congEffort high
<CMD> setPlaceMode -place_opt_post_place_tcl /ictc/student_data/vantruong/final_pj/fn_prj_here/data/scripts/common/place_opt_post_place.tcl
<CMD> set_table_style -no_frame_fix_width
<CMD> set_global timing_report_enable_auto_column_width true
<CMD> set_global report_timing_format {hpin cell fanout load slew delay arrival pin_location}
<CMD> reset_path_group -all
Multithreaded Timing Analysis is initialized with 8 threads

<CMD> group_path -name reg2reg -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"]
<CMD> group_path -name reg2icg -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell == true"]
<CMD> group_path -name reg2mem -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [filter_collection [all_registers -macros] "is_memory_cell == true"]
<CMD> group_path -name mem2reg -from [filter_collection [all_registers -macros] "is_memory_cell == true"] -to  [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"]
<CMD> group_path -name reg2out -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [all_outputs]
<CMD> group_path -name in2reg  -from [all_inputs -no_clocks] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"]
<CMD> group_path -name in2icg  -from [all_inputs -no_clocks] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell == true"]
<CMD> group_path -name in2out  -from [all_inputs -no_clocks] -to [all_outputs]
<CMD> setPathGroupOptions reg2reg -effortLevel high
Effort level <high> specified for reg2reg path_group
<CMD> setPathGroupOptions reg2icg -effortLevel high
**WARN: (IMPOPT-3602):	The specified path group name reg2icg is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <high> specified for reg2icg path_group
<CMD> setPathGroupOptions reg2mem -effortLevel high
Effort level <high> specified for reg2mem path_group
<CMD> setPathGroupOptions mem2reg -effortLevel high
Effort level <high> specified for mem2reg path_group
<CMD> setPathGroupOptions reg2out -effortLevel low
Effort level <low> specified for reg2out path_group
<CMD> setPathGroupOptions in2reg -effortLevel low
Effort level <low> specified for in2reg path_group
<CMD> setPathGroupOptions in2icg -effortLevel low
**WARN: (IMPOPT-3602):	The specified path group name in2icg is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <low> specified for in2icg path_group
<CMD> setPathGroupOptions in2out -effortLevel low
Effort level <low> specified for in2out path_group
<CMD> reportPathGroupOptions
 ------------------------------------------------------------------------------------------------------------------------
| Path Group |  Effort | Adjustment (early/late) | Target Slack | weight | SkewingSlackCons |           view             |
 ------------------------------------------------------------------------------------------------------------------------
| reg2reg    |   high  |          0 /        0   |          0   |    0   |                  |                            |
| in2reg     |    low  |          0 /        0   |          0   |    0   |                  |                            |
| reg2out    |    low  |          0 /        0   |          0   |    0   |                  |                            |
| in2out     |    low  |          0 /        0   |          0   |    0   |                  |                            |
| mem2reg    |   high  |          0 /        0   |          0   |    0   |                  |                            |
| reg2mem    |   high  |          0 /        0   |          0   |    0   |                  |                            |
 ------------------------------------------------------------------------------------------------------------------------
**WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
Type 'man IMPOPT-6115' for more detail.
#################################################################################
# Design Stage: PreRoute
# Design Name: croc_chip
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Add inst i_croc_soc/i_croc/i_timer/clockman_RO571XYP (sg13g2_buf_1) to drive load i_croc_soc/i_croc/i_timer/_1546_/B 
Add inst i_croc_soc/i_croc/i_timer/backintime_RO812VXY (sg13g2_buf_1) to drive load i_croc_soc/i_croc/i_timer/_1546_/B 
**WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
Type 'man IMPOPT-6115' for more detail.
Add inst i_croc_soc/i_croc/i_timer/clockman_RO581XYP (sg13g2_buf_1) to drive load i_croc_soc/i_croc/i_timer/_1546_/B 
Add inst i_croc_soc/i_croc/i_timer/backintime_RO842VXY (sg13g2_buf_1) to drive load i_croc_soc/i_croc/i_timer/_1546_/B 
<CMD> setNanoRouteMode -reset
<CMD> setDesignMode -topRoutingLayer Metal5
<CMD> setNanoRouteMode -dbProcessNode 130
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
<CMD> setNanoRouteMode -quiet -routeAntennaCellName sky130_fd_sc_hd__diode_2
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -routeExpAdvancedPinAccess 2
<CMD> setNanoRouteMode -drouteUseMultiCutViaEffort default
<CMD> routeDesign -globalDetail
% Begin routeDesign (date=09/09 23:08:19, mem=1268.8M)
#WARNING (NRDB-2014) In option 'dbProcessNode 130', 130 is an unknown string and will be ignored.
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1268.76 (MB), peak = 1270.46 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeAntennaCellName                          sky130_fd_sc_hd__diode_2
setNanoRouteMode -routeExpAdvancedPinAccess                     2
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -bottomRoutingLayer                               Metal2
setDesignMode -congEffort                                       high
setDesignMode -flowEffort                                       standard
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  Metal5
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -defViaCap                                     true
setExtractRCMode -engine                                        preRoute
setExtractRCMode -layerIndependent                              1
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setSIMode -separate_delta_delay_on_data                         true

#default_rc_corner has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1395.8M, init mem=1444.7M)
Overlapping with other instance:	6
Orientation Violation:	1
*info: Placed = 52076          (Fixed = 8322)
*info: Unplaced = 0           
Placement Density:61.27%(651713/1063714)
Placement Density (including fixed std cells):61.89%(668975/1080976)
Finished checkPlace (total: cpu=0:00:00.9, real=0:00:00.0; vio checks: cpu=0:00:00.6, real=0:00:00.0; mem=1460.7M)
#WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
#Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (216) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1460.7M) ***
% Begin globalDetailRoute (date=09/09 23:08:19, mem=1290.2M)

globalDetailRoute

#Start globalDetailRoute on Tue Sep  9 23:08:19 2025
#
#Generating timing data, please wait...
#49459 total nets, 44578 already routed, 44578 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio22_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio22_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (EMS-27):	Message (IMPESI-3194) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (EMS-27):	Message (IMPESI-3199) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 49489
End delay calculation. (MEM=2004.04 CPU=0:00:09.0 REAL=0:00:01.0)
#Generating timing data took: cpu time = 00:00:20, elapsed time = 00:00:09, memory = 1407.03 (MB), peak = 1523.28 (MB)
#Done generating timing data.
#create default rule from bind_ndr_rule rule=0x7fe771af6270 0x7fe73fd14a98
#WARNING (NRDB-407) pitch for LAYER TopMetal1 is defined too small, reset to 2280
#WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadVdd does not have physical port.
#WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadVdd does not have physical port.
#WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadVdd does not have physical port.
#WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadVss does not have physical port.
#WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadVss does not have physical port.
#WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadVss does not have physical port.
#WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadIOVdd does not have physical port.
#WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadIOVdd does not have physical port.
#WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadIOVdd does not have physical port.
#WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadIOVss does not have physical port.
#WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadIOVss does not have physical port.
#WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadIOVss does not have physical port.
#WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
#WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
#WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
#WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
#WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
#WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
#WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
#WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin vss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk_i of net clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_ni of net rst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ref_clk_i of net ref_clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tck_i of net jtag_tck_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_trst_ni of net jtag_trst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tms_i of net jtag_tms_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdi_i of net jtag_tdi_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdo_o of net jtag_tdo_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_rx_i of net uart_rx_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_tx_o of net uart_tx_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fetch_en_i of net fetch_en_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/status_o of net status_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio0_io of net gpio0_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio1_io of net gpio1_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio2_io of net gpio2_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio3_io of net gpio3_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio4_io of net gpio4_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio5_io of net gpio5_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio6_io of net gpio6_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio7_io of net gpio7_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=48
#need_extraction net=48 (total=50814)
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VSS of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VSS. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VSS of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VSS. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-976) The TRACK STEP 2.5200 for preferred direction tracks is smaller than the PITCH 3.2800 for LAYER TopMetal1. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_777532.tif.gz ...
#Read in timing information for 48 ports, 44036 instances from timing file .timing_file_777532.tif.gz.
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Using multithreading with 8 threads.
#Start routing data preparation on Tue Sep  9 23:08:31 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 50812 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Restoring pin access data from file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.apa ...
#WARNING (NRDB-2002) Failed to read APA of cell sg13g2_mux2_1.
#Could not restore pin access data
#WARNING (NRDB-1026) Fail to import pin access information for croc_chip. Pin access information is recalculated.
# Metal1       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3650
# Metal2       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
# Metal3       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
# Metal4       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
# Metal5       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
# TopMetal1    H   Track-Pitch = 2.5200    Line-2-Via Pitch = 3.2800
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# TopMetal2    V   Track-Pitch = 4.0000    Line-2-Via Pitch = 4.0000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1557.66 (MB), peak = 1822.79 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.4800.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:22, elapsed time = 00:00:08, memory = 1791.91 (MB), peak = 1822.79 (MB)
#Start instance access analysis using 8 threads...
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.70 (MB)
#Total memory = 1796.60 (MB)
#Peak memory = 2000.70 (MB)
#
#Finished routing data preparation on Tue Sep  9 23:08:40 2025
#
#Cpu time = 00:00:23
#Elapsed time = 00:00:09
#Increased memory = 261.05 (MB)
#Total memory = 1796.60 (MB)
#Peak memory = 2000.70 (MB)
#
#
#Start global routing on Tue Sep  9 23:08:40 2025
#
#
#Start global routing initialization on Tue Sep  9 23:08:40 2025
#
#Number of eco nets is 194
#
#Start global routing data preparation on Tue Sep  9 23:08:40 2025
#
#Start routing resource analysis on Tue Sep  9 23:08:40 2025
#
#Routing resource analysis is done on Tue Sep  9 23:08:40 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         V        2515        1318       65536    64.99%
#  Metal2         H        2873        1508       65536    33.29%
#  Metal3         V        2519        1314       65536    32.91%
#  Metal4         H        3122        1259       65536    32.99%
#  Metal5         V        2732        1101       65536    27.42%
#  --------------------------------------------------------------
#  Total                  13762      32.11%      327680    38.32%
#
#
#
#
#Global routing data preparation is done on Tue Sep  9 23:08:40 2025
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1804.55 (MB), peak = 2000.70 (MB)
#
#
#Global routing initialization is done on Tue Sep  9 23:08:40 2025
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1805.52 (MB), peak = 2000.70 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:18, elapsed time = 00:00:10, memory = 1829.81 (MB), peak = 2000.70 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1828.11 (MB), peak = 2000.70 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:24, elapsed time = 00:00:13, memory = 1835.34 (MB), peak = 2000.70 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 6234 (skipped).
#Total number of routable nets = 44580.
#Total number of nets in the design = 50814.
#
#44558 routable nets have only global wires.
#22 routable nets have only detail routed wires.
#219 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#22 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default            0           44339  
#     ndr_3w3s           40               0  
#     ndr_2w2s          179               0  
#------------------------------------------
#        Total          219           44339  
#------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default            0           44339  
#     ndr_3w3s           58               0  
#     ndr_2w2s          183               0  
#------------------------------------------
#        Total          241           44339  
#------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)         (7-8)   OverCon
#  --------------------------------------------------------------------------
#  Metal2      182(0.42%)     28(0.06%)      3(0.01%)      2(0.00%)   (0.49%)
#  Metal3       70(0.16%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.16%)
#  Metal4        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal5        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    252(0.14%)     28(0.02%)      3(0.00%)      2(0.00%)   (0.16%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 8
#  Overflow after GR: 0.12% H + 0.04% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(V)    |           4394.49 |           4394.49 |   362.88   362.88  1481.76  1481.76 |
[hotspot] |   Metal2(H)    |              0.26 |              1.84 |  1058.39   332.63  1118.88   393.12 |
[hotspot] |   Metal3(V)    |              2.10 |              4.46 |  1179.36   725.75  1239.84   786.24 |
[hotspot] |   Metal4(H)    |            363.74 |            656.39 |   665.27   574.56  1421.28   665.27 |
[hotspot] |   Metal5(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (Metal1)  4394.49 | (Metal1)  4394.49 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |            363.74 |            656.39 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 363.74/656.39 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   665.27   574.56  1421.28   665.27 |      300.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   665.27   453.60  1421.28   514.08 |      200.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   665.27   514.08   725.75   574.56 |        7.08   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   725.75   514.08   786.24   574.56 |        7.08   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   786.24   514.08   846.72   574.56 |        7.08   |
[hotspot] +-----+-------------------------------------+---------------+
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 241
#Total wire length = 1929791 um.
#Total half perimeter of net bounding box = 1916969 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 469408 um.
#Total wire length on LAYER Metal3 = 530598 um.
#Total wire length on LAYER Metal4 = 520636 um.
#Total wire length on LAYER Metal5 = 409150 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 256264
#Up-Via Summary (total 256264):
#           
#-----------------------
# Metal1         131640
# Metal2          87398
# Metal3          26544
# Metal4          10682
#-----------------------
#                256264 
#
#Max overcon = 8 tracks.
#Total overcon = 0.16%.
#Worst layer Gcell overcon rate = 0.16%.
#
#Global routing statistics:
#Cpu time = 00:00:47
#Elapsed time = 00:00:26
#Increased memory = 31.86 (MB)
#Total memory = 1828.46 (MB)
#Peak memory = 2000.70 (MB)
#
#Finished global routing on Tue Sep  9 23:09:06 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1824.18 (MB), peak = 2000.70 (MB)
#Start Track Assignment.
#Done with 62689 horizontal wires in 8 hboxes and 53832 vertical wires in 8 hboxes.
#Done with 17391 horizontal wires in 8 hboxes and 9112 vertical wires in 8 hboxes.
#Done with 8 horizontal wires in 8 hboxes and 8 vertical wires in 8 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal2    436559.32 	  0.26%  	  0.00% 	  0.04%
# Metal3    484710.43 	  0.50%  	  0.08% 	  0.25%
# Metal4    499305.25 	  0.05%  	  0.00% 	  0.00%
# Metal5    408493.95 	  0.01%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All     1829068.95  	  0.21% 	  0.02% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 241
#Total wire length = 1963145 um.
#Total half perimeter of net bounding box = 1916969 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 502923 um.
#Total wire length on LAYER Metal3 = 523247 um.
#Total wire length on LAYER Metal4 = 526928 um.
#Total wire length on LAYER Metal5 = 410047 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 256264
#Up-Via Summary (total 256264):
#           
#-----------------------
# Metal1         131640
# Metal2          87398
# Metal3          26544
# Metal4          10682
#-----------------------
#                256264 
#
#cpu time = 00:00:13, elapsed time = 00:00:06, memory = 1824.23 (MB), peak = 2000.70 (MB)
#
#number of short segments in preferred routing layers
#	Metal2    Metal3    Metal4    Total 
#	481       111       22        614       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:01:23
#Elapsed time = 00:00:42
#Increased memory = 289.68 (MB)
#Total memory = 1825.23 (MB)
#Peak memory = 2000.70 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1189
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CShort      Mar WireFuse   Totals
#	Metal1        6        9        0        1        0        0       16
#	Metal2      865      260        1        0        5        3     1134
#	Metal3       25        8        0        0        0        4       37
#	Metal4        2        0        0        0        0        0        2
#	Totals      898      277        1        1        5        7     1189
#32196 out of 52140 instances (61.7%) need to be verified(marked ipoed), dirty area = 13.7%.
#   number of violations = 1243
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CShort      Mar WireFuse   Totals
#	Metal1        6        9        0        1        0        0       16
#	Metal2      918      260        1        0        5        3     1187
#	Metal3       26        8        0        0        0        4       38
#	Metal4        2        0        0        0        0        0        2
#	Totals      952      277        1        1        5        7     1243
#cpu time = 00:13:17, elapsed time = 00:01:42, memory = 1914.61 (MB), peak = 3543.83 (MB)
#start 1st optimization iteration ...
#   number of violations = 731
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CutSpc      Mar WireFuse   Totals
#	Metal1        8       13        0        1        0        0       22
#	Metal2      603       71        1        0        5        2      682
#	Metal3       15        5        0        0        1        4       25
#	Metal4        2        0        0        0        0        0        2
#	Totals      628       89        1        1        6        6      731
#    number of process antenna violations = 377
#cpu time = 00:00:26, elapsed time = 00:00:04, memory = 1914.20 (MB), peak = 3543.83 (MB)
#start 2nd optimization iteration ...
#   number of violations = 693
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CutSpc      Mar WireFuse   Totals
#	Metal1        6       10        0        2        0        0       18
#	Metal2      584       62        1        0        2        2      651
#	Metal3       14        4        0        0        0        4       22
#	Metal4        2        0        0        0        0        0        2
#	Totals      606       76        1        2        2        6      693
#    number of process antenna violations = 377
#cpu time = 00:00:08, elapsed time = 00:00:01, memory = 1908.13 (MB), peak = 3543.83 (MB)
#start 3rd optimization iteration ...
#   number of violations = 442
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CutSpc   CShort WireFuse   Totals
#	Metal1        5        9        0        1        1        0       16
#	Metal2      393        7        3        0        0        4      407
#	Metal3       12        4        0        0        0        1       17
#	Metal4        2        0        0        0        0        0        2
#	Totals      412       20        3        1        1        5      442
#    number of process antenna violations = 377
#cpu time = 00:01:18, elapsed time = 00:00:10, memory = 1916.27 (MB), peak = 3543.83 (MB)
#start 4th optimization iteration ...
#   number of violations = 405
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CutSpc WireFuse   Totals
#	Metal1        6       11        0        1        0       18
#	Metal2      358        3        6        0        4      371
#	Metal3       10        4        0        0        0       14
#	Metal4        2        0        0        0        0        2
#	Totals      376       18        6        1        4      405
#    number of process antenna violations = 409
#cpu time = 00:00:56, elapsed time = 00:00:07, memory = 1910.84 (MB), peak = 3543.83 (MB)
#start 5th optimization iteration ...
#   number of violations = 376
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CutSpc      Mar WireFuse   Totals
#	Metal1        2        6        0        2        0        0       10
#	Metal2      337        3        4        0        1        3      348
#	Metal3       12        3        0        0        0        1       16
#	Metal4        2        0        0        0        0        0        2
#	Totals      353       12        4        2        1        4      376
#    number of process antenna violations = 409
#cpu time = 00:01:13, elapsed time = 00:00:09, memory = 1915.47 (MB), peak = 3543.83 (MB)
#start 6th optimization iteration ...
#   number of violations = 373
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CutSpc WireFuse   Totals
#	Metal1        2        8        0        2        0       12
#	Metal2      330        3        8        0        4      345
#	Metal3       10        3        0        0        1       14
#	Metal4        2        0        0        0        0        2
#	Totals      344       14        8        2        5      373
#    number of process antenna violations = 409
#cpu time = 00:01:53, elapsed time = 00:00:15, memory = 1923.09 (MB), peak = 3543.83 (MB)
#start 7th optimization iteration ...
#   number of violations = 261
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CutSpc WireFuse   Totals
#	Metal1        3       12        0        1        0       16
#	Metal2      222        1        5        0        3      231
#	Metal3        9        3        0        0        0       12
#	Metal4        2        0        0        0        0        2
#	Totals      236       16        5        1        3      261
#    number of process antenna violations = 420
#cpu time = 00:02:15, elapsed time = 00:00:18, memory = 1922.31 (MB), peak = 3543.83 (MB)
#start 8th optimization iteration ...
#   number of violations = 231
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CutSpc WireFuse   Totals
#	Metal1        3       11        0        1        0       15
#	Metal2      193        1        3        0        3      200
#	Metal3       11        3        0        0        0       14
#	Metal4        2        0        0        0        0        2
#	Totals      209       15        3        1        3      231
#    number of process antenna violations = 420
#cpu time = 00:01:54, elapsed time = 00:00:15, memory = 1927.88 (MB), peak = 3706.05 (MB)
#start 9th optimization iteration ...
#   number of violations = 224
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CutSpc WireFuse   Totals
#	Metal1        5       10        0        1        0       16
#	Metal2      184        1        4        0        3      192
#	Metal3       11        3        0        0        0       14
#	Metal4        2        0        0        0        0        2
#	Totals      202       14        4        1        3      224
#    number of process antenna violations = 420
#cpu time = 00:00:30, elapsed time = 00:00:04, memory = 1914.02 (MB), peak = 3706.05 (MB)
#start 10th optimization iteration ...
#   number of violations = 214
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CutSpc WireFuse   Totals
#	Metal1        6        9        0        1        0       16
#	Metal2      176        1        3        0        3      183
#	Metal3       10        3        0        0        0       13
#	Metal4        2        0        0        0        0        2
#	Totals      194       13        3        1        3      214
#    number of process antenna violations = 420
#cpu time = 00:00:31, elapsed time = 00:00:04, memory = 1914.97 (MB), peak = 3706.05 (MB)
#start 11th optimization iteration ...
#   number of violations = 189
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CutSpc WireFuse   Totals
#	Metal1        6        8        0        1        0       15
#	Metal2      148        1        4        0        2      155
#	Metal3       14        3        0        0        0       17
#	Metal4        2        0        0        0        0        2
#	Totals      170       12        4        1        2      189
#    number of process antenna violations = 420
#cpu time = 00:00:46, elapsed time = 00:00:06, memory = 1919.58 (MB), peak = 3706.05 (MB)
#start 12th optimization iteration ...
#   number of violations = 190
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CutSpc WireFuse   Totals
#	Metal1        5       11        0        2        0       18
#	Metal2      147        3        4        0        2      156
#	Metal3       11        3        0        0        0       14
#	Metal4        2        0        0        0        0        2
#	Totals      165       17        4        2        2      190
#    number of process antenna violations = 420
#cpu time = 00:00:49, elapsed time = 00:00:07, memory = 1921.20 (MB), peak = 3706.05 (MB)
#start 13th optimization iteration ...
#   number of violations = 185
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CutSpc WireFuse   Totals
#	Metal1        5       11        0        1        0       17
#	Metal2      145        1        4        0        2      152
#	Metal3       11        3        0        0        0       14
#	Metal4        2        0        0        0        0        2
#	Totals      163       15        4        1        2      185
#    number of process antenna violations = 420
#cpu time = 00:01:04, elapsed time = 00:00:09, memory = 1920.42 (MB), peak = 3706.05 (MB)
#start 14th optimization iteration ...
#   number of violations = 184
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CutSpc WireFuse   Totals
#	Metal1        3       10        0        2        0       15
#	Metal2      145        1        5        0        2      153
#	Metal3       11        3        0        0        0       14
#	Metal4        2        0        0        0        0        2
#	Totals      161       14        5        2        2      184
#    number of process antenna violations = 420
#cpu time = 00:01:17, elapsed time = 00:00:11, memory = 1923.88 (MB), peak = 3706.05 (MB)
#start 15th optimization iteration ...
#   number of violations = 175
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CutSpc WireFuse   Totals
#	Metal1        3        7        0        2        0       12
#	Metal2      138        1        9        0        1      149
#	Metal3        9        3        0        0        0       12
#	Metal4        2        0        0        0        0        2
#	Totals      152       11        9        2        1      175
#    number of process antenna violations = 420
#cpu time = 00:00:30, elapsed time = 00:00:04, memory = 1912.53 (MB), peak = 3706.05 (MB)
#start 16th optimization iteration ...
#   number of violations = 24
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        6        8        1       15
#	Metal2        8        1        0        9
#	Totals       14        9        1       24
#    number of process antenna violations = 420
#cpu time = 00:00:49, elapsed time = 00:00:08, memory = 1919.15 (MB), peak = 3706.05 (MB)
#start 17th optimization iteration ...
#   number of violations = 23
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        4       11        1       16
#	Metal2        6        1        0        7
#	Totals       10       12        1       23
#    number of process antenna violations = 437
#cpu time = 00:00:06, elapsed time = 00:00:03, memory = 1908.68 (MB), peak = 3706.05 (MB)
#start 18th optimization iteration ...
#   number of violations = 21
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        5        8        1       14
#	Metal2        7        0        0        7
#	Totals       12        8        1       21
#    number of process antenna violations = 437
#cpu time = 00:00:08, elapsed time = 00:00:05, memory = 1910.23 (MB), peak = 3706.05 (MB)
#start 19th optimization iteration ...
#   number of violations = 20
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        3       11        2       16
#	Metal2        4        0        0        4
#	Totals        7       11        2       20
#    number of process antenna violations = 437
#cpu time = 00:00:07, elapsed time = 00:00:03, memory = 1908.91 (MB), peak = 3706.05 (MB)
#start 20th optimization iteration ...
#   number of violations = 16
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        5        8        1       14
#	Metal2        1        1        0        2
#	Totals        6        9        1       16
#    number of process antenna violations = 437
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 1906.89 (MB), peak = 3706.05 (MB)
#start 21th optimization iteration ...
#   number of violations = 18
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        4       11        1       16
#	Metal2        1        1        0        2
#	Totals        5       12        1       18
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1903.58 (MB), peak = 3706.05 (MB)
#start 22th optimization iteration ...
#   number of violations = 20
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        4       13        1       18
#	Metal2        1        1        0        2
#	Totals        5       14        1       20
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1903.61 (MB), peak = 3706.05 (MB)
#start 23th optimization iteration ...
#   number of violations = 17
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        5        9        1       15
#	Metal2        2        0        0        2
#	Totals        7        9        1       17
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 1904.92 (MB), peak = 3706.05 (MB)
#start 24th optimization iteration ...
#   number of violations = 17
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        2       11        2       15
#	Metal2        1        1        0        2
#	Totals        3       12        2       17
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1907.41 (MB), peak = 3706.05 (MB)
#start 25th optimization iteration ...
#   number of violations = 19
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        5       11        1       17
#	Metal2        1        1        0        2
#	Totals        6       12        1       19
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1906.38 (MB), peak = 3706.05 (MB)
#start 26th optimization iteration ...
#   number of violations = 18
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        6        9        1       16
#	Metal2        1        1        0        2
#	Totals        7       10        1       18
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1903.98 (MB), peak = 3706.05 (MB)
#start 27th optimization iteration ...
#   number of violations = 19
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        5       11        1       17
#	Metal2        1        1        0        2
#	Totals        6       12        1       19
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1905.19 (MB), peak = 3706.05 (MB)
#start 28th optimization iteration ...
#   number of violations = 22
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        8       10        1       19
#	Metal2        3        0        0        3
#	Totals       11       10        1       22
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1906.64 (MB), peak = 3706.05 (MB)
#start 29th optimization iteration ...
#   number of violations = 19
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        5       11        1       17
#	Metal2        1        1        0        2
#	Totals        6       12        1       19
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1907.48 (MB), peak = 3706.05 (MB)
#start 30th optimization iteration ...
#   number of violations = 23
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        5       14        1       20
#	Metal2        3        0        0        3
#	Totals        8       14        1       23
#cpu time = 00:00:06, elapsed time = 00:00:05, memory = 1908.83 (MB), peak = 3706.05 (MB)
#start 31th optimization iteration ...
#   number of violations = 17
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        2       11        2       15
#	Metal2        1        1        0        2
#	Totals        3       12        2       17
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1910.62 (MB), peak = 3706.05 (MB)
#start 32th optimization iteration ...
#   number of violations = 18
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        4       11        1       16
#	Metal2        1        1        0        2
#	Totals        5       12        1       18
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1909.84 (MB), peak = 3706.05 (MB)
#start 33th optimization iteration ...
#   number of violations = 20
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        8        9        1       18
#	Metal2        1        1        0        2
#	Totals        9       10        1       20
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1906.28 (MB), peak = 3706.05 (MB)
#start 34th optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        1       10        2       13
#	Metal2        1        1        0        2
#	Totals        2       11        2       15
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1902.45 (MB), peak = 3706.05 (MB)
#start 35th optimization iteration ...
#   number of violations = 13
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        1        9        1       11
#	Metal2        2        0        0        2
#	Totals        3        9        1       13
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1903.83 (MB), peak = 3706.05 (MB)
#start 36th optimization iteration ...
#   number of violations = 16
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        4        8        2       14
#	Metal2        2        0        0        2
#	Totals        6        8        2       16
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1902.29 (MB), peak = 3706.05 (MB)
#start 37th optimization iteration ...
#   number of violations = 16
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        3        9        2       14
#	Metal2        2        0        0        2
#	Totals        5        9        2       16
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1902.38 (MB), peak = 3706.05 (MB)
#start 38th optimization iteration ...
#   number of violations = 18
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        6        9        1       16
#	Metal2        1        1        0        2
#	Totals        7       10        1       18
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1904.97 (MB), peak = 3706.05 (MB)
#start 39th optimization iteration ...
#   number of violations = 18
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        3       10        2       15
#	Metal2        3        0        0        3
#	Totals        6       10        2       18
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1903.85 (MB), peak = 3706.05 (MB)
#start 40th optimization iteration ...
#   number of violations = 18
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        7        8        1       16
#	Metal2        1        1        0        2
#	Totals        8        9        1       18
#cpu time = 00:00:07, elapsed time = 00:00:06, memory = 1901.93 (MB), peak = 3706.05 (MB)
#start 41th optimization iteration ...
#   number of violations = 17
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        5        9        1       15
#	Metal2        2        0        0        2
#	Totals        7        9        1       17
#cpu time = 00:00:05, elapsed time = 00:00:04, memory = 1903.58 (MB), peak = 3706.05 (MB)
#start 42th optimization iteration ...
#   number of violations = 22
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CutSpc   Totals
#	Metal1        5        9        0        2       16
#	Metal2        3        2        1        0        6
#	Totals        8       11        1        2       22
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1904.92 (MB), peak = 3706.05 (MB)
#start 43th optimization iteration ...
#   number of violations = 17
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        3       10        2       15
#	Metal2        1        1        0        2
#	Totals        4       11        2       17
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1904.73 (MB), peak = 3706.05 (MB)
#start 44th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        3        8        1       12
#	Metal2        1        1        0        2
#	Totals        4        9        1       14
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1905.69 (MB), peak = 3706.05 (MB)
#start 45th optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        2        8        1       11
#	Metal2        3        1        0        4
#	Totals        5        9        1       15
#cpu time = 00:00:05, elapsed time = 00:00:04, memory = 1907.74 (MB), peak = 3706.05 (MB)
#start 46th optimization iteration ...
#   number of violations = 17
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        4       10        1       15
#	Metal2        1        1        0        2
#	Totals        5       11        1       17
#cpu time = 00:00:05, elapsed time = 00:00:04, memory = 1904.26 (MB), peak = 3706.05 (MB)
#start 47th optimization iteration ...
#   number of violations = 22
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        8        9        2       19
#	Metal2        2        1        0        3
#	Totals       10       10        2       22
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1904.13 (MB), peak = 3706.05 (MB)
#start 48th optimization iteration ...
#   number of violations = 18
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        3       10        2       15
#	Metal2        3        0        0        3
#	Totals        6       10        2       18
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1904.20 (MB), peak = 3706.05 (MB)
#start 49th optimization iteration ...
#   number of violations = 21
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        7       10        1       18
#	Metal2        3        0        0        3
#	Totals       10       10        1       21
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1905.14 (MB), peak = 3706.05 (MB)
#start 50th optimization iteration ...
#   number of violations = 19
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        8        8        1       17
#	Metal2        2        0        0        2
#	Totals       10        8        1       19
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1906.87 (MB), peak = 3706.05 (MB)
#start 51th optimization iteration ...
#   number of violations = 19
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        6       10        1       17
#	Metal2        2        0        0        2
#	Totals        8       10        1       19
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1906.11 (MB), peak = 3706.05 (MB)
#start 52th optimization iteration ...
#   number of violations = 20
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        6       10        2       18
#	Metal2        1        1        0        2
#	Totals        7       11        2       20
#cpu time = 00:00:06, elapsed time = 00:00:05, memory = 1904.16 (MB), peak = 3706.05 (MB)
#start 53th optimization iteration ...
#   number of violations = 18
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   AdjCut   Totals
#	Metal1        3       10        2        1       16
#	Metal2        1        1        0        0        2
#	Totals        4       11        2        1       18
#cpu time = 00:00:06, elapsed time = 00:00:05, memory = 1902.57 (MB), peak = 3706.05 (MB)
#start 54th optimization iteration ...
#   number of violations = 18
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        3       11        2       16
#	Metal2        2        0        0        2
#	Totals        5       11        2       18
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1901.59 (MB), peak = 3706.05 (MB)
#start 55th optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        3        9        1       13
#	Metal2        2        0        0        2
#	Totals        5        9        1       15
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1902.67 (MB), peak = 3706.05 (MB)
#start 56th optimization iteration ...
#   number of violations = 20
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        5       11        1       17
#	Metal2        3        0        0        3
#	Totals        8       11        1       20
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1904.40 (MB), peak = 3706.05 (MB)
#start 57th optimization iteration ...
#   number of violations = 12
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        3        6        1       10
#	Metal2        1        1        0        2
#	Totals        4        7        1       12
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1902.77 (MB), peak = 3706.05 (MB)
#start 58th optimization iteration ...
#   number of violations = 21
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        8       10        1       19
#	Metal2        1        1        0        2
#	Totals        9       11        1       21
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 1904.06 (MB), peak = 3706.05 (MB)
#start 59th optimization iteration ...
#   number of violations = 19
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        5       10        2       17
#	Metal2        1        1        0        2
#	Totals        6       11        2       19
#cpu time = 00:00:05, elapsed time = 00:00:04, memory = 1904.43 (MB), peak = 3706.05 (MB)
#start 60th optimization iteration ...
#   number of violations = 18
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        6        9        1       16
#	Metal2        1        1        0        2
#	Totals        7       10        1       18
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1906.58 (MB), peak = 3706.05 (MB)
#start 61th optimization iteration ...
#   number of violations = 18
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        5       10        1       16
#	Metal2        1        1        0        2
#	Totals        6       11        1       18
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1905.76 (MB), peak = 3706.05 (MB)
#start 62th optimization iteration ...
#   number of violations = 20
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        6        8        3       17
#	Metal2        2        1        0        3
#	Totals        8        9        3       20
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1906.51 (MB), peak = 3706.05 (MB)
#start 63th optimization iteration ...
#   number of violations = 19
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        5       12        1       18
#	Metal2        0        1        0        1
#	Totals        5       13        1       19
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1904.43 (MB), peak = 3706.05 (MB)
#start 64th optimization iteration ...
#   number of violations = 23
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        3       14        3       20
#	Metal2        2        1        0        3
#	Totals        5       15        3       23
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1904.18 (MB), peak = 3706.05 (MB)
#start 65th optimization iteration ...
#   number of violations = 20
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        6       10        1       17
#	Metal2        3        0        0        3
#	Totals        9       10        1       20
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1904.46 (MB), peak = 3706.05 (MB)
#start 66th optimization iteration ...
#   number of violations = 20
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        6       11        1       18
#	Metal2        1        1        0        2
#	Totals        7       12        1       20
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1906.46 (MB), peak = 3706.05 (MB)
#start 67th optimization iteration ...
#   number of violations = 20
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        6       11        1       18
#	Metal2        1        1        0        2
#	Totals        7       12        1       20
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1906.54 (MB), peak = 3706.05 (MB)
#start 68th optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        2        8        2       12
#	Metal2        3        0        0        3
#	Totals        5        8        2       15
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1907.20 (MB), peak = 3706.05 (MB)
#start 69th optimization iteration ...
#   number of violations = 20
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        6       11        1       18
#	Metal2        1        1        0        2
#	Totals        7       12        1       20
#cpu time = 00:00:05, elapsed time = 00:00:04, memory = 1905.38 (MB), peak = 3706.05 (MB)
#start 70th optimization iteration ...
#   number of violations = 27
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        8       13        3       24
#	Metal2        2        1        0        3
#	Totals       10       14        3       27
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1905.14 (MB), peak = 3706.05 (MB)
#start 71th optimization iteration ...
#   number of violations = 17
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        5        8        2       15
#	Metal2        1        1        0        2
#	Totals        6        9        2       17
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1904.10 (MB), peak = 3706.05 (MB)
#start 72th optimization iteration ...
#   number of violations = 16
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        2       10        1       13
#	Metal2        2        1        0        3
#	Totals        4       11        1       16
#cpu time = 00:00:05, elapsed time = 00:00:04, memory = 1905.43 (MB), peak = 3706.05 (MB)
#start 73th optimization iteration ...
#   number of violations = 21
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        5       12        1       18
#	Metal2        3        0        0        3
#	Totals        8       12        1       21
#cpu time = 00:00:05, elapsed time = 00:00:04, memory = 1906.34 (MB), peak = 3706.05 (MB)
#start 74th optimization iteration ...
#   number of violations = 16
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        4        9        1       14
#	Metal2        1        1        0        2
#	Totals        5       10        1       16
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1903.68 (MB), peak = 3706.05 (MB)
#start 75th optimization iteration ...
#   number of violations = 20
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        7        9        1       17
#	Metal2        1        2        0        3
#	Totals        8       11        1       20
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1904.02 (MB), peak = 3706.05 (MB)
#start 76th optimization iteration ...
#   number of violations = 18
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        5       10        1       16
#	Metal2        1        1        0        2
#	Totals        6       11        1       18
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1906.37 (MB), peak = 3706.05 (MB)
#start 77th optimization iteration ...
#   number of violations = 18
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        6        9        1       16
#	Metal2        1        1        0        2
#	Totals        7       10        1       18
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1905.50 (MB), peak = 3706.05 (MB)
#start 78th optimization iteration ...
#   number of violations = 17
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        4        9        1       14
#	Metal2        2        1        0        3
#	Totals        6       10        1       17
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1905.27 (MB), peak = 3706.05 (MB)
#start 79th optimization iteration ...
#   number of violations = 19
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        4       11        2       17
#	Metal2        1        1        0        2
#	Totals        5       12        2       19
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1904.54 (MB), peak = 3706.05 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 241
#Total wire length = 2049089 um.
#Total half perimeter of net bounding box = 1916969 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 585179 um.
#Total wire length on LAYER Metal3 = 523382 um.
#Total wire length on LAYER Metal4 = 547437 um.
#Total wire length on LAYER Metal5 = 393090 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 287546
#Up-Via Summary (total 287546):
#           
#-----------------------
# Metal1         140546
# Metal2          98323
# Metal3          37417
# Metal4          11260
#-----------------------
#                287546 
#
#Total number of DRC violations = 19
#Total number of violations on LAYER Metal1 = 17
#Total number of violations on LAYER Metal2 = 2
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER TopMetal1 = 0
#Total number of violations on LAYER TopMetal2 = 0
#Cpu time = 00:35:21
#Elapsed time = 00:08:58
#Increased memory = 49.29 (MB)
#Total memory = 1874.52 (MB)
#Peak memory = 3706.05 (MB)
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        4       11        2       17
#	Metal2        1        1        0        2
#	Totals        5       12        2       19
#cpu time = 00:00:17, elapsed time = 00:00:11, memory = 1893.59 (MB), peak = 3706.05 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 241
#Total wire length = 2049171 um.
#Total half perimeter of net bounding box = 1916969 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 584911 um.
#Total wire length on LAYER Metal3 = 522754 um.
#Total wire length on LAYER Metal4 = 547719 um.
#Total wire length on LAYER Metal5 = 393786 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 287990
#Up-Via Summary (total 287990):
#           
#-----------------------
# Metal1         140546
# Metal2          98365
# Metal3          37563
# Metal4          11516
#-----------------------
#                287990 
#
#Total number of DRC violations = 19
#Total number of process antenna violations = 9
#Total number of net violated process antenna rule = 9 ant fix stage
#Total number of violations on LAYER Metal1 = 17
#Total number of violations on LAYER Metal2 = 2
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER TopMetal1 = 0
#Total number of violations on LAYER TopMetal2 = 0
#
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#
# start diode insertion for process antenna violation fix ...
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1871.57 (MB), peak = 3706.05 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 241
#Total wire length = 2049171 um.
#Total half perimeter of net bounding box = 1916969 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 584911 um.
#Total wire length on LAYER Metal3 = 522754 um.
#Total wire length on LAYER Metal4 = 547719 um.
#Total wire length on LAYER Metal5 = 393786 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 287990
#Up-Via Summary (total 287990):
#           
#-----------------------
# Metal1         140546
# Metal2          98365
# Metal3          37563
# Metal4          11516
#-----------------------
#                287990 
#
#Total number of DRC violations = 19
#Total number of process antenna violations = 18
#Total number of net violated process antenna rule = 9 
#Total number of violations on LAYER Metal1 = 17
#Total number of violations on LAYER Metal2 = 2
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER TopMetal1 = 0
#Total number of violations on LAYER TopMetal2 = 0
#
#
#start delete and reroute for process antenna violation fix ...
#cpu time = 00:01:02, elapsed time = 00:00:44, memory = 1873.25 (MB), peak = 3706.05 (MB)
#Total number of nets with non-default rule or having extra spacing = 241
#Total wire length = 2049171 um.
#Total half perimeter of net bounding box = 1916969 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 584911 um.
#Total wire length on LAYER Metal3 = 522754 um.
#Total wire length on LAYER Metal4 = 547719 um.
#Total wire length on LAYER Metal5 = 393787 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 287992
#Up-Via Summary (total 287992):
#           
#-----------------------
# Metal1         140546
# Metal2          98365
# Metal3          37563
# Metal4          11518
#-----------------------
#                287992 
#
#Total number of DRC violations = 19
#Total number of process antenna violations = 9
#Total number of net violated process antenna rule = 9 ant fix stage
#Total number of violations on LAYER Metal1 = 17
#Total number of violations on LAYER Metal2 = 2
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER TopMetal1 = 0
#Total number of violations on LAYER TopMetal2 = 0
#
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#
#Total number of nets with non-default rule or having extra spacing = 241
#Total wire length = 2049171 um.
#Total half perimeter of net bounding box = 1916969 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 584911 um.
#Total wire length on LAYER Metal3 = 522754 um.
#Total wire length on LAYER Metal4 = 547719 um.
#Total wire length on LAYER Metal5 = 393787 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 287992
#Up-Via Summary (total 287992):
#           
#-----------------------
# Metal1         140546
# Metal2          98365
# Metal3          37563
# Metal4          11518
#-----------------------
#                287992 
#
#Total number of DRC violations = 19
#Total number of process antenna violations = 16
#Total number of net violated process antenna rule = 9 
#Total number of violations on LAYER Metal1 = 17
#Total number of violations on LAYER Metal2 = 2
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER TopMetal1 = 0
#Total number of violations on LAYER TopMetal2 = 0
#
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 19
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        4       11        2       17
#	Metal2        1        1        0        2
#	Totals        5       12        2       19
#cpu time = 00:00:33, elapsed time = 00:00:04, memory = 1915.08 (MB), peak = 3706.05 (MB)
#CELL_VIEW croc_chip,init has 19 DRC violations
#Total number of DRC violations = 19
#Total number of process antenna violations = 16
#Total number of net violated process antenna rule = 9 
#Total number of violations on LAYER Metal1 = 17
#Total number of violations on LAYER Metal2 = 2
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER TopMetal1 = 0
#Total number of violations on LAYER TopMetal2 = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Sep  9 23:19:19 2025
#
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#
#Start Post Route Wire Spread.
#Done with 17163 horizontal wires in 16 hboxes and 14915 vertical wires in 16 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 241
#Total wire length = 2073203 um.
#Total half perimeter of net bounding box = 1916969 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 588472 um.
#Total wire length on LAYER Metal3 = 531362 um.
#Total wire length on LAYER Metal4 = 555788 um.
#Total wire length on LAYER Metal5 = 397581 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 287992
#Up-Via Summary (total 287992):
#           
#-----------------------
# Metal1         140546
# Metal2          98365
# Metal3          37563
# Metal4          11518
#-----------------------
#                287992 
#
#
#Start DRC checking..
#   number of violations = 19
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        4       11        2       17
#	Metal2        1        1        0        2
#	Totals        5       12        2       19
#cpu time = 00:00:36, elapsed time = 00:00:05, memory = 1925.52 (MB), peak = 3706.05 (MB)
#CELL_VIEW croc_chip,init has 19 DRC violations
#Total number of DRC violations = 19
#Total number of process antenna violations = 16
#Total number of net violated process antenna rule = 9 
#Total number of violations on LAYER Metal1 = 17
#Total number of violations on LAYER Metal2 = 2
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER TopMetal1 = 0
#Total number of violations on LAYER TopMetal2 = 0
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#   number of violations = 19
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        4       11        2       17
#	Metal2        1        1        0        2
#	Totals        5       12        2       19
#cpu time = 00:00:48, elapsed time = 00:00:08, memory = 1924.77 (MB), peak = 3706.05 (MB)
#CELL_VIEW croc_chip,init has 19 DRC violations
#Total number of DRC violations = 19
#Total number of process antenna violations = 17
#Total number of net violated process antenna rule = 10 
#Total number of violations on LAYER Metal1 = 17
#Total number of violations on LAYER Metal2 = 2
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER TopMetal1 = 0
#Total number of violations on LAYER TopMetal2 = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 241
#Total wire length = 2073203 um.
#Total half perimeter of net bounding box = 1916969 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 588472 um.
#Total wire length on LAYER Metal3 = 531362 um.
#Total wire length on LAYER Metal4 = 555788 um.
#Total wire length on LAYER Metal5 = 397581 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 287992
#Up-Via Summary (total 287992):
#           
#-----------------------
# Metal1         140546
# Metal2          98365
# Metal3          37563
# Metal4          11518
#-----------------------
#                287992 
#
#detailRoute Statistics:
#Cpu time = 00:38:18
#Elapsed time = 00:10:15
#Increased memory = 74.13 (MB)
#Total memory = 1899.36 (MB)
#Peak memory = 3706.05 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:40:07
#Elapsed time = 00:11:09
#Increased memory = 335.70 (MB)
#Total memory = 1626.14 (MB)
#Peak memory = 3706.05 (MB)
#Number of warnings = 81
#Total number of warnings = 86
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Sep  9 23:19:28 2025
#
% End globalDetailRoute (date=09/09 23:19:28, total cpu=0:40:07, real=0:11:09, peak res=3706.1M, current mem=1579.2M)
#Default setup view is reset to func_view_wc.
#Default setup view is reset to func_view_wc.
#routeDesign: cpu time = 00:40:08, elapsed time = 00:11:09, memory = 1556.25 (MB), peak = 3706.05 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
WARNING   IMPESI-3194        116  Unable to interpolate for instance '%s' ...
WARNING   IMPESI-3199        116  Unable to find proper library binding be...
*** Message Summary: 234 warning(s), 0 error(s)

% End routeDesign (date=09/09 23:19:28, total cpu=0:40:08, real=0:11:09, peak res=3706.1M, current mem=1556.2M)
<CMD> saveDesign SAVED/05_route.invs
% Begin save design ... (date=09/09 23:19:28, mem=1556.2M)
% Begin Save ccopt configuration ... (date=09/09 23:19:28, mem=1559.2M)
% End Save ccopt configuration ... (date=09/09 23:19:29, total cpu=0:00:00.2, real=0:00:01.0, peak res=1559.2M, current mem=1556.2M)
% Begin Save netlist data ... (date=09/09 23:19:29, mem=1556.2M)
Writing Binary DB to SAVED/05_route.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
% End Save netlist data ... (date=09/09 23:19:29, total cpu=0:00:00.2, real=0:00:00.0, peak res=1556.2M, current mem=1554.5M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file SAVED/05_route.invs.dat.tmp/croc_chip.route.congmap.gz ...
% Begin Save AAE data ... (date=09/09 23:19:29, mem=1555.5M)
Saving AAE Data ...
AAE DB initialization (MEM=2202.34 CPU=0:00:00.1 REAL=0:00:00.0) 
% End Save AAE data ... (date=09/09 23:19:29, total cpu=0:00:00.2, real=0:00:00.0, peak res=1565.1M, current mem=1565.1M)
Saving /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/scheduling_file.cts in SAVED/05_route.invs.dat/scheduling_file.cts
Saving preference file SAVED/05_route.invs.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 1055 markers are saved ...
... 19 geometry drc markers are saved ...
... 17 antenna drc markers are saved ...
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file SAVED/05_route.invs.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Sep  9 23:19:29 2025)
Saving property file SAVED/05_route.invs.dat.tmp/croc_chip.prop
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.3 real=0:00:01.0 mem=2288.9M) ***
*** Completed savePGFile (cpu=0:00:00.4 real=0:00:01.0 mem=2288.9M) ***
TAT_INFO: ::saveSpecialRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 1 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.9 real=0:00:01.0 mem=2264.9M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 1 : CPU = 0 : MEM = 0.
#Saving pin access data to file SAVED/05_route.invs.dat.tmp/croc_chip.apa ...
#
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=09/09 23:19:32, mem=1568.4M)
% End Save power constraints data ... (date=09/09 23:19:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1568.6M, current mem=1568.6M)
default_rc_corner
Generated self-contained design 05_route.invs.dat.tmp
% End save design ... (date=09/09 23:19:38, total cpu=0:00:08.2, real=0:00:10.0, peak res=1571.9M, current mem=1571.9M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> timeDesign -postRoute -pathReports -slackReports -numPaths 1000 -prefix croc_postRoute -outDir ./rpt/05_route/05_route_setup
Switching SI Aware to true by default in postroute mode   
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'croc_chip' of instances=52140 and nets=50814 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design croc_chip.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.4
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 2
      Min Width        : 1.64
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 3
      Min Width        : 2
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2202.9M)
Extracted 10.0003% (CPU Time= 0:00:02.0  MEM= 2242.9M)
Extracted 20.0004% (CPU Time= 0:00:02.7  MEM= 2242.9M)
Extracted 30.0003% (CPU Time= 0:00:04.7  MEM= 2246.9M)
Extracted 40.0004% (CPU Time= 0:00:05.1  MEM= 2246.9M)
Extracted 50.0003% (CPU Time= 0:00:05.7  MEM= 2246.9M)
Extracted 60.0004% (CPU Time= 0:00:07.7  MEM= 2246.9M)
Extracted 70.0003% (CPU Time= 0:00:08.1  MEM= 2246.9M)
Extracted 80.0004% (CPU Time= 0:00:08.5  MEM= 2246.9M)
Extracted 90.0003% (CPU Time= 0:00:09.3  MEM= 2246.9M)
Extracted 100% (CPU Time= 0:00:11.6  MEM= 2246.9M)
Number of Extracted Resistors     : 851424
Number of Extracted Ground Cap.   : 870430
Number of Extracted Coupling Cap. : 1784844
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2230.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.6  Real Time: 0:00:14.0  MEM: 2234.863M)
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: croc_chip
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=2298.3)
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio11_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio13_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
Total number of fetched objects 49489
AAE_INFO-618: Total number of nets in the design is 50814,  97.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2814.74 CPU=0:00:17.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2814.74 CPU=0:00:19.9 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2750.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 2750.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=2422.88)
Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 2. 
Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 49489. 
Total number of fetched objects 49489
AAE_INFO-618: Total number of nets in the design is 50814,  4.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2728.12 CPU=0:00:03.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2728.12 CPU=0:00:03.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:32.1 real=0:00:07.0 totSessionCpu=0:42:03 mem=2726.1M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.737  |  0.000  |  1.580  | -2.737  |   N/A   |  6.809  |  0.151  |  1.117  |
|           TNS (ns):| -49.254 |  0.000  |  0.000  | -49.254 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   35    |    0    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.096   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.268%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir ./rpt/05_route/05_route_setup
Total CPU time: 55.04 sec
Total Real time: 24.0 sec
Total Memory Usage: 2448.320312 Mbytes
Reset AAE Options
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 1000 -prefix croc_postRoute -outDir ./rpt/05_route/05_route_hold
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'croc_chip' of instances=52140 and nets=50814 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design croc_chip.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.4
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 2
      Min Width        : 1.64
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 3
      Min Width        : 2
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2448.3M)
Extracted 10.0003% (CPU Time= 0:00:02.1  MEM= 2504.3M)
Extracted 20.0004% (CPU Time= 0:00:02.7  MEM= 2504.3M)
Extracted 30.0003% (CPU Time= 0:00:04.6  MEM= 2508.3M)
Extracted 40.0004% (CPU Time= 0:00:05.0  MEM= 2508.3M)
Extracted 50.0003% (CPU Time= 0:00:05.7  MEM= 2508.3M)
Extracted 60.0004% (CPU Time= 0:00:07.7  MEM= 2508.3M)
Extracted 70.0003% (CPU Time= 0:00:08.2  MEM= 2508.3M)
Extracted 80.0004% (CPU Time= 0:00:08.7  MEM= 2508.3M)
Extracted 90.0003% (CPU Time= 0:00:09.5  MEM= 2508.3M)
Extracted 100% (CPU Time= 0:00:11.7  MEM= 2508.3M)
Number of Extracted Resistors     : 851424
Number of Extracted Ground Cap.   : 870430
Number of Extracted Coupling Cap. : 1784844
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2477.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.0  Real Time: 0:00:14.0  MEM: 2481.797M)
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: croc_chip
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=2377.57)
*** Calculating scaling factor for sky130_bc libraries using the default operating condition of each library.
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio14_io' has no receivers. SI analysis is not performed.
Total number of fetched objects 49489
AAE_INFO-618: Total number of nets in the design is 50814,  97.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2744.16 CPU=0:00:17.5 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2744.16 CPU=0:00:19.4 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2744.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 2744.2M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=2429.3)
Glitch Analysis: View func_view_bc -- Total Number of Nets Skipped = 8. 
Glitch Analysis: View func_view_bc -- Total Number of Nets Analyzed = 49489. 
Total number of fetched objects 49489
AAE_INFO-618: Total number of nets in the design is 50814,  0.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2741.6 CPU=0:00:00.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2741.6 CPU=0:00:00.9 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:29.0 real=0:00:06.0 totSessionCpu=0:42:56 mem=2739.6M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_view_bc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.039  |  0.009  |  0.135  |  2.603  |   N/A   |  0.000  |  2.197  | -0.039  |
|           TNS (ns):| -0.066  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  | -0.066  |
|    Violating Paths:|    3    |    0    |    0    |    0    |   N/A   |    0    |    0    |    3    |
|          All Paths:|  10405  |  10058  |   43    |   35    |   N/A   |    0    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

Density: 61.268%
------------------------------------------------------------
Reported timing to dir ./rpt/05_route/05_route_hold
Total CPU time: 48.5 sec
Total Real time: 22.0 sec
Total Memory Usage: 2309.683594 Mbytes
Reset AAE Options
<CMD> checkPlace > rpt/05_route/checkPlace.rpt
**Info: (IMPSP-307): Design contains fractional 1 cell.
Begin checking placement ... (start mem=2309.7M, init mem=2333.7M)
Overlapping with other instance:	6
Pre-route DRC Violation:	194
Orientation Violation:	1
*info: Placed = 52076          (Fixed = 8322)
*info: Unplaced = 0           
Placement Density:61.27%(651713/1063714)
Placement Density (including fixed std cells):61.89%(668975/1080976)
Finished checkPlace (total: cpu=0:00:01.7, real=0:00:01.0; vio checks: cpu=0:00:01.3, real=0:00:01.0; mem=2333.7M)
invalid command name "~"
<CMD> timeDesign -postRoute -slackReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'croc_chip' of instances=52140 and nets=50814 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design croc_chip.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.4
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 2
      Min Width        : 1.64
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 3
      Min Width        : 2
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2374.5M)
Extracted 10.0003% (CPU Time= 0:00:02.2  MEM= 2438.5M)
Extracted 20.0004% (CPU Time= 0:00:02.8  MEM= 2438.5M)
Extracted 30.0003% (CPU Time= 0:00:04.7  MEM= 2442.5M)
Extracted 40.0004% (CPU Time= 0:00:05.0  MEM= 2442.5M)
Extracted 50.0003% (CPU Time= 0:00:05.7  MEM= 2442.5M)
Extracted 60.0004% (CPU Time= 0:00:07.8  MEM= 2442.5M)
Extracted 70.0003% (CPU Time= 0:00:08.2  MEM= 2442.5M)
Extracted 80.0004% (CPU Time= 0:00:08.6  MEM= 2442.5M)
Extracted 90.0003% (CPU Time= 0:00:09.4  MEM= 2442.5M)
Extracted 100% (CPU Time= 0:00:11.8  MEM= 2442.5M)
Number of Extracted Resistors     : 851424
Number of Extracted Ground Cap.   : 870430
Number of Extracted Coupling Cap. : 1784844
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2426.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.1  Real Time: 0:00:15.0  MEM: 2426.496M)
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: croc_chip
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=2479.66)
*** Calculating scaling factor for sky130_wc libraries using the default operating condition of each library.
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
Total number of fetched objects 49489
AAE_INFO-618: Total number of nets in the design is 50814,  97.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2827.17 CPU=0:00:17.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2827.17 CPU=0:00:19.1 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2827.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2827.2M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=2527.3)
Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 2. 
Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 49489. 
Total number of fetched objects 49489
AAE_INFO-618: Total number of nets in the design is 50814,  4.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2838.6 CPU=0:00:02.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2838.6 CPU=0:00:02.8 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:31.2 real=0:00:07.0 totSessionCpu=0:43:57 mem=2836.6M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.737  |  0.000  |  1.580  | -2.737  |   N/A   |  6.809  |  0.151  |  1.117  |
|           TNS (ns):| -49.254 |  0.000  |  0.000  | -49.254 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   35    |    0    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.096   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.268%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 49.11 sec
Total Real time: 23.0 sec
Total Memory Usage: 2564.554688 Mbytes
Reset AAE Options
<CMD> saveDesign 05timingclean
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
% Begin save design ... (date=09/09 23:22:27, mem=2018.9M)
% Begin Save ccopt configuration ... (date=09/09 23:22:27, mem=2018.9M)
% End Save ccopt configuration ... (date=09/09 23:22:27, total cpu=0:00:00.2, real=0:00:00.0, peak res=2019.4M, current mem=2019.4M)
% Begin Save netlist data ... (date=09/09 23:22:27, mem=2019.4M)
Writing Binary DB to 05timingclean.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
% End Save netlist data ... (date=09/09 23:22:27, total cpu=0:00:00.2, real=0:00:00.0, peak res=2020.7M, current mem=2020.7M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file 05timingclean.dat.tmp/croc_chip.route.congmap.gz ...
% Begin Save AAE data ... (date=09/09 23:22:27, mem=2021.2M)
Saving AAE Data ...
% End Save AAE data ... (date=09/09 23:22:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=2021.2M, current mem=2021.2M)
Saving /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/scheduling_file.cts in 05timingclean.dat/scheduling_file.cts
Saving preference file 05timingclean.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 1249 markers are saved ...
... 19 geometry drc markers are saved ...
... 17 antenna drc markers are saved ...
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file 05timingclean.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Sep  9 23:22:28 2025)
** Saving stdCellPlacement_binary (version# 2) ...
Saving property file 05timingclean.dat.tmp/croc_chip.prop
Save Adaptive View Pruning View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=2654.6M) ***
*** Completed savePGFile (cpu=0:00:00.3 real=0:00:00.0 mem=2654.6M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.8 real=0:00:00.0 mem=2630.6M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file 05timingclean.dat.tmp/croc_chip.apa ...
#
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=09/09 23:22:30, mem=2023.9M)
% End Save power constraints data ... (date=09/09 23:22:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=2023.9M, current mem=2023.9M)
default_rc_corner
Generated self-contained design 05timingclean.dat.tmp
% End save design ... (date=09/09 23:22:36, total cpu=0:00:08.2, real=0:00:09.0, peak res=2023.9M, current mem=2022.7M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setMultiCpuUsage -localCpu 8
<CMD> setPreference ConstraintUserXGrid 0.1
<CMD> setPreference ConstraintUserXOffset 0.1
<CMD> setPreference ConstraintUserYGrid 0.1
<CMD> setPreference ConstraintUserYOffset 0.1
<CMD> setPreference SnapAllCorners 1
<CMD> setAnalysisMode -analysisType onchipvariation
<CMD> all_constraint_modes -active
func_mode_ideal_bc  func_mode_ideal_wc
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> set_propagated_clock [all_clocks]
<CMD> current_design
<CMD> set_max_fanout 32 [current_design]
<CMD> current_design
<CMD> set_max_transition 0.5 [current_design] 
<CMD> setExtractRCMode -layerIndependent 1
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> setExtractRCMode -defViaCap true
<CMD> setDesignMode -reset -congEffort
-congEffort auto
<CMD> setDesignMode -flowEffort standard -process 130
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setDesignMode -topRoutingLayer Metal5
<CMD> setDesignMode -bottomRoutingLayer Metal2
<CMD> setDesignMode -congEffort high
<CMD> setPlaceMode -place_opt_post_place_tcl /ictc/student_data/vantruong/final_pj/fn_prj_here/data/scripts/common/place_opt_post_place.tcl
<CMD> set_table_style -no_frame_fix_width
<CMD> set_global timing_report_enable_auto_column_width true
<CMD> set_global report_timing_format {hpin cell fanout load slew delay arrival pin_location}
<CMD> reset_path_group -all
<CMD> group_path -name reg2reg -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"]
<CMD> group_path -name reg2icg -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell == true"]
<CMD> group_path -name reg2mem -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [filter_collection [all_registers -macros] "is_memory_cell == true"]
<CMD> group_path -name mem2reg -from [filter_collection [all_registers -macros] "is_memory_cell == true"] -to  [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"]
<CMD> group_path -name reg2out -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [all_outputs]
<CMD> group_path -name in2reg  -from [all_inputs -no_clocks] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"]
<CMD> group_path -name in2icg  -from [all_inputs -no_clocks] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell == true"]
<CMD> group_path -name in2out  -from [all_inputs -no_clocks] -to [all_outputs]
<CMD> setPathGroupOptions reg2reg -effortLevel high
Effort level <high> specified for reg2reg path_group
<CMD> setPathGroupOptions reg2icg -effortLevel high
Effort level <high> specified for reg2icg path_group
<CMD> setPathGroupOptions reg2mem -effortLevel high
Effort level <high> specified for reg2mem path_group
<CMD> setPathGroupOptions mem2reg -effortLevel high
Effort level <high> specified for mem2reg path_group
<CMD> setPathGroupOptions reg2out -effortLevel low
Effort level <low> specified for reg2out path_group
<CMD> setPathGroupOptions in2reg -effortLevel low
Effort level <low> specified for in2reg path_group
<CMD> setPathGroupOptions in2icg -effortLevel low
Effort level <low> specified for in2icg path_group
<CMD> setPathGroupOptions in2out -effortLevel low
Effort level <low> specified for in2out path_group
<CMD> reportPathGroupOptions
 ------------------------------------------------------------------------------------------------------------------------
| Path Group |  Effort | Adjustment (early/late) | Target Slack | weight | SkewingSlackCons |           view             |
 ------------------------------------------------------------------------------------------------------------------------
| reg2reg    |   high  |          0 /        0   |          0   |    0   |                  |                            |
| in2reg     |    low  |          0 /        0   |          0   |    0   |                  |                            |
| reg2out    |    low  |          0 /        0   |          0   |    0   |                  |                            |
| in2out     |    low  |          0 /        0   |          0   |    0   |                  |                            |
| mem2reg    |   high  |          0 /        0   |          0   |    0   |                  |                            |
| reg2mem    |   high  |          0 /        0   |          0   |    0   |                  |                            |
 ------------------------------------------------------------------------------------------------------------------------
**WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
Type 'man IMPOPT-6115' for more detail.
#################################################################################
# Design Stage: PostRoute
# Design Name: croc_chip
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
#################################################################################
# Design Stage: PostRoute
# Design Name: croc_chip
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**ERROR: (IMPOPT-6218):	Instance 'i_croc_soc/i_croc/i_timer/clockman_RO571XYP' already exists in the design. Provide a unique name for the new instance.
**ERROR: (IMPOPT-6218):	Instance 'i_croc_soc/i_croc/i_timer/backintime_RO812VXY' already exists in the design. Provide a unique name for the new instance.
**WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
Type 'man IMPOPT-6115' for more detail.
**ERROR: (IMPOPT-6218):	Instance 'i_croc_soc/i_croc/i_timer/clockman_RO581XYP' already exists in the design. Provide a unique name for the new instance.
**ERROR: (IMPOPT-6218):	Instance 'i_croc_soc/i_croc/i_timer/backintime_RO842VXY' already exists in the design. Provide a unique name for the new instance.
<CMD> setNanoRouteMode -reset
-routeAntennaCellName ""
-routeInsertAntennaDiode false
-routeWithSiDriven false
-routeWithTimingDriven false
<CMD> setDesignMode -topRoutingLayer Metal5
<CMD> setNanoRouteMode -dbProcessNode 130
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
<CMD> setNanoRouteMode -quiet -routeAntennaCellName sky130_fd_sc_hd__diode_2
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -routeExpAdvancedPinAccess 2
<CMD> setNanoRouteMode -drouteUseMultiCutViaEffort default
<CMD> setOptMode -addInstancePrefix ictc_postRoute_setup_
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1948.8M, totSessionCpu=0:44:11 **
**INFO: User settings:
setNanoRouteMode -dbProcessNode                 130
setNanoRouteMode -routeAntennaCellName          sky130_fd_sc_hd__diode_2
setNanoRouteMode -routeExpAdvancedPinAccess     2
setNanoRouteMode -routeInsertAntennaDiode       true
setNanoRouteMode -routeWithSiDriven             true
setNanoRouteMode -routeWithSiPostRouteFix       false
setNanoRouteMode -routeWithTimingDriven         true
setNanoRouteMode -timingEngine                  {}
setDesignMode -bottomRoutingLayer               Metal2
setDesignMode -congEffort                       high
setDesignMode -flowEffort                       standard
setDesignMode -process                          130
setDesignMode -topRoutingLayer                  Metal5
setExtractRCMode -basic                         true
setExtractRCMode -coupled                       true
setExtractRCMode -coupling_c_th                 0.4
setExtractRCMode -defViaCap                     true
setExtractRCMode -engine                        postRoute
setExtractRCMode -extended                      false
setExtractRCMode -layerIndependent              1
setExtractRCMode -relative_c_th                 1
setExtractRCMode -total_c_th                    0
setUsefulSkewMode -ecoRoute                     false
setDelayCalMode -enable_high_fanout             true
setDelayCalMode -eng_copyNetPropToNewNet        true
setDelayCalMode -engine                         aae
setDelayCalMode -ignoreNetLoad                  false
setDelayCalMode -SIAware                        true
setOptMode -activeHoldViews                     { func_view_bc }
setOptMode -activeSetupViews                    { func_view_wc }
setOptMode -addInstancePrefix                   ictc_postRoute_setup_
setOptMode -autoHoldViews                       { func_view_bc}
setOptMode -autoSetupViews                      { func_view_wc}
setOptMode -autoTDGRSetupViews                  { func_view_wc}
setOptMode -autoViewHoldTargetSlack             0
setOptMode -drcMargin                           0
setOptMode -expExtremeCongestionAwareBuffering  true
setOptMode -fixCap                              true
setOptMode -fixDrc                              true
setOptMode -fixFanoutLoad                       true
setOptMode -fixTran                             true
setOptMode -optimizeFF                          true
setOptMode -preserveAllSequential               false
setOptMode -setupTargetSlack                    0
setSIMode -separate_delta_delay_on_data         true
setPlaceMode -place_opt_post_place_tcl          /ictc/student_data/vantruong/final_pj/fn_prj_here/data/scripts/common/place_opt_post_place.tcl
setAnalysisMode -analysisType                   onChipVariation
setAnalysisMode -checkType                      setup
setAnalysisMode -clkSrcPath                     true
setAnalysisMode -clockGatingCheck               true
setAnalysisMode -clockPropagation               sdcControl
setAnalysisMode -cppr                           both
setAnalysisMode -enableMultipleDriveNet         true
setAnalysisMode -log                            true
setAnalysisMode -sequentialConstProp            true
setAnalysisMode -skew                           true
setAnalysisMode -timeBorrowing                  true
setAnalysisMode -timingSelfLoopsNoSkew          false
setAnalysisMode -usefulSkew                     true
setAnalysisMode -useOutputPinCap                true
setAnalysisMode -warn                           true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 8 threads.
**Info: (IMPSP-307): Design contains fractional 1 cell.
**optDesign ... cpu = 0:00:05, real = 0:00:02, mem = 1933.4M, totSessionCpu=0:44:17 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#WARNING (NRDB-2014) In option 'dbProcessNode 130', 130 is an unknown string and will be ignored.
#Taking db snapshot
#Taking db snapshot ... done
**Info: (IMPSP-307): Design contains fractional 1 cell.
Begin checking placement ... (start mem=2514.7M, init mem=2514.7M)
Overlapping with other instance:	6
Pre-route DRC Violation:	194
Orientation Violation:	1
*info: Placed = 52076          (Fixed = 8322)
*info: Unplaced = 0           
Placement Density:61.27%(651713/1063714)
Placement Density (including fixed std cells):61.89%(668975/1080976)
Finished checkPlace (total: cpu=0:00:01.0, real=0:00:00.0; vio checks: cpu=0:00:00.9, real=0:00:00.0; mem=2546.7M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'croc_chip' of instances=52140 and nets=50814 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design croc_chip.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.4
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 2
      Min Width        : 1.64
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 3
      Min Width        : 2
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2546.7M)
Extracted 10.0003% (CPU Time= 0:00:02.4  MEM= 2598.7M)
Extracted 20.0004% (CPU Time= 0:00:03.1  MEM= 2598.7M)
Extracted 30.0003% (CPU Time= 0:00:05.0  MEM= 2602.7M)
Extracted 40.0004% (CPU Time= 0:00:05.4  MEM= 2602.7M)
Extracted 50.0003% (CPU Time= 0:00:06.0  MEM= 2602.7M)
Extracted 60.0004% (CPU Time= 0:00:08.0  MEM= 2602.7M)
Extracted 70.0003% (CPU Time= 0:00:08.4  MEM= 2602.7M)
Extracted 80.0004% (CPU Time= 0:00:08.9  MEM= 2602.7M)
Extracted 90.0003% (CPU Time= 0:00:09.7  MEM= 2602.7M)
Extracted 100% (CPU Time= 0:00:11.9  MEM= 2602.7M)
Number of Extracted Resistors     : 851424
Number of Extracted Ground Cap.   : 870430
Number of Extracted Coupling Cap. : 1784844
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2570.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.1  Real Time: 0:00:14.0  MEM: 2570.695M)
Initializing multi-corner resistance tables ...
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: croc_chip
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=2509.54)
*** Calculating scaling factor for sky130_bc libraries using the default operating condition of each library.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio21_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio21_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio22_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio22_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio23_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio23_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio25_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
Glitch Analysis: View func_view_bc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View func_view_bc -- Total Number of Nets Analyzed = 49489. 
Total number of fetched objects 49489
End delay calculation. (MEM=2846.09 CPU=0:00:09.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2846.09 CPU=0:00:10.7 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:14.5 real=0:00:04.0 totSessionCpu=0:44:51 mem=2846.1M)
Done building cte hold timing graph (HoldAware) cpu=0:00:17.1 real=0:00:04.0 totSessionCpu=0:44:51 mem=2846.1M ***
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: croc_chip
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=2851.46)
*** Calculating scaling factor for sky130_wc libraries using the default operating condition of each library.
**WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio11_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio11_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
Total number of fetched objects 49489
AAE_INFO-618: Total number of nets in the design is 50814,  97.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2837.97 CPU=0:00:15.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2837.97 CPU=0:00:16.6 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2838.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2838.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=2531.1)
Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 2. 
Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 49489. 
Total number of fetched objects 49489
AAE_INFO-618: Total number of nets in the design is 50814,  4.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2842.4 CPU=0:00:02.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2842.4 CPU=0:00:03.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:28.9 real=0:00:06.0 totSessionCpu=0:45:23 mem=2840.4M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.737  |  0.000  |  1.580  | -2.737  |   N/A   |  6.809  |  0.151  |  1.117  |
|           TNS (ns):| -49.254 |  0.000  |  0.000  | -49.254 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   35    |    0    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.096   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.268%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:14, real = 0:00:31, mem = 2050.7M, totSessionCpu=0:45:26 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       244 (unrouted=3, trialRouted=0, noStatus=0, routed=241, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 50570 (unrouted=6231, trialRouted=0, noStatus=0, routed=44339, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6186, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 1 out of 241 (0.415%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
**Info: (IMPSP-307): Design contains fractional 1 cell.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    buffer_cells is set for at least one object
    cannot_merge_reason is set for at least one object
    cell_density is set for at least one object
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    original_names is set for at least one object
    override_minimum_skew_target: 1 (default: false)
    primary_delay_corner: delay_wc (default: )
    route_type is set for at least one object
    source_driver is set for at least one object
    target_insertion_delay is set for at least one object
    target_max_trans is set for at least one object
    target_max_trans_sdc is set for at least one object
    target_skew is set for at least one object
    target_skew_wire is set for at least one object
    Route type trimming info:
      No route type modifications were made.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk_jtg. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk_rtc. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk_sys. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
    Clock tree balancer configuration for clock_trees clk_jtg clk_rtc clk_sys:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): clk_leaf_ccopt_autotrimmed (default: default)
      route_type (trunk): clk_trunk (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
      source_driver: sg13g2_IOPadOut16mA/c2p sg13g2_IOPadOut16mA/pad (default: )
    For power domain auto-default:
      Buffers:     sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 
      Inverters:   sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 1073442.132um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: clk_trunk; Top/bottom preferred layer name: Metal5/Metal3; 
      Non-default rule name: ndr_3w3s; Unshielded; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: clk_leaf_ccopt_autotrimmed; Top/bottom preferred layer name: Metal4/Metal2; 
      Non-default rule name: ndr_2w2s; Unshielded; Mask Constraint: 0; Source: route_type.
    For timing_corner delay_wc:setup, late and power domain auto-default:
      Slew time target (leaf):    0.800ns
      Slew time target (trunk):   0.800ns
      Slew time target (top):     0.800ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.290ns
      Buffer max distance: 5031.402um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:sg13g2_buf_16, fastest_considered_half_corner=delay_wc:setup.late, optimalDrivingDistance=4223.559um, saturatedSlew=0.560ns, speed=6140.679um per ns, cellArea=10.740um^2 per 1000um}
      Inverter  : {lib_cell:sg13g2_inv_8, fastest_considered_half_corner=delay_wc:setup.late, optimalDrivingDistance=2713.921um, saturatedSlew=0.544ns, speed=4205.022um per ns, cellArea=6.686um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    --------------------------------------------------------------------------------
    Cell              Instance count    Source         Eligible library cells
    --------------------------------------------------------------------------------
    sg13g2_IOPadIn          2           library set    {sg13g2_IOPadIn}
    sg13g2_mux2_1           1           library set    {sg13g2_mux2_2 sg13g2_mux2_1}
    --------------------------------------------------------------------------------
    
    
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
    Clock tree timing engine global stage delay update for delay_wc:setup.late...
    Clock tree timing engine global stage delay update for delay_wc:setup.late done. (took cpu=0:00:00.6 real=0:00:00.1)
    Clock tree clk_sys has 1 slew violation.
    Clock tree balancer configuration for skew_group clk_jtg/func_mode_ideal_bc:
      Sources:                     pin jtag_tck_i
      Total number of sinks:       290
      Delay constrained sinks:     289
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner delay_wc:setup.late:
      Skew target:                 0.150ns
    Clock tree balancer configuration for skew_group clk_jtg/func_mode_ideal_wc:
      Sources:                     pin jtag_tck_i
      Total number of sinks:       290
      Delay constrained sinks:     289
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner delay_wc:setup.late:
      Skew target:                 0.150ns
    Clock tree balancer configuration for skew_group clk_rtc/func_mode_ideal_bc:
      Sources:                     pin ref_clk_i
      Total number of sinks:       1
      Delay constrained sinks:     0
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner delay_wc:setup.late:
      Skew target:                 0.150ns
    Clock tree balancer configuration for skew_group clk_rtc/func_mode_ideal_wc:
      Sources:                     pin ref_clk_i
      Total number of sinks:       1
      Delay constrained sinks:     0
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner delay_wc:setup.late:
      Skew target:                 0.150ns
    Clock tree balancer configuration for skew_group clk_sys/func_mode_ideal_bc:
      Sources:                     pin clk_i
      Total number of sinks:       4983
      Delay constrained sinks:     4982
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner delay_wc:setup.late:
      Skew target:                 0.150ns
    Clock tree balancer configuration for skew_group clk_sys/func_mode_ideal_wc:
      Sources:                     pin clk_i
      Total number of sinks:       4983
      Delay constrained sinks:     4982
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner delay_wc:setup.late:
      Skew target:                 0.150ns
    
    Clock Tree Violations Report
    ============================
    
    The clock tree has violations that CCOpt may not be able to correct due to the design settings.
    A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
    Consider reviewing your design and relaunching CCOpt.
    
    
    Max Slew Violations
    -------------------
    
    Found 3 slew violations below cell i_croc_soc/i_croc/manual_cts (a lib_cell sg13g2_buf_1) at (1144.800,1327.020), in power domain auto-default, which drives a net i_croc_soc/i_croc/FE_RN_5 which is user don't touch with half corner delay_wc:setup.late. The worst violation was at the pin i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut/A_CLK with a slew time target of 0.500ns. Achieved a slew time of 2.107ns.
    
    
    
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_jtg: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_jtg: preferred layers Metal3-Metal5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_jtg: preferred layers Metal2-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_rtc: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_rtc: preferred layers Metal3-Metal5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_rtc: preferred layers Metal2-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_sys: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_sys: preferred layers Metal3-Metal5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_sys: preferred layers Metal2-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk_sys/func_mode_ideal_bc with 4983 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=237, i=1, icg=0, nicg=0, l=3, total=241
      cell areas       : b=3048.192um^2, i=5.443um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=31871.779um^2
      hp wire lengths  : top=0.000um, trunk=10635.490um, leaf=29963.838um, total=40599.328um
    Clock DAG library cell distribution initial state {count}:
       Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 14 sg13g2_buf_4: 68 sg13g2_buf_2: 145 sg13g2_buf_1: 1 
       Invs: sg13g2_inv_1: 1 
     Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
    Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
**WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
    
    Ideal and dont_touch net fanout counts:
    
    -----------------------------------------------------------
    Min fanout    Max fanout    Number of ideal/dont_touch nets
    -----------------------------------------------------------
          1            10                      1
         11           100                      0
        101          1000                      0
       1001         10000                      0
      10001           +                        0
    -----------------------------------------------------------
    
    Top ideal and dont_touch nets by fanout:
    
    --------------------------------------
    Net name                     Fanout ()
    --------------------------------------
    i_croc_soc/i_croc/FE_RN_5        2
    --------------------------------------
    
    
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:02.8 real=0:00:02.4)
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (EMS-27):	Message (IMPCCOPT-1260) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk_i' is not routed.
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'ref_clk_i' is not routed.
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'jtag_tck_i' is not routed.
  Detected clock skew data from CTS
  Clock DAG stats PRO initial state:
    cell counts      : b=237, i=1, icg=0, nicg=0, l=3, total=241
    cell areas       : b=3048.192um^2, i=5.443um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=31871.779um^2
    cell capacitance : b=0.875pF, i=0.003pF, icg=0.000pF, nicg=0.000pF, l=0.494pF, total=1.371pF
    sink capacitance : count=5274, total=14.598pF, avg=0.003pF, sd=0.003pF, min=0.003pF, max=0.245pF
    wire capacitance : top=0.000pF, trunk=2.060pF, leaf=10.203pF, total=12.263pF
    wire lengths     : top=0.000um, trunk=15609.720um, leaf=71545.355um, total=87155.075um
    hp wire lengths  : top=0.000um, trunk=10635.490um, leaf=29963.838um, total=40599.328um
  Clock DAG net violations PRO initial state:
    Unfixable Transition : {count=1, worst=[1.604ns]} avg=1.604ns sd=0.000ns sum=1.604ns
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.500ns count=61 avg=0.087ns sd=0.079ns min=0.033ns max=0.410ns {60 <= 0.300ns, 0 <= 0.400ns, 1 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Leaf  : target=0.500ns count=183 avg=0.355ns sd=0.178ns min=0.036ns max=2.104ns {73 <= 0.300ns, 1 <= 0.400ns, 87 <= 0.450ns, 18 <= 0.475ns, 3 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 14 sg13g2_buf_4: 68 sg13g2_buf_2: 145 sg13g2_buf_1: 1 
     Invs: sg13g2_inv_1: 1 
   Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk_sys/func_mode_ideal_bc: unconstrained
  Skew group summary PRO initial state:
    skew_group clk_jtg/func_mode_ideal_bc: insertion delay [min=0.559, max=0.879, avg=0.750, sd=0.072], skew [0.320 vs 0.150*], 88.6% {0.713, 0.863} (wid=0.055 ws=0.040) (gid=0.856 gs=0.323)
    skew_group clk_rtc/func_mode_ideal_bc: unconstrained
    skew_group clk_sys/func_mode_ideal_bc: insertion delay [min=1.630, max=2.218, avg=1.863, sd=0.097], skew [0.588 vs 0.150*], 68.2% {1.758, 1.908} (wid=0.217 ws=0.141) (gid=2.040 gs=0.543)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 3 skew groups; 8 fragments, 13 fraglets and 16 vertices; 68 variables and 180 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.3 real=0:00:00.3)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 244, tested: 244, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=237, i=1, icg=0, nicg=0, l=3, total=241
      cell areas       : b=3048.192um^2, i=5.443um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=31871.779um^2
      cell capacitance : b=0.875pF, i=0.003pF, icg=0.000pF, nicg=0.000pF, l=0.494pF, total=1.371pF
      sink capacitance : count=5274, total=14.598pF, avg=0.003pF, sd=0.003pF, min=0.003pF, max=0.245pF
      wire capacitance : top=0.000pF, trunk=2.060pF, leaf=10.203pF, total=12.263pF
      wire lengths     : top=0.000um, trunk=15609.720um, leaf=71545.355um, total=87155.075um
      hp wire lengths  : top=0.000um, trunk=10635.490um, leaf=29963.838um, total=40599.328um
    Clock DAG net violations after 'PRO Fixing DRVs':
      Unfixable Transition : {count=1, worst=[1.604ns]} avg=1.604ns sd=0.000ns sum=1.604ns
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.500ns count=61 avg=0.087ns sd=0.079ns min=0.033ns max=0.410ns {60 <= 0.300ns, 0 <= 0.400ns, 1 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
      Leaf  : target=0.500ns count=183 avg=0.355ns sd=0.178ns min=0.036ns max=2.104ns {73 <= 0.300ns, 1 <= 0.400ns, 87 <= 0.450ns, 18 <= 0.475ns, 3 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 14 sg13g2_buf_4: 68 sg13g2_buf_2: 145 sg13g2_buf_1: 1 
       Invs: sg13g2_inv_1: 1 
     Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group default.clk_sys/func_mode_ideal_bc: unconstrained
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk_jtg/func_mode_ideal_bc: insertion delay [min=0.559, max=0.879, avg=0.750, sd=0.072], skew [0.320 vs 0.150*], 88.6% {0.713, 0.863} (wid=0.055 ws=0.040) (gid=0.856 gs=0.323)
      skew_group clk_rtc/func_mode_ideal_bc: unconstrained
      skew_group clk_sys/func_mode_ideal_bc: insertion delay [min=1.630, max=2.218, avg=1.863, sd=0.097], skew [0.588 vs 0.150*], 68.2% {1.758, 1.908} (wid=0.217 ws=0.141) (gid=2.040 gs=0.543)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Set dirty flag on 0 instances, 0 nets
  Clock tree timing engine global stage delay update for delay_wc:setup.late...
  Clock tree timing engine global stage delay update for delay_wc:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=237, i=1, icg=0, nicg=0, l=3, total=241
    cell areas       : b=3048.192um^2, i=5.443um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=31871.779um^2
    cell capacitance : b=0.875pF, i=0.003pF, icg=0.000pF, nicg=0.000pF, l=0.494pF, total=1.371pF
    sink capacitance : count=5274, total=14.598pF, avg=0.003pF, sd=0.003pF, min=0.003pF, max=0.245pF
    wire capacitance : top=0.000pF, trunk=2.060pF, leaf=10.203pF, total=12.263pF
    wire lengths     : top=0.000um, trunk=15609.720um, leaf=71545.355um, total=87155.075um
    hp wire lengths  : top=0.000um, trunk=10635.490um, leaf=29963.838um, total=40599.328um
  Clock DAG net violations PRO final:
    Unfixable Transition : {count=1, worst=[1.604ns]} avg=1.604ns sd=0.000ns sum=1.604ns
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.500ns count=61 avg=0.087ns sd=0.079ns min=0.033ns max=0.410ns {60 <= 0.300ns, 0 <= 0.400ns, 1 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Leaf  : target=0.500ns count=183 avg=0.355ns sd=0.178ns min=0.036ns max=2.104ns {73 <= 0.300ns, 1 <= 0.400ns, 87 <= 0.450ns, 18 <= 0.475ns, 3 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 14 sg13g2_buf_4: 68 sg13g2_buf_2: 145 sg13g2_buf_1: 1 
     Invs: sg13g2_inv_1: 1 
   Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
  Primary reporting skew groups PRO final:
    skew_group default.clk_sys/func_mode_ideal_bc: unconstrained
  Skew group summary PRO final:
    skew_group clk_jtg/func_mode_ideal_bc: insertion delay [min=0.559, max=0.879, avg=0.750, sd=0.072], skew [0.320 vs 0.150*], 88.6% {0.713, 0.863} (wid=0.055 ws=0.040) (gid=0.856 gs=0.323)
    skew_group clk_rtc/func_mode_ideal_bc: unconstrained
    skew_group clk_sys/func_mode_ideal_bc: insertion delay [min=1.630, max=2.218, avg=1.863, sd=0.097], skew [0.588 vs 0.150*], 68.2% {1.758, 1.908} (wid=0.217 ws=0.141) (gid=2.040 gs=0.543)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       244 (unrouted=3, trialRouted=0, noStatus=0, routed=241, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 50570 (unrouted=6231, trialRouted=0, noStatus=0, routed=44339, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6186, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:05.2 real=0:00:04.0)
**INFO: Start fixing DRV (Mem = 2584.77M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
*info: 48 skip_routing nets excluded.
Info: 48 io nets excluded
Info: 243 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:45:39.0/0:19:35.8 (2.3), mem = 2584.8M
**Info: (IMPSP-307): Design contains fractional 1 cell.
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    46|   101|    -4.98|    39|    71|   -14.96|     4|     4|     0|     0|     0|     0|    -2.74|   -49.26|       0|       0|       0|  61.27|          |         |
|    40|    89|    -4.96|    39|    71|   -14.93|     4|     4|     0|     0|     0|     0|    -2.74|   -49.26|       0|       0|       0|  61.27| 0:00:00.0|  3015.9M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 46 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    13 net(s): Could not be fixed as the violating term's net is not routed.
*info:    32 net(s): Could not be fixed because it is multi driver net.
*info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:02.2 real=0:00:02.0 mem=3015.9M) ***

*** DrvOpt [finish] : cpu/real = 0:00:07.1/0:00:05.2 (1.3), totSession cpu/real = 0:45:46.0/0:19:41.0 (2.3), mem = 2806.5M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:35, real = 0:00:43, mem = 2178.1M, totSessionCpu=0:45:46 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:07, Mem = 2637.51M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.12min real=0.10min mem=2637.5M)                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.740  | -0.000  |  1.582  | -2.740  |   N/A   |  6.809  |  0.151  |  1.117  |
|           TNS (ns):| -49.264 | -0.000  |  0.000  | -49.264 |   N/A   | -0.000  |  0.000  |  0.000  |
|    Violating Paths:|   36    |    1    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.096   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.268%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:37, real = 0:00:44, mem = 2168.3M, totSessionCpu=0:45:48 **
*** Timing NOT met, worst failing slack is -2.740
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
*info: 48 skip_routing nets excluded.
Info: 48 io nets excluded
Info: 243 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:45:49.5/0:19:42.7 (2.3), mem = 2626.9M
**Info: (IMPSP-307): Design contains fractional 1 cell.
*info: 4 don't touch nets excluded
*info: 48 io nets excluded
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
*info: 243 clock nets excluded
*info: 2 special nets excluded.
*info: 48 skip_routing nets excluded.
*info: 32 multi-driver nets excluded.
*info: 1357 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.740 TNS Slack -49.264 Density 61.27
OptDebug: Start of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -2.740 TNS -49.264; mem2reg* WNS 0.151 TNS 0.000; reg2mem* WNS 1.117 TNS 0.000; reg2reg* WNS -0.000 TNS -0.000; HEPG WNS -0.000 TNS -0.000; all paths WNS -2.740 TNS -49.264
Active Path Group: mem2reg reg2mem reg2reg  
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -0.000|   -2.740|  -0.000|  -49.264|    61.27%|   0:00:01.0| 2837.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
|        |         |        |         |          |            |        |            |         | hed_o_reg/D                                        |
|   0.000|   -2.740|   0.000|  -49.264|    61.27%|   0:00:00.0| 3185.2M|func_view_wc|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=3185.2M) ***
Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -2.740|   -2.740| -49.264|  -49.264|    61.27%|   0:00:00.0| 3185.2M|func_view_wc|  reg2out| status_o                                           |
|  -2.724|   -2.724| -49.248|  -49.248|    61.27%|   0:00:01.0| 3272.1M|func_view_wc|  reg2out| status_o                                           |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.1 real=0:00:01.0 mem=3272.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.0 real=0:00:02.0 mem=3272.1M) ***
OptDebug: End of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -2.724 TNS -49.248; mem2reg* WNS 0.151 TNS 0.000; reg2mem* WNS 1.117 TNS 0.000; reg2reg* WNS 0.003 TNS 0.000; HEPG WNS 0.003 TNS 0.000; all paths WNS -2.724 TNS -49.248
** GigaOpt Optimizer WNS Slack -2.724 TNS Slack -49.248 Density 61.27
Update Timing Windows (Threshold 0.038) ...
Re Calculate Delays on 1 Nets

*** Finish Post Route Setup Fixing (cpu=0:00:05.7 real=0:00:02.0 mem=3272.1M) ***
*** SetupOpt [finish] : cpu/real = 0:00:11.7/0:00:08.0 (1.5), totSession cpu/real = 0:46:01.2/0:19:50.7 (2.3), mem = 3062.6M
Running refinePlace -preserveRouting true -hardFence false
**Info: (IMPSP-307): Design contains fractional 1 cell.
*** Starting refinePlace (0:46:01 mem=3062.6M) ***
Move report: Detail placement moves 5 insts, mean move: 2.48 um, max move: 5.70 um
	Max move on inst (i_croc_soc/i_croc/i_timer/clockman_RO581XYP): (663.84, 1039.74) --> (661.92, 1043.52)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 3062.6MB
Summary Report:
Instances move: 5 (out of 43761 movable)
Instances flipped: 0
Mean displacement: 2.48 um
Max displacement: 5.70 um (Instance: i_croc_soc/i_croc/i_timer/clockman_RO581XYP) (663.84, 1039.74) -> (661.92, 1043.52)
	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_1
Runtime: CPU: 0:00:02.0 REAL: 0:00:01.0 MEM: 3062.6MB
*** Finished refinePlace (0:46:03 mem=3062.6M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
Begin: GigaOpt Optimization in TNS mode
Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
*info: 48 skip_routing nets excluded.
Info: 48 io nets excluded
Info: 243 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:46:04.0/0:19:52.6 (2.3), mem = 2692.6M
**Info: (IMPSP-307): Design contains fractional 1 cell.
*info: 4 don't touch nets excluded
*info: 48 io nets excluded
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
*info: 243 clock nets excluded
*info: 2 special nets excluded.
*info: 48 skip_routing nets excluded.
*info: 32 multi-driver nets excluded.
*info: 1357 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.724 TNS Slack -49.248 Density 61.27
OptDebug: Start of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -2.724 TNS -49.248; mem2reg* WNS 0.151 TNS 0.000; reg2mem* WNS 1.117 TNS 0.000; reg2reg* WNS 0.003 TNS 0.000; HEPG WNS 0.003 TNS 0.000; all paths WNS -2.724 TNS -49.248
Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -2.724|   -2.724| -49.248|  -49.248|    61.27%|   0:00:00.0| 2904.1M|func_view_wc|  reg2out| status_o                                           |
Dumping Information for Job 34 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio22_io due to abnormally high total capacitance of next stage with net FE_OFN12064_0701. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio22_io due to abnormally high total capacitance of next stage with net FE_OFN12064_0701. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio22_io due to abnormally high total capacitance of next stage with net FE_OFN12064_0701. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio22_io due to abnormally high total capacitance of next stage with net FE_OFN12064_0701. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio22_io due to abnormally high total capacitance of next stage with net FE_OFN12064_0701. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio22_io due to abnormally high total capacitance of next stage with net FE_OFN12064_0701. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance pad_gpio22_io due to abnormally high total capacitance of next stage with net FE_OFN1020_soc_gpio_o_22. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance pad_gpio22_io due to abnormally high total capacitance of next stage with net FE_OFN1020_soc_gpio_o_22. Using RIP based failure criteria instead. 
 
Dumping Information for Job 35 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_22_. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_22_. Using RIP based failure criteria instead. 
 
Dumping Information for Job 40 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio8_io due to abnormally high total capacitance of next stage with net FE_OFN11920_0717. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio8_io due to abnormally high total capacitance of next stage with net FE_OFN11920_0717. Using RIP based failure criteria instead. 
 
Dumping Information for Job 56 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_18_. Using RIP based failure criteria instead. 
 
Dumping Information for Job 59 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_17_. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_17_. Using RIP based failure criteria instead. 
 
Dumping Information for Job 66 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_23_. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_23_. Using RIP based failure criteria instead. 
 
Dumping Information for Job 71 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_26_. Using RIP based failure criteria instead. 
 
Dumping Information for Job 72 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_25_. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_25_. Using RIP based failure criteria instead. 
 
|  -2.724|   -2.724| -49.248|  -49.248|    61.27%|   0:00:00.0| 3242.5M|func_view_wc|  reg2out| gpio20_io                                          |
|  -2.724|   -2.724| -49.248|  -49.248|    61.27%|   0:00:00.0| 3242.5M|func_view_wc|  reg2out| gpio7_io                                           |
|  -2.724|   -2.724| -49.248|  -49.248|    61.27%|   0:00:00.0| 3242.5M|func_view_wc|  reg2out| status_o                                           |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:00.0 mem=3242.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.3 real=0:00:00.0 mem=3242.5M) ***
OptDebug: End of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -2.724 TNS -49.248; mem2reg* WNS 0.151 TNS 0.000; reg2mem* WNS 1.117 TNS 0.000; reg2reg* WNS 0.003 TNS 0.000; HEPG WNS 0.003 TNS 0.000; all paths WNS -2.724 TNS -49.248
** GigaOpt Optimizer WNS Slack -2.724 TNS Slack -49.248 Density 61.27
Update Timing Windows (Threshold 0.038) ...
Re Calculate Delays on 0 Nets

*** Finish Post Route Setup Fixing (cpu=0:00:02.0 real=0:00:01.0 mem=3242.5M) ***
*** SetupOpt [finish] : cpu/real = 0:00:08.1/0:00:07.0 (1.2), totSession cpu/real = 0:46:12.1/0:19:59.7 (2.3), mem = 3033.1M
Running refinePlace -preserveRouting true -hardFence false
**Info: (IMPSP-307): Design contains fractional 1 cell.
*** Starting refinePlace (0:46:12 mem=3033.1M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.0 REAL: 0:00:01.0 MEM: 3033.1MB
Summary Report:
Instances move: 0 (out of 43761 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:02.2 REAL: 0:00:01.0 MEM: 3033.1MB
*** Finished refinePlace (0:46:15 mem=3033.1M) ***
End: GigaOpt Optimization in TNS mode
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:02:04, real = 0:01:04, mem = 2209.1M, totSessionCpu=0:46:15 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=2700.61M, totSessionCpu=0:46:17).
**optDesign ... cpu = 0:02:05, real = 0:01:04, mem = 2208.4M, totSessionCpu=0:46:17 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules : "ndr_1w2s" "ndr_3w3s" "ndr_2w2s"
Worst Slack : 0.003 ns

Start Layer Assignment ...
WNS(0.003ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 0 cadidates out of 50821.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 67 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1232 (2.4%)
Default Rule : ""
Non Default Rules : "ndr_1w2s" "ndr_3w3s" "ndr_2w2s"
Worst Slack : -2.724 ns

Start Layer Assignment ...
WNS(-2.724ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 123 cadidates out of 50821.
Total Assign Layers on 1 Nets (cpu 0:00:00.7).
GigaOpt: setting up router preferences
GigaOpt: 49 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1420 (2.8%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.724  |  0.003  |  1.582  | -2.724  |   N/A   |  6.809  |  0.151  |  1.117  |
|           TNS (ns):| -49.248 |  0.000  | -0.000  | -49.248 |   N/A   |  0.000  | -0.000  | -0.000  |
|    Violating Paths:|   35    |    0    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.096   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.274%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:10, real = 0:01:07, mem = 2154.2M, totSessionCpu=0:46:21 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 17
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 17

globalDetailRoute

#Start globalDetailRoute on Tue Sep  9 23:23:51 2025
#
#WARNING (NRIG-34) Power/Ground pin vss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk_i of net clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_ni of net rst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ref_clk_i of net ref_clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tck_i of net jtag_tck_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_trst_ni of net jtag_trst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tms_i of net jtag_tms_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdi_i of net jtag_tdi_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdo_o of net jtag_tdo_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_rx_i of net uart_rx_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_tx_o of net uart_tx_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fetch_en_i of net fetch_en_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/status_o of net status_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio0_io of net gpio0_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio1_io of net gpio1_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio2_io of net gpio2_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio3_io of net gpio3_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio4_io of net gpio4_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio5_io of net gpio5_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio6_io of net gpio6_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio7_io of net gpio7_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=48
#need_extraction net=48 (total=50821)
#WARNING (NRDB-629) NanoRoute cannot route PIN VSS of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VSS. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VSS of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VSS. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-733) PIN clk_i in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN fetch_en_i in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio0_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio10_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio11_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio12_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio13_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio14_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio15_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio16_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio17_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio18_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio19_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio1_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio20_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio21_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio22_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio23_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio24_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio25_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-976) The TRACK STEP 2.5200 for preferred direction tracks is smaller than the PITCH 3.2800 for LAYER TopMetal1. This will cause routability problems for NanoRoute.
#Processed 19 dirty instances, 30 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(14 insts marked dirty, reset pre-exisiting dirty flag on 14 insts, 35 nets marked need extraction)
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Tue Sep  9 23:23:52 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 50819 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# Metal1       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3650
# Metal2       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
# Metal3       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
# Metal4       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
# Metal5       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
# TopMetal1    H   Track-Pitch = 2.5200    Line-2-Via Pitch = 3.2800
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# TopMetal2    V   Track-Pitch = 4.0000    Line-2-Via Pitch = 4.0000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2110.95 (MB), peak = 3706.05 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.4800.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2308.95 (MB), peak = 3706.05 (MB)
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 1220.8050 882.5350 ) on Metal2 for NET i_croc_soc/i_croc/i_core_wrap/CTS_16. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 787.8450 1159.1450 ) on Metal2 for NET i_croc_soc/i_croc/CTS_64. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 667.1950 1041.6200 ) on Metal1 for NET i_croc_soc/i_croc/i_timer/FE_OFN878_0794. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 667.9600 1041.6050 ) on Metal1 for NET i_croc_soc/i_croc/i_timer/FE_OFN882_0799. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 666.0400 1041.6050 ) on Metal1 for NET i_croc_soc/i_croc/i_timer/FE_OFN8992_FE_OFN878_0794. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q_N at ( 1225.3850 882.8050 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_decoder_i_csr_op_0__$_MUX__Y_S_$_OR__Y_B_$_OR__Y_A_$_OR__Y_A. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 1227.3150 882.8400 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_4_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1252.3250 1260.8600 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OCPN5938_i_ibex_id_stage_i_controller_i_ctrl_fsm_cs_2____NOT__A_Y. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1208.1650 1313.7800 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_priv_mode_i_0_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1124.1650 1132.3400 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OFN2081_0525. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 661.4450 1037.8550 ) on Metal1 for NET i_croc_soc/i_croc/i_timer/_0999_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1220.1650 1230.6200 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/_0493_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1221.3200 1230.6050 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_PSN2_0493. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 600.0050 1170.1400 ) on Metal1 for NET i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_106_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 794.3550 1158.8400 ) on Metal1 for NET i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_134_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 484.5200 1136.1550 ) on Metal1 for NET i_croc_soc/i_croc/i_gpio/FE_PSN1_i_reg_file_reg2hw_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1253.4800 1260.8450 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_PSN3_FE_OCPN5938_i_ibex_id_stage_i_controller_i_ctrl_fsm_cs_2____NOT__A_Y. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 483.3650 1136.1350 ) on Metal1 for NET i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_1_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 769.9250 1136.1350 ) on Metal1 for NET i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_141_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 601.1600 1170.1250 ) on Metal1 for NET i_croc_soc/i_croc/i_gpio/FE_PSN4_i_reg_file_reg2hw_106. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#32 routed nets are extracted.
#    28 (0.06%) extracted nets are partially routed.
#44555 routed net(s) are imported.
#6234 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 50821.
#
#Start instance access analysis using 8 threads...
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.31 (MB)
#Total memory = 2313.27 (MB)
#Peak memory = 3706.05 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Tue Sep  9 23:23:56 2025
#
#Cpu time = 00:00:05
#Elapsed time = 00:00:04
#Increased memory = 211.93 (MB)
#Total memory = 2313.27 (MB)
#Peak memory = 3706.05 (MB)
#
#
#Start global routing on Tue Sep  9 23:23:56 2025
#
#
#Start global routing initialization on Tue Sep  9 23:23:56 2025
#
#Number of eco nets is 30
#
#Start global routing data preparation on Tue Sep  9 23:23:56 2025
#
#Start routing resource analysis on Tue Sep  9 23:23:56 2025
#
#Routing resource analysis is done on Tue Sep  9 23:23:57 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         V        2515        1318       65536    64.99%
#  Metal2         H        2873        1508       65536    33.29%
#  Metal3         V        2513        1320       65536    32.91%
#  Metal4         H        3122        1259       65536    32.99%
#  Metal5         V        2732        1101       65536    27.42%
#  --------------------------------------------------------------
#  Total                  13756      32.14%      327680    38.32%
#
#  116 nets (0.23%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Sep  9 23:23:57 2025
#
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2320.07 (MB), peak = 3706.05 (MB)
#
#
#Global routing initialization is done on Tue Sep  9 23:23:57 2025
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2320.99 (MB), peak = 3706.05 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2322.91 (MB), peak = 3706.05 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2323.26 (MB), peak = 3706.05 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2338.18 (MB), peak = 3706.05 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 6234 (skipped).
#Total number of routable nets = 44587.
#Total number of nets in the design = 50821.
#
#30 routable nets have only global wires.
#44557 routable nets have only detail routed wires.
#2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#356 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#---------------------------------------------------------
#        Rules   Pref Layer   Avoid Detour   Unconstrained  
#---------------------------------------------------------
#      Default            0              0              28  
#     ndr_3w3s            0              0               0  
#     ndr_2w2s            2              2               0  
#---------------------------------------------------------
#        Total            2              2              28  
#---------------------------------------------------------
#
#Routing constraints summary of the whole design:
#----------------------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Avoid Detour   Unconstrained  
#----------------------------------------------------------------------------------------------
#      Default                116            1                 1              0           44229  
#     ndr_3w3s                  0           58                 0             58               0  
#     ndr_2w2s                  0          183                 0            183               0  
#----------------------------------------------------------------------------------------------
#        Total                116          242                 1            241           44229  
#----------------------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  Metal2        3(0.01%)      1(0.00%)   (0.01%)
#  Metal3        0(0.00%)      0(0.00%)   (0.00%)
#  Metal4        0(0.00%)      0(0.00%)   (0.00%)
#  Metal5        0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      3(0.00%)      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 357
#Total wire length = 2073221 um.
#Total half perimeter of net bounding box = 1917055 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 588464 um.
#Total wire length on LAYER Metal3 = 531383 um.
#Total wire length on LAYER Metal4 = 555793 um.
#Total wire length on LAYER Metal5 = 397581 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 288005
#Up-Via Summary (total 288005):
#           
#-----------------------
# Metal1         140549
# Metal2          98370
# Metal3          37568
# Metal4          11518
#-----------------------
#                288005 
#
#Total number of involved priority nets 2
#Maximum src to sink distance for priority net 1032.4
#Average of max src_to_sink distance for priority net 597.8
#Average of ave src_to_sink distance for priority net 307.6
#Max overcon = 2 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:03
#Increased memory = 18.11 (MB)
#Total memory = 2331.38 (MB)
#Peak memory = 3706.05 (MB)
#
#Finished global routing on Tue Sep  9 23:23:59 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2327.37 (MB), peak = 3706.05 (MB)
#Start Track Assignment.
#Done with 6 horizontal wires in 8 hboxes and 6 vertical wires in 8 hboxes.
#Done with 1 horizontal wires in 8 hboxes and 0 vertical wires in 8 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 357
#Total wire length = 2073284 um.
#Total half perimeter of net bounding box = 1917055 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 588503 um.
#Total wire length on LAYER Metal3 = 531392 um.
#Total wire length on LAYER Metal4 = 555807 um.
#Total wire length on LAYER Metal5 = 397581 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 288005
#Up-Via Summary (total 288005):
#           
#-----------------------
# Metal1         140549
# Metal2          98370
# Metal3          37568
# Metal4          11518
#-----------------------
#                288005 
#
#cpu time = 00:00:06, elapsed time = 00:00:04, memory = 2326.07 (MB), peak = 3706.05 (MB)
#
#number of short segments in preferred routing layers
#	Metal3    Total 
#	1         1         
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:19
#Elapsed time = 00:00:12
#Increased memory = 225.73 (MB)
#Total memory = 2327.07 (MB)
#Peak memory = 3706.05 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.3% of the total area was rechecked for DRC, and 0.7% required routing.
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	Metal1        0        0        0        0
#	Metal2        1        1        1        3
#	Totals        1        1        1        3
#14 out of 52147 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	Metal1        0        0        0        0
#	Metal2        1        1        1        3
#	Totals        1        1        1        3
#cpu time = 00:00:05, elapsed time = 00:00:01, memory = 2373.69 (MB), peak = 3706.05 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 108
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2373.21 (MB), peak = 3706.05 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 357
#Total wire length = 2073264 um.
#Total half perimeter of net bounding box = 1917055 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 588477 um.
#Total wire length on LAYER Metal3 = 531395 um.
#Total wire length on LAYER Metal4 = 555810 um.
#Total wire length on LAYER Metal5 = 397581 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 288032
#Up-Via Summary (total 288032):
#           
#-----------------------
# Metal1         140558
# Metal2          98385
# Metal3          37570
# Metal4          11519
#-----------------------
#                288032 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:19
#Elapsed time = 00:00:11
#Increased memory = 17.65 (MB)
#Total memory = 2344.72 (MB)
#Peak memory = 3706.05 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:15, elapsed time = 00:00:10, memory = 2366.90 (MB), peak = 3706.05 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 357
#Total wire length = 2073267 um.
#Total half perimeter of net bounding box = 1917055 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 588477 um.
#Total wire length on LAYER Metal3 = 531379 um.
#Total wire length on LAYER Metal4 = 555812 um.
#Total wire length on LAYER Metal5 = 397599 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 288048
#Up-Via Summary (total 288048):
#           
#-----------------------
# Metal1         140558
# Metal2          98385
# Metal3          37576
# Metal4          11529
#-----------------------
#                288048 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 9
#Total number of net violated process antenna rule = 9 ant fix stage
#
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#
# start diode insertion for process antenna violation fix ...
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2341.40 (MB), peak = 3706.05 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 357
#Total wire length = 2073267 um.
#Total half perimeter of net bounding box = 1917055 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 588477 um.
#Total wire length on LAYER Metal3 = 531379 um.
#Total wire length on LAYER Metal4 = 555812 um.
#Total wire length on LAYER Metal5 = 397599 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 288048
#Up-Via Summary (total 288048):
#           
#-----------------------
# Metal1         140558
# Metal2          98385
# Metal3          37576
# Metal4          11529
#-----------------------
#                288048 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 16
#Total number of net violated process antenna rule = 9 
#
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#
#Total number of nets with non-default rule or having extra spacing = 357
#Total wire length = 2073267 um.
#Total half perimeter of net bounding box = 1917055 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 588477 um.
#Total wire length on LAYER Metal3 = 531379 um.
#Total wire length on LAYER Metal4 = 555812 um.
#Total wire length on LAYER Metal5 = 397599 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 288048
#Up-Via Summary (total 288048):
#           
#-----------------------
# Metal1         140558
# Metal2          98385
# Metal3          37576
# Metal4          11529
#-----------------------
#                288048 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 16
#Total number of net violated process antenna rule = 9 
#
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Sep  9 23:24:37 2025
#
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#
#Start Post Route Wire Spread.
#Done with 3371 horizontal wires in 16 hboxes and 2150 vertical wires in 16 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 357
#Total wire length = 2075072 um.
#Total half perimeter of net bounding box = 1917055 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 588703 um.
#Total wire length on LAYER Metal3 = 532092 um.
#Total wire length on LAYER Metal4 = 556436 um.
#Total wire length on LAYER Metal5 = 397841 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 288048
#Up-Via Summary (total 288048):
#           
#-----------------------
# Metal1         140558
# Metal2          98385
# Metal3          37576
# Metal4          11529
#-----------------------
#                288048 
#
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#   number of violations = 0
#cpu time = 00:00:14, elapsed time = 00:00:04, memory = 2361.89 (MB), peak = 3706.05 (MB)
#CELL_VIEW croc_chip,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 16
#Total number of net violated process antenna rule = 9 
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 357
#Total wire length = 2075072 um.
#Total half perimeter of net bounding box = 1917055 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 588703 um.
#Total wire length on LAYER Metal3 = 532092 um.
#Total wire length on LAYER Metal4 = 556436 um.
#Total wire length on LAYER Metal5 = 397841 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 288048
#Up-Via Summary (total 288048):
#           
#-----------------------
# Metal1         140558
# Metal2          98385
# Metal3          37576
# Metal4          11529
#-----------------------
#                288048 
#
#detailRoute Statistics:
#Cpu time = 00:01:04
#Elapsed time = 00:00:36
#Increased memory = 13.07 (MB)
#Total memory = 2340.14 (MB)
#Peak memory = 3706.05 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:01:30
#Elapsed time = 00:00:52
#Increased memory = -301.30 (MB)
#Total memory = 1852.94 (MB)
#Peak memory = 3706.05 (MB)
#Number of warnings = 98
#Total number of warnings = 185
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Sep  9 23:24:42 2025
#
**optDesign ... cpu = 0:03:40, real = 0:01:59, mem = 1834.6M, totSessionCpu=0:47:51 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
Extraction called for design 'croc_chip' of instances=52147 and nets=50821 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design croc_chip.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.4
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 2
      Min Width        : 1.64
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 3
      Min Width        : 2
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2660.1M)
Extracted 10.0003% (CPU Time= 0:00:02.4  MEM= 2700.1M)
Extracted 20.0003% (CPU Time= 0:00:03.0  MEM= 2700.1M)
Extracted 30.0003% (CPU Time= 0:00:04.9  MEM= 2704.1M)
Extracted 40.0003% (CPU Time= 0:00:05.3  MEM= 2704.1M)
Extracted 50.0003% (CPU Time= 0:00:06.1  MEM= 2704.1M)
Extracted 60.0003% (CPU Time= 0:00:08.4  MEM= 2704.1M)
Extracted 70.0002% (CPU Time= 0:00:08.8  MEM= 2704.1M)
Extracted 80.0002% (CPU Time= 0:00:09.3  MEM= 2704.1M)
Extracted 90.0002% (CPU Time= 0:00:10.2  MEM= 2704.1M)
Extracted 100% (CPU Time= 0:00:12.6  MEM= 2704.1M)
Number of Extracted Resistors     : 864096
Number of Extracted Ground Cap.   : 883102
Number of Extracted Coupling Cap. : 1819220
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2688.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.8  Real Time: 0:00:15.0  MEM: 2684.836M)
**optDesign ... cpu = 0:03:56, real = 0:02:14, mem = 1830.9M, totSessionCpu=0:48:07 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: croc_chip
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=2714.05)
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 49496
AAE_INFO-618: Total number of nets in the design is 50821,  97.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=3039.49 CPU=0:00:19.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3039.49 CPU=0:00:21.9 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3039.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3039.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=2755.62)
Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 2. 
Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 49496. 
Total number of fetched objects 49496
AAE_INFO-618: Total number of nets in the design is 50821,  4.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=3060.87 CPU=0:00:02.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3060.87 CPU=0:00:03.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:37.0 real=0:00:09.0 totSessionCpu=0:48:44 mem=3058.9M)

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.722  |  0.010  |  1.580  | -2.722  |   N/A   |  6.809  |  0.157  |  1.120  |
|           TNS (ns):| -49.216 |  0.000  |  0.000  | -49.216 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   35    |    0    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.096   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.274%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:04:35, real = 0:02:23, mem = 2131.4M, totSessionCpu=0:48:46 **
Executing marking Critical Nets1
Footprint sg13g2_xor2_1 has at least 2 pins...
Footprint sg13g2_xnor2_1 has at least 3 pins...
Footprint sg13g2_slgcp_1 has at least 4 pins...
Footprint sg13g2_sdfbbp_1 has at least 5 pins...
*** Number of Vt Cells Partition = 1
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:04:35, real = 0:02:24, mem = 2131.4M, totSessionCpu=0:48:46 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=2785.39M, totSessionCpu=0:48:47).
**optDesign ... cpu = 0:04:36, real = 0:02:24, mem = 2131.6M, totSessionCpu=0:48:47 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:04:40, real = 0:02:25, mem = 2133.2M, totSessionCpu=0:48:52 **

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.722  |  0.010  |  1.580  | -2.722  |   N/A   |  6.809  |  0.157  |  1.120  |
|           TNS (ns):| -49.216 |  0.000  |  0.000  | -49.216 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   35    |    0    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.096   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.274%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:04:44, real = 0:02:28, mem = 2134.7M, totSessionCpu=0:48:55 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> saveDesign SAVED/06_route_opt_setup.invs
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
% Begin save design ... (date=09/09 23:25:11, mem=2117.0M)
% Begin Save ccopt configuration ... (date=09/09 23:25:12, mem=2117.0M)
% End Save ccopt configuration ... (date=09/09 23:25:12, total cpu=0:00:00.2, real=0:00:00.0, peak res=2117.0M, current mem=2117.0M)
% Begin Save netlist data ... (date=09/09 23:25:12, mem=2117.0M)
Writing Binary DB to SAVED/06_route_opt_setup.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
% End Save netlist data ... (date=09/09 23:25:12, total cpu=0:00:00.2, real=0:00:00.0, peak res=2118.7M, current mem=2118.7M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file SAVED/06_route_opt_setup.invs.dat.tmp/croc_chip.route.congmap.gz ...
% Begin Save AAE data ... (date=09/09 23:25:12, mem=2119.0M)
Saving AAE Data ...
% End Save AAE data ... (date=09/09 23:25:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=2119.0M, current mem=2119.0M)
Saving /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/scheduling_file.cts in SAVED/06_route_opt_setup.invs.dat/scheduling_file.cts
Saving preference file SAVED/06_route_opt_setup.invs.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 1028 markers are saved ...
... 0 geometry drc markers are saved ...
... 16 antenna drc markers are saved ...
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file SAVED/06_route_opt_setup.invs.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Sep  9 23:25:13 2025)
** Saving stdCellPlacement_binary (version# 2) ...
Saving property file SAVED/06_route_opt_setup.invs.dat.tmp/croc_chip.prop
Save Adaptive View Pruning View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=2870.1M) ***
*** Completed savePGFile (cpu=0:00:00.3 real=0:00:00.0 mem=2870.1M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.8 real=0:00:00.0 mem=2846.1M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file SAVED/06_route_opt_setup.invs.dat.tmp/croc_chip.apa ...
#
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=09/09 23:25:15, mem=2120.4M)
% End Save power constraints data ... (date=09/09 23:25:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=2120.4M, current mem=2120.4M)
default_rc_corner
Generated self-contained design 06_route_opt_setup.invs.dat.tmp
% End save design ... (date=09/09 23:25:21, total cpu=0:00:08.3, real=0:00:10.0, peak res=2121.4M, current mem=2121.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> timeDesign -postRoute -pathReports -slackReports -numPaths 1000 -prefix croc_postRoute -outDir ./rpt/06_route_opt/06_route_opt_setup
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'croc_chip' of instances=52147 and nets=50821 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design croc_chip.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.4
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 2
      Min Width        : 1.64
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 3
      Min Width        : 2
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2772.1M)
Extracted 10.0003% (CPU Time= 0:00:02.8  MEM= 2812.1M)
Extracted 20.0003% (CPU Time= 0:00:03.5  MEM= 2812.1M)
Extracted 30.0003% (CPU Time= 0:00:05.5  MEM= 2816.1M)
Extracted 40.0003% (CPU Time= 0:00:05.9  MEM= 2816.1M)
Extracted 50.0003% (CPU Time= 0:00:06.6  MEM= 2816.1M)
Extracted 60.0003% (CPU Time= 0:00:08.6  MEM= 2816.1M)
Extracted 70.0002% (CPU Time= 0:00:09.0  MEM= 2816.1M)
Extracted 80.0002% (CPU Time= 0:00:09.5  MEM= 2816.1M)
Extracted 90.0002% (CPU Time= 0:00:10.4  MEM= 2816.1M)
Extracted 100% (CPU Time= 0:00:12.8  MEM= 2816.1M)
Number of Extracted Resistors     : 864096
Number of Extracted Ground Cap.   : 883102
Number of Extracted Coupling Cap. : 1819220
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2800.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:16.9  Real Time: 0:00:16.0  MEM: 2804.066M)
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: croc_chip
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=2742.91)
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (EMS-27):	Message (IMPESI-3194) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (EMS-27):	Message (IMPESI-3199) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio11_io' has no receivers. SI analysis is not performed.
**WARN: (EMS-27):	Message (IMPESI-3095) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 49496
AAE_INFO-618: Total number of nets in the design is 50821,  97.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=3061.8 CPU=0:00:20.7 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=3061.8 CPU=0:00:22.9 REAL=0:00:05.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3061.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3061.8M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=2751.93)
Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 2. 
Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 49496. 
Total number of fetched objects 49496
AAE_INFO-618: Total number of nets in the design is 50821,  4.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=3057.18 CPU=0:00:02.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3057.18 CPU=0:00:02.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:35.3 real=0:00:07.0 totSessionCpu=0:49:57 mem=3055.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.722  |  0.010  |  1.580  | -2.722  |   N/A   |  6.809  |  0.157  |  1.120  |
|           TNS (ns):| -49.216 |  0.000  |  0.000  | -49.216 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   35    |    0    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.096   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.274%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir ./rpt/06_route_opt/06_route_opt_setup
Total CPU time: 60.75 sec
Total Real time: 27.0 sec
Total Memory Usage: 2782.378906 Mbytes
Reset AAE Options
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 1000 -prefix croc_postRoute -outDir ./rpt/06_route_opt/06_route_opt_hold
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'croc_chip' of instances=52147 and nets=50821 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design croc_chip.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.4
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 2
      Min Width        : 1.64
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 3
      Min Width        : 2
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2782.4M)
Extracted 10.0003% (CPU Time= 0:00:02.6  MEM= 2838.4M)
Extracted 20.0003% (CPU Time= 0:00:03.3  MEM= 2838.4M)
Extracted 30.0003% (CPU Time= 0:00:05.3  MEM= 2842.4M)
Extracted 40.0003% (CPU Time= 0:00:05.7  MEM= 2842.4M)
Extracted 50.0003% (CPU Time= 0:00:06.4  MEM= 2842.4M)
Extracted 60.0003% (CPU Time= 0:00:08.6  MEM= 2842.4M)
Extracted 70.0002% (CPU Time= 0:00:09.0  MEM= 2842.4M)
Extracted 80.0002% (CPU Time= 0:00:09.5  MEM= 2842.4M)
Extracted 90.0002% (CPU Time= 0:00:10.5  MEM= 2842.4M)
Extracted 100% (CPU Time= 0:00:13.1  MEM= 2842.4M)
Number of Extracted Resistors     : 864096
Number of Extracted Ground Cap.   : 883102
Number of Extracted Coupling Cap. : 1819220
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2811.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:16.4  Real Time: 0:00:16.0  MEM: 2811.855M)
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: croc_chip
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=2708.63)
*** Calculating scaling factor for sky130_bc libraries using the default operating condition of each library.
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio11_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
Total number of fetched objects 49496
AAE_INFO-618: Total number of nets in the design is 50821,  97.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=3037.07 CPU=0:00:17.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3037.07 CPU=0:00:19.6 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3037.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3037.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=2745.2)
Glitch Analysis: View func_view_bc -- Total Number of Nets Skipped = 8. 
Glitch Analysis: View func_view_bc -- Total Number of Nets Analyzed = 49496. 
Total number of fetched objects 49496
AAE_INFO-618: Total number of nets in the design is 50821,  0.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=3057.5 CPU=0:00:00.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3057.5 CPU=0:00:00.9 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:29.6 real=0:00:07.0 totSessionCpu=0:50:52 mem=3055.5M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_view_bc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.038  |  0.010  |  0.136  |  2.603  |   N/A   |  0.000  |  2.196  | -0.038  |
|           TNS (ns):| -0.063  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  | -0.063  |
|    Violating Paths:|    3    |    0    |    0    |    0    |   N/A   |    0    |    0    |    3    |
|          All Paths:|  10405  |  10058  |   43    |   35    |   N/A   |    0    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

Density: 61.274%
------------------------------------------------------------
Reported timing to dir ./rpt/06_route_opt/06_route_opt_hold
Total CPU time: 51.35 sec
Total Real time: 25.0 sec
Total Memory Usage: 2634.585938 Mbytes
Reset AAE Options
<CMD> saveDesign SAVED/06_route_opt.invs
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
% Begin save design ... (date=09/09 23:26:13, mem=1962.8M)
% Begin Save ccopt configuration ... (date=09/09 23:26:13, mem=1962.8M)
% End Save ccopt configuration ... (date=09/09 23:26:13, total cpu=0:00:00.3, real=0:00:00.0, peak res=1962.8M, current mem=1957.9M)
% Begin Save netlist data ... (date=09/09 23:26:13, mem=1957.9M)
Writing Binary DB to SAVED/06_route_opt.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
% End Save netlist data ... (date=09/09 23:26:14, total cpu=0:00:00.3, real=0:00:01.0, peak res=1960.3M, current mem=1960.3M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file SAVED/06_route_opt.invs.dat.tmp/croc_chip.route.congmap.gz ...
% Begin Save AAE data ... (date=09/09 23:26:14, mem=1961.0M)
Saving AAE Data ...
% End Save AAE data ... (date=09/09 23:26:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=1961.0M, current mem=1961.0M)
Saving /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/scheduling_file.cts in SAVED/06_route_opt.invs.dat/scheduling_file.cts
Saving preference file SAVED/06_route_opt.invs.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 1028 markers are saved ...
... 0 geometry drc markers are saved ...
... 16 antenna drc markers are saved ...
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file SAVED/06_route_opt.invs.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Sep  9 23:26:14 2025)
Saving property file SAVED/06_route_opt.invs.dat.tmp/croc_chip.prop
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=2745.1M) ***
*** Completed savePGFile (cpu=0:00:00.4 real=0:00:00.0 mem=2745.1M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.9 real=0:00:01.0 mem=2721.1M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file SAVED/06_route_opt.invs.dat.tmp/croc_chip.apa ...
#
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=09/09 23:26:16, mem=1962.8M)
% End Save power constraints data ... (date=09/09 23:26:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1962.8M, current mem=1962.8M)
default_rc_corner
Generated self-contained design 06_route_opt.invs.dat.tmp
% End save design ... (date=09/09 23:26:22, total cpu=0:00:08.5, real=0:00:09.0, peak res=1999.1M, current mem=1963.3M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> checkFPlan -reportUtil > rpt/06_route_opt/check_util.rpt
Checking routing tracks.....
Checking other grids.....
Checking FINFET Grid is on Manufacture Grid.....
Checking core/die box is on Grid.....
**WARN: (IMPFP-7238):	CORE's corner: (348.0000000000 , 348.0000000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
**WARN: (IMPFP-7238):	CORE's corner: (1492.3200000000 , 1492.0200000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
Checking snap rule ......
Checking Row is on grid......
Checking AreaIO row.....
Checking row out of die ...
Checking routing blockage.....
Checking components.....
**WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut and snapping rules are not checked since it's width is not multiple of default tech site's width.
**WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut and snapping rules are not checked since it's height is not multiple of default tech site's height.
**WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut and snapping rules are not checked since it's width is not multiple of default tech site's width.
**WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut and snapping rules are not checked since it's height is not multiple of default tech site's height.
Checking IO Pads out of die...
Checking constraints (guide/region/fence).....
Checking groups.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 

Reporting Utilizations.....

Core utilization  = 68.162439
Effective Utilizations
**Info: (IMPSP-307): Design contains fractional 1 cell.
Average module density = 0.613.
Density for the design = 0.613.
       = stdcell_area 359225 sites (651778 um^2) / alloc_area 586262 sites (1063714 um^2).
Pin Density = 0.2095.
            = total # of pins 150861 / total area 719968.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPFP-7238           2  CORE's corner: %s is NOT on %s,  Please ...
WARNING   IMPFP-10013          4  Halo should be created around block %s a...
*** Message Summary: 6 warning(s), 0 error(s)

<CMD> checkPlace > rpt/06_route_opt/checkPlace.rpt
**Info: (IMPSP-307): Design contains fractional 1 cell.
Begin checking placement ... (start mem=2659.1M, init mem=2659.1M)
Pre-route DRC Violation:	194
*info: Placed = 52083          (Fixed = 8322)
*info: Unplaced = 0           
Placement Density:61.27%(651778/1063714)
Placement Density (including fixed std cells):61.89%(669040/1080976)
Finished checkPlace (total: cpu=0:00:01.8, real=0:00:01.0; vio checks: cpu=0:00:01.3, real=0:00:00.0; mem=2659.1M)
<CMD> verify_drc -limit 0 > rpt/06_route_opt/verify_drc.rpt
**WARN: (IMPVFG-1209):	The value of -limit setting is too large or not positive; changed into maximum integer 2147483647 automatically.
#-limit 2147483646                       # int, default=2147483646, user setting
 *** Starting Verify DRC (MEM: 2659.1) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
 VERIFY DRC ...... Thread : 1 finished.
 VERIFY DRC ...... Thread : 3 finished.
 VERIFY DRC ...... Thread : 4 finished.
 VERIFY DRC ...... Thread : 5 finished.

  Verification Complete : 4046 Viols.

 Violation Summary By Layer and Type:

	         MetSpc   Totals
	Metal1     4046     4046
	Totals     4046     4046

 *** End Verify DRC (CPU: 0:00:15.3  ELAPSED TIME: 2.00  MEM: 133.0M) ***

<CMD> setFillerMode -core {sg13g2_fill_1 sg13g2_fill_2 sg13g2_fill_4 sg13g2_fill_8} -corePrefix FILLER
<CMD> addFiller -doDrc false
**Info: (IMPSP-307): Design contains fractional 1 cell.
*INFO: Adding fillers to top-module.
*INFO:   Added 17608 filler insts (cell sg13g2_fill_8 / prefix FILLER).
*INFO:   Added 11670 filler insts (cell sg13g2_fill_4 / prefix FILLER).
*INFO:   Added 12930 filler insts (cell sg13g2_fill_2 / prefix FILLER).
*INFO:   Added 13633 filler insts (cell sg13g2_fill_1 / prefix FILLER).
*INFO: Total 55841 filler insts added - prefix FILLER (CPU: 0:00:02.9).
For 55841 new insts, *** Applied 6 GNC rules (cpu = 0:00:00.1)
<CMD> checkFiller
**Info: (IMPSP-307): Design contains fractional 1 cell.
*INFO: Total number of gaps found: 0
<CMD> saveDesign SAVED/06_route_opt_filler.invs
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
% Begin save design ... (date=09/09 23:26:29, mem=2011.1M)
% Begin Save ccopt configuration ... (date=09/09 23:26:30, mem=2011.1M)
% End Save ccopt configuration ... (date=09/09 23:26:30, total cpu=0:00:00.2, real=0:00:00.0, peak res=2011.1M, current mem=2011.1M)
% Begin Save netlist data ... (date=09/09 23:26:30, mem=2011.1M)
Writing Binary DB to SAVED/06_route_opt_filler.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
% End Save netlist data ... (date=09/09 23:26:30, total cpu=0:00:00.2, real=0:00:00.0, peak res=2011.1M, current mem=2010.2M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file SAVED/06_route_opt_filler.invs.dat.tmp/croc_chip.route.congmap.gz ...
% Begin Save AAE data ... (date=09/09 23:26:30, mem=2011.0M)
Saving AAE Data ...
% End Save AAE data ... (date=09/09 23:26:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=2011.0M, current mem=2011.0M)
Saving /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/scheduling_file.cts in SAVED/06_route_opt_filler.invs.dat/scheduling_file.cts
Saving preference file SAVED/06_route_opt_filler.invs.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 5270 markers are saved ...
... 4046 geometry drc markers are saved ...
... 16 antenna drc markers are saved ...
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file SAVED/06_route_opt_filler.invs.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Sep  9 23:26:31 2025)
Saving property file SAVED/06_route_opt_filler.invs.dat.tmp/croc_chip.prop
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.3 real=0:00:00.0 mem=2889.6M) ***
*** Completed savePGFile (cpu=0:00:00.4 real=0:00:00.0 mem=2889.6M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:01.1 real=0:00:00.0 mem=2865.6M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file SAVED/06_route_opt_filler.invs.dat.tmp/croc_chip.apa ...
#
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=09/09 23:26:33, mem=2012.9M)
% End Save power constraints data ... (date=09/09 23:26:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=2012.9M, current mem=2012.9M)
default_rc_corner
Generated self-contained design 06_route_opt_filler.invs.dat.tmp
% End save design ... (date=09/09 23:26:39, total cpu=0:00:08.4, real=0:00:10.0, peak res=2014.1M, current mem=2014.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> defOut -unit 1000 -usedVia -routing output/06_route_opt/croc_chip.def.gz
Writing DEF file 'output/06_route_opt/croc_chip.def.gz', current time is Tue Sep  9 23:26:39 2025 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
** NOTE: Created directory path 'output/06_route_opt' for file 'output/06_route_opt/croc_chip.def.gz'.
DEF file 'output/06_route_opt/croc_chip.def.gz' is written, current time is Tue Sep  9 23:26:41 2025 ...
<CMD> saveNetlist output/06_route_opt/croc_chip.v
Writing Netlist "output/06_route_opt/croc_chip.v" ...
<CMD> write_lef_abstract -extractBlockObs -cutObsMinSpacing -specifyTopLayer TopMetal2 -5.8 -extractBlockPGPinLayers {TopMetal1 TopMetal2} output/06_route_opt/croc_chip.lef
invalid command name "76,1"
<CMD> win
<CMD> zoomBox 392.28500 334.98200 1460.64300 1391.53500
<CMD> zoomBox 848.68000 684.22500 1059.01400 892.23500
<CMD> zoomBox 949.61200 739.44800 998.33200 787.63000
<CMD> zoomBox 958.67500 744.75200 993.87500 779.56300
<CMD> zoomBox 967.74700 750.15900 989.36500 771.53800
<CMD> zoomBox 972.93900 753.89100 986.21600 767.02100
<CMD> zoomBox 974.17900 754.78600 985.46400 765.94600
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference violation -isVisible 0
<CMD> zoomBox 968.17300 749.53500 989.79200 770.91500
<CMD> zoomBox 965.98100 747.61700 991.41500 772.77000
<CMD> zoomBox 947.65900 731.58400 1004.98000 788.27200
<CMD> zoomBox 906.36500 695.45100 1035.55300 823.21200
<CMD> zoomBox 838.39100 635.97500 1085.87800 880.72700
<CMD> fit
<CMD> zoomBox 185.03800 178.89500 1663.73300 1641.25100
<CMD> zoomBox 392.85200 374.61800 1461.20900 1431.17000
<CMD> zoomBox 679.61500 662.47400 1153.65100 1131.27200
<CMD> zoomBox 713.92400 696.91400 1116.85400 1095.39200
<CMD> zoomBox 806.85200 790.19700 1017.18500 998.20600
<CMD> zoomBox 880.40100 864.31000 937.71600 920.99200
<CMD> zoomBox 888.04500 872.01400 929.45600 912.96700
<CMD> zoomBox 895.69500 879.75200 921.12800 904.90400
<CMD> timeDesign -postRoute -slackReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'croc_chip' of instances=107988 and nets=50821 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design croc_chip.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.4
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 2
      Min Width        : 1.64
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 3
      Min Width        : 2
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2805.6M)
Extracted 10.0003% (CPU Time= 0:00:02.2  MEM= 2845.6M)
Extracted 20.0003% (CPU Time= 0:00:02.8  MEM= 2845.6M)
Extracted 30.0003% (CPU Time= 0:00:04.6  MEM= 2849.6M)
Extracted 40.0003% (CPU Time= 0:00:04.9  MEM= 2849.6M)
Extracted 50.0003% (CPU Time= 0:00:05.5  MEM= 2849.6M)
Extracted 60.0003% (CPU Time= 0:00:07.4  MEM= 2849.6M)
Extracted 70.0002% (CPU Time= 0:00:07.8  MEM= 2849.6M)
Extracted 80.0002% (CPU Time= 0:00:08.3  MEM= 2849.6M)
Extracted 90.0002% (CPU Time= 0:00:09.1  MEM= 2849.6M)
Extracted 100% (CPU Time= 0:00:11.2  MEM= 2849.6M)
Number of Extracted Resistors     : 864096
Number of Extracted Ground Cap.   : 883102
Number of Extracted Coupling Cap. : 1819220
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2833.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.4  Real Time: 0:00:13.0  MEM: 2833.633M)
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: croc_chip
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=2892.07)
*** Calculating scaling factor for sky130_wc libraries using the default operating condition of each library.
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio11_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
Total number of fetched objects 49496
AAE_INFO-618: Total number of nets in the design is 50821,  97.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=3220.5 CPU=0:00:17.6 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=3220.5 CPU=0:00:19.5 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3220.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3220.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=2935.64)
Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 2. 
Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 49496. 
Total number of fetched objects 49496
AAE_INFO-618: Total number of nets in the design is 50821,  4.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=3240.89 CPU=0:00:02.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3240.89 CPU=0:00:02.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:31.2 real=0:00:07.0 totSessionCpu=0:53:00 mem=3238.9M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.722  |  0.010  |  1.580  | -2.722  |   N/A   |  6.809  |  0.157  |  1.120  |
|           TNS (ns):| -49.216 |  0.000  |  0.000  | -49.216 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   35    |    0    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.096   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.274%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 48.35 sec
Total Real time: 23.0 sec
Total Memory Usage: 2968.839844 Mbytes
Reset AAE Options
<CMD> timeDesign -hold -postRoute -slackReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'croc_chip' of instances=107988 and nets=50821 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design croc_chip.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.4
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 2
      Min Width        : 1.64
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 3
      Min Width        : 2
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_777532_ictc-eda-be-9-ldap-1_vantruong_ktdR68/croc_chip_777532_QvwJrR.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2968.8M)
Extracted 10.0003% (CPU Time= 0:00:02.7  MEM= 3024.8M)
Extracted 20.0003% (CPU Time= 0:00:03.3  MEM= 3024.8M)
Extracted 30.0003% (CPU Time= 0:00:05.2  MEM= 3028.8M)
Extracted 40.0003% (CPU Time= 0:00:05.6  MEM= 3028.8M)
Extracted 50.0003% (CPU Time= 0:00:06.4  MEM= 3028.8M)
Extracted 60.0003% (CPU Time= 0:00:08.5  MEM= 3028.8M)
Extracted 70.0002% (CPU Time= 0:00:09.0  MEM= 3028.8M)
Extracted 80.0002% (CPU Time= 0:00:09.4  MEM= 3028.8M)
Extracted 90.0002% (CPU Time= 0:00:10.3  MEM= 3028.8M)
Extracted 100% (CPU Time= 0:00:12.5  MEM= 3028.8M)
Number of Extracted Resistors     : 864096
Number of Extracted Ground Cap.   : 883102
Number of Extracted Coupling Cap. : 1819220
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2998.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:16.1  Real Time: 0:00:15.0  MEM: 2998.316M)
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: croc_chip
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=2891.09)
*** Calculating scaling factor for sky130_bc libraries using the default operating condition of each library.
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio12_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio11_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio13_io' has no receivers. SI analysis is not performed.
Total number of fetched objects 49496
AAE_INFO-618: Total number of nets in the design is 50821,  97.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=3219.53 CPU=0:00:17.4 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=3219.53 CPU=0:00:19.4 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3219.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3219.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=2933.66)
Glitch Analysis: View func_view_bc -- Total Number of Nets Skipped = 8. 
Glitch Analysis: View func_view_bc -- Total Number of Nets Analyzed = 49496. 
Total number of fetched objects 49496
AAE_INFO-618: Total number of nets in the design is 50821,  0.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=3245.96 CPU=0:00:00.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3245.96 CPU=0:00:00.8 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:29.3 real=0:00:07.0 totSessionCpu=0:53:50 mem=3244.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_view_bc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.038  |  0.010  |  0.136  |  2.603  |   N/A   |  0.000  |  2.196  | -0.038  |
|           TNS (ns):| -0.063  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  | -0.063  |
|    Violating Paths:|    3    |    0    |    0    |    0    |   N/A   |    0    |    0    |    3    |
|          All Paths:|  10405  |  10058  |   43    |   35    |   N/A   |    0    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

Density: 61.274%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 47.66 sec
Total Real time: 23.0 sec
Total Memory Usage: 2820.804688 Mbytes
Reset AAE Options
<CMD> setMultiCpuUsage -localCpu 2
<CMD> verify_drc -limit 0
**WARN: (IMPVFG-1209):	The value of -limit setting is too large or not positive; changed into maximum integer 2147483647 automatically.
#-limit 2147483646                       # int, default=2147483646, user setting
 *** Starting Verify DRC (MEM: 2820.8) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
 VERIFY DRC ...... Thread : 1 finished.

  Verification Complete : 4046 Viols.

 Violation Summary By Layer and Type:

	         MetSpc   Totals
	Metal1     4046     4046
	Totals     4046     4046

 *** End Verify DRC (CPU: 0:00:15.6  ELAPSED TIME: 8.00  MEM: 8.0M) ***

<CMD> verify_connectivity -type regular
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Sep  9 23:35:46 2025

Design Name: croc_chip
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1840.3200, 1840.0200)
Error Limit = 1000; Warning Limit = 50
Check specified nets
Use 2 pthreads

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Sep  9 23:35:47 2025
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:02.6  MEM: 0.000M)

<CMD> checkPlace
**Info: (IMPSP-307): Design contains fractional 1 cell.
Begin checking placement ... (start mem=2796.8M, init mem=2796.8M)
Pre-route DRC Violation:	194
*info: Placed = 107924         (Fixed = 8322)
*info: Unplaced = 0           
Placement Density:100.00%(1063714/1063714)
Placement Density (including fixed std cells):100.00%(1080976/1080976)
Finished checkPlace (total: cpu=0:00:02.6, real=0:00:02.0; vio checks: cpu=0:00:02.3, real=0:00:02.0; mem=2796.8M)
invalid command name "defineplace"
<CMD> win
<CMD> fit
<CMD> setLayerPreference violation -isVisible 1
<CMD> setLayerPreference violation -isVisible 0
<CMD> setLayerPreference violation -isVisible 1
<CMD> setLayerPreference violation -isVisible 0
<CMD> saveDesign 06done
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
% Begin save design ... (date=09/09 23:38:40, mem=2053.3M)
% Begin Save ccopt configuration ... (date=09/09 23:38:40, mem=2053.3M)
% End Save ccopt configuration ... (date=09/09 23:38:40, total cpu=0:00:00.3, real=0:00:00.0, peak res=2053.3M, current mem=2053.3M)
% Begin Save netlist data ... (date=09/09 23:38:40, mem=2053.3M)
Writing Binary DB to 06done.dat/vbin/croc_chip.v.bin in multi-threaded mode...
% End Save netlist data ... (date=09/09 23:38:40, total cpu=0:00:00.2, real=0:00:00.0, peak res=2053.3M, current mem=2051.9M)
Saving symbol-table file ...
Saving congestion map file 06done.dat/croc_chip.route.congmap.gz ...
% Begin Save AAE data ... (date=09/09 23:38:41, mem=2052.4M)
Saving AAE Data ...
% End Save AAE data ... (date=09/09 23:38:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=2052.4M, current mem=2052.4M)
Saving /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/scheduling_file.cts in 06done.dat/scheduling_file.cts
Saving preference file 06done.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=09/09 23:38:41, mem=2053.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=09/09 23:38:42, total cpu=0:00:00.2, real=0:00:01.0, peak res=2053.2M, current mem=2053.2M)
Saving PG file 06done.dat/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Sep  9 23:38:42 2025)
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=2805.7M) ***
Saving Drc markers ...
... 4270 markers are saved ...
... 4046 geometry drc markers are saved ...
... 16 antenna drc markers are saved ...
% Begin Save placement data ... (date=09/09 23:38:42, mem=2053.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=09/09 23:38:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=2053.4M, current mem=2053.4M)
% Begin Save routing data ... (date=09/09 23:38:42, mem=2053.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.6 real=0:00:01.0 mem=2805.7M) ***
% End Save routing data ... (date=09/09 23:38:43, total cpu=0:00:00.6, real=0:00:01.0, peak res=2053.6M, current mem=2053.6M)
Saving property file 06done.dat/croc_chip.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2808.7M) ***
#Saving pin access data to file 06done.dat/croc_chip.apa ...
#
% Begin Save power constraints data ... (date=09/09 23:38:44, mem=2053.6M)
% End Save power constraints data ... (date=09/09 23:38:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=2053.6M, current mem=2053.6M)
default_rc_corner
Generated self-contained design 06done.dat
% End save design ... (date=09/09 23:38:50, total cpu=0:00:08.5, real=0:00:10.0, peak res=2054.3M, current mem=2050.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> win
<CMD> setLayerPreference violation -isVisible 1
<CMD> setLayerPreference violation -isVisible 0
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> zoomBox 28.57200 51.03700 1768.21400 1771.45600
<CMD> zoomBox 140.54300 172.61900 1619.23900 1634.97600
<CMD> zoomBox 222.23900 279.64100 1479.13000 1522.64400
<CMD> zoomBox 291.68000 370.60900 1360.03800 1427.16200
<CMD> fit
<CMD> setLayerPreference node_track -isVisible 1
<CMD> setLayerPreference node_overlay -isVisible 1
<CMD> setLayerPreference congestH -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
<CMD> setLayerPreference congestV -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
<CMD> fit
<CMD> setLayerPreference node_overlay -isVisible 0
<CMD> setLayerPreference node_overlay -isVisible 1
<CMD> fit
<CMD> setLayerPreference node_overlay -isVisible 0
<CMD> fit
<CMD> zoomBox -384.15300 339.36600 2258.19900 1395.91900
<CMD> zoomBox 369.64300 604.40200 1542.07100 1073.20100
<CMD> zoomBox 818.33200 762.10200 1137.80900 889.84600
<CMD> zoomBox 898.66100 790.33500 1065.43200 857.01900
<CMD> zoomBox 911.81900 794.96000 1053.57600 851.64200
<CMD> zoomBox 940.59400 805.07300 1027.65100 839.88300
<CMD> zoomBox 962.48100 812.76600 1007.92800 830.93800
<CMD> zoomBox 966.06600 814.02600 1004.69800 829.47300
<CMD> zoomBox 973.90700 816.78100 997.63300 826.26800
<CMD> zoomBox 976.20200 817.42900 996.36900 825.49300
<CMD> zoomBox 979.81000 818.44700 994.38300 824.27400
<CMD> fit
<CMD> zoomBox -1257.05600 46.70900 3045.56900 1767.12800
<CMD> zoomBox -298.90800 422.42400 1947.09100 1320.49400
<CMD> zoomBox 541.46000 751.95400 983.64200 928.76200
<CMD> zoomBox 639.93000 790.56600 870.75200 882.86100
<CMD> zoomBox 699.74900 814.02200 802.16900 854.97500
<CMD> zoomBox 718.16100 821.24300 781.05900 846.39300
<CMD> zoomBox 729.80300 825.81000 768.43200 841.25600
<CMD> fit
<CMD> zoomBox -572.32100 159.32400 2070.03000 1215.87700
<CMD> zoomBox -130.21400 282.00600 1492.52200 930.86200
<CMD> zoomBox 381.67400 424.05100 823.85900 600.86000
<CMD> zoomBox 435.86900 439.35500 755.34900 567.10000
<CMD> zoomBox 457.03500 445.33200 728.59300 553.91500
<CMD> zoomBox 475.02500 450.41200 705.85000 542.70800
<CMD> zoomBox 514.36400 461.52100 656.12100 518.20300
<CMD> zoomBox 523.75500 464.17300 644.24900 512.35300
<CMD> zoomBox 531.73800 466.42700 634.15800 507.38000
<CMD> zoomBox 538.52300 468.34300 625.58000 503.15300
<CMD> zoomBox 549.19300 471.35600 612.09200 496.50600
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> zoomBox 543.03600 469.12400 617.03500 498.71300
<CMD> zoomBox 517.26800 459.77600 637.76700 507.95800
<CMD> fit
<CMD> zoomBox -1610.79600 -92.00100 3451.11600 1932.02100
<CMD> zoomBox -1221.40500 66.20700 3081.22100 1786.62600
<CMD> zoomBox -609.08700 314.98800 2499.56300 1557.99200
<CMD> zoomBox -57.45800 434.90700 1565.28000 1083.76400
<CMD> zoomBox 178.67700 479.01000 1175.24300 877.49000
<CMD> zoomBox 356.08100 536.48200 876.29900 744.49300
<CMD> zoomBox 383.79000 547.35900 825.97600 724.16900
<CMD> zoomBox 407.34100 556.60500 783.20100 706.89400
<CMD> win
<CMD> fit
<CMD> zoomBox -1203.02100 37.79600 3099.60500 1758.21500
<CMD> zoomBox -311.36900 321.61400 2330.98100 1378.16600
<CMD> zoomBox 387.32400 483.77700 1766.65000 1035.30500
<CMD> zoomBox 812.76900 581.88300 1424.78300 826.59900
<CMD> zoomBox 867.72800 593.06300 1387.94100 801.07200
<CMD> zoomBox 914.44400 602.56600 1356.62500 779.37400
