
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000092  00800200  00001a3a  00001ace  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001a3a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000027  00800292  00800292  00001b60  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001b60  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000002d8  00000000  00000000  00001bbc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001e83  00000000  00000000  00001e94  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000fff  00000000  00000000  00003d17  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001753  00000000  00000000  00004d16  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000670  00000000  00000000  0000646c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000071a  00000000  00000000  00006adc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000e5b  00000000  00000000  000071f6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000238  00000000  00000000  00008051  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	e5 c1       	rjmp	.+970    	; 0x3f0 <__vector_9>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	15 c2       	rjmp	.+1066   	; 0x4a0 <__vector_29>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	18 c5       	rjmp	.+2608   	; 0xabe <__vector_35>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	c4 c5       	rjmp	.+2952   	; 0xc26 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	2e 06       	cpc	r2, r30
      e6:	80 06       	cpc	r8, r16
      e8:	80 06       	cpc	r8, r16
      ea:	80 06       	cpc	r8, r16
      ec:	80 06       	cpc	r8, r16
      ee:	80 06       	cpc	r8, r16
      f0:	80 06       	cpc	r8, r16
      f2:	80 06       	cpc	r8, r16
      f4:	2e 06       	cpc	r2, r30
      f6:	80 06       	cpc	r8, r16
      f8:	80 06       	cpc	r8, r16
      fa:	80 06       	cpc	r8, r16
      fc:	80 06       	cpc	r8, r16
      fe:	80 06       	cpc	r8, r16
     100:	80 06       	cpc	r8, r16
     102:	80 06       	cpc	r8, r16
     104:	30 06       	cpc	r3, r16
     106:	80 06       	cpc	r8, r16
     108:	80 06       	cpc	r8, r16
     10a:	80 06       	cpc	r8, r16
     10c:	80 06       	cpc	r8, r16
     10e:	80 06       	cpc	r8, r16
     110:	80 06       	cpc	r8, r16
     112:	80 06       	cpc	r8, r16
     114:	80 06       	cpc	r8, r16
     116:	80 06       	cpc	r8, r16
     118:	80 06       	cpc	r8, r16
     11a:	80 06       	cpc	r8, r16
     11c:	80 06       	cpc	r8, r16
     11e:	80 06       	cpc	r8, r16
     120:	80 06       	cpc	r8, r16
     122:	80 06       	cpc	r8, r16
     124:	30 06       	cpc	r3, r16
     126:	80 06       	cpc	r8, r16
     128:	80 06       	cpc	r8, r16
     12a:	80 06       	cpc	r8, r16
     12c:	80 06       	cpc	r8, r16
     12e:	80 06       	cpc	r8, r16
     130:	80 06       	cpc	r8, r16
     132:	80 06       	cpc	r8, r16
     134:	80 06       	cpc	r8, r16
     136:	80 06       	cpc	r8, r16
     138:	80 06       	cpc	r8, r16
     13a:	80 06       	cpc	r8, r16
     13c:	80 06       	cpc	r8, r16
     13e:	80 06       	cpc	r8, r16
     140:	80 06       	cpc	r8, r16
     142:	80 06       	cpc	r8, r16
     144:	7c 06       	cpc	r7, r28
     146:	80 06       	cpc	r8, r16
     148:	80 06       	cpc	r8, r16
     14a:	80 06       	cpc	r8, r16
     14c:	80 06       	cpc	r8, r16
     14e:	80 06       	cpc	r8, r16
     150:	80 06       	cpc	r8, r16
     152:	80 06       	cpc	r8, r16
     154:	59 06       	cpc	r5, r25
     156:	80 06       	cpc	r8, r16
     158:	80 06       	cpc	r8, r16
     15a:	80 06       	cpc	r8, r16
     15c:	80 06       	cpc	r8, r16
     15e:	80 06       	cpc	r8, r16
     160:	80 06       	cpc	r8, r16
     162:	80 06       	cpc	r8, r16
     164:	80 06       	cpc	r8, r16
     166:	80 06       	cpc	r8, r16
     168:	80 06       	cpc	r8, r16
     16a:	80 06       	cpc	r8, r16
     16c:	80 06       	cpc	r8, r16
     16e:	80 06       	cpc	r8, r16
     170:	80 06       	cpc	r8, r16
     172:	80 06       	cpc	r8, r16
     174:	4d 06       	cpc	r4, r29
     176:	80 06       	cpc	r8, r16
     178:	80 06       	cpc	r8, r16
     17a:	80 06       	cpc	r8, r16
     17c:	80 06       	cpc	r8, r16
     17e:	80 06       	cpc	r8, r16
     180:	80 06       	cpc	r8, r16
     182:	80 06       	cpc	r8, r16
     184:	6b 06       	cpc	r6, r27

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	ea e3       	ldi	r30, 0x3A	; 58
     19e:	fa e1       	ldi	r31, 0x1A	; 26
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a2 39       	cpi	r26, 0x92	; 146
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a2 e9       	ldi	r26, 0x92	; 146
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a9 3b       	cpi	r26, 0xB9	; 185
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	0a d4       	rcall	.+2068   	; 0x9d6 <main>
     1c2:	0c 94 1b 0d 	jmp	0x1a36	; 0x1a36 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <CAN_init>:
		return -1;
	} else if (test_bit(MCP2515_read(MCP_TXB0CTRL), 5)){
		return -2;
	}
	return 0; 
}
     1c8:	cf 93       	push	r28
     1ca:	df 93       	push	r29
     1cc:	1f 92       	push	r1
     1ce:	cd b7       	in	r28, 0x3d	; 61
     1d0:	de b7       	in	r29, 0x3e	; 62
     1d2:	93 d4       	rcall	.+2342   	; 0xafa <SPI_init>
     1d4:	bc d3       	rcall	.+1912   	; 0x94e <MCP2515_reset>
     1d6:	8f e9       	ldi	r24, 0x9F	; 159
     1d8:	9f e0       	ldi	r25, 0x0F	; 15
     1da:	01 97       	sbiw	r24, 0x01	; 1
     1dc:	f1 f7       	brne	.-4      	; 0x1da <CAN_init+0x12>
     1de:	00 c0       	rjmp	.+0      	; 0x1e0 <CAN_init+0x18>
     1e0:	00 00       	nop
     1e2:	8e e0       	ldi	r24, 0x0E	; 14
     1e4:	b9 d3       	rcall	.+1906   	; 0x958 <MCP2515_read>
     1e6:	89 83       	std	Y+1, r24	; 0x01
     1e8:	89 81       	ldd	r24, Y+1	; 0x01
     1ea:	80 7e       	andi	r24, 0xE0	; 224
     1ec:	80 38       	cpi	r24, 0x80	; 128
     1ee:	39 f0       	breq	.+14     	; 0x1fe <CAN_init+0x36>
     1f0:	87 e0       	ldi	r24, 0x07	; 7
     1f2:	92 e0       	ldi	r25, 0x02	; 2
     1f4:	0e 94 12 09 	call	0x1224	; 0x1224 <puts>
     1f8:	81 e0       	ldi	r24, 0x01	; 1
     1fa:	90 e0       	ldi	r25, 0x00	; 0
     1fc:	2c c0       	rjmp	.+88     	; 0x256 <CAN_init+0x8e>
     1fe:	41 e0       	ldi	r20, 0x01	; 1
     200:	61 e0       	ldi	r22, 0x01	; 1
     202:	8b e2       	ldi	r24, 0x2B	; 43
     204:	d4 d3       	rcall	.+1960   	; 0x9ae <MCP2515_bit_modify>
     206:	4f ef       	ldi	r20, 0xFF	; 255
     208:	60 e6       	ldi	r22, 0x60	; 96
     20a:	80 e6       	ldi	r24, 0x60	; 96
     20c:	d0 d3       	rcall	.+1952   	; 0x9ae <MCP2515_bit_modify>
     20e:	40 e0       	ldi	r20, 0x00	; 0
     210:	60 ee       	ldi	r22, 0xE0	; 224
     212:	8f e0       	ldi	r24, 0x0F	; 15
     214:	cc d3       	rcall	.+1944   	; 0x9ae <MCP2515_bit_modify>
     216:	8e e0       	ldi	r24, 0x0E	; 14
     218:	9f d3       	rcall	.+1854   	; 0x958 <MCP2515_read>
     21a:	89 83       	std	Y+1, r24	; 0x01
     21c:	89 81       	ldd	r24, Y+1	; 0x01
     21e:	80 7e       	andi	r24, 0xE0	; 224
     220:	31 f0       	breq	.+12     	; 0x22e <CAN_init+0x66>
     222:	82 e3       	ldi	r24, 0x32	; 50
     224:	92 e0       	ldi	r25, 0x02	; 2
     226:	fe d7       	rcall	.+4092   	; 0x1224 <puts>
     228:	81 e0       	ldi	r24, 0x01	; 1
     22a:	90 e0       	ldi	r25, 0x00	; 0
     22c:	14 c0       	rjmp	.+40     	; 0x256 <CAN_init+0x8e>
     22e:	eb e6       	ldi	r30, 0x6B	; 107
     230:	f0 e0       	ldi	r31, 0x00	; 0
     232:	80 81       	ld	r24, Z
     234:	80 64       	ori	r24, 0x40	; 64
     236:	80 83       	st	Z, r24
     238:	e8 e6       	ldi	r30, 0x68	; 104
     23a:	f0 e0       	ldi	r31, 0x00	; 0
     23c:	80 81       	ld	r24, Z
     23e:	81 60       	ori	r24, 0x01	; 1
     240:	80 83       	st	Z, r24
     242:	e9 e6       	ldi	r30, 0x69	; 105
     244:	f0 e0       	ldi	r31, 0x00	; 0
     246:	80 81       	ld	r24, Z
     248:	8d 7f       	andi	r24, 0xFD	; 253
     24a:	80 83       	st	Z, r24
     24c:	80 81       	ld	r24, Z
     24e:	8e 7f       	andi	r24, 0xFE	; 254
     250:	80 83       	st	Z, r24
     252:	80 e0       	ldi	r24, 0x00	; 0
     254:	90 e0       	ldi	r25, 0x00	; 0
     256:	0f 90       	pop	r0
     258:	df 91       	pop	r29
     25a:	cf 91       	pop	r28
     25c:	08 95       	ret

0000025e <CAN_transmit_complete>:
     25e:	80 e3       	ldi	r24, 0x30	; 48
     260:	7b d3       	rcall	.+1782   	; 0x958 <MCP2515_read>
     262:	86 95       	lsr	r24
     264:	86 95       	lsr	r24
     266:	86 95       	lsr	r24
     268:	91 e0       	ldi	r25, 0x01	; 1
     26a:	89 27       	eor	r24, r25
     26c:	81 70       	andi	r24, 0x01	; 1
     26e:	90 e0       	ldi	r25, 0x00	; 0
     270:	08 95       	ret

00000272 <CAN_send>:
     272:	ef 92       	push	r14
     274:	ff 92       	push	r15
     276:	0f 93       	push	r16
     278:	1f 93       	push	r17
     27a:	cf 93       	push	r28
     27c:	df 93       	push	r29
     27e:	7c 01       	movw	r14, r24
     280:	ee df       	rcall	.-36     	; 0x25e <CAN_transmit_complete>
     282:	89 2b       	or	r24, r25
     284:	b1 f1       	breq	.+108    	; 0x2f2 <CAN_send+0x80>
     286:	f7 01       	movw	r30, r14
     288:	60 81       	ld	r22, Z
     28a:	66 95       	lsr	r22
     28c:	66 95       	lsr	r22
     28e:	66 95       	lsr	r22
     290:	81 e3       	ldi	r24, 0x31	; 49
     292:	70 d3       	rcall	.+1760   	; 0x974 <MCP2515_write>
     294:	f7 01       	movw	r30, r14
     296:	60 81       	ld	r22, Z
     298:	62 95       	swap	r22
     29a:	66 0f       	add	r22, r22
     29c:	60 7e       	andi	r22, 0xE0	; 224
     29e:	82 e3       	ldi	r24, 0x32	; 50
     2a0:	69 d3       	rcall	.+1746   	; 0x974 <MCP2515_write>
     2a2:	f7 01       	movw	r30, r14
     2a4:	62 81       	ldd	r22, Z+2	; 0x02
     2a6:	6f 70       	andi	r22, 0x0F	; 15
     2a8:	85 e3       	ldi	r24, 0x35	; 53
     2aa:	64 d3       	rcall	.+1736   	; 0x974 <MCP2515_write>
     2ac:	f7 01       	movw	r30, r14
     2ae:	82 81       	ldd	r24, Z+2	; 0x02
     2b0:	93 81       	ldd	r25, Z+3	; 0x03
     2b2:	89 30       	cpi	r24, 0x09	; 9
     2b4:	91 05       	cpc	r25, r1
     2b6:	54 f0       	brlt	.+20     	; 0x2cc <CAN_send+0x5a>
     2b8:	88 e0       	ldi	r24, 0x08	; 8
     2ba:	90 e0       	ldi	r25, 0x00	; 0
     2bc:	93 83       	std	Z+3, r25	; 0x03
     2be:	82 83       	std	Z+2, r24	; 0x02
     2c0:	87 01       	movw	r16, r14
     2c2:	0c 5f       	subi	r16, 0xFC	; 252
     2c4:	1f 4f       	sbci	r17, 0xFF	; 255
     2c6:	c0 e0       	ldi	r28, 0x00	; 0
     2c8:	d0 e0       	ldi	r29, 0x00	; 0
     2ca:	04 c0       	rjmp	.+8      	; 0x2d4 <CAN_send+0x62>
     2cc:	18 16       	cp	r1, r24
     2ce:	19 06       	cpc	r1, r25
     2d0:	bc f3       	brlt	.-18     	; 0x2c0 <CAN_send+0x4e>
     2d2:	0d c0       	rjmp	.+26     	; 0x2ee <CAN_send+0x7c>
     2d4:	f8 01       	movw	r30, r16
     2d6:	61 91       	ld	r22, Z+
     2d8:	8f 01       	movw	r16, r30
     2da:	8c 2f       	mov	r24, r28
     2dc:	8a 5c       	subi	r24, 0xCA	; 202
     2de:	4a d3       	rcall	.+1684   	; 0x974 <MCP2515_write>
     2e0:	21 96       	adiw	r28, 0x01	; 1
     2e2:	f7 01       	movw	r30, r14
     2e4:	22 81       	ldd	r18, Z+2	; 0x02
     2e6:	33 81       	ldd	r19, Z+3	; 0x03
     2e8:	c2 17       	cp	r28, r18
     2ea:	d3 07       	cpc	r29, r19
     2ec:	9c f3       	brlt	.-26     	; 0x2d4 <CAN_send+0x62>
     2ee:	81 e0       	ldi	r24, 0x01	; 1
     2f0:	50 d3       	rcall	.+1696   	; 0x992 <MCP2515_request_to_send>
     2f2:	df 91       	pop	r29
     2f4:	cf 91       	pop	r28
     2f6:	1f 91       	pop	r17
     2f8:	0f 91       	pop	r16
     2fa:	ff 90       	pop	r15
     2fc:	ef 90       	pop	r14
     2fe:	08 95       	ret

00000300 <CAN_recieve>:
     300:	7f 92       	push	r7
     302:	8f 92       	push	r8
     304:	9f 92       	push	r9
     306:	af 92       	push	r10
     308:	bf 92       	push	r11
     30a:	cf 92       	push	r12
     30c:	df 92       	push	r13
     30e:	ef 92       	push	r14
     310:	ff 92       	push	r15
     312:	0f 93       	push	r16
     314:	1f 93       	push	r17
     316:	cf 93       	push	r28
     318:	df 93       	push	r29
     31a:	cd b7       	in	r28, 0x3d	; 61
     31c:	de b7       	in	r29, 0x3e	; 62
     31e:	2c 97       	sbiw	r28, 0x0c	; 12
     320:	0f b6       	in	r0, 0x3f	; 63
     322:	f8 94       	cli
     324:	de bf       	out	0x3e, r29	; 62
     326:	0f be       	out	0x3f, r0	; 63
     328:	cd bf       	out	0x3d, r28	; 61
     32a:	5c 01       	movw	r10, r24
     32c:	81 e6       	ldi	r24, 0x61	; 97
     32e:	14 d3       	rcall	.+1576   	; 0x958 <MCP2515_read>
     330:	88 2e       	mov	r8, r24
     332:	82 e6       	ldi	r24, 0x62	; 98
     334:	11 d3       	rcall	.+1570   	; 0x958 <MCP2515_read>
     336:	82 95       	swap	r24
     338:	86 95       	lsr	r24
     33a:	87 70       	andi	r24, 0x07	; 7
     33c:	91 2c       	mov	r9, r1
     33e:	88 0c       	add	r8, r8
     340:	99 1c       	adc	r9, r9
     342:	88 0c       	add	r8, r8
     344:	99 1c       	adc	r9, r9
     346:	88 0c       	add	r8, r8
     348:	99 1c       	adc	r9, r9
     34a:	88 2a       	or	r8, r24
     34c:	85 e6       	ldi	r24, 0x65	; 101
     34e:	04 d3       	rcall	.+1544   	; 0x958 <MCP2515_read>
     350:	8f 70       	andi	r24, 0x0F	; 15
     352:	c8 2e       	mov	r12, r24
     354:	d1 2c       	mov	r13, r1
     356:	89 e0       	ldi	r24, 0x09	; 9
     358:	c8 16       	cp	r12, r24
     35a:	d1 04       	cpc	r13, r1
     35c:	24 f0       	brlt	.+8      	; 0x366 <CAN_recieve+0x66>
     35e:	68 94       	set
     360:	cc 24       	eor	r12, r12
     362:	c3 f8       	bld	r12, 3
     364:	d1 2c       	mov	r13, r1
     366:	1c 14       	cp	r1, r12
     368:	1d 04       	cpc	r1, r13
     36a:	9c f4       	brge	.+38     	; 0x392 <CAN_recieve+0x92>
     36c:	8e 01       	movw	r16, r28
     36e:	0b 5f       	subi	r16, 0xFB	; 251
     370:	1f 4f       	sbci	r17, 0xFF	; 255
     372:	78 01       	movw	r14, r16
     374:	ec 0c       	add	r14, r12
     376:	fd 1c       	adc	r15, r13
     378:	0f 2e       	mov	r0, r31
     37a:	f6 e6       	ldi	r31, 0x66	; 102
     37c:	7f 2e       	mov	r7, r31
     37e:	f0 2d       	mov	r31, r0
     380:	87 2d       	mov	r24, r7
     382:	ea d2       	rcall	.+1492   	; 0x958 <MCP2515_read>
     384:	f8 01       	movw	r30, r16
     386:	81 93       	st	Z+, r24
     388:	8f 01       	movw	r16, r30
     38a:	73 94       	inc	r7
     38c:	ee 15       	cp	r30, r14
     38e:	ff 05       	cpc	r31, r15
     390:	b9 f7       	brne	.-18     	; 0x380 <CAN_recieve+0x80>
     392:	10 92 9d 02 	sts	0x029D, r1
     396:	9a 82       	std	Y+2, r9	; 0x02
     398:	89 82       	std	Y+1, r8	; 0x01
     39a:	dc 82       	std	Y+4, r13	; 0x04
     39c:	cb 82       	std	Y+3, r12	; 0x03
     39e:	8c e0       	ldi	r24, 0x0C	; 12
     3a0:	fe 01       	movw	r30, r28
     3a2:	31 96       	adiw	r30, 0x01	; 1
     3a4:	d5 01       	movw	r26, r10
     3a6:	01 90       	ld	r0, Z+
     3a8:	0d 92       	st	X+, r0
     3aa:	8a 95       	dec	r24
     3ac:	e1 f7       	brne	.-8      	; 0x3a6 <CAN_recieve+0xa6>
     3ae:	c5 01       	movw	r24, r10
     3b0:	2c 96       	adiw	r28, 0x0c	; 12
     3b2:	0f b6       	in	r0, 0x3f	; 63
     3b4:	f8 94       	cli
     3b6:	de bf       	out	0x3e, r29	; 62
     3b8:	0f be       	out	0x3f, r0	; 63
     3ba:	cd bf       	out	0x3d, r28	; 61
     3bc:	df 91       	pop	r29
     3be:	cf 91       	pop	r28
     3c0:	1f 91       	pop	r17
     3c2:	0f 91       	pop	r16
     3c4:	ff 90       	pop	r15
     3c6:	ef 90       	pop	r14
     3c8:	df 90       	pop	r13
     3ca:	cf 90       	pop	r12
     3cc:	bf 90       	pop	r11
     3ce:	af 90       	pop	r10
     3d0:	9f 90       	pop	r9
     3d2:	8f 90       	pop	r8
     3d4:	7f 90       	pop	r7
     3d6:	08 95       	ret

000003d8 <CAN_int_vect>:

void CAN_int_vect(){
	//set recieve flag to 0
	MCP2515_bit_modify(MCP_CANINTF, 0x01, 0x00);
     3d8:	40 e0       	ldi	r20, 0x00	; 0
     3da:	61 e0       	ldi	r22, 0x01	; 1
     3dc:	8c e2       	ldi	r24, 0x2C	; 44
     3de:	e7 d2       	rcall	.+1486   	; 0x9ae <MCP2515_bit_modify>
	//set transmit flag to 0 
	MCP2515_bit_modify(MCP_CANINTF, 0x04, 0x00);
     3e0:	40 e0       	ldi	r20, 0x00	; 0
     3e2:	64 e0       	ldi	r22, 0x04	; 4
     3e4:	8c e2       	ldi	r24, 0x2C	; 44
     3e6:	e3 d2       	rcall	.+1478   	; 0x9ae <MCP2515_bit_modify>
	rx_int_flag = 1;
     3e8:	81 e0       	ldi	r24, 0x01	; 1
     3ea:	80 93 9d 02 	sts	0x029D, r24
     3ee:	08 95       	ret

000003f0 <__vector_9>:
	
}

ISR(PCINT0_vect){
     3f0:	1f 92       	push	r1
     3f2:	0f 92       	push	r0
     3f4:	0f b6       	in	r0, 0x3f	; 63
     3f6:	0f 92       	push	r0
     3f8:	11 24       	eor	r1, r1
     3fa:	0b b6       	in	r0, 0x3b	; 59
     3fc:	0f 92       	push	r0
     3fe:	2f 93       	push	r18
     400:	3f 93       	push	r19
     402:	4f 93       	push	r20
     404:	5f 93       	push	r21
     406:	6f 93       	push	r22
     408:	7f 93       	push	r23
     40a:	8f 93       	push	r24
     40c:	9f 93       	push	r25
     40e:	af 93       	push	r26
     410:	bf 93       	push	r27
     412:	ef 93       	push	r30
     414:	ff 93       	push	r31
	//RX0 interrupt flag set to 0
	CAN_int_vect();
     416:	e0 df       	rcall	.-64     	; 0x3d8 <CAN_int_vect>
     418:	ff 91       	pop	r31
     41a:	ef 91       	pop	r30
     41c:	bf 91       	pop	r27
     41e:	af 91       	pop	r26
     420:	9f 91       	pop	r25
     422:	8f 91       	pop	r24
     424:	7f 91       	pop	r23
     426:	6f 91       	pop	r22
     428:	5f 91       	pop	r21
     42a:	4f 91       	pop	r20
     42c:	3f 91       	pop	r19
     42e:	2f 91       	pop	r18
     430:	0f 90       	pop	r0
     432:	0b be       	out	0x3b, r0	; 59
     434:	0f 90       	pop	r0
     436:	0f be       	out	0x3f, r0	; 63
     438:	0f 90       	pop	r0
     43a:	1f 90       	pop	r1
     43c:	18 95       	reti

0000043e <ADC_init>:
volatile int ADC_ready;


void ADC_init(void){
	//Set PF0 to input
	clr_bit(DDRF, PF0);
     43e:	80 98       	cbi	0x10, 0	; 16
	//enable ADC
	set_bit(ADCSRA, ADEN);
     440:	ea e7       	ldi	r30, 0x7A	; 122
     442:	f0 e0       	ldi	r31, 0x00	; 0
     444:	80 81       	ld	r24, Z
     446:	80 68       	ori	r24, 0x80	; 128
     448:	80 83       	st	Z, r24
	//set prescaler to 128
	set_bit(ADCSRA, ADPS2);
     44a:	80 81       	ld	r24, Z
     44c:	84 60       	ori	r24, 0x04	; 4
     44e:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS1);
     450:	80 81       	ld	r24, Z
     452:	82 60       	ori	r24, 0x02	; 2
     454:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS0);
     456:	80 81       	ld	r24, Z
     458:	81 60       	ori	r24, 0x01	; 1
     45a:	80 83       	st	Z, r24

	set_bit(ADMUX, REFS1);
     45c:	ac e7       	ldi	r26, 0x7C	; 124
     45e:	b0 e0       	ldi	r27, 0x00	; 0
     460:	8c 91       	ld	r24, X
     462:	80 68       	ori	r24, 0x80	; 128
     464:	8c 93       	st	X, r24
	set_bit(ADMUX, REFS0);
     466:	8c 91       	ld	r24, X
     468:	80 64       	ori	r24, 0x40	; 64
     46a:	8c 93       	st	X, r24
	//enable interrupt
	set_bit(ADCSRA, ADIE);
     46c:	80 81       	ld	r24, Z
     46e:	88 60       	ori	r24, 0x08	; 8
     470:	80 83       	st	Z, r24
     472:	08 95       	ret

00000474 <ADC_read>:
}

uint16_t ADC_read(void){
	//ADC0 is default channel
	//start conversion, when done automatically set to 0
	set_bit(ADCSRA, ADSC);
     474:	ea e7       	ldi	r30, 0x7A	; 122
     476:	f0 e0       	ldi	r31, 0x00	; 0
     478:	80 81       	ld	r24, Z
     47a:	80 64       	ori	r24, 0x40	; 64
     47c:	80 83       	st	Z, r24
	
	while(!ADC_ready);
     47e:	80 91 a5 02 	lds	r24, 0x02A5
     482:	90 91 a6 02 	lds	r25, 0x02A6
     486:	89 2b       	or	r24, r25
     488:	d1 f3       	breq	.-12     	; 0x47e <ADC_read+0xa>
	ADC_ready = 0;
     48a:	10 92 a6 02 	sts	0x02A6, r1
     48e:	10 92 a5 02 	sts	0x02A5, r1
	uint16_t data = ADCL | ADCH << 8;
     492:	80 91 78 00 	lds	r24, 0x0078
     496:	20 91 79 00 	lds	r18, 0x0079
     49a:	90 e0       	ldi	r25, 0x00	; 0

	return data;
}
     49c:	92 2b       	or	r25, r18
     49e:	08 95       	ret

000004a0 <__vector_29>:



ISR(ADC_vect){
     4a0:	1f 92       	push	r1
     4a2:	0f 92       	push	r0
     4a4:	0f b6       	in	r0, 0x3f	; 63
     4a6:	0f 92       	push	r0
     4a8:	11 24       	eor	r1, r1
     4aa:	8f 93       	push	r24
     4ac:	9f 93       	push	r25
	ADC_ready = 1;
     4ae:	81 e0       	ldi	r24, 0x01	; 1
     4b0:	90 e0       	ldi	r25, 0x00	; 0
     4b2:	90 93 a6 02 	sts	0x02A6, r25
     4b6:	80 93 a5 02 	sts	0x02A5, r24
	//wake up the CPU
}
     4ba:	9f 91       	pop	r25
     4bc:	8f 91       	pop	r24
     4be:	0f 90       	pop	r0
     4c0:	0f be       	out	0x3f, r0	; 63
     4c2:	0f 90       	pop	r0
     4c4:	1f 90       	pop	r1
     4c6:	18 95       	reti

000004c8 <DAC_init>:
#include <avr/io.h>
#include "bit_functions.h"
#include <avr/interrupt.h>

void DAC_init(void){
	sei();
     4c8:	78 94       	sei
	TWI_Master_Initialise();
     4ca:	81 d3       	rcall	.+1794   	; 0xbce <TWI_Master_Initialise>
	cli();
     4cc:	f8 94       	cli
	//set_bit(TWSR, TWPS1); 
	//set_bit(TWSR, TWPS0);
	
	
	//Set SDA og SCK til output
	set_bit(DDRD, PD0);
     4ce:	50 9a       	sbi	0x0a, 0	; 10
	set_bit(DDRD, PD1);
     4d0:	51 9a       	sbi	0x0a, 1	; 10
     4d2:	08 95       	ret

000004d4 <DAC_send_data>:
}

void DAC_send_data(uint8_t data){
     4d4:	cf 93       	push	r28
     4d6:	df 93       	push	r29
     4d8:	00 d0       	rcall	.+0      	; 0x4da <DAC_send_data+0x6>
     4da:	cd b7       	in	r28, 0x3d	; 61
     4dc:	de b7       	in	r29, 0x3e	; 62
	//Send motor voltage to DAC
	
	uint8_t address = 0b01010000; //8 bits slave address - OUT0
	uint8_t command = 0b00000000;		  //command choose DAC0
	
	uint8_t msg[3] = {address, command, data};
     4de:	90 e5       	ldi	r25, 0x50	; 80
     4e0:	99 83       	std	Y+1, r25	; 0x01
     4e2:	1a 82       	std	Y+2, r1	; 0x02
     4e4:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(msg, 3);
     4e6:	63 e0       	ldi	r22, 0x03	; 3
     4e8:	ce 01       	movw	r24, r28
     4ea:	01 96       	adiw	r24, 0x01	; 1
     4ec:	7a d3       	rcall	.+1780   	; 0xbe2 <TWI_Start_Transceiver_With_Data>
}
     4ee:	0f 90       	pop	r0
     4f0:	0f 90       	pop	r0
     4f2:	0f 90       	pop	r0
     4f4:	df 91       	pop	r29
     4f6:	cf 91       	pop	r28
     4f8:	08 95       	ret

000004fa <IR_digital_filter>:
#include "driver_ADC.h"
#include <stdio.h>



int IR_digital_filter(void){
     4fa:	0f 93       	push	r16
     4fc:	1f 93       	push	r17
     4fe:	cf 93       	push	r28
     500:	df 93       	push	r29
     502:	c4 e0       	ldi	r28, 0x04	; 4
     504:	d0 e0       	ldi	r29, 0x00	; 0
	uint16_t total_read_value = 0;
     506:	00 e0       	ldi	r16, 0x00	; 0
     508:	10 e0       	ldi	r17, 0x00	; 0
	
	for(int i = 0 ; i < 4 ; i++){
		total_read_value += ADC_read();
     50a:	b4 df       	rcall	.-152    	; 0x474 <ADC_read>
     50c:	08 0f       	add	r16, r24
     50e:	19 1f       	adc	r17, r25
     510:	21 97       	sbiw	r28, 0x01	; 1


int IR_digital_filter(void){
	uint16_t total_read_value = 0;
	
	for(int i = 0 ; i < 4 ; i++){
     512:	20 97       	sbiw	r28, 0x00	; 0
     514:	d1 f7       	brne	.-12     	; 0x50a <IR_digital_filter+0x10>
		total_read_value += ADC_read();
	}
	return total_read_value/4;
}
     516:	c8 01       	movw	r24, r16
     518:	96 95       	lsr	r25
     51a:	87 95       	ror	r24
     51c:	96 95       	lsr	r25
     51e:	87 95       	ror	r24
     520:	df 91       	pop	r29
     522:	cf 91       	pop	r28
     524:	1f 91       	pop	r17
     526:	0f 91       	pop	r16
     528:	08 95       	ret

0000052a <IR_game_over>:

int IR_game_over(){
	if(IR_digital_filter() < 250){
     52a:	e7 df       	rcall	.-50     	; 0x4fa <IR_digital_filter>
     52c:	21 e0       	ldi	r18, 0x01	; 1
     52e:	30 e0       	ldi	r19, 0x00	; 0
     530:	8a 3f       	cpi	r24, 0xFA	; 250
     532:	91 05       	cpc	r25, r1
     534:	14 f0       	brlt	.+4      	; 0x53a <IR_game_over+0x10>
     536:	20 e0       	ldi	r18, 0x00	; 0
     538:	30 e0       	ldi	r19, 0x00	; 0
		return 1;
	}
	return 0;
	
}
     53a:	c9 01       	movw	r24, r18
     53c:	08 95       	ret

0000053e <motor_set_dir>:
	motor_set_dir();
	DAC_send_data(motor_input);
}

void motor_set_dir(void){
	if (dir == LEFT){
     53e:	80 91 a9 02 	lds	r24, 0x02A9
     542:	81 30       	cpi	r24, 0x01	; 1
     544:	31 f4       	brne	.+12     	; 0x552 <motor_set_dir+0x14>
		clr_bit(PORTH, PH1);
     546:	e2 e0       	ldi	r30, 0x02	; 2
     548:	f1 e0       	ldi	r31, 0x01	; 1
     54a:	80 81       	ld	r24, Z
     54c:	8d 7f       	andi	r24, 0xFD	; 253
     54e:	80 83       	st	Z, r24
     550:	08 95       	ret
	}
	else{
		set_bit(PORTH, PH1);
     552:	e2 e0       	ldi	r30, 0x02	; 2
     554:	f1 e0       	ldi	r31, 0x01	; 1
     556:	80 81       	ld	r24, Z
     558:	82 60       	ori	r24, 0x02	; 2
     55a:	80 83       	st	Z, r24
     55c:	08 95       	ret

0000055e <motor_drive>:
	set_bit(TIMSK3, TOIE3);
}


//Get joystick input 0-130: Left, 135-255: Right
void motor_drive(int motor_input){
     55e:	cf 93       	push	r28
     560:	c8 2f       	mov	r28, r24
	motor_set_dir();
     562:	ed df       	rcall	.-38     	; 0x53e <motor_set_dir>
	DAC_send_data(motor_input);
     564:	8c 2f       	mov	r24, r28
     566:	b6 df       	rcall	.-148    	; 0x4d4 <DAC_send_data>
}
     568:	cf 91       	pop	r28
     56a:	08 95       	ret

0000056c <motor_reset_encoder>:
		set_bit(PORTH, PH1);
	}
}

void motor_reset_encoder(void){
	clr_bit(PORTH, PH6);
     56c:	e2 e0       	ldi	r30, 0x02	; 2
     56e:	f1 e0       	ldi	r31, 0x01	; 1
     570:	80 81       	ld	r24, Z
     572:	8f 7b       	andi	r24, 0xBF	; 191
     574:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     576:	2f ef       	ldi	r18, 0xFF	; 255
     578:	8a e6       	ldi	r24, 0x6A	; 106
     57a:	93 e0       	ldi	r25, 0x03	; 3
     57c:	21 50       	subi	r18, 0x01	; 1
     57e:	80 40       	sbci	r24, 0x00	; 0
     580:	90 40       	sbci	r25, 0x00	; 0
     582:	e1 f7       	brne	.-8      	; 0x57c <motor_reset_encoder+0x10>
     584:	00 c0       	rjmp	.+0      	; 0x586 <motor_reset_encoder+0x1a>
     586:	00 00       	nop
	_delay_ms(70);	
	set_bit(PORTH, PH6);
     588:	80 81       	ld	r24, Z
     58a:	80 64       	ori	r24, 0x40	; 64
     58c:	80 83       	st	Z, r24
     58e:	08 95       	ret

00000590 <motor_read_encoder_unscaled>:
	//Reset
}


int16_t motor_read_encoder_unscaled(void){
	clr_bit(PORTH, PH5);		//!OE low
     590:	e2 e0       	ldi	r30, 0x02	; 2
     592:	f1 e0       	ldi	r31, 0x01	; 1
     594:	80 81       	ld	r24, Z
     596:	8f 7d       	andi	r24, 0xDF	; 223
     598:	80 83       	st	Z, r24
	clr_bit(PORTH, PH3);		//SEL low
     59a:	80 81       	ld	r24, Z
     59c:	87 7f       	andi	r24, 0xF7	; 247
     59e:	80 83       	st	Z, r24
     5a0:	2f ef       	ldi	r18, 0xFF	; 255
     5a2:	39 ef       	ldi	r19, 0xF9	; 249
     5a4:	40 e0       	ldi	r20, 0x00	; 0
     5a6:	21 50       	subi	r18, 0x01	; 1
     5a8:	30 40       	sbci	r19, 0x00	; 0
     5aa:	40 40       	sbci	r20, 0x00	; 0
     5ac:	e1 f7       	brne	.-8      	; 0x5a6 <motor_read_encoder_unscaled+0x16>
     5ae:	00 c0       	rjmp	.+0      	; 0x5b0 <motor_read_encoder_unscaled+0x20>
     5b0:	00 00       	nop
	_delay_ms(20);
	int16_t data = PINK << 8;	//Read MSB
     5b2:	80 91 06 01 	lds	r24, 0x0106
     5b6:	90 e0       	ldi	r25, 0x00	; 0
     5b8:	98 2f       	mov	r25, r24
     5ba:	88 27       	eor	r24, r24
	set_bit(PORTH, PH3);		//SEL high
     5bc:	20 81       	ld	r18, Z
     5be:	28 60       	ori	r18, 0x08	; 8
     5c0:	20 83       	st	Z, r18
     5c2:	2f ef       	ldi	r18, 0xFF	; 255
     5c4:	39 ef       	ldi	r19, 0xF9	; 249
     5c6:	40 e0       	ldi	r20, 0x00	; 0
     5c8:	21 50       	subi	r18, 0x01	; 1
     5ca:	30 40       	sbci	r19, 0x00	; 0
     5cc:	40 40       	sbci	r20, 0x00	; 0
     5ce:	e1 f7       	brne	.-8      	; 0x5c8 <motor_read_encoder_unscaled+0x38>
     5d0:	00 c0       	rjmp	.+0      	; 0x5d2 <motor_read_encoder_unscaled+0x42>
     5d2:	00 00       	nop
	_delay_ms(20);
	
	//printf("K = %d\n", PINK);
	data = PINK | data;
     5d4:	20 91 06 01 	lds	r18, 0x0106
	//motor_reset_encoder();
	set_bit(PORTH, PH5);		//!OE high
     5d8:	30 81       	ld	r19, Z
     5da:	30 62       	ori	r19, 0x20	; 32
     5dc:	30 83       	st	Z, r19
	
	return data;
}
     5de:	82 2b       	or	r24, r18
     5e0:	08 95       	ret

000005e2 <motor_read_encoder>:

int16_t motor_read_encoder(void){
     5e2:	cf 92       	push	r12
     5e4:	df 92       	push	r13
     5e6:	ef 92       	push	r14
     5e8:	ff 92       	push	r15
     5ea:	cf 93       	push	r28
     5ec:	df 93       	push	r29
	int data = motor_read_encoder_unscaled();
     5ee:	d0 df       	rcall	.-96     	; 0x590 <motor_read_encoder_unscaled>
     5f0:	ec 01       	movw	r28, r24

	return -((double)(255)/(0-right_pos))*data;
     5f2:	60 91 aa 02 	lds	r22, 0x02AA
     5f6:	70 91 ab 02 	lds	r23, 0x02AB
     5fa:	71 95       	neg	r23
     5fc:	61 95       	neg	r22
     5fe:	71 09       	sbc	r23, r1
     600:	88 27       	eor	r24, r24
     602:	77 fd       	sbrc	r23, 7
     604:	80 95       	com	r24
     606:	98 2f       	mov	r25, r24
     608:	95 d4       	rcall	.+2346   	; 0xf34 <__floatsisf>
     60a:	9b 01       	movw	r18, r22
     60c:	ac 01       	movw	r20, r24
     60e:	60 e0       	ldi	r22, 0x00	; 0
     610:	70 e0       	ldi	r23, 0x00	; 0
     612:	8f e7       	ldi	r24, 0x7F	; 127
     614:	93 e4       	ldi	r25, 0x43	; 67
     616:	f3 d3       	rcall	.+2022   	; 0xdfe <__divsf3>
     618:	6b 01       	movw	r12, r22
     61a:	7c 01       	movw	r14, r24
     61c:	f7 fa       	bst	r15, 7
     61e:	f0 94       	com	r15
     620:	f7 f8       	bld	r15, 7
     622:	f0 94       	com	r15
     624:	be 01       	movw	r22, r28
     626:	88 27       	eor	r24, r24
     628:	77 fd       	sbrc	r23, 7
     62a:	80 95       	com	r24
     62c:	98 2f       	mov	r25, r24
     62e:	82 d4       	rcall	.+2308   	; 0xf34 <__floatsisf>
     630:	9b 01       	movw	r18, r22
     632:	ac 01       	movw	r20, r24
     634:	c7 01       	movw	r24, r14
     636:	b6 01       	movw	r22, r12
     638:	31 d5       	rcall	.+2658   	; 0x109c <__mulsf3>
     63a:	49 d4       	rcall	.+2194   	; 0xece <__fixsfsi>
}
     63c:	cb 01       	movw	r24, r22
     63e:	df 91       	pop	r29
     640:	cf 91       	pop	r28
     642:	ff 90       	pop	r15
     644:	ef 90       	pop	r14
     646:	df 90       	pop	r13
     648:	cf 90       	pop	r12
     64a:	08 95       	ret

0000064c <motor_calibration>:

void motor_calibration(void){
	//drive to left corner
	dir = LEFT;
     64c:	81 e0       	ldi	r24, 0x01	; 1
     64e:	80 93 a9 02 	sts	0x02A9, r24
	motor_drive(150);
     652:	86 e9       	ldi	r24, 0x96	; 150
     654:	90 e0       	ldi	r25, 0x00	; 0
     656:	83 df       	rcall	.-250    	; 0x55e <motor_drive>
     658:	2f ef       	ldi	r18, 0xFF	; 255
     65a:	8d e2       	ldi	r24, 0x2D	; 45
     65c:	92 e2       	ldi	r25, 0x22	; 34
     65e:	21 50       	subi	r18, 0x01	; 1
     660:	80 40       	sbci	r24, 0x00	; 0
     662:	90 40       	sbci	r25, 0x00	; 0
     664:	e1 f7       	brne	.-8      	; 0x65e <motor_calibration+0x12>
     666:	00 c0       	rjmp	.+0      	; 0x668 <motor_calibration+0x1c>
     668:	00 00       	nop
	_delay_ms(700);
	
	//choose zero-position
	motor_reset_encoder();
     66a:	80 df       	rcall	.-256    	; 0x56c <motor_reset_encoder>
	
	dir = RIGHT;
     66c:	10 92 a9 02 	sts	0x02A9, r1
	motor_drive(150);
     670:	86 e9       	ldi	r24, 0x96	; 150
     672:	90 e0       	ldi	r25, 0x00	; 0
     674:	74 df       	rcall	.-280    	; 0x55e <motor_drive>
     676:	2f ef       	ldi	r18, 0xFF	; 255
     678:	8d e2       	ldi	r24, 0x2D	; 45
     67a:	92 e2       	ldi	r25, 0x22	; 34
     67c:	21 50       	subi	r18, 0x01	; 1
     67e:	80 40       	sbci	r24, 0x00	; 0
     680:	90 40       	sbci	r25, 0x00	; 0
     682:	e1 f7       	brne	.-8      	; 0x67c <motor_calibration+0x30>
     684:	00 c0       	rjmp	.+0      	; 0x686 <motor_calibration+0x3a>
     686:	00 00       	nop
	_delay_ms(700);
	right_pos = motor_read_encoder_unscaled();
     688:	83 df       	rcall	.-250    	; 0x590 <motor_read_encoder_unscaled>
     68a:	90 93 ab 02 	sts	0x02AB, r25
     68e:	80 93 aa 02 	sts	0x02AA, r24
	printf("right encoder value %d\n", motor_read_encoder_unscaled());
     692:	7e df       	rcall	.-260    	; 0x590 <motor_read_encoder_unscaled>
     694:	9f 93       	push	r25
     696:	8f 93       	push	r24
     698:	81 e5       	ldi	r24, 0x51	; 81
     69a:	92 e0       	ldi	r25, 0x02	; 2
     69c:	9f 93       	push	r25
     69e:	8f 93       	push	r24
     6a0:	b0 d5       	rcall	.+2912   	; 0x1202 <printf>
	motor_drive(STOP);
     6a2:	80 e0       	ldi	r24, 0x00	; 0
     6a4:	90 e0       	ldi	r25, 0x00	; 0
     6a6:	5b df       	rcall	.-330    	; 0x55e <motor_drive>
	
	dir = LEFT;
     6a8:	81 e0       	ldi	r24, 0x01	; 1
     6aa:	80 93 a9 02 	sts	0x02A9, r24
	motor_drive(150);
     6ae:	86 e9       	ldi	r24, 0x96	; 150
     6b0:	90 e0       	ldi	r25, 0x00	; 0
     6b2:	55 df       	rcall	.-342    	; 0x55e <motor_drive>
	left_pos = motor_read_encoder_unscaled();
     6b4:	6d df       	rcall	.-294    	; 0x590 <motor_read_encoder_unscaled>
     6b6:	90 93 a8 02 	sts	0x02A8, r25
     6ba:	80 93 a7 02 	sts	0x02A7, r24
     6be:	2f ef       	ldi	r18, 0xFF	; 255
     6c0:	87 e9       	ldi	r24, 0x97	; 151
     6c2:	9a e3       	ldi	r25, 0x3A	; 58
     6c4:	21 50       	subi	r18, 0x01	; 1
     6c6:	80 40       	sbci	r24, 0x00	; 0
     6c8:	90 40       	sbci	r25, 0x00	; 0
     6ca:	e1 f7       	brne	.-8      	; 0x6c4 <motor_calibration+0x78>
     6cc:	00 c0       	rjmp	.+0      	; 0x6ce <motor_calibration+0x82>
     6ce:	00 00       	nop
	_delay_ms(1200);
	motor_reset_encoder();
     6d0:	4d df       	rcall	.-358    	; 0x56c <motor_reset_encoder>
     6d2:	0f 90       	pop	r0
     6d4:	0f 90       	pop	r0
     6d6:	0f 90       	pop	r0
     6d8:	0f 90       	pop	r0
     6da:	08 95       	ret

000006dc <motor_init>:
int prev_error = 0; 

 

void motor_init(void){
	DAC_init();
     6dc:	f5 de       	rcall	.-534    	; 0x4c8 <DAC_init>
	//declare output pins
	set_bit(DDRH, PH4);				//EN as output
     6de:	e1 e0       	ldi	r30, 0x01	; 1
     6e0:	f1 e0       	ldi	r31, 0x01	; 1
     6e2:	80 81       	ld	r24, Z
     6e4:	80 61       	ori	r24, 0x10	; 16
     6e6:	80 83       	st	Z, r24
	//enable motor
	set_bit(PORTH, PH4);
     6e8:	a2 e0       	ldi	r26, 0x02	; 2
     6ea:	b1 e0       	ldi	r27, 0x01	; 1
     6ec:	8c 91       	ld	r24, X
     6ee:	80 61       	ori	r24, 0x10	; 16
     6f0:	8c 93       	st	X, r24
	set_bit(DDRH, PH1);				//DIR as output
     6f2:	80 81       	ld	r24, Z
     6f4:	82 60       	ori	r24, 0x02	; 2
     6f6:	80 83       	st	Z, r24
	set_bit(DDRH, PH5);				//!OE as output
     6f8:	80 81       	ld	r24, Z
     6fa:	80 62       	ori	r24, 0x20	; 32
     6fc:	80 83       	st	Z, r24
	set_bit(DDRH, PH3);				//SEL as output
     6fe:	80 81       	ld	r24, Z
     700:	88 60       	ori	r24, 0x08	; 8
     702:	80 83       	st	Z, r24
	set_bit(DDRH, PH6);				//!RST as output
     704:	80 81       	ld	r24, Z
     706:	80 64       	ori	r24, 0x40	; 64
     708:	80 83       	st	Z, r24
	
	set_bit(PORTH, PH5);			//Output enables
     70a:	8c 91       	ld	r24, X
     70c:	80 62       	ori	r24, 0x20	; 32
     70e:	8c 93       	st	X, r24
	set_bit(PORTH, PH6);			//set restart to pin
     710:	8c 91       	ld	r24, X
     712:	80 64       	ori	r24, 0x40	; 64
     714:	8c 93       	st	X, r24
	
	
	
	DDRK = 0x00;
     716:	10 92 07 01 	sts	0x0107, r1
	motor_reset_encoder();
     71a:	28 df       	rcall	.-432    	; 0x56c <motor_reset_encoder>
	
	sei();
     71c:	78 94       	sei
	motor_calibration();
     71e:	96 df       	rcall	.-212    	; 0x64c <motor_calibration>
	cli();
     720:	f8 94       	cli
	
	
	
	//Set timer/counter0 interrupt
	//Normal mode
	clr_bit(TCCR3A, WGM31);
     722:	e0 e9       	ldi	r30, 0x90	; 144
     724:	f0 e0       	ldi	r31, 0x00	; 0
     726:	80 81       	ld	r24, Z
     728:	8d 7f       	andi	r24, 0xFD	; 253
     72a:	80 83       	st	Z, r24
	clr_bit(TCCR3A, WGM30);
     72c:	80 81       	ld	r24, Z
     72e:	8e 7f       	andi	r24, 0xFE	; 254
     730:	80 83       	st	Z, r24
	
	//Prescaler Fosc/8
	set_bit(TCCR3B, CS31);
     732:	e1 e9       	ldi	r30, 0x91	; 145
     734:	f0 e0       	ldi	r31, 0x00	; 0
     736:	80 81       	ld	r24, Z
     738:	82 60       	ori	r24, 0x02	; 2
     73a:	80 83       	st	Z, r24

	//Interrupt enable overflow
	set_bit(TIMSK3, TOIE3);
     73c:	e1 e7       	ldi	r30, 0x71	; 113
     73e:	f0 e0       	ldi	r31, 0x00	; 0
     740:	80 81       	ld	r24, Z
     742:	81 60       	ori	r24, 0x01	; 1
     744:	80 83       	st	Z, r24
     746:	08 95       	ret

00000748 <motor_PID>:
	_delay_ms(1200);
	motor_reset_encoder();
}


int motor_PID(int slider_value){
     748:	cf 92       	push	r12
     74a:	df 92       	push	r13
     74c:	ef 92       	push	r14
     74e:	ff 92       	push	r15
     750:	0f 93       	push	r16
     752:	1f 93       	push	r17
     754:	cf 93       	push	r28
     756:	df 93       	push	r29
     758:	ec 01       	movw	r28, r24
	} else if (slider_value > right_pos){
		slider_value = right_pos;
	}*/
	
	static float integral = 0; 
	int data = motor_read_encoder();
     75a:	43 df       	rcall	.-378    	; 0x5e2 <motor_read_encoder>
	int error = slider_value - data; 
     75c:	c8 1b       	sub	r28, r24
     75e:	d9 0b       	sbc	r29, r25
	//printf("encoder: %d\n", data);
	if (error > 0){
     760:	1c 16       	cp	r1, r28
     762:	1d 06       	cpc	r1, r29
     764:	1c f4       	brge	.+6      	; 0x76c <motor_PID+0x24>
		dir = RIGHT;
     766:	10 92 a9 02 	sts	0x02A9, r1
     76a:	03 c0       	rjmp	.+6      	; 0x772 <motor_PID+0x2a>
	} 
	else{
		dir = LEFT; 
     76c:	81 e0       	ldi	r24, 0x01	; 1
     76e:	80 93 a9 02 	sts	0x02A9, r24
	}
	//in case of error ti small, stop integration
	if(abs(error) > epsilon){
     772:	7e 01       	movw	r14, r28
     774:	dd 23       	and	r29, r29
     776:	24 f4       	brge	.+8      	; 0x780 <motor_PID+0x38>
     778:	ee 24       	eor	r14, r14
     77a:	ff 24       	eor	r15, r15
     77c:	ec 1a       	sub	r14, r28
     77e:	fd 0a       	sbc	r15, r29
     780:	83 e0       	ldi	r24, 0x03	; 3
     782:	e8 16       	cp	r14, r24
     784:	f1 04       	cpc	r15, r1
     786:	f4 f0       	brlt	.+60     	; 0x7c4 <motor_PID+0x7c>
		integral = integral + error*dt;
     788:	be 01       	movw	r22, r28
     78a:	88 27       	eor	r24, r24
     78c:	77 fd       	sbrc	r23, 7
     78e:	80 95       	com	r24
     790:	98 2f       	mov	r25, r24
     792:	d0 d3       	rcall	.+1952   	; 0xf34 <__floatsisf>
     794:	2f e6       	ldi	r18, 0x6F	; 111
     796:	32 e1       	ldi	r19, 0x12	; 18
     798:	43 e0       	ldi	r20, 0x03	; 3
     79a:	5d e3       	ldi	r21, 0x3D	; 61
     79c:	7f d4       	rcall	.+2302   	; 0x109c <__mulsf3>
     79e:	9b 01       	movw	r18, r22
     7a0:	ac 01       	movw	r20, r24
     7a2:	60 91 92 02 	lds	r22, 0x0292
     7a6:	70 91 93 02 	lds	r23, 0x0293
     7aa:	80 91 94 02 	lds	r24, 0x0294
     7ae:	90 91 95 02 	lds	r25, 0x0295
     7b2:	bd d2       	rcall	.+1402   	; 0xd2e <__addsf3>
     7b4:	60 93 92 02 	sts	0x0292, r22
     7b8:	70 93 93 02 	sts	0x0293, r23
     7bc:	80 93 94 02 	sts	0x0294, r24
     7c0:	90 93 95 02 	sts	0x0295, r25
	} 
	float derivate = (error - prev_error)/dt;
	int output = Kp*abs(error) + Ki*integral + Kd*derivate;
     7c4:	b7 01       	movw	r22, r14
     7c6:	88 27       	eor	r24, r24
     7c8:	77 fd       	sbrc	r23, 7
     7ca:	80 95       	com	r24
     7cc:	98 2f       	mov	r25, r24
     7ce:	b2 d3       	rcall	.+1892   	; 0xf34 <__floatsisf>
     7d0:	6b 01       	movw	r12, r22
     7d2:	7c 01       	movw	r14, r24
     7d4:	2a e0       	ldi	r18, 0x0A	; 10
     7d6:	37 ed       	ldi	r19, 0xD7	; 215
     7d8:	43 e2       	ldi	r20, 0x23	; 35
     7da:	5c e3       	ldi	r21, 0x3C	; 60
     7dc:	60 91 92 02 	lds	r22, 0x0292
     7e0:	70 91 93 02 	lds	r23, 0x0293
     7e4:	80 91 94 02 	lds	r24, 0x0294
     7e8:	90 91 95 02 	lds	r25, 0x0295
     7ec:	57 d4       	rcall	.+2222   	; 0x109c <__mulsf3>
     7ee:	9b 01       	movw	r18, r22
     7f0:	ac 01       	movw	r20, r24
     7f2:	c7 01       	movw	r24, r14
     7f4:	b6 01       	movw	r22, r12
     7f6:	9b d2       	rcall	.+1334   	; 0xd2e <__addsf3>
     7f8:	6b 01       	movw	r12, r22
     7fa:	7c 01       	movw	r14, r24
	}
	//in case of error ti small, stop integration
	if(abs(error) > epsilon){
		integral = integral + error*dt;
	} 
	float derivate = (error - prev_error)/dt;
     7fc:	80 91 96 02 	lds	r24, 0x0296
     800:	90 91 97 02 	lds	r25, 0x0297
     804:	be 01       	movw	r22, r28
     806:	68 1b       	sub	r22, r24
     808:	79 0b       	sbc	r23, r25
     80a:	88 27       	eor	r24, r24
     80c:	77 fd       	sbrc	r23, 7
     80e:	80 95       	com	r24
     810:	98 2f       	mov	r25, r24
     812:	90 d3       	rcall	.+1824   	; 0xf34 <__floatsisf>
     814:	2f e6       	ldi	r18, 0x6F	; 111
     816:	32 e1       	ldi	r19, 0x12	; 18
     818:	43 e0       	ldi	r20, 0x03	; 3
     81a:	5d e3       	ldi	r21, 0x3D	; 61
     81c:	f0 d2       	rcall	.+1504   	; 0xdfe <__divsf3>
	int output = Kp*abs(error) + Ki*integral + Kd*derivate;
     81e:	2d ec       	ldi	r18, 0xCD	; 205
     820:	3c ec       	ldi	r19, 0xCC	; 204
     822:	4c ec       	ldi	r20, 0xCC	; 204
     824:	5d e3       	ldi	r21, 0x3D	; 61
     826:	3a d4       	rcall	.+2164   	; 0x109c <__mulsf3>
     828:	9b 01       	movw	r18, r22
     82a:	ac 01       	movw	r20, r24
     82c:	c7 01       	movw	r24, r14
     82e:	b6 01       	movw	r22, r12
     830:	7e d2       	rcall	.+1276   	; 0xd2e <__addsf3>
     832:	4d d3       	rcall	.+1690   	; 0xece <__fixsfsi>
     834:	77 23       	and	r23, r23
     836:	14 f4       	brge	.+4      	; 0x83c <motor_PID+0xf4>
     838:	60 e0       	ldi	r22, 0x00	; 0
     83a:	70 e0       	ldi	r23, 0x00	; 0
     83c:	8b 01       	movw	r16, r22
     83e:	6f 3f       	cpi	r22, 0xFF	; 255
     840:	71 05       	cpc	r23, r1
     842:	19 f0       	breq	.+6      	; 0x84a <motor_PID+0x102>
     844:	14 f0       	brlt	.+4      	; 0x84a <motor_PID+0x102>
     846:	0f ef       	ldi	r16, 0xFF	; 255
     848:	10 e0       	ldi	r17, 0x00	; 0
		output = MAX;
	} 
	else if (output < MIN){
		output = MIN;
	} 
	printf("OUTPUT %d\n", output);
     84a:	1f 93       	push	r17
     84c:	0f 93       	push	r16
     84e:	89 e6       	ldi	r24, 0x69	; 105
     850:	92 e0       	ldi	r25, 0x02	; 2
     852:	9f 93       	push	r25
     854:	8f 93       	push	r24
     856:	d5 d4       	rcall	.+2474   	; 0x1202 <printf>
	
	prev_error = error;
     858:	d0 93 97 02 	sts	0x0297, r29
     85c:	c0 93 96 02 	sts	0x0296, r28
	return output;
     860:	0f 90       	pop	r0
     862:	0f 90       	pop	r0
     864:	0f 90       	pop	r0
     866:	0f 90       	pop	r0
}
     868:	c8 01       	movw	r24, r16
     86a:	df 91       	pop	r29
     86c:	cf 91       	pop	r28
     86e:	1f 91       	pop	r17
     870:	0f 91       	pop	r16
     872:	ff 90       	pop	r15
     874:	ef 90       	pop	r14
     876:	df 90       	pop	r13
     878:	cf 90       	pop	r12
     87a:	08 95       	ret

0000087c <servo_init>:
#include "driver_servo.h"
#include <stdio.h>
#include <avr/io.h>
#include "driver_uart.h"
void servo_init(void){
	pwm_init();
     87c:	4d d1       	rcall	.+666    	; 0xb18 <pwm_init>
	//initialize to center position
	pwm_set_pulse_width(0.0015);
     87e:	66 ea       	ldi	r22, 0xA6	; 166
     880:	7b e9       	ldi	r23, 0x9B	; 155
     882:	84 ec       	ldi	r24, 0xC4	; 196
     884:	9a e3       	ldi	r25, 0x3A	; 58
     886:	6f c1       	rjmp	.+734    	; 0xb66 <pwm_set_pulse_width>
     888:	08 95       	ret

0000088a <servo_set_pos>:


void servo_set_pos(uint8_t dir){
	

	if(dir > 135){					//dir is scaled from 0 to 100
     88a:	88 38       	cpi	r24, 0x88	; 136
     88c:	a8 f0       	brcs	.+42     	; 0x8b8 <servo_set_pos+0x2e>
		pwm_set_pulse_width(0.0015 + (dir-132)*0.000004);
     88e:	68 2f       	mov	r22, r24
     890:	70 e0       	ldi	r23, 0x00	; 0
     892:	64 58       	subi	r22, 0x84	; 132
     894:	71 09       	sbc	r23, r1
     896:	88 27       	eor	r24, r24
     898:	77 fd       	sbrc	r23, 7
     89a:	80 95       	com	r24
     89c:	98 2f       	mov	r25, r24
     89e:	4a d3       	rcall	.+1684   	; 0xf34 <__floatsisf>
     8a0:	2d eb       	ldi	r18, 0xBD	; 189
     8a2:	37 e3       	ldi	r19, 0x37	; 55
     8a4:	46 e8       	ldi	r20, 0x86	; 134
     8a6:	56 e3       	ldi	r21, 0x36	; 54
     8a8:	f9 d3       	rcall	.+2034   	; 0x109c <__mulsf3>
     8aa:	26 ea       	ldi	r18, 0xA6	; 166
     8ac:	3b e9       	ldi	r19, 0x9B	; 155
     8ae:	44 ec       	ldi	r20, 0xC4	; 196
     8b0:	5a e3       	ldi	r21, 0x3A	; 58
     8b2:	3d d2       	rcall	.+1146   	; 0xd2e <__addsf3>
     8b4:	58 c1       	rjmp	.+688    	; 0xb66 <pwm_set_pulse_width>
     8b6:	08 95       	ret
	}
	else if (dir < 130){
     8b8:	82 38       	cpi	r24, 0x82	; 130
     8ba:	88 f4       	brcc	.+34     	; 0x8de <servo_set_pos+0x54>
		pwm_set_pulse_width(0.0009 + dir*0.000004);
     8bc:	68 2f       	mov	r22, r24
     8be:	70 e0       	ldi	r23, 0x00	; 0
     8c0:	80 e0       	ldi	r24, 0x00	; 0
     8c2:	90 e0       	ldi	r25, 0x00	; 0
     8c4:	37 d3       	rcall	.+1646   	; 0xf34 <__floatsisf>
     8c6:	2d eb       	ldi	r18, 0xBD	; 189
     8c8:	37 e3       	ldi	r19, 0x37	; 55
     8ca:	46 e8       	ldi	r20, 0x86	; 134
     8cc:	56 e3       	ldi	r21, 0x36	; 54
     8ce:	e6 d3       	rcall	.+1996   	; 0x109c <__mulsf3>
     8d0:	2a ef       	ldi	r18, 0xFA	; 250
     8d2:	3d ee       	ldi	r19, 0xED	; 237
     8d4:	4b e6       	ldi	r20, 0x6B	; 107
     8d6:	5a e3       	ldi	r21, 0x3A	; 58
     8d8:	2a d2       	rcall	.+1108   	; 0xd2e <__addsf3>
     8da:	45 c1       	rjmp	.+650    	; 0xb66 <pwm_set_pulse_width>
     8dc:	08 95       	ret
	}
	else{
		pwm_set_pulse_width(0.0015);
     8de:	66 ea       	ldi	r22, 0xA6	; 166
     8e0:	7b e9       	ldi	r23, 0x9B	; 155
     8e2:	84 ec       	ldi	r24, 0xC4	; 196
     8e4:	9a e3       	ldi	r25, 0x3A	; 58
     8e6:	3f c1       	rjmp	.+638    	; 0xb66 <pwm_set_pulse_width>
     8e8:	08 95       	ret

000008ea <solenoid_init>:
#include <util/delay.h>


void solenoid_init(void){
	//Set solenoidpin(A1 == PF1) to output
	set_bit(DDRF, PF1);
     8ea:	81 9a       	sbi	0x10, 1	; 16
	set_bit(PORTF, PF1);
     8ec:	89 9a       	sbi	0x11, 1	; 17
     8ee:	08 95       	ret

000008f0 <solenoid_shoot>:
}

void solenoid_shoot(void){
	clr_bit(PORTF, PF1);
     8f0:	89 98       	cbi	0x11, 1	; 17
     8f2:	2f ef       	ldi	r18, 0xFF	; 255
     8f4:	81 ee       	ldi	r24, 0xE1	; 225
     8f6:	94 e0       	ldi	r25, 0x04	; 4
     8f8:	21 50       	subi	r18, 0x01	; 1
     8fa:	80 40       	sbci	r24, 0x00	; 0
     8fc:	90 40       	sbci	r25, 0x00	; 0
     8fe:	e1 f7       	brne	.-8      	; 0x8f8 <solenoid_shoot+0x8>
     900:	00 c0       	rjmp	.+0      	; 0x902 <solenoid_shoot+0x12>
     902:	00 00       	nop
	_delay_ms(100); 
	set_bit(PORTF, PF1);
     904:	89 9a       	sbi	0x11, 1	; 17
     906:	08 95       	ret

00000908 <UART_transmit>:

int UART_transmit(unsigned char data, FILE *stream){
	
	//Wait for empty transmit buffer
	
	while(!( UCSR0A & (1<<UDRE0)) );
     908:	e0 ec       	ldi	r30, 0xC0	; 192
     90a:	f0 e0       	ldi	r31, 0x00	; 0
     90c:	90 81       	ld	r25, Z
     90e:	95 ff       	sbrs	r25, 5
     910:	fd cf       	rjmp	.-6      	; 0x90c <UART_transmit+0x4>
 
	//Put data into buffer, sends the data
 
	UDR0 = data;
     912:	80 93 c6 00 	sts	0x00C6, r24
	return 0; 
}
     916:	80 e0       	ldi	r24, 0x00	; 0
     918:	90 e0       	ldi	r25, 0x00	; 0
     91a:	08 95       	ret

0000091c <UART_receive>:

unsigned char UART_receive(){

	//Wait for data to be received

	while( !(UCSR0A & (1<<RXC0)) );
     91c:	e0 ec       	ldi	r30, 0xC0	; 192
     91e:	f0 e0       	ldi	r31, 0x00	; 0
     920:	80 81       	ld	r24, Z
     922:	88 23       	and	r24, r24
     924:	ec f7       	brge	.-6      	; 0x920 <UART_receive+0x4>
 
	//Get and return received data from buffer
 
	return UDR0;
     926:	80 91 c6 00 	lds	r24, 0x00C6
}
     92a:	08 95       	ret

0000092c <UART_init>:

int UART_init(unsigned int ubrr){
/* 
Set baud rate
 */
	UBRR0L = ubrr;
     92c:	80 93 c4 00 	sts	0x00C4, r24

/* 
Enable receiver and transmitter
 */
	UCSR0B =(1<<RXEN0)|(1<<TXEN0);
     930:	88 e1       	ldi	r24, 0x18	; 24
     932:	80 93 c1 00 	sts	0x00C1, r24
	
	uart = fdevopen(&UART_transmit, &UART_receive);
     936:	6e e8       	ldi	r22, 0x8E	; 142
     938:	74 e0       	ldi	r23, 0x04	; 4
     93a:	84 e8       	ldi	r24, 0x84	; 132
     93c:	94 e0       	ldi	r25, 0x04	; 4
     93e:	17 d4       	rcall	.+2094   	; 0x116e <fdevopen>
     940:	90 93 ad 02 	sts	0x02AD, r25
     944:	80 93 ac 02 	sts	0x02AC, r24
	
	
	return 0; 
}
     948:	80 e0       	ldi	r24, 0x00	; 0
     94a:	90 e0       	ldi	r25, 0x00	; 0
     94c:	08 95       	ret

0000094e <MCP2515_reset>:
	SPI_read_write(MCP_READ_STATUS);
	status = SPI_read_write(0xFF);
	status = SPI_read_write(0xFF);		//send same data two times
	SPI_deactivate_SS();	
	return status;
}
     94e:	d1 d0       	rcall	.+418    	; 0xaf2 <SPI_activate_SS>
     950:	80 ec       	ldi	r24, 0xC0	; 192
     952:	c9 d0       	rcall	.+402    	; 0xae6 <SPI_read_write>
     954:	d0 c0       	rjmp	.+416    	; 0xaf6 <SPI_deactivate_SS>
     956:	08 95       	ret

00000958 <MCP2515_read>:
     958:	cf 93       	push	r28
     95a:	c8 2f       	mov	r28, r24
     95c:	ca d0       	rcall	.+404    	; 0xaf2 <SPI_activate_SS>
     95e:	83 e0       	ldi	r24, 0x03	; 3
     960:	c2 d0       	rcall	.+388    	; 0xae6 <SPI_read_write>
     962:	8c 2f       	mov	r24, r28
     964:	c0 d0       	rcall	.+384    	; 0xae6 <SPI_read_write>
     966:	80 e0       	ldi	r24, 0x00	; 0
     968:	be d0       	rcall	.+380    	; 0xae6 <SPI_read_write>
     96a:	c8 2f       	mov	r28, r24
     96c:	c4 d0       	rcall	.+392    	; 0xaf6 <SPI_deactivate_SS>
     96e:	8c 2f       	mov	r24, r28
     970:	cf 91       	pop	r28
     972:	08 95       	ret

00000974 <MCP2515_write>:
     974:	cf 93       	push	r28
     976:	df 93       	push	r29
     978:	d8 2f       	mov	r29, r24
     97a:	c6 2f       	mov	r28, r22
     97c:	ba d0       	rcall	.+372    	; 0xaf2 <SPI_activate_SS>
     97e:	82 e0       	ldi	r24, 0x02	; 2
     980:	b2 d0       	rcall	.+356    	; 0xae6 <SPI_read_write>
     982:	8d 2f       	mov	r24, r29
     984:	b0 d0       	rcall	.+352    	; 0xae6 <SPI_read_write>
     986:	8c 2f       	mov	r24, r28
     988:	ae d0       	rcall	.+348    	; 0xae6 <SPI_read_write>
     98a:	b5 d0       	rcall	.+362    	; 0xaf6 <SPI_deactivate_SS>
     98c:	df 91       	pop	r29
     98e:	cf 91       	pop	r28
     990:	08 95       	ret

00000992 <MCP2515_request_to_send>:
     992:	cf 93       	push	r28
     994:	c8 2f       	mov	r28, r24
     996:	ad d0       	rcall	.+346    	; 0xaf2 <SPI_activate_SS>
     998:	c8 30       	cpi	r28, 0x08	; 8
     99a:	20 f4       	brcc	.+8      	; 0x9a4 <MCP2515_request_to_send+0x12>
     99c:	8c 2f       	mov	r24, r28
     99e:	80 68       	ori	r24, 0x80	; 128
     9a0:	a2 d0       	rcall	.+324    	; 0xae6 <SPI_read_write>
     9a2:	02 c0       	rjmp	.+4      	; 0x9a8 <MCP2515_request_to_send+0x16>
     9a4:	80 e8       	ldi	r24, 0x80	; 128
     9a6:	9f d0       	rcall	.+318    	; 0xae6 <SPI_read_write>
     9a8:	a6 d0       	rcall	.+332    	; 0xaf6 <SPI_deactivate_SS>
     9aa:	cf 91       	pop	r28
     9ac:	08 95       	ret

000009ae <MCP2515_bit_modify>:


void MCP2515_bit_modify(uint8_t address, uint8_t mask_byte, uint8_t data_byte){
     9ae:	1f 93       	push	r17
     9b0:	cf 93       	push	r28
     9b2:	df 93       	push	r29
     9b4:	18 2f       	mov	r17, r24
     9b6:	d6 2f       	mov	r29, r22
     9b8:	c4 2f       	mov	r28, r20
	SPI_activate_SS();
     9ba:	9b d0       	rcall	.+310    	; 0xaf2 <SPI_activate_SS>
	SPI_read_write(MCP_BITMOD);
     9bc:	85 e0       	ldi	r24, 0x05	; 5
     9be:	93 d0       	rcall	.+294    	; 0xae6 <SPI_read_write>
	SPI_read_write(address);
     9c0:	81 2f       	mov	r24, r17
     9c2:	91 d0       	rcall	.+290    	; 0xae6 <SPI_read_write>
	SPI_read_write(mask_byte);
     9c4:	8d 2f       	mov	r24, r29
     9c6:	8f d0       	rcall	.+286    	; 0xae6 <SPI_read_write>
	SPI_read_write(data_byte);
     9c8:	8c 2f       	mov	r24, r28
     9ca:	8d d0       	rcall	.+282    	; 0xae6 <SPI_read_write>
	SPI_deactivate_SS();
     9cc:	94 d0       	rcall	.+296    	; 0xaf6 <SPI_deactivate_SS>
     9ce:	df 91       	pop	r29
     9d0:	cf 91       	pop	r28
     9d2:	1f 91       	pop	r17
     9d4:	08 95       	ret

000009d6 <main>:
int timer_flag = 0;
int IR_value = 0; 
int last_IR_value = 0; 

int main(void)
{
     9d6:	cf 93       	push	r28
     9d8:	df 93       	push	r29
     9da:	cd b7       	in	r28, 0x3d	; 61
     9dc:	de b7       	in	r29, 0x3e	; 62
     9de:	2c 97       	sbiw	r28, 0x0c	; 12
     9e0:	0f b6       	in	r0, 0x3f	; 63
     9e2:	f8 94       	cli
     9e4:	de bf       	out	0x3e, r29	; 62
     9e6:	0f be       	out	0x3f, r0	; 63
     9e8:	cd bf       	out	0x3d, r28	; 61
	
	cli();
     9ea:	f8 94       	cli
	UART_init(MYUBRR);
     9ec:	87 e6       	ldi	r24, 0x67	; 103
     9ee:	90 e0       	ldi	r25, 0x00	; 0
     9f0:	9d df       	rcall	.-198    	; 0x92c <UART_init>
	CAN_init();
     9f2:	ea db       	rcall	.-2092   	; 0x1c8 <CAN_init>
	servo_init();
     9f4:	43 df       	rcall	.-378    	; 0x87c <servo_init>
	ADC_init();
     9f6:	23 dd       	rcall	.-1466   	; 0x43e <ADC_init>
	solenoid_init();
     9f8:	78 df       	rcall	.-272    	; 0x8ea <solenoid_init>
	motor_init();
     9fa:	70 de       	rcall	.-800    	; 0x6dc <motor_init>
	sei();
     9fc:	78 94       	sei
	while(1)
	{
		
		if(rx_int_flag){
			
			Message recieve_msg = CAN_recieve();
     9fe:	8e 01       	movw	r16, r28
     a00:	0f 5f       	subi	r16, 0xFF	; 255
     a02:	1f 4f       	sbci	r17, 0xFF	; 255
			}
			rx_int_flag = 0; 
		}
		
		if(timer_flag == 1){
			clr_bit(TIMSK3, TOIE3);
     a04:	0f 2e       	mov	r0, r31
     a06:	f1 e7       	ldi	r31, 0x71	; 113
     a08:	cf 2e       	mov	r12, r31
     a0a:	d1 2c       	mov	r13, r1
     a0c:	f0 2d       	mov	r31, r0
		}
		IR_value = IR_game_over();
		
		if(IR_value == 1){
			printf("Can melding, spill over\n");
			Message msg = {1, 1, 0};
     a0e:	0f 2e       	mov	r0, r31
     a10:	fc e0       	ldi	r31, 0x0C	; 12
     a12:	af 2e       	mov	r10, r31
     a14:	f0 2d       	mov	r31, r0
     a16:	ee 24       	eor	r14, r14
     a18:	e3 94       	inc	r14
     a1a:	f1 2c       	mov	r15, r1
	sei();
	
	while(1)
	{
		
		if(rx_int_flag){
     a1c:	80 91 9d 02 	lds	r24, 0x029D
     a20:	88 23       	and	r24, r24
     a22:	99 f0       	breq	.+38     	; 0xa4a <main+0x74>
			
			Message recieve_msg = CAN_recieve();
     a24:	c8 01       	movw	r24, r16
     a26:	6c dc       	rcall	.-1832   	; 0x300 <CAN_recieve>
			
			joystick_pos_x = recieve_msg.data[0];
     a28:	8d 81       	ldd	r24, Y+5	; 0x05
     a2a:	80 93 ae 02 	sts	0x02AE, r24
			slider_pos_r = recieve_msg.data[1];
     a2e:	9e 81       	ldd	r25, Y+6	; 0x06
     a30:	90 93 9c 02 	sts	0x029C, r25
			int solenoid_button = recieve_msg.data[2];
     a34:	bf 80       	ldd	r11, Y+7	; 0x07
			
			
			servo_set_pos(joystick_pos_x);
     a36:	29 df       	rcall	.-430    	; 0x88a <servo_set_pos>
			
			if (solenoid_button == 2){
     a38:	82 e0       	ldi	r24, 0x02	; 2
     a3a:	b8 12       	cpse	r11, r24
     a3c:	04 c0       	rjmp	.+8      	; 0xa46 <main+0x70>
				printf("shoot\n");
     a3e:	84 e7       	ldi	r24, 0x74	; 116
     a40:	92 e0       	ldi	r25, 0x02	; 2
     a42:	f0 d3       	rcall	.+2016   	; 0x1224 <puts>
				solenoid_shoot();
     a44:	55 df       	rcall	.-342    	; 0x8f0 <solenoid_shoot>
				solenoid_button = 0;
			}
			rx_int_flag = 0; 
     a46:	10 92 9d 02 	sts	0x029D, r1
		}
		
		if(timer_flag == 1){
     a4a:	20 91 9a 02 	lds	r18, 0x029A
     a4e:	30 91 9b 02 	lds	r19, 0x029B
     a52:	21 30       	cpi	r18, 0x01	; 1
     a54:	31 05       	cpc	r19, r1
     a56:	89 f4       	brne	.+34     	; 0xa7a <main+0xa4>
			clr_bit(TIMSK3, TOIE3);
     a58:	f6 01       	movw	r30, r12
     a5a:	80 81       	ld	r24, Z
     a5c:	8e 7f       	andi	r24, 0xFE	; 254
     a5e:	80 83       	st	Z, r24
			//printf("PI input %d \t", slider_pos_r);
			//printf("Encoder %d \n", motor_read_encoder());
			
			motor_drive(motor_PID(slider_pos_r));
     a60:	80 91 9c 02 	lds	r24, 0x029C
     a64:	90 e0       	ldi	r25, 0x00	; 0
     a66:	70 de       	rcall	.-800    	; 0x748 <motor_PID>
     a68:	7a dd       	rcall	.-1292   	; 0x55e <motor_drive>
			set_bit(TIMSK3, TOIE3);
     a6a:	f6 01       	movw	r30, r12
     a6c:	80 81       	ld	r24, Z
     a6e:	81 60       	ori	r24, 0x01	; 1
     a70:	80 83       	st	Z, r24
			timer_flag = 0;
     a72:	10 92 9b 02 	sts	0x029B, r1
     a76:	10 92 9a 02 	sts	0x029A, r1
		}
		IR_value = IR_game_over();
     a7a:	57 dd       	rcall	.-1362   	; 0x52a <IR_game_over>
     a7c:	90 93 99 02 	sts	0x0299, r25
     a80:	80 93 98 02 	sts	0x0298, r24
		
		if(IR_value == 1){
     a84:	01 97       	sbiw	r24, 0x01	; 1
     a86:	a1 f4       	brne	.+40     	; 0xab0 <main+0xda>
			printf("Can melding, spill over\n");
     a88:	8a e7       	ldi	r24, 0x7A	; 122
     a8a:	92 e0       	ldi	r25, 0x02	; 2
     a8c:	cb d3       	rcall	.+1942   	; 0x1224 <puts>
			Message msg = {1, 1, 0};
     a8e:	f8 01       	movw	r30, r16
     a90:	8a 2d       	mov	r24, r10
     a92:	11 92       	st	Z+, r1
     a94:	8a 95       	dec	r24
     a96:	e9 f7       	brne	.-6      	; 0xa92 <main+0xbc>
     a98:	fa 82       	std	Y+2, r15	; 0x02
     a9a:	e9 82       	std	Y+1, r14	; 0x01
     a9c:	fc 82       	std	Y+4, r15	; 0x04
     a9e:	eb 82       	std	Y+3, r14	; 0x03
			CAN_send(&msg);
     aa0:	c8 01       	movw	r24, r16
     aa2:	e7 db       	rcall	.-2098   	; 0x272 <CAN_send>
			while(!rx_int_flag);			//waiting for message about new game
     aa4:	80 91 9d 02 	lds	r24, 0x029D
     aa8:	88 23       	and	r24, r24
     aaa:	e1 f3       	breq	.-8      	; 0xaa4 <main+0xce>
			rx_int_flag = 0; 
     aac:	10 92 9d 02 	sts	0x029D, r1
     ab0:	ef e9       	ldi	r30, 0x9F	; 159
     ab2:	ff e0       	ldi	r31, 0x0F	; 15
     ab4:	31 97       	sbiw	r30, 0x01	; 1
     ab6:	f1 f7       	brne	.-4      	; 0xab4 <main+0xde>
     ab8:	00 c0       	rjmp	.+0      	; 0xaba <main+0xe4>
     aba:	00 00       	nop
     abc:	af cf       	rjmp	.-162    	; 0xa1c <main+0x46>

00000abe <__vector_35>:
	}
	return 0;
}


ISR(TIMER3_OVF_vect){
     abe:	1f 92       	push	r1
     ac0:	0f 92       	push	r0
     ac2:	0f b6       	in	r0, 0x3f	; 63
     ac4:	0f 92       	push	r0
     ac6:	11 24       	eor	r1, r1
     ac8:	8f 93       	push	r24
     aca:	9f 93       	push	r25
	timer_flag = 1;
     acc:	81 e0       	ldi	r24, 0x01	; 1
     ace:	90 e0       	ldi	r25, 0x00	; 0
     ad0:	90 93 9b 02 	sts	0x029B, r25
     ad4:	80 93 9a 02 	sts	0x029A, r24
	
     ad8:	9f 91       	pop	r25
     ada:	8f 91       	pop	r24
     adc:	0f 90       	pop	r0
     ade:	0f be       	out	0x3f, r0	; 63
     ae0:	0f 90       	pop	r0
     ae2:	1f 90       	pop	r1
     ae4:	18 95       	reti

00000ae6 <SPI_read_write>:

}

uint8_t SPI_read_write(char cData){
	/* Start transmission */
	SPDR = cData;
     ae6:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(test_bit(SPSR, SPIF)));   //wait until SPIF-flag is set. 
     ae8:	0d b4       	in	r0, 0x2d	; 45
     aea:	07 fe       	sbrs	r0, 7
     aec:	fd cf       	rjmp	.-6      	; 0xae8 <SPI_read_write+0x2>
	
	return SPDR;
     aee:	8e b5       	in	r24, 0x2e	; 46
}
     af0:	08 95       	ret

00000af2 <SPI_activate_SS>:

void SPI_activate_SS(){
	clr_bit(PORTB, SS);
     af2:	2f 98       	cbi	0x05, 7	; 5
     af4:	08 95       	ret

00000af6 <SPI_deactivate_SS>:
}

void SPI_deactivate_SS(){
	set_bit(PORTB, SS);
     af6:	2f 9a       	sbi	0x05, 7	; 5
     af8:	08 95       	ret

00000afa <SPI_init>:
	
	//Data order MSB transmitted first
	//clr_bit(SPCR, DORD);
	
	//Set SPI to master mode
	set_bit(SPCR, MSTR);
     afa:	8c b5       	in	r24, 0x2c	; 44
     afc:	80 61       	ori	r24, 0x10	; 16
     afe:	8c bd       	out	0x2c, r24	; 44
	//set SPI clock rate = Fosc/16 
	set_bit(SPCR, SPR0);
     b00:	8c b5       	in	r24, 0x2c	; 44
     b02:	81 60       	ori	r24, 0x01	; 1
     b04:	8c bd       	out	0x2c, r24	; 44
	
	
	//set MOSI and SCK to output, all others input
	set_bit(DDRB, MOSI);
     b06:	22 9a       	sbi	0x04, 2	; 4
	set_bit(DDRB, SCK);
     b08:	21 9a       	sbi	0x04, 1	; 4
	set_bit(DDRB, SS);
     b0a:	27 9a       	sbi	0x04, 7	; 4
	set_bit(DDRB, PB0);
     b0c:	20 9a       	sbi	0x04, 0	; 4


	//SPI enable
	set_bit(SPCR, SPE);
     b0e:	8c b5       	in	r24, 0x2c	; 44
     b10:	80 64       	ori	r24, 0x40	; 64
     b12:	8c bd       	out	0x2c, r24	; 44
	SPI_deactivate_SS();
     b14:	f0 cf       	rjmp	.-32     	; 0xaf6 <SPI_deactivate_SS>
     b16:	08 95       	ret

00000b18 <pwm_init>:
void pwm_set_period(float sec){
	if ((sec < 0.021) & (sec > 0.009)){
		uint16_t period = (PWM_FREQ)*sec -0.5;
		ICR1 = period;  
	}
}
     b18:	e0 e8       	ldi	r30, 0x80	; 128
     b1a:	f0 e0       	ldi	r31, 0x00	; 0
     b1c:	80 81       	ld	r24, Z
     b1e:	80 68       	ori	r24, 0x80	; 128
     b20:	80 83       	st	Z, r24
     b22:	80 81       	ld	r24, Z
     b24:	8f 7b       	andi	r24, 0xBF	; 191
     b26:	80 83       	st	Z, r24
     b28:	80 81       	ld	r24, Z
     b2a:	82 60       	ori	r24, 0x02	; 2
     b2c:	80 83       	st	Z, r24
     b2e:	80 81       	ld	r24, Z
     b30:	8e 7f       	andi	r24, 0xFE	; 254
     b32:	80 83       	st	Z, r24
     b34:	e1 e8       	ldi	r30, 0x81	; 129
     b36:	f0 e0       	ldi	r31, 0x00	; 0
     b38:	80 81       	ld	r24, Z
     b3a:	88 60       	ori	r24, 0x08	; 8
     b3c:	80 83       	st	Z, r24
     b3e:	80 81       	ld	r24, Z
     b40:	80 61       	ori	r24, 0x10	; 16
     b42:	80 83       	st	Z, r24
     b44:	80 81       	ld	r24, Z
     b46:	84 60       	ori	r24, 0x04	; 4
     b48:	80 83       	st	Z, r24
     b4a:	80 81       	ld	r24, Z
     b4c:	8d 7f       	andi	r24, 0xFD	; 253
     b4e:	80 83       	st	Z, r24
     b50:	80 81       	ld	r24, Z
     b52:	8e 7f       	andi	r24, 0xFE	; 254
     b54:	80 83       	st	Z, r24
     b56:	25 9a       	sbi	0x04, 5	; 4
     b58:	81 ee       	ldi	r24, 0xE1	; 225
     b5a:	94 e0       	ldi	r25, 0x04	; 4
     b5c:	90 93 87 00 	sts	0x0087, r25
     b60:	80 93 86 00 	sts	0x0086, r24
     b64:	08 95       	ret

00000b66 <pwm_set_pulse_width>:

void pwm_set_pulse_width(float sec){
     b66:	cf 92       	push	r12
     b68:	df 92       	push	r13
     b6a:	ef 92       	push	r14
     b6c:	ff 92       	push	r15
     b6e:	cf 93       	push	r28
     b70:	6b 01       	movw	r12, r22
     b72:	7c 01       	movw	r14, r24
	cli();
     b74:	f8 94       	cli
	if ((sec < 0.0021) & (sec > 0.0009)){
     b76:	c1 e0       	ldi	r28, 0x01	; 1
     b78:	2a ef       	ldi	r18, 0xFA	; 250
     b7a:	3d ee       	ldi	r19, 0xED	; 237
     b7c:	4b e6       	ldi	r20, 0x6B	; 107
     b7e:	5a e3       	ldi	r21, 0x3A	; 58
     b80:	89 d2       	rcall	.+1298   	; 0x1094 <__gesf2>
     b82:	18 16       	cp	r1, r24
     b84:	0c f0       	brlt	.+2      	; 0xb88 <pwm_set_pulse_width+0x22>
     b86:	c0 e0       	ldi	r28, 0x00	; 0
     b88:	cc 23       	and	r28, r28
     b8a:	d1 f0       	breq	.+52     	; 0xbc0 <pwm_set_pulse_width+0x5a>
     b8c:	27 e2       	ldi	r18, 0x27	; 39
     b8e:	30 ea       	ldi	r19, 0xA0	; 160
     b90:	49 e0       	ldi	r20, 0x09	; 9
     b92:	5b e3       	ldi	r21, 0x3B	; 59
     b94:	c7 01       	movw	r24, r14
     b96:	b6 01       	movw	r22, r12
     b98:	2e d1       	rcall	.+604    	; 0xdf6 <__cmpsf2>
     b9a:	88 23       	and	r24, r24
     b9c:	8c f4       	brge	.+34     	; 0xbc0 <pwm_set_pulse_width+0x5a>
		
		uint16_t pulse = PWM_FREQ*sec -0.5;
     b9e:	20 e0       	ldi	r18, 0x00	; 0
     ba0:	34 e2       	ldi	r19, 0x24	; 36
     ba2:	44 e7       	ldi	r20, 0x74	; 116
     ba4:	57 e4       	ldi	r21, 0x47	; 71
     ba6:	c7 01       	movw	r24, r14
     ba8:	b6 01       	movw	r22, r12
     baa:	78 d2       	rcall	.+1264   	; 0x109c <__mulsf3>
     bac:	20 e0       	ldi	r18, 0x00	; 0
     bae:	30 e0       	ldi	r19, 0x00	; 0
     bb0:	40 e0       	ldi	r20, 0x00	; 0
     bb2:	5f e3       	ldi	r21, 0x3F	; 63
     bb4:	bb d0       	rcall	.+374    	; 0xd2c <__subsf3>
     bb6:	90 d1       	rcall	.+800    	; 0xed8 <__fixunssfsi>
		OCR1A = pulse;
     bb8:	70 93 89 00 	sts	0x0089, r23
     bbc:	60 93 88 00 	sts	0x0088, r22
	}

	sei();
     bc0:	78 94       	sei
}
     bc2:	cf 91       	pop	r28
     bc4:	ff 90       	pop	r15
     bc6:	ef 90       	pop	r14
     bc8:	df 90       	pop	r13
     bca:	cf 90       	pop	r12
     bcc:	08 95       	ret

00000bce <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     bce:	8c e0       	ldi	r24, 0x0C	; 12
     bd0:	80 93 b8 00 	sts	0x00B8, r24
     bd4:	8f ef       	ldi	r24, 0xFF	; 255
     bd6:	80 93 bb 00 	sts	0x00BB, r24
     bda:	84 e0       	ldi	r24, 0x04	; 4
     bdc:	80 93 bc 00 	sts	0x00BC, r24
     be0:	08 95       	ret

00000be2 <TWI_Start_Transceiver_With_Data>:
     be2:	ec eb       	ldi	r30, 0xBC	; 188
     be4:	f0 e0       	ldi	r31, 0x00	; 0
     be6:	20 81       	ld	r18, Z
     be8:	20 fd       	sbrc	r18, 0
     bea:	fd cf       	rjmp	.-6      	; 0xbe6 <TWI_Start_Transceiver_With_Data+0x4>
     bec:	60 93 a0 02 	sts	0x02A0, r22
     bf0:	fc 01       	movw	r30, r24
     bf2:	20 81       	ld	r18, Z
     bf4:	20 93 a1 02 	sts	0x02A1, r18
     bf8:	20 fd       	sbrc	r18, 0
     bfa:	0c c0       	rjmp	.+24     	; 0xc14 <TWI_Start_Transceiver_With_Data+0x32>
     bfc:	62 30       	cpi	r22, 0x02	; 2
     bfe:	50 f0       	brcs	.+20     	; 0xc14 <TWI_Start_Transceiver_With_Data+0x32>
     c00:	dc 01       	movw	r26, r24
     c02:	11 96       	adiw	r26, 0x01	; 1
     c04:	e2 ea       	ldi	r30, 0xA2	; 162
     c06:	f2 e0       	ldi	r31, 0x02	; 2
     c08:	81 e0       	ldi	r24, 0x01	; 1
     c0a:	9d 91       	ld	r25, X+
     c0c:	91 93       	st	Z+, r25
     c0e:	8f 5f       	subi	r24, 0xFF	; 255
     c10:	86 13       	cpse	r24, r22
     c12:	fb cf       	rjmp	.-10     	; 0xc0a <TWI_Start_Transceiver_With_Data+0x28>
     c14:	10 92 9f 02 	sts	0x029F, r1
     c18:	88 ef       	ldi	r24, 0xF8	; 248
     c1a:	80 93 06 02 	sts	0x0206, r24
     c1e:	85 ea       	ldi	r24, 0xA5	; 165
     c20:	80 93 bc 00 	sts	0x00BC, r24
     c24:	08 95       	ret

00000c26 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     c26:	1f 92       	push	r1
     c28:	0f 92       	push	r0
     c2a:	0f b6       	in	r0, 0x3f	; 63
     c2c:	0f 92       	push	r0
     c2e:	11 24       	eor	r1, r1
     c30:	0b b6       	in	r0, 0x3b	; 59
     c32:	0f 92       	push	r0
     c34:	2f 93       	push	r18
     c36:	3f 93       	push	r19
     c38:	8f 93       	push	r24
     c3a:	9f 93       	push	r25
     c3c:	af 93       	push	r26
     c3e:	bf 93       	push	r27
     c40:	ef 93       	push	r30
     c42:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     c44:	80 91 b9 00 	lds	r24, 0x00B9
     c48:	90 e0       	ldi	r25, 0x00	; 0
     c4a:	fc 01       	movw	r30, r24
     c4c:	38 97       	sbiw	r30, 0x08	; 8
     c4e:	e1 35       	cpi	r30, 0x51	; 81
     c50:	f1 05       	cpc	r31, r1
     c52:	08 f0       	brcs	.+2      	; 0xc56 <__vector_39+0x30>
     c54:	55 c0       	rjmp	.+170    	; 0xd00 <__vector_39+0xda>
     c56:	ee 58       	subi	r30, 0x8E	; 142
     c58:	ff 4f       	sbci	r31, 0xFF	; 255
     c5a:	83 c2       	rjmp	.+1286   	; 0x1162 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     c5c:	10 92 9e 02 	sts	0x029E, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     c60:	e0 91 9e 02 	lds	r30, 0x029E
     c64:	80 91 a0 02 	lds	r24, 0x02A0
     c68:	e8 17       	cp	r30, r24
     c6a:	70 f4       	brcc	.+28     	; 0xc88 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     c6c:	81 e0       	ldi	r24, 0x01	; 1
     c6e:	8e 0f       	add	r24, r30
     c70:	80 93 9e 02 	sts	0x029E, r24
     c74:	f0 e0       	ldi	r31, 0x00	; 0
     c76:	ef 55       	subi	r30, 0x5F	; 95
     c78:	fd 4f       	sbci	r31, 0xFD	; 253
     c7a:	80 81       	ld	r24, Z
     c7c:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     c80:	85 e8       	ldi	r24, 0x85	; 133
     c82:	80 93 bc 00 	sts	0x00BC, r24
     c86:	43 c0       	rjmp	.+134    	; 0xd0e <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     c88:	80 91 9f 02 	lds	r24, 0x029F
     c8c:	81 60       	ori	r24, 0x01	; 1
     c8e:	80 93 9f 02 	sts	0x029F, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     c92:	84 e9       	ldi	r24, 0x94	; 148
     c94:	80 93 bc 00 	sts	0x00BC, r24
     c98:	3a c0       	rjmp	.+116    	; 0xd0e <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     c9a:	e0 91 9e 02 	lds	r30, 0x029E
     c9e:	81 e0       	ldi	r24, 0x01	; 1
     ca0:	8e 0f       	add	r24, r30
     ca2:	80 93 9e 02 	sts	0x029E, r24
     ca6:	80 91 bb 00 	lds	r24, 0x00BB
     caa:	f0 e0       	ldi	r31, 0x00	; 0
     cac:	ef 55       	subi	r30, 0x5F	; 95
     cae:	fd 4f       	sbci	r31, 0xFD	; 253
     cb0:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     cb2:	20 91 9e 02 	lds	r18, 0x029E
     cb6:	30 e0       	ldi	r19, 0x00	; 0
     cb8:	80 91 a0 02 	lds	r24, 0x02A0
     cbc:	90 e0       	ldi	r25, 0x00	; 0
     cbe:	01 97       	sbiw	r24, 0x01	; 1
     cc0:	28 17       	cp	r18, r24
     cc2:	39 07       	cpc	r19, r25
     cc4:	24 f4       	brge	.+8      	; 0xcce <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     cc6:	85 ec       	ldi	r24, 0xC5	; 197
     cc8:	80 93 bc 00 	sts	0x00BC, r24
     ccc:	20 c0       	rjmp	.+64     	; 0xd0e <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     cce:	85 e8       	ldi	r24, 0x85	; 133
     cd0:	80 93 bc 00 	sts	0x00BC, r24
     cd4:	1c c0       	rjmp	.+56     	; 0xd0e <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     cd6:	80 91 bb 00 	lds	r24, 0x00BB
     cda:	e0 91 9e 02 	lds	r30, 0x029E
     cde:	f0 e0       	ldi	r31, 0x00	; 0
     ce0:	ef 55       	subi	r30, 0x5F	; 95
     ce2:	fd 4f       	sbci	r31, 0xFD	; 253
     ce4:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     ce6:	80 91 9f 02 	lds	r24, 0x029F
     cea:	81 60       	ori	r24, 0x01	; 1
     cec:	80 93 9f 02 	sts	0x029F, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     cf0:	84 e9       	ldi	r24, 0x94	; 148
     cf2:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     cf6:	0b c0       	rjmp	.+22     	; 0xd0e <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     cf8:	85 ea       	ldi	r24, 0xA5	; 165
     cfa:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     cfe:	07 c0       	rjmp	.+14     	; 0xd0e <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     d00:	80 91 b9 00 	lds	r24, 0x00B9
     d04:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     d08:	84 e0       	ldi	r24, 0x04	; 4
     d0a:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     d0e:	ff 91       	pop	r31
     d10:	ef 91       	pop	r30
     d12:	bf 91       	pop	r27
     d14:	af 91       	pop	r26
     d16:	9f 91       	pop	r25
     d18:	8f 91       	pop	r24
     d1a:	3f 91       	pop	r19
     d1c:	2f 91       	pop	r18
     d1e:	0f 90       	pop	r0
     d20:	0b be       	out	0x3b, r0	; 59
     d22:	0f 90       	pop	r0
     d24:	0f be       	out	0x3f, r0	; 63
     d26:	0f 90       	pop	r0
     d28:	1f 90       	pop	r1
     d2a:	18 95       	reti

00000d2c <__subsf3>:
     d2c:	50 58       	subi	r21, 0x80	; 128

00000d2e <__addsf3>:
     d2e:	bb 27       	eor	r27, r27
     d30:	aa 27       	eor	r26, r26
     d32:	0e d0       	rcall	.+28     	; 0xd50 <__addsf3x>
     d34:	75 c1       	rjmp	.+746    	; 0x1020 <__fp_round>
     d36:	66 d1       	rcall	.+716    	; 0x1004 <__fp_pscA>
     d38:	30 f0       	brcs	.+12     	; 0xd46 <__addsf3+0x18>
     d3a:	6b d1       	rcall	.+726    	; 0x1012 <__fp_pscB>
     d3c:	20 f0       	brcs	.+8      	; 0xd46 <__addsf3+0x18>
     d3e:	31 f4       	brne	.+12     	; 0xd4c <__addsf3+0x1e>
     d40:	9f 3f       	cpi	r25, 0xFF	; 255
     d42:	11 f4       	brne	.+4      	; 0xd48 <__addsf3+0x1a>
     d44:	1e f4       	brtc	.+6      	; 0xd4c <__addsf3+0x1e>
     d46:	5b c1       	rjmp	.+694    	; 0xffe <__fp_nan>
     d48:	0e f4       	brtc	.+2      	; 0xd4c <__addsf3+0x1e>
     d4a:	e0 95       	com	r30
     d4c:	e7 fb       	bst	r30, 7
     d4e:	51 c1       	rjmp	.+674    	; 0xff2 <__fp_inf>

00000d50 <__addsf3x>:
     d50:	e9 2f       	mov	r30, r25
     d52:	77 d1       	rcall	.+750    	; 0x1042 <__fp_split3>
     d54:	80 f3       	brcs	.-32     	; 0xd36 <__addsf3+0x8>
     d56:	ba 17       	cp	r27, r26
     d58:	62 07       	cpc	r22, r18
     d5a:	73 07       	cpc	r23, r19
     d5c:	84 07       	cpc	r24, r20
     d5e:	95 07       	cpc	r25, r21
     d60:	18 f0       	brcs	.+6      	; 0xd68 <__addsf3x+0x18>
     d62:	71 f4       	brne	.+28     	; 0xd80 <__addsf3x+0x30>
     d64:	9e f5       	brtc	.+102    	; 0xdcc <__addsf3x+0x7c>
     d66:	8f c1       	rjmp	.+798    	; 0x1086 <__fp_zero>
     d68:	0e f4       	brtc	.+2      	; 0xd6c <__addsf3x+0x1c>
     d6a:	e0 95       	com	r30
     d6c:	0b 2e       	mov	r0, r27
     d6e:	ba 2f       	mov	r27, r26
     d70:	a0 2d       	mov	r26, r0
     d72:	0b 01       	movw	r0, r22
     d74:	b9 01       	movw	r22, r18
     d76:	90 01       	movw	r18, r0
     d78:	0c 01       	movw	r0, r24
     d7a:	ca 01       	movw	r24, r20
     d7c:	a0 01       	movw	r20, r0
     d7e:	11 24       	eor	r1, r1
     d80:	ff 27       	eor	r31, r31
     d82:	59 1b       	sub	r21, r25
     d84:	99 f0       	breq	.+38     	; 0xdac <__addsf3x+0x5c>
     d86:	59 3f       	cpi	r21, 0xF9	; 249
     d88:	50 f4       	brcc	.+20     	; 0xd9e <__addsf3x+0x4e>
     d8a:	50 3e       	cpi	r21, 0xE0	; 224
     d8c:	68 f1       	brcs	.+90     	; 0xde8 <__addsf3x+0x98>
     d8e:	1a 16       	cp	r1, r26
     d90:	f0 40       	sbci	r31, 0x00	; 0
     d92:	a2 2f       	mov	r26, r18
     d94:	23 2f       	mov	r18, r19
     d96:	34 2f       	mov	r19, r20
     d98:	44 27       	eor	r20, r20
     d9a:	58 5f       	subi	r21, 0xF8	; 248
     d9c:	f3 cf       	rjmp	.-26     	; 0xd84 <__addsf3x+0x34>
     d9e:	46 95       	lsr	r20
     da0:	37 95       	ror	r19
     da2:	27 95       	ror	r18
     da4:	a7 95       	ror	r26
     da6:	f0 40       	sbci	r31, 0x00	; 0
     da8:	53 95       	inc	r21
     daa:	c9 f7       	brne	.-14     	; 0xd9e <__addsf3x+0x4e>
     dac:	7e f4       	brtc	.+30     	; 0xdcc <__addsf3x+0x7c>
     dae:	1f 16       	cp	r1, r31
     db0:	ba 0b       	sbc	r27, r26
     db2:	62 0b       	sbc	r22, r18
     db4:	73 0b       	sbc	r23, r19
     db6:	84 0b       	sbc	r24, r20
     db8:	ba f0       	brmi	.+46     	; 0xde8 <__addsf3x+0x98>
     dba:	91 50       	subi	r25, 0x01	; 1
     dbc:	a1 f0       	breq	.+40     	; 0xde6 <__addsf3x+0x96>
     dbe:	ff 0f       	add	r31, r31
     dc0:	bb 1f       	adc	r27, r27
     dc2:	66 1f       	adc	r22, r22
     dc4:	77 1f       	adc	r23, r23
     dc6:	88 1f       	adc	r24, r24
     dc8:	c2 f7       	brpl	.-16     	; 0xdba <__addsf3x+0x6a>
     dca:	0e c0       	rjmp	.+28     	; 0xde8 <__addsf3x+0x98>
     dcc:	ba 0f       	add	r27, r26
     dce:	62 1f       	adc	r22, r18
     dd0:	73 1f       	adc	r23, r19
     dd2:	84 1f       	adc	r24, r20
     dd4:	48 f4       	brcc	.+18     	; 0xde8 <__addsf3x+0x98>
     dd6:	87 95       	ror	r24
     dd8:	77 95       	ror	r23
     dda:	67 95       	ror	r22
     ddc:	b7 95       	ror	r27
     dde:	f7 95       	ror	r31
     de0:	9e 3f       	cpi	r25, 0xFE	; 254
     de2:	08 f0       	brcs	.+2      	; 0xde6 <__addsf3x+0x96>
     de4:	b3 cf       	rjmp	.-154    	; 0xd4c <__addsf3+0x1e>
     de6:	93 95       	inc	r25
     de8:	88 0f       	add	r24, r24
     dea:	08 f0       	brcs	.+2      	; 0xdee <__addsf3x+0x9e>
     dec:	99 27       	eor	r25, r25
     dee:	ee 0f       	add	r30, r30
     df0:	97 95       	ror	r25
     df2:	87 95       	ror	r24
     df4:	08 95       	ret

00000df6 <__cmpsf2>:
     df6:	d9 d0       	rcall	.+434    	; 0xfaa <__fp_cmp>
     df8:	08 f4       	brcc	.+2      	; 0xdfc <__cmpsf2+0x6>
     dfa:	81 e0       	ldi	r24, 0x01	; 1
     dfc:	08 95       	ret

00000dfe <__divsf3>:
     dfe:	0c d0       	rcall	.+24     	; 0xe18 <__divsf3x>
     e00:	0f c1       	rjmp	.+542    	; 0x1020 <__fp_round>
     e02:	07 d1       	rcall	.+526    	; 0x1012 <__fp_pscB>
     e04:	40 f0       	brcs	.+16     	; 0xe16 <__divsf3+0x18>
     e06:	fe d0       	rcall	.+508    	; 0x1004 <__fp_pscA>
     e08:	30 f0       	brcs	.+12     	; 0xe16 <__divsf3+0x18>
     e0a:	21 f4       	brne	.+8      	; 0xe14 <__divsf3+0x16>
     e0c:	5f 3f       	cpi	r21, 0xFF	; 255
     e0e:	19 f0       	breq	.+6      	; 0xe16 <__divsf3+0x18>
     e10:	f0 c0       	rjmp	.+480    	; 0xff2 <__fp_inf>
     e12:	51 11       	cpse	r21, r1
     e14:	39 c1       	rjmp	.+626    	; 0x1088 <__fp_szero>
     e16:	f3 c0       	rjmp	.+486    	; 0xffe <__fp_nan>

00000e18 <__divsf3x>:
     e18:	14 d1       	rcall	.+552    	; 0x1042 <__fp_split3>
     e1a:	98 f3       	brcs	.-26     	; 0xe02 <__divsf3+0x4>

00000e1c <__divsf3_pse>:
     e1c:	99 23       	and	r25, r25
     e1e:	c9 f3       	breq	.-14     	; 0xe12 <__divsf3+0x14>
     e20:	55 23       	and	r21, r21
     e22:	b1 f3       	breq	.-20     	; 0xe10 <__divsf3+0x12>
     e24:	95 1b       	sub	r25, r21
     e26:	55 0b       	sbc	r21, r21
     e28:	bb 27       	eor	r27, r27
     e2a:	aa 27       	eor	r26, r26
     e2c:	62 17       	cp	r22, r18
     e2e:	73 07       	cpc	r23, r19
     e30:	84 07       	cpc	r24, r20
     e32:	38 f0       	brcs	.+14     	; 0xe42 <__divsf3_pse+0x26>
     e34:	9f 5f       	subi	r25, 0xFF	; 255
     e36:	5f 4f       	sbci	r21, 0xFF	; 255
     e38:	22 0f       	add	r18, r18
     e3a:	33 1f       	adc	r19, r19
     e3c:	44 1f       	adc	r20, r20
     e3e:	aa 1f       	adc	r26, r26
     e40:	a9 f3       	breq	.-22     	; 0xe2c <__divsf3_pse+0x10>
     e42:	33 d0       	rcall	.+102    	; 0xeaa <__divsf3_pse+0x8e>
     e44:	0e 2e       	mov	r0, r30
     e46:	3a f0       	brmi	.+14     	; 0xe56 <__divsf3_pse+0x3a>
     e48:	e0 e8       	ldi	r30, 0x80	; 128
     e4a:	30 d0       	rcall	.+96     	; 0xeac <__divsf3_pse+0x90>
     e4c:	91 50       	subi	r25, 0x01	; 1
     e4e:	50 40       	sbci	r21, 0x00	; 0
     e50:	e6 95       	lsr	r30
     e52:	00 1c       	adc	r0, r0
     e54:	ca f7       	brpl	.-14     	; 0xe48 <__divsf3_pse+0x2c>
     e56:	29 d0       	rcall	.+82     	; 0xeaa <__divsf3_pse+0x8e>
     e58:	fe 2f       	mov	r31, r30
     e5a:	27 d0       	rcall	.+78     	; 0xeaa <__divsf3_pse+0x8e>
     e5c:	66 0f       	add	r22, r22
     e5e:	77 1f       	adc	r23, r23
     e60:	88 1f       	adc	r24, r24
     e62:	bb 1f       	adc	r27, r27
     e64:	26 17       	cp	r18, r22
     e66:	37 07       	cpc	r19, r23
     e68:	48 07       	cpc	r20, r24
     e6a:	ab 07       	cpc	r26, r27
     e6c:	b0 e8       	ldi	r27, 0x80	; 128
     e6e:	09 f0       	breq	.+2      	; 0xe72 <__divsf3_pse+0x56>
     e70:	bb 0b       	sbc	r27, r27
     e72:	80 2d       	mov	r24, r0
     e74:	bf 01       	movw	r22, r30
     e76:	ff 27       	eor	r31, r31
     e78:	93 58       	subi	r25, 0x83	; 131
     e7a:	5f 4f       	sbci	r21, 0xFF	; 255
     e7c:	2a f0       	brmi	.+10     	; 0xe88 <__divsf3_pse+0x6c>
     e7e:	9e 3f       	cpi	r25, 0xFE	; 254
     e80:	51 05       	cpc	r21, r1
     e82:	68 f0       	brcs	.+26     	; 0xe9e <__divsf3_pse+0x82>
     e84:	b6 c0       	rjmp	.+364    	; 0xff2 <__fp_inf>
     e86:	00 c1       	rjmp	.+512    	; 0x1088 <__fp_szero>
     e88:	5f 3f       	cpi	r21, 0xFF	; 255
     e8a:	ec f3       	brlt	.-6      	; 0xe86 <__divsf3_pse+0x6a>
     e8c:	98 3e       	cpi	r25, 0xE8	; 232
     e8e:	dc f3       	brlt	.-10     	; 0xe86 <__divsf3_pse+0x6a>
     e90:	86 95       	lsr	r24
     e92:	77 95       	ror	r23
     e94:	67 95       	ror	r22
     e96:	b7 95       	ror	r27
     e98:	f7 95       	ror	r31
     e9a:	9f 5f       	subi	r25, 0xFF	; 255
     e9c:	c9 f7       	brne	.-14     	; 0xe90 <__divsf3_pse+0x74>
     e9e:	88 0f       	add	r24, r24
     ea0:	91 1d       	adc	r25, r1
     ea2:	96 95       	lsr	r25
     ea4:	87 95       	ror	r24
     ea6:	97 f9       	bld	r25, 7
     ea8:	08 95       	ret
     eaa:	e1 e0       	ldi	r30, 0x01	; 1
     eac:	66 0f       	add	r22, r22
     eae:	77 1f       	adc	r23, r23
     eb0:	88 1f       	adc	r24, r24
     eb2:	bb 1f       	adc	r27, r27
     eb4:	62 17       	cp	r22, r18
     eb6:	73 07       	cpc	r23, r19
     eb8:	84 07       	cpc	r24, r20
     eba:	ba 07       	cpc	r27, r26
     ebc:	20 f0       	brcs	.+8      	; 0xec6 <__divsf3_pse+0xaa>
     ebe:	62 1b       	sub	r22, r18
     ec0:	73 0b       	sbc	r23, r19
     ec2:	84 0b       	sbc	r24, r20
     ec4:	ba 0b       	sbc	r27, r26
     ec6:	ee 1f       	adc	r30, r30
     ec8:	88 f7       	brcc	.-30     	; 0xeac <__divsf3_pse+0x90>
     eca:	e0 95       	com	r30
     ecc:	08 95       	ret

00000ece <__fixsfsi>:
     ece:	04 d0       	rcall	.+8      	; 0xed8 <__fixunssfsi>
     ed0:	68 94       	set
     ed2:	b1 11       	cpse	r27, r1
     ed4:	d9 c0       	rjmp	.+434    	; 0x1088 <__fp_szero>
     ed6:	08 95       	ret

00000ed8 <__fixunssfsi>:
     ed8:	bc d0       	rcall	.+376    	; 0x1052 <__fp_splitA>
     eda:	88 f0       	brcs	.+34     	; 0xefe <__fixunssfsi+0x26>
     edc:	9f 57       	subi	r25, 0x7F	; 127
     ede:	90 f0       	brcs	.+36     	; 0xf04 <__fixunssfsi+0x2c>
     ee0:	b9 2f       	mov	r27, r25
     ee2:	99 27       	eor	r25, r25
     ee4:	b7 51       	subi	r27, 0x17	; 23
     ee6:	a0 f0       	brcs	.+40     	; 0xf10 <__fixunssfsi+0x38>
     ee8:	d1 f0       	breq	.+52     	; 0xf1e <__fixunssfsi+0x46>
     eea:	66 0f       	add	r22, r22
     eec:	77 1f       	adc	r23, r23
     eee:	88 1f       	adc	r24, r24
     ef0:	99 1f       	adc	r25, r25
     ef2:	1a f0       	brmi	.+6      	; 0xefa <__fixunssfsi+0x22>
     ef4:	ba 95       	dec	r27
     ef6:	c9 f7       	brne	.-14     	; 0xeea <__fixunssfsi+0x12>
     ef8:	12 c0       	rjmp	.+36     	; 0xf1e <__fixunssfsi+0x46>
     efa:	b1 30       	cpi	r27, 0x01	; 1
     efc:	81 f0       	breq	.+32     	; 0xf1e <__fixunssfsi+0x46>
     efe:	c3 d0       	rcall	.+390    	; 0x1086 <__fp_zero>
     f00:	b1 e0       	ldi	r27, 0x01	; 1
     f02:	08 95       	ret
     f04:	c0 c0       	rjmp	.+384    	; 0x1086 <__fp_zero>
     f06:	67 2f       	mov	r22, r23
     f08:	78 2f       	mov	r23, r24
     f0a:	88 27       	eor	r24, r24
     f0c:	b8 5f       	subi	r27, 0xF8	; 248
     f0e:	39 f0       	breq	.+14     	; 0xf1e <__fixunssfsi+0x46>
     f10:	b9 3f       	cpi	r27, 0xF9	; 249
     f12:	cc f3       	brlt	.-14     	; 0xf06 <__fixunssfsi+0x2e>
     f14:	86 95       	lsr	r24
     f16:	77 95       	ror	r23
     f18:	67 95       	ror	r22
     f1a:	b3 95       	inc	r27
     f1c:	d9 f7       	brne	.-10     	; 0xf14 <__fixunssfsi+0x3c>
     f1e:	3e f4       	brtc	.+14     	; 0xf2e <__fixunssfsi+0x56>
     f20:	90 95       	com	r25
     f22:	80 95       	com	r24
     f24:	70 95       	com	r23
     f26:	61 95       	neg	r22
     f28:	7f 4f       	sbci	r23, 0xFF	; 255
     f2a:	8f 4f       	sbci	r24, 0xFF	; 255
     f2c:	9f 4f       	sbci	r25, 0xFF	; 255
     f2e:	08 95       	ret

00000f30 <__floatunsisf>:
     f30:	e8 94       	clt
     f32:	09 c0       	rjmp	.+18     	; 0xf46 <__floatsisf+0x12>

00000f34 <__floatsisf>:
     f34:	97 fb       	bst	r25, 7
     f36:	3e f4       	brtc	.+14     	; 0xf46 <__floatsisf+0x12>
     f38:	90 95       	com	r25
     f3a:	80 95       	com	r24
     f3c:	70 95       	com	r23
     f3e:	61 95       	neg	r22
     f40:	7f 4f       	sbci	r23, 0xFF	; 255
     f42:	8f 4f       	sbci	r24, 0xFF	; 255
     f44:	9f 4f       	sbci	r25, 0xFF	; 255
     f46:	99 23       	and	r25, r25
     f48:	a9 f0       	breq	.+42     	; 0xf74 <__floatsisf+0x40>
     f4a:	f9 2f       	mov	r31, r25
     f4c:	96 e9       	ldi	r25, 0x96	; 150
     f4e:	bb 27       	eor	r27, r27
     f50:	93 95       	inc	r25
     f52:	f6 95       	lsr	r31
     f54:	87 95       	ror	r24
     f56:	77 95       	ror	r23
     f58:	67 95       	ror	r22
     f5a:	b7 95       	ror	r27
     f5c:	f1 11       	cpse	r31, r1
     f5e:	f8 cf       	rjmp	.-16     	; 0xf50 <__floatsisf+0x1c>
     f60:	fa f4       	brpl	.+62     	; 0xfa0 <__floatsisf+0x6c>
     f62:	bb 0f       	add	r27, r27
     f64:	11 f4       	brne	.+4      	; 0xf6a <__floatsisf+0x36>
     f66:	60 ff       	sbrs	r22, 0
     f68:	1b c0       	rjmp	.+54     	; 0xfa0 <__floatsisf+0x6c>
     f6a:	6f 5f       	subi	r22, 0xFF	; 255
     f6c:	7f 4f       	sbci	r23, 0xFF	; 255
     f6e:	8f 4f       	sbci	r24, 0xFF	; 255
     f70:	9f 4f       	sbci	r25, 0xFF	; 255
     f72:	16 c0       	rjmp	.+44     	; 0xfa0 <__floatsisf+0x6c>
     f74:	88 23       	and	r24, r24
     f76:	11 f0       	breq	.+4      	; 0xf7c <__floatsisf+0x48>
     f78:	96 e9       	ldi	r25, 0x96	; 150
     f7a:	11 c0       	rjmp	.+34     	; 0xf9e <__floatsisf+0x6a>
     f7c:	77 23       	and	r23, r23
     f7e:	21 f0       	breq	.+8      	; 0xf88 <__floatsisf+0x54>
     f80:	9e e8       	ldi	r25, 0x8E	; 142
     f82:	87 2f       	mov	r24, r23
     f84:	76 2f       	mov	r23, r22
     f86:	05 c0       	rjmp	.+10     	; 0xf92 <__floatsisf+0x5e>
     f88:	66 23       	and	r22, r22
     f8a:	71 f0       	breq	.+28     	; 0xfa8 <__floatsisf+0x74>
     f8c:	96 e8       	ldi	r25, 0x86	; 134
     f8e:	86 2f       	mov	r24, r22
     f90:	70 e0       	ldi	r23, 0x00	; 0
     f92:	60 e0       	ldi	r22, 0x00	; 0
     f94:	2a f0       	brmi	.+10     	; 0xfa0 <__floatsisf+0x6c>
     f96:	9a 95       	dec	r25
     f98:	66 0f       	add	r22, r22
     f9a:	77 1f       	adc	r23, r23
     f9c:	88 1f       	adc	r24, r24
     f9e:	da f7       	brpl	.-10     	; 0xf96 <__floatsisf+0x62>
     fa0:	88 0f       	add	r24, r24
     fa2:	96 95       	lsr	r25
     fa4:	87 95       	ror	r24
     fa6:	97 f9       	bld	r25, 7
     fa8:	08 95       	ret

00000faa <__fp_cmp>:
     faa:	99 0f       	add	r25, r25
     fac:	00 08       	sbc	r0, r0
     fae:	55 0f       	add	r21, r21
     fb0:	aa 0b       	sbc	r26, r26
     fb2:	e0 e8       	ldi	r30, 0x80	; 128
     fb4:	fe ef       	ldi	r31, 0xFE	; 254
     fb6:	16 16       	cp	r1, r22
     fb8:	17 06       	cpc	r1, r23
     fba:	e8 07       	cpc	r30, r24
     fbc:	f9 07       	cpc	r31, r25
     fbe:	c0 f0       	brcs	.+48     	; 0xff0 <__fp_cmp+0x46>
     fc0:	12 16       	cp	r1, r18
     fc2:	13 06       	cpc	r1, r19
     fc4:	e4 07       	cpc	r30, r20
     fc6:	f5 07       	cpc	r31, r21
     fc8:	98 f0       	brcs	.+38     	; 0xff0 <__fp_cmp+0x46>
     fca:	62 1b       	sub	r22, r18
     fcc:	73 0b       	sbc	r23, r19
     fce:	84 0b       	sbc	r24, r20
     fd0:	95 0b       	sbc	r25, r21
     fd2:	39 f4       	brne	.+14     	; 0xfe2 <__fp_cmp+0x38>
     fd4:	0a 26       	eor	r0, r26
     fd6:	61 f0       	breq	.+24     	; 0xff0 <__fp_cmp+0x46>
     fd8:	23 2b       	or	r18, r19
     fda:	24 2b       	or	r18, r20
     fdc:	25 2b       	or	r18, r21
     fde:	21 f4       	brne	.+8      	; 0xfe8 <__fp_cmp+0x3e>
     fe0:	08 95       	ret
     fe2:	0a 26       	eor	r0, r26
     fe4:	09 f4       	brne	.+2      	; 0xfe8 <__fp_cmp+0x3e>
     fe6:	a1 40       	sbci	r26, 0x01	; 1
     fe8:	a6 95       	lsr	r26
     fea:	8f ef       	ldi	r24, 0xFF	; 255
     fec:	81 1d       	adc	r24, r1
     fee:	81 1d       	adc	r24, r1
     ff0:	08 95       	ret

00000ff2 <__fp_inf>:
     ff2:	97 f9       	bld	r25, 7
     ff4:	9f 67       	ori	r25, 0x7F	; 127
     ff6:	80 e8       	ldi	r24, 0x80	; 128
     ff8:	70 e0       	ldi	r23, 0x00	; 0
     ffa:	60 e0       	ldi	r22, 0x00	; 0
     ffc:	08 95       	ret

00000ffe <__fp_nan>:
     ffe:	9f ef       	ldi	r25, 0xFF	; 255
    1000:	80 ec       	ldi	r24, 0xC0	; 192
    1002:	08 95       	ret

00001004 <__fp_pscA>:
    1004:	00 24       	eor	r0, r0
    1006:	0a 94       	dec	r0
    1008:	16 16       	cp	r1, r22
    100a:	17 06       	cpc	r1, r23
    100c:	18 06       	cpc	r1, r24
    100e:	09 06       	cpc	r0, r25
    1010:	08 95       	ret

00001012 <__fp_pscB>:
    1012:	00 24       	eor	r0, r0
    1014:	0a 94       	dec	r0
    1016:	12 16       	cp	r1, r18
    1018:	13 06       	cpc	r1, r19
    101a:	14 06       	cpc	r1, r20
    101c:	05 06       	cpc	r0, r21
    101e:	08 95       	ret

00001020 <__fp_round>:
    1020:	09 2e       	mov	r0, r25
    1022:	03 94       	inc	r0
    1024:	00 0c       	add	r0, r0
    1026:	11 f4       	brne	.+4      	; 0x102c <__fp_round+0xc>
    1028:	88 23       	and	r24, r24
    102a:	52 f0       	brmi	.+20     	; 0x1040 <__fp_round+0x20>
    102c:	bb 0f       	add	r27, r27
    102e:	40 f4       	brcc	.+16     	; 0x1040 <__fp_round+0x20>
    1030:	bf 2b       	or	r27, r31
    1032:	11 f4       	brne	.+4      	; 0x1038 <__fp_round+0x18>
    1034:	60 ff       	sbrs	r22, 0
    1036:	04 c0       	rjmp	.+8      	; 0x1040 <__fp_round+0x20>
    1038:	6f 5f       	subi	r22, 0xFF	; 255
    103a:	7f 4f       	sbci	r23, 0xFF	; 255
    103c:	8f 4f       	sbci	r24, 0xFF	; 255
    103e:	9f 4f       	sbci	r25, 0xFF	; 255
    1040:	08 95       	ret

00001042 <__fp_split3>:
    1042:	57 fd       	sbrc	r21, 7
    1044:	90 58       	subi	r25, 0x80	; 128
    1046:	44 0f       	add	r20, r20
    1048:	55 1f       	adc	r21, r21
    104a:	59 f0       	breq	.+22     	; 0x1062 <__fp_splitA+0x10>
    104c:	5f 3f       	cpi	r21, 0xFF	; 255
    104e:	71 f0       	breq	.+28     	; 0x106c <__fp_splitA+0x1a>
    1050:	47 95       	ror	r20

00001052 <__fp_splitA>:
    1052:	88 0f       	add	r24, r24
    1054:	97 fb       	bst	r25, 7
    1056:	99 1f       	adc	r25, r25
    1058:	61 f0       	breq	.+24     	; 0x1072 <__fp_splitA+0x20>
    105a:	9f 3f       	cpi	r25, 0xFF	; 255
    105c:	79 f0       	breq	.+30     	; 0x107c <__fp_splitA+0x2a>
    105e:	87 95       	ror	r24
    1060:	08 95       	ret
    1062:	12 16       	cp	r1, r18
    1064:	13 06       	cpc	r1, r19
    1066:	14 06       	cpc	r1, r20
    1068:	55 1f       	adc	r21, r21
    106a:	f2 cf       	rjmp	.-28     	; 0x1050 <__fp_split3+0xe>
    106c:	46 95       	lsr	r20
    106e:	f1 df       	rcall	.-30     	; 0x1052 <__fp_splitA>
    1070:	08 c0       	rjmp	.+16     	; 0x1082 <__fp_splitA+0x30>
    1072:	16 16       	cp	r1, r22
    1074:	17 06       	cpc	r1, r23
    1076:	18 06       	cpc	r1, r24
    1078:	99 1f       	adc	r25, r25
    107a:	f1 cf       	rjmp	.-30     	; 0x105e <__fp_splitA+0xc>
    107c:	86 95       	lsr	r24
    107e:	71 05       	cpc	r23, r1
    1080:	61 05       	cpc	r22, r1
    1082:	08 94       	sec
    1084:	08 95       	ret

00001086 <__fp_zero>:
    1086:	e8 94       	clt

00001088 <__fp_szero>:
    1088:	bb 27       	eor	r27, r27
    108a:	66 27       	eor	r22, r22
    108c:	77 27       	eor	r23, r23
    108e:	cb 01       	movw	r24, r22
    1090:	97 f9       	bld	r25, 7
    1092:	08 95       	ret

00001094 <__gesf2>:
    1094:	8a df       	rcall	.-236    	; 0xfaa <__fp_cmp>
    1096:	08 f4       	brcc	.+2      	; 0x109a <__gesf2+0x6>
    1098:	8f ef       	ldi	r24, 0xFF	; 255
    109a:	08 95       	ret

0000109c <__mulsf3>:
    109c:	0b d0       	rcall	.+22     	; 0x10b4 <__mulsf3x>
    109e:	c0 cf       	rjmp	.-128    	; 0x1020 <__fp_round>
    10a0:	b1 df       	rcall	.-158    	; 0x1004 <__fp_pscA>
    10a2:	28 f0       	brcs	.+10     	; 0x10ae <__mulsf3+0x12>
    10a4:	b6 df       	rcall	.-148    	; 0x1012 <__fp_pscB>
    10a6:	18 f0       	brcs	.+6      	; 0x10ae <__mulsf3+0x12>
    10a8:	95 23       	and	r25, r21
    10aa:	09 f0       	breq	.+2      	; 0x10ae <__mulsf3+0x12>
    10ac:	a2 cf       	rjmp	.-188    	; 0xff2 <__fp_inf>
    10ae:	a7 cf       	rjmp	.-178    	; 0xffe <__fp_nan>
    10b0:	11 24       	eor	r1, r1
    10b2:	ea cf       	rjmp	.-44     	; 0x1088 <__fp_szero>

000010b4 <__mulsf3x>:
    10b4:	c6 df       	rcall	.-116    	; 0x1042 <__fp_split3>
    10b6:	a0 f3       	brcs	.-24     	; 0x10a0 <__mulsf3+0x4>

000010b8 <__mulsf3_pse>:
    10b8:	95 9f       	mul	r25, r21
    10ba:	d1 f3       	breq	.-12     	; 0x10b0 <__mulsf3+0x14>
    10bc:	95 0f       	add	r25, r21
    10be:	50 e0       	ldi	r21, 0x00	; 0
    10c0:	55 1f       	adc	r21, r21
    10c2:	62 9f       	mul	r22, r18
    10c4:	f0 01       	movw	r30, r0
    10c6:	72 9f       	mul	r23, r18
    10c8:	bb 27       	eor	r27, r27
    10ca:	f0 0d       	add	r31, r0
    10cc:	b1 1d       	adc	r27, r1
    10ce:	63 9f       	mul	r22, r19
    10d0:	aa 27       	eor	r26, r26
    10d2:	f0 0d       	add	r31, r0
    10d4:	b1 1d       	adc	r27, r1
    10d6:	aa 1f       	adc	r26, r26
    10d8:	64 9f       	mul	r22, r20
    10da:	66 27       	eor	r22, r22
    10dc:	b0 0d       	add	r27, r0
    10de:	a1 1d       	adc	r26, r1
    10e0:	66 1f       	adc	r22, r22
    10e2:	82 9f       	mul	r24, r18
    10e4:	22 27       	eor	r18, r18
    10e6:	b0 0d       	add	r27, r0
    10e8:	a1 1d       	adc	r26, r1
    10ea:	62 1f       	adc	r22, r18
    10ec:	73 9f       	mul	r23, r19
    10ee:	b0 0d       	add	r27, r0
    10f0:	a1 1d       	adc	r26, r1
    10f2:	62 1f       	adc	r22, r18
    10f4:	83 9f       	mul	r24, r19
    10f6:	a0 0d       	add	r26, r0
    10f8:	61 1d       	adc	r22, r1
    10fa:	22 1f       	adc	r18, r18
    10fc:	74 9f       	mul	r23, r20
    10fe:	33 27       	eor	r19, r19
    1100:	a0 0d       	add	r26, r0
    1102:	61 1d       	adc	r22, r1
    1104:	23 1f       	adc	r18, r19
    1106:	84 9f       	mul	r24, r20
    1108:	60 0d       	add	r22, r0
    110a:	21 1d       	adc	r18, r1
    110c:	82 2f       	mov	r24, r18
    110e:	76 2f       	mov	r23, r22
    1110:	6a 2f       	mov	r22, r26
    1112:	11 24       	eor	r1, r1
    1114:	9f 57       	subi	r25, 0x7F	; 127
    1116:	50 40       	sbci	r21, 0x00	; 0
    1118:	8a f0       	brmi	.+34     	; 0x113c <__mulsf3_pse+0x84>
    111a:	e1 f0       	breq	.+56     	; 0x1154 <__mulsf3_pse+0x9c>
    111c:	88 23       	and	r24, r24
    111e:	4a f0       	brmi	.+18     	; 0x1132 <__mulsf3_pse+0x7a>
    1120:	ee 0f       	add	r30, r30
    1122:	ff 1f       	adc	r31, r31
    1124:	bb 1f       	adc	r27, r27
    1126:	66 1f       	adc	r22, r22
    1128:	77 1f       	adc	r23, r23
    112a:	88 1f       	adc	r24, r24
    112c:	91 50       	subi	r25, 0x01	; 1
    112e:	50 40       	sbci	r21, 0x00	; 0
    1130:	a9 f7       	brne	.-22     	; 0x111c <__mulsf3_pse+0x64>
    1132:	9e 3f       	cpi	r25, 0xFE	; 254
    1134:	51 05       	cpc	r21, r1
    1136:	70 f0       	brcs	.+28     	; 0x1154 <__mulsf3_pse+0x9c>
    1138:	5c cf       	rjmp	.-328    	; 0xff2 <__fp_inf>
    113a:	a6 cf       	rjmp	.-180    	; 0x1088 <__fp_szero>
    113c:	5f 3f       	cpi	r21, 0xFF	; 255
    113e:	ec f3       	brlt	.-6      	; 0x113a <__mulsf3_pse+0x82>
    1140:	98 3e       	cpi	r25, 0xE8	; 232
    1142:	dc f3       	brlt	.-10     	; 0x113a <__mulsf3_pse+0x82>
    1144:	86 95       	lsr	r24
    1146:	77 95       	ror	r23
    1148:	67 95       	ror	r22
    114a:	b7 95       	ror	r27
    114c:	f7 95       	ror	r31
    114e:	e7 95       	ror	r30
    1150:	9f 5f       	subi	r25, 0xFF	; 255
    1152:	c1 f7       	brne	.-16     	; 0x1144 <__mulsf3_pse+0x8c>
    1154:	fe 2b       	or	r31, r30
    1156:	88 0f       	add	r24, r24
    1158:	91 1d       	adc	r25, r1
    115a:	96 95       	lsr	r25
    115c:	87 95       	ror	r24
    115e:	97 f9       	bld	r25, 7
    1160:	08 95       	ret

00001162 <__tablejump2__>:
    1162:	ee 0f       	add	r30, r30
    1164:	ff 1f       	adc	r31, r31

00001166 <__tablejump__>:
    1166:	05 90       	lpm	r0, Z+
    1168:	f4 91       	lpm	r31, Z
    116a:	e0 2d       	mov	r30, r0
    116c:	19 94       	eijmp

0000116e <fdevopen>:
    116e:	0f 93       	push	r16
    1170:	1f 93       	push	r17
    1172:	cf 93       	push	r28
    1174:	df 93       	push	r29
    1176:	ec 01       	movw	r28, r24
    1178:	8b 01       	movw	r16, r22
    117a:	00 97       	sbiw	r24, 0x00	; 0
    117c:	31 f4       	brne	.+12     	; 0x118a <fdevopen+0x1c>
    117e:	61 15       	cp	r22, r1
    1180:	71 05       	cpc	r23, r1
    1182:	19 f4       	brne	.+6      	; 0x118a <fdevopen+0x1c>
    1184:	80 e0       	ldi	r24, 0x00	; 0
    1186:	90 e0       	ldi	r25, 0x00	; 0
    1188:	37 c0       	rjmp	.+110    	; 0x11f8 <fdevopen+0x8a>
    118a:	6e e0       	ldi	r22, 0x0E	; 14
    118c:	70 e0       	ldi	r23, 0x00	; 0
    118e:	81 e0       	ldi	r24, 0x01	; 1
    1190:	90 e0       	ldi	r25, 0x00	; 0
    1192:	63 d2       	rcall	.+1222   	; 0x165a <calloc>
    1194:	fc 01       	movw	r30, r24
    1196:	00 97       	sbiw	r24, 0x00	; 0
    1198:	a9 f3       	breq	.-22     	; 0x1184 <fdevopen+0x16>
    119a:	80 e8       	ldi	r24, 0x80	; 128
    119c:	83 83       	std	Z+3, r24	; 0x03
    119e:	01 15       	cp	r16, r1
    11a0:	11 05       	cpc	r17, r1
    11a2:	71 f0       	breq	.+28     	; 0x11c0 <fdevopen+0x52>
    11a4:	13 87       	std	Z+11, r17	; 0x0b
    11a6:	02 87       	std	Z+10, r16	; 0x0a
    11a8:	81 e8       	ldi	r24, 0x81	; 129
    11aa:	83 83       	std	Z+3, r24	; 0x03
    11ac:	80 91 af 02 	lds	r24, 0x02AF
    11b0:	90 91 b0 02 	lds	r25, 0x02B0
    11b4:	89 2b       	or	r24, r25
    11b6:	21 f4       	brne	.+8      	; 0x11c0 <fdevopen+0x52>
    11b8:	f0 93 b0 02 	sts	0x02B0, r31
    11bc:	e0 93 af 02 	sts	0x02AF, r30
    11c0:	20 97       	sbiw	r28, 0x00	; 0
    11c2:	c9 f0       	breq	.+50     	; 0x11f6 <fdevopen+0x88>
    11c4:	d1 87       	std	Z+9, r29	; 0x09
    11c6:	c0 87       	std	Z+8, r28	; 0x08
    11c8:	83 81       	ldd	r24, Z+3	; 0x03
    11ca:	82 60       	ori	r24, 0x02	; 2
    11cc:	83 83       	std	Z+3, r24	; 0x03
    11ce:	80 91 b1 02 	lds	r24, 0x02B1
    11d2:	90 91 b2 02 	lds	r25, 0x02B2
    11d6:	89 2b       	or	r24, r25
    11d8:	71 f4       	brne	.+28     	; 0x11f6 <fdevopen+0x88>
    11da:	f0 93 b2 02 	sts	0x02B2, r31
    11de:	e0 93 b1 02 	sts	0x02B1, r30
    11e2:	80 91 b3 02 	lds	r24, 0x02B3
    11e6:	90 91 b4 02 	lds	r25, 0x02B4
    11ea:	89 2b       	or	r24, r25
    11ec:	21 f4       	brne	.+8      	; 0x11f6 <fdevopen+0x88>
    11ee:	f0 93 b4 02 	sts	0x02B4, r31
    11f2:	e0 93 b3 02 	sts	0x02B3, r30
    11f6:	cf 01       	movw	r24, r30
    11f8:	df 91       	pop	r29
    11fa:	cf 91       	pop	r28
    11fc:	1f 91       	pop	r17
    11fe:	0f 91       	pop	r16
    1200:	08 95       	ret

00001202 <printf>:
    1202:	cf 93       	push	r28
    1204:	df 93       	push	r29
    1206:	cd b7       	in	r28, 0x3d	; 61
    1208:	de b7       	in	r29, 0x3e	; 62
    120a:	fe 01       	movw	r30, r28
    120c:	36 96       	adiw	r30, 0x06	; 6
    120e:	61 91       	ld	r22, Z+
    1210:	71 91       	ld	r23, Z+
    1212:	af 01       	movw	r20, r30
    1214:	80 91 b1 02 	lds	r24, 0x02B1
    1218:	90 91 b2 02 	lds	r25, 0x02B2
    121c:	30 d0       	rcall	.+96     	; 0x127e <vfprintf>
    121e:	df 91       	pop	r29
    1220:	cf 91       	pop	r28
    1222:	08 95       	ret

00001224 <puts>:
    1224:	0f 93       	push	r16
    1226:	1f 93       	push	r17
    1228:	cf 93       	push	r28
    122a:	df 93       	push	r29
    122c:	e0 91 b1 02 	lds	r30, 0x02B1
    1230:	f0 91 b2 02 	lds	r31, 0x02B2
    1234:	23 81       	ldd	r18, Z+3	; 0x03
    1236:	21 ff       	sbrs	r18, 1
    1238:	1b c0       	rjmp	.+54     	; 0x1270 <puts+0x4c>
    123a:	ec 01       	movw	r28, r24
    123c:	00 e0       	ldi	r16, 0x00	; 0
    123e:	10 e0       	ldi	r17, 0x00	; 0
    1240:	89 91       	ld	r24, Y+
    1242:	60 91 b1 02 	lds	r22, 0x02B1
    1246:	70 91 b2 02 	lds	r23, 0x02B2
    124a:	db 01       	movw	r26, r22
    124c:	18 96       	adiw	r26, 0x08	; 8
    124e:	ed 91       	ld	r30, X+
    1250:	fc 91       	ld	r31, X
    1252:	19 97       	sbiw	r26, 0x09	; 9
    1254:	88 23       	and	r24, r24
    1256:	31 f0       	breq	.+12     	; 0x1264 <puts+0x40>
    1258:	19 95       	eicall
    125a:	89 2b       	or	r24, r25
    125c:	89 f3       	breq	.-30     	; 0x1240 <puts+0x1c>
    125e:	0f ef       	ldi	r16, 0xFF	; 255
    1260:	1f ef       	ldi	r17, 0xFF	; 255
    1262:	ee cf       	rjmp	.-36     	; 0x1240 <puts+0x1c>
    1264:	8a e0       	ldi	r24, 0x0A	; 10
    1266:	19 95       	eicall
    1268:	89 2b       	or	r24, r25
    126a:	11 f4       	brne	.+4      	; 0x1270 <puts+0x4c>
    126c:	c8 01       	movw	r24, r16
    126e:	02 c0       	rjmp	.+4      	; 0x1274 <puts+0x50>
    1270:	8f ef       	ldi	r24, 0xFF	; 255
    1272:	9f ef       	ldi	r25, 0xFF	; 255
    1274:	df 91       	pop	r29
    1276:	cf 91       	pop	r28
    1278:	1f 91       	pop	r17
    127a:	0f 91       	pop	r16
    127c:	08 95       	ret

0000127e <vfprintf>:
    127e:	2f 92       	push	r2
    1280:	3f 92       	push	r3
    1282:	4f 92       	push	r4
    1284:	5f 92       	push	r5
    1286:	6f 92       	push	r6
    1288:	7f 92       	push	r7
    128a:	8f 92       	push	r8
    128c:	9f 92       	push	r9
    128e:	af 92       	push	r10
    1290:	bf 92       	push	r11
    1292:	cf 92       	push	r12
    1294:	df 92       	push	r13
    1296:	ef 92       	push	r14
    1298:	ff 92       	push	r15
    129a:	0f 93       	push	r16
    129c:	1f 93       	push	r17
    129e:	cf 93       	push	r28
    12a0:	df 93       	push	r29
    12a2:	cd b7       	in	r28, 0x3d	; 61
    12a4:	de b7       	in	r29, 0x3e	; 62
    12a6:	2c 97       	sbiw	r28, 0x0c	; 12
    12a8:	0f b6       	in	r0, 0x3f	; 63
    12aa:	f8 94       	cli
    12ac:	de bf       	out	0x3e, r29	; 62
    12ae:	0f be       	out	0x3f, r0	; 63
    12b0:	cd bf       	out	0x3d, r28	; 61
    12b2:	7c 01       	movw	r14, r24
    12b4:	6b 01       	movw	r12, r22
    12b6:	8a 01       	movw	r16, r20
    12b8:	fc 01       	movw	r30, r24
    12ba:	17 82       	std	Z+7, r1	; 0x07
    12bc:	16 82       	std	Z+6, r1	; 0x06
    12be:	83 81       	ldd	r24, Z+3	; 0x03
    12c0:	81 ff       	sbrs	r24, 1
    12c2:	b0 c1       	rjmp	.+864    	; 0x1624 <vfprintf+0x3a6>
    12c4:	ce 01       	movw	r24, r28
    12c6:	01 96       	adiw	r24, 0x01	; 1
    12c8:	4c 01       	movw	r8, r24
    12ca:	f7 01       	movw	r30, r14
    12cc:	93 81       	ldd	r25, Z+3	; 0x03
    12ce:	f6 01       	movw	r30, r12
    12d0:	93 fd       	sbrc	r25, 3
    12d2:	85 91       	lpm	r24, Z+
    12d4:	93 ff       	sbrs	r25, 3
    12d6:	81 91       	ld	r24, Z+
    12d8:	6f 01       	movw	r12, r30
    12da:	88 23       	and	r24, r24
    12dc:	09 f4       	brne	.+2      	; 0x12e0 <vfprintf+0x62>
    12de:	9e c1       	rjmp	.+828    	; 0x161c <vfprintf+0x39e>
    12e0:	85 32       	cpi	r24, 0x25	; 37
    12e2:	39 f4       	brne	.+14     	; 0x12f2 <vfprintf+0x74>
    12e4:	93 fd       	sbrc	r25, 3
    12e6:	85 91       	lpm	r24, Z+
    12e8:	93 ff       	sbrs	r25, 3
    12ea:	81 91       	ld	r24, Z+
    12ec:	6f 01       	movw	r12, r30
    12ee:	85 32       	cpi	r24, 0x25	; 37
    12f0:	21 f4       	brne	.+8      	; 0x12fa <vfprintf+0x7c>
    12f2:	b7 01       	movw	r22, r14
    12f4:	90 e0       	ldi	r25, 0x00	; 0
    12f6:	0f d3       	rcall	.+1566   	; 0x1916 <fputc>
    12f8:	e8 cf       	rjmp	.-48     	; 0x12ca <vfprintf+0x4c>
    12fa:	51 2c       	mov	r5, r1
    12fc:	31 2c       	mov	r3, r1
    12fe:	20 e0       	ldi	r18, 0x00	; 0
    1300:	20 32       	cpi	r18, 0x20	; 32
    1302:	a0 f4       	brcc	.+40     	; 0x132c <vfprintf+0xae>
    1304:	8b 32       	cpi	r24, 0x2B	; 43
    1306:	69 f0       	breq	.+26     	; 0x1322 <vfprintf+0xa4>
    1308:	30 f4       	brcc	.+12     	; 0x1316 <vfprintf+0x98>
    130a:	80 32       	cpi	r24, 0x20	; 32
    130c:	59 f0       	breq	.+22     	; 0x1324 <vfprintf+0xa6>
    130e:	83 32       	cpi	r24, 0x23	; 35
    1310:	69 f4       	brne	.+26     	; 0x132c <vfprintf+0xae>
    1312:	20 61       	ori	r18, 0x10	; 16
    1314:	2c c0       	rjmp	.+88     	; 0x136e <vfprintf+0xf0>
    1316:	8d 32       	cpi	r24, 0x2D	; 45
    1318:	39 f0       	breq	.+14     	; 0x1328 <vfprintf+0xaa>
    131a:	80 33       	cpi	r24, 0x30	; 48
    131c:	39 f4       	brne	.+14     	; 0x132c <vfprintf+0xae>
    131e:	21 60       	ori	r18, 0x01	; 1
    1320:	26 c0       	rjmp	.+76     	; 0x136e <vfprintf+0xf0>
    1322:	22 60       	ori	r18, 0x02	; 2
    1324:	24 60       	ori	r18, 0x04	; 4
    1326:	23 c0       	rjmp	.+70     	; 0x136e <vfprintf+0xf0>
    1328:	28 60       	ori	r18, 0x08	; 8
    132a:	21 c0       	rjmp	.+66     	; 0x136e <vfprintf+0xf0>
    132c:	27 fd       	sbrc	r18, 7
    132e:	27 c0       	rjmp	.+78     	; 0x137e <vfprintf+0x100>
    1330:	30 ed       	ldi	r19, 0xD0	; 208
    1332:	38 0f       	add	r19, r24
    1334:	3a 30       	cpi	r19, 0x0A	; 10
    1336:	78 f4       	brcc	.+30     	; 0x1356 <vfprintf+0xd8>
    1338:	26 ff       	sbrs	r18, 6
    133a:	06 c0       	rjmp	.+12     	; 0x1348 <vfprintf+0xca>
    133c:	fa e0       	ldi	r31, 0x0A	; 10
    133e:	5f 9e       	mul	r5, r31
    1340:	30 0d       	add	r19, r0
    1342:	11 24       	eor	r1, r1
    1344:	53 2e       	mov	r5, r19
    1346:	13 c0       	rjmp	.+38     	; 0x136e <vfprintf+0xf0>
    1348:	8a e0       	ldi	r24, 0x0A	; 10
    134a:	38 9e       	mul	r3, r24
    134c:	30 0d       	add	r19, r0
    134e:	11 24       	eor	r1, r1
    1350:	33 2e       	mov	r3, r19
    1352:	20 62       	ori	r18, 0x20	; 32
    1354:	0c c0       	rjmp	.+24     	; 0x136e <vfprintf+0xf0>
    1356:	8e 32       	cpi	r24, 0x2E	; 46
    1358:	21 f4       	brne	.+8      	; 0x1362 <vfprintf+0xe4>
    135a:	26 fd       	sbrc	r18, 6
    135c:	5f c1       	rjmp	.+702    	; 0x161c <vfprintf+0x39e>
    135e:	20 64       	ori	r18, 0x40	; 64
    1360:	06 c0       	rjmp	.+12     	; 0x136e <vfprintf+0xf0>
    1362:	8c 36       	cpi	r24, 0x6C	; 108
    1364:	11 f4       	brne	.+4      	; 0x136a <vfprintf+0xec>
    1366:	20 68       	ori	r18, 0x80	; 128
    1368:	02 c0       	rjmp	.+4      	; 0x136e <vfprintf+0xf0>
    136a:	88 36       	cpi	r24, 0x68	; 104
    136c:	41 f4       	brne	.+16     	; 0x137e <vfprintf+0x100>
    136e:	f6 01       	movw	r30, r12
    1370:	93 fd       	sbrc	r25, 3
    1372:	85 91       	lpm	r24, Z+
    1374:	93 ff       	sbrs	r25, 3
    1376:	81 91       	ld	r24, Z+
    1378:	6f 01       	movw	r12, r30
    137a:	81 11       	cpse	r24, r1
    137c:	c1 cf       	rjmp	.-126    	; 0x1300 <vfprintf+0x82>
    137e:	98 2f       	mov	r25, r24
    1380:	9f 7d       	andi	r25, 0xDF	; 223
    1382:	95 54       	subi	r25, 0x45	; 69
    1384:	93 30       	cpi	r25, 0x03	; 3
    1386:	28 f4       	brcc	.+10     	; 0x1392 <vfprintf+0x114>
    1388:	0c 5f       	subi	r16, 0xFC	; 252
    138a:	1f 4f       	sbci	r17, 0xFF	; 255
    138c:	ff e3       	ldi	r31, 0x3F	; 63
    138e:	f9 83       	std	Y+1, r31	; 0x01
    1390:	0d c0       	rjmp	.+26     	; 0x13ac <vfprintf+0x12e>
    1392:	83 36       	cpi	r24, 0x63	; 99
    1394:	31 f0       	breq	.+12     	; 0x13a2 <vfprintf+0x124>
    1396:	83 37       	cpi	r24, 0x73	; 115
    1398:	71 f0       	breq	.+28     	; 0x13b6 <vfprintf+0x138>
    139a:	83 35       	cpi	r24, 0x53	; 83
    139c:	09 f0       	breq	.+2      	; 0x13a0 <vfprintf+0x122>
    139e:	57 c0       	rjmp	.+174    	; 0x144e <vfprintf+0x1d0>
    13a0:	21 c0       	rjmp	.+66     	; 0x13e4 <vfprintf+0x166>
    13a2:	f8 01       	movw	r30, r16
    13a4:	80 81       	ld	r24, Z
    13a6:	89 83       	std	Y+1, r24	; 0x01
    13a8:	0e 5f       	subi	r16, 0xFE	; 254
    13aa:	1f 4f       	sbci	r17, 0xFF	; 255
    13ac:	44 24       	eor	r4, r4
    13ae:	43 94       	inc	r4
    13b0:	51 2c       	mov	r5, r1
    13b2:	54 01       	movw	r10, r8
    13b4:	14 c0       	rjmp	.+40     	; 0x13de <vfprintf+0x160>
    13b6:	38 01       	movw	r6, r16
    13b8:	f2 e0       	ldi	r31, 0x02	; 2
    13ba:	6f 0e       	add	r6, r31
    13bc:	71 1c       	adc	r7, r1
    13be:	f8 01       	movw	r30, r16
    13c0:	a0 80       	ld	r10, Z
    13c2:	b1 80       	ldd	r11, Z+1	; 0x01
    13c4:	26 ff       	sbrs	r18, 6
    13c6:	03 c0       	rjmp	.+6      	; 0x13ce <vfprintf+0x150>
    13c8:	65 2d       	mov	r22, r5
    13ca:	70 e0       	ldi	r23, 0x00	; 0
    13cc:	02 c0       	rjmp	.+4      	; 0x13d2 <vfprintf+0x154>
    13ce:	6f ef       	ldi	r22, 0xFF	; 255
    13d0:	7f ef       	ldi	r23, 0xFF	; 255
    13d2:	c5 01       	movw	r24, r10
    13d4:	2c 87       	std	Y+12, r18	; 0x0c
    13d6:	94 d2       	rcall	.+1320   	; 0x1900 <strnlen>
    13d8:	2c 01       	movw	r4, r24
    13da:	83 01       	movw	r16, r6
    13dc:	2c 85       	ldd	r18, Y+12	; 0x0c
    13de:	2f 77       	andi	r18, 0x7F	; 127
    13e0:	22 2e       	mov	r2, r18
    13e2:	16 c0       	rjmp	.+44     	; 0x1410 <vfprintf+0x192>
    13e4:	38 01       	movw	r6, r16
    13e6:	f2 e0       	ldi	r31, 0x02	; 2
    13e8:	6f 0e       	add	r6, r31
    13ea:	71 1c       	adc	r7, r1
    13ec:	f8 01       	movw	r30, r16
    13ee:	a0 80       	ld	r10, Z
    13f0:	b1 80       	ldd	r11, Z+1	; 0x01
    13f2:	26 ff       	sbrs	r18, 6
    13f4:	03 c0       	rjmp	.+6      	; 0x13fc <vfprintf+0x17e>
    13f6:	65 2d       	mov	r22, r5
    13f8:	70 e0       	ldi	r23, 0x00	; 0
    13fa:	02 c0       	rjmp	.+4      	; 0x1400 <vfprintf+0x182>
    13fc:	6f ef       	ldi	r22, 0xFF	; 255
    13fe:	7f ef       	ldi	r23, 0xFF	; 255
    1400:	c5 01       	movw	r24, r10
    1402:	2c 87       	std	Y+12, r18	; 0x0c
    1404:	6b d2       	rcall	.+1238   	; 0x18dc <strnlen_P>
    1406:	2c 01       	movw	r4, r24
    1408:	2c 85       	ldd	r18, Y+12	; 0x0c
    140a:	20 68       	ori	r18, 0x80	; 128
    140c:	22 2e       	mov	r2, r18
    140e:	83 01       	movw	r16, r6
    1410:	23 fc       	sbrc	r2, 3
    1412:	19 c0       	rjmp	.+50     	; 0x1446 <vfprintf+0x1c8>
    1414:	83 2d       	mov	r24, r3
    1416:	90 e0       	ldi	r25, 0x00	; 0
    1418:	48 16       	cp	r4, r24
    141a:	59 06       	cpc	r5, r25
    141c:	a0 f4       	brcc	.+40     	; 0x1446 <vfprintf+0x1c8>
    141e:	b7 01       	movw	r22, r14
    1420:	80 e2       	ldi	r24, 0x20	; 32
    1422:	90 e0       	ldi	r25, 0x00	; 0
    1424:	78 d2       	rcall	.+1264   	; 0x1916 <fputc>
    1426:	3a 94       	dec	r3
    1428:	f5 cf       	rjmp	.-22     	; 0x1414 <vfprintf+0x196>
    142a:	f5 01       	movw	r30, r10
    142c:	27 fc       	sbrc	r2, 7
    142e:	85 91       	lpm	r24, Z+
    1430:	27 fe       	sbrs	r2, 7
    1432:	81 91       	ld	r24, Z+
    1434:	5f 01       	movw	r10, r30
    1436:	b7 01       	movw	r22, r14
    1438:	90 e0       	ldi	r25, 0x00	; 0
    143a:	6d d2       	rcall	.+1242   	; 0x1916 <fputc>
    143c:	31 10       	cpse	r3, r1
    143e:	3a 94       	dec	r3
    1440:	f1 e0       	ldi	r31, 0x01	; 1
    1442:	4f 1a       	sub	r4, r31
    1444:	51 08       	sbc	r5, r1
    1446:	41 14       	cp	r4, r1
    1448:	51 04       	cpc	r5, r1
    144a:	79 f7       	brne	.-34     	; 0x142a <vfprintf+0x1ac>
    144c:	de c0       	rjmp	.+444    	; 0x160a <vfprintf+0x38c>
    144e:	84 36       	cpi	r24, 0x64	; 100
    1450:	11 f0       	breq	.+4      	; 0x1456 <vfprintf+0x1d8>
    1452:	89 36       	cpi	r24, 0x69	; 105
    1454:	31 f5       	brne	.+76     	; 0x14a2 <vfprintf+0x224>
    1456:	f8 01       	movw	r30, r16
    1458:	27 ff       	sbrs	r18, 7
    145a:	07 c0       	rjmp	.+14     	; 0x146a <vfprintf+0x1ec>
    145c:	60 81       	ld	r22, Z
    145e:	71 81       	ldd	r23, Z+1	; 0x01
    1460:	82 81       	ldd	r24, Z+2	; 0x02
    1462:	93 81       	ldd	r25, Z+3	; 0x03
    1464:	0c 5f       	subi	r16, 0xFC	; 252
    1466:	1f 4f       	sbci	r17, 0xFF	; 255
    1468:	08 c0       	rjmp	.+16     	; 0x147a <vfprintf+0x1fc>
    146a:	60 81       	ld	r22, Z
    146c:	71 81       	ldd	r23, Z+1	; 0x01
    146e:	88 27       	eor	r24, r24
    1470:	77 fd       	sbrc	r23, 7
    1472:	80 95       	com	r24
    1474:	98 2f       	mov	r25, r24
    1476:	0e 5f       	subi	r16, 0xFE	; 254
    1478:	1f 4f       	sbci	r17, 0xFF	; 255
    147a:	2f 76       	andi	r18, 0x6F	; 111
    147c:	b2 2e       	mov	r11, r18
    147e:	97 ff       	sbrs	r25, 7
    1480:	09 c0       	rjmp	.+18     	; 0x1494 <vfprintf+0x216>
    1482:	90 95       	com	r25
    1484:	80 95       	com	r24
    1486:	70 95       	com	r23
    1488:	61 95       	neg	r22
    148a:	7f 4f       	sbci	r23, 0xFF	; 255
    148c:	8f 4f       	sbci	r24, 0xFF	; 255
    148e:	9f 4f       	sbci	r25, 0xFF	; 255
    1490:	20 68       	ori	r18, 0x80	; 128
    1492:	b2 2e       	mov	r11, r18
    1494:	2a e0       	ldi	r18, 0x0A	; 10
    1496:	30 e0       	ldi	r19, 0x00	; 0
    1498:	a4 01       	movw	r20, r8
    149a:	6f d2       	rcall	.+1246   	; 0x197a <__ultoa_invert>
    149c:	a8 2e       	mov	r10, r24
    149e:	a8 18       	sub	r10, r8
    14a0:	43 c0       	rjmp	.+134    	; 0x1528 <vfprintf+0x2aa>
    14a2:	85 37       	cpi	r24, 0x75	; 117
    14a4:	29 f4       	brne	.+10     	; 0x14b0 <vfprintf+0x232>
    14a6:	2f 7e       	andi	r18, 0xEF	; 239
    14a8:	b2 2e       	mov	r11, r18
    14aa:	2a e0       	ldi	r18, 0x0A	; 10
    14ac:	30 e0       	ldi	r19, 0x00	; 0
    14ae:	25 c0       	rjmp	.+74     	; 0x14fa <vfprintf+0x27c>
    14b0:	f2 2f       	mov	r31, r18
    14b2:	f9 7f       	andi	r31, 0xF9	; 249
    14b4:	bf 2e       	mov	r11, r31
    14b6:	8f 36       	cpi	r24, 0x6F	; 111
    14b8:	c1 f0       	breq	.+48     	; 0x14ea <vfprintf+0x26c>
    14ba:	18 f4       	brcc	.+6      	; 0x14c2 <vfprintf+0x244>
    14bc:	88 35       	cpi	r24, 0x58	; 88
    14be:	79 f0       	breq	.+30     	; 0x14de <vfprintf+0x260>
    14c0:	ad c0       	rjmp	.+346    	; 0x161c <vfprintf+0x39e>
    14c2:	80 37       	cpi	r24, 0x70	; 112
    14c4:	19 f0       	breq	.+6      	; 0x14cc <vfprintf+0x24e>
    14c6:	88 37       	cpi	r24, 0x78	; 120
    14c8:	21 f0       	breq	.+8      	; 0x14d2 <vfprintf+0x254>
    14ca:	a8 c0       	rjmp	.+336    	; 0x161c <vfprintf+0x39e>
    14cc:	2f 2f       	mov	r18, r31
    14ce:	20 61       	ori	r18, 0x10	; 16
    14d0:	b2 2e       	mov	r11, r18
    14d2:	b4 fe       	sbrs	r11, 4
    14d4:	0d c0       	rjmp	.+26     	; 0x14f0 <vfprintf+0x272>
    14d6:	8b 2d       	mov	r24, r11
    14d8:	84 60       	ori	r24, 0x04	; 4
    14da:	b8 2e       	mov	r11, r24
    14dc:	09 c0       	rjmp	.+18     	; 0x14f0 <vfprintf+0x272>
    14de:	24 ff       	sbrs	r18, 4
    14e0:	0a c0       	rjmp	.+20     	; 0x14f6 <vfprintf+0x278>
    14e2:	9f 2f       	mov	r25, r31
    14e4:	96 60       	ori	r25, 0x06	; 6
    14e6:	b9 2e       	mov	r11, r25
    14e8:	06 c0       	rjmp	.+12     	; 0x14f6 <vfprintf+0x278>
    14ea:	28 e0       	ldi	r18, 0x08	; 8
    14ec:	30 e0       	ldi	r19, 0x00	; 0
    14ee:	05 c0       	rjmp	.+10     	; 0x14fa <vfprintf+0x27c>
    14f0:	20 e1       	ldi	r18, 0x10	; 16
    14f2:	30 e0       	ldi	r19, 0x00	; 0
    14f4:	02 c0       	rjmp	.+4      	; 0x14fa <vfprintf+0x27c>
    14f6:	20 e1       	ldi	r18, 0x10	; 16
    14f8:	32 e0       	ldi	r19, 0x02	; 2
    14fa:	f8 01       	movw	r30, r16
    14fc:	b7 fe       	sbrs	r11, 7
    14fe:	07 c0       	rjmp	.+14     	; 0x150e <vfprintf+0x290>
    1500:	60 81       	ld	r22, Z
    1502:	71 81       	ldd	r23, Z+1	; 0x01
    1504:	82 81       	ldd	r24, Z+2	; 0x02
    1506:	93 81       	ldd	r25, Z+3	; 0x03
    1508:	0c 5f       	subi	r16, 0xFC	; 252
    150a:	1f 4f       	sbci	r17, 0xFF	; 255
    150c:	06 c0       	rjmp	.+12     	; 0x151a <vfprintf+0x29c>
    150e:	60 81       	ld	r22, Z
    1510:	71 81       	ldd	r23, Z+1	; 0x01
    1512:	80 e0       	ldi	r24, 0x00	; 0
    1514:	90 e0       	ldi	r25, 0x00	; 0
    1516:	0e 5f       	subi	r16, 0xFE	; 254
    1518:	1f 4f       	sbci	r17, 0xFF	; 255
    151a:	a4 01       	movw	r20, r8
    151c:	2e d2       	rcall	.+1116   	; 0x197a <__ultoa_invert>
    151e:	a8 2e       	mov	r10, r24
    1520:	a8 18       	sub	r10, r8
    1522:	fb 2d       	mov	r31, r11
    1524:	ff 77       	andi	r31, 0x7F	; 127
    1526:	bf 2e       	mov	r11, r31
    1528:	b6 fe       	sbrs	r11, 6
    152a:	0b c0       	rjmp	.+22     	; 0x1542 <vfprintf+0x2c4>
    152c:	2b 2d       	mov	r18, r11
    152e:	2e 7f       	andi	r18, 0xFE	; 254
    1530:	a5 14       	cp	r10, r5
    1532:	50 f4       	brcc	.+20     	; 0x1548 <vfprintf+0x2ca>
    1534:	b4 fe       	sbrs	r11, 4
    1536:	0a c0       	rjmp	.+20     	; 0x154c <vfprintf+0x2ce>
    1538:	b2 fc       	sbrc	r11, 2
    153a:	08 c0       	rjmp	.+16     	; 0x154c <vfprintf+0x2ce>
    153c:	2b 2d       	mov	r18, r11
    153e:	2e 7e       	andi	r18, 0xEE	; 238
    1540:	05 c0       	rjmp	.+10     	; 0x154c <vfprintf+0x2ce>
    1542:	7a 2c       	mov	r7, r10
    1544:	2b 2d       	mov	r18, r11
    1546:	03 c0       	rjmp	.+6      	; 0x154e <vfprintf+0x2d0>
    1548:	7a 2c       	mov	r7, r10
    154a:	01 c0       	rjmp	.+2      	; 0x154e <vfprintf+0x2d0>
    154c:	75 2c       	mov	r7, r5
    154e:	24 ff       	sbrs	r18, 4
    1550:	0d c0       	rjmp	.+26     	; 0x156c <vfprintf+0x2ee>
    1552:	fe 01       	movw	r30, r28
    1554:	ea 0d       	add	r30, r10
    1556:	f1 1d       	adc	r31, r1
    1558:	80 81       	ld	r24, Z
    155a:	80 33       	cpi	r24, 0x30	; 48
    155c:	11 f4       	brne	.+4      	; 0x1562 <vfprintf+0x2e4>
    155e:	29 7e       	andi	r18, 0xE9	; 233
    1560:	09 c0       	rjmp	.+18     	; 0x1574 <vfprintf+0x2f6>
    1562:	22 ff       	sbrs	r18, 2
    1564:	06 c0       	rjmp	.+12     	; 0x1572 <vfprintf+0x2f4>
    1566:	73 94       	inc	r7
    1568:	73 94       	inc	r7
    156a:	04 c0       	rjmp	.+8      	; 0x1574 <vfprintf+0x2f6>
    156c:	82 2f       	mov	r24, r18
    156e:	86 78       	andi	r24, 0x86	; 134
    1570:	09 f0       	breq	.+2      	; 0x1574 <vfprintf+0x2f6>
    1572:	73 94       	inc	r7
    1574:	23 fd       	sbrc	r18, 3
    1576:	12 c0       	rjmp	.+36     	; 0x159c <vfprintf+0x31e>
    1578:	20 ff       	sbrs	r18, 0
    157a:	06 c0       	rjmp	.+12     	; 0x1588 <vfprintf+0x30a>
    157c:	5a 2c       	mov	r5, r10
    157e:	73 14       	cp	r7, r3
    1580:	18 f4       	brcc	.+6      	; 0x1588 <vfprintf+0x30a>
    1582:	53 0c       	add	r5, r3
    1584:	57 18       	sub	r5, r7
    1586:	73 2c       	mov	r7, r3
    1588:	73 14       	cp	r7, r3
    158a:	60 f4       	brcc	.+24     	; 0x15a4 <vfprintf+0x326>
    158c:	b7 01       	movw	r22, r14
    158e:	80 e2       	ldi	r24, 0x20	; 32
    1590:	90 e0       	ldi	r25, 0x00	; 0
    1592:	2c 87       	std	Y+12, r18	; 0x0c
    1594:	c0 d1       	rcall	.+896    	; 0x1916 <fputc>
    1596:	73 94       	inc	r7
    1598:	2c 85       	ldd	r18, Y+12	; 0x0c
    159a:	f6 cf       	rjmp	.-20     	; 0x1588 <vfprintf+0x30a>
    159c:	73 14       	cp	r7, r3
    159e:	10 f4       	brcc	.+4      	; 0x15a4 <vfprintf+0x326>
    15a0:	37 18       	sub	r3, r7
    15a2:	01 c0       	rjmp	.+2      	; 0x15a6 <vfprintf+0x328>
    15a4:	31 2c       	mov	r3, r1
    15a6:	24 ff       	sbrs	r18, 4
    15a8:	11 c0       	rjmp	.+34     	; 0x15cc <vfprintf+0x34e>
    15aa:	b7 01       	movw	r22, r14
    15ac:	80 e3       	ldi	r24, 0x30	; 48
    15ae:	90 e0       	ldi	r25, 0x00	; 0
    15b0:	2c 87       	std	Y+12, r18	; 0x0c
    15b2:	b1 d1       	rcall	.+866    	; 0x1916 <fputc>
    15b4:	2c 85       	ldd	r18, Y+12	; 0x0c
    15b6:	22 ff       	sbrs	r18, 2
    15b8:	16 c0       	rjmp	.+44     	; 0x15e6 <vfprintf+0x368>
    15ba:	21 ff       	sbrs	r18, 1
    15bc:	03 c0       	rjmp	.+6      	; 0x15c4 <vfprintf+0x346>
    15be:	88 e5       	ldi	r24, 0x58	; 88
    15c0:	90 e0       	ldi	r25, 0x00	; 0
    15c2:	02 c0       	rjmp	.+4      	; 0x15c8 <vfprintf+0x34a>
    15c4:	88 e7       	ldi	r24, 0x78	; 120
    15c6:	90 e0       	ldi	r25, 0x00	; 0
    15c8:	b7 01       	movw	r22, r14
    15ca:	0c c0       	rjmp	.+24     	; 0x15e4 <vfprintf+0x366>
    15cc:	82 2f       	mov	r24, r18
    15ce:	86 78       	andi	r24, 0x86	; 134
    15d0:	51 f0       	breq	.+20     	; 0x15e6 <vfprintf+0x368>
    15d2:	21 fd       	sbrc	r18, 1
    15d4:	02 c0       	rjmp	.+4      	; 0x15da <vfprintf+0x35c>
    15d6:	80 e2       	ldi	r24, 0x20	; 32
    15d8:	01 c0       	rjmp	.+2      	; 0x15dc <vfprintf+0x35e>
    15da:	8b e2       	ldi	r24, 0x2B	; 43
    15dc:	27 fd       	sbrc	r18, 7
    15de:	8d e2       	ldi	r24, 0x2D	; 45
    15e0:	b7 01       	movw	r22, r14
    15e2:	90 e0       	ldi	r25, 0x00	; 0
    15e4:	98 d1       	rcall	.+816    	; 0x1916 <fputc>
    15e6:	a5 14       	cp	r10, r5
    15e8:	30 f4       	brcc	.+12     	; 0x15f6 <vfprintf+0x378>
    15ea:	b7 01       	movw	r22, r14
    15ec:	80 e3       	ldi	r24, 0x30	; 48
    15ee:	90 e0       	ldi	r25, 0x00	; 0
    15f0:	92 d1       	rcall	.+804    	; 0x1916 <fputc>
    15f2:	5a 94       	dec	r5
    15f4:	f8 cf       	rjmp	.-16     	; 0x15e6 <vfprintf+0x368>
    15f6:	aa 94       	dec	r10
    15f8:	f4 01       	movw	r30, r8
    15fa:	ea 0d       	add	r30, r10
    15fc:	f1 1d       	adc	r31, r1
    15fe:	80 81       	ld	r24, Z
    1600:	b7 01       	movw	r22, r14
    1602:	90 e0       	ldi	r25, 0x00	; 0
    1604:	88 d1       	rcall	.+784    	; 0x1916 <fputc>
    1606:	a1 10       	cpse	r10, r1
    1608:	f6 cf       	rjmp	.-20     	; 0x15f6 <vfprintf+0x378>
    160a:	33 20       	and	r3, r3
    160c:	09 f4       	brne	.+2      	; 0x1610 <vfprintf+0x392>
    160e:	5d ce       	rjmp	.-838    	; 0x12ca <vfprintf+0x4c>
    1610:	b7 01       	movw	r22, r14
    1612:	80 e2       	ldi	r24, 0x20	; 32
    1614:	90 e0       	ldi	r25, 0x00	; 0
    1616:	7f d1       	rcall	.+766    	; 0x1916 <fputc>
    1618:	3a 94       	dec	r3
    161a:	f7 cf       	rjmp	.-18     	; 0x160a <vfprintf+0x38c>
    161c:	f7 01       	movw	r30, r14
    161e:	86 81       	ldd	r24, Z+6	; 0x06
    1620:	97 81       	ldd	r25, Z+7	; 0x07
    1622:	02 c0       	rjmp	.+4      	; 0x1628 <vfprintf+0x3aa>
    1624:	8f ef       	ldi	r24, 0xFF	; 255
    1626:	9f ef       	ldi	r25, 0xFF	; 255
    1628:	2c 96       	adiw	r28, 0x0c	; 12
    162a:	0f b6       	in	r0, 0x3f	; 63
    162c:	f8 94       	cli
    162e:	de bf       	out	0x3e, r29	; 62
    1630:	0f be       	out	0x3f, r0	; 63
    1632:	cd bf       	out	0x3d, r28	; 61
    1634:	df 91       	pop	r29
    1636:	cf 91       	pop	r28
    1638:	1f 91       	pop	r17
    163a:	0f 91       	pop	r16
    163c:	ff 90       	pop	r15
    163e:	ef 90       	pop	r14
    1640:	df 90       	pop	r13
    1642:	cf 90       	pop	r12
    1644:	bf 90       	pop	r11
    1646:	af 90       	pop	r10
    1648:	9f 90       	pop	r9
    164a:	8f 90       	pop	r8
    164c:	7f 90       	pop	r7
    164e:	6f 90       	pop	r6
    1650:	5f 90       	pop	r5
    1652:	4f 90       	pop	r4
    1654:	3f 90       	pop	r3
    1656:	2f 90       	pop	r2
    1658:	08 95       	ret

0000165a <calloc>:
    165a:	0f 93       	push	r16
    165c:	1f 93       	push	r17
    165e:	cf 93       	push	r28
    1660:	df 93       	push	r29
    1662:	86 9f       	mul	r24, r22
    1664:	80 01       	movw	r16, r0
    1666:	87 9f       	mul	r24, r23
    1668:	10 0d       	add	r17, r0
    166a:	96 9f       	mul	r25, r22
    166c:	10 0d       	add	r17, r0
    166e:	11 24       	eor	r1, r1
    1670:	c8 01       	movw	r24, r16
    1672:	0d d0       	rcall	.+26     	; 0x168e <malloc>
    1674:	ec 01       	movw	r28, r24
    1676:	00 97       	sbiw	r24, 0x00	; 0
    1678:	21 f0       	breq	.+8      	; 0x1682 <calloc+0x28>
    167a:	a8 01       	movw	r20, r16
    167c:	60 e0       	ldi	r22, 0x00	; 0
    167e:	70 e0       	ldi	r23, 0x00	; 0
    1680:	38 d1       	rcall	.+624    	; 0x18f2 <memset>
    1682:	ce 01       	movw	r24, r28
    1684:	df 91       	pop	r29
    1686:	cf 91       	pop	r28
    1688:	1f 91       	pop	r17
    168a:	0f 91       	pop	r16
    168c:	08 95       	ret

0000168e <malloc>:
    168e:	cf 93       	push	r28
    1690:	df 93       	push	r29
    1692:	82 30       	cpi	r24, 0x02	; 2
    1694:	91 05       	cpc	r25, r1
    1696:	10 f4       	brcc	.+4      	; 0x169c <malloc+0xe>
    1698:	82 e0       	ldi	r24, 0x02	; 2
    169a:	90 e0       	ldi	r25, 0x00	; 0
    169c:	e0 91 b7 02 	lds	r30, 0x02B7
    16a0:	f0 91 b8 02 	lds	r31, 0x02B8
    16a4:	20 e0       	ldi	r18, 0x00	; 0
    16a6:	30 e0       	ldi	r19, 0x00	; 0
    16a8:	a0 e0       	ldi	r26, 0x00	; 0
    16aa:	b0 e0       	ldi	r27, 0x00	; 0
    16ac:	30 97       	sbiw	r30, 0x00	; 0
    16ae:	39 f1       	breq	.+78     	; 0x16fe <malloc+0x70>
    16b0:	40 81       	ld	r20, Z
    16b2:	51 81       	ldd	r21, Z+1	; 0x01
    16b4:	48 17       	cp	r20, r24
    16b6:	59 07       	cpc	r21, r25
    16b8:	b8 f0       	brcs	.+46     	; 0x16e8 <malloc+0x5a>
    16ba:	48 17       	cp	r20, r24
    16bc:	59 07       	cpc	r21, r25
    16be:	71 f4       	brne	.+28     	; 0x16dc <malloc+0x4e>
    16c0:	82 81       	ldd	r24, Z+2	; 0x02
    16c2:	93 81       	ldd	r25, Z+3	; 0x03
    16c4:	10 97       	sbiw	r26, 0x00	; 0
    16c6:	29 f0       	breq	.+10     	; 0x16d2 <malloc+0x44>
    16c8:	13 96       	adiw	r26, 0x03	; 3
    16ca:	9c 93       	st	X, r25
    16cc:	8e 93       	st	-X, r24
    16ce:	12 97       	sbiw	r26, 0x02	; 2
    16d0:	2c c0       	rjmp	.+88     	; 0x172a <malloc+0x9c>
    16d2:	90 93 b8 02 	sts	0x02B8, r25
    16d6:	80 93 b7 02 	sts	0x02B7, r24
    16da:	27 c0       	rjmp	.+78     	; 0x172a <malloc+0x9c>
    16dc:	21 15       	cp	r18, r1
    16de:	31 05       	cpc	r19, r1
    16e0:	31 f0       	breq	.+12     	; 0x16ee <malloc+0x60>
    16e2:	42 17       	cp	r20, r18
    16e4:	53 07       	cpc	r21, r19
    16e6:	18 f0       	brcs	.+6      	; 0x16ee <malloc+0x60>
    16e8:	a9 01       	movw	r20, r18
    16ea:	db 01       	movw	r26, r22
    16ec:	01 c0       	rjmp	.+2      	; 0x16f0 <malloc+0x62>
    16ee:	ef 01       	movw	r28, r30
    16f0:	9a 01       	movw	r18, r20
    16f2:	bd 01       	movw	r22, r26
    16f4:	df 01       	movw	r26, r30
    16f6:	02 80       	ldd	r0, Z+2	; 0x02
    16f8:	f3 81       	ldd	r31, Z+3	; 0x03
    16fa:	e0 2d       	mov	r30, r0
    16fc:	d7 cf       	rjmp	.-82     	; 0x16ac <malloc+0x1e>
    16fe:	21 15       	cp	r18, r1
    1700:	31 05       	cpc	r19, r1
    1702:	f9 f0       	breq	.+62     	; 0x1742 <malloc+0xb4>
    1704:	28 1b       	sub	r18, r24
    1706:	39 0b       	sbc	r19, r25
    1708:	24 30       	cpi	r18, 0x04	; 4
    170a:	31 05       	cpc	r19, r1
    170c:	80 f4       	brcc	.+32     	; 0x172e <malloc+0xa0>
    170e:	8a 81       	ldd	r24, Y+2	; 0x02
    1710:	9b 81       	ldd	r25, Y+3	; 0x03
    1712:	61 15       	cp	r22, r1
    1714:	71 05       	cpc	r23, r1
    1716:	21 f0       	breq	.+8      	; 0x1720 <malloc+0x92>
    1718:	fb 01       	movw	r30, r22
    171a:	93 83       	std	Z+3, r25	; 0x03
    171c:	82 83       	std	Z+2, r24	; 0x02
    171e:	04 c0       	rjmp	.+8      	; 0x1728 <malloc+0x9a>
    1720:	90 93 b8 02 	sts	0x02B8, r25
    1724:	80 93 b7 02 	sts	0x02B7, r24
    1728:	fe 01       	movw	r30, r28
    172a:	32 96       	adiw	r30, 0x02	; 2
    172c:	44 c0       	rjmp	.+136    	; 0x17b6 <malloc+0x128>
    172e:	fe 01       	movw	r30, r28
    1730:	e2 0f       	add	r30, r18
    1732:	f3 1f       	adc	r31, r19
    1734:	81 93       	st	Z+, r24
    1736:	91 93       	st	Z+, r25
    1738:	22 50       	subi	r18, 0x02	; 2
    173a:	31 09       	sbc	r19, r1
    173c:	39 83       	std	Y+1, r19	; 0x01
    173e:	28 83       	st	Y, r18
    1740:	3a c0       	rjmp	.+116    	; 0x17b6 <malloc+0x128>
    1742:	20 91 b5 02 	lds	r18, 0x02B5
    1746:	30 91 b6 02 	lds	r19, 0x02B6
    174a:	23 2b       	or	r18, r19
    174c:	41 f4       	brne	.+16     	; 0x175e <malloc+0xd0>
    174e:	20 91 02 02 	lds	r18, 0x0202
    1752:	30 91 03 02 	lds	r19, 0x0203
    1756:	30 93 b6 02 	sts	0x02B6, r19
    175a:	20 93 b5 02 	sts	0x02B5, r18
    175e:	20 91 00 02 	lds	r18, 0x0200
    1762:	30 91 01 02 	lds	r19, 0x0201
    1766:	21 15       	cp	r18, r1
    1768:	31 05       	cpc	r19, r1
    176a:	41 f4       	brne	.+16     	; 0x177c <malloc+0xee>
    176c:	2d b7       	in	r18, 0x3d	; 61
    176e:	3e b7       	in	r19, 0x3e	; 62
    1770:	40 91 04 02 	lds	r20, 0x0204
    1774:	50 91 05 02 	lds	r21, 0x0205
    1778:	24 1b       	sub	r18, r20
    177a:	35 0b       	sbc	r19, r21
    177c:	e0 91 b5 02 	lds	r30, 0x02B5
    1780:	f0 91 b6 02 	lds	r31, 0x02B6
    1784:	e2 17       	cp	r30, r18
    1786:	f3 07       	cpc	r31, r19
    1788:	a0 f4       	brcc	.+40     	; 0x17b2 <malloc+0x124>
    178a:	2e 1b       	sub	r18, r30
    178c:	3f 0b       	sbc	r19, r31
    178e:	28 17       	cp	r18, r24
    1790:	39 07       	cpc	r19, r25
    1792:	78 f0       	brcs	.+30     	; 0x17b2 <malloc+0x124>
    1794:	ac 01       	movw	r20, r24
    1796:	4e 5f       	subi	r20, 0xFE	; 254
    1798:	5f 4f       	sbci	r21, 0xFF	; 255
    179a:	24 17       	cp	r18, r20
    179c:	35 07       	cpc	r19, r21
    179e:	48 f0       	brcs	.+18     	; 0x17b2 <malloc+0x124>
    17a0:	4e 0f       	add	r20, r30
    17a2:	5f 1f       	adc	r21, r31
    17a4:	50 93 b6 02 	sts	0x02B6, r21
    17a8:	40 93 b5 02 	sts	0x02B5, r20
    17ac:	81 93       	st	Z+, r24
    17ae:	91 93       	st	Z+, r25
    17b0:	02 c0       	rjmp	.+4      	; 0x17b6 <malloc+0x128>
    17b2:	e0 e0       	ldi	r30, 0x00	; 0
    17b4:	f0 e0       	ldi	r31, 0x00	; 0
    17b6:	cf 01       	movw	r24, r30
    17b8:	df 91       	pop	r29
    17ba:	cf 91       	pop	r28
    17bc:	08 95       	ret

000017be <free>:
    17be:	cf 93       	push	r28
    17c0:	df 93       	push	r29
    17c2:	00 97       	sbiw	r24, 0x00	; 0
    17c4:	09 f4       	brne	.+2      	; 0x17c8 <free+0xa>
    17c6:	87 c0       	rjmp	.+270    	; 0x18d6 <free+0x118>
    17c8:	fc 01       	movw	r30, r24
    17ca:	32 97       	sbiw	r30, 0x02	; 2
    17cc:	13 82       	std	Z+3, r1	; 0x03
    17ce:	12 82       	std	Z+2, r1	; 0x02
    17d0:	c0 91 b7 02 	lds	r28, 0x02B7
    17d4:	d0 91 b8 02 	lds	r29, 0x02B8
    17d8:	20 97       	sbiw	r28, 0x00	; 0
    17da:	81 f4       	brne	.+32     	; 0x17fc <free+0x3e>
    17dc:	20 81       	ld	r18, Z
    17de:	31 81       	ldd	r19, Z+1	; 0x01
    17e0:	28 0f       	add	r18, r24
    17e2:	39 1f       	adc	r19, r25
    17e4:	80 91 b5 02 	lds	r24, 0x02B5
    17e8:	90 91 b6 02 	lds	r25, 0x02B6
    17ec:	82 17       	cp	r24, r18
    17ee:	93 07       	cpc	r25, r19
    17f0:	79 f5       	brne	.+94     	; 0x1850 <free+0x92>
    17f2:	f0 93 b6 02 	sts	0x02B6, r31
    17f6:	e0 93 b5 02 	sts	0x02B5, r30
    17fa:	6d c0       	rjmp	.+218    	; 0x18d6 <free+0x118>
    17fc:	de 01       	movw	r26, r28
    17fe:	20 e0       	ldi	r18, 0x00	; 0
    1800:	30 e0       	ldi	r19, 0x00	; 0
    1802:	ae 17       	cp	r26, r30
    1804:	bf 07       	cpc	r27, r31
    1806:	50 f4       	brcc	.+20     	; 0x181c <free+0x5e>
    1808:	12 96       	adiw	r26, 0x02	; 2
    180a:	4d 91       	ld	r20, X+
    180c:	5c 91       	ld	r21, X
    180e:	13 97       	sbiw	r26, 0x03	; 3
    1810:	9d 01       	movw	r18, r26
    1812:	41 15       	cp	r20, r1
    1814:	51 05       	cpc	r21, r1
    1816:	09 f1       	breq	.+66     	; 0x185a <free+0x9c>
    1818:	da 01       	movw	r26, r20
    181a:	f3 cf       	rjmp	.-26     	; 0x1802 <free+0x44>
    181c:	b3 83       	std	Z+3, r27	; 0x03
    181e:	a2 83       	std	Z+2, r26	; 0x02
    1820:	40 81       	ld	r20, Z
    1822:	51 81       	ldd	r21, Z+1	; 0x01
    1824:	84 0f       	add	r24, r20
    1826:	95 1f       	adc	r25, r21
    1828:	8a 17       	cp	r24, r26
    182a:	9b 07       	cpc	r25, r27
    182c:	71 f4       	brne	.+28     	; 0x184a <free+0x8c>
    182e:	8d 91       	ld	r24, X+
    1830:	9c 91       	ld	r25, X
    1832:	11 97       	sbiw	r26, 0x01	; 1
    1834:	84 0f       	add	r24, r20
    1836:	95 1f       	adc	r25, r21
    1838:	02 96       	adiw	r24, 0x02	; 2
    183a:	91 83       	std	Z+1, r25	; 0x01
    183c:	80 83       	st	Z, r24
    183e:	12 96       	adiw	r26, 0x02	; 2
    1840:	8d 91       	ld	r24, X+
    1842:	9c 91       	ld	r25, X
    1844:	13 97       	sbiw	r26, 0x03	; 3
    1846:	93 83       	std	Z+3, r25	; 0x03
    1848:	82 83       	std	Z+2, r24	; 0x02
    184a:	21 15       	cp	r18, r1
    184c:	31 05       	cpc	r19, r1
    184e:	29 f4       	brne	.+10     	; 0x185a <free+0x9c>
    1850:	f0 93 b8 02 	sts	0x02B8, r31
    1854:	e0 93 b7 02 	sts	0x02B7, r30
    1858:	3e c0       	rjmp	.+124    	; 0x18d6 <free+0x118>
    185a:	d9 01       	movw	r26, r18
    185c:	13 96       	adiw	r26, 0x03	; 3
    185e:	fc 93       	st	X, r31
    1860:	ee 93       	st	-X, r30
    1862:	12 97       	sbiw	r26, 0x02	; 2
    1864:	4d 91       	ld	r20, X+
    1866:	5d 91       	ld	r21, X+
    1868:	a4 0f       	add	r26, r20
    186a:	b5 1f       	adc	r27, r21
    186c:	ea 17       	cp	r30, r26
    186e:	fb 07       	cpc	r31, r27
    1870:	79 f4       	brne	.+30     	; 0x1890 <free+0xd2>
    1872:	80 81       	ld	r24, Z
    1874:	91 81       	ldd	r25, Z+1	; 0x01
    1876:	84 0f       	add	r24, r20
    1878:	95 1f       	adc	r25, r21
    187a:	02 96       	adiw	r24, 0x02	; 2
    187c:	d9 01       	movw	r26, r18
    187e:	11 96       	adiw	r26, 0x01	; 1
    1880:	9c 93       	st	X, r25
    1882:	8e 93       	st	-X, r24
    1884:	82 81       	ldd	r24, Z+2	; 0x02
    1886:	93 81       	ldd	r25, Z+3	; 0x03
    1888:	13 96       	adiw	r26, 0x03	; 3
    188a:	9c 93       	st	X, r25
    188c:	8e 93       	st	-X, r24
    188e:	12 97       	sbiw	r26, 0x02	; 2
    1890:	e0 e0       	ldi	r30, 0x00	; 0
    1892:	f0 e0       	ldi	r31, 0x00	; 0
    1894:	8a 81       	ldd	r24, Y+2	; 0x02
    1896:	9b 81       	ldd	r25, Y+3	; 0x03
    1898:	00 97       	sbiw	r24, 0x00	; 0
    189a:	19 f0       	breq	.+6      	; 0x18a2 <free+0xe4>
    189c:	fe 01       	movw	r30, r28
    189e:	ec 01       	movw	r28, r24
    18a0:	f9 cf       	rjmp	.-14     	; 0x1894 <free+0xd6>
    18a2:	ce 01       	movw	r24, r28
    18a4:	02 96       	adiw	r24, 0x02	; 2
    18a6:	28 81       	ld	r18, Y
    18a8:	39 81       	ldd	r19, Y+1	; 0x01
    18aa:	82 0f       	add	r24, r18
    18ac:	93 1f       	adc	r25, r19
    18ae:	20 91 b5 02 	lds	r18, 0x02B5
    18b2:	30 91 b6 02 	lds	r19, 0x02B6
    18b6:	28 17       	cp	r18, r24
    18b8:	39 07       	cpc	r19, r25
    18ba:	69 f4       	brne	.+26     	; 0x18d6 <free+0x118>
    18bc:	30 97       	sbiw	r30, 0x00	; 0
    18be:	29 f4       	brne	.+10     	; 0x18ca <free+0x10c>
    18c0:	10 92 b8 02 	sts	0x02B8, r1
    18c4:	10 92 b7 02 	sts	0x02B7, r1
    18c8:	02 c0       	rjmp	.+4      	; 0x18ce <free+0x110>
    18ca:	13 82       	std	Z+3, r1	; 0x03
    18cc:	12 82       	std	Z+2, r1	; 0x02
    18ce:	d0 93 b6 02 	sts	0x02B6, r29
    18d2:	c0 93 b5 02 	sts	0x02B5, r28
    18d6:	df 91       	pop	r29
    18d8:	cf 91       	pop	r28
    18da:	08 95       	ret

000018dc <strnlen_P>:
    18dc:	fc 01       	movw	r30, r24
    18de:	05 90       	lpm	r0, Z+
    18e0:	61 50       	subi	r22, 0x01	; 1
    18e2:	70 40       	sbci	r23, 0x00	; 0
    18e4:	01 10       	cpse	r0, r1
    18e6:	d8 f7       	brcc	.-10     	; 0x18de <strnlen_P+0x2>
    18e8:	80 95       	com	r24
    18ea:	90 95       	com	r25
    18ec:	8e 0f       	add	r24, r30
    18ee:	9f 1f       	adc	r25, r31
    18f0:	08 95       	ret

000018f2 <memset>:
    18f2:	dc 01       	movw	r26, r24
    18f4:	01 c0       	rjmp	.+2      	; 0x18f8 <memset+0x6>
    18f6:	6d 93       	st	X+, r22
    18f8:	41 50       	subi	r20, 0x01	; 1
    18fa:	50 40       	sbci	r21, 0x00	; 0
    18fc:	e0 f7       	brcc	.-8      	; 0x18f6 <memset+0x4>
    18fe:	08 95       	ret

00001900 <strnlen>:
    1900:	fc 01       	movw	r30, r24
    1902:	61 50       	subi	r22, 0x01	; 1
    1904:	70 40       	sbci	r23, 0x00	; 0
    1906:	01 90       	ld	r0, Z+
    1908:	01 10       	cpse	r0, r1
    190a:	d8 f7       	brcc	.-10     	; 0x1902 <strnlen+0x2>
    190c:	80 95       	com	r24
    190e:	90 95       	com	r25
    1910:	8e 0f       	add	r24, r30
    1912:	9f 1f       	adc	r25, r31
    1914:	08 95       	ret

00001916 <fputc>:
    1916:	0f 93       	push	r16
    1918:	1f 93       	push	r17
    191a:	cf 93       	push	r28
    191c:	df 93       	push	r29
    191e:	18 2f       	mov	r17, r24
    1920:	09 2f       	mov	r16, r25
    1922:	eb 01       	movw	r28, r22
    1924:	8b 81       	ldd	r24, Y+3	; 0x03
    1926:	81 fd       	sbrc	r24, 1
    1928:	03 c0       	rjmp	.+6      	; 0x1930 <fputc+0x1a>
    192a:	8f ef       	ldi	r24, 0xFF	; 255
    192c:	9f ef       	ldi	r25, 0xFF	; 255
    192e:	20 c0       	rjmp	.+64     	; 0x1970 <fputc+0x5a>
    1930:	82 ff       	sbrs	r24, 2
    1932:	10 c0       	rjmp	.+32     	; 0x1954 <fputc+0x3e>
    1934:	4e 81       	ldd	r20, Y+6	; 0x06
    1936:	5f 81       	ldd	r21, Y+7	; 0x07
    1938:	2c 81       	ldd	r18, Y+4	; 0x04
    193a:	3d 81       	ldd	r19, Y+5	; 0x05
    193c:	42 17       	cp	r20, r18
    193e:	53 07       	cpc	r21, r19
    1940:	7c f4       	brge	.+30     	; 0x1960 <fputc+0x4a>
    1942:	e8 81       	ld	r30, Y
    1944:	f9 81       	ldd	r31, Y+1	; 0x01
    1946:	9f 01       	movw	r18, r30
    1948:	2f 5f       	subi	r18, 0xFF	; 255
    194a:	3f 4f       	sbci	r19, 0xFF	; 255
    194c:	39 83       	std	Y+1, r19	; 0x01
    194e:	28 83       	st	Y, r18
    1950:	10 83       	st	Z, r17
    1952:	06 c0       	rjmp	.+12     	; 0x1960 <fputc+0x4a>
    1954:	e8 85       	ldd	r30, Y+8	; 0x08
    1956:	f9 85       	ldd	r31, Y+9	; 0x09
    1958:	81 2f       	mov	r24, r17
    195a:	19 95       	eicall
    195c:	89 2b       	or	r24, r25
    195e:	29 f7       	brne	.-54     	; 0x192a <fputc+0x14>
    1960:	2e 81       	ldd	r18, Y+6	; 0x06
    1962:	3f 81       	ldd	r19, Y+7	; 0x07
    1964:	2f 5f       	subi	r18, 0xFF	; 255
    1966:	3f 4f       	sbci	r19, 0xFF	; 255
    1968:	3f 83       	std	Y+7, r19	; 0x07
    196a:	2e 83       	std	Y+6, r18	; 0x06
    196c:	81 2f       	mov	r24, r17
    196e:	90 2f       	mov	r25, r16
    1970:	df 91       	pop	r29
    1972:	cf 91       	pop	r28
    1974:	1f 91       	pop	r17
    1976:	0f 91       	pop	r16
    1978:	08 95       	ret

0000197a <__ultoa_invert>:
    197a:	fa 01       	movw	r30, r20
    197c:	aa 27       	eor	r26, r26
    197e:	28 30       	cpi	r18, 0x08	; 8
    1980:	51 f1       	breq	.+84     	; 0x19d6 <__ultoa_invert+0x5c>
    1982:	20 31       	cpi	r18, 0x10	; 16
    1984:	81 f1       	breq	.+96     	; 0x19e6 <__ultoa_invert+0x6c>
    1986:	e8 94       	clt
    1988:	6f 93       	push	r22
    198a:	6e 7f       	andi	r22, 0xFE	; 254
    198c:	6e 5f       	subi	r22, 0xFE	; 254
    198e:	7f 4f       	sbci	r23, 0xFF	; 255
    1990:	8f 4f       	sbci	r24, 0xFF	; 255
    1992:	9f 4f       	sbci	r25, 0xFF	; 255
    1994:	af 4f       	sbci	r26, 0xFF	; 255
    1996:	b1 e0       	ldi	r27, 0x01	; 1
    1998:	3e d0       	rcall	.+124    	; 0x1a16 <__ultoa_invert+0x9c>
    199a:	b4 e0       	ldi	r27, 0x04	; 4
    199c:	3c d0       	rcall	.+120    	; 0x1a16 <__ultoa_invert+0x9c>
    199e:	67 0f       	add	r22, r23
    19a0:	78 1f       	adc	r23, r24
    19a2:	89 1f       	adc	r24, r25
    19a4:	9a 1f       	adc	r25, r26
    19a6:	a1 1d       	adc	r26, r1
    19a8:	68 0f       	add	r22, r24
    19aa:	79 1f       	adc	r23, r25
    19ac:	8a 1f       	adc	r24, r26
    19ae:	91 1d       	adc	r25, r1
    19b0:	a1 1d       	adc	r26, r1
    19b2:	6a 0f       	add	r22, r26
    19b4:	71 1d       	adc	r23, r1
    19b6:	81 1d       	adc	r24, r1
    19b8:	91 1d       	adc	r25, r1
    19ba:	a1 1d       	adc	r26, r1
    19bc:	20 d0       	rcall	.+64     	; 0x19fe <__ultoa_invert+0x84>
    19be:	09 f4       	brne	.+2      	; 0x19c2 <__ultoa_invert+0x48>
    19c0:	68 94       	set
    19c2:	3f 91       	pop	r19
    19c4:	2a e0       	ldi	r18, 0x0A	; 10
    19c6:	26 9f       	mul	r18, r22
    19c8:	11 24       	eor	r1, r1
    19ca:	30 19       	sub	r19, r0
    19cc:	30 5d       	subi	r19, 0xD0	; 208
    19ce:	31 93       	st	Z+, r19
    19d0:	de f6       	brtc	.-74     	; 0x1988 <__ultoa_invert+0xe>
    19d2:	cf 01       	movw	r24, r30
    19d4:	08 95       	ret
    19d6:	46 2f       	mov	r20, r22
    19d8:	47 70       	andi	r20, 0x07	; 7
    19da:	40 5d       	subi	r20, 0xD0	; 208
    19dc:	41 93       	st	Z+, r20
    19de:	b3 e0       	ldi	r27, 0x03	; 3
    19e0:	0f d0       	rcall	.+30     	; 0x1a00 <__ultoa_invert+0x86>
    19e2:	c9 f7       	brne	.-14     	; 0x19d6 <__ultoa_invert+0x5c>
    19e4:	f6 cf       	rjmp	.-20     	; 0x19d2 <__ultoa_invert+0x58>
    19e6:	46 2f       	mov	r20, r22
    19e8:	4f 70       	andi	r20, 0x0F	; 15
    19ea:	40 5d       	subi	r20, 0xD0	; 208
    19ec:	4a 33       	cpi	r20, 0x3A	; 58
    19ee:	18 f0       	brcs	.+6      	; 0x19f6 <__ultoa_invert+0x7c>
    19f0:	49 5d       	subi	r20, 0xD9	; 217
    19f2:	31 fd       	sbrc	r19, 1
    19f4:	40 52       	subi	r20, 0x20	; 32
    19f6:	41 93       	st	Z+, r20
    19f8:	02 d0       	rcall	.+4      	; 0x19fe <__ultoa_invert+0x84>
    19fa:	a9 f7       	brne	.-22     	; 0x19e6 <__ultoa_invert+0x6c>
    19fc:	ea cf       	rjmp	.-44     	; 0x19d2 <__ultoa_invert+0x58>
    19fe:	b4 e0       	ldi	r27, 0x04	; 4
    1a00:	a6 95       	lsr	r26
    1a02:	97 95       	ror	r25
    1a04:	87 95       	ror	r24
    1a06:	77 95       	ror	r23
    1a08:	67 95       	ror	r22
    1a0a:	ba 95       	dec	r27
    1a0c:	c9 f7       	brne	.-14     	; 0x1a00 <__ultoa_invert+0x86>
    1a0e:	00 97       	sbiw	r24, 0x00	; 0
    1a10:	61 05       	cpc	r22, r1
    1a12:	71 05       	cpc	r23, r1
    1a14:	08 95       	ret
    1a16:	9b 01       	movw	r18, r22
    1a18:	ac 01       	movw	r20, r24
    1a1a:	0a 2e       	mov	r0, r26
    1a1c:	06 94       	lsr	r0
    1a1e:	57 95       	ror	r21
    1a20:	47 95       	ror	r20
    1a22:	37 95       	ror	r19
    1a24:	27 95       	ror	r18
    1a26:	ba 95       	dec	r27
    1a28:	c9 f7       	brne	.-14     	; 0x1a1c <__ultoa_invert+0xa2>
    1a2a:	62 0f       	add	r22, r18
    1a2c:	73 1f       	adc	r23, r19
    1a2e:	84 1f       	adc	r24, r20
    1a30:	95 1f       	adc	r25, r21
    1a32:	a0 1d       	adc	r26, r0
    1a34:	08 95       	ret

00001a36 <_exit>:
    1a36:	f8 94       	cli

00001a38 <__stop_program>:
    1a38:	ff cf       	rjmp	.-2      	; 0x1a38 <__stop_program>
