Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /multiplyXBar_tb/uut/Clk_IBUF_BUFG_inst/TChk56_45718 at time 5229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /multiplyXBar_tb/uut/Clk_IBUF_BUFG_inst/TChk57_45719 at time 6229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /multiplyXBar_tb/uut/Clk_IBUF_BUFG_inst/TChk56_45718 at time 7229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /multiplyXBar_tb/uut/Clk_IBUF_BUFG_inst/TChk57_45719 at time 8229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /multiplyXBar_tb/uut/Clk_IBUF_BUFG_inst/TChk56_45718 at time 9229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_in/mCompute/product0__0/TChk2074_5660 at time 10199 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_in/mCompute/product_reg/TChk2074_5328 at time 10202 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[0].m_computeBlock_in/mCompute/product0/TChk2070_5324 at time 10204 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_in/mCompute/product0/TChk2070_5324 at time 10204 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[2].m_computeBlock_in/mCompute/product0/TChk2070_5324 at time 10204 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /multiplyXBar_tb/uut/Clk_IBUF_BUFG_inst/TChk57_45719 at time 10229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /multiplyXBar_tb/uut/Clk_IBUF_BUFG_inst/TChk56_45718 at time 11229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_in/mCompute/product0__0/TChk2111_5697 at time 12199 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_in/mCompute/product_reg/TChk2070_5324 at time 12202 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_in/mCompute/product_reg/TChk2111_5365 at time 12202 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2107: Timing violation in scope /multiplyXBar_tb/uut/(null)[0].m_computeBlock_in/mCompute/product0/TChk2107_5361 at time 12204 ps $setuphold (posedge CLK,posedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_in/mCompute/product0/TChk2074_5328 at time 12204 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2107: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_in/mCompute/product0/TChk2107_5361 at time 12204 ps $setuphold (posedge CLK,posedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2107: Timing violation in scope /multiplyXBar_tb/uut/(null)[2].m_computeBlock_in/mCompute/product0/TChk2107_5361 at time 12204 ps $setuphold (posedge CLK,posedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /multiplyXBar_tb/uut/Clk_IBUF_BUFG_inst/TChk57_45719 at time 12229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /multiplyXBar_tb/uut/Clk_IBUF_BUFG_inst/TChk56_45718 at time 13229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[0].m_computeBlock_in/mCompute/product0/TChk2070_5324 at time 14204 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /multiplyXBar_tb/uut/Clk_IBUF_BUFG_inst/TChk57_45719 at time 14229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /multiplyXBar_tb/uut/Clk_IBUF_BUFG_inst/TChk56_45718 at time 15229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2107: Timing violation in scope /multiplyXBar_tb/uut/(null)[0].m_computeBlock_in/mCompute/product0/TChk2107_5361 at time 16204 ps $setuphold (posedge CLK,posedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /multiplyXBar_tb/uut/Clk_IBUF_BUFG_inst/TChk57_45719 at time 16229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /multiplyXBar_tb/uut/Clk_IBUF_BUFG_inst/TChk56_45718 at time 17229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_in/mCompute/product0__0/TChk2074_5660 at time 18199 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_in/mCompute/product_reg/TChk2074_5328 at time 18202 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2107: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_in/mCompute/product_reg/TChk2107_5361 at time 18202 ps $setuphold (posedge CLK,posedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_in/mCompute/product0/TChk2070_5324 at time 18204 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_in/mCompute/product0/TChk2111_5365 at time 18204 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /multiplyXBar_tb/uut/Clk_IBUF_BUFG_inst/TChk57_45719 at time 18229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /multiplyXBar_tb/uut/Clk_IBUF_BUFG_inst/TChk56_45718 at time 19229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_in/mCompute/product0__0/TChk2111_5697 at time 20199 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_in/mCompute/product_reg/TChk2070_5324 at time 20202 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_in/mCompute/product_reg/TChk2111_5365 at time 20202 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_in/mCompute/product0/TChk2074_5328 at time 20204 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2107: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_in/mCompute/product0/TChk2107_5361 at time 20204 ps $setuphold (posedge CLK,posedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /multiplyXBar_tb/uut/Clk_IBUF_BUFG_inst/TChk57_45719 at time 20229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /multiplyXBar_tb/uut/Clk_IBUF_BUFG_inst/TChk56_45718 at time 21229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[2].m_computeBlock_in/mCompute/product0/TChk2070_5324 at time 22204 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /multiplyXBar_tb/uut/Clk_IBUF_BUFG_inst/TChk57_45719 at time 22229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /multiplyXBar_tb/uut/Clk_IBUF_BUFG_inst/TChk56_45718 at time 23229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2107: Timing violation in scope /multiplyXBar_tb/uut/(null)[2].m_computeBlock_in/mCompute/product0/TChk2107_5361 at time 24204 ps $setuphold (posedge CLK,posedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /multiplyXBar_tb/uut/Clk_IBUF_BUFG_inst/TChk57_45719 at time 24229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /multiplyXBar_tb/uut/Clk_IBUF_BUFG_inst/TChk56_45718 at time 25229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /multiplyXBar_tb/uut/Clk_IBUF_BUFG_inst/TChk57_45719 at time 26229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /multiplyXBar_tb/uut/Clk_IBUF_BUFG_inst/TChk56_45718 at time 27229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /multiplyXBar_tb/uut/Clk_IBUF_BUFG_inst/TChk57_45719 at time 28229 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /multiplyXBar_tb/uut/Clk_IBUF_BUFG_inst/TChk56_45718 at time 29229 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_out/mCompute/product0/TChk2070_5324 at time 30204 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /multiplyXBar_tb/uut/Clk_IBUF_BUFG_inst/TChk57_45719 at time 30229 ps $period (posedge I,(0:0:0),notifier) 
