#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jan 27 21:49:00 2025
# Process ID: 26108
# Current directory: C:/Users/10695/Desktop/proj5/proj5.runs/synth_1
# Command line: vivado.exe -log lwip_server_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lwip_server_wrapper.tcl
# Log file: C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/lwip_server_wrapper.vds
# Journal file: C:/Users/10695/Desktop/proj5/proj5.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source lwip_server_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:01:48 . Memory (MB): peak = 501.598 ; gain = 155.496
Command: synth_design -top lwip_server_wrapper -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27068 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 603.734 ; gain = 102.137
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lwip_server_wrapper' [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/hdl/lwip_server_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
INFO: [Synth 8-6157] synthesizing module 'lwip_server' [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:13]
INFO: [Synth 8-6157] synthesizing module 'lwip_server_axi_ethernet_0_0' [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/.Xil/Vivado-26108-Dylan_ROG/realtime/lwip_server_axi_ethernet_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lwip_server_axi_ethernet_0_0' (2#1) [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/.Xil/Vivado-26108-Dylan_ROG/realtime/lwip_server_axi_ethernet_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_ethernet_0' of module 'lwip_server_axi_ethernet_0_0' requires 61 connections, but only 59 given [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:531]
INFO: [Synth 8-6157] synthesizing module 'lwip_server_axi_ethernet_0_dma_0' [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/.Xil/Vivado-26108-Dylan_ROG/realtime/lwip_server_axi_ethernet_0_dma_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lwip_server_axi_ethernet_0_dma_0' (3#1) [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/.Xil/Vivado-26108-Dylan_ROG/realtime/lwip_server_axi_ethernet_0_dma_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_ethernet_0_dma' of module 'lwip_server_axi_ethernet_0_dma_0' requires 106 connections, but only 105 given [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:591]
INFO: [Synth 8-6157] synthesizing module 'lwip_server_axi_gpio_2_0' [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/.Xil/Vivado-26108-Dylan_ROG/realtime/lwip_server_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lwip_server_axi_gpio_2_0' (4#1) [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/.Xil/Vivado-26108-Dylan_ROG/realtime/lwip_server_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'lwip_server_axi_gpio_1_0' [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/.Xil/Vivado-26108-Dylan_ROG/realtime/lwip_server_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lwip_server_axi_gpio_1_0' (5#1) [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/.Xil/Vivado-26108-Dylan_ROG/realtime/lwip_server_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'lwip_server_axi_gpio_0_1' [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/.Xil/Vivado-26108-Dylan_ROG/realtime/lwip_server_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lwip_server_axi_gpio_0_1' (6#1) [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/.Xil/Vivado-26108-Dylan_ROG/realtime/lwip_server_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'lwip_server_axi_smc_0' [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/.Xil/Vivado-26108-Dylan_ROG/realtime/lwip_server_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lwip_server_axi_smc_0' (7#1) [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/.Xil/Vivado-26108-Dylan_ROG/realtime/lwip_server_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'lwip_server_axi_timer_0_0' [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/.Xil/Vivado-26108-Dylan_ROG/realtime/lwip_server_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lwip_server_axi_timer_0_0' (8#1) [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/.Xil/Vivado-26108-Dylan_ROG/realtime/lwip_server_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_timer_0' of module 'lwip_server_axi_timer_0_0' requires 26 connections, but only 23 given [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:911]
INFO: [Synth 8-6157] synthesizing module 'lwip_server_axi_uartlite_0_1' [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/.Xil/Vivado-26108-Dylan_ROG/realtime/lwip_server_axi_uartlite_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lwip_server_axi_uartlite_0_1' (9#1) [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/.Xil/Vivado-26108-Dylan_ROG/realtime/lwip_server_axi_uartlite_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'lwip_server_axi_uartlite_0_1' requires 22 connections, but only 21 given [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:935]
INFO: [Synth 8-6157] synthesizing module 'lwip_server_clk_wiz_1_0' [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/.Xil/Vivado-26108-Dylan_ROG/realtime/lwip_server_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'lwip_server_clk_wiz_1_0' (10#1) [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/.Xil/Vivado-26108-Dylan_ROG/realtime/lwip_server_clk_wiz_1_0_stub.v:5]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:964]
INFO: [Synth 8-6157] synthesizing module 'lwip_server_ila_0_0' [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/.Xil/Vivado-26108-Dylan_ROG/realtime/lwip_server_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lwip_server_ila_0_0' (11#1) [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/.Xil/Vivado-26108-Dylan_ROG/realtime/lwip_server_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'lwip_server_mdm_1_0' [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/.Xil/Vivado-26108-Dylan_ROG/realtime/lwip_server_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lwip_server_mdm_1_0' (12#1) [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/.Xil/Vivado-26108-Dylan_ROG/realtime/lwip_server_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'lwip_server_microblaze_0_0' [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/.Xil/Vivado-26108-Dylan_ROG/realtime/lwip_server_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lwip_server_microblaze_0_0' (13#1) [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/.Xil/Vivado-26108-Dylan_ROG/realtime/lwip_server_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'lwip_server_microblaze_0_0' requires 145 connections, but only 127 given [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:998]
INFO: [Synth 8-6157] synthesizing module 'lwip_server_microblaze_0_axi_intc_0' [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/.Xil/Vivado-26108-Dylan_ROG/realtime/lwip_server_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lwip_server_microblaze_0_axi_intc_0' (14#1) [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/.Xil/Vivado-26108-Dylan_ROG/realtime/lwip_server_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'lwip_server_microblaze_0_axi_periph_0' [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:1454]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1T80F1V' [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:2832]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1T80F1V' (15#1) [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:2832]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_WELBJH' [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:2964]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_WELBJH' (16#1) [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:2964]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_4E52DQ' [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:3096]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_4E52DQ' (17#1) [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:3096]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_13YXVBK' [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:3228]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_13YXVBK' (18#1) [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:3228]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1XCBKI0' [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:3360]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1XCBKI0' (19#1) [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:3360]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_SCUX3Q' [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:3506]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_SCUX3Q' (20#1) [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:3506]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_83GTTH' [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:3638]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_83GTTH' (21#1) [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:3638]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_10C6UZV' [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:3770]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_10C6UZV' (22#1) [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:3770]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1YLGYR' [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:4136]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1YLGYR' (23#1) [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:4136]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_16E8JWD' [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:4282]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_16E8JWD' (24#1) [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:4282]
INFO: [Synth 8-6157] synthesizing module 'lwip_server_xbar_0' [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/.Xil/Vivado-26108-Dylan_ROG/realtime/lwip_server_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lwip_server_xbar_0' (25#1) [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/.Xil/Vivado-26108-Dylan_ROG/realtime/lwip_server_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (15) of port connection 'm_axi_arprot' does not match port width (24) of module 'lwip_server_xbar_0' [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:2793]
WARNING: [Synth 8-689] width (15) of port connection 'm_axi_awprot' does not match port width (24) of module 'lwip_server_xbar_0' [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:2797]
INFO: [Synth 8-6155] done synthesizing module 'lwip_server_microblaze_0_axi_periph_0' (26#1) [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:1454]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_3B9TR6' [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:3902]
INFO: [Synth 8-6157] synthesizing module 'lwip_server_dlmb_bram_if_cntlr_0' [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/.Xil/Vivado-26108-Dylan_ROG/realtime/lwip_server_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lwip_server_dlmb_bram_if_cntlr_0' (27#1) [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/.Xil/Vivado-26108-Dylan_ROG/realtime/lwip_server_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'lwip_server_dlmb_v10_0' [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/.Xil/Vivado-26108-Dylan_ROG/realtime/lwip_server_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lwip_server_dlmb_v10_0' (28#1) [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/.Xil/Vivado-26108-Dylan_ROG/realtime/lwip_server_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'lwip_server_dlmb_v10_0' requires 25 connections, but only 24 given [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:4048]
INFO: [Synth 8-6157] synthesizing module 'lwip_server_ilmb_bram_if_cntlr_0' [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/.Xil/Vivado-26108-Dylan_ROG/realtime/lwip_server_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lwip_server_ilmb_bram_if_cntlr_0' (29#1) [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/.Xil/Vivado-26108-Dylan_ROG/realtime/lwip_server_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'lwip_server_ilmb_v10_0' [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/.Xil/Vivado-26108-Dylan_ROG/realtime/lwip_server_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lwip_server_ilmb_v10_0' (30#1) [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/.Xil/Vivado-26108-Dylan_ROG/realtime/lwip_server_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'lwip_server_ilmb_v10_0' requires 25 connections, but only 24 given [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:4094]
INFO: [Synth 8-6157] synthesizing module 'lwip_server_lmb_bram_0' [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/.Xil/Vivado-26108-Dylan_ROG/realtime/lwip_server_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lwip_server_lmb_bram_0' (31#1) [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/.Xil/Vivado-26108-Dylan_ROG/realtime/lwip_server_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'lwip_server_lmb_bram_0' requires 16 connections, but only 14 given [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:4119]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_3B9TR6' (32#1) [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:3902]
INFO: [Synth 8-6157] synthesizing module 'lwip_server_microblaze_0_xlconcat_0' [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_microblaze_0_xlconcat_0/synth/lwip_server_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_1_xlconcat' [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 5 - type: integer 
	Parameter NUM_PORTS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (33#1) [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'lwip_server_microblaze_0_xlconcat_0' (34#1) [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_microblaze_0_xlconcat_0/synth/lwip_server_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'lwip_server_mig_7series_0_1' [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/.Xil/Vivado-26108-Dylan_ROG/realtime/lwip_server_mig_7series_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'lwip_server_mig_7series_0_1' (35#1) [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/.Xil/Vivado-26108-Dylan_ROG/realtime/lwip_server_mig_7series_0_1_stub.v:5]
WARNING: [Synth 8-350] instance 'mig_7series_0' of module 'lwip_server_mig_7series_0_1' requires 62 connections, but only 55 given [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:1380]
INFO: [Synth 8-6157] synthesizing module 'lwip_server_rst_clk_wiz_1_100M_0' [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/.Xil/Vivado-26108-Dylan_ROG/realtime/lwip_server_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lwip_server_rst_clk_wiz_1_100M_0' (36#1) [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/.Xil/Vivado-26108-Dylan_ROG/realtime/lwip_server_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'lwip_server_rst_clk_wiz_1_100M_0' requires 10 connections, but only 8 given [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:1436]
INFO: [Synth 8-6157] synthesizing module 'lwip_server_rst_mig_7series_0_100M_0' [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/.Xil/Vivado-26108-Dylan_ROG/realtime/lwip_server_rst_mig_7series_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lwip_server_rst_mig_7series_0_100M_0' (37#1) [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/.Xil/Vivado-26108-Dylan_ROG/realtime/lwip_server_rst_mig_7series_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_mig_7series_0_100M' of module 'lwip_server_rst_mig_7series_0_100M_0' requires 10 connections, but only 6 given [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:1445]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_ethernet_0_dma'. This will prevent further optimization [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:591]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'microblaze_0_axi_periph'. This will prevent further optimization [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:1152]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:964]
INFO: [Synth 8-6155] done synthesizing module 'lwip_server' (38#1) [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:13]
INFO: [Synth 8-6155] done synthesizing module 'lwip_server_wrapper' (39#1) [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/hdl/lwip_server_wrapper.v:12]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design s01_couplers_imp_16E8JWD has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_16E8JWD has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_16E8JWD has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_16E8JWD has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1YLGYR has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1YLGYR has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1YLGYR has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1YLGYR has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_10C6UZV has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_10C6UZV has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_10C6UZV has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_10C6UZV has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_83GTTH has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_83GTTH has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_83GTTH has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_83GTTH has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_SCUX3Q has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_SCUX3Q has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_SCUX3Q has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_SCUX3Q has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_1XCBKI0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_1XCBKI0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_1XCBKI0 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_1XCBKI0 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_13YXVBK has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_13YXVBK has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_13YXVBK has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_13YXVBK has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_4E52DQ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_4E52DQ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_4E52DQ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_4E52DQ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_WELBJH has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_WELBJH has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_WELBJH has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_WELBJH has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1T80F1V has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1T80F1V has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1T80F1V has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1T80F1V has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design lwip_server_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design lwip_server_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design lwip_server_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design lwip_server_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design lwip_server_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design lwip_server_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design lwip_server_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design lwip_server_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design lwip_server_microblaze_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design lwip_server_microblaze_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design lwip_server_microblaze_0_axi_periph_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design lwip_server_microblaze_0_axi_periph_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design lwip_server_microblaze_0_axi_periph_0 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design lwip_server_microblaze_0_axi_periph_0 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design lwip_server_microblaze_0_axi_periph_0 has unconnected port M07_ACLK
WARNING: [Synth 8-3331] design lwip_server_microblaze_0_axi_periph_0 has unconnected port M07_ARESETN
WARNING: [Synth 8-3331] design lwip_server_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design lwip_server_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design lwip_server_microblaze_0_axi_periph_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design lwip_server_microblaze_0_axi_periph_0 has unconnected port S01_ARESETN
WARNING: [Synth 8-3331] design lwip_server has unconnected port gpio_io_i_0[4]
WARNING: [Synth 8-3331] design lwip_server has unconnected port gpio_io_i_0[3]
WARNING: [Synth 8-3331] design lwip_server has unconnected port gpio_io_i_0[2]
WARNING: [Synth 8-3331] design lwip_server has unconnected port gpio_io_i_0[1]
WARNING: [Synth 8-3331] design lwip_server has unconnected port gpio_io_i_0[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 659.641 ; gain = 158.043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 659.641 ; gain = 158.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 659.641 ; gain = 158.043
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_microblaze_0_0/lwip_server_microblaze_0_0/lwip_server_microblaze_0_0_in_context.xdc] for cell 'lwip_server_i/microblaze_0'
Finished Parsing XDC File [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_microblaze_0_0/lwip_server_microblaze_0_0/lwip_server_microblaze_0_0_in_context.xdc] for cell 'lwip_server_i/microblaze_0'
Parsing XDC File [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_dlmb_v10_0/lwip_server_dlmb_v10_0/lwip_server_dlmb_v10_0_in_context.xdc] for cell 'lwip_server_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_dlmb_v10_0/lwip_server_dlmb_v10_0/lwip_server_dlmb_v10_0_in_context.xdc] for cell 'lwip_server_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_ilmb_v10_0/lwip_server_ilmb_v10_0/lwip_server_dlmb_v10_0_in_context.xdc] for cell 'lwip_server_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_ilmb_v10_0/lwip_server_ilmb_v10_0/lwip_server_dlmb_v10_0_in_context.xdc] for cell 'lwip_server_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_dlmb_bram_if_cntlr_0/lwip_server_dlmb_bram_if_cntlr_0/lwip_server_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'lwip_server_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_dlmb_bram_if_cntlr_0/lwip_server_dlmb_bram_if_cntlr_0/lwip_server_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'lwip_server_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_ilmb_bram_if_cntlr_0/lwip_server_ilmb_bram_if_cntlr_0/lwip_server_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'lwip_server_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_ilmb_bram_if_cntlr_0/lwip_server_ilmb_bram_if_cntlr_0/lwip_server_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'lwip_server_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_lmb_bram_0/lwip_server_lmb_bram_0/lwip_server_lmb_bram_0_in_context.xdc] for cell 'lwip_server_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_lmb_bram_0/lwip_server_lmb_bram_0/lwip_server_lmb_bram_0_in_context.xdc] for cell 'lwip_server_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_xbar_0/lwip_server_xbar_0/lwip_server_xbar_0_in_context.xdc] for cell 'lwip_server_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_xbar_0/lwip_server_xbar_0/lwip_server_xbar_0_in_context.xdc] for cell 'lwip_server_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_microblaze_0_axi_intc_0/lwip_server_microblaze_0_axi_intc_0/lwip_server_microblaze_0_axi_intc_0_in_context.xdc] for cell 'lwip_server_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_microblaze_0_axi_intc_0/lwip_server_microblaze_0_axi_intc_0/lwip_server_microblaze_0_axi_intc_0_in_context.xdc] for cell 'lwip_server_i/microblaze_0_axi_intc'
Parsing XDC File [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mdm_1_0/lwip_server_mdm_1_0/lwip_server_mdm_1_0_in_context.xdc] for cell 'lwip_server_i/mdm_1'
Finished Parsing XDC File [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mdm_1_0/lwip_server_mdm_1_0/lwip_server_mdm_1_0_in_context.xdc] for cell 'lwip_server_i/mdm_1'
Parsing XDC File [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_clk_wiz_1_0/lwip_server_clk_wiz_1_0/lwip_server_clk_wiz_1_0_in_context.xdc] for cell 'lwip_server_i/clk_wiz_1'
Finished Parsing XDC File [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_clk_wiz_1_0/lwip_server_clk_wiz_1_0/lwip_server_clk_wiz_1_0_in_context.xdc] for cell 'lwip_server_i/clk_wiz_1'
Parsing XDC File [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_rst_clk_wiz_1_100M_0/lwip_server_rst_clk_wiz_1_100M_0/lwip_server_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'lwip_server_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_rst_clk_wiz_1_100M_0/lwip_server_rst_clk_wiz_1_100M_0/lwip_server_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'lwip_server_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_axi_timer_0_0/lwip_server_axi_timer_0_0/lwip_server_axi_timer_0_0_in_context.xdc] for cell 'lwip_server_i/axi_timer_0'
Finished Parsing XDC File [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_axi_timer_0_0/lwip_server_axi_timer_0_0/lwip_server_axi_timer_0_0_in_context.xdc] for cell 'lwip_server_i/axi_timer_0'
Parsing XDC File [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0_in_context.xdc] for cell 'lwip_server_i/axi_ethernet_0'
Finished Parsing XDC File [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0_in_context.xdc] for cell 'lwip_server_i/axi_ethernet_0'
Parsing XDC File [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_axi_uartlite_0_1/lwip_server_axi_uartlite_0_1/lwip_server_axi_uartlite_0_1_in_context.xdc] for cell 'lwip_server_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_axi_uartlite_0_1/lwip_server_axi_uartlite_0_1/lwip_server_axi_uartlite_0_1_in_context.xdc] for cell 'lwip_server_i/axi_uartlite_0'
Parsing XDC File [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc] for cell 'lwip_server_i/mig_7series_0'
Finished Parsing XDC File [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc] for cell 'lwip_server_i/mig_7series_0'
Parsing XDC File [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_axi_ethernet_0_dma_0/lwip_server_axi_ethernet_0_dma_0/lwip_server_axi_ethernet_0_dma_0_in_context.xdc] for cell 'lwip_server_i/axi_ethernet_0_dma'
Finished Parsing XDC File [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_axi_ethernet_0_dma_0/lwip_server_axi_ethernet_0_dma_0/lwip_server_axi_ethernet_0_dma_0_in_context.xdc] for cell 'lwip_server_i/axi_ethernet_0_dma'
Parsing XDC File [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_axi_smc_0/lwip_server_axi_smc_0/lwip_server_axi_smc_0_in_context.xdc] for cell 'lwip_server_i/axi_smc'
Finished Parsing XDC File [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_axi_smc_0/lwip_server_axi_smc_0/lwip_server_axi_smc_0_in_context.xdc] for cell 'lwip_server_i/axi_smc'
Parsing XDC File [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_rst_mig_7series_0_100M_0/lwip_server_rst_mig_7series_0_100M_0/lwip_server_rst_mig_7series_0_100M_0_in_context.xdc] for cell 'lwip_server_i/rst_mig_7series_0_100M'
Finished Parsing XDC File [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_rst_mig_7series_0_100M_0/lwip_server_rst_mig_7series_0_100M_0/lwip_server_rst_mig_7series_0_100M_0_in_context.xdc] for cell 'lwip_server_i/rst_mig_7series_0_100M'
Parsing XDC File [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_axi_gpio_0_1/lwip_server_axi_gpio_0_1/lwip_server_axi_gpio_0_1_in_context.xdc] for cell 'lwip_server_i/axi_gpio_sw'
Finished Parsing XDC File [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_axi_gpio_0_1/lwip_server_axi_gpio_0_1/lwip_server_axi_gpio_0_1_in_context.xdc] for cell 'lwip_server_i/axi_gpio_sw'
Parsing XDC File [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_axi_gpio_1_0/lwip_server_axi_gpio_1_0/lwip_server_axi_gpio_1_0_in_context.xdc] for cell 'lwip_server_i/axi_gpio_led'
Finished Parsing XDC File [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_axi_gpio_1_0/lwip_server_axi_gpio_1_0/lwip_server_axi_gpio_1_0_in_context.xdc] for cell 'lwip_server_i/axi_gpio_led'
Parsing XDC File [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_axi_gpio_2_0/lwip_server_axi_gpio_2_0/lwip_server_axi_gpio_2_0_in_context.xdc] for cell 'lwip_server_i/axi_gpio_button'
Finished Parsing XDC File [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_axi_gpio_2_0/lwip_server_axi_gpio_2_0/lwip_server_axi_gpio_2_0_in_context.xdc] for cell 'lwip_server_i/axi_gpio_button'
Parsing XDC File [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_ila_0_0/lwip_server_ila_0_0/lwip_server_ila_0_0_in_context.xdc] for cell 'lwip_server_i/ila_0'
Finished Parsing XDC File [c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_ila_0_0/lwip_server_ila_0_0/lwip_server_ila_0_0_in_context.xdc] for cell 'lwip_server_i/ila_0'
Parsing XDC File [C:/Users/10695/Desktop/proj5/proj5.srcs/constrs_1/new/proj_demo.xdc]
Finished Parsing XDC File [C:/Users/10695/Desktop/proj5/proj5.srcs/constrs_1/new/proj_demo.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/10695/Desktop/proj5/proj5.srcs/constrs_1/new/proj_demo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lwip_server_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lwip_server_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1009.176 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1009.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1009.250 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1009.250 ; gain = 0.047
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'lwip_server_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 1010.816 ; gain = 509.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 1010.816 ; gain = 509.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_clk_wiz_1_0/lwip_server_clk_wiz_1_0/lwip_server_clk_wiz_1_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_clk_wiz_1_0/lwip_server_clk_wiz_1_0/lwip_server_clk_wiz_1_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_rd[0]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_rd[0]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_rd[1]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_rd[1]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_rd[2]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_rd[2]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_rd[3]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_rd[3]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_rx_ctl. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_rx_ctl. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_rxc. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_rxc. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_td[0]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_td[0]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_td[1]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_td[1]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_td[2]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_td[2]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_td[3]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_td[3]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_tx_ctl. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_tx_ctl. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_txc. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_txc. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0/lwip_server_axi_ethernet_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[0]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[0]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[10]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[10]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[11]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[11]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[12]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[12]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[13]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[13]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[14]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[14]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[1]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[1]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[2]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[2]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[3]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[3]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[4]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[4]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[5]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[5]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[6]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[6]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[7]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[7]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[8]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[8]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[9]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[9]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ba[0]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_ba[0]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ba[1]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_ba[1]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ba[2]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_ba[2]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_cas_n. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_cas_n. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ck_n[0]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_ck_n[0]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ck_p[0]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_ck_p[0]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_cke[0]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_cke[0]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dm[0]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dm[0]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dm[1]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dm[1]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[0]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[0]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[10]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[10]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[11]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[11]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[12]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[12]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[13]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[13]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[14]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[14]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[15]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[15]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[1]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[1]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[2]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[2]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[3]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[3]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[4]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[4]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[5]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[5]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[6]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[6]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[7]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[7]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[8]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[8]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[9]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[9]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_n[0]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_n[0]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_n[1]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_n[1]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_p[0]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_p[0]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_p[1]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_p[1]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_odt[0]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_odt[0]. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ras_n. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_ras_n. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_reset_n. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_reset_n. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_we_n. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_we_n. (constraint file  c:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/ip/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1/lwip_server_mig_7series_0_1_in_context.xdc, line 97).
Applied set_property MARK_DEBUG = true for lwip_server_i/but_5b_tri_i[1]. (constraint file  C:/Users/10695/Desktop/proj5/proj5.srcs/constrs_1/new/proj_demo.xdc, line 60).
Applied set_property MARK_DEBUG = true for lwip_server_i/sw_8b_tri_i[3]. (constraint file  C:/Users/10695/Desktop/proj5/proj5.srcs/constrs_1/new/proj_demo.xdc, line 61).
Applied set_property MARK_DEBUG = true for lwip_server_i/led_8b_tri_o[0]. (constraint file  C:/Users/10695/Desktop/proj5/proj5.srcs/constrs_1/new/proj_demo.xdc, line 64).
Applied set_property DONT_TOUCH = true for lwip_server_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lwip_server_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lwip_server_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lwip_server_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lwip_server_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lwip_server_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lwip_server_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lwip_server_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lwip_server_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lwip_server_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lwip_server_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lwip_server_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lwip_server_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lwip_server_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lwip_server_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lwip_server_i/axi_ethernet_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lwip_server_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lwip_server_i/mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lwip_server_i/axi_ethernet_0_dma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lwip_server_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lwip_server_i/rst_mig_7series_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lwip_server_i/axi_gpio_sw. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lwip_server_i/axi_gpio_led. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lwip_server_i/axi_gpio_button. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lwip_server_i/ila_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 1010.816 ; gain = 509.219
---------------------------------------------------------------------------------
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'lwip_server_i'. This will prevent further optimization [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/hdl/lwip_server_wrapper.v:116]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_gpio_button'. This will prevent further optimization [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:697]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_gpio_sw'. This will prevent further optimization [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:739]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_gpio_led'. This will prevent further optimization [C:/Users/10695/Desktop/proj5/proj5.srcs/sources_1/bd/lwip_server/synth/lwip_server.v:718]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 1010.816 ; gain = 509.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design lwip_server_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design lwip_server_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design lwip_server_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design lwip_server_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design lwip_server_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design lwip_server_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design lwip_server_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design lwip_server_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 1010.816 ; gain = 509.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'lwip_server_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'lwip_server_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/mdm_1/Dbg_Clk_0' to pin 'lwip_server_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/mdm_1/Dbg_Update_0' to pin 'lwip_server_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/clk_wiz_1/clk_out1' to pin 'lwip_server_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/clk_wiz_1/clk_out2' to pin 'lwip_server_i/clk_wiz_1/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/clk_wiz_1/clk_out3' to pin 'lwip_server_i/clk_wiz_1/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/interrupt' to pin 'lwip_server_i/axi_ethernet_0/bbstub_interrupt/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxd_tdata[0]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxd_tdata[10]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[10]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxd_tdata[11]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[11]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxd_tdata[12]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[12]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxd_tdata[13]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[13]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxd_tdata[14]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[14]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxd_tdata[15]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[15]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxd_tdata[16]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[16]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxd_tdata[17]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[17]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxd_tdata[18]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[18]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxd_tdata[19]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[19]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxd_tdata[1]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[1]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxd_tdata[20]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[20]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxd_tdata[21]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[21]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxd_tdata[22]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[22]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxd_tdata[23]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[23]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxd_tdata[24]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[24]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxd_tdata[25]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[25]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxd_tdata[26]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[26]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxd_tdata[27]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[27]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxd_tdata[28]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[28]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxd_tdata[29]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[29]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxd_tdata[2]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[2]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxd_tdata[30]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[30]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxd_tdata[31]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[31]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxd_tdata[3]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[3]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxd_tdata[4]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[4]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxd_tdata[5]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[5]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxd_tdata[6]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[6]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxd_tdata[7]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[7]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxd_tdata[8]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[8]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxd_tdata[9]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[9]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxd_tkeep[0]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxd_tkeep[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxd_tkeep[1]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxd_tkeep[1]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxd_tkeep[2]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxd_tkeep[2]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxd_tkeep[3]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxd_tkeep[3]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxd_tlast' to pin 'lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxd_tlast/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxd_tvalid' to pin 'lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxd_tvalid/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxs_tdata[0]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxs_tdata[10]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[10]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxs_tdata[11]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[11]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxs_tdata[12]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[12]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxs_tdata[13]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[13]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxs_tdata[14]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[14]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxs_tdata[15]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[15]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxs_tdata[16]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[16]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxs_tdata[17]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[17]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxs_tdata[18]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[18]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxs_tdata[19]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[19]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxs_tdata[1]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[1]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxs_tdata[20]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[20]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxs_tdata[21]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[21]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxs_tdata[22]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[22]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxs_tdata[23]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[23]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxs_tdata[24]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[24]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxs_tdata[25]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[25]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxs_tdata[26]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[26]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxs_tdata[27]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[27]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxs_tdata[28]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[28]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxs_tdata[29]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[29]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxs_tdata[2]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[2]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxs_tdata[30]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[30]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxs_tdata[31]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[31]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxs_tdata[3]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[3]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxs_tdata[4]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[4]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxs_tdata[5]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[5]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxs_tdata[6]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[6]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxs_tdata[7]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[7]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxs_tdata[8]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[8]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxs_tdata[9]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[9]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxs_tkeep[0]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxs_tkeep[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxs_tkeep[1]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxs_tkeep[1]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxs_tkeep[2]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxs_tkeep[2]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxs_tkeep[3]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxs_tkeep[3]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxs_tlast' to pin 'lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxs_tlast/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/m_axis_rxs_tvalid' to pin 'lwip_server_i/axi_ethernet_0/bbstub_m_axis_rxs_tvalid/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/phy_rst_n[0]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_phy_rst_n[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/rgmii_txc' to pin 'lwip_server_i/axi_ethernet_0/bbstub_rgmii_txc/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/s_axi_arready' to pin 'lwip_server_i/axi_ethernet_0/bbstub_s_axi_arready/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/s_axi_awready' to pin 'lwip_server_i/axi_ethernet_0/bbstub_s_axi_awready/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/s_axi_bresp[0]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_s_axi_bresp[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/s_axi_bresp[1]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_s_axi_bresp[1]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/s_axi_bvalid' to pin 'lwip_server_i/axi_ethernet_0/bbstub_s_axi_bvalid/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/s_axi_rdata[0]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_s_axi_rdata[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/s_axi_rdata[10]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_s_axi_rdata[10]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/s_axi_rdata[11]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_s_axi_rdata[11]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/s_axi_rdata[12]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_s_axi_rdata[12]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/s_axi_rdata[13]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_s_axi_rdata[13]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/s_axi_rdata[14]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_s_axi_rdata[14]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/s_axi_rdata[15]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_s_axi_rdata[15]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/s_axi_rdata[16]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_s_axi_rdata[16]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lwip_server_i/axi_ethernet_0/s_axi_rdata[17]' to pin '{lwip_server_i/axi_ethernet_0/bbstub_s_axi_rdata[17]/O}'
INFO: [Common 17-14] Message 'Synth 8-5578' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'lwip_server_i/axi_ethernet_0/gtx_clk' to 'lwip_server_i/clk_wiz_1/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'lwip_server_i/axi_ethernet_0/gtx_clk' to 'lwip_server_i/clk_wiz_1/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'lwip_server_i/axi_ethernet_0/gtx_clk' to 'lwip_server_i/clk_wiz_1/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'lwip_server_i/axi_ethernet_0/gtx_clk' to 'lwip_server_i/clk_wiz_1/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'lwip_server_i/axi_ethernet_0/gtx_clk' to 'lwip_server_i/clk_wiz_1/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'lwip_server_i/axi_ethernet_0/gtx_clk' to 'lwip_server_i/clk_wiz_1/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'lwip_server_i/axi_ethernet_0/gtx_clk' to 'lwip_server_i/clk_wiz_1/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'lwip_server_i/axi_ethernet_0/gtx_clk' to 'lwip_server_i/clk_wiz_1/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'lwip_server_i/axi_ethernet_0/gtx_clk' to 'lwip_server_i/clk_wiz_1/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'lwip_server_i/axi_ethernet_0/gtx_clk' to 'lwip_server_i/clk_wiz_1/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'lwip_server_i/axi_ethernet_0/gtx_clk' to 'lwip_server_i/clk_wiz_1/bbstub_clk_out3/O'
INFO: [Synth 8-5819] Moved 142 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 1019.379 ; gain = 517.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 1019.898 ; gain = 518.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 1030.367 ; gain = 528.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 1030.367 ; gain = 528.770
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 1030.367 ; gain = 528.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 1030.367 ; gain = 528.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 1030.367 ; gain = 528.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 1030.367 ; gain = 528.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 1030.367 ; gain = 528.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------------+----------+
|      |BlackBox name                        |Instances |
+------+-------------------------------------+----------+
|1     |lwip_server_xbar_0                   |         1|
|2     |lwip_server_axi_ethernet_0_0         |         1|
|3     |lwip_server_axi_ethernet_0_dma_0     |         1|
|4     |lwip_server_axi_gpio_2_0             |         1|
|5     |lwip_server_axi_gpio_1_0             |         1|
|6     |lwip_server_axi_gpio_0_1             |         1|
|7     |lwip_server_axi_smc_0                |         1|
|8     |lwip_server_axi_timer_0_0            |         1|
|9     |lwip_server_axi_uartlite_0_1         |         1|
|10    |lwip_server_clk_wiz_1_0              |         1|
|11    |lwip_server_ila_0_0                  |         1|
|12    |lwip_server_mdm_1_0                  |         1|
|13    |lwip_server_microblaze_0_0           |         1|
|14    |lwip_server_microblaze_0_axi_intc_0  |         1|
|15    |lwip_server_mig_7series_0_1          |         1|
|16    |lwip_server_rst_clk_wiz_1_100M_0     |         1|
|17    |lwip_server_rst_mig_7series_0_100M_0 |         1|
|18    |lwip_server_dlmb_bram_if_cntlr_0     |         1|
|19    |lwip_server_dlmb_v10_0               |         1|
|20    |lwip_server_ilmb_bram_if_cntlr_0     |         1|
|21    |lwip_server_ilmb_v10_0               |         1|
|22    |lwip_server_lmb_bram_0               |         1|
+------+-------------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------+------+
|      |Cell                                 |Count |
+------+-------------------------------------+------+
|1     |lwip_server_axi_ethernet_0_0         |     1|
|2     |lwip_server_axi_ethernet_0_dma_0     |     1|
|3     |lwip_server_axi_gpio_0_1             |     1|
|4     |lwip_server_axi_gpio_1_0             |     1|
|5     |lwip_server_axi_gpio_2_0             |     1|
|6     |lwip_server_axi_smc_0                |     1|
|7     |lwip_server_axi_timer_0_0            |     1|
|8     |lwip_server_axi_uartlite_0_1         |     1|
|9     |lwip_server_clk_wiz_1_0              |     1|
|10    |lwip_server_dlmb_bram_if_cntlr_0     |     1|
|11    |lwip_server_dlmb_v10_0               |     1|
|12    |lwip_server_ila_0_0                  |     1|
|13    |lwip_server_ilmb_bram_if_cntlr_0     |     1|
|14    |lwip_server_ilmb_v10_0               |     1|
|15    |lwip_server_lmb_bram_0               |     1|
|16    |lwip_server_mdm_1_0                  |     1|
|17    |lwip_server_microblaze_0_0           |     1|
|18    |lwip_server_microblaze_0_axi_intc_0  |     1|
|19    |lwip_server_mig_7series_0_1          |     1|
|20    |lwip_server_rst_clk_wiz_1_100M_0     |     1|
|21    |lwip_server_rst_mig_7series_0_100M_0 |     1|
|22    |lwip_server_xbar_0                   |     1|
|23    |IBUF                                 |    15|
|24    |IOBUF                                |     1|
|25    |OBUF                                 |    11|
+------+-------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  3450|
|2     |  lwip_server_i               |lwip_server                           |  3423|
|3     |    microblaze_0_axi_periph   |lwip_server_microblaze_0_axi_periph_0 |   970|
|4     |    microblaze_0_xlconcat     |lwip_server_microblaze_0_xlconcat_0   |     0|
|5     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_3B9TR6  |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 1030.367 ; gain = 528.770
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1030.367 ; gain = 177.594
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 1030.367 ; gain = 528.770
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1050.332 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
216 Infos, 115 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 1050.332 ; gain = 548.734
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1050.332 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/10695/Desktop/proj5/proj5.runs/synth_1/lwip_server_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lwip_server_wrapper_utilization_synth.rpt -pb lwip_server_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 27 21:51:24 2025...
