// Seed: 671551732
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    access,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    module_0,
    id_16
);
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_19;
  wire id_20;
  wire id_21;
endmodule
module module_1 (
    output uwire id_0,
    output wire  id_1,
    input  tri0  id_2,
    input  tri1  id_3,
    input  tri0  id_4
);
  uwire id_6;
  assign id_6 = 1 - 1;
  module_0(
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
