[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~POSIT_Locality|POSIT_Locality>io_mem_read_req_addr",
    "sources":[
      "~POSIT_Locality|POSIT_Locality>io_mem_write_ready"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~POSIT_Locality|POSIT_Locality>io_request_ready",
    "sources":[
      "~POSIT_Locality|POSIT_Locality>io_request_bits_wr_addr"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~POSIT_Locality|POSIT_Locality>io_mem_read_req_valid",
    "sources":[
      "~POSIT_Locality|POSIT_Locality>io_mem_write_ready"
    ]
  },
  {
    "class":"logger.LogLevelAnnotation",
    "globalLogLevel":{
      
    }
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"."
  },
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"POSIT_Locality"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]