{
	"id": "CVE-2020-0574",
	"vulnerabilities": [
		{
			"content": {
				"id": "CVE-2020-0574",
				"description": "Improper configuration in block design for Intel(R) MAX(R) 10 FPGA all versions may allow an authenticated user to potentially enable escalation of privilege and information disclosure via physical access.",
				"references": [
					{
						"source": "CVE",
						"url": "https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-00349.html"
					},
					{
						"source": "intel",
						"url": "https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-00349.html"
					}
				],
				"modified": "2024-08-04T06:02:52.194Z"
			}
		}
	],
	"data_source": {
		"id": "mitre-v5",
		"raws": [
			"vuls-data-raw-mitre-v5/2020/CVE-2020-0574.json"
		]
	}
}
