

@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

6 non-gated/non-generated clock tree(s) driving 576 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================================================ Non-Gated/Non-Generated Clocks =============================================================
Clock Tree ID     Driving Element                              Drive Element Type     Fanout     Sample Instance                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       hdmi_out_top.u_tmds_pll.rpll_inst.CLKOUT     rPLL                   4          hdmi_out_top.rgb2dvi.encoder\[0\]\.dataserializer.OSER10
@KP:ckid0_1       hdmi_out_top.sync_vg.pix_buf.O               BUFG                   140        hdmi_out_top.rgb2dvi.encoder\[1\]\.dataserializer.OSER10
@KP:ckid0_2       hdmi_out_top.u_clkdiv1.CLKOUT                CLKDIV                 130        hdmi_out_top.pattern_vg1.g_out[7:0]                     
@KP:ckid0_3       hdmi_out_top.u_clkdiv.CLKOUT                 CLKDIV                 131        hdmi_out_top.pattern_vg.g_out[7:0]                      
@KP:ckid0_4       clk_50                                       port                   53         u_led.led_status[3]                                     
@KP:ckid0_5       II_0.bufg.O                                  BUFG                   118        II_0.receive_data[7:0]                                  
=========================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

