From 4f37a8adbb6d80351e03d948f835e1d79e0e8be2 Mon Sep 17 00:00:00 2001
From: Paola Martiner Giore <paola.martiner@roj.com>
Date: Wed, 15 Feb 2023 13:29:36 +0100
Subject: [PATCH] dts 020100 020101 020102


diff --git a/arch/arm/boot/dts/020100.dts b/arch/arm/boot/dts/020100.dts
new file mode 100644
index 000000000..ce8188c3e
--- /dev/null
+++ b/arch/arm/boot/dts/020100.dts
@@ -0,0 +1,187 @@
+/*
+ * Copyright (C) 2013 Freescale Semiconductor, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+/dts-v1/;
+
+#include "imx6q-smarc.dtsi"
+
+/ {
+	model = "Roj i.MX6 Quad SMARC CE controller";
+	compatible = "fsl,020100", "fsl,imx6q";
+
+	backlight {
+		compatible = "pwm-backlight";
+		pwms = <&pwm3 0 100000 0>;
+		brightness-levels = <0 25 128 178 255>;
+		default-brightness-level = <4>;
+		status = "okay";
+	};
+};
+
+&iomuxc {
+
+	pwm3 {
+		pinctrl_pwm3: pinctrl_pwm3_backlight {
+			fsl,pins = <
+				MX6QDL_PAD_SD4_DAT1__PWM3_OUT		0x1b0b1
+			>;
+		};
+	};
+
+	hog {
+		pinctrl_hog: hoggrp {
+			fsl,pins = <
+				MX6QDL_PAD_GPIO_0__GPIO1_IO00        0x80000000
+				MX6QDL_PAD_GPIO_2__GPIO1_IO02        0x80000000
+				MX6QDL_PAD_GPIO_6__GPIO1_IO06        0x80000000
+				MX6QDL_PAD_GPIO_17__GPIO7_IO12       0x80000000
+				MX6QDL_PAD_GPIO_18__GPIO7_IO13       0x80000000
+				MX6QDL_PAD_NANDF_D0__GPIO2_IO00      0x80000000
+				MX6QDL_PAD_NANDF_D1__GPIO2_IO01      0x80000000
+				MX6QDL_PAD_NANDF_D2__GPIO2_IO02      0x80000000
+				MX6QDL_PAD_NANDF_D3__GPIO2_IO03      0x80000000
+				MX6QDL_PAD_NANDF_D4__GPIO2_IO04      0x80000000
+				MX6QDL_PAD_NANDF_D5__GPIO2_IO05      0x80000000
+				MX6QDL_PAD_NANDF_D6__GPIO2_IO06      0x80000000
+				MX6QDL_PAD_NANDF_D7__GPIO2_IO07      0x80000000
+				MX6QDL_PAD_EIM_A16__GPIO2_IO22       0x80000000
+				MX6QDL_PAD_EIM_DA6__GPIO3_IO06       0x80000000
+				MX6QDL_PAD_EIM_DA7__GPIO3_IO07       0x80000000
+				MX6QDL_PAD_EIM_DA8__GPIO3_IO08       0x80000000
+				MX6QDL_PAD_EIM_DA9__GPIO3_IO09       0x80000000
+				MX6QDL_PAD_EIM_DA13__GPIO3_IO13      0x80000000
+				MX6QDL_PAD_EIM_DA14__GPIO3_IO14      0x80000000
+				MX6QDL_PAD_EIM_DA15__GPIO3_IO15      0x80000000
+				MX6QDL_PAD_EIM_D18__GPIO3_IO18       0x80000000
+				MX6QDL_PAD_EIM_D30__GPIO3_IO30       0x80000000
+				MX6QDL_PAD_EIM_D31__GPIO3_IO31       0x80000000
+				MX6QDL_PAD_GPIO_19__GPIO4_IO05       0x80000000
+				MX6QDL_PAD_KEY_COL1__GPIO4_IO08      0x80000000
+				MX6QDL_PAD_KEY_ROW1__GPIO4_IO09      0x80000000
+				MX6QDL_PAD_KEY_COL2__GPIO4_IO10      0x80000000
+				MX6QDL_PAD_EIM_WAIT__GPIO5_IO00      0x80000000
+				MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20  0x80000000
+				MX6QDL_PAD_CSI0_VSYNC__GPIO5_IO21    0x80000000
+				MX6QDL_PAD_NANDF_CLE__GPIO6_IO07     0x80000000
+				MX6QDL_PAD_NANDF_WP_B__GPIO6_IO09    0x80000000
+				MX6QDL_PAD_NANDF_RB0__GPIO6_IO10     0x80000000
+				MX6QDL_PAD_NANDF_CS0__GPIO6_IO11     0x80000000
+				MX6QDL_PAD_NANDF_CS1__GPIO6_IO14     0x80000000
+				MX6QDL_PAD_NANDF_CS2__GPIO6_IO15     0x80000000
+				MX6QDL_PAD_NANDF_CS3__GPIO6_IO16     0x80000000
+				MX6QDL_PAD_EIM_BCLK__GPIO6_IO31      0x80000000
+				MX6QDL_PAD_SD3_RST__GPIO7_IO08       0x80000000
+				MX6QDL_PAD_GPIO_3__GPIO1_IO03		 0x80000000
+				MX6QDL_PAD_EIM_DA0__GPIO3_IO00		 0x80000000		
+				MX6QDL_PAD_CSI0_DAT6__GPIO5_IO24  	 0x80000000
+				MX6QDL_PAD_CSI0_DAT5__GPIO5_IO23  	 0x80000000
+				MX6QDL_PAD_CSI0_DAT7__GPIO5_IO25  	 0x80000000
+				MX6QDL_PAD_CSI0_DAT4__GPIO5_IO22  	 0x80000000
+				MX6QDL_PAD_SD2_DAT0__GPIO1_IO15  	 0x80000000
+				MX6QDL_PAD_SD2_DAT2__GPIO1_IO13  	 0x80000000
+				MX6QDL_PAD_ENET_RXD1__GPIO1_IO26  	 0x80000000 //USER_GPIO_7_V900
+				MX6QDL_PAD_KEY_COL4__GPIO4_IO14  	 0x80000000 //USER_GPIO_7				
+			>;
+		};
+	};
+
+};
+
+&pwm3 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_pwm3>;
+	status = "okay";
+};
+
+&mxcfb1 {
+	status = "disabled";
+ };
+
+&mxcfb2 {
+	status = "disabled";
+ };
+
+&mxcfb3 {
+	status = "disabled";
+ };
+
+&mxcfb4 {
+	status = "disabled";
+ };
+
+&mipi_csi {
+	status = "disabled";
+};
+
+&ssi1 {
+	status = "disabled";
+};
+
+&ssi2 {
+	status = "disabled";
+};
+
+&hdmi_audio {
+	status = "disabled";
+};
+
+&spdif {
+	status = "disabled";
+};
+
+&v4l20 {
+	status = "disabled";
+};
+
+&v4l21 {
+	status = "disabled";
+};
+
+&audmux {
+	status = "disabled";
+};
+
+&esai {
+	status = "disabled";
+};
+
+&hdmi_cec {
+	status = "disabled";
+};
+
+&hdmi_core {
+	status = "disabled";
+};
+
+&hdmi_video {
+	status = "disabled";
+};
+
+&can1 {
+	status = "disabled";
+};
+
+&can2 {
+	status = "disabled";
+};
+
+&uart1 {
+	status = "disabled";
+};
+
+&uart3 {
+	status = "disabled";
+};
+
+&uart4 {
+	status = "disabled";
+};
+
+&usdhc4 {
+	status = "disabled";
+};
diff --git a/arch/arm/boot/dts/020101.dts b/arch/arm/boot/dts/020101.dts
new file mode 100644
index 000000000..4ca88536a
--- /dev/null
+++ b/arch/arm/boot/dts/020101.dts
@@ -0,0 +1,188 @@
+/*
+ * Copyright (C) 2013 Freescale Semiconductor, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+/dts-v1/;
+
+#include "imx6q-smarc.dtsi"
+
+/ {
+	model = "Roj i.MX6 Quad SMARC CE controller";
+	compatible = "fsl,020101", "fsl,imx6q";
+
+	backlight {
+		compatible = "pwm-backlight";
+		pwms = <&pwm3 0 100000 0>;
+		brightness-levels = <0 25 128 178 255>;
+		default-brightness-level = <4>;
+		status = "okay";
+	};
+};
+
+&iomuxc {
+
+	pwm3 {
+		pinctrl_pwm3: pinctrl_pwm3_backlight {
+			fsl,pins = <
+				MX6QDL_PAD_SD4_DAT1__PWM3_OUT		0x1b0b1
+			>;
+		};
+	};
+
+	hog {
+		pinctrl_hog: hoggrp {
+			fsl,pins = <
+				MX6QDL_PAD_GPIO_0__GPIO1_IO00        0x80000000
+				MX6QDL_PAD_GPIO_2__GPIO1_IO02        0x80000000
+				MX6QDL_PAD_GPIO_6__GPIO1_IO06        0x80000000
+				MX6QDL_PAD_GPIO_17__GPIO7_IO12       0x80000000
+				MX6QDL_PAD_GPIO_18__GPIO7_IO13       0x80000000
+				MX6QDL_PAD_NANDF_D0__GPIO2_IO00      0x80000000
+				MX6QDL_PAD_NANDF_D1__GPIO2_IO01      0x80000000
+				MX6QDL_PAD_NANDF_D2__GPIO2_IO02      0x80000000
+				MX6QDL_PAD_NANDF_D3__GPIO2_IO03      0x80000000
+				MX6QDL_PAD_NANDF_D4__GPIO2_IO04      0x80000000
+				MX6QDL_PAD_NANDF_D5__GPIO2_IO05      0x80000000
+				MX6QDL_PAD_NANDF_D6__GPIO2_IO06      0x80000000
+				MX6QDL_PAD_NANDF_D7__GPIO2_IO07      0x80000000
+				MX6QDL_PAD_EIM_A16__GPIO2_IO22       0x80000000
+				MX6QDL_PAD_EIM_DA6__GPIO3_IO06       0x80000000
+				MX6QDL_PAD_EIM_DA7__GPIO3_IO07       0x80000000
+				MX6QDL_PAD_EIM_DA8__GPIO3_IO08       0x80000000
+				MX6QDL_PAD_EIM_DA9__GPIO3_IO09       0x80000000
+				MX6QDL_PAD_EIM_DA13__GPIO3_IO13      0x80000000
+				MX6QDL_PAD_EIM_DA14__GPIO3_IO14      0x80000000
+				MX6QDL_PAD_EIM_DA15__GPIO3_IO15      0x80000000
+				MX6QDL_PAD_EIM_D18__GPIO3_IO18       0x80000000
+				MX6QDL_PAD_EIM_D30__GPIO3_IO30       0x80000000
+				MX6QDL_PAD_EIM_D31__GPIO3_IO31       0x80000000
+				MX6QDL_PAD_GPIO_19__GPIO4_IO05       0x80000000
+				MX6QDL_PAD_KEY_COL1__GPIO4_IO08      0x80000000
+				MX6QDL_PAD_KEY_ROW1__GPIO4_IO09      0x80000000
+				MX6QDL_PAD_KEY_COL2__GPIO4_IO10      0x80000000
+				MX6QDL_PAD_EIM_WAIT__GPIO5_IO00      0x80000000
+				MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20  0x80000000
+				MX6QDL_PAD_CSI0_VSYNC__GPIO5_IO21    0x80000000
+				MX6QDL_PAD_NANDF_CLE__GPIO6_IO07     0x80000000
+				MX6QDL_PAD_NANDF_WP_B__GPIO6_IO09    0x80000000
+				MX6QDL_PAD_NANDF_RB0__GPIO6_IO10     0x80000000
+				MX6QDL_PAD_NANDF_CS0__GPIO6_IO11     0x80000000
+				MX6QDL_PAD_NANDF_CS1__GPIO6_IO14     0x80000000
+				MX6QDL_PAD_NANDF_CS2__GPIO6_IO15     0x80000000
+				MX6QDL_PAD_NANDF_CS3__GPIO6_IO16     0x80000000
+				MX6QDL_PAD_EIM_BCLK__GPIO6_IO31      0x80000000
+				MX6QDL_PAD_SD3_RST__GPIO7_IO08       0x80000000
+				MX6QDL_PAD_GPIO_3__GPIO1_IO03		 0x80000000
+				MX6QDL_PAD_EIM_DA0__GPIO3_IO00		 0x80000000		
+				MX6QDL_PAD_CSI0_DAT6__GPIO5_IO24  	 0x80000000
+				MX6QDL_PAD_CSI0_DAT5__GPIO5_IO23  	 0x80000000
+				MX6QDL_PAD_CSI0_DAT7__GPIO5_IO25  	 0x80000000
+				MX6QDL_PAD_CSI0_DAT4__GPIO5_IO22  	 0x80000000
+				MX6QDL_PAD_SD2_DAT0__GPIO1_IO15  	 0x80000000
+				MX6QDL_PAD_SD2_DAT2__GPIO1_IO13  	 0x80000000
+				MX6QDL_PAD_ENET_RXD1__GPIO1_IO26  	 0x80000000 //USER_GPIO_7_V900
+				MX6QDL_PAD_KEY_COL4__GPIO4_IO14  	 0x80000000 //USER_GPIO_7				
+			>;
+		};
+	};
+
+};
+
+&pwm3 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_pwm3>;
+	status = "okay";
+};
+
+&mxcfb1 {
+	disp_dev = "lcd";
+	mode_str = "TIANMA-SVGA";
+};
+
+&mxcfb2 {
+	status = "disabled";
+};
+
+&mxcfb3 {
+	status = "disabled";
+};
+
+&mxcfb4 {
+	status = "disabled";
+};
+
+&mipi_csi {
+	status = "disabled";
+};
+
+&ssi1 {
+	status = "disabled";
+};
+
+&ssi2 {
+	status = "disabled";
+};
+
+&hdmi_audio {
+	status = "disabled";
+};
+
+&spdif {
+	status = "disabled";
+};
+
+&v4l20 {
+	status = "disabled";
+};
+
+&v4l21 {
+	status = "disabled";
+};
+
+&audmux {
+	status = "disabled";
+};
+
+&esai {
+	status = "disabled";
+};
+
+&hdmi_cec {
+	status = "disabled";
+};
+
+&hdmi_core {
+	status = "disabled";
+};
+
+&hdmi_video {
+	status = "disabled";
+};
+
+&can1 {
+	status = "disabled";
+};
+
+&can2 {
+	status = "disabled";
+};
+
+&uart1 {
+	status = "disabled";
+};
+
+&uart3 {
+	status = "disabled";
+};
+
+&uart4 {
+	status = "disabled";
+};
+
+&usdhc4 {
+	status = "disabled";
+};
diff --git a/arch/arm/boot/dts/020102.dts b/arch/arm/boot/dts/020102.dts
new file mode 100644
index 000000000..180b48c7d
--- /dev/null
+++ b/arch/arm/boot/dts/020102.dts
@@ -0,0 +1,222 @@
+/*
+ * Copyright (C) 2013 Freescale Semiconductor, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+/dts-v1/;
+
+#include "imx6q-smarc.dtsi"
+
+/ {
+	model = "Roj i.MX6 Quad SMARC CE controller";
+	compatible = "fsl,020102", "fsl,imx6q";
+
+	backlight {
+		compatible = "pwm-backlight";
+		pwms = <&pwm3 0 100000 0>;
+		brightness-levels = <0 25 128 178 255>;
+		default-brightness-level = <4>;
+		status = "okay";
+	};
+};
+
+&iomuxc {
+
+	pwm3 {
+		pinctrl_pwm3: pinctrl_pwm3_backlight {
+			fsl,pins = <
+				MX6QDL_PAD_SD4_DAT1__PWM3_OUT		0x1b0b1
+			>;
+		};
+	};
+
+	hog {
+		pinctrl_hog: hoggrp {
+			fsl,pins = <
+				MX6QDL_PAD_GPIO_0__GPIO1_IO00        0x80000000
+				MX6QDL_PAD_GPIO_2__GPIO1_IO02        0x80000000
+				MX6QDL_PAD_GPIO_6__GPIO1_IO06        0x80000000
+				MX6QDL_PAD_GPIO_17__GPIO7_IO12       0x80000000
+				MX6QDL_PAD_GPIO_18__GPIO7_IO13       0x80000000
+				MX6QDL_PAD_NANDF_D0__GPIO2_IO00      0x80000000
+				MX6QDL_PAD_NANDF_D1__GPIO2_IO01      0x80000000
+				MX6QDL_PAD_NANDF_D2__GPIO2_IO02      0x80000000
+				MX6QDL_PAD_NANDF_D3__GPIO2_IO03      0x80000000
+				MX6QDL_PAD_NANDF_D4__GPIO2_IO04      0x80000000
+				MX6QDL_PAD_NANDF_D5__GPIO2_IO05      0x80000000
+				MX6QDL_PAD_NANDF_D6__GPIO2_IO06      0x80000000
+				MX6QDL_PAD_NANDF_D7__GPIO2_IO07      0x80000000
+				MX6QDL_PAD_EIM_A16__GPIO2_IO22       0x80000000
+				MX6QDL_PAD_EIM_DA6__GPIO3_IO06       0x80000000
+				MX6QDL_PAD_EIM_DA7__GPIO3_IO07       0x80000000
+				MX6QDL_PAD_EIM_DA8__GPIO3_IO08       0x80000000
+				MX6QDL_PAD_EIM_DA9__GPIO3_IO09       0x80000000
+				MX6QDL_PAD_EIM_DA13__GPIO3_IO13      0x80000000
+				MX6QDL_PAD_EIM_DA14__GPIO3_IO14      0x80000000
+				MX6QDL_PAD_EIM_DA15__GPIO3_IO15      0x80000000
+				MX6QDL_PAD_EIM_D18__GPIO3_IO18       0x80000000
+				MX6QDL_PAD_EIM_D30__GPIO3_IO30       0x80000000
+				MX6QDL_PAD_EIM_D31__GPIO3_IO31       0x80000000
+				MX6QDL_PAD_GPIO_19__GPIO4_IO05       0x80000000
+				MX6QDL_PAD_KEY_COL1__GPIO4_IO08      0x80000000
+				MX6QDL_PAD_KEY_ROW1__GPIO4_IO09      0x80000000
+				MX6QDL_PAD_KEY_COL2__GPIO4_IO10      0x80000000
+				MX6QDL_PAD_EIM_WAIT__GPIO5_IO00      0x80000000
+				MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20  0x80000000
+				MX6QDL_PAD_CSI0_VSYNC__GPIO5_IO21    0x80000000
+				MX6QDL_PAD_NANDF_CLE__GPIO6_IO07     0x80000000
+				MX6QDL_PAD_NANDF_WP_B__GPIO6_IO09    0x80000000
+				MX6QDL_PAD_NANDF_RB0__GPIO6_IO10     0x80000000
+				MX6QDL_PAD_NANDF_CS0__GPIO6_IO11     0x80000000
+				MX6QDL_PAD_NANDF_CS1__GPIO6_IO14     0x80000000
+				MX6QDL_PAD_NANDF_CS2__GPIO6_IO15     0x80000000
+				MX6QDL_PAD_NANDF_CS3__GPIO6_IO16     0x80000000
+				MX6QDL_PAD_EIM_BCLK__GPIO6_IO31      0x80000000
+				MX6QDL_PAD_SD3_RST__GPIO7_IO08       0x80000000
+				MX6QDL_PAD_GPIO_3__GPIO1_IO03		 0x80000000
+				MX6QDL_PAD_EIM_DA0__GPIO3_IO00		 0x80000000		
+				MX6QDL_PAD_CSI0_DAT6__GPIO5_IO24  	 0x80000000
+				MX6QDL_PAD_CSI0_DAT5__GPIO5_IO23  	 0x80000000
+				MX6QDL_PAD_CSI0_DAT7__GPIO5_IO25  	 0x80000000
+				MX6QDL_PAD_CSI0_DAT4__GPIO5_IO22  	 0x80000000
+				MX6QDL_PAD_SD2_DAT0__GPIO1_IO15  	 0x80000000
+				MX6QDL_PAD_SD2_DAT2__GPIO1_IO13  	 0x80000000
+				MX6QDL_PAD_ENET_RXD1__GPIO1_IO26  	 0x80000000 //USER_GPIO_7_V900
+				MX6QDL_PAD_KEY_COL4__GPIO4_IO14  	 0x80000000 //USER_GPIO_7				
+			>;
+		};
+	};
+
+};
+
+&pwm3 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_pwm3>;
+	status = "okay";
+};
+
+&ldb {
+	status = "okay";
+
+	lvds-channel@0 {
+		fsl,data-mapping = "spwg";
+		fsl,data-width = <18>;
+		crtc = "ipu1-di0";
+		primary;
+		status = "okay";
+
+		display-timings {
+			native-mode = <&timing0>;
+			timing0: hsd100pxn1 {
+				clock-frequency = <65000000>;
+				hactive = <1024>;
+				vactive = <768>;
+				hback-porch = <240>;
+				hfront-porch = <48>;
+				vback-porch = <23>;
+				vfront-porch = <3>;
+				hsync-len = <32>;
+				vsync-len = <12>;
+				hsync-active = <0>;
+				vsync-active = <0>;
+			};
+		};
+	};
+};
+
+&mxcfb1 {
+	disp_dev = "ldb";
+	interface_pix_fmt = "RGB666";
+	default_bpp = <18>;
+ };
+
+&mxcfb2 {
+	status = "disabled";
+ };
+
+&mxcfb3 {
+	status = "disabled";
+};
+
+&mxcfb4 {
+	status = "disabled";
+};
+
+&lcd {
+	status = "disabled";
+};
+
+&mipi_csi {
+	status = "disabled";
+};
+
+&ssi1 {
+	status = "disabled";
+};
+
+&ssi2 {
+	status = "disabled";
+};
+
+&hdmi_audio {
+	status = "disabled";
+};
+
+&spdif {
+	status = "disabled";
+};
+
+&v4l20 {
+	status = "disabled";
+};
+
+&v4l21 {
+	status = "disabled";
+};
+
+&audmux {
+	status = "disabled";
+};
+
+&esai {
+	status = "disabled";
+};
+
+&hdmi_cec {
+	status = "disabled";
+};
+
+&hdmi_core {
+	status = "disabled";
+};
+
+&hdmi_video {
+	status = "disabled";
+};
+
+&can1 {
+	status = "disabled";
+};
+
+&can2 {
+	status = "disabled";
+};
+
+&uart1 {
+	status = "disabled";
+};
+
+&uart3 {
+	status = "disabled";
+};
+
+&uart4 {
+	status = "disabled";
+};
+
+&usdhc4 {
+	status = "disabled";
+};
diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile
index f47dd24e4..fdbd0280e 100644
--- a/arch/arm/boot/dts/Makefile
+++ b/arch/arm/boot/dts/Makefile
@@ -417,6 +417,9 @@ dtb-$(CONFIG_SOC_IMX6Q) += \
 	010100.dtb \
 	010101.dtb \
 	010102.dtb \
+	020100.dtb \
+	020101.dtb \
+	020102.dtb \
 	imx6dl-apf6dev.dtb \
 	imx6dl-aristainetos_4.dtb \
 	imx6dl-aristainetos_7.dtb \
-- 
2.34.1

