Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Feb 27 21:03:12 2020
| Host         : DESKTOP-MDIICNE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file zeabus_hydrophone_timing_summary_routed.rpt -pb zeabus_hydrophone_timing_summary_routed.pb -rpx zeabus_hydrophone_timing_summary_routed.rpx -warn_on_violation
| Design       : zeabus_hydrophone
| Device       : 7a15t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 51 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.885        0.000                      0                 1746        0.061        0.000                      0                 1746        6.833        0.000                       0                  1042  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_gen/inst/clk_in     {0.000 19.231}     38.462          26.000          
  clk_64mhz_90_clk_pll  {3.906 11.719}     15.625          63.999          
  clk_64mhz_clk_pll     {0.000 7.813}      15.625          63.999          
  clkfbout_clk_pll      {0.000 19.231}     38.462          26.000          
clk_in                  {0.000 19.231}     38.462          26.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_gen/inst/clk_in                                                                                                                                                      14.171        0.000                       0                     1  
  clk_64mhz_90_clk_pll                                                                                                                                                    7.313        0.000                       0                    58  
  clk_64mhz_clk_pll           3.193        0.000                      0                 1690        0.061        0.000                      0                 1690        6.833        0.000                       0                   979  
  clkfbout_clk_pll                                                                                                                                                       14.171        0.000                       0                     3  
clk_in                                                                                                                                                                   36.307        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_64mhz_90_clk_pll  clk_64mhz_clk_pll           1.885        0.000                      0                   56        3.484        0.000                      0                   56  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_gen/inst/clk_in
  To Clock:  clk_gen/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen/inst/clk_in
Waveform(ns):       { 0.000 19.231 }
Period(ns):         38.462
Sources:            { clk_gen/inst/clk_in }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         38.462      37.213     PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        38.462      14.171     PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_64mhz_90_clk_pll
  To Clock:  clk_64mhz_90_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_64mhz_90_clk_pll
Waveform(ns):       { 3.906 11.719 }
Period(ns):         15.625
Sources:            { clk_gen/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         15.625      13.470     BUFGCTRL_X0Y1   clk_64MHz_90_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         15.625      14.376     PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDSE/C             n/a            1.000         15.625      14.625     SLICE_X9Y58     adc1/adc/d0_out_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         15.625      14.625     SLICE_X9Y58     adc1/adc/d0_out_reg[10]/C
Min Period        n/a     FDSE/C             n/a            1.000         15.625      14.625     SLICE_X9Y60     adc1/adc/d0_out_reg[11]/C
Min Period        n/a     FDSE/C             n/a            1.000         15.625      14.625     SLICE_X9Y58     adc1/adc/d0_out_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         15.625      14.625     SLICE_X12Y61    adc1/adc/d0_out_reg[13]/C
Min Period        n/a     FDSE/C             n/a            1.000         15.625      14.625     SLICE_X9Y58     adc1/adc/d0_out_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         15.625      14.625     SLICE_X9Y60     adc1/adc/d0_out_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         15.625      14.625     SLICE_X9Y58     adc1/adc/d0_out_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       15.625      144.375    PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X8Y54     adc1/adc/d1_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X8Y54     adc1/adc/d1_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X6Y52     adc1/adc/d1_out_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X6Y52     adc1/adc/d1_out_reg[12]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         7.813       7.313      SLICE_X8Y53     adc1/adc/d1_out_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X8Y53     adc1/adc/d1_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X8Y53     adc1/adc/d1_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X8Y54     adc1/adc/d1_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X8Y54     adc1/adc/d1_out_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X8Y53     adc1/adc/d1_out_reg[5]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         7.813       7.313      SLICE_X9Y58     adc1/adc/d0_out_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         7.813       7.313      SLICE_X9Y58     adc1/adc/d0_out_reg[10]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         7.813       7.313      SLICE_X9Y60     adc1/adc/d0_out_reg[11]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         7.813       7.313      SLICE_X9Y58     adc1/adc/d0_out_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X12Y61    adc1/adc/d0_out_reg[13]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         7.813       7.313      SLICE_X9Y58     adc1/adc/d0_out_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         7.813       7.313      SLICE_X9Y60     adc1/adc/d0_out_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         7.813       7.313      SLICE_X9Y58     adc1/adc/d0_out_reg[3]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         7.813       7.313      SLICE_X9Y60     adc1/adc/d0_out_reg[4]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         7.813       7.313      SLICE_X9Y58     adc1/adc/d0_out_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_64mhz_clk_pll
  To Clock:  clk_64mhz_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        3.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.193ns  (required time - arrival time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll'  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/SLWR_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_clk_pll fall@7.813ns)
  Data Path Delay:        3.315ns  (logic 0.704ns (21.239%)  route 2.611ns (78.761%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 17.130 - 15.625 ) 
    Source Clock Delay      (SCD):    2.439ns = ( 10.251 - 7.813 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           1.598     9.411    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     6.061 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.717    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.813 f  clk_64MHz_buf/O
                         net (fo=913, routed)         1.788     9.601    slave_fifo/ifclk_out_OBUF
    SLICE_X3Y41          LUT1 (Prop_lut1_I0_O)        0.124     9.725 r  slave_fifo/fifo_departure_i_2/O
                         net (fo=2, routed)           0.527    10.251    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X3Y41          FDSE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDSE (Prop_fdse_C_Q)         0.456    10.707 r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=5, routed)           1.388    12.095    slave_fifo/fifo_departure_n_17
    SLICE_X1Y61          LUT3 (Prop_lut3_I0_O)        0.124    12.219 f  slave_fifo/FSM_sequential_master_state[3]_i_3/O
                         net (fo=4, routed)           0.582    12.801    slave_fifo/FSM_sequential_master_state[3]_i_3_n_0
    SLICE_X1Y61          LUT6 (Prop_lut6_I5_O)        0.124    12.925 r  slave_fifo/SLWR_i_1/O
                         net (fo=1, routed)           0.641    13.566    slave_fifo/SLWR_i_1_n_0
    SLICE_X1Y62          FDSE                                         r  slave_fifo/SLWR_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.505    17.130    slave_fifo/ifclk_out_OBUF
    SLICE_X1Y62          FDSE                                         r  slave_fifo/SLWR_reg/C
                         clock pessimism             -0.005    17.125    
                         clock uncertainty           -0.161    16.964    
    SLICE_X1Y62          FDSE (Setup_fdse_C_CE)      -0.205    16.759    slave_fifo/SLWR_reg
  -------------------------------------------------------------------
                         required time                         16.759    
                         arrival time                         -13.566    
  -------------------------------------------------------------------
                         slack                                  3.193    

Slack (MET) :             3.263ns  (required time - arrival time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll'  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/PKTEND_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_clk_pll fall@7.813ns)
  Data Path Delay:        3.244ns  (logic 0.932ns (28.733%)  route 2.312ns (71.267%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 17.129 - 15.625 ) 
    Source Clock Delay      (SCD):    2.439ns = ( 10.251 - 7.813 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           1.598     9.411    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     6.061 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.717    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.813 f  clk_64MHz_buf/O
                         net (fo=913, routed)         1.788     9.601    slave_fifo/ifclk_out_OBUF
    SLICE_X3Y41          LUT1 (Prop_lut1_I0_O)        0.124     9.725 r  slave_fifo/fifo_departure_i_2/O
                         net (fo=2, routed)           0.527    10.251    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X3Y41          FDSE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDSE (Prop_fdse_C_Q)         0.456    10.707 r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=5, routed)           1.388    12.095    slave_fifo/fifo_departure_n_17
    SLICE_X1Y61          LUT4 (Prop_lut4_I1_O)        0.150    12.245 r  slave_fifo/PKTEND_i_2/O
                         net (fo=2, routed)           0.452    12.697    slave_fifo/PKTEND_i_2_n_0
    SLICE_X1Y61          LUT5 (Prop_lut5_I0_O)        0.326    13.023 r  slave_fifo/PKTEND_i_1/O
                         net (fo=1, routed)           0.472    13.495    slave_fifo/PKTEND_i_1_n_0
    SLICE_X1Y63          FDSE                                         r  slave_fifo/PKTEND_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.504    17.129    slave_fifo/ifclk_out_OBUF
    SLICE_X1Y63          FDSE                                         r  slave_fifo/PKTEND_reg/C
                         clock pessimism             -0.005    17.124    
                         clock uncertainty           -0.161    16.963    
    SLICE_X1Y63          FDSE (Setup_fdse_C_CE)      -0.205    16.758    slave_fifo/PKTEND_reg
  -------------------------------------------------------------------
                         required time                         16.758    
                         arrival time                         -13.495    
  -------------------------------------------------------------------
                         slack                                  3.263    

Slack (MET) :             3.479ns  (required time - arrival time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll'  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/is_sending_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_clk_pll fall@7.813ns)
  Data Path Delay:        3.315ns  (logic 1.024ns (30.890%)  route 2.291ns (69.110%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 17.131 - 15.625 ) 
    Source Clock Delay      (SCD):    2.439ns = ( 10.251 - 7.813 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           1.598     9.411    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     6.061 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.717    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.813 f  clk_64MHz_buf/O
                         net (fo=913, routed)         1.788     9.601    slave_fifo/ifclk_out_OBUF
    SLICE_X3Y41          LUT1 (Prop_lut1_I0_O)        0.124     9.725 r  slave_fifo/fifo_departure_i_2/O
                         net (fo=2, routed)           0.527    10.251    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X3Y41          FDSE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDSE (Prop_fdse_C_Q)         0.456    10.707 r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=5, routed)           1.171    11.878    slave_fifo/fifo_departure_n_17
    SLICE_X0Y61          LUT2 (Prop_lut2_I1_O)        0.118    11.996 f  slave_fifo/FSM_sequential_master_state[2]_i_2/O
                         net (fo=8, routed)           0.553    12.549    slave_fifo/FSM_sequential_master_state[2]_i_2_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I2_O)        0.326    12.875 r  slave_fifo/is_sending_i_4/O
                         net (fo=1, routed)           0.567    13.442    slave_fifo/is_sending_i_4_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I4_O)        0.124    13.566 r  slave_fifo/is_sending_i_2/O
                         net (fo=1, routed)           0.000    13.566    slave_fifo/is_sending_i_1_n_0
    SLICE_X2Y61          FDSE                                         r  slave_fifo/is_sending_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.506    17.131    slave_fifo/ifclk_out_OBUF
    SLICE_X2Y61          FDSE                                         r  slave_fifo/is_sending_reg/C
                         clock pessimism             -0.005    17.126    
                         clock uncertainty           -0.161    16.965    
    SLICE_X2Y61          FDSE (Setup_fdse_C_D)        0.081    17.046    slave_fifo/is_sending_reg
  -------------------------------------------------------------------
                         required time                         17.046    
                         arrival time                         -13.566    
  -------------------------------------------------------------------
                         slack                                  3.479    

Slack (MET) :             3.598ns  (required time - arrival time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll'  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/FSM_sequential_master_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_clk_pll fall@7.813ns)
  Data Path Delay:        2.907ns  (logic 0.704ns (24.216%)  route 2.203ns (75.784%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 17.128 - 15.625 ) 
    Source Clock Delay      (SCD):    2.439ns = ( 10.251 - 7.813 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           1.598     9.411    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     6.061 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.717    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.813 f  clk_64MHz_buf/O
                         net (fo=913, routed)         1.788     9.601    slave_fifo/ifclk_out_OBUF
    SLICE_X3Y41          LUT1 (Prop_lut1_I0_O)        0.124     9.725 r  slave_fifo/fifo_departure_i_2/O
                         net (fo=2, routed)           0.527    10.251    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X3Y41          FDSE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDSE (Prop_fdse_C_Q)         0.456    10.707 r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=5, routed)           1.388    12.095    slave_fifo/fifo_departure_n_17
    SLICE_X1Y61          LUT3 (Prop_lut3_I0_O)        0.124    12.219 f  slave_fifo/FSM_sequential_master_state[3]_i_3/O
                         net (fo=4, routed)           0.324    12.543    slave_fifo/FSM_sequential_master_state[3]_i_3_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.124    12.667 r  slave_fifo/FSM_sequential_master_state[3]_i_1/O
                         net (fo=4, routed)           0.492    13.159    slave_fifo/FSM_sequential_master_state[3]_i_1_n_0
    SLICE_X7Y62          FDRE                                         r  slave_fifo/FSM_sequential_master_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.503    17.128    slave_fifo/ifclk_out_OBUF
    SLICE_X7Y62          FDRE                                         r  slave_fifo/FSM_sequential_master_state_reg[1]/C
                         clock pessimism             -0.005    17.123    
                         clock uncertainty           -0.161    16.962    
    SLICE_X7Y62          FDRE (Setup_fdre_C_CE)      -0.205    16.757    slave_fifo/FSM_sequential_master_state_reg[1]
  -------------------------------------------------------------------
                         required time                         16.757    
                         arrival time                         -13.159    
  -------------------------------------------------------------------
                         slack                                  3.598    

Slack (MET) :             3.598ns  (required time - arrival time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll'  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/FSM_sequential_master_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_clk_pll fall@7.813ns)
  Data Path Delay:        2.907ns  (logic 0.704ns (24.216%)  route 2.203ns (75.784%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 17.128 - 15.625 ) 
    Source Clock Delay      (SCD):    2.439ns = ( 10.251 - 7.813 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           1.598     9.411    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     6.061 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.717    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.813 f  clk_64MHz_buf/O
                         net (fo=913, routed)         1.788     9.601    slave_fifo/ifclk_out_OBUF
    SLICE_X3Y41          LUT1 (Prop_lut1_I0_O)        0.124     9.725 r  slave_fifo/fifo_departure_i_2/O
                         net (fo=2, routed)           0.527    10.251    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X3Y41          FDSE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDSE (Prop_fdse_C_Q)         0.456    10.707 r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=5, routed)           1.388    12.095    slave_fifo/fifo_departure_n_17
    SLICE_X1Y61          LUT3 (Prop_lut3_I0_O)        0.124    12.219 f  slave_fifo/FSM_sequential_master_state[3]_i_3/O
                         net (fo=4, routed)           0.324    12.543    slave_fifo/FSM_sequential_master_state[3]_i_3_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.124    12.667 r  slave_fifo/FSM_sequential_master_state[3]_i_1/O
                         net (fo=4, routed)           0.492    13.159    slave_fifo/FSM_sequential_master_state[3]_i_1_n_0
    SLICE_X7Y62          FDRE                                         r  slave_fifo/FSM_sequential_master_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.503    17.128    slave_fifo/ifclk_out_OBUF
    SLICE_X7Y62          FDRE                                         r  slave_fifo/FSM_sequential_master_state_reg[2]/C
                         clock pessimism             -0.005    17.123    
                         clock uncertainty           -0.161    16.962    
    SLICE_X7Y62          FDRE (Setup_fdre_C_CE)      -0.205    16.757    slave_fifo/FSM_sequential_master_state_reg[2]
  -------------------------------------------------------------------
                         required time                         16.757    
                         arrival time                         -13.159    
  -------------------------------------------------------------------
                         slack                                  3.598    

Slack (MET) :             3.621ns  (required time - arrival time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll'  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/u16WrCounter_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_clk_pll fall@7.813ns)
  Data Path Delay:        2.921ns  (logic 0.900ns (30.814%)  route 2.021ns (69.186%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 17.128 - 15.625 ) 
    Source Clock Delay      (SCD):    2.439ns = ( 10.251 - 7.813 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           1.598     9.411    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     6.061 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.717    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.813 f  clk_64MHz_buf/O
                         net (fo=913, routed)         1.788     9.601    slave_fifo/ifclk_out_OBUF
    SLICE_X3Y41          LUT1 (Prop_lut1_I0_O)        0.124     9.725 r  slave_fifo/fifo_departure_i_2/O
                         net (fo=2, routed)           0.527    10.251    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X3Y41          FDSE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDSE (Prop_fdse_C_Q)         0.456    10.707 f  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=5, routed)           1.171    11.878    slave_fifo/fifo_departure_n_17
    SLICE_X0Y61          LUT2 (Prop_lut2_I1_O)        0.118    11.996 r  slave_fifo/FSM_sequential_master_state[2]_i_2/O
                         net (fo=8, routed)           0.339    12.334    slave_fifo/FSM_sequential_master_state[2]_i_2_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I5_O)        0.326    12.660 r  slave_fifo/u16WrCounter[0]_i_1/O
                         net (fo=16, routed)          0.512    13.172    slave_fifo/u16WrCounter[0]_i_1_n_0
    SLICE_X2Y65          FDRE                                         r  slave_fifo/u16WrCounter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.503    17.128    slave_fifo/ifclk_out_OBUF
    SLICE_X2Y65          FDRE                                         r  slave_fifo/u16WrCounter_reg[12]/C
                         clock pessimism             -0.005    17.123    
                         clock uncertainty           -0.161    16.962    
    SLICE_X2Y65          FDRE (Setup_fdre_C_CE)      -0.169    16.793    slave_fifo/u16WrCounter_reg[12]
  -------------------------------------------------------------------
                         required time                         16.793    
                         arrival time                         -13.172    
  -------------------------------------------------------------------
                         slack                                  3.621    

Slack (MET) :             3.621ns  (required time - arrival time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll'  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/u16WrCounter_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_clk_pll fall@7.813ns)
  Data Path Delay:        2.921ns  (logic 0.900ns (30.814%)  route 2.021ns (69.186%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 17.128 - 15.625 ) 
    Source Clock Delay      (SCD):    2.439ns = ( 10.251 - 7.813 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           1.598     9.411    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     6.061 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.717    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.813 f  clk_64MHz_buf/O
                         net (fo=913, routed)         1.788     9.601    slave_fifo/ifclk_out_OBUF
    SLICE_X3Y41          LUT1 (Prop_lut1_I0_O)        0.124     9.725 r  slave_fifo/fifo_departure_i_2/O
                         net (fo=2, routed)           0.527    10.251    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X3Y41          FDSE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDSE (Prop_fdse_C_Q)         0.456    10.707 f  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=5, routed)           1.171    11.878    slave_fifo/fifo_departure_n_17
    SLICE_X0Y61          LUT2 (Prop_lut2_I1_O)        0.118    11.996 r  slave_fifo/FSM_sequential_master_state[2]_i_2/O
                         net (fo=8, routed)           0.339    12.334    slave_fifo/FSM_sequential_master_state[2]_i_2_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I5_O)        0.326    12.660 r  slave_fifo/u16WrCounter[0]_i_1/O
                         net (fo=16, routed)          0.512    13.172    slave_fifo/u16WrCounter[0]_i_1_n_0
    SLICE_X2Y65          FDRE                                         r  slave_fifo/u16WrCounter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.503    17.128    slave_fifo/ifclk_out_OBUF
    SLICE_X2Y65          FDRE                                         r  slave_fifo/u16WrCounter_reg[13]/C
                         clock pessimism             -0.005    17.123    
                         clock uncertainty           -0.161    16.962    
    SLICE_X2Y65          FDRE (Setup_fdre_C_CE)      -0.169    16.793    slave_fifo/u16WrCounter_reg[13]
  -------------------------------------------------------------------
                         required time                         16.793    
                         arrival time                         -13.172    
  -------------------------------------------------------------------
                         slack                                  3.621    

Slack (MET) :             3.621ns  (required time - arrival time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll'  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/u16WrCounter_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_clk_pll fall@7.813ns)
  Data Path Delay:        2.921ns  (logic 0.900ns (30.814%)  route 2.021ns (69.186%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 17.128 - 15.625 ) 
    Source Clock Delay      (SCD):    2.439ns = ( 10.251 - 7.813 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           1.598     9.411    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     6.061 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.717    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.813 f  clk_64MHz_buf/O
                         net (fo=913, routed)         1.788     9.601    slave_fifo/ifclk_out_OBUF
    SLICE_X3Y41          LUT1 (Prop_lut1_I0_O)        0.124     9.725 r  slave_fifo/fifo_departure_i_2/O
                         net (fo=2, routed)           0.527    10.251    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X3Y41          FDSE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDSE (Prop_fdse_C_Q)         0.456    10.707 f  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=5, routed)           1.171    11.878    slave_fifo/fifo_departure_n_17
    SLICE_X0Y61          LUT2 (Prop_lut2_I1_O)        0.118    11.996 r  slave_fifo/FSM_sequential_master_state[2]_i_2/O
                         net (fo=8, routed)           0.339    12.334    slave_fifo/FSM_sequential_master_state[2]_i_2_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I5_O)        0.326    12.660 r  slave_fifo/u16WrCounter[0]_i_1/O
                         net (fo=16, routed)          0.512    13.172    slave_fifo/u16WrCounter[0]_i_1_n_0
    SLICE_X2Y65          FDRE                                         r  slave_fifo/u16WrCounter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.503    17.128    slave_fifo/ifclk_out_OBUF
    SLICE_X2Y65          FDRE                                         r  slave_fifo/u16WrCounter_reg[14]/C
                         clock pessimism             -0.005    17.123    
                         clock uncertainty           -0.161    16.962    
    SLICE_X2Y65          FDRE (Setup_fdre_C_CE)      -0.169    16.793    slave_fifo/u16WrCounter_reg[14]
  -------------------------------------------------------------------
                         required time                         16.793    
                         arrival time                         -13.172    
  -------------------------------------------------------------------
                         slack                                  3.621    

Slack (MET) :             3.621ns  (required time - arrival time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll'  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/u16WrCounter_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_clk_pll fall@7.813ns)
  Data Path Delay:        2.921ns  (logic 0.900ns (30.814%)  route 2.021ns (69.186%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 17.128 - 15.625 ) 
    Source Clock Delay      (SCD):    2.439ns = ( 10.251 - 7.813 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           1.598     9.411    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     6.061 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.717    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.813 f  clk_64MHz_buf/O
                         net (fo=913, routed)         1.788     9.601    slave_fifo/ifclk_out_OBUF
    SLICE_X3Y41          LUT1 (Prop_lut1_I0_O)        0.124     9.725 r  slave_fifo/fifo_departure_i_2/O
                         net (fo=2, routed)           0.527    10.251    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X3Y41          FDSE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDSE (Prop_fdse_C_Q)         0.456    10.707 f  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=5, routed)           1.171    11.878    slave_fifo/fifo_departure_n_17
    SLICE_X0Y61          LUT2 (Prop_lut2_I1_O)        0.118    11.996 r  slave_fifo/FSM_sequential_master_state[2]_i_2/O
                         net (fo=8, routed)           0.339    12.334    slave_fifo/FSM_sequential_master_state[2]_i_2_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I5_O)        0.326    12.660 r  slave_fifo/u16WrCounter[0]_i_1/O
                         net (fo=16, routed)          0.512    13.172    slave_fifo/u16WrCounter[0]_i_1_n_0
    SLICE_X2Y65          FDRE                                         r  slave_fifo/u16WrCounter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.503    17.128    slave_fifo/ifclk_out_OBUF
    SLICE_X2Y65          FDRE                                         r  slave_fifo/u16WrCounter_reg[15]/C
                         clock pessimism             -0.005    17.123    
                         clock uncertainty           -0.161    16.962    
    SLICE_X2Y65          FDRE (Setup_fdre_C_CE)      -0.169    16.793    slave_fifo/u16WrCounter_reg[15]
  -------------------------------------------------------------------
                         required time                         16.793    
                         arrival time                         -13.172    
  -------------------------------------------------------------------
                         slack                                  3.621    

Slack (MET) :             3.623ns  (required time - arrival time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll'  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/SLCS_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_clk_pll fall@7.813ns)
  Data Path Delay:        2.886ns  (logic 0.828ns (28.695%)  route 2.058ns (71.305%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 17.131 - 15.625 ) 
    Source Clock Delay      (SCD):    2.439ns = ( 10.251 - 7.813 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           1.598     9.411    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     6.061 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.717    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.813 f  clk_64MHz_buf/O
                         net (fo=913, routed)         1.788     9.601    slave_fifo/ifclk_out_OBUF
    SLICE_X3Y41          LUT1 (Prop_lut1_I0_O)        0.124     9.725 r  slave_fifo/fifo_departure_i_2/O
                         net (fo=2, routed)           0.527    10.251    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X3Y41          FDSE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDSE (Prop_fdse_C_Q)         0.456    10.707 f  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=5, routed)           1.014    11.722    slave_fifo/fifo_departure_n_17
    SLICE_X2Y60          LUT6 (Prop_lut6_I5_O)        0.124    11.846 r  slave_fifo/FSM_sequential_master_state[3]_i_4/O
                         net (fo=3, routed)           0.457    12.303    slave_fifo/FSM_sequential_master_state[3]_i_4_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I0_O)        0.124    12.427 r  slave_fifo/SLCS_i_4/O
                         net (fo=1, routed)           0.263    12.690    slave_fifo/SLCS_i_4_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I5_O)        0.124    12.814 r  slave_fifo/SLCS_i_1/O
                         net (fo=1, routed)           0.323    13.137    slave_fifo/SLCS_i_1_n_0
    SLICE_X0Y61          FDSE                                         r  slave_fifo/SLCS_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.506    17.131    slave_fifo/ifclk_out_OBUF
    SLICE_X0Y61          FDSE                                         r  slave_fifo/SLCS_reg/C
                         clock pessimism             -0.005    17.126    
                         clock uncertainty           -0.161    16.965    
    SLICE_X0Y61          FDSE (Setup_fdse_C_CE)      -0.205    16.760    slave_fifo/SLCS_reg
  -------------------------------------------------------------------
                         required time                         16.760    
                         arrival time                         -13.137    
  -------------------------------------------------------------------
                         slack                                  3.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll'  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll fall@7.813ns - clk_64mhz_clk_pll fall@7.813ns)
  Data Path Delay:        0.747ns  (logic 0.461ns (61.676%)  route 0.286ns (38.324%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        0.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 9.023 - 7.813 ) 
    Source Clock Delay      (SCD):    0.593ns = ( 8.405 - 7.813 ) 
    Clock Pessimism Removal (CPR):    -0.003ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           0.554     8.366    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     7.286 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     7.787    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.813 f  clk_64MHz_buf/O
                         net (fo=913, routed)         0.593     8.405    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X2Y39          FDRE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.167     8.572 r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/Q
                         net (fo=3, routed)           0.072     8.644    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/D[10]
    SLICE_X3Y39          LUT4 (Prop_lut4_I0_O)        0.045     8.689 r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[5].gms.ms_i_1/O
                         net (fo=1, routed)           0.000     8.689    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1_reg[5]
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     8.824 r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.086     8.910    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1
    SLICE_X3Y39          LUT4 (Prop_lut4_I3_O)        0.114     9.024 r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i0/O
                         net (fo=2, routed)           0.129     9.153    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i0_n_0
    SLICE_X3Y41          FDSE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           0.822     8.634    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     7.238 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     7.784    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.813 f  clk_64MHz_buf/O
                         net (fo=913, routed)         0.927     8.740    slave_fifo/ifclk_out_OBUF
    SLICE_X3Y41          LUT1 (Prop_lut1_I0_O)        0.056     8.796 r  slave_fifo/fifo_departure_i_2/O
                         net (fo=2, routed)           0.227     9.023    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X3Y41          FDSE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.003     9.026    
    SLICE_X3Y41          FDSE (Hold_fdse_C_D)         0.066     9.092    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -9.092    
                         arrival time                           9.153    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 adc2/avg_filter2/avg_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/avg_filter2/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (46.037%)  route 0.245ns (53.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     0.554    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.567     0.567    adc2/avg_filter2/avg_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X12Y49         FDRE                                         r  adc2/avg_filter2/avg_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  adc2/avg_filter2/avg_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=3, routed)           0.245     0.976    adc2/avg_filter2/counter_q[0]
    SLICE_X12Y51         LUT6 (Prop_lut6_I2_O)        0.045     1.021 r  adc2/avg_filter2/clk_out_i_1__2/O
                         net (fo=1, routed)           0.000     1.021    adc2/avg_filter2/clk_out_i_1__2_n_0
    SLICE_X12Y51         FDRE                                         r  adc2/avg_filter2/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.834     0.834    adc2/avg_filter2/ifclk_out_OBUF
    SLICE_X12Y51         FDRE                                         r  adc2/avg_filter2/clk_out_reg/C
                         clock pessimism              0.000     0.834    
    SLICE_X12Y51         FDRE (Hold_fdre_C_D)         0.120     0.954    adc2/avg_filter2/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.132%)  route 0.163ns (49.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     0.554    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.566     0.566    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/wr_clk
    SLICE_X8Y43          FDRE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.164     0.730 r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=3, routed)           0.163     0.893    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/POR_A
    RAMB36_X0Y8          RAMB36E1                                     r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.878     0.878    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y8          RAMB36E1                                     r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     0.624    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                      0.189     0.813    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 slave_fifo/rx_buf_dd_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.346%)  route 0.309ns (68.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     0.554    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.590     0.590    slave_fifo/ifclk_out_OBUF
    SLICE_X7Y58          FDRE                                         r  slave_fifo/rx_buf_dd_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.141     0.731 r  slave_fifo/rx_buf_dd_reg[14]/Q
                         net (fo=1, routed)           0.309     1.040    slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[14]
    RAMB18_X0Y24         RAMB18E1                                     r  slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.874     0.874    slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y24         RAMB18E1                                     r  slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.640    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.296     0.936    slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll'  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll fall@7.813ns - clk_64mhz_clk_pll fall@7.813ns)
  Data Path Delay:        0.795ns  (logic 0.461ns (57.976%)  route 0.334ns (42.024%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        0.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 9.023 - 7.813 ) 
    Source Clock Delay      (SCD):    0.593ns = ( 8.405 - 7.813 ) 
    Clock Pessimism Removal (CPR):    -0.003ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           0.554     8.366    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     7.286 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     7.787    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.813 f  clk_64MHz_buf/O
                         net (fo=913, routed)         0.593     8.405    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X2Y39          FDRE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.167     8.572 r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/Q
                         net (fo=3, routed)           0.072     8.644    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/D[10]
    SLICE_X3Y39          LUT4 (Prop_lut4_I0_O)        0.045     8.689 r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[5].gms.ms_i_1/O
                         net (fo=1, routed)           0.000     8.689    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1_reg[5]
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     8.824 r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.086     8.910    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1
    SLICE_X3Y39          LUT4 (Prop_lut4_I3_O)        0.114     9.024 r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i0/O
                         net (fo=2, routed)           0.177     9.200    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i0_n_0
    SLICE_X3Y41          FDSE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           0.822     8.634    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     7.238 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     7.784    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.813 f  clk_64MHz_buf/O
                         net (fo=913, routed)         0.927     8.740    slave_fifo/ifclk_out_OBUF
    SLICE_X3Y41          LUT1 (Prop_lut1_I0_O)        0.056     8.796 r  slave_fifo/fifo_departure_i_2/O
                         net (fo=2, routed)           0.227     9.023    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X3Y41          FDSE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.003     9.026    
    SLICE_X3Y41          FDSE (Hold_fdse_C_D)         0.070     9.096    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -9.096    
                         arrival time                           9.200    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 slave_fifo/rx_buf_dd_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.661%)  route 0.319ns (69.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     0.554    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.590     0.590    slave_fifo/ifclk_out_OBUF
    SLICE_X7Y58          FDRE                                         r  slave_fifo/rx_buf_dd_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.141     0.731 r  slave_fifo/rx_buf_dd_reg[15]/Q
                         net (fo=1, routed)           0.319     1.050    slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[15]
    RAMB18_X0Y24         RAMB18E1                                     r  slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.874     0.874    slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y24         RAMB18E1                                     r  slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.640    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                      0.296     0.936    slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 slave_fifo/rx_buf_dd_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.655%)  route 0.319ns (69.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     0.554    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.590     0.590    slave_fifo/ifclk_out_OBUF
    SLICE_X7Y58          FDRE                                         r  slave_fifo/rx_buf_dd_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.141     0.731 r  slave_fifo/rx_buf_dd_reg[11]/Q
                         net (fo=1, routed)           0.319     1.050    slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[11]
    RAMB18_X0Y24         RAMB18E1                                     r  slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.874     0.874    slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y24         RAMB18E1                                     r  slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.640    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                      0.296     0.936    slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 slave_fifo/rx_buf_dd_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.576%)  route 0.320ns (69.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     0.554    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.590     0.590    slave_fifo/ifclk_out_OBUF
    SLICE_X7Y58          FDRE                                         r  slave_fifo/rx_buf_dd_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.141     0.731 r  slave_fifo/rx_buf_dd_reg[8]/Q
                         net (fo=1, routed)           0.320     1.051    slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[8]
    RAMB18_X0Y24         RAMB18E1                                     r  slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.874     0.874    slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y24         RAMB18E1                                     r  slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.640    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.296     0.936    slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll fall@7.813ns - clk_64mhz_clk_pll fall@7.813ns)
  Data Path Delay:        0.202ns  (logic 0.146ns (72.314%)  route 0.056ns (27.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns = ( 8.674 - 7.813 ) 
    Source Clock Delay      (SCD):    0.591ns = ( 8.403 - 7.813 ) 
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           0.554     8.366    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     7.286 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     7.787    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.813 f  clk_64MHz_buf/O
                         net (fo=913, routed)         0.591     8.403    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/rd_clk
    SLICE_X5Y39          FDRE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.146     8.549 r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/Q
                         net (fo=1, routed)           0.056     8.605    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_dly
    SLICE_X5Y39          FDRE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           0.822     8.634    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     7.238 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     7.784    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.813 f  clk_64MHz_buf/O
                         net (fo=913, routed)         0.862     8.674    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/rd_clk
    SLICE_X5Y39          FDRE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/C  (IS_INVERTED)
                         clock pessimism             -0.268     8.406    
    SLICE_X5Y39          FDRE (Hold_fdre_C_D)         0.083     8.489    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg
  -------------------------------------------------------------------
                         required time                         -8.489    
                         arrival time                           8.605    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll fall@7.813ns - clk_64mhz_clk_pll fall@7.813ns)
  Data Path Delay:        0.202ns  (logic 0.146ns (72.314%)  route 0.056ns (27.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 8.647 - 7.813 ) 
    Source Clock Delay      (SCD):    0.565ns = ( 8.377 - 7.813 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           0.554     8.366    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     7.286 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     7.787    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.813 f  clk_64MHz_buf/O
                         net (fo=913, routed)         0.565     8.377    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X9Y42          FDRE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.146     8.523 r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     8.579    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X9Y42          FDRE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           0.822     8.634    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     7.238 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     7.784    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.813 f  clk_64MHz_buf/O
                         net (fo=913, routed)         0.835     8.647    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X9Y42          FDRE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.267     8.380    
    SLICE_X9Y42          FDRE (Hold_fdre_C_D)         0.082     8.462    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.462    
                         arrival time                           8.579    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_64mhz_clk_pll
Waveform(ns):       { 0.000 7.813 }
Period(ns):         15.625
Sources:            { clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y10    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y10    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y8     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y8     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y7     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y7     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y9     trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y9     trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB18_X0Y24    slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB18_X0Y24    slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       15.625      144.375    PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X10Y44    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X10Y67    slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y41     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y41     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y66     slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y66     slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X10Y67    slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X10Y44    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y66     slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y66     slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y41     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X10Y44    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X10Y44    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y41     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y66     slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y66     slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y66     slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y66     slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X10Y67    slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X10Y67    slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 19.231 }
Period(ns):         38.462
Sources:            { clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         38.462      36.307     BUFGCTRL_X0Y2   clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         38.462      37.213     PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         38.462      37.213     PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        38.462      14.171     PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       38.462      121.538    PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       36.307ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 19.231 }
Period(ns):         38.462
Sources:            { clk_in }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         38.462      36.307     BUFGCTRL_X0Y3  sysclk_buf/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_64mhz_90_clk_pll
  To Clock:  clk_64mhz_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        1.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.484ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 adc1/adc/d1_out_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc1/m_filter2/d_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_90_clk_pll fall@11.719ns)
  Data Path Delay:        1.308ns  (logic 0.484ns (37.014%)  route 0.824ns (62.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 17.133 - 15.625 ) 
    Source Clock Delay      (SCD):    1.624ns = ( 13.343 - 11.719 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    11.719 f  sysclk_buf/O
                         net (fo=1, routed)           1.598    13.317    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     9.967 f  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    11.623    clk_64MHz_90_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.719 f  clk_64MHz_90_buf/O
                         net (fo=56, routed)          1.624    13.343    adc1/adc/clk_64MHz_90
    SLICE_X6Y52          FDRE                                         r  adc1/adc/d1_out_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.484    13.827 r  adc1/adc/d1_out_reg[12]/Q
                         net (fo=1, routed)           0.824    14.651    adc1/m_filter2/D[12]
    SLICE_X6Y51          FDRE                                         r  adc1/m_filter2/d_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.508    17.133    adc1/m_filter2/ifclk_out_OBUF
    SLICE_X6Y51          FDRE                                         r  adc1/m_filter2/d_reg[12]/C
                         clock pessimism             -0.084    17.049    
                         clock uncertainty           -0.281    16.768    
    SLICE_X6Y51          FDRE (Setup_fdre_C_D)       -0.232    16.536    adc1/m_filter2/d_reg[12]
  -------------------------------------------------------------------
                         required time                         16.536    
                         arrival time                         -14.651    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.972ns  (required time - arrival time)
  Source:                 adc1/adc/d1_out_reg[13]/C
                            (falling edge-triggered cell FDSE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc1/m_filter2/d_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_90_clk_pll fall@11.719ns)
  Data Path Delay:        1.396ns  (logic 0.524ns (37.526%)  route 0.872ns (62.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 17.077 - 15.625 ) 
    Source Clock Delay      (SCD):    1.557ns = ( 13.276 - 11.719 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    11.719 f  sysclk_buf/O
                         net (fo=1, routed)           1.598    13.317    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     9.967 f  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    11.623    clk_64MHz_90_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.719 f  clk_64MHz_90_buf/O
                         net (fo=56, routed)          1.557    13.276    adc1/adc/clk_64MHz_90
    SLICE_X8Y53          FDSE                                         r  adc1/adc/d1_out_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDSE (Prop_fdse_C_Q)         0.524    13.800 r  adc1/adc/d1_out_reg[13]/Q
                         net (fo=1, routed)           0.872    14.672    adc1/m_filter2/D[13]
    SLICE_X9Y49          FDRE                                         r  adc1/m_filter2/d_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.451    17.077    adc1/m_filter2/ifclk_out_OBUF
    SLICE_X9Y49          FDRE                                         r  adc1/m_filter2/d_reg[13]/C
                         clock pessimism             -0.084    16.992    
                         clock uncertainty           -0.281    16.711    
    SLICE_X9Y49          FDRE (Setup_fdre_C_D)       -0.067    16.644    adc1/m_filter2/d_reg[13]
  -------------------------------------------------------------------
                         required time                         16.644    
                         arrival time                         -14.672    
  -------------------------------------------------------------------
                         slack                                  1.972    

Slack (MET) :             2.037ns  (required time - arrival time)
  Source:                 adc1/adc/d1_out_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc1/m_filter2/d_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_90_clk_pll fall@11.719ns)
  Data Path Delay:        1.331ns  (logic 0.524ns (39.360%)  route 0.807ns (60.640%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 17.133 - 15.625 ) 
    Source Clock Delay      (SCD):    1.624ns = ( 13.343 - 11.719 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    11.719 f  sysclk_buf/O
                         net (fo=1, routed)           1.598    13.317    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     9.967 f  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    11.623    clk_64MHz_90_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.719 f  clk_64MHz_90_buf/O
                         net (fo=56, routed)          1.624    13.343    adc1/adc/clk_64MHz_90
    SLICE_X6Y52          FDRE                                         r  adc1/adc/d1_out_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.524    13.867 r  adc1/adc/d1_out_reg[11]/Q
                         net (fo=1, routed)           0.807    14.674    adc1/m_filter2/D[11]
    SLICE_X6Y51          FDRE                                         r  adc1/m_filter2/d_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.508    17.133    adc1/m_filter2/ifclk_out_OBUF
    SLICE_X6Y51          FDRE                                         r  adc1/m_filter2/d_reg[11]/C
                         clock pessimism             -0.084    17.049    
                         clock uncertainty           -0.281    16.768    
    SLICE_X6Y51          FDRE (Setup_fdre_C_D)       -0.056    16.712    adc1/m_filter2/d_reg[11]
  -------------------------------------------------------------------
                         required time                         16.712    
                         arrival time                         -14.674    
  -------------------------------------------------------------------
                         slack                                  2.037    

Slack (MET) :             2.054ns  (required time - arrival time)
  Source:                 adc1/adc/d1_out_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc1/m_filter2/d_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_90_clk_pll fall@11.719ns)
  Data Path Delay:        1.165ns  (logic 0.484ns (41.541%)  route 0.681ns (58.459%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 17.077 - 15.625 ) 
    Source Clock Delay      (SCD):    1.557ns = ( 13.276 - 11.719 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    11.719 f  sysclk_buf/O
                         net (fo=1, routed)           1.598    13.317    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     9.967 f  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    11.623    clk_64MHz_90_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.719 f  clk_64MHz_90_buf/O
                         net (fo=56, routed)          1.557    13.276    adc1/adc/clk_64MHz_90
    SLICE_X8Y54          FDRE                                         r  adc1/adc/d1_out_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.484    13.760 r  adc1/adc/d1_out_reg[9]/Q
                         net (fo=1, routed)           0.681    14.441    adc1/m_filter2/D[9]
    SLICE_X8Y49          FDRE                                         r  adc1/m_filter2/d_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.451    17.077    adc1/m_filter2/ifclk_out_OBUF
    SLICE_X8Y49          FDRE                                         r  adc1/m_filter2/d_reg[9]/C
                         clock pessimism             -0.084    16.992    
                         clock uncertainty           -0.281    16.711    
    SLICE_X8Y49          FDRE (Setup_fdre_C_D)       -0.216    16.495    adc1/m_filter2/d_reg[9]
  -------------------------------------------------------------------
                         required time                         16.495    
                         arrival time                         -14.441    
  -------------------------------------------------------------------
                         slack                                  2.054    

Slack (MET) :             2.130ns  (required time - arrival time)
  Source:                 adc1/adc/d1_out_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc1/m_filter2/d_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_90_clk_pll fall@11.719ns)
  Data Path Delay:        1.102ns  (logic 0.484ns (43.919%)  route 0.618ns (56.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 17.066 - 15.625 ) 
    Source Clock Delay      (SCD):    1.557ns = ( 13.276 - 11.719 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    11.719 f  sysclk_buf/O
                         net (fo=1, routed)           1.598    13.317    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     9.967 f  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    11.623    clk_64MHz_90_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.719 f  clk_64MHz_90_buf/O
                         net (fo=56, routed)          1.557    13.276    adc1/adc/clk_64MHz_90
    SLICE_X8Y54          FDRE                                         r  adc1/adc/d1_out_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.484    13.760 r  adc1/adc/d1_out_reg[4]/Q
                         net (fo=1, routed)           0.618    14.378    adc1/m_filter2/D[4]
    SLICE_X8Y51          FDRE                                         r  adc1/m_filter2/d_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.441    17.066    adc1/m_filter2/ifclk_out_OBUF
    SLICE_X8Y51          FDRE                                         r  adc1/m_filter2/d_reg[4]/C
                         clock pessimism             -0.084    16.982    
                         clock uncertainty           -0.281    16.701    
    SLICE_X8Y51          FDRE (Setup_fdre_C_D)       -0.193    16.508    adc1/m_filter2/d_reg[4]
  -------------------------------------------------------------------
                         required time                         16.508    
                         arrival time                         -14.378    
  -------------------------------------------------------------------
                         slack                                  2.130    

Slack (MET) :             2.147ns  (required time - arrival time)
  Source:                 adc2/adc/d1_out_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc2/m_filter2/d_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_90_clk_pll fall@11.719ns)
  Data Path Delay:        1.169ns  (logic 0.524ns (44.833%)  route 0.645ns (55.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 17.066 - 15.625 ) 
    Source Clock Delay      (SCD):    1.570ns = ( 13.289 - 11.719 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    11.719 f  sysclk_buf/O
                         net (fo=1, routed)           1.598    13.317    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     9.967 f  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    11.623    clk_64MHz_90_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.719 f  clk_64MHz_90_buf/O
                         net (fo=56, routed)          1.570    13.289    adc2/adc/clk_64MHz_90
    SLICE_X14Y49         FDRE                                         r  adc2/adc/d1_out_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.524    13.813 r  adc2/adc/d1_out_reg[11]/Q
                         net (fo=1, routed)           0.645    14.458    adc2/m_filter2/D[11]
    SLICE_X13Y50         FDRE                                         r  adc2/m_filter2/d_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.441    17.066    adc2/m_filter2/ifclk_out_OBUF
    SLICE_X13Y50         FDRE                                         r  adc2/m_filter2/d_reg[11]/C
                         clock pessimism             -0.084    16.982    
                         clock uncertainty           -0.281    16.701    
    SLICE_X13Y50         FDRE (Setup_fdre_C_D)       -0.095    16.606    adc2/m_filter2/d_reg[11]
  -------------------------------------------------------------------
                         required time                         16.606    
                         arrival time                         -14.458    
  -------------------------------------------------------------------
                         slack                                  2.147    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 adc1/adc/d1_out_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc1/m_filter2/d_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_90_clk_pll fall@11.719ns)
  Data Path Delay:        1.009ns  (logic 0.484ns (47.982%)  route 0.525ns (52.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 17.066 - 15.625 ) 
    Source Clock Delay      (SCD):    1.557ns = ( 13.276 - 11.719 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    11.719 f  sysclk_buf/O
                         net (fo=1, routed)           1.598    13.317    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     9.967 f  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    11.623    clk_64MHz_90_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.719 f  clk_64MHz_90_buf/O
                         net (fo=56, routed)          1.557    13.276    adc1/adc/clk_64MHz_90
    SLICE_X8Y53          FDRE                                         r  adc1/adc/d1_out_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDRE (Prop_fdre_C_Q)         0.484    13.760 r  adc1/adc/d1_out_reg[8]/Q
                         net (fo=1, routed)           0.525    14.285    adc1/m_filter2/D[8]
    SLICE_X9Y51          FDRE                                         r  adc1/m_filter2/d_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.441    17.066    adc1/m_filter2/ifclk_out_OBUF
    SLICE_X9Y51          FDRE                                         r  adc1/m_filter2/d_reg[8]/C
                         clock pessimism             -0.084    16.982    
                         clock uncertainty           -0.281    16.701    
    SLICE_X9Y51          FDRE (Setup_fdre_C_D)       -0.230    16.471    adc1/m_filter2/d_reg[8]
  -------------------------------------------------------------------
                         required time                         16.471    
                         arrival time                         -14.285    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 adc1/adc/d1_out_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc1/m_filter2/d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_90_clk_pll fall@11.719ns)
  Data Path Delay:        1.215ns  (logic 0.524ns (43.116%)  route 0.691ns (56.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 17.077 - 15.625 ) 
    Source Clock Delay      (SCD):    1.557ns = ( 13.276 - 11.719 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    11.719 f  sysclk_buf/O
                         net (fo=1, routed)           1.598    13.317    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     9.967 f  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    11.623    clk_64MHz_90_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.719 f  clk_64MHz_90_buf/O
                         net (fo=56, routed)          1.557    13.276    adc1/adc/clk_64MHz_90
    SLICE_X8Y54          FDRE                                         r  adc1/adc/d1_out_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.524    13.800 r  adc1/adc/d1_out_reg[3]/Q
                         net (fo=1, routed)           0.691    14.491    adc1/m_filter2/D[3]
    SLICE_X8Y48          FDRE                                         r  adc1/m_filter2/d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.451    17.077    adc1/m_filter2/ifclk_out_OBUF
    SLICE_X8Y48          FDRE                                         r  adc1/m_filter2/d_reg[3]/C
                         clock pessimism             -0.084    16.992    
                         clock uncertainty           -0.281    16.711    
    SLICE_X8Y48          FDRE (Setup_fdre_C_D)       -0.031    16.680    adc1/m_filter2/d_reg[3]
  -------------------------------------------------------------------
                         required time                         16.680    
                         arrival time                         -14.491    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.208ns  (required time - arrival time)
  Source:                 adc1/adc/d1_out_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc1/m_filter2/d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_90_clk_pll fall@11.719ns)
  Data Path Delay:        1.150ns  (logic 0.524ns (45.566%)  route 0.626ns (54.434%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 17.066 - 15.625 ) 
    Source Clock Delay      (SCD):    1.557ns = ( 13.276 - 11.719 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    11.719 f  sysclk_buf/O
                         net (fo=1, routed)           1.598    13.317    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     9.967 f  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    11.623    clk_64MHz_90_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.719 f  clk_64MHz_90_buf/O
                         net (fo=56, routed)          1.557    13.276    adc1/adc/clk_64MHz_90
    SLICE_X8Y54          FDRE                                         r  adc1/adc/d1_out_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.524    13.800 r  adc1/adc/d1_out_reg[0]/Q
                         net (fo=1, routed)           0.626    14.426    adc1/m_filter2/D[0]
    SLICE_X9Y51          FDRE                                         r  adc1/m_filter2/d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.441    17.066    adc1/m_filter2/ifclk_out_OBUF
    SLICE_X9Y51          FDRE                                         r  adc1/m_filter2/d_reg[0]/C
                         clock pessimism             -0.084    16.982    
                         clock uncertainty           -0.281    16.701    
    SLICE_X9Y51          FDRE (Setup_fdre_C_D)       -0.067    16.634    adc1/m_filter2/d_reg[0]
  -------------------------------------------------------------------
                         required time                         16.634    
                         arrival time                         -14.426    
  -------------------------------------------------------------------
                         slack                                  2.208    

Slack (MET) :             2.226ns  (required time - arrival time)
  Source:                 adc1/adc/d1_out_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc1/m_filter2/d_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_90_clk_pll fall@11.719ns)
  Data Path Delay:        1.009ns  (logic 0.484ns (47.990%)  route 0.525ns (52.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 17.066 - 15.625 ) 
    Source Clock Delay      (SCD):    1.557ns = ( 13.276 - 11.719 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    11.719 f  sysclk_buf/O
                         net (fo=1, routed)           1.598    13.317    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     9.967 f  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    11.623    clk_64MHz_90_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.719 f  clk_64MHz_90_buf/O
                         net (fo=56, routed)          1.557    13.276    adc1/adc/clk_64MHz_90
    SLICE_X8Y53          FDRE                                         r  adc1/adc/d1_out_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDRE (Prop_fdre_C_Q)         0.484    13.760 r  adc1/adc/d1_out_reg[6]/Q
                         net (fo=1, routed)           0.525    14.284    adc1/m_filter2/D[6]
    SLICE_X8Y51          FDRE                                         r  adc1/m_filter2/d_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.441    17.066    adc1/m_filter2/ifclk_out_OBUF
    SLICE_X8Y51          FDRE                                         r  adc1/m_filter2/d_reg[6]/C
                         clock pessimism             -0.084    16.982    
                         clock uncertainty           -0.281    16.701    
    SLICE_X8Y51          FDRE (Setup_fdre_C_D)       -0.190    16.511    adc1/m_filter2/d_reg[6]
  -------------------------------------------------------------------
                         required time                         16.511    
                         arrival time                         -14.284    
  -------------------------------------------------------------------
                         slack                                  2.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.484ns  (arrival time - required time)
  Source:                 adc1/adc/d0_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc1/m_filter1/d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_90_clk_pll rise@3.906ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns = ( 4.469 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll rise edge)
                                                      3.906     3.906 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     3.906 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     4.460    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     3.379 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     3.880    clk_64MHz_90_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.906 r  clk_64MHz_90_buf/O
                         net (fo=56, routed)          0.563     4.469    adc1/adc/clk_64MHz_90
    SLICE_X9Y58          FDSE                                         r  adc1/adc/d0_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDSE (Prop_fdse_C_Q)         0.141     4.610 r  adc1/adc/d0_out_reg[0]/Q
                         net (fo=1, routed)           0.110     4.720    adc1/m_filter1/D[0]
    SLICE_X9Y57          FDRE                                         r  adc1/m_filter1/d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.832     0.832    adc1/m_filter1/ifclk_out_OBUF
    SLICE_X9Y57          FDRE                                         r  adc1/m_filter1/d_reg[0]/C
                         clock pessimism              0.048     0.880    
                         clock uncertainty            0.281     1.161    
    SLICE_X9Y57          FDRE (Hold_fdre_C_D)         0.075     1.236    adc1/m_filter1/d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           4.720    
  -------------------------------------------------------------------
                         slack                                  3.484    

Slack (MET) :             3.489ns  (arrival time - required time)
  Source:                 adc2/adc/d0_out_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc2/m_filter1/d_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_90_clk_pll rise@3.906ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns = ( 4.471 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll rise edge)
                                                      3.906     3.906 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     3.906 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     4.460    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     3.379 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     3.880    clk_64MHz_90_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.906 r  clk_64MHz_90_buf/O
                         net (fo=56, routed)          0.565     4.471    adc2/adc/clk_64MHz_90
    SLICE_X15Y50         FDSE                                         r  adc2/adc/d0_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDSE (Prop_fdse_C_Q)         0.141     4.612 r  adc2/adc/d0_out_reg[10]/Q
                         net (fo=1, routed)           0.100     4.712    adc2/m_filter1/D[10]
    SLICE_X12Y50         FDRE                                         r  adc2/m_filter1/d_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.834     0.834    adc2/m_filter1/ifclk_out_OBUF
    SLICE_X12Y50         FDRE                                         r  adc2/m_filter1/d_reg[10]/C
                         clock pessimism              0.048     0.882    
                         clock uncertainty            0.281     1.163    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.060     1.223    adc2/m_filter1/d_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           4.712    
  -------------------------------------------------------------------
                         slack                                  3.489    

Slack (MET) :             3.489ns  (arrival time - required time)
  Source:                 adc1/adc/d0_out_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc1/m_filter1/d_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_90_clk_pll rise@3.906ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns = ( 4.469 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll rise edge)
                                                      3.906     3.906 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     3.906 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     4.460    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     3.379 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     3.880    clk_64MHz_90_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.906 r  clk_64MHz_90_buf/O
                         net (fo=56, routed)          0.563     4.469    adc1/adc/clk_64MHz_90
    SLICE_X9Y58          FDSE                                         r  adc1/adc/d0_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDSE (Prop_fdse_C_Q)         0.141     4.610 r  adc1/adc/d0_out_reg[10]/Q
                         net (fo=1, routed)           0.110     4.720    adc1/m_filter1/D[10]
    SLICE_X9Y59          FDRE                                         r  adc1/m_filter1/d_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.832     0.832    adc1/m_filter1/ifclk_out_OBUF
    SLICE_X9Y59          FDRE                                         r  adc1/m_filter1/d_reg[10]/C
                         clock pessimism              0.048     0.880    
                         clock uncertainty            0.281     1.161    
    SLICE_X9Y59          FDRE (Hold_fdre_C_D)         0.070     1.231    adc1/m_filter1/d_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           4.720    
  -------------------------------------------------------------------
                         slack                                  3.489    

Slack (MET) :             3.491ns  (arrival time - required time)
  Source:                 adc2/adc/d0_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc2/m_filter1/d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_90_clk_pll rise@3.906ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns = ( 4.471 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll rise edge)
                                                      3.906     3.906 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     3.906 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     4.460    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     3.379 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     3.880    clk_64MHz_90_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.906 r  clk_64MHz_90_buf/O
                         net (fo=56, routed)          0.565     4.471    adc2/adc/clk_64MHz_90
    SLICE_X15Y50         FDSE                                         r  adc2/adc/d0_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDSE (Prop_fdse_C_Q)         0.141     4.612 r  adc2/adc/d0_out_reg[0]/Q
                         net (fo=1, routed)           0.112     4.724    adc2/m_filter1/D[0]
    SLICE_X15Y51         FDRE                                         r  adc2/m_filter1/d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.834     0.834    adc2/m_filter1/ifclk_out_OBUF
    SLICE_X15Y51         FDRE                                         r  adc2/m_filter1/d_reg[0]/C
                         clock pessimism              0.048     0.882    
                         clock uncertainty            0.281     1.163    
    SLICE_X15Y51         FDRE (Hold_fdre_C_D)         0.070     1.233    adc2/m_filter1/d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           4.724    
  -------------------------------------------------------------------
                         slack                                  3.491    

Slack (MET) :             3.492ns  (arrival time - required time)
  Source:                 adc1/adc/d0_out_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc1/m_filter1/d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_90_clk_pll rise@3.906ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns = ( 4.468 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll rise edge)
                                                      3.906     3.906 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     3.906 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     4.460    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     3.379 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     3.880    clk_64MHz_90_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.906 r  clk_64MHz_90_buf/O
                         net (fo=56, routed)          0.562     4.468    adc1/adc/clk_64MHz_90
    SLICE_X9Y60          FDSE                                         r  adc1/adc/d0_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDSE (Prop_fdse_C_Q)         0.141     4.609 r  adc1/adc/d0_out_reg[2]/Q
                         net (fo=1, routed)           0.110     4.719    adc1/m_filter1/D[2]
    SLICE_X9Y59          FDRE                                         r  adc1/m_filter1/d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.832     0.832    adc1/m_filter1/ifclk_out_OBUF
    SLICE_X9Y59          FDRE                                         r  adc1/m_filter1/d_reg[2]/C
                         clock pessimism              0.048     0.880    
                         clock uncertainty            0.281     1.161    
    SLICE_X9Y59          FDRE (Hold_fdre_C_D)         0.066     1.227    adc1/m_filter1/d_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           4.719    
  -------------------------------------------------------------------
                         slack                                  3.492    

Slack (MET) :             3.512ns  (arrival time - required time)
  Source:                 adc1/adc/d0_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc1/m_filter1/d_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_90_clk_pll rise@3.906ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns = ( 4.468 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll rise edge)
                                                      3.906     3.906 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     3.906 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     4.460    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     3.379 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     3.880    clk_64MHz_90_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.906 r  clk_64MHz_90_buf/O
                         net (fo=56, routed)          0.562     4.468    adc1/adc/clk_64MHz_90
    SLICE_X12Y61         FDRE                                         r  adc1/adc/d0_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.164     4.632 r  adc1/adc/d0_out_reg[13]/Q
                         net (fo=1, routed)           0.110     4.742    adc1/m_filter1/D[13]
    SLICE_X13Y60         FDRE                                         r  adc1/m_filter1/d_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.831     0.831    adc1/m_filter1/ifclk_out_OBUF
    SLICE_X13Y60         FDRE                                         r  adc1/m_filter1/d_reg[13]/C
                         clock pessimism              0.048     0.879    
                         clock uncertainty            0.281     1.160    
    SLICE_X13Y60         FDRE (Hold_fdre_C_D)         0.070     1.230    adc1/m_filter1/d_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           4.742    
  -------------------------------------------------------------------
                         slack                                  3.512    

Slack (MET) :             3.514ns  (arrival time - required time)
  Source:                 adc2/adc/d0_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc2/m_filter1/d_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_90_clk_pll rise@3.906ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns = ( 4.471 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll rise edge)
                                                      3.906     3.906 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     3.906 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     4.460    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     3.379 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     3.880    clk_64MHz_90_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.906 r  clk_64MHz_90_buf/O
                         net (fo=56, routed)          0.565     4.471    adc2/adc/clk_64MHz_90
    SLICE_X14Y52         FDRE                                         r  adc2/adc/d0_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.164     4.635 r  adc2/adc/d0_out_reg[13]/Q
                         net (fo=1, routed)           0.101     4.736    adc2/m_filter1/D[13]
    SLICE_X12Y52         FDRE                                         r  adc2/m_filter1/d_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.834     0.834    adc2/m_filter1/ifclk_out_OBUF
    SLICE_X12Y52         FDRE                                         r  adc2/m_filter1/d_reg[13]/C
                         clock pessimism              0.048     0.882    
                         clock uncertainty            0.281     1.163    
    SLICE_X12Y52         FDRE (Hold_fdre_C_D)         0.059     1.222    adc2/m_filter1/d_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           4.736    
  -------------------------------------------------------------------
                         slack                                  3.514    

Slack (MET) :             3.518ns  (arrival time - required time)
  Source:                 adc2/adc/d0_out_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc2/m_filter1/d_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_90_clk_pll rise@3.906ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns = ( 4.471 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll rise edge)
                                                      3.906     3.906 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     3.906 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     4.460    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     3.379 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     3.880    clk_64MHz_90_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.906 r  clk_64MHz_90_buf/O
                         net (fo=56, routed)          0.565     4.471    adc2/adc/clk_64MHz_90
    SLICE_X14Y50         FDSE                                         r  adc2/adc/d0_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDSE (Prop_fdse_C_Q)         0.164     4.635 r  adc2/adc/d0_out_reg[12]/Q
                         net (fo=1, routed)           0.112     4.747    adc2/m_filter1/D[12]
    SLICE_X15Y51         FDRE                                         r  adc2/m_filter1/d_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.834     0.834    adc2/m_filter1/ifclk_out_OBUF
    SLICE_X15Y51         FDRE                                         r  adc2/m_filter1/d_reg[12]/C
                         clock pessimism              0.048     0.882    
                         clock uncertainty            0.281     1.163    
    SLICE_X15Y51         FDRE (Hold_fdre_C_D)         0.066     1.229    adc2/m_filter1/d_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           4.747    
  -------------------------------------------------------------------
                         slack                                  3.518    

Slack (MET) :             3.520ns  (arrival time - required time)
  Source:                 adc2/adc/d0_out_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc2/m_filter1/d_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_90_clk_pll rise@3.906ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns = ( 4.471 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll rise edge)
                                                      3.906     3.906 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     3.906 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     4.460    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     3.379 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     3.880    clk_64MHz_90_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.906 r  clk_64MHz_90_buf/O
                         net (fo=56, routed)          0.565     4.471    adc2/adc/clk_64MHz_90
    SLICE_X14Y50         FDSE                                         r  adc2/adc/d0_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDSE (Prop_fdse_C_Q)         0.164     4.635 r  adc2/adc/d0_out_reg[11]/Q
                         net (fo=1, routed)           0.101     4.736    adc2/m_filter1/D[11]
    SLICE_X12Y50         FDRE                                         r  adc2/m_filter1/d_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.834     0.834    adc2/m_filter1/ifclk_out_OBUF
    SLICE_X12Y50         FDRE                                         r  adc2/m_filter1/d_reg[11]/C
                         clock pessimism              0.048     0.882    
                         clock uncertainty            0.281     1.163    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.053     1.216    adc2/m_filter1/d_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           4.736    
  -------------------------------------------------------------------
                         slack                                  3.520    

Slack (MET) :             3.533ns  (arrival time - required time)
  Source:                 adc1/adc/d0_out_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc1/m_filter1/d_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_90_clk_pll rise@3.906ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns = ( 4.469 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll rise edge)
                                                      3.906     3.906 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     3.906 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     4.460    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     3.379 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     3.880    clk_64MHz_90_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.906 r  clk_64MHz_90_buf/O
                         net (fo=56, routed)          0.563     4.469    adc1/adc/clk_64MHz_90
    SLICE_X9Y58          FDSE                                         r  adc1/adc/d0_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDSE (Prop_fdse_C_Q)         0.128     4.597 r  adc1/adc/d0_out_reg[5]/Q
                         net (fo=1, routed)           0.114     4.711    adc1/m_filter1/D[5]
    SLICE_X9Y59          FDRE                                         r  adc1/m_filter1/d_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.832     0.832    adc1/m_filter1/ifclk_out_OBUF
    SLICE_X9Y59          FDRE                                         r  adc1/m_filter1/d_reg[5]/C
                         clock pessimism              0.048     0.880    
                         clock uncertainty            0.281     1.161    
    SLICE_X9Y59          FDRE (Hold_fdre_C_D)         0.017     1.178    adc1/m_filter1/d_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           4.711    
  -------------------------------------------------------------------
                         slack                                  3.533    





