// Seed: 2081872980
`timescale 1ps / 1ps
`define pp_8 0
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  inout id_5;
  inout id_4;
  inout id_3;
  input id_2;
  inout id_1;
  always begin
    id_1 <= 1;
  end
  reg   id_6;
  logic id_7;
  always id_6 <= 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output id_8;
  input id_7;
  input id_6;
  output id_5;
  output id_4;
  inout id_3;
  output id_2;
  input id_1;
  logic id_8 = 1'b0;
  type_33(
      1 == (id_2)
  );
  logic id_9;
  logic
      id_10,
      id_11,
      id_12,
      id_13,
      id_14 = 1,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      sample,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31;
  type_36 id_32 (
      .id_0(id_5),
      .id_1(id_19),
      .id_2(id_6)
  );
endmodule
