
Marking local functions:


Marking externally visible functions: SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_18/76 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_18/75 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_17/74 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_17/73 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_16/72 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_16/71 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_15/70 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_15/69 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_14/68 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_14/67 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_13/66 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_13/65 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_12/64 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_12/63 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_11/62 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_11/61 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_10/60 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_10/59 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_09/58 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_09/57 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_08/56 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_08/55 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_07/54 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_07/53 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_06/52 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_06/51 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_05/50 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_05/49 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_04/48 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_04/47 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_03/46 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_03/45 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_02/44 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_02/43 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_01/42 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_01/41 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_00/40 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_00/39 Spi_schm_read_msr/38


Marking externally visible variables:


Reclaiming functions:
Reclaiming variables:
Clearing address taken flags:
Symbol table:

Sys_GetCoreID/77 (Sys_GetCoreID) @0611d1c0
  Type: function
  Visibility: external public
  References: 
  Referring: 
  Availability: not_available
  Function flags: optimize_size
  Called by: SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_18/76 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_18/75 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_17/74 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_17/73 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_16/72 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_16/71 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_15/70 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_15/69 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_14/68 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_14/67 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_13/66 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_13/65 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_12/64 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_12/63 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_11/62 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_11/61 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_10/60 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_10/59 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_09/58 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_09/57 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_08/56 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_08/55 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_07/54 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_07/53 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_06/52 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_06/51 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_05/50 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_05/49 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_04/48 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_04/47 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_03/46 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_03/45 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_02/44 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_02/43 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_01/42 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_01/41 SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_00/40 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_00/39 
  Calls: 
SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_18/76 (SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_18) @06116ee0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_18/37 (read) reentry_guard_SPI_EXCLUSIVE_AREA_18/37 (write) msr_SPI_EXCLUSIVE_AREA_18/36 (read) reentry_guard_SPI_EXCLUSIVE_AREA_18/37 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/77 
SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_18/75 (SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_18) @06116c40
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_18/37 (read) msr_SPI_EXCLUSIVE_AREA_18/36 (write) reentry_guard_SPI_EXCLUSIVE_AREA_18/37 (read) reentry_guard_SPI_EXCLUSIVE_AREA_18/37 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Spi_schm_read_msr/38 Sys_GetCoreID/77 
SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_17/74 (SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_17) @061168c0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_17/35 (read) reentry_guard_SPI_EXCLUSIVE_AREA_17/35 (write) msr_SPI_EXCLUSIVE_AREA_17/34 (read) reentry_guard_SPI_EXCLUSIVE_AREA_17/35 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/77 
SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_17/73 (SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_17) @06116620
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_17/35 (read) msr_SPI_EXCLUSIVE_AREA_17/34 (write) reentry_guard_SPI_EXCLUSIVE_AREA_17/35 (read) reentry_guard_SPI_EXCLUSIVE_AREA_17/35 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Spi_schm_read_msr/38 Sys_GetCoreID/77 
SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_16/72 (SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_16) @061162a0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_16/33 (read) reentry_guard_SPI_EXCLUSIVE_AREA_16/33 (write) msr_SPI_EXCLUSIVE_AREA_16/32 (read) reentry_guard_SPI_EXCLUSIVE_AREA_16/33 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/77 
SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_16/71 (SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_16) @06116000
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_16/33 (read) msr_SPI_EXCLUSIVE_AREA_16/32 (write) reentry_guard_SPI_EXCLUSIVE_AREA_16/33 (read) reentry_guard_SPI_EXCLUSIVE_AREA_16/33 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Spi_schm_read_msr/38 Sys_GetCoreID/77 
SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_15/70 (SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_15) @06110700
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_15/31 (read) reentry_guard_SPI_EXCLUSIVE_AREA_15/31 (write) msr_SPI_EXCLUSIVE_AREA_15/30 (read) reentry_guard_SPI_EXCLUSIVE_AREA_15/31 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/77 
SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_15/69 (SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_15) @061100e0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_15/31 (read) msr_SPI_EXCLUSIVE_AREA_15/30 (write) reentry_guard_SPI_EXCLUSIVE_AREA_15/31 (read) reentry_guard_SPI_EXCLUSIVE_AREA_15/31 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Spi_schm_read_msr/38 Sys_GetCoreID/77 
SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_14/68 (SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_14) @06110c40
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_14/29 (read) reentry_guard_SPI_EXCLUSIVE_AREA_14/29 (write) msr_SPI_EXCLUSIVE_AREA_14/28 (read) reentry_guard_SPI_EXCLUSIVE_AREA_14/29 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/77 
SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_14/67 (SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_14) @061109a0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_14/29 (read) msr_SPI_EXCLUSIVE_AREA_14/28 (write) reentry_guard_SPI_EXCLUSIVE_AREA_14/29 (read) reentry_guard_SPI_EXCLUSIVE_AREA_14/29 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Spi_schm_read_msr/38 Sys_GetCoreID/77 
SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_13/66 (SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_13) @06110620
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_13/27 (read) reentry_guard_SPI_EXCLUSIVE_AREA_13/27 (write) msr_SPI_EXCLUSIVE_AREA_13/26 (read) reentry_guard_SPI_EXCLUSIVE_AREA_13/27 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/77 
SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_13/65 (SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_13) @06110380
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_13/27 (read) msr_SPI_EXCLUSIVE_AREA_13/26 (write) reentry_guard_SPI_EXCLUSIVE_AREA_13/27 (read) reentry_guard_SPI_EXCLUSIVE_AREA_13/27 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Spi_schm_read_msr/38 Sys_GetCoreID/77 
SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_12/64 (SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_12) @06110000
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_12/25 (read) reentry_guard_SPI_EXCLUSIVE_AREA_12/25 (write) msr_SPI_EXCLUSIVE_AREA_12/24 (read) reentry_guard_SPI_EXCLUSIVE_AREA_12/25 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/77 
SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_12/63 (SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_12) @0610aa80
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_12/25 (read) msr_SPI_EXCLUSIVE_AREA_12/24 (write) reentry_guard_SPI_EXCLUSIVE_AREA_12/25 (read) reentry_guard_SPI_EXCLUSIVE_AREA_12/25 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Spi_schm_read_msr/38 Sys_GetCoreID/77 
SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_11/62 (SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_11) @0610a1c0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_11/23 (read) reentry_guard_SPI_EXCLUSIVE_AREA_11/23 (write) msr_SPI_EXCLUSIVE_AREA_11/22 (read) reentry_guard_SPI_EXCLUSIVE_AREA_11/23 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/77 
SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_11/61 (SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_11) @0610ad20
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_11/23 (read) msr_SPI_EXCLUSIVE_AREA_11/22 (write) reentry_guard_SPI_EXCLUSIVE_AREA_11/23 (read) reentry_guard_SPI_EXCLUSIVE_AREA_11/23 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Spi_schm_read_msr/38 Sys_GetCoreID/77 
SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_10/60 (SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_10) @0610a9a0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_10/21 (read) reentry_guard_SPI_EXCLUSIVE_AREA_10/21 (write) msr_SPI_EXCLUSIVE_AREA_10/20 (read) reentry_guard_SPI_EXCLUSIVE_AREA_10/21 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/77 
SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_10/59 (SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_10) @0610a700
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_10/21 (read) msr_SPI_EXCLUSIVE_AREA_10/20 (write) reentry_guard_SPI_EXCLUSIVE_AREA_10/21 (read) reentry_guard_SPI_EXCLUSIVE_AREA_10/21 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Spi_schm_read_msr/38 Sys_GetCoreID/77 
SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_09/58 (SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_09) @0610a380
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_09/19 (read) reentry_guard_SPI_EXCLUSIVE_AREA_09/19 (write) msr_SPI_EXCLUSIVE_AREA_09/18 (read) reentry_guard_SPI_EXCLUSIVE_AREA_09/19 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/77 
SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_09/57 (SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_09) @0610a0e0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_09/19 (read) msr_SPI_EXCLUSIVE_AREA_09/18 (write) reentry_guard_SPI_EXCLUSIVE_AREA_09/19 (read) reentry_guard_SPI_EXCLUSIVE_AREA_09/19 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Spi_schm_read_msr/38 Sys_GetCoreID/77 
SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_08/56 (SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_08) @05ff3c40
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_08/17 (read) reentry_guard_SPI_EXCLUSIVE_AREA_08/17 (write) msr_SPI_EXCLUSIVE_AREA_08/16 (read) reentry_guard_SPI_EXCLUSIVE_AREA_08/17 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/77 
SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_08/55 (SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_08) @05ff3620
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_08/17 (read) msr_SPI_EXCLUSIVE_AREA_08/16 (write) reentry_guard_SPI_EXCLUSIVE_AREA_08/17 (read) reentry_guard_SPI_EXCLUSIVE_AREA_08/17 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Spi_schm_read_msr/38 Sys_GetCoreID/77 
SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_07/54 (SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_07) @05ff3e00
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_07/15 (read) reentry_guard_SPI_EXCLUSIVE_AREA_07/15 (write) msr_SPI_EXCLUSIVE_AREA_07/14 (read) reentry_guard_SPI_EXCLUSIVE_AREA_07/15 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/77 
SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_07/53 (SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_07) @05ff3b60
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_07/15 (read) msr_SPI_EXCLUSIVE_AREA_07/14 (write) reentry_guard_SPI_EXCLUSIVE_AREA_07/15 (read) reentry_guard_SPI_EXCLUSIVE_AREA_07/15 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Spi_schm_read_msr/38 Sys_GetCoreID/77 
SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_06/52 (SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_06) @05ff37e0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_06/13 (read) reentry_guard_SPI_EXCLUSIVE_AREA_06/13 (write) msr_SPI_EXCLUSIVE_AREA_06/12 (read) reentry_guard_SPI_EXCLUSIVE_AREA_06/13 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/77 
SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_06/51 (SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_06) @05ff3540
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_06/13 (read) msr_SPI_EXCLUSIVE_AREA_06/12 (write) reentry_guard_SPI_EXCLUSIVE_AREA_06/13 (read) reentry_guard_SPI_EXCLUSIVE_AREA_06/13 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Spi_schm_read_msr/38 Sys_GetCoreID/77 
SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_05/50 (SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_05) @05ff31c0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_05/11 (read) reentry_guard_SPI_EXCLUSIVE_AREA_05/11 (write) msr_SPI_EXCLUSIVE_AREA_05/10 (read) reentry_guard_SPI_EXCLUSIVE_AREA_05/11 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/77 
SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_05/49 (SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_05) @05fedc40
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_05/11 (read) msr_SPI_EXCLUSIVE_AREA_05/10 (write) reentry_guard_SPI_EXCLUSIVE_AREA_05/11 (read) reentry_guard_SPI_EXCLUSIVE_AREA_05/11 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Spi_schm_read_msr/38 Sys_GetCoreID/77 
SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_04/48 (SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_04) @05fed380
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_04/9 (read) reentry_guard_SPI_EXCLUSIVE_AREA_04/9 (write) msr_SPI_EXCLUSIVE_AREA_04/8 (read) reentry_guard_SPI_EXCLUSIVE_AREA_04/9 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/77 
SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_04/47 (SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_04) @05fedee0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_04/9 (read) msr_SPI_EXCLUSIVE_AREA_04/8 (write) reentry_guard_SPI_EXCLUSIVE_AREA_04/9 (read) reentry_guard_SPI_EXCLUSIVE_AREA_04/9 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Spi_schm_read_msr/38 Sys_GetCoreID/77 
SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_03/46 (SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_03) @05fedb60
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_03/7 (read) reentry_guard_SPI_EXCLUSIVE_AREA_03/7 (write) msr_SPI_EXCLUSIVE_AREA_03/6 (read) reentry_guard_SPI_EXCLUSIVE_AREA_03/7 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/77 
SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_03/45 (SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_03) @05fed8c0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_03/7 (read) msr_SPI_EXCLUSIVE_AREA_03/6 (write) reentry_guard_SPI_EXCLUSIVE_AREA_03/7 (read) reentry_guard_SPI_EXCLUSIVE_AREA_03/7 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Spi_schm_read_msr/38 Sys_GetCoreID/77 
SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_02/44 (SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_02) @05fed540
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_02/5 (read) reentry_guard_SPI_EXCLUSIVE_AREA_02/5 (write) msr_SPI_EXCLUSIVE_AREA_02/4 (read) reentry_guard_SPI_EXCLUSIVE_AREA_02/5 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/77 
SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_02/43 (SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_02) @05fed2a0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_02/5 (read) msr_SPI_EXCLUSIVE_AREA_02/4 (write) reentry_guard_SPI_EXCLUSIVE_AREA_02/5 (read) reentry_guard_SPI_EXCLUSIVE_AREA_02/5 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Spi_schm_read_msr/38 Sys_GetCoreID/77 
SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_01/42 (SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_01) @05fe8e00
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_01/3 (read) reentry_guard_SPI_EXCLUSIVE_AREA_01/3 (write) msr_SPI_EXCLUSIVE_AREA_01/2 (read) reentry_guard_SPI_EXCLUSIVE_AREA_01/3 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/77 
SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_01/41 (SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_01) @05fe87e0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_01/3 (read) msr_SPI_EXCLUSIVE_AREA_01/2 (write) reentry_guard_SPI_EXCLUSIVE_AREA_01/3 (read) reentry_guard_SPI_EXCLUSIVE_AREA_01/3 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Spi_schm_read_msr/38 Sys_GetCoreID/77 
SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_00/40 (SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_00) @05fe8d20
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_00/1 (read) reentry_guard_SPI_EXCLUSIVE_AREA_00/1 (write) msr_SPI_EXCLUSIVE_AREA_00/0 (read) reentry_guard_SPI_EXCLUSIVE_AREA_00/1 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/77 
SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_00/39 (SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_00) @05fe8a80
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_SPI_EXCLUSIVE_AREA_00/1 (read) msr_SPI_EXCLUSIVE_AREA_00/0 (write) reentry_guard_SPI_EXCLUSIVE_AREA_00/1 (read) reentry_guard_SPI_EXCLUSIVE_AREA_00/1 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Spi_schm_read_msr/38 Sys_GetCoreID/77 
Spi_schm_read_msr/38 (Spi_schm_read_msr) @05fe8540
  Type: function definition analyzed
  Visibility: externally_visible public
  References: 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_18/75 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_17/73 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_16/71 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_15/69 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_14/67 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_13/65 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_12/63 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_11/61 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_10/59 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_09/57 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_08/55 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_07/53 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_06/51 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_05/49 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_04/47 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_03/45 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_02/43 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_01/41 SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_00/39 
  Calls: 
reentry_guard_SPI_EXCLUSIVE_AREA_18/37 (reentry_guard_SPI_EXCLUSIVE_AREA_18) @06092e58
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_18/75 (read) SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_18/75 (read) SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_18/75 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_18/76 (read) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_18/76 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_18/76 (read) 
  Availability: available
  Varpool flags:
msr_SPI_EXCLUSIVE_AREA_18/36 (msr_SPI_EXCLUSIVE_AREA_18) @06092dc8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_18/75 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_18/76 (read) 
  Availability: available
  Varpool flags:
reentry_guard_SPI_EXCLUSIVE_AREA_17/35 (reentry_guard_SPI_EXCLUSIVE_AREA_17) @06092d38
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_17/73 (read) SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_17/73 (read) SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_17/73 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_17/74 (read) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_17/74 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_17/74 (read) 
  Availability: available
  Varpool flags:
msr_SPI_EXCLUSIVE_AREA_17/34 (msr_SPI_EXCLUSIVE_AREA_17) @06092ca8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_17/73 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_17/74 (read) 
  Availability: available
  Varpool flags:
reentry_guard_SPI_EXCLUSIVE_AREA_16/33 (reentry_guard_SPI_EXCLUSIVE_AREA_16) @06092c18
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_16/71 (read) SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_16/71 (read) SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_16/71 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_16/72 (read) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_16/72 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_16/72 (read) 
  Availability: available
  Varpool flags:
msr_SPI_EXCLUSIVE_AREA_16/32 (msr_SPI_EXCLUSIVE_AREA_16) @06092b88
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_16/71 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_16/72 (read) 
  Availability: available
  Varpool flags:
reentry_guard_SPI_EXCLUSIVE_AREA_15/31 (reentry_guard_SPI_EXCLUSIVE_AREA_15) @06092af8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_15/69 (read) SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_15/69 (read) SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_15/69 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_15/70 (read) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_15/70 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_15/70 (read) 
  Availability: available
  Varpool flags:
msr_SPI_EXCLUSIVE_AREA_15/30 (msr_SPI_EXCLUSIVE_AREA_15) @06092a68
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_15/69 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_15/70 (read) 
  Availability: available
  Varpool flags:
reentry_guard_SPI_EXCLUSIVE_AREA_14/29 (reentry_guard_SPI_EXCLUSIVE_AREA_14) @060929d8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_14/67 (read) SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_14/67 (read) SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_14/67 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_14/68 (read) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_14/68 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_14/68 (read) 
  Availability: available
  Varpool flags:
msr_SPI_EXCLUSIVE_AREA_14/28 (msr_SPI_EXCLUSIVE_AREA_14) @06092948
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_14/67 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_14/68 (read) 
  Availability: available
  Varpool flags:
reentry_guard_SPI_EXCLUSIVE_AREA_13/27 (reentry_guard_SPI_EXCLUSIVE_AREA_13) @060928b8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_13/65 (read) SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_13/65 (read) SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_13/65 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_13/66 (read) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_13/66 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_13/66 (read) 
  Availability: available
  Varpool flags:
msr_SPI_EXCLUSIVE_AREA_13/26 (msr_SPI_EXCLUSIVE_AREA_13) @06092828
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_13/65 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_13/66 (read) 
  Availability: available
  Varpool flags:
reentry_guard_SPI_EXCLUSIVE_AREA_12/25 (reentry_guard_SPI_EXCLUSIVE_AREA_12) @06092798
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_12/63 (read) SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_12/63 (read) SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_12/63 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_12/64 (read) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_12/64 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_12/64 (read) 
  Availability: available
  Varpool flags:
msr_SPI_EXCLUSIVE_AREA_12/24 (msr_SPI_EXCLUSIVE_AREA_12) @06092708
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_12/63 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_12/64 (read) 
  Availability: available
  Varpool flags:
reentry_guard_SPI_EXCLUSIVE_AREA_11/23 (reentry_guard_SPI_EXCLUSIVE_AREA_11) @06092678
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_11/61 (read) SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_11/61 (read) SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_11/61 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_11/62 (read) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_11/62 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_11/62 (read) 
  Availability: available
  Varpool flags:
msr_SPI_EXCLUSIVE_AREA_11/22 (msr_SPI_EXCLUSIVE_AREA_11) @060925e8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_11/61 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_11/62 (read) 
  Availability: available
  Varpool flags:
reentry_guard_SPI_EXCLUSIVE_AREA_10/21 (reentry_guard_SPI_EXCLUSIVE_AREA_10) @06092558
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_10/59 (read) SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_10/59 (read) SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_10/59 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_10/60 (read) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_10/60 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_10/60 (read) 
  Availability: available
  Varpool flags:
msr_SPI_EXCLUSIVE_AREA_10/20 (msr_SPI_EXCLUSIVE_AREA_10) @060924c8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_10/59 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_10/60 (read) 
  Availability: available
  Varpool flags:
reentry_guard_SPI_EXCLUSIVE_AREA_09/19 (reentry_guard_SPI_EXCLUSIVE_AREA_09) @06092438
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_09/57 (read) SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_09/57 (read) SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_09/57 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_09/58 (read) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_09/58 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_09/58 (read) 
  Availability: available
  Varpool flags:
msr_SPI_EXCLUSIVE_AREA_09/18 (msr_SPI_EXCLUSIVE_AREA_09) @060923a8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_09/57 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_09/58 (read) 
  Availability: available
  Varpool flags:
reentry_guard_SPI_EXCLUSIVE_AREA_08/17 (reentry_guard_SPI_EXCLUSIVE_AREA_08) @06092318
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_08/55 (read) SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_08/55 (read) SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_08/55 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_08/56 (read) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_08/56 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_08/56 (read) 
  Availability: available
  Varpool flags:
msr_SPI_EXCLUSIVE_AREA_08/16 (msr_SPI_EXCLUSIVE_AREA_08) @06092288
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_08/55 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_08/56 (read) 
  Availability: available
  Varpool flags:
reentry_guard_SPI_EXCLUSIVE_AREA_07/15 (reentry_guard_SPI_EXCLUSIVE_AREA_07) @060921f8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_07/53 (read) SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_07/53 (read) SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_07/53 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_07/54 (read) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_07/54 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_07/54 (read) 
  Availability: available
  Varpool flags:
msr_SPI_EXCLUSIVE_AREA_07/14 (msr_SPI_EXCLUSIVE_AREA_07) @06092168
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_07/53 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_07/54 (read) 
  Availability: available
  Varpool flags:
reentry_guard_SPI_EXCLUSIVE_AREA_06/13 (reentry_guard_SPI_EXCLUSIVE_AREA_06) @060920d8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_06/51 (read) SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_06/51 (read) SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_06/51 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_06/52 (read) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_06/52 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_06/52 (read) 
  Availability: available
  Varpool flags:
msr_SPI_EXCLUSIVE_AREA_06/12 (msr_SPI_EXCLUSIVE_AREA_06) @06092048
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_06/51 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_06/52 (read) 
  Availability: available
  Varpool flags:
reentry_guard_SPI_EXCLUSIVE_AREA_05/11 (reentry_guard_SPI_EXCLUSIVE_AREA_05) @0608af78
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_05/49 (read) SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_05/49 (read) SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_05/49 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_05/50 (read) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_05/50 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_05/50 (read) 
  Availability: available
  Varpool flags:
msr_SPI_EXCLUSIVE_AREA_05/10 (msr_SPI_EXCLUSIVE_AREA_05) @0608aee8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_05/49 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_05/50 (read) 
  Availability: available
  Varpool flags:
reentry_guard_SPI_EXCLUSIVE_AREA_04/9 (reentry_guard_SPI_EXCLUSIVE_AREA_04) @0608ae58
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_04/47 (read) SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_04/47 (read) SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_04/47 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_04/48 (read) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_04/48 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_04/48 (read) 
  Availability: available
  Varpool flags:
msr_SPI_EXCLUSIVE_AREA_04/8 (msr_SPI_EXCLUSIVE_AREA_04) @0608adc8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_04/47 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_04/48 (read) 
  Availability: available
  Varpool flags:
reentry_guard_SPI_EXCLUSIVE_AREA_03/7 (reentry_guard_SPI_EXCLUSIVE_AREA_03) @0608ad38
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_03/45 (read) SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_03/45 (read) SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_03/45 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_03/46 (read) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_03/46 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_03/46 (read) 
  Availability: available
  Varpool flags:
msr_SPI_EXCLUSIVE_AREA_03/6 (msr_SPI_EXCLUSIVE_AREA_03) @0608aca8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_03/45 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_03/46 (read) 
  Availability: available
  Varpool flags:
reentry_guard_SPI_EXCLUSIVE_AREA_02/5 (reentry_guard_SPI_EXCLUSIVE_AREA_02) @0608ac18
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_02/43 (read) SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_02/43 (read) SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_02/43 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_02/44 (read) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_02/44 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_02/44 (read) 
  Availability: available
  Varpool flags:
msr_SPI_EXCLUSIVE_AREA_02/4 (msr_SPI_EXCLUSIVE_AREA_02) @0608ab88
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_02/43 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_02/44 (read) 
  Availability: available
  Varpool flags:
reentry_guard_SPI_EXCLUSIVE_AREA_01/3 (reentry_guard_SPI_EXCLUSIVE_AREA_01) @0608aaf8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_01/41 (read) SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_01/41 (read) SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_01/41 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_01/42 (read) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_01/42 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_01/42 (read) 
  Availability: available
  Varpool flags:
msr_SPI_EXCLUSIVE_AREA_01/2 (msr_SPI_EXCLUSIVE_AREA_01) @0608aa68
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_01/41 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_01/42 (read) 
  Availability: available
  Varpool flags:
reentry_guard_SPI_EXCLUSIVE_AREA_00/1 (reentry_guard_SPI_EXCLUSIVE_AREA_00) @0608a9d8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_00/39 (read) SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_00/39 (read) SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_00/39 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_00/40 (read) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_00/40 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_00/40 (read) 
  Availability: available
  Varpool flags:
msr_SPI_EXCLUSIVE_AREA_00/0 (msr_SPI_EXCLUSIVE_AREA_00) @0608a948
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_00/39 (write) SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_00/40 (read) 
  Availability: available
  Varpool flags:
SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_18 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_SPI_EXCLUSIVE_AREA_18[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_SPI_EXCLUSIVE_AREA_18[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_SPI_EXCLUSIVE_AREA_18[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_SPI_EXCLUSIVE_AREA_18[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_18 ()
{
  uint32 u32CoreId;
  uint32 msr;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_SPI_EXCLUSIVE_AREA_18[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  msr = Spi_schm_read_msr ();
  # DEBUG BEGIN_STMT
  _3 = msr & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  msr_SPI_EXCLUSIVE_AREA_18[u32CoreId] = msr;

  <bb 6> :
  # DEBUG BEGIN_STMT
  _4 = reentry_guard_SPI_EXCLUSIVE_AREA_18[u32CoreId];
  _5 = _4 + 1;
  reentry_guard_SPI_EXCLUSIVE_AREA_18[u32CoreId] = _5;
  return;

}


SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_17 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_SPI_EXCLUSIVE_AREA_17[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_SPI_EXCLUSIVE_AREA_17[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_SPI_EXCLUSIVE_AREA_17[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_SPI_EXCLUSIVE_AREA_17[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_17 ()
{
  uint32 u32CoreId;
  uint32 msr;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_SPI_EXCLUSIVE_AREA_17[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  msr = Spi_schm_read_msr ();
  # DEBUG BEGIN_STMT
  _3 = msr & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  msr_SPI_EXCLUSIVE_AREA_17[u32CoreId] = msr;

  <bb 6> :
  # DEBUG BEGIN_STMT
  _4 = reentry_guard_SPI_EXCLUSIVE_AREA_17[u32CoreId];
  _5 = _4 + 1;
  reentry_guard_SPI_EXCLUSIVE_AREA_17[u32CoreId] = _5;
  return;

}


SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_16 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_SPI_EXCLUSIVE_AREA_16[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_SPI_EXCLUSIVE_AREA_16[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_SPI_EXCLUSIVE_AREA_16[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_SPI_EXCLUSIVE_AREA_16[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_16 ()
{
  uint32 u32CoreId;
  uint32 msr;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_SPI_EXCLUSIVE_AREA_16[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  msr = Spi_schm_read_msr ();
  # DEBUG BEGIN_STMT
  _3 = msr & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  msr_SPI_EXCLUSIVE_AREA_16[u32CoreId] = msr;

  <bb 6> :
  # DEBUG BEGIN_STMT
  _4 = reentry_guard_SPI_EXCLUSIVE_AREA_16[u32CoreId];
  _5 = _4 + 1;
  reentry_guard_SPI_EXCLUSIVE_AREA_16[u32CoreId] = _5;
  return;

}


SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_15 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_SPI_EXCLUSIVE_AREA_15[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_SPI_EXCLUSIVE_AREA_15[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_SPI_EXCLUSIVE_AREA_15[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_SPI_EXCLUSIVE_AREA_15[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_15 ()
{
  uint32 u32CoreId;
  uint32 msr;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_SPI_EXCLUSIVE_AREA_15[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  msr = Spi_schm_read_msr ();
  # DEBUG BEGIN_STMT
  _3 = msr & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  msr_SPI_EXCLUSIVE_AREA_15[u32CoreId] = msr;

  <bb 6> :
  # DEBUG BEGIN_STMT
  _4 = reentry_guard_SPI_EXCLUSIVE_AREA_15[u32CoreId];
  _5 = _4 + 1;
  reentry_guard_SPI_EXCLUSIVE_AREA_15[u32CoreId] = _5;
  return;

}


SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_14 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_SPI_EXCLUSIVE_AREA_14[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_SPI_EXCLUSIVE_AREA_14[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_SPI_EXCLUSIVE_AREA_14[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_SPI_EXCLUSIVE_AREA_14[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_14 ()
{
  uint32 u32CoreId;
  uint32 msr;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_SPI_EXCLUSIVE_AREA_14[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  msr = Spi_schm_read_msr ();
  # DEBUG BEGIN_STMT
  _3 = msr & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  msr_SPI_EXCLUSIVE_AREA_14[u32CoreId] = msr;

  <bb 6> :
  # DEBUG BEGIN_STMT
  _4 = reentry_guard_SPI_EXCLUSIVE_AREA_14[u32CoreId];
  _5 = _4 + 1;
  reentry_guard_SPI_EXCLUSIVE_AREA_14[u32CoreId] = _5;
  return;

}


SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_13 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_SPI_EXCLUSIVE_AREA_13[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_SPI_EXCLUSIVE_AREA_13[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_SPI_EXCLUSIVE_AREA_13[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_SPI_EXCLUSIVE_AREA_13[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_13 ()
{
  uint32 u32CoreId;
  uint32 msr;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_SPI_EXCLUSIVE_AREA_13[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  msr = Spi_schm_read_msr ();
  # DEBUG BEGIN_STMT
  _3 = msr & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  msr_SPI_EXCLUSIVE_AREA_13[u32CoreId] = msr;

  <bb 6> :
  # DEBUG BEGIN_STMT
  _4 = reentry_guard_SPI_EXCLUSIVE_AREA_13[u32CoreId];
  _5 = _4 + 1;
  reentry_guard_SPI_EXCLUSIVE_AREA_13[u32CoreId] = _5;
  return;

}


SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_12 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_SPI_EXCLUSIVE_AREA_12[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_SPI_EXCLUSIVE_AREA_12[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_SPI_EXCLUSIVE_AREA_12[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_SPI_EXCLUSIVE_AREA_12[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_12 ()
{
  uint32 u32CoreId;
  uint32 msr;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_SPI_EXCLUSIVE_AREA_12[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  msr = Spi_schm_read_msr ();
  # DEBUG BEGIN_STMT
  _3 = msr & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  msr_SPI_EXCLUSIVE_AREA_12[u32CoreId] = msr;

  <bb 6> :
  # DEBUG BEGIN_STMT
  _4 = reentry_guard_SPI_EXCLUSIVE_AREA_12[u32CoreId];
  _5 = _4 + 1;
  reentry_guard_SPI_EXCLUSIVE_AREA_12[u32CoreId] = _5;
  return;

}


SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_11 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_SPI_EXCLUSIVE_AREA_11[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_SPI_EXCLUSIVE_AREA_11[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_SPI_EXCLUSIVE_AREA_11[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_SPI_EXCLUSIVE_AREA_11[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_11 ()
{
  uint32 u32CoreId;
  uint32 msr;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_SPI_EXCLUSIVE_AREA_11[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  msr = Spi_schm_read_msr ();
  # DEBUG BEGIN_STMT
  _3 = msr & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  msr_SPI_EXCLUSIVE_AREA_11[u32CoreId] = msr;

  <bb 6> :
  # DEBUG BEGIN_STMT
  _4 = reentry_guard_SPI_EXCLUSIVE_AREA_11[u32CoreId];
  _5 = _4 + 1;
  reentry_guard_SPI_EXCLUSIVE_AREA_11[u32CoreId] = _5;
  return;

}


SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_10 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_SPI_EXCLUSIVE_AREA_10[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_SPI_EXCLUSIVE_AREA_10[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_SPI_EXCLUSIVE_AREA_10[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_SPI_EXCLUSIVE_AREA_10[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_10 ()
{
  uint32 u32CoreId;
  uint32 msr;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_SPI_EXCLUSIVE_AREA_10[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  msr = Spi_schm_read_msr ();
  # DEBUG BEGIN_STMT
  _3 = msr & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  msr_SPI_EXCLUSIVE_AREA_10[u32CoreId] = msr;

  <bb 6> :
  # DEBUG BEGIN_STMT
  _4 = reentry_guard_SPI_EXCLUSIVE_AREA_10[u32CoreId];
  _5 = _4 + 1;
  reentry_guard_SPI_EXCLUSIVE_AREA_10[u32CoreId] = _5;
  return;

}


SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_09 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_SPI_EXCLUSIVE_AREA_09[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_SPI_EXCLUSIVE_AREA_09[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_SPI_EXCLUSIVE_AREA_09[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_SPI_EXCLUSIVE_AREA_09[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_09 ()
{
  uint32 u32CoreId;
  uint32 msr;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_SPI_EXCLUSIVE_AREA_09[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  msr = Spi_schm_read_msr ();
  # DEBUG BEGIN_STMT
  _3 = msr & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  msr_SPI_EXCLUSIVE_AREA_09[u32CoreId] = msr;

  <bb 6> :
  # DEBUG BEGIN_STMT
  _4 = reentry_guard_SPI_EXCLUSIVE_AREA_09[u32CoreId];
  _5 = _4 + 1;
  reentry_guard_SPI_EXCLUSIVE_AREA_09[u32CoreId] = _5;
  return;

}


SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_08 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_SPI_EXCLUSIVE_AREA_08[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_SPI_EXCLUSIVE_AREA_08[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_SPI_EXCLUSIVE_AREA_08[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_SPI_EXCLUSIVE_AREA_08[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_08 ()
{
  uint32 u32CoreId;
  uint32 msr;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_SPI_EXCLUSIVE_AREA_08[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  msr = Spi_schm_read_msr ();
  # DEBUG BEGIN_STMT
  _3 = msr & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  msr_SPI_EXCLUSIVE_AREA_08[u32CoreId] = msr;

  <bb 6> :
  # DEBUG BEGIN_STMT
  _4 = reentry_guard_SPI_EXCLUSIVE_AREA_08[u32CoreId];
  _5 = _4 + 1;
  reentry_guard_SPI_EXCLUSIVE_AREA_08[u32CoreId] = _5;
  return;

}


SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_07 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_SPI_EXCLUSIVE_AREA_07[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_SPI_EXCLUSIVE_AREA_07[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_SPI_EXCLUSIVE_AREA_07[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_SPI_EXCLUSIVE_AREA_07[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_07 ()
{
  uint32 u32CoreId;
  uint32 msr;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_SPI_EXCLUSIVE_AREA_07[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  msr = Spi_schm_read_msr ();
  # DEBUG BEGIN_STMT
  _3 = msr & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  msr_SPI_EXCLUSIVE_AREA_07[u32CoreId] = msr;

  <bb 6> :
  # DEBUG BEGIN_STMT
  _4 = reentry_guard_SPI_EXCLUSIVE_AREA_07[u32CoreId];
  _5 = _4 + 1;
  reentry_guard_SPI_EXCLUSIVE_AREA_07[u32CoreId] = _5;
  return;

}


SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_06 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_SPI_EXCLUSIVE_AREA_06[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_SPI_EXCLUSIVE_AREA_06[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_SPI_EXCLUSIVE_AREA_06[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_SPI_EXCLUSIVE_AREA_06[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_06 ()
{
  uint32 u32CoreId;
  uint32 msr;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_SPI_EXCLUSIVE_AREA_06[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  msr = Spi_schm_read_msr ();
  # DEBUG BEGIN_STMT
  _3 = msr & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  msr_SPI_EXCLUSIVE_AREA_06[u32CoreId] = msr;

  <bb 6> :
  # DEBUG BEGIN_STMT
  _4 = reentry_guard_SPI_EXCLUSIVE_AREA_06[u32CoreId];
  _5 = _4 + 1;
  reentry_guard_SPI_EXCLUSIVE_AREA_06[u32CoreId] = _5;
  return;

}


SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_05 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_SPI_EXCLUSIVE_AREA_05[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_SPI_EXCLUSIVE_AREA_05[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_SPI_EXCLUSIVE_AREA_05[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_SPI_EXCLUSIVE_AREA_05[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_05 ()
{
  uint32 u32CoreId;
  uint32 msr;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_SPI_EXCLUSIVE_AREA_05[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  msr = Spi_schm_read_msr ();
  # DEBUG BEGIN_STMT
  _3 = msr & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  msr_SPI_EXCLUSIVE_AREA_05[u32CoreId] = msr;

  <bb 6> :
  # DEBUG BEGIN_STMT
  _4 = reentry_guard_SPI_EXCLUSIVE_AREA_05[u32CoreId];
  _5 = _4 + 1;
  reentry_guard_SPI_EXCLUSIVE_AREA_05[u32CoreId] = _5;
  return;

}


SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_04 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_SPI_EXCLUSIVE_AREA_04[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_SPI_EXCLUSIVE_AREA_04[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_SPI_EXCLUSIVE_AREA_04[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_SPI_EXCLUSIVE_AREA_04[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_04 ()
{
  uint32 u32CoreId;
  uint32 msr;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_SPI_EXCLUSIVE_AREA_04[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  msr = Spi_schm_read_msr ();
  # DEBUG BEGIN_STMT
  _3 = msr & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  msr_SPI_EXCLUSIVE_AREA_04[u32CoreId] = msr;

  <bb 6> :
  # DEBUG BEGIN_STMT
  _4 = reentry_guard_SPI_EXCLUSIVE_AREA_04[u32CoreId];
  _5 = _4 + 1;
  reentry_guard_SPI_EXCLUSIVE_AREA_04[u32CoreId] = _5;
  return;

}


SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_03 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_SPI_EXCLUSIVE_AREA_03[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_SPI_EXCLUSIVE_AREA_03[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_SPI_EXCLUSIVE_AREA_03[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_SPI_EXCLUSIVE_AREA_03[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_03 ()
{
  uint32 u32CoreId;
  uint32 msr;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_SPI_EXCLUSIVE_AREA_03[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  msr = Spi_schm_read_msr ();
  # DEBUG BEGIN_STMT
  _3 = msr & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  msr_SPI_EXCLUSIVE_AREA_03[u32CoreId] = msr;

  <bb 6> :
  # DEBUG BEGIN_STMT
  _4 = reentry_guard_SPI_EXCLUSIVE_AREA_03[u32CoreId];
  _5 = _4 + 1;
  reentry_guard_SPI_EXCLUSIVE_AREA_03[u32CoreId] = _5;
  return;

}


SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_02 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_SPI_EXCLUSIVE_AREA_02[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_SPI_EXCLUSIVE_AREA_02[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_SPI_EXCLUSIVE_AREA_02[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_SPI_EXCLUSIVE_AREA_02[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_02 ()
{
  uint32 u32CoreId;
  uint32 msr;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_SPI_EXCLUSIVE_AREA_02[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  msr = Spi_schm_read_msr ();
  # DEBUG BEGIN_STMT
  _3 = msr & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  msr_SPI_EXCLUSIVE_AREA_02[u32CoreId] = msr;

  <bb 6> :
  # DEBUG BEGIN_STMT
  _4 = reentry_guard_SPI_EXCLUSIVE_AREA_02[u32CoreId];
  _5 = _4 + 1;
  reentry_guard_SPI_EXCLUSIVE_AREA_02[u32CoreId] = _5;
  return;

}


SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_01 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_SPI_EXCLUSIVE_AREA_01[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_SPI_EXCLUSIVE_AREA_01[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_SPI_EXCLUSIVE_AREA_01[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_SPI_EXCLUSIVE_AREA_01[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_01 ()
{
  uint32 u32CoreId;
  uint32 msr;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_SPI_EXCLUSIVE_AREA_01[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  msr = Spi_schm_read_msr ();
  # DEBUG BEGIN_STMT
  _3 = msr & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  msr_SPI_EXCLUSIVE_AREA_01[u32CoreId] = msr;

  <bb 6> :
  # DEBUG BEGIN_STMT
  _4 = reentry_guard_SPI_EXCLUSIVE_AREA_01[u32CoreId];
  _5 = _4 + 1;
  reentry_guard_SPI_EXCLUSIVE_AREA_01[u32CoreId] = _5;
  return;

}


SchM_Exit_Spi_SPI_EXCLUSIVE_AREA_00 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_SPI_EXCLUSIVE_AREA_00[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_SPI_EXCLUSIVE_AREA_00[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_SPI_EXCLUSIVE_AREA_00[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_SPI_EXCLUSIVE_AREA_00[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Spi_SPI_EXCLUSIVE_AREA_00 ()
{
  uint32 u32CoreId;
  uint32 msr;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_SPI_EXCLUSIVE_AREA_00[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  msr = Spi_schm_read_msr ();
  # DEBUG BEGIN_STMT
  _3 = msr & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  msr_SPI_EXCLUSIVE_AREA_00[u32CoreId] = msr;

  <bb 6> :
  # DEBUG BEGIN_STMT
  _4 = reentry_guard_SPI_EXCLUSIVE_AREA_00[u32CoreId];
  _5 = _4 + 1;
  reentry_guard_SPI_EXCLUSIVE_AREA_00[u32CoreId] = _5;
  return;

}


Spi_schm_read_msr ()
{
  register uint32 reg_tmp;
  uint32 D.6242;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" mrs %0, primask " : "=r" reg_tmp);
  # DEBUG BEGIN_STMT
  D.6242 = reg_tmp;
  return D.6242;

}


