#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Jun  4 16:01:47 2022
# Process ID: 17752
# Current directory: C:/Users/Elite/Desktop/1/VerilogLab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11960 C:\Users\Elite\Desktop\1\VerilogLab2\Lab2.xpr
# Log file: C:/Users/Elite/Desktop/1/VerilogLab2/vivado.log
# Journal file: C:/Users/Elite/Desktop/1/VerilogLab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Elite/Desktop/1/VerilogLab2/Lab2.xpr
Scanning sources...
Finished scanning sources
WARNING: [Project 1-231] Project 'Lab2.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 794.551 ; gain = 124.551
update_compile_order -fileset sources_1
save_project_as VerilogLab2 C:/Users/Elite/Desktop/VerilogLab2 -force
save_project_as: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 809.844 ; gain = 0.523
open_project C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 854.797 ; gain = 36.840
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sources_1/new/adder.v] -no_script -reset -force -quiet
remove_files  C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sources_1/new/adder.v
file delete -force C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sources_1/new/adder.v
export_ip_user_files -of_objects  [get_files C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sim_1/new/adder_test.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sim_1/new/adder_test.v
file delete -force C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sim_1/new/adder_test.v
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'func_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj func_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module func
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sources_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sources_1/new/sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sim_1/new/func_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module func_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 03c417bf99f544979279cfad63432af2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot func_test_behav xil_defaultlib.func_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3356]  Could not open file xsim.dir/func_test_behav/xsim.type for writing.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 873.121 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'func_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj func_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 03c417bf99f544979279cfad63432af2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot func_test_behav xil_defaultlib.func_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3356]  Could not open file xsim.dir/func_test_behav/xsim.type for writing.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sim_1/new/func_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sources_1/new/sqrt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sources_1/new/adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sources_1/new/func.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sources_1/new/mult.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sim_1/new/func_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sources_1/new/sqrt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sources_1/new/adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sources_1/new/func.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sources_1/new/mult.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sim_1/new/func_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sources_1/new/sqrt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sources_1/new/adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sources_1/new/func.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.srcs/sources_1/new/mult.v:]
update_ip_catalog
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'func_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj func_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 03c417bf99f544979279cfad63432af2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot func_test_behav xil_defaultlib.func_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3356]  Could not open file xsim.dir/func_test_behav/xsim.type for writing.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'func_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj func_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 03c417bf99f544979279cfad63432af2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot func_test_behav xil_defaultlib.func_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.sqrt_default
Compiling module xil_defaultlib.func
Compiling module xil_defaultlib.func_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot func_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "func_test_behav -key {Behavioral:sim_1:Functional:func_test} -tclbatch {func_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source func_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
CORRECT: actual:       29, expected:       29
CORRECT: actual:       30, expected:       30
CORRECT: actual:       31, expected:       31
CORRECT: actual:       32, expected:       32
CORRECT: actual:       33, expected:       33
CORRECT: actual:       34, expected:       34
CORRECT: actual:       35, expected:       35
INFO: [USF-XSim-96] XSim completed. Design snapshot 'func_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 970.430 ; gain = 13.586
current_project VerilogLab2
export_ip_user_files -of_objects  [get_files C:/Users/Elite/Desktop/VerilogLab2/VerilogLab2.srcs/sources_1/new/adder.v] -no_script -reset -force -quiet
remove_files  C:/Users/Elite/Desktop/VerilogLab2/VerilogLab2.srcs/sources_1/new/adder.v
file delete -force C:/Users/Elite/Desktop/VerilogLab2/VerilogLab2.srcs/sources_1/new/adder.v
export_ip_user_files -of_objects  [get_files C:/Users/Elite/Desktop/VerilogLab2/VerilogLab2.srcs/sim_1/new/adder_test.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/Elite/Desktop/VerilogLab2/VerilogLab2.srcs/sim_1/new/adder_test.v
file delete -force C:/Users/Elite/Desktop/VerilogLab2/VerilogLab2.srcs/sim_1/new/adder_test.v
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Elite/Desktop/VerilogLab2/VerilogLab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'func_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Elite/Desktop/VerilogLab2/VerilogLab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj func_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Elite/Desktop/VerilogLab2/VerilogLab2.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module func
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Elite/Desktop/VerilogLab2/VerilogLab2.srcs/sources_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Elite/Desktop/VerilogLab2/VerilogLab2.srcs/sources_1/new/sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Elite/Desktop/VerilogLab2/VerilogLab2.srcs/sim_1/new/func_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module func_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Elite/Desktop/VerilogLab2/VerilogLab2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Elite/Desktop/VerilogLab2/VerilogLab2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0075c87cab204bbdaf48086d7dfa4d57 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot func_test_behav xil_defaultlib.func_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port s_end_step on this module [C:/Users/Elite/Desktop/VerilogLab2/VerilogLab2.srcs/sim_1/new/func_test.v:29]
ERROR: [VRFC 10-426] cannot find port m_end_step on this module [C:/Users/Elite/Desktop/VerilogLab2/VerilogLab2.srcs/sim_1/new/func_test.v:28]
ERROR: [VRFC 10-426] cannot find port s_res on this module [C:/Users/Elite/Desktop/VerilogLab2/VerilogLab2.srcs/sim_1/new/func_test.v:27]
ERROR: [VRFC 10-426] cannot find port m_res on this module [C:/Users/Elite/Desktop/VerilogLab2/VerilogLab2.srcs/sim_1/new/func_test.v:26]
ERROR: [VRFC 10-2063] Module <mult> not found while processing module instance <m> [C:/Users/Elite/Desktop/VerilogLab2/VerilogLab2.srcs/sources_1/new/func.v:59]
ERROR: [VRFC 10-2063] Module <sqrt> not found while processing module instance <s> [C:/Users/Elite/Desktop/VerilogLab2/VerilogLab2.srcs/sources_1/new/func.v:89]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Elite/Desktop/VerilogLab2/VerilogLab2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Elite/Desktop/VerilogLab2/VerilogLab2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
current_project VerilogLab3
current_project VerilogLab2
current_project VerilogLab3
current_project VerilogLab2
current_project VerilogLab3
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'func_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj func_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 03c417bf99f544979279cfad63432af2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot func_test_behav xil_defaultlib.func_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Elite/Desktop/1/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "func_test_behav -key {Behavioral:sim_1:Functional:func_test} -tclbatch {func_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source func_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
CORRECT: actual:       29, expected:       29
CORRECT: actual:       30, expected:       30
CORRECT: actual:       31, expected:       31
CORRECT: actual:       32, expected:       32
CORRECT: actual:       33, expected:       33
CORRECT: actual:       34, expected:       34
CORRECT: actual:       35, expected:       35
INFO: [USF-XSim-96] XSim completed. Design snapshot 'func_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 988.164 ; gain = 9.695
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_project VerilogLab2
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Elite/Desktop/VerilogLab2/VerilogLab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'func_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Elite/Desktop/VerilogLab2/VerilogLab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj func_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Elite/Desktop/VerilogLab2/VerilogLab2.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module func
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Elite/Desktop/VerilogLab2/VerilogLab2.srcs/sources_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Elite/Desktop/VerilogLab2/VerilogLab2.srcs/sources_1/new/sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Elite/Desktop/VerilogLab2/VerilogLab2.srcs/sim_1/new/func_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module func_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Elite/Desktop/VerilogLab2/VerilogLab2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0075c87cab204bbdaf48086d7dfa4d57 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot func_test_behav xil_defaultlib.func_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.sqrt_default
Compiling module xil_defaultlib.func
Compiling module xil_defaultlib.func_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot func_test_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Elite/Desktop/VerilogLab2/VerilogLab2.sim/sim_1/behav/xsim/xsim.dir/func_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Jun  4 16:12:29 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 989.516 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Elite/Desktop/VerilogLab2/VerilogLab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "func_test_behav -key {Behavioral:sim_1:Functional:func_test} -tclbatch {func_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source func_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
CORRECT: actual:       29, expected:       29
CORRECT: actual:       30, expected:       30
CORRECT: actual:       31, expected:       31
CORRECT: actual:       32, expected:       32
CORRECT: actual:       33, expected:       33
CORRECT: actual:       34, expected:       34
CORRECT: actual:       35, expected:       35
INFO: [USF-XSim-96] XSim completed. Design snapshot 'func_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 990.066 ; gain = 0.551
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
