{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701065545416 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701065545417 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701065545431 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701065545504 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701065545504 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701065545964 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701065545970 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701065546105 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701065546105 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701065546105 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701065546105 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701065546105 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701065546105 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701065546105 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701065546105 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701065546105 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701065546105 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 2355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701065546111 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 2357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701065546111 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 2359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701065546111 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 2361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701065546111 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 2363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701065546111 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1701065546111 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701065546114 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1701065546298 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "The Timing Analyzer is analyzing 22 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1701065547628 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701065547629 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701065547629 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1701065547642 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1701065547646 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1701065547647 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701065547726 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "score_stop:stop\|real_clk " "Destination node score_stop:stop\|real_clk" {  } { { "score/score_stop.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/score/score_stop.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701065547726 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701065547726 ""}  } { { "top.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 2346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701065547726 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "score_stop:stop\|real_clk  " "Automatically promoted node score_stop:stop\|real_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701065547726 ""}  } { { "score/score_stop.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/score/score_stop.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701065547726 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_top_level:vga\|VGA_SYNC:videoSync\|pixel_clock_int  " "Automatically promoted node VGA_top_level:vga\|VGA_SYNC:videoSync\|pixel_clock_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701065547726 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_top_level:vga\|VGA_SYNC:videoSync\|pixel_clock_int~0 " "Destination node VGA_top_level:vga\|VGA_SYNC:videoSync\|pixel_clock_int~0" {  } { { "mini_project_vga/vga_sync.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/vga_sync.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 2107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701065547726 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_clk~output " "Destination node vga_clk~output" {  } { { "top.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 2316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701065547726 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701065547726 ""}  } { { "mini_project_vga/vga_sync.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/vga_sync.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701065547726 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2lcd:lcd\|CLK_400HZ  " "Automatically promoted node de2lcd:lcd\|CLK_400HZ " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701065547727 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2lcd:lcd\|CLK_400HZ~0 " "Destination node de2lcd:lcd\|CLK_400HZ~0" {  } { { "lcd/de2lcd.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/lcd/de2lcd.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 1392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701065547727 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701065547727 ""}  } { { "lcd/de2lcd.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/lcd/de2lcd.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701065547727 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tank_speed:move_bullet\|internal_tank_move  " "Automatically promoted node tank_speed:move_bullet\|internal_tank_move " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701065547727 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tank_speed:move_bullet\|internal_tank_move~0 " "Destination node tank_speed:move_bullet\|internal_tank_move~0" {  } { { "tank_speed/tank_speed.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/tank_speed/tank_speed.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 1876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701065547727 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bullet:bullet1\|rst_hit " "Destination node bullet:bullet1\|rst_hit" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701065547727 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bullet:bullet2\|rst_hit " "Destination node bullet:bullet2\|rst_hit" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701065547727 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701065547727 ""}  } { { "tank_speed/tank_speed.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/tank_speed/tank_speed.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701065547727 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps2:keyboard\|keyboard:u1\|keyboard_clk_filtered  " "Automatically promoted node ps2:keyboard\|keyboard:u1\|keyboard_clk_filtered " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701065547727 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:keyboard\|keyboard:u1\|keyboard_clk_filtered~1 " "Destination node ps2:keyboard\|keyboard:u1\|keyboard_clk_filtered~1" {  } { { "ps2/keyboard.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/ps2/keyboard.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 1906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701065547727 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:keyboard\|keyboard:u1\|keyboard_clk_filtered~2 " "Destination node ps2:keyboard\|keyboard:u1\|keyboard_clk_filtered~2" {  } { { "ps2/keyboard.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/ps2/keyboard.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 1907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701065547727 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:keyboard\|keyboard:u1\|keyboard_clk_filtered~3 " "Destination node ps2:keyboard\|keyboard:u1\|keyboard_clk_filtered~3" {  } { { "ps2/keyboard.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/ps2/keyboard.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 1908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701065547727 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701065547727 ""}  } { { "ps2/keyboard.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/ps2/keyboard.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701065547727 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tank_speed:move_tank1\|internal_tank_move  " "Automatically promoted node tank_speed:move_tank1\|internal_tank_move " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701065547727 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tank_speed:move_tank1\|internal_tank_move~0 " "Destination node tank_speed:move_tank1\|internal_tank_move~0" {  } { { "tank_speed/tank_speed.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/tank_speed/tank_speed.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 1923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701065547727 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701065547727 ""}  } { { "tank_speed/tank_speed.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/tank_speed/tank_speed.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701065547727 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tank_speed:move_tank2\|internal_tank_move  " "Automatically promoted node tank_speed:move_tank2\|internal_tank_move " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701065547727 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tank_speed:move_tank2\|internal_tank_move~0 " "Destination node tank_speed:move_tank2\|internal_tank_move~0" {  } { { "tank_speed/tank_speed.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/tank_speed/tank_speed.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 1928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701065547727 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701065547727 ""}  } { { "tank_speed/tank_speed.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/tank_speed/tank_speed.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701065547727 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bullet:bullet1\|curr_bullet_x\[9\]~57  " "Automatically promoted node bullet:bullet1\|curr_bullet_x\[9\]~57 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701065547727 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bullet:bullet1\|curr_bullet_x\[9\]~2 " "Destination node bullet:bullet1\|curr_bullet_x\[9\]~2" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701065547727 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bullet:bullet1\|curr_bullet_x\[8\]~6 " "Destination node bullet:bullet1\|curr_bullet_x\[8\]~6" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701065547727 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bullet:bullet1\|curr_bullet_x\[7\]~10 " "Destination node bullet:bullet1\|curr_bullet_x\[7\]~10" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701065547727 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bullet:bullet1\|curr_bullet_x\[6\]~14 " "Destination node bullet:bullet1\|curr_bullet_x\[6\]~14" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701065547727 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bullet:bullet1\|curr_bullet_x\[5\]~18 " "Destination node bullet:bullet1\|curr_bullet_x\[5\]~18" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701065547727 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bullet:bullet1\|curr_bullet_x\[4\]~22 " "Destination node bullet:bullet1\|curr_bullet_x\[4\]~22" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701065547727 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bullet:bullet1\|curr_bullet_x\[3\]~26 " "Destination node bullet:bullet1\|curr_bullet_x\[3\]~26" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701065547727 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bullet:bullet1\|curr_bullet_x\[2\]~30 " "Destination node bullet:bullet1\|curr_bullet_x\[2\]~30" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701065547727 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bullet:bullet1\|curr_bullet_x\[1\]~34 " "Destination node bullet:bullet1\|curr_bullet_x\[1\]~34" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701065547727 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bullet:bullet1\|curr_bullet_x\[0\]~38 " "Destination node bullet:bullet1\|curr_bullet_x\[0\]~38" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701065547727 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701065547727 ""}  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 1877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701065547727 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bullet:bullet2\|curr_bullet_x\[9\]~58  " "Automatically promoted node bullet:bullet2\|curr_bullet_x\[9\]~58 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701065547728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bullet:bullet2\|curr_bullet_x\[9\]~2 " "Destination node bullet:bullet2\|curr_bullet_x\[9\]~2" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701065547728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bullet:bullet2\|curr_bullet_x\[8\]~6 " "Destination node bullet:bullet2\|curr_bullet_x\[8\]~6" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701065547728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bullet:bullet2\|curr_bullet_x\[7\]~10 " "Destination node bullet:bullet2\|curr_bullet_x\[7\]~10" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701065547728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bullet:bullet2\|curr_bullet_x\[6\]~14 " "Destination node bullet:bullet2\|curr_bullet_x\[6\]~14" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701065547728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bullet:bullet2\|curr_bullet_x\[5\]~18 " "Destination node bullet:bullet2\|curr_bullet_x\[5\]~18" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701065547728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bullet:bullet2\|curr_bullet_x\[4\]~22 " "Destination node bullet:bullet2\|curr_bullet_x\[4\]~22" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701065547728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bullet:bullet2\|curr_bullet_x\[3\]~26 " "Destination node bullet:bullet2\|curr_bullet_x\[3\]~26" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701065547728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bullet:bullet2\|curr_bullet_x\[2\]~30 " "Destination node bullet:bullet2\|curr_bullet_x\[2\]~30" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701065547728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bullet:bullet2\|curr_bullet_x\[1\]~34 " "Destination node bullet:bullet2\|curr_bullet_x\[1\]~34" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701065547728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bullet:bullet2\|curr_bullet_x\[0\]~38 " "Destination node bullet:bullet2\|curr_bullet_x\[0\]~38" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701065547728 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701065547728 ""}  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 1878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701065547728 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps2:keyboard\|keyboard:u1\|scan_ready  " "Automatically promoted node ps2:keyboard\|keyboard:u1\|scan_ready " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701065547729 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:keyboard\|oneshot:pulser\|process_0~0 " "Destination node ps2:keyboard\|oneshot:pulser\|process_0~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 1918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701065547729 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:keyboard\|oneshot:pulser\|delay~0 " "Destination node ps2:keyboard\|oneshot:pulser\|delay~0" {  } { { "ps2/oneshot.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/ps2/oneshot.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 1997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701065547729 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701065547729 ""}  } { { "ps2/keyboard.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/ps2/keyboard.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701065547729 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701065548207 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701065548209 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701065548209 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701065548211 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701065548215 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701065548218 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701065548218 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701065548219 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701065548296 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1701065548298 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701065548298 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp_winner\[0\] " "Node \"disp_winner\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp_winner\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701065548548 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp_winner\[1\] " "Node \"disp_winner\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp_winner\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701065548548 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp_winner\[2\] " "Node \"disp_winner\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp_winner\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701065548548 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp_winner\[3\] " "Node \"disp_winner\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp_winner\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701065548548 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp_winner\[4\] " "Node \"disp_winner\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp_winner\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701065548548 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp_winner\[5\] " "Node \"disp_winner\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp_winner\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701065548548 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "disp_winner\[6\] " "Node \"disp_winner\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "disp_winner\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701065548548 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1701065548548 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701065548548 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1701065548629 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701065551069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701065551399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701065551457 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701065560110 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701065560110 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701065560573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701065565388 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701065565388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701065568962 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701065568962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701065568965 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.15 " "Total time spent on timing analysis during the Fitter is 2.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701065569139 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701065569168 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701065569562 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701065569562 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701065569928 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701065570883 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1701065571471 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_bus\[0\] a permanently enabled " "Pin data_bus\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_bus[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_bus\[0\]" } } } } { "top.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701065571493 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_bus\[1\] a permanently enabled " "Pin data_bus\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_bus[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_bus\[1\]" } } } } { "top.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701065571493 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_bus\[2\] a permanently enabled " "Pin data_bus\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_bus[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_bus\[2\]" } } } } { "top.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701065571493 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_bus\[3\] a permanently enabled " "Pin data_bus\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_bus[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_bus\[3\]" } } } } { "top.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701065571493 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_bus\[4\] a permanently enabled " "Pin data_bus\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_bus[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_bus\[4\]" } } } } { "top.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701065571493 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_bus\[5\] a permanently enabled " "Pin data_bus\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_bus[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_bus\[5\]" } } } } { "top.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701065571493 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_bus\[6\] a permanently enabled " "Pin data_bus\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_bus[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_bus\[6\]" } } } } { "top.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701065571493 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_bus\[7\] a permanently enabled " "Pin data_bus\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_bus[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_bus\[7\]" } } } } { "top.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701065571493 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1701065571493 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/output_files/top.fit.smsg " "Generated suppressed messages file C:/Users/nickm/OneDrive/CE355/fpga_tank_game/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701065571616 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6743 " "Peak virtual memory: 6743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701065572207 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 00:12:52 2023 " "Processing ended: Mon Nov 27 00:12:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701065572207 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701065572207 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701065572207 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701065572207 ""}
