Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Sun Sep 23 18:38:31 2018
| Host         : andrew-vm running 64-bit Ubuntu 17.10
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file PmodOLEDCtrl_timing_summary_routed.rpt -rpx PmodOLEDCtrl_timing_summary_routed.rpx
| Design       : PmodOLEDCtrl
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.989        0.000                      0                  905        0.046        0.000                      0                  905        4.500        0.000                       0                   427  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 0.989        0.000                      0                  905        0.046        0.000                      0                  905        4.500        0.000                       0                   427  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 Example/current_state_reg[74]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[110]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.424ns  (logic 1.432ns (16.998%)  route 6.992ns (83.002%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 15.134 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.832     5.594    Example/CLK_IBUF_BUFG
    SLICE_X5Y10          FDSE                                         r  Example/current_state_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDSE (Prop_fdse_C_Q)         0.456     6.050 r  Example/current_state_reg[74]/Q
                         net (fo=58, routed)          1.571     7.622    Example/current_state[74]
    SLICE_X22Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.746 f  Example/after_update_state[26]_i_16/O
                         net (fo=5, routed)           1.034     8.780    Example/after_update_state[26]_i_16_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.904 r  Example/current_state[93]_i_54/O
                         net (fo=1, routed)           0.571     9.475    Example/current_state[93]_i_54_n_0
    SLICE_X21Y14         LUT6 (Prop_lut6_I1_O)        0.124     9.599 r  Example/current_state[93]_i_23/O
                         net (fo=1, routed)           1.050    10.649    Example/current_state[93]_i_23_n_0
    SLICE_X15Y14         LUT6 (Prop_lut6_I0_O)        0.124    10.773 r  Example/current_state[93]_i_9/O
                         net (fo=63, routed)          1.155    11.928    Example/current_state[93]_i_9_n_0
    SLICE_X9Y8           LUT2 (Prop_lut2_I0_O)        0.153    12.081 r  Example/current_state[82]_i_2/O
                         net (fo=16, routed)          1.035    13.115    Example/SPI_COMP/current_state_reg[29]_0
    SLICE_X6Y12          LUT3 (Prop_lut3_I0_O)        0.327    13.442 r  Example/SPI_COMP/current_state[110]_i_1/O
                         net (fo=5, routed)           0.577    14.019    Example/SPI_COMP_n_6
    SLICE_X6Y12          FDRE                                         r  Example/current_state_reg[110]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.651    15.134    Example/CLK_IBUF_BUFG
    SLICE_X6Y12          FDRE                                         r  Example/current_state_reg[110]/C
                         clock pessimism              0.433    15.567    
                         clock uncertainty           -0.035    15.532    
    SLICE_X6Y12          FDRE (Setup_fdre_C_R)       -0.524    15.008    Example/current_state_reg[110]
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                         -14.019    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 Example/current_state_reg[74]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[66]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.424ns  (logic 1.432ns (16.998%)  route 6.992ns (83.002%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 15.134 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.832     5.594    Example/CLK_IBUF_BUFG
    SLICE_X5Y10          FDSE                                         r  Example/current_state_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDSE (Prop_fdse_C_Q)         0.456     6.050 r  Example/current_state_reg[74]/Q
                         net (fo=58, routed)          1.571     7.622    Example/current_state[74]
    SLICE_X22Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.746 f  Example/after_update_state[26]_i_16/O
                         net (fo=5, routed)           1.034     8.780    Example/after_update_state[26]_i_16_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.904 r  Example/current_state[93]_i_54/O
                         net (fo=1, routed)           0.571     9.475    Example/current_state[93]_i_54_n_0
    SLICE_X21Y14         LUT6 (Prop_lut6_I1_O)        0.124     9.599 r  Example/current_state[93]_i_23/O
                         net (fo=1, routed)           1.050    10.649    Example/current_state[93]_i_23_n_0
    SLICE_X15Y14         LUT6 (Prop_lut6_I0_O)        0.124    10.773 r  Example/current_state[93]_i_9/O
                         net (fo=63, routed)          1.155    11.928    Example/current_state[93]_i_9_n_0
    SLICE_X9Y8           LUT2 (Prop_lut2_I0_O)        0.153    12.081 r  Example/current_state[82]_i_2/O
                         net (fo=16, routed)          1.035    13.115    Example/SPI_COMP/current_state_reg[29]_0
    SLICE_X6Y12          LUT3 (Prop_lut3_I0_O)        0.327    13.442 r  Example/SPI_COMP/current_state[110]_i_1/O
                         net (fo=5, routed)           0.577    14.019    Example/SPI_COMP_n_6
    SLICE_X6Y12          FDRE                                         r  Example/current_state_reg[66]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.651    15.134    Example/CLK_IBUF_BUFG
    SLICE_X6Y12          FDRE                                         r  Example/current_state_reg[66]/C
                         clock pessimism              0.433    15.567    
                         clock uncertainty           -0.035    15.532    
    SLICE_X6Y12          FDRE (Setup_fdre_C_R)       -0.524    15.008    Example/current_state_reg[66]
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                         -14.019    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 Example/current_state_reg[74]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[80]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.424ns  (logic 1.432ns (16.998%)  route 6.992ns (83.002%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 15.134 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.832     5.594    Example/CLK_IBUF_BUFG
    SLICE_X5Y10          FDSE                                         r  Example/current_state_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDSE (Prop_fdse_C_Q)         0.456     6.050 r  Example/current_state_reg[74]/Q
                         net (fo=58, routed)          1.571     7.622    Example/current_state[74]
    SLICE_X22Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.746 f  Example/after_update_state[26]_i_16/O
                         net (fo=5, routed)           1.034     8.780    Example/after_update_state[26]_i_16_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.904 r  Example/current_state[93]_i_54/O
                         net (fo=1, routed)           0.571     9.475    Example/current_state[93]_i_54_n_0
    SLICE_X21Y14         LUT6 (Prop_lut6_I1_O)        0.124     9.599 r  Example/current_state[93]_i_23/O
                         net (fo=1, routed)           1.050    10.649    Example/current_state[93]_i_23_n_0
    SLICE_X15Y14         LUT6 (Prop_lut6_I0_O)        0.124    10.773 r  Example/current_state[93]_i_9/O
                         net (fo=63, routed)          1.155    11.928    Example/current_state[93]_i_9_n_0
    SLICE_X9Y8           LUT2 (Prop_lut2_I0_O)        0.153    12.081 r  Example/current_state[82]_i_2/O
                         net (fo=16, routed)          1.035    13.115    Example/SPI_COMP/current_state_reg[29]_0
    SLICE_X6Y12          LUT3 (Prop_lut3_I0_O)        0.327    13.442 r  Example/SPI_COMP/current_state[110]_i_1/O
                         net (fo=5, routed)           0.577    14.019    Example/SPI_COMP_n_6
    SLICE_X6Y12          FDRE                                         r  Example/current_state_reg[80]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.651    15.134    Example/CLK_IBUF_BUFG
    SLICE_X6Y12          FDRE                                         r  Example/current_state_reg[80]/C
                         clock pessimism              0.433    15.567    
                         clock uncertainty           -0.035    15.532    
    SLICE_X6Y12          FDRE (Setup_fdre_C_R)       -0.524    15.008    Example/current_state_reg[80]
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                         -14.019    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 Example/current_state_reg[74]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[81]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.424ns  (logic 1.432ns (16.998%)  route 6.992ns (83.002%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 15.134 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.832     5.594    Example/CLK_IBUF_BUFG
    SLICE_X5Y10          FDSE                                         r  Example/current_state_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDSE (Prop_fdse_C_Q)         0.456     6.050 r  Example/current_state_reg[74]/Q
                         net (fo=58, routed)          1.571     7.622    Example/current_state[74]
    SLICE_X22Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.746 f  Example/after_update_state[26]_i_16/O
                         net (fo=5, routed)           1.034     8.780    Example/after_update_state[26]_i_16_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.904 r  Example/current_state[93]_i_54/O
                         net (fo=1, routed)           0.571     9.475    Example/current_state[93]_i_54_n_0
    SLICE_X21Y14         LUT6 (Prop_lut6_I1_O)        0.124     9.599 r  Example/current_state[93]_i_23/O
                         net (fo=1, routed)           1.050    10.649    Example/current_state[93]_i_23_n_0
    SLICE_X15Y14         LUT6 (Prop_lut6_I0_O)        0.124    10.773 r  Example/current_state[93]_i_9/O
                         net (fo=63, routed)          1.155    11.928    Example/current_state[93]_i_9_n_0
    SLICE_X9Y8           LUT2 (Prop_lut2_I0_O)        0.153    12.081 r  Example/current_state[82]_i_2/O
                         net (fo=16, routed)          1.035    13.115    Example/SPI_COMP/current_state_reg[29]_0
    SLICE_X6Y12          LUT3 (Prop_lut3_I0_O)        0.327    13.442 r  Example/SPI_COMP/current_state[110]_i_1/O
                         net (fo=5, routed)           0.577    14.019    Example/SPI_COMP_n_6
    SLICE_X6Y12          FDRE                                         r  Example/current_state_reg[81]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.651    15.134    Example/CLK_IBUF_BUFG
    SLICE_X6Y12          FDRE                                         r  Example/current_state_reg[81]/C
                         clock pessimism              0.433    15.567    
                         clock uncertainty           -0.035    15.532    
    SLICE_X6Y12          FDRE (Setup_fdre_C_R)       -0.524    15.008    Example/current_state_reg[81]
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                         -14.019    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 Example/current_state_reg[74]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[83]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.424ns  (logic 1.432ns (16.998%)  route 6.992ns (83.002%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 15.134 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.832     5.594    Example/CLK_IBUF_BUFG
    SLICE_X5Y10          FDSE                                         r  Example/current_state_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDSE (Prop_fdse_C_Q)         0.456     6.050 r  Example/current_state_reg[74]/Q
                         net (fo=58, routed)          1.571     7.622    Example/current_state[74]
    SLICE_X22Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.746 f  Example/after_update_state[26]_i_16/O
                         net (fo=5, routed)           1.034     8.780    Example/after_update_state[26]_i_16_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.904 r  Example/current_state[93]_i_54/O
                         net (fo=1, routed)           0.571     9.475    Example/current_state[93]_i_54_n_0
    SLICE_X21Y14         LUT6 (Prop_lut6_I1_O)        0.124     9.599 r  Example/current_state[93]_i_23/O
                         net (fo=1, routed)           1.050    10.649    Example/current_state[93]_i_23_n_0
    SLICE_X15Y14         LUT6 (Prop_lut6_I0_O)        0.124    10.773 r  Example/current_state[93]_i_9/O
                         net (fo=63, routed)          1.155    11.928    Example/current_state[93]_i_9_n_0
    SLICE_X9Y8           LUT2 (Prop_lut2_I0_O)        0.153    12.081 r  Example/current_state[82]_i_2/O
                         net (fo=16, routed)          1.035    13.115    Example/SPI_COMP/current_state_reg[29]_0
    SLICE_X6Y12          LUT3 (Prop_lut3_I0_O)        0.327    13.442 r  Example/SPI_COMP/current_state[110]_i_1/O
                         net (fo=5, routed)           0.577    14.019    Example/SPI_COMP_n_6
    SLICE_X6Y12          FDRE                                         r  Example/current_state_reg[83]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.651    15.134    Example/CLK_IBUF_BUFG
    SLICE_X6Y12          FDRE                                         r  Example/current_state_reg[83]/C
                         clock pessimism              0.433    15.567    
                         clock uncertainty           -0.035    15.532    
    SLICE_X6Y12          FDRE (Setup_fdre_C_R)       -0.524    15.008    Example/current_state_reg[83]
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                         -14.019    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 Example/current_state_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.162ns  (logic 1.622ns (19.873%)  route 6.540ns (80.127%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 15.103 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.833     5.595    Example/CLK_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  Example/current_state_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.456     6.051 r  Example/current_state_reg[24]/Q
                         net (fo=56, routed)          1.966     8.017    Example/current_state[24]
    SLICE_X20Y11         LUT3 (Prop_lut3_I1_O)        0.146     8.163 r  Example/current_state[93]_i_198/O
                         net (fo=1, routed)           0.514     8.677    Example/current_state[93]_i_198_n_0
    SLICE_X20Y11         LUT6 (Prop_lut6_I5_O)        0.328     9.005 f  Example/current_state[93]_i_84/O
                         net (fo=1, routed)           1.088    10.094    Example/current_state[93]_i_84_n_0
    SLICE_X19Y10         LUT6 (Prop_lut6_I2_O)        0.124    10.218 r  Example/current_state[93]_i_29/O
                         net (fo=2, routed)           0.668    10.885    Example/current_state[93]_i_29_n_0
    SLICE_X18Y10         LUT6 (Prop_lut6_I0_O)        0.124    11.009 r  Example/current_state[93]_i_10/O
                         net (fo=65, routed)          1.096    12.105    Example/SPI_COMP/current_state_reg[18]
    SLICE_X7Y10          LUT5 (Prop_lut5_I2_O)        0.118    12.223 r  Example/SPI_COMP/current_state[70]_i_1__0/O
                         net (fo=6, routed)           0.479    12.702    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X7Y7           LUT4 (Prop_lut4_I3_O)        0.326    13.028 r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.729    13.757    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_sig_1
    RAMB18_X0Y0          RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.620    15.103    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.394    15.497    
                         clock uncertainty           -0.035    15.462    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    15.019    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -13.757    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.918ns  (required time - arrival time)
  Source:                 Example/current_state_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[58]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.295ns  (logic 1.296ns (17.766%)  route 5.999ns (82.234%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 15.136 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.833     5.595    Example/CLK_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  Example/current_state_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.456     6.051 r  Example/current_state_reg[24]/Q
                         net (fo=56, routed)          1.966     8.017    Example/current_state[24]
    SLICE_X20Y11         LUT3 (Prop_lut3_I1_O)        0.146     8.163 r  Example/current_state[93]_i_198/O
                         net (fo=1, routed)           0.514     8.677    Example/current_state[93]_i_198_n_0
    SLICE_X20Y11         LUT6 (Prop_lut6_I5_O)        0.328     9.005 f  Example/current_state[93]_i_84/O
                         net (fo=1, routed)           1.088    10.094    Example/current_state[93]_i_84_n_0
    SLICE_X19Y10         LUT6 (Prop_lut6_I2_O)        0.124    10.218 r  Example/current_state[93]_i_29/O
                         net (fo=2, routed)           0.668    10.885    Example/current_state[93]_i_29_n_0
    SLICE_X18Y10         LUT6 (Prop_lut6_I0_O)        0.124    11.009 r  Example/current_state[93]_i_10/O
                         net (fo=65, routed)          1.096    12.105    Example/SPI_COMP/current_state_reg[18]
    SLICE_X7Y10          LUT5 (Prop_lut5_I2_O)        0.118    12.223 r  Example/SPI_COMP/current_state[70]_i_1__0/O
                         net (fo=6, routed)           0.667    12.890    Example/SPI_COMP_n_5
    SLICE_X6Y10          FDSE                                         r  Example/current_state_reg[58]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.653    15.136    Example/CLK_IBUF_BUFG
    SLICE_X6Y10          FDSE                                         r  Example/current_state_reg[58]/C
                         clock pessimism              0.433    15.569    
                         clock uncertainty           -0.035    15.534    
    SLICE_X6Y10          FDSE (Setup_fdse_C_S)       -0.726    14.808    Example/current_state_reg[58]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -12.890    
  -------------------------------------------------------------------
                         slack                                  1.918    

Slack (MET) :             1.918ns  (required time - arrival time)
  Source:                 Example/current_state_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[64]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.295ns  (logic 1.296ns (17.766%)  route 5.999ns (82.234%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 15.136 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.833     5.595    Example/CLK_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  Example/current_state_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.456     6.051 r  Example/current_state_reg[24]/Q
                         net (fo=56, routed)          1.966     8.017    Example/current_state[24]
    SLICE_X20Y11         LUT3 (Prop_lut3_I1_O)        0.146     8.163 r  Example/current_state[93]_i_198/O
                         net (fo=1, routed)           0.514     8.677    Example/current_state[93]_i_198_n_0
    SLICE_X20Y11         LUT6 (Prop_lut6_I5_O)        0.328     9.005 f  Example/current_state[93]_i_84/O
                         net (fo=1, routed)           1.088    10.094    Example/current_state[93]_i_84_n_0
    SLICE_X19Y10         LUT6 (Prop_lut6_I2_O)        0.124    10.218 r  Example/current_state[93]_i_29/O
                         net (fo=2, routed)           0.668    10.885    Example/current_state[93]_i_29_n_0
    SLICE_X18Y10         LUT6 (Prop_lut6_I0_O)        0.124    11.009 r  Example/current_state[93]_i_10/O
                         net (fo=65, routed)          1.096    12.105    Example/SPI_COMP/current_state_reg[18]
    SLICE_X7Y10          LUT5 (Prop_lut5_I2_O)        0.118    12.223 r  Example/SPI_COMP/current_state[70]_i_1__0/O
                         net (fo=6, routed)           0.667    12.890    Example/SPI_COMP_n_5
    SLICE_X6Y10          FDSE                                         r  Example/current_state_reg[64]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.653    15.136    Example/CLK_IBUF_BUFG
    SLICE_X6Y10          FDSE                                         r  Example/current_state_reg[64]/C
                         clock pessimism              0.433    15.569    
                         clock uncertainty           -0.035    15.534    
    SLICE_X6Y10          FDSE (Setup_fdse_C_S)       -0.726    14.808    Example/current_state_reg[64]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -12.890    
  -------------------------------------------------------------------
                         slack                                  1.918    

Slack (MET) :             1.967ns  (required time - arrival time)
  Source:                 Example/current_state_reg[74]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.030ns  (logic 1.200ns (14.944%)  route 6.830ns (85.056%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 15.136 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.832     5.594    Example/CLK_IBUF_BUFG
    SLICE_X5Y10          FDSE                                         r  Example/current_state_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDSE (Prop_fdse_C_Q)         0.456     6.050 f  Example/current_state_reg[74]/Q
                         net (fo=58, routed)          1.571     7.622    Example/current_state[74]
    SLICE_X22Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.746 r  Example/after_update_state[26]_i_16/O
                         net (fo=5, routed)           1.034     8.780    Example/after_update_state[26]_i_16_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.904 f  Example/current_state[93]_i_54/O
                         net (fo=1, routed)           0.571     9.475    Example/current_state[93]_i_54_n_0
    SLICE_X21Y14         LUT6 (Prop_lut6_I1_O)        0.124     9.599 f  Example/current_state[93]_i_23/O
                         net (fo=1, routed)           1.050    10.649    Example/current_state[93]_i_23_n_0
    SLICE_X15Y14         LUT6 (Prop_lut6_I0_O)        0.124    10.773 f  Example/current_state[93]_i_9/O
                         net (fo=63, routed)          1.302    12.075    Example/current_state[93]_i_9_n_0
    SLICE_X17Y11         LUT6 (Prop_lut6_I0_O)        0.124    12.199 r  Example/current_state[72]_i_2/O
                         net (fo=9, routed)           1.302    13.501    Example/current_state[72]_i_2_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.124    13.625 r  Example/current_state[25]_i_1/O
                         net (fo=1, routed)           0.000    13.625    Example/current_state[25]_i_1_n_0
    SLICE_X5Y10          FDSE                                         r  Example/current_state_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.653    15.136    Example/CLK_IBUF_BUFG
    SLICE_X5Y10          FDSE                                         r  Example/current_state_reg[25]/C
                         clock pessimism              0.458    15.594    
                         clock uncertainty           -0.035    15.559    
    SLICE_X5Y10          FDSE (Setup_fdse_C_D)        0.032    15.591    Example/current_state_reg[25]
  -------------------------------------------------------------------
                         required time                         15.591    
                         arrival time                         -13.625    
  -------------------------------------------------------------------
                         slack                                  1.967    

Slack (MET) :             1.968ns  (required time - arrival time)
  Source:                 Example/current_state_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[53]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.223ns  (logic 1.296ns (17.943%)  route 5.927ns (82.057%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 15.058 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.833     5.595    Example/CLK_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  Example/current_state_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.456     6.051 r  Example/current_state_reg[24]/Q
                         net (fo=56, routed)          1.966     8.017    Example/current_state[24]
    SLICE_X20Y11         LUT3 (Prop_lut3_I1_O)        0.146     8.163 r  Example/current_state[93]_i_198/O
                         net (fo=1, routed)           0.514     8.677    Example/current_state[93]_i_198_n_0
    SLICE_X20Y11         LUT6 (Prop_lut6_I5_O)        0.328     9.005 f  Example/current_state[93]_i_84/O
                         net (fo=1, routed)           1.088    10.094    Example/current_state[93]_i_84_n_0
    SLICE_X19Y10         LUT6 (Prop_lut6_I2_O)        0.124    10.218 r  Example/current_state[93]_i_29/O
                         net (fo=2, routed)           0.668    10.885    Example/current_state[93]_i_29_n_0
    SLICE_X18Y10         LUT6 (Prop_lut6_I0_O)        0.124    11.009 r  Example/current_state[93]_i_10/O
                         net (fo=65, routed)          1.096    12.105    Example/SPI_COMP/current_state_reg[18]
    SLICE_X7Y10          LUT5 (Prop_lut5_I2_O)        0.118    12.223 r  Example/SPI_COMP/current_state[70]_i_1__0/O
                         net (fo=6, routed)           0.595    12.818    Example/SPI_COMP_n_5
    SLICE_X9Y10          FDSE                                         r  Example/current_state_reg[53]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.575    15.058    Example/CLK_IBUF_BUFG
    SLICE_X9Y10          FDSE                                         r  Example/current_state_reg[53]/C
                         clock pessimism              0.394    15.452    
                         clock uncertainty           -0.035    15.417    
    SLICE_X9Y10          FDSE (Setup_fdse_C_S)       -0.631    14.786    Example/current_state_reg[53]
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                         -12.818    
  -------------------------------------------------------------------
                         slack                                  1.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.973%)  route 0.147ns (51.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.594     1.541    Example/CLK_IBUF_BUFG
    SLICE_X9Y4           FDRE                                         r  Example/temp_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141     1.682 r  Example/temp_addr_reg[3]/Q
                         net (fo=1, routed)           0.147     1.829    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X0Y0          RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.905     2.100    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.500     1.599    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.782    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Init/temp_spi_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/SPI_COMP/shift_register_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.614     1.561    Init/CLK_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  Init/temp_spi_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141     1.702 r  Init/temp_spi_data_reg[5]/Q
                         net (fo=1, routed)           0.054     1.756    Init/SPI_COMP/temp_spi_data_reg[7][5]
    SLICE_X4Y20          LUT5 (Prop_lut5_I0_O)        0.045     1.801 r  Init/SPI_COMP/shift_register[5]_i_1/O
                         net (fo=1, routed)           0.000     1.801    Init/SPI_COMP/shift_register[5]_i_1_n_0
    SLICE_X4Y20          FDRE                                         r  Init/SPI_COMP/shift_register_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.881     2.075    Init/SPI_COMP/CLK_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  Init/SPI_COMP/shift_register_reg[5]/C
                         clock pessimism             -0.501     1.574    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.121     1.695    Init/SPI_COMP/shift_register_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.520%)  route 0.204ns (55.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.594     1.541    Example/CLK_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  Example/temp_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.164     1.705 r  Example/temp_addr_reg[4]/Q
                         net (fo=1, routed)           0.204     1.909    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X0Y0          RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.905     2.100    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.500     1.599    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.782    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.320%)  route 0.206ns (55.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.594     1.541    Example/CLK_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  Example/temp_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.164     1.705 r  Example/temp_addr_reg[7]/Q
                         net (fo=1, routed)           0.206     1.911    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB18_X0Y0          RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.905     2.100    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.500     1.599    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.782    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.993%)  route 0.209ns (56.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.594     1.541    Example/CLK_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  Example/temp_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.164     1.705 r  Example/temp_addr_reg[9]/Q
                         net (fo=1, routed)           0.209     1.914    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]
    RAMB18_X0Y0          RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.905     2.100    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.500     1.599    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.782    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Init/temp_spi_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/SPI_COMP/shift_register_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.614     1.561    Init/CLK_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  Init/temp_spi_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141     1.702 r  Init/temp_spi_data_reg[6]/Q
                         net (fo=1, routed)           0.089     1.791    Init/SPI_COMP/temp_spi_data_reg[7][6]
    SLICE_X4Y20          LUT5 (Prop_lut5_I0_O)        0.045     1.836 r  Init/SPI_COMP/shift_register[6]_i_1/O
                         net (fo=1, routed)           0.000     1.836    Init/SPI_COMP/shift_register[6]_i_1_n_0
    SLICE_X4Y20          FDRE                                         r  Init/SPI_COMP/shift_register_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.881     2.075    Init/SPI_COMP/CLK_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  Init/SPI_COMP/shift_register_reg[6]/C
                         clock pessimism             -0.501     1.574    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.121     1.695    Init/SPI_COMP/shift_register_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (40.981%)  route 0.236ns (59.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.594     1.541    Example/CLK_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  Example/temp_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.164     1.705 r  Example/temp_addr_reg[6]/Q
                         net (fo=1, routed)           0.236     1.941    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X0Y0          RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.905     2.100    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.500     1.599    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.782    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.148ns (41.742%)  route 0.207ns (58.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.594     1.541    Example/CLK_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  Example/temp_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.148     1.689 r  Example/temp_addr_reg[5]/Q
                         net (fo=1, routed)           0.207     1.895    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X0Y0          RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.905     2.100    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.500     1.599    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.130     1.729    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Init/DELAY_COMP/current_state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/DELAY_COMP/current_state_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.610     1.557    Init/DELAY_COMP/CLK_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  Init/DELAY_COMP/current_state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     1.698 r  Init/DELAY_COMP/current_state_reg[19]/Q
                         net (fo=8, routed)           0.121     1.819    Init/DELAY_COMP/current_state_reg_n_0_[19]
    SLICE_X2Y25          LUT5 (Prop_lut5_I3_O)        0.048     1.867 r  Init/DELAY_COMP/current_state[24]_i_1__1/O
                         net (fo=1, routed)           0.000     1.867    Init/DELAY_COMP/p_1_in[24]
    SLICE_X2Y25          FDSE                                         r  Init/DELAY_COMP/current_state_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.877     2.071    Init/DELAY_COMP/CLK_IBUF_BUFG
    SLICE_X2Y25          FDSE                                         r  Init/DELAY_COMP/current_state_reg[24]/C
                         clock pessimism             -0.501     1.570    
    SLICE_X2Y25          FDSE (Hold_fdse_C_D)         0.131     1.701    Init/DELAY_COMP/current_state_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Init/temp_spi_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/SPI_COMP/shift_register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.209ns (67.819%)  route 0.099ns (32.181%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.613     1.560    Init/CLK_IBUF_BUFG
    SLICE_X6Y21          FDRE                                         r  Init/temp_spi_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.164     1.724 r  Init/temp_spi_data_reg[0]/Q
                         net (fo=1, routed)           0.099     1.823    Init/SPI_COMP/temp_spi_data_reg[7][0]
    SLICE_X4Y21          LUT4 (Prop_lut4_I0_O)        0.045     1.868 r  Init/SPI_COMP/shift_register[0]_i_1/O
                         net (fo=1, routed)           0.000     1.868    Init/SPI_COMP/shift_register[0]_i_1_n_0
    SLICE_X4Y21          FDRE                                         r  Init/SPI_COMP/shift_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.880     2.074    Init/SPI_COMP/CLK_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  Init/SPI_COMP/shift_register_reg[0]/C
                         clock pessimism             -0.500     1.574    
    SLICE_X4Y21          FDRE (Hold_fdre_C_D)         0.121     1.695    Init/SPI_COMP/shift_register_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y10    Example/DELAY_COMP/clk_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y12    Example/DELAY_COMP/clk_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y12    Example/DELAY_COMP/clk_counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y12    Example/DELAY_COMP/clk_counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y13    Example/DELAY_COMP/clk_counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y12    Example/DELAY_COMP/clk_counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y13    Example/DELAY_COMP/clk_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y12    Example/DELAY_COMP/clk_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y12    Example/DELAY_COMP/clk_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y12    Example/DELAY_COMP/clk_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y12    Example/DELAY_COMP/clk_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y7     Example/after_page_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y7     Example/after_page_state_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y7     Example/after_page_state_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y7     Example/after_page_state_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y7     Example/after_page_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y7     Example/after_page_state_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y12    Example/DELAY_COMP/clk_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y12    Example/DELAY_COMP/clk_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y12    Example/DELAY_COMP/clk_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y12    Example/DELAY_COMP/clk_counter_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y6     Example/after_page_state_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y6     Example/after_page_state_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y6     Example/after_page_state_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y6     Example/after_page_state_reg[36]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y6     Example/after_page_state_reg[38]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y9    Example/after_state_reg[56]/C



