-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
-- Date        : Tue Mar 25 17:18:23 2025
-- Host        : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_0_hls_inst_0_sim_netlist.vhdl
-- Design      : bd_0_hls_inst_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcu50-fsvh2104-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_accumc_RAM_AUTO_1R1W is
  port (
    q0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CEB2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_0_in : in STD_LOGIC;
    accumd_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_accumc_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_accumc_RAM_AUTO_1R1W is
  signal q00 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 352;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 10;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_10_10 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_10_10 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_10_10 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_10_10 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_10_10 : label is 10;
  attribute ram_offset of ram_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_15_11_11 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_11_11 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_11_11 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_11_11 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_11_11 : label is 10;
  attribute ram_offset of ram_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_15_12_12 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_12_12 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_12_12 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_12_12 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_12_12 : label is 10;
  attribute ram_offset of ram_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_15_13_13 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_13_13 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_13_13 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_13_13 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_13_13 : label is 10;
  attribute ram_offset of ram_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_15_14_14 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_14_14 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_14_14 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_14_14 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_14_14 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_14_14 : label is 10;
  attribute ram_offset of ram_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_15_15_15 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_15_15 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_15_15 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_15_15 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_15_15 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_15_15 : label is 10;
  attribute ram_offset of ram_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_15_16_16 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_16_16 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_16_16 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_16_16 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_16_16 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_16_16 : label is 10;
  attribute ram_offset of ram_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of ram_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of ram_reg_0_15_17_17 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_17_17 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_17_17 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_17_17 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_17_17 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_17_17 : label is 10;
  attribute ram_offset of ram_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of ram_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of ram_reg_0_15_18_18 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_18_18 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_18_18 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_18_18 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_18_18 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_18_18 : label is 10;
  attribute ram_offset of ram_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of ram_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of ram_reg_0_15_19_19 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_19_19 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_19_19 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_19_19 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_19_19 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_19_19 : label is 10;
  attribute ram_offset of ram_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of ram_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 10;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_20_20 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_20_20 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_20_20 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_20_20 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_20_20 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_20_20 : label is 10;
  attribute ram_offset of ram_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of ram_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of ram_reg_0_15_21_21 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_21_21 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_21_21 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_21_21 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_21_21 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_21_21 : label is 10;
  attribute ram_offset of ram_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of ram_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of ram_reg_0_15_22_22 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_22_22 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_22_22 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_22_22 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_22_22 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_22_22 : label is 10;
  attribute ram_offset of ram_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of ram_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of ram_reg_0_15_23_23 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_23_23 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_23_23 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_23_23 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_23_23 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_23_23 : label is 10;
  attribute ram_offset of ram_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of ram_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of ram_reg_0_15_24_24 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_24_24 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_24_24 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_24_24 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_24_24 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_24_24 : label is 10;
  attribute ram_offset of ram_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of ram_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of ram_reg_0_15_25_25 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_25_25 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_25_25 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_25_25 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_25_25 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_25_25 : label is 10;
  attribute ram_offset of ram_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of ram_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of ram_reg_0_15_26_26 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_26_26 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_26_26 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_26_26 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_26_26 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_26_26 : label is 10;
  attribute ram_offset of ram_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of ram_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of ram_reg_0_15_27_27 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_27_27 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_27_27 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_27_27 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_27_27 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_27_27 : label is 10;
  attribute ram_offset of ram_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of ram_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of ram_reg_0_15_28_28 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_28_28 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_28_28 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_28_28 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_28_28 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_28_28 : label is 10;
  attribute ram_offset of ram_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of ram_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of ram_reg_0_15_29_29 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_29_29 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_29_29 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_29_29 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_29_29 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_29_29 : label is 10;
  attribute ram_offset of ram_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of ram_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 10;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_30_30 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_30_30 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_30_30 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_30_30 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_30_30 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_30_30 : label is 10;
  attribute ram_offset of ram_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of ram_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of ram_reg_0_15_31_31 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_31_31 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_31_31 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_31_31 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_31_31 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_31_31 : label is 10;
  attribute ram_offset of ram_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of ram_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 10;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 10;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 10;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 10;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 10;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_15_8_8 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_8_8 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_8_8 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_8_8 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_8_8 : label is 10;
  attribute ram_offset of ram_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_15_9_9 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_9_9 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_9_9 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_9_9 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_9_9 : label is 10;
  attribute ram_offset of ram_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_15_9_9 : label is 9;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(0),
      Q => q0(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(10),
      Q => q0(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(11),
      Q => q0(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(12),
      Q => q0(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(13),
      Q => q0(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(14),
      Q => q0(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(15),
      Q => q0(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(16),
      Q => q0(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(17),
      Q => q0(17),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(18),
      Q => q0(18),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(19),
      Q => q0(19),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(1),
      Q => q0(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(20),
      Q => q0(20),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(21),
      Q => q0(21),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(22),
      Q => q0(22),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(23),
      Q => q0(23),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(24),
      Q => q0(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(25),
      Q => q0(25),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(26),
      Q => q0(26),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(27),
      Q => q0(27),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(28),
      Q => q0(28),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(29),
      Q => q0(29),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(2),
      Q => q0(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(30),
      Q => q0(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(31),
      Q => q0(31),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(3),
      Q => q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(4),
      Q => q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(5),
      Q => q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(6),
      Q => q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(7),
      Q => q0(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(8),
      Q => q0(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(9),
      Q => q0(9),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(10),
      O => q00(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(11),
      O => q00(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(12),
      O => q00(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(13),
      O => q00(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_14_14: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(14),
      O => q00(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_15_15: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(15),
      O => q00(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_16_16: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(16),
      O => q00(16),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_17_17: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(17),
      O => q00(17),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_18_18: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(18),
      O => q00(18),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_19_19: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(19),
      O => q00(19),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_20_20: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(20),
      O => q00(20),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_21_21: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(21),
      O => q00(21),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_22_22: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(22),
      O => q00(22),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_23_23: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(23),
      O => q00(23),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_24_24: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(24),
      O => q00(24),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_25_25: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(25),
      O => q00(25),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_26_26: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(26),
      O => q00(26),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_27_27: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(27),
      O => q00(27),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_28_28: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(28),
      O => q00(28),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_29_29: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(29),
      O => q00(29),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_30_30: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(30),
      O => q00(30),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_31_31: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(31),
      O => q00(31),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(8),
      O => q00(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(9),
      O => q00(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_accumc_RAM_AUTO_1R1W_0 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    q00 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    xa2_2_fu_254_reg : in STD_LOGIC_VECTOR ( 33 downto 0 );
    CEB2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_0_in : in STD_LOGIC;
    accumd_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_accumc_RAM_AUTO_1R1W_0 : entity is "adpcm_main_accumc_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_accumc_RAM_AUTO_1R1W_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_accumc_RAM_AUTO_1R1W_0 is
  signal \^di\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_decode_fu_399/sub_ln396_fu_1949_p2\ : STD_LOGIC_VECTOR ( 33 downto 2 );
  signal \^q0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^q00\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \xout2[11]_i_10_n_20\ : STD_LOGIC;
  signal \xout2[11]_i_11_n_20\ : STD_LOGIC;
  signal \xout2[11]_i_12_n_20\ : STD_LOGIC;
  signal \xout2[11]_i_13_n_20\ : STD_LOGIC;
  signal \xout2[11]_i_14_n_20\ : STD_LOGIC;
  signal \xout2[11]_i_15_n_20\ : STD_LOGIC;
  signal \xout2[11]_i_16_n_20\ : STD_LOGIC;
  signal \xout2[11]_i_17_n_20\ : STD_LOGIC;
  signal \xout2[11]_i_18_n_20\ : STD_LOGIC;
  signal \xout2[11]_i_3_n_20\ : STD_LOGIC;
  signal \xout2[11]_i_4_n_20\ : STD_LOGIC;
  signal \xout2[11]_i_5_n_20\ : STD_LOGIC;
  signal \xout2[11]_i_6_n_20\ : STD_LOGIC;
  signal \xout2[11]_i_7_n_20\ : STD_LOGIC;
  signal \xout2[11]_i_8_n_20\ : STD_LOGIC;
  signal \xout2[11]_i_9_n_20\ : STD_LOGIC;
  signal \xout2[19]_i_10_n_20\ : STD_LOGIC;
  signal \xout2[19]_i_11_n_20\ : STD_LOGIC;
  signal \xout2[19]_i_12_n_20\ : STD_LOGIC;
  signal \xout2[19]_i_13_n_20\ : STD_LOGIC;
  signal \xout2[19]_i_14_n_20\ : STD_LOGIC;
  signal \xout2[19]_i_15_n_20\ : STD_LOGIC;
  signal \xout2[19]_i_16_n_20\ : STD_LOGIC;
  signal \xout2[19]_i_17_n_20\ : STD_LOGIC;
  signal \xout2[19]_i_18_n_20\ : STD_LOGIC;
  signal \xout2[19]_i_3_n_20\ : STD_LOGIC;
  signal \xout2[19]_i_4_n_20\ : STD_LOGIC;
  signal \xout2[19]_i_5_n_20\ : STD_LOGIC;
  signal \xout2[19]_i_6_n_20\ : STD_LOGIC;
  signal \xout2[19]_i_7_n_20\ : STD_LOGIC;
  signal \xout2[19]_i_8_n_20\ : STD_LOGIC;
  signal \xout2[19]_i_9_n_20\ : STD_LOGIC;
  signal \xout2[27]_i_11_n_20\ : STD_LOGIC;
  signal \xout2[27]_i_12_n_20\ : STD_LOGIC;
  signal \xout2[27]_i_13_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_10_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_11_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_13_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_14_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_15_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_16_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_17_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_18_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_19_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_20_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_21_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_22_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_23_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_24_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_25_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_26_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_27_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_28_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_29_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_30_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_31_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_32_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_33_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_34_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_35_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_4_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_5_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_6_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_7_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_8_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_9_n_20\ : STD_LOGIC;
  signal \xout2_reg[11]_i_1_n_20\ : STD_LOGIC;
  signal \xout2_reg[11]_i_1_n_21\ : STD_LOGIC;
  signal \xout2_reg[11]_i_1_n_22\ : STD_LOGIC;
  signal \xout2_reg[11]_i_1_n_23\ : STD_LOGIC;
  signal \xout2_reg[11]_i_1_n_24\ : STD_LOGIC;
  signal \xout2_reg[11]_i_1_n_25\ : STD_LOGIC;
  signal \xout2_reg[11]_i_1_n_26\ : STD_LOGIC;
  signal \xout2_reg[11]_i_1_n_27\ : STD_LOGIC;
  signal \xout2_reg[11]_i_2_n_20\ : STD_LOGIC;
  signal \xout2_reg[11]_i_2_n_21\ : STD_LOGIC;
  signal \xout2_reg[11]_i_2_n_22\ : STD_LOGIC;
  signal \xout2_reg[11]_i_2_n_23\ : STD_LOGIC;
  signal \xout2_reg[11]_i_2_n_24\ : STD_LOGIC;
  signal \xout2_reg[11]_i_2_n_25\ : STD_LOGIC;
  signal \xout2_reg[11]_i_2_n_26\ : STD_LOGIC;
  signal \xout2_reg[11]_i_2_n_27\ : STD_LOGIC;
  signal \xout2_reg[19]_i_1_n_21\ : STD_LOGIC;
  signal \xout2_reg[19]_i_1_n_22\ : STD_LOGIC;
  signal \xout2_reg[19]_i_1_n_23\ : STD_LOGIC;
  signal \xout2_reg[19]_i_1_n_24\ : STD_LOGIC;
  signal \xout2_reg[19]_i_1_n_25\ : STD_LOGIC;
  signal \xout2_reg[19]_i_1_n_26\ : STD_LOGIC;
  signal \xout2_reg[19]_i_1_n_27\ : STD_LOGIC;
  signal \xout2_reg[19]_i_2_n_20\ : STD_LOGIC;
  signal \xout2_reg[19]_i_2_n_21\ : STD_LOGIC;
  signal \xout2_reg[19]_i_2_n_22\ : STD_LOGIC;
  signal \xout2_reg[19]_i_2_n_23\ : STD_LOGIC;
  signal \xout2_reg[19]_i_2_n_24\ : STD_LOGIC;
  signal \xout2_reg[19]_i_2_n_25\ : STD_LOGIC;
  signal \xout2_reg[19]_i_2_n_26\ : STD_LOGIC;
  signal \xout2_reg[19]_i_2_n_27\ : STD_LOGIC;
  signal \xout2_reg[27]_i_2_n_26\ : STD_LOGIC;
  signal \xout2_reg[27]_i_2_n_27\ : STD_LOGIC;
  signal \xout2_reg[3]_i_12_n_20\ : STD_LOGIC;
  signal \xout2_reg[3]_i_12_n_21\ : STD_LOGIC;
  signal \xout2_reg[3]_i_12_n_22\ : STD_LOGIC;
  signal \xout2_reg[3]_i_12_n_23\ : STD_LOGIC;
  signal \xout2_reg[3]_i_12_n_24\ : STD_LOGIC;
  signal \xout2_reg[3]_i_12_n_25\ : STD_LOGIC;
  signal \xout2_reg[3]_i_12_n_26\ : STD_LOGIC;
  signal \xout2_reg[3]_i_12_n_27\ : STD_LOGIC;
  signal \xout2_reg[3]_i_1_n_20\ : STD_LOGIC;
  signal \xout2_reg[3]_i_1_n_21\ : STD_LOGIC;
  signal \xout2_reg[3]_i_1_n_22\ : STD_LOGIC;
  signal \xout2_reg[3]_i_1_n_23\ : STD_LOGIC;
  signal \xout2_reg[3]_i_1_n_24\ : STD_LOGIC;
  signal \xout2_reg[3]_i_1_n_25\ : STD_LOGIC;
  signal \xout2_reg[3]_i_1_n_26\ : STD_LOGIC;
  signal \xout2_reg[3]_i_1_n_27\ : STD_LOGIC;
  signal \xout2_reg[3]_i_2_n_20\ : STD_LOGIC;
  signal \xout2_reg[3]_i_2_n_21\ : STD_LOGIC;
  signal \xout2_reg[3]_i_2_n_22\ : STD_LOGIC;
  signal \xout2_reg[3]_i_2_n_23\ : STD_LOGIC;
  signal \xout2_reg[3]_i_2_n_24\ : STD_LOGIC;
  signal \xout2_reg[3]_i_2_n_25\ : STD_LOGIC;
  signal \xout2_reg[3]_i_2_n_26\ : STD_LOGIC;
  signal \xout2_reg[3]_i_2_n_27\ : STD_LOGIC;
  signal \xout2_reg[3]_i_3_n_20\ : STD_LOGIC;
  signal \xout2_reg[3]_i_3_n_21\ : STD_LOGIC;
  signal \xout2_reg[3]_i_3_n_22\ : STD_LOGIC;
  signal \xout2_reg[3]_i_3_n_23\ : STD_LOGIC;
  signal \xout2_reg[3]_i_3_n_24\ : STD_LOGIC;
  signal \xout2_reg[3]_i_3_n_25\ : STD_LOGIC;
  signal \xout2_reg[3]_i_3_n_26\ : STD_LOGIC;
  signal \xout2_reg[3]_i_3_n_27\ : STD_LOGIC;
  signal \NLW_xout2_reg[27]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_xout2_reg[27]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_xout2_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xout2_reg[3]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_xout2_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 352;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 10;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_10_10 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_10_10 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_10_10 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_10_10 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_10_10 : label is 10;
  attribute ram_offset of ram_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_15_11_11 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_11_11 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_11_11 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_11_11 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_11_11 : label is 10;
  attribute ram_offset of ram_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_15_12_12 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_12_12 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_12_12 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_12_12 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_12_12 : label is 10;
  attribute ram_offset of ram_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_15_13_13 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_13_13 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_13_13 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_13_13 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_13_13 : label is 10;
  attribute ram_offset of ram_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_15_14_14 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_14_14 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_14_14 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_14_14 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_14_14 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_14_14 : label is 10;
  attribute ram_offset of ram_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_15_15_15 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_15_15 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_15_15 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_15_15 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_15_15 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_15_15 : label is 10;
  attribute ram_offset of ram_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_15_16_16 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_16_16 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_16_16 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_16_16 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_16_16 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_16_16 : label is 10;
  attribute ram_offset of ram_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of ram_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of ram_reg_0_15_17_17 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_17_17 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_17_17 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_17_17 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_17_17 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_17_17 : label is 10;
  attribute ram_offset of ram_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of ram_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of ram_reg_0_15_18_18 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_18_18 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_18_18 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_18_18 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_18_18 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_18_18 : label is 10;
  attribute ram_offset of ram_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of ram_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of ram_reg_0_15_19_19 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_19_19 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_19_19 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_19_19 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_19_19 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_19_19 : label is 10;
  attribute ram_offset of ram_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of ram_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 10;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_20_20 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_20_20 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_20_20 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_20_20 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_20_20 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_20_20 : label is 10;
  attribute ram_offset of ram_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of ram_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of ram_reg_0_15_21_21 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_21_21 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_21_21 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_21_21 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_21_21 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_21_21 : label is 10;
  attribute ram_offset of ram_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of ram_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of ram_reg_0_15_22_22 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_22_22 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_22_22 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_22_22 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_22_22 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_22_22 : label is 10;
  attribute ram_offset of ram_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of ram_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of ram_reg_0_15_23_23 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_23_23 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_23_23 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_23_23 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_23_23 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_23_23 : label is 10;
  attribute ram_offset of ram_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of ram_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of ram_reg_0_15_24_24 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_24_24 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_24_24 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_24_24 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_24_24 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_24_24 : label is 10;
  attribute ram_offset of ram_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of ram_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of ram_reg_0_15_25_25 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_25_25 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_25_25 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_25_25 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_25_25 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_25_25 : label is 10;
  attribute ram_offset of ram_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of ram_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of ram_reg_0_15_26_26 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_26_26 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_26_26 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_26_26 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_26_26 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_26_26 : label is 10;
  attribute ram_offset of ram_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of ram_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of ram_reg_0_15_27_27 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_27_27 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_27_27 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_27_27 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_27_27 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_27_27 : label is 10;
  attribute ram_offset of ram_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of ram_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of ram_reg_0_15_28_28 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_28_28 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_28_28 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_28_28 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_28_28 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_28_28 : label is 10;
  attribute ram_offset of ram_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of ram_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of ram_reg_0_15_29_29 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_29_29 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_29_29 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_29_29 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_29_29 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_29_29 : label is 10;
  attribute ram_offset of ram_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of ram_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 10;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_30_30 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_30_30 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_30_30 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_30_30 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_30_30 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_30_30 : label is 10;
  attribute ram_offset of ram_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of ram_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of ram_reg_0_15_31_31 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_31_31 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_31_31 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_31_31 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_31_31 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_31_31 : label is 10;
  attribute ram_offset of ram_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of ram_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 10;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 10;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 10;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 10;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 10;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_15_8_8 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_8_8 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_8_8 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_8_8 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_8_8 : label is 10;
  attribute ram_offset of ram_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_15_9_9 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_9_9 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_9_9 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_9_9 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_9_9 : label is 10;
  attribute ram_offset of ram_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_15_9_9 : label is 9;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \xout2_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \xout2_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \xout2_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \xout2_reg[3]_i_2\ : label is 35;
begin
  DI(2 downto 0) <= \^di\(2 downto 0);
  q0(31 downto 0) <= \^q0\(31 downto 0);
  q00(31 downto 0) <= \^q00\(31 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(0),
      Q => \^q0\(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(10),
      Q => \^q0\(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(11),
      Q => \^q0\(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(12),
      Q => \^q0\(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(13),
      Q => \^q0\(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(14),
      Q => \^q0\(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(15),
      Q => \^q0\(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(16),
      Q => \^q0\(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(17),
      Q => \^q0\(17),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(18),
      Q => \^q0\(18),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(19),
      Q => \^q0\(19),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(1),
      Q => \^q0\(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(20),
      Q => \^q0\(20),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(21),
      Q => \^q0\(21),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(22),
      Q => \^q0\(22),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(23),
      Q => \^q0\(23),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(24),
      Q => \^q0\(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(25),
      Q => \^q0\(25),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(26),
      Q => \^q0\(26),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(27),
      Q => \^q0\(27),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(28),
      Q => \^q0\(28),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(29),
      Q => \^q0\(29),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(2),
      Q => \^q0\(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(30),
      Q => \^q0\(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(31),
      Q => \^q0\(31),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(3),
      Q => \^q0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(4),
      Q => \^q0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(5),
      Q => \^q0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(6),
      Q => \^q0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(7),
      Q => \^q0\(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(8),
      Q => \^q0\(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(9),
      Q => \^q0\(9),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(0),
      O => \^q00\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(10),
      O => \^q00\(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(11),
      O => \^q00\(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(12),
      O => \^q00\(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(13),
      O => \^q00\(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_14_14: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(14),
      O => \^q00\(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_15_15: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(15),
      O => \^q00\(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_16_16: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(16),
      O => \^q00\(16),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_17_17: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(17),
      O => \^q00\(17),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_18_18: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(18),
      O => \^q00\(18),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_19_19: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(19),
      O => \^q00\(19),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(1),
      O => \^q00\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_20_20: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(20),
      O => \^q00\(20),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_21_21: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(21),
      O => \^q00\(21),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_22_22: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(22),
      O => \^q00\(22),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_23_23: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(23),
      O => \^q00\(23),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_24_24: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(24),
      O => \^q00\(24),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_25_25: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(25),
      O => \^q00\(25),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_26_26: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(26),
      O => \^q00\(26),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_27_27: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(27),
      O => \^q00\(27),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_28_28: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(28),
      O => \^q00\(28),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_29_29: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(29),
      O => \^q00\(29),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(2),
      O => \^q00\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_30_30: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(30),
      O => \^q00\(30),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_31_31: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(31),
      O => \^q00\(31),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(3),
      O => \^q00\(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(4),
      O => \^q00\(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(5),
      O => \^q00\(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(6),
      O => \^q00\(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(7),
      O => \^q00\(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(8),
      O => \^q00\(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(9),
      O => \^q00\(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
\xout2[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_1949_p2\(18),
      I1 => xa2_2_fu_254_reg(16),
      O => \xout2[11]_i_10_n_20\
    );
\xout2[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(20),
      I1 => \^q0\(22),
      O => \xout2[11]_i_11_n_20\
    );
\xout2[11]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(19),
      I1 => \^q0\(21),
      O => \xout2[11]_i_12_n_20\
    );
\xout2[11]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(18),
      I1 => \^q0\(20),
      O => \xout2[11]_i_13_n_20\
    );
\xout2[11]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(17),
      I1 => \^q0\(19),
      O => \xout2[11]_i_14_n_20\
    );
\xout2[11]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(16),
      I1 => \^q0\(18),
      O => \xout2[11]_i_15_n_20\
    );
\xout2[11]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(15),
      I1 => \^q0\(17),
      O => \xout2[11]_i_16_n_20\
    );
\xout2[11]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(14),
      I1 => \^q0\(16),
      O => \xout2[11]_i_17_n_20\
    );
\xout2[11]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(13),
      I1 => \^q0\(15),
      O => \xout2[11]_i_18_n_20\
    );
\xout2[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_1949_p2\(25),
      I1 => xa2_2_fu_254_reg(23),
      O => \xout2[11]_i_3_n_20\
    );
\xout2[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_1949_p2\(24),
      I1 => xa2_2_fu_254_reg(22),
      O => \xout2[11]_i_4_n_20\
    );
\xout2[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_1949_p2\(23),
      I1 => xa2_2_fu_254_reg(21),
      O => \xout2[11]_i_5_n_20\
    );
\xout2[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_1949_p2\(22),
      I1 => xa2_2_fu_254_reg(20),
      O => \xout2[11]_i_6_n_20\
    );
\xout2[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_1949_p2\(21),
      I1 => xa2_2_fu_254_reg(19),
      O => \xout2[11]_i_7_n_20\
    );
\xout2[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_1949_p2\(20),
      I1 => xa2_2_fu_254_reg(18),
      O => \xout2[11]_i_8_n_20\
    );
\xout2[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_1949_p2\(19),
      I1 => xa2_2_fu_254_reg(17),
      O => \xout2[11]_i_9_n_20\
    );
\xout2[19]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_1949_p2\(26),
      I1 => xa2_2_fu_254_reg(24),
      O => \xout2[19]_i_10_n_20\
    );
\xout2[19]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(28),
      I1 => \^q0\(30),
      O => \xout2[19]_i_11_n_20\
    );
\xout2[19]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(27),
      I1 => \^q0\(29),
      O => \xout2[19]_i_12_n_20\
    );
\xout2[19]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(26),
      I1 => \^q0\(28),
      O => \xout2[19]_i_13_n_20\
    );
\xout2[19]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(25),
      I1 => \^q0\(27),
      O => \xout2[19]_i_14_n_20\
    );
\xout2[19]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(24),
      I1 => \^q0\(26),
      O => \xout2[19]_i_15_n_20\
    );
\xout2[19]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(23),
      I1 => \^q0\(25),
      O => \xout2[19]_i_16_n_20\
    );
\xout2[19]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(22),
      I1 => \^q0\(24),
      O => \xout2[19]_i_17_n_20\
    );
\xout2[19]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(21),
      I1 => \^q0\(23),
      O => \xout2[19]_i_18_n_20\
    );
\xout2[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_1949_p2\(33),
      I1 => xa2_2_fu_254_reg(31),
      O => \xout2[19]_i_3_n_20\
    );
\xout2[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_1949_p2\(32),
      I1 => xa2_2_fu_254_reg(30),
      O => \xout2[19]_i_4_n_20\
    );
\xout2[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_1949_p2\(31),
      I1 => xa2_2_fu_254_reg(29),
      O => \xout2[19]_i_5_n_20\
    );
\xout2[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_1949_p2\(30),
      I1 => xa2_2_fu_254_reg(28),
      O => \xout2[19]_i_6_n_20\
    );
\xout2[19]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_1949_p2\(29),
      I1 => xa2_2_fu_254_reg(27),
      O => \xout2[19]_i_7_n_20\
    );
\xout2[19]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_1949_p2\(28),
      I1 => xa2_2_fu_254_reg(26),
      O => \xout2[19]_i_8_n_20\
    );
\xout2[19]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_1949_p2\(27),
      I1 => xa2_2_fu_254_reg(25),
      O => \xout2[19]_i_9_n_20\
    );
\xout2[27]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(0),
      I1 => xa2_2_fu_254_reg(32),
      O => S(0)
    );
\xout2[27]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(30),
      I1 => \^q0\(31),
      O => \xout2[27]_i_11_n_20\
    );
\xout2[27]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(31),
      I1 => \^q0\(30),
      O => \xout2[27]_i_12_n_20\
    );
\xout2[27]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(31),
      I1 => \^q0\(29),
      O => \xout2[27]_i_13_n_20\
    );
\xout2[27]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(1),
      I1 => xa2_2_fu_254_reg(33),
      O => S(1)
    );
\xout2[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_1949_p2\(11),
      I1 => xa2_2_fu_254_reg(9),
      O => \xout2[3]_i_10_n_20\
    );
\xout2[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_1949_p2\(10),
      I1 => xa2_2_fu_254_reg(8),
      O => \xout2[3]_i_11_n_20\
    );
\xout2[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_1949_p2\(9),
      I1 => xa2_2_fu_254_reg(7),
      O => \xout2[3]_i_13_n_20\
    );
\xout2[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_1949_p2\(8),
      I1 => xa2_2_fu_254_reg(6),
      O => \xout2[3]_i_14_n_20\
    );
\xout2[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_1949_p2\(7),
      I1 => xa2_2_fu_254_reg(5),
      O => \xout2[3]_i_15_n_20\
    );
\xout2[3]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_1949_p2\(6),
      I1 => xa2_2_fu_254_reg(4),
      O => \xout2[3]_i_16_n_20\
    );
\xout2[3]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_1949_p2\(5),
      I1 => xa2_2_fu_254_reg(3),
      O => \xout2[3]_i_17_n_20\
    );
\xout2[3]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_1949_p2\(4),
      I1 => xa2_2_fu_254_reg(2),
      O => \xout2[3]_i_18_n_20\
    );
\xout2[3]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_1949_p2\(3),
      I1 => xa2_2_fu_254_reg(1),
      O => \xout2[3]_i_19_n_20\
    );
\xout2[3]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_1949_p2\(2),
      I1 => xa2_2_fu_254_reg(0),
      O => \xout2[3]_i_20_n_20\
    );
\xout2[3]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(12),
      I1 => \^q0\(14),
      O => \xout2[3]_i_21_n_20\
    );
\xout2[3]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(11),
      I1 => \^q0\(13),
      O => \xout2[3]_i_22_n_20\
    );
\xout2[3]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(10),
      I1 => \^q0\(12),
      O => \xout2[3]_i_23_n_20\
    );
\xout2[3]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(9),
      I1 => \^q0\(11),
      O => \xout2[3]_i_24_n_20\
    );
\xout2[3]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(8),
      I1 => \^q0\(10),
      O => \xout2[3]_i_25_n_20\
    );
\xout2[3]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(7),
      I1 => \^q0\(9),
      O => \xout2[3]_i_26_n_20\
    );
\xout2[3]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(6),
      I1 => \^q0\(8),
      O => \xout2[3]_i_27_n_20\
    );
\xout2[3]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(5),
      I1 => \^q0\(7),
      O => \xout2[3]_i_28_n_20\
    );
\xout2[3]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q0\(0),
      O => \xout2[3]_i_29_n_20\
    );
\xout2[3]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(4),
      I1 => \^q0\(6),
      O => \xout2[3]_i_30_n_20\
    );
\xout2[3]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(3),
      I1 => \^q0\(5),
      O => \xout2[3]_i_31_n_20\
    );
\xout2[3]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(2),
      I1 => \^q0\(4),
      O => \xout2[3]_i_32_n_20\
    );
\xout2[3]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(1),
      I1 => \^q0\(3),
      O => \xout2[3]_i_33_n_20\
    );
\xout2[3]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(0),
      I1 => \^q0\(2),
      O => \xout2[3]_i_34_n_20\
    );
\xout2[3]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q0\(1),
      O => \xout2[3]_i_35_n_20\
    );
\xout2[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_1949_p2\(17),
      I1 => xa2_2_fu_254_reg(15),
      O => \xout2[3]_i_4_n_20\
    );
\xout2[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_1949_p2\(16),
      I1 => xa2_2_fu_254_reg(14),
      O => \xout2[3]_i_5_n_20\
    );
\xout2[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_1949_p2\(15),
      I1 => xa2_2_fu_254_reg(13),
      O => \xout2[3]_i_6_n_20\
    );
\xout2[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_1949_p2\(14),
      I1 => xa2_2_fu_254_reg(12),
      O => \xout2[3]_i_7_n_20\
    );
\xout2[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_1949_p2\(13),
      I1 => xa2_2_fu_254_reg(11),
      O => \xout2[3]_i_8_n_20\
    );
\xout2[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_1949_p2\(12),
      I1 => xa2_2_fu_254_reg(10),
      O => \xout2[3]_i_9_n_20\
    );
\xout2_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xout2_reg[3]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \xout2_reg[11]_i_1_n_20\,
      CO(6) => \xout2_reg[11]_i_1_n_21\,
      CO(5) => \xout2_reg[11]_i_1_n_22\,
      CO(4) => \xout2_reg[11]_i_1_n_23\,
      CO(3) => \xout2_reg[11]_i_1_n_24\,
      CO(2) => \xout2_reg[11]_i_1_n_25\,
      CO(1) => \xout2_reg[11]_i_1_n_26\,
      CO(0) => \xout2_reg[11]_i_1_n_27\,
      DI(7 downto 0) => \grp_decode_fu_399/sub_ln396_fu_1949_p2\(25 downto 18),
      O(7 downto 0) => D(11 downto 4),
      S(7) => \xout2[11]_i_3_n_20\,
      S(6) => \xout2[11]_i_4_n_20\,
      S(5) => \xout2[11]_i_5_n_20\,
      S(4) => \xout2[11]_i_6_n_20\,
      S(3) => \xout2[11]_i_7_n_20\,
      S(2) => \xout2[11]_i_8_n_20\,
      S(1) => \xout2[11]_i_9_n_20\,
      S(0) => \xout2[11]_i_10_n_20\
    );
\xout2_reg[11]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \xout2_reg[3]_i_3_n_20\,
      CI_TOP => '0',
      CO(7) => \xout2_reg[11]_i_2_n_20\,
      CO(6) => \xout2_reg[11]_i_2_n_21\,
      CO(5) => \xout2_reg[11]_i_2_n_22\,
      CO(4) => \xout2_reg[11]_i_2_n_23\,
      CO(3) => \xout2_reg[11]_i_2_n_24\,
      CO(2) => \xout2_reg[11]_i_2_n_25\,
      CO(1) => \xout2_reg[11]_i_2_n_26\,
      CO(0) => \xout2_reg[11]_i_2_n_27\,
      DI(7 downto 0) => \^q0\(20 downto 13),
      O(7 downto 0) => \grp_decode_fu_399/sub_ln396_fu_1949_p2\(24 downto 17),
      S(7) => \xout2[11]_i_11_n_20\,
      S(6) => \xout2[11]_i_12_n_20\,
      S(5) => \xout2[11]_i_13_n_20\,
      S(4) => \xout2[11]_i_14_n_20\,
      S(3) => \xout2[11]_i_15_n_20\,
      S(2) => \xout2[11]_i_16_n_20\,
      S(1) => \xout2[11]_i_17_n_20\,
      S(0) => \xout2[11]_i_18_n_20\
    );
\xout2_reg[19]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xout2_reg[11]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => CO(0),
      CO(6) => \xout2_reg[19]_i_1_n_21\,
      CO(5) => \xout2_reg[19]_i_1_n_22\,
      CO(4) => \xout2_reg[19]_i_1_n_23\,
      CO(3) => \xout2_reg[19]_i_1_n_24\,
      CO(2) => \xout2_reg[19]_i_1_n_25\,
      CO(1) => \xout2_reg[19]_i_1_n_26\,
      CO(0) => \xout2_reg[19]_i_1_n_27\,
      DI(7 downto 0) => \grp_decode_fu_399/sub_ln396_fu_1949_p2\(33 downto 26),
      O(7 downto 0) => D(19 downto 12),
      S(7) => \xout2[19]_i_3_n_20\,
      S(6) => \xout2[19]_i_4_n_20\,
      S(5) => \xout2[19]_i_5_n_20\,
      S(4) => \xout2[19]_i_6_n_20\,
      S(3) => \xout2[19]_i_7_n_20\,
      S(2) => \xout2[19]_i_8_n_20\,
      S(1) => \xout2[19]_i_9_n_20\,
      S(0) => \xout2[19]_i_10_n_20\
    );
\xout2_reg[19]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \xout2_reg[11]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \xout2_reg[19]_i_2_n_20\,
      CO(6) => \xout2_reg[19]_i_2_n_21\,
      CO(5) => \xout2_reg[19]_i_2_n_22\,
      CO(4) => \xout2_reg[19]_i_2_n_23\,
      CO(3) => \xout2_reg[19]_i_2_n_24\,
      CO(2) => \xout2_reg[19]_i_2_n_25\,
      CO(1) => \xout2_reg[19]_i_2_n_26\,
      CO(0) => \xout2_reg[19]_i_2_n_27\,
      DI(7 downto 0) => \^q0\(28 downto 21),
      O(7 downto 0) => \grp_decode_fu_399/sub_ln396_fu_1949_p2\(32 downto 25),
      S(7) => \xout2[19]_i_11_n_20\,
      S(6) => \xout2[19]_i_12_n_20\,
      S(5) => \xout2[19]_i_13_n_20\,
      S(4) => \xout2[19]_i_14_n_20\,
      S(3) => \xout2[19]_i_15_n_20\,
      S(2) => \xout2[19]_i_16_n_20\,
      S(1) => \xout2[19]_i_17_n_20\,
      S(0) => \xout2[19]_i_18_n_20\
    );
\xout2_reg[27]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \xout2_reg[19]_i_2_n_20\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_xout2_reg[27]_i_2_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \^di\(2),
      CO(2) => \NLW_xout2_reg[27]_i_2_CO_UNCONNECTED\(2),
      CO(1) => \xout2_reg[27]_i_2_n_26\,
      CO(0) => \xout2_reg[27]_i_2_n_27\,
      DI(7 downto 3) => B"00000",
      DI(2) => \^q0\(30),
      DI(1) => \^q0\(31),
      DI(0) => \^q0\(29),
      O(7 downto 3) => \NLW_xout2_reg[27]_i_2_O_UNCONNECTED\(7 downto 3),
      O(2 downto 1) => \^di\(1 downto 0),
      O(0) => \grp_decode_fu_399/sub_ln396_fu_1949_p2\(33),
      S(7 downto 3) => B"00001",
      S(2) => \xout2[27]_i_11_n_20\,
      S(1) => \xout2[27]_i_12_n_20\,
      S(0) => \xout2[27]_i_13_n_20\
    );
\xout2_reg[3]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xout2_reg[3]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \xout2_reg[3]_i_1_n_20\,
      CO(6) => \xout2_reg[3]_i_1_n_21\,
      CO(5) => \xout2_reg[3]_i_1_n_22\,
      CO(4) => \xout2_reg[3]_i_1_n_23\,
      CO(3) => \xout2_reg[3]_i_1_n_24\,
      CO(2) => \xout2_reg[3]_i_1_n_25\,
      CO(1) => \xout2_reg[3]_i_1_n_26\,
      CO(0) => \xout2_reg[3]_i_1_n_27\,
      DI(7 downto 0) => \grp_decode_fu_399/sub_ln396_fu_1949_p2\(17 downto 10),
      O(7 downto 4) => D(3 downto 0),
      O(3 downto 0) => \NLW_xout2_reg[3]_i_1_O_UNCONNECTED\(3 downto 0),
      S(7) => \xout2[3]_i_4_n_20\,
      S(6) => \xout2[3]_i_5_n_20\,
      S(5) => \xout2[3]_i_6_n_20\,
      S(4) => \xout2[3]_i_7_n_20\,
      S(3) => \xout2[3]_i_8_n_20\,
      S(2) => \xout2[3]_i_9_n_20\,
      S(1) => \xout2[3]_i_10_n_20\,
      S(0) => \xout2[3]_i_11_n_20\
    );
\xout2_reg[3]_i_12\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \xout2_reg[3]_i_12_n_20\,
      CO(6) => \xout2_reg[3]_i_12_n_21\,
      CO(5) => \xout2_reg[3]_i_12_n_22\,
      CO(4) => \xout2_reg[3]_i_12_n_23\,
      CO(3) => \xout2_reg[3]_i_12_n_24\,
      CO(2) => \xout2_reg[3]_i_12_n_25\,
      CO(1) => \xout2_reg[3]_i_12_n_26\,
      CO(0) => \xout2_reg[3]_i_12_n_27\,
      DI(7 downto 3) => \^q0\(4 downto 0),
      DI(2) => '0',
      DI(1) => \xout2[3]_i_29_n_20\,
      DI(0) => '0',
      O(7 downto 1) => \grp_decode_fu_399/sub_ln396_fu_1949_p2\(8 downto 2),
      O(0) => \NLW_xout2_reg[3]_i_12_O_UNCONNECTED\(0),
      S(7) => \xout2[3]_i_30_n_20\,
      S(6) => \xout2[3]_i_31_n_20\,
      S(5) => \xout2[3]_i_32_n_20\,
      S(4) => \xout2[3]_i_33_n_20\,
      S(3) => \xout2[3]_i_34_n_20\,
      S(2) => \xout2[3]_i_35_n_20\,
      S(1) => \^q0\(0),
      S(0) => '0'
    );
\xout2_reg[3]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \xout2_reg[3]_i_2_n_20\,
      CO(6) => \xout2_reg[3]_i_2_n_21\,
      CO(5) => \xout2_reg[3]_i_2_n_22\,
      CO(4) => \xout2_reg[3]_i_2_n_23\,
      CO(3) => \xout2_reg[3]_i_2_n_24\,
      CO(2) => \xout2_reg[3]_i_2_n_25\,
      CO(1) => \xout2_reg[3]_i_2_n_26\,
      CO(0) => \xout2_reg[3]_i_2_n_27\,
      DI(7 downto 0) => \grp_decode_fu_399/sub_ln396_fu_1949_p2\(9 downto 2),
      O(7 downto 0) => \NLW_xout2_reg[3]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \xout2[3]_i_13_n_20\,
      S(6) => \xout2[3]_i_14_n_20\,
      S(5) => \xout2[3]_i_15_n_20\,
      S(4) => \xout2[3]_i_16_n_20\,
      S(3) => \xout2[3]_i_17_n_20\,
      S(2) => \xout2[3]_i_18_n_20\,
      S(1) => \xout2[3]_i_19_n_20\,
      S(0) => \xout2[3]_i_20_n_20\
    );
\xout2_reg[3]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \xout2_reg[3]_i_12_n_20\,
      CI_TOP => '0',
      CO(7) => \xout2_reg[3]_i_3_n_20\,
      CO(6) => \xout2_reg[3]_i_3_n_21\,
      CO(5) => \xout2_reg[3]_i_3_n_22\,
      CO(4) => \xout2_reg[3]_i_3_n_23\,
      CO(3) => \xout2_reg[3]_i_3_n_24\,
      CO(2) => \xout2_reg[3]_i_3_n_25\,
      CO(1) => \xout2_reg[3]_i_3_n_26\,
      CO(0) => \xout2_reg[3]_i_3_n_27\,
      DI(7 downto 0) => \^q0\(12 downto 5),
      O(7 downto 0) => \grp_decode_fu_399/sub_ln396_fu_1949_p2\(16 downto 9),
      S(7) => \xout2[3]_i_21_n_20\,
      S(6) => \xout2[3]_i_22_n_20\,
      S(5) => \xout2[3]_i_23_n_20\,
      S(4) => \xout2[3]_i_24_n_20\,
      S(3) => \xout2[3]_i_25_n_20\,
      S(2) => \xout2[3]_i_26_n_20\,
      S(1) => \xout2[3]_i_27_n_20\,
      S(0) => \xout2[3]_i_28_n_20\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_bpl_RAM_AUTO_1R1W is
  port (
    grp_filtez_fu_433_bpl_q0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bli_q0 : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ap_clk : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_0_in : in STD_LOGIC;
    dec_del_bph_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_reg_0_7_0_0_i_6__1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_reg_0_7_14_14_i_3__1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_bpl_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_bpl_RAM_AUTO_1R1W is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal q00 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 5;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_10_10 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_10_10 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_10_10 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_10_10 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_10_10 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_10_10 : label is 5;
  attribute ram_offset of ram_reg_0_7_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_7_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_7_11_11 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_11_11 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_11_11 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_11_11 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_11_11 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_11_11 : label is 5;
  attribute ram_offset of ram_reg_0_7_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_7_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_7_12_12 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_12_12 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_12_12 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_12_12 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_12_12 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_12_12 : label is 5;
  attribute ram_offset of ram_reg_0_7_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_7_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_7_13_13 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_13_13 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_13_13 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_13_13 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_13_13 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_13_13 : label is 5;
  attribute ram_offset of ram_reg_0_7_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_7_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_7_14_14 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_14_14 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_14_14 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_14_14 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_14_14 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_14_14 : label is 5;
  attribute ram_offset of ram_reg_0_7_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_7_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_7_15_15 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_15_15 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_15_15 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_15_15 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_15_15 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_15_15 : label is 5;
  attribute ram_offset of ram_reg_0_7_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_7_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_7_16_16 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_16_16 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_16_16 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_16_16 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_16_16 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_16_16 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_16_16 : label is 5;
  attribute ram_offset of ram_reg_0_7_16_16 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_16_16 : label is 16;
  attribute ram_slice_end of ram_reg_0_7_16_16 : label is 16;
  attribute RTL_RAM_BITS of ram_reg_0_7_17_17 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_17_17 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_17_17 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_17_17 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_17_17 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_17_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_17_17 : label is 5;
  attribute ram_offset of ram_reg_0_7_17_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_17_17 : label is 17;
  attribute ram_slice_end of ram_reg_0_7_17_17 : label is 17;
  attribute RTL_RAM_BITS of ram_reg_0_7_18_18 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_18_18 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_18_18 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_18_18 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_18_18 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_18_18 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_18_18 : label is 5;
  attribute ram_offset of ram_reg_0_7_18_18 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_18_18 : label is 18;
  attribute ram_slice_end of ram_reg_0_7_18_18 : label is 18;
  attribute RTL_RAM_BITS of ram_reg_0_7_19_19 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_19_19 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_19_19 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_19_19 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_19_19 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_19_19 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_19_19 : label is 5;
  attribute ram_offset of ram_reg_0_7_19_19 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_19_19 : label is 19;
  attribute ram_slice_end of ram_reg_0_7_19_19 : label is 19;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 5;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_20_20 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_20_20 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_20_20 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_20_20 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_20_20 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_20_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_20_20 : label is 5;
  attribute ram_offset of ram_reg_0_7_20_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_20_20 : label is 20;
  attribute ram_slice_end of ram_reg_0_7_20_20 : label is 20;
  attribute RTL_RAM_BITS of ram_reg_0_7_21_21 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_21_21 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_21_21 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_21_21 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_21_21 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_21_21 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_21_21 : label is 5;
  attribute ram_offset of ram_reg_0_7_21_21 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_21_21 : label is 21;
  attribute ram_slice_end of ram_reg_0_7_21_21 : label is 21;
  attribute RTL_RAM_BITS of ram_reg_0_7_22_22 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_22_22 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_22_22 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_22_22 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_22_22 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_22_22 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_22_22 : label is 5;
  attribute ram_offset of ram_reg_0_7_22_22 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_22_22 : label is 22;
  attribute ram_slice_end of ram_reg_0_7_22_22 : label is 22;
  attribute RTL_RAM_BITS of ram_reg_0_7_23_23 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_23_23 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_23_23 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_23_23 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_23_23 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_23_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_23_23 : label is 5;
  attribute ram_offset of ram_reg_0_7_23_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_23_23 : label is 23;
  attribute ram_slice_end of ram_reg_0_7_23_23 : label is 23;
  attribute RTL_RAM_BITS of ram_reg_0_7_24_24 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_24_24 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_24_24 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_24_24 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_24_24 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_24_24 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_24_24 : label is 5;
  attribute ram_offset of ram_reg_0_7_24_24 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_24_24 : label is 24;
  attribute ram_slice_end of ram_reg_0_7_24_24 : label is 24;
  attribute RTL_RAM_BITS of ram_reg_0_7_25_25 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_25_25 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_25_25 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_25_25 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_25_25 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_25_25 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_25_25 : label is 5;
  attribute ram_offset of ram_reg_0_7_25_25 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_25_25 : label is 25;
  attribute ram_slice_end of ram_reg_0_7_25_25 : label is 25;
  attribute RTL_RAM_BITS of ram_reg_0_7_26_26 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_26_26 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_26_26 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_26_26 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_26_26 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_26_26 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_26_26 : label is 5;
  attribute ram_offset of ram_reg_0_7_26_26 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_26_26 : label is 26;
  attribute ram_slice_end of ram_reg_0_7_26_26 : label is 26;
  attribute RTL_RAM_BITS of ram_reg_0_7_27_27 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_27_27 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_27_27 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_27_27 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_27_27 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_27_27 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_27_27 : label is 5;
  attribute ram_offset of ram_reg_0_7_27_27 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_27_27 : label is 27;
  attribute ram_slice_end of ram_reg_0_7_27_27 : label is 27;
  attribute RTL_RAM_BITS of ram_reg_0_7_28_28 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_28_28 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_28_28 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_28_28 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_28_28 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_28_28 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_28_28 : label is 5;
  attribute ram_offset of ram_reg_0_7_28_28 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_28_28 : label is 28;
  attribute ram_slice_end of ram_reg_0_7_28_28 : label is 28;
  attribute RTL_RAM_BITS of ram_reg_0_7_29_29 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_29_29 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_29_29 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_29_29 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_29_29 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_29_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_29_29 : label is 5;
  attribute ram_offset of ram_reg_0_7_29_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_29_29 : label is 29;
  attribute ram_slice_end of ram_reg_0_7_29_29 : label is 29;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 5;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_30_30 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_30_30 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_30_30 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_30_30 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_30_30 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_30_30 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_30_30 : label is 5;
  attribute ram_offset of ram_reg_0_7_30_30 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_30_30 : label is 30;
  attribute ram_slice_end of ram_reg_0_7_30_30 : label is 30;
  attribute RTL_RAM_BITS of ram_reg_0_7_31_31 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_31_31 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_31_31 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_31_31 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_31_31 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_31_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_31_31 : label is 5;
  attribute ram_offset of ram_reg_0_7_31_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_31_31 : label is 31;
  attribute ram_slice_end of ram_reg_0_7_31_31 : label is 31;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_3_3 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 5;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_7_4_4 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_4_4 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_4_4 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_4_4 : label is 5;
  attribute ram_offset of ram_reg_0_7_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_7_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_7_5_5 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_5_5 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_5_5 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_5_5 : label is 5;
  attribute ram_offset of ram_reg_0_7_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_7_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_7_6_6 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_6_6 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_6_6 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_6_6 : label is 5;
  attribute ram_offset of ram_reg_0_7_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_7_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_7_7_7 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_7_7 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_7_7 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_7_7 : label is 5;
  attribute ram_offset of ram_reg_0_7_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_7_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_7_8_8 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_8_8 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_8_8 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_8_8 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_8_8 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_8_8 : label is 5;
  attribute ram_offset of ram_reg_0_7_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_7_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_7_9_9 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_9_9 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_9_9 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_9_9 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_9_9 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_9_9 : label is 5;
  attribute ram_offset of ram_reg_0_7_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_7_9_9 : label is 9;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product__0_i_10__5\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \tmp_product__0_i_11__5\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \tmp_product__0_i_12__5\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \tmp_product__0_i_13__5\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \tmp_product__0_i_14__5\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \tmp_product__0_i_15__5\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \tmp_product__0_i_1__7\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \tmp_product__0_i_2__5\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \tmp_product__0_i_3__5\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \tmp_product__0_i_4__5\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \tmp_product__0_i_5__5\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \tmp_product__0_i_6__5\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \tmp_product__0_i_7__5\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \tmp_product__0_i_8__5\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \tmp_product__0_i_9__5\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \tmp_product_i_17__7\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \tmp_product_i_18__7\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \tmp_product_i_19__6\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \tmp_product_i_20__6\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \tmp_product_i_21__5\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \tmp_product_i_22__5\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \tmp_product_i_23__5\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \tmp_product_i_24__5\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \tmp_product_i_25__5\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \tmp_product_i_26__5\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \tmp_product_i_27__6\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \tmp_product_i_28__5\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \tmp_product_i_29__5\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \tmp_product_i_30__6\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \tmp_product_i_31__6\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \tmp_product_i_32__7\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \tmp_product_i_33__2\ : label is "soft_lutpair8";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => \^q\(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(10),
      Q => \^q\(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(11),
      Q => \^q\(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(12),
      Q => \^q\(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(13),
      Q => \^q\(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(14),
      Q => \^q\(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(15),
      Q => \^q\(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(16),
      Q => \^q\(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(17),
      Q => \^q\(17),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(18),
      Q => \^q\(18),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(19),
      Q => \^q\(19),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => \^q\(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(20),
      Q => \^q\(20),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(21),
      Q => \^q\(21),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(22),
      Q => \^q\(22),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(23),
      Q => \^q\(23),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(24),
      Q => \^q\(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(25),
      Q => \^q\(25),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(26),
      Q => \^q\(26),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(27),
      Q => \^q\(27),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(28),
      Q => \^q\(28),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(29),
      Q => \^q\(29),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => \^q\(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(30),
      Q => \^q\(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(31),
      Q => \^q\(31),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(3),
      Q => \^q\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(4),
      Q => \^q\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(5),
      Q => \^q\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(6),
      Q => \^q\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(7),
      Q => \^q\(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(8),
      Q => \^q\(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(9),
      Q => \^q\(9),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ram_reg_0_7_0_0_i_6__1\(1),
      I2 => \ram_reg_0_7_14_14_i_3__1\(0),
      O => bli_q0(0)
    );
ram_reg_0_7_10_10: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(10),
      O => q00(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_11_11: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(11),
      O => q00(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_12_12: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(12),
      O => q00(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_13_13: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(13),
      O => q00(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_14_14: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(14),
      O => q00(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_14_14_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(31),
      I1 => \ram_reg_0_7_0_0_i_6__1\(1),
      I2 => \ram_reg_0_7_14_14_i_3__1\(31),
      O => bli_q0(29)
    );
ram_reg_0_7_14_14_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(22),
      I1 => \ram_reg_0_7_0_0_i_6__1\(1),
      I2 => \ram_reg_0_7_14_14_i_3__1\(22),
      O => bli_q0(22)
    );
ram_reg_0_7_14_14_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(21),
      I1 => \ram_reg_0_7_0_0_i_6__1\(1),
      I2 => \ram_reg_0_7_14_14_i_3__1\(21),
      O => bli_q0(21)
    );
ram_reg_0_7_14_14_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(20),
      I1 => \ram_reg_0_7_0_0_i_6__1\(1),
      I2 => \ram_reg_0_7_14_14_i_3__1\(20),
      O => bli_q0(20)
    );
ram_reg_0_7_14_14_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(19),
      I1 => \ram_reg_0_7_0_0_i_6__1\(1),
      I2 => \ram_reg_0_7_14_14_i_3__1\(19),
      O => bli_q0(19)
    );
ram_reg_0_7_14_14_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(18),
      I1 => \ram_reg_0_7_0_0_i_6__1\(1),
      I2 => \ram_reg_0_7_14_14_i_3__1\(18),
      O => bli_q0(18)
    );
ram_reg_0_7_14_14_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(17),
      I1 => \ram_reg_0_7_0_0_i_6__1\(1),
      I2 => \ram_reg_0_7_14_14_i_3__1\(17),
      O => bli_q0(17)
    );
ram_reg_0_7_15_15: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(15),
      O => q00(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_16_16: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(16),
      O => q00(16),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_17_17: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(17),
      O => q00(17),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_18_18: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(18),
      O => q00(18),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_19_19: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(19),
      O => q00(19),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_1_1_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \ram_reg_0_7_0_0_i_6__1\(1),
      I2 => \ram_reg_0_7_14_14_i_3__1\(1),
      O => bli_q0(1)
    );
ram_reg_0_7_1_1_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(8),
      I1 => \ram_reg_0_7_0_0_i_6__1\(1),
      I2 => \ram_reg_0_7_14_14_i_3__1\(8),
      O => bli_q0(8)
    );
ram_reg_0_7_1_1_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(7),
      I1 => \ram_reg_0_7_0_0_i_6__1\(1),
      I2 => \ram_reg_0_7_14_14_i_3__1\(7),
      O => bli_q0(7)
    );
ram_reg_0_7_1_1_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(6),
      I1 => \ram_reg_0_7_0_0_i_6__1\(1),
      I2 => \ram_reg_0_7_14_14_i_3__1\(6),
      O => bli_q0(6)
    );
ram_reg_0_7_1_1_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(5),
      I1 => \ram_reg_0_7_0_0_i_6__1\(1),
      I2 => \ram_reg_0_7_14_14_i_3__1\(5),
      O => bli_q0(5)
    );
ram_reg_0_7_1_1_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \ram_reg_0_7_0_0_i_6__1\(1),
      I2 => \ram_reg_0_7_14_14_i_3__1\(4),
      O => bli_q0(4)
    );
ram_reg_0_7_1_1_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \ram_reg_0_7_0_0_i_6__1\(1),
      I2 => \ram_reg_0_7_14_14_i_3__1\(3),
      O => bli_q0(3)
    );
ram_reg_0_7_1_1_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \ram_reg_0_7_0_0_i_6__1\(1),
      I2 => \ram_reg_0_7_14_14_i_3__1\(2),
      O => bli_q0(2)
    );
ram_reg_0_7_20_20: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(20),
      O => q00(20),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_21_21: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(21),
      O => q00(21),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_22_22: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(22),
      O => q00(22),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_22_22_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(29),
      I1 => \ram_reg_0_7_0_0_i_6__1\(1),
      I2 => \ram_reg_0_7_14_14_i_3__1\(29),
      O => bli_q0(28)
    );
ram_reg_0_7_22_22_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(28),
      I1 => \ram_reg_0_7_0_0_i_6__1\(1),
      I2 => \ram_reg_0_7_14_14_i_3__1\(28),
      O => bli_q0(27)
    );
ram_reg_0_7_22_22_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(27),
      I1 => \ram_reg_0_7_0_0_i_6__1\(1),
      I2 => \ram_reg_0_7_14_14_i_3__1\(27),
      O => bli_q0(26)
    );
ram_reg_0_7_22_22_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(26),
      I1 => \ram_reg_0_7_0_0_i_6__1\(1),
      I2 => \ram_reg_0_7_14_14_i_3__1\(26),
      O => bli_q0(25)
    );
ram_reg_0_7_22_22_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(25),
      I1 => \ram_reg_0_7_0_0_i_6__1\(1),
      I2 => \ram_reg_0_7_14_14_i_3__1\(25),
      O => bli_q0(24)
    );
ram_reg_0_7_22_22_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(24),
      I1 => \ram_reg_0_7_0_0_i_6__1\(1),
      I2 => \ram_reg_0_7_14_14_i_3__1\(24),
      O => bli_q0(23)
    );
ram_reg_0_7_23_23: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(23),
      O => q00(23),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_24_24: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(24),
      O => q00(24),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_25_25: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(25),
      O => q00(25),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_26_26: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(26),
      O => q00(26),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_27_27: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(27),
      O => q00(27),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_28_28: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(28),
      O => q00(28),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_29_29: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(29),
      O => q00(29),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_30_30: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(30),
      O => q00(30),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_31_31: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(31),
      O => q00(31),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_6_6_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(16),
      I1 => \ram_reg_0_7_0_0_i_6__1\(1),
      I2 => \ram_reg_0_7_14_14_i_3__1\(16),
      O => bli_q0(16)
    );
ram_reg_0_7_6_6_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(15),
      I1 => \ram_reg_0_7_0_0_i_6__1\(1),
      I2 => \ram_reg_0_7_14_14_i_3__1\(15),
      O => bli_q0(15)
    );
ram_reg_0_7_6_6_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(14),
      I1 => \ram_reg_0_7_0_0_i_6__1\(1),
      I2 => \ram_reg_0_7_14_14_i_3__1\(14),
      O => bli_q0(14)
    );
ram_reg_0_7_6_6_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(13),
      I1 => \ram_reg_0_7_0_0_i_6__1\(1),
      I2 => \ram_reg_0_7_14_14_i_3__1\(13),
      O => bli_q0(13)
    );
ram_reg_0_7_6_6_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(12),
      I1 => \ram_reg_0_7_0_0_i_6__1\(1),
      I2 => \ram_reg_0_7_14_14_i_3__1\(12),
      O => bli_q0(12)
    );
ram_reg_0_7_6_6_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(11),
      I1 => \ram_reg_0_7_0_0_i_6__1\(1),
      I2 => \ram_reg_0_7_14_14_i_3__1\(11),
      O => bli_q0(11)
    );
ram_reg_0_7_6_6_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(10),
      I1 => \ram_reg_0_7_0_0_i_6__1\(1),
      I2 => \ram_reg_0_7_14_14_i_3__1\(10),
      O => bli_q0(10)
    );
ram_reg_0_7_6_6_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(9),
      I1 => \ram_reg_0_7_0_0_i_6__1\(1),
      I2 => \ram_reg_0_7_14_14_i_3__1\(9),
      O => bli_q0(9)
    );
ram_reg_0_7_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_8_8: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(8),
      O => q00(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_9_9: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(9),
      O => q00(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
\tmp_product__0_i_10__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(22),
      I1 => \ram_reg_0_7_0_0_i_6__1\(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(22),
      O => grp_filtez_fu_433_bpl_q0(22)
    );
\tmp_product__0_i_11__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(21),
      I1 => \ram_reg_0_7_0_0_i_6__1\(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(21),
      O => grp_filtez_fu_433_bpl_q0(21)
    );
\tmp_product__0_i_12__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(20),
      I1 => \ram_reg_0_7_0_0_i_6__1\(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(20),
      O => grp_filtez_fu_433_bpl_q0(20)
    );
\tmp_product__0_i_13__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(19),
      I1 => \ram_reg_0_7_0_0_i_6__1\(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(19),
      O => grp_filtez_fu_433_bpl_q0(19)
    );
\tmp_product__0_i_14__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(18),
      I1 => \ram_reg_0_7_0_0_i_6__1\(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(18),
      O => grp_filtez_fu_433_bpl_q0(18)
    );
\tmp_product__0_i_15__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(17),
      I1 => \ram_reg_0_7_0_0_i_6__1\(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(17),
      O => grp_filtez_fu_433_bpl_q0(17)
    );
\tmp_product__0_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(31),
      I1 => \ram_reg_0_7_0_0_i_6__1\(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(31),
      O => grp_filtez_fu_433_bpl_q0(31)
    );
\tmp_product__0_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(30),
      I1 => \ram_reg_0_7_0_0_i_6__1\(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(30),
      O => grp_filtez_fu_433_bpl_q0(30)
    );
\tmp_product__0_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(29),
      I1 => \ram_reg_0_7_0_0_i_6__1\(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(29),
      O => grp_filtez_fu_433_bpl_q0(29)
    );
\tmp_product__0_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(28),
      I1 => \ram_reg_0_7_0_0_i_6__1\(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(28),
      O => grp_filtez_fu_433_bpl_q0(28)
    );
\tmp_product__0_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(27),
      I1 => \ram_reg_0_7_0_0_i_6__1\(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(27),
      O => grp_filtez_fu_433_bpl_q0(27)
    );
\tmp_product__0_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(26),
      I1 => \ram_reg_0_7_0_0_i_6__1\(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(26),
      O => grp_filtez_fu_433_bpl_q0(26)
    );
\tmp_product__0_i_7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(25),
      I1 => \ram_reg_0_7_0_0_i_6__1\(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(25),
      O => grp_filtez_fu_433_bpl_q0(25)
    );
\tmp_product__0_i_8__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(24),
      I1 => \ram_reg_0_7_0_0_i_6__1\(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(24),
      O => grp_filtez_fu_433_bpl_q0(24)
    );
\tmp_product__0_i_9__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(23),
      I1 => \ram_reg_0_7_0_0_i_6__1\(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(23),
      O => grp_filtez_fu_433_bpl_q0(23)
    );
\tmp_product_i_17__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(16),
      I1 => \ram_reg_0_7_0_0_i_6__1\(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(16),
      O => grp_filtez_fu_433_bpl_q0(16)
    );
\tmp_product_i_18__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(15),
      I1 => \ram_reg_0_7_0_0_i_6__1\(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(15),
      O => grp_filtez_fu_433_bpl_q0(15)
    );
\tmp_product_i_19__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(14),
      I1 => \ram_reg_0_7_0_0_i_6__1\(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(14),
      O => grp_filtez_fu_433_bpl_q0(14)
    );
\tmp_product_i_20__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(13),
      I1 => \ram_reg_0_7_0_0_i_6__1\(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(13),
      O => grp_filtez_fu_433_bpl_q0(13)
    );
\tmp_product_i_21__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(12),
      I1 => \ram_reg_0_7_0_0_i_6__1\(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(12),
      O => grp_filtez_fu_433_bpl_q0(12)
    );
\tmp_product_i_22__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(11),
      I1 => \ram_reg_0_7_0_0_i_6__1\(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(11),
      O => grp_filtez_fu_433_bpl_q0(11)
    );
\tmp_product_i_23__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(10),
      I1 => \ram_reg_0_7_0_0_i_6__1\(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(10),
      O => grp_filtez_fu_433_bpl_q0(10)
    );
\tmp_product_i_24__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(9),
      I1 => \ram_reg_0_7_0_0_i_6__1\(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(9),
      O => grp_filtez_fu_433_bpl_q0(9)
    );
\tmp_product_i_25__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(8),
      I1 => \ram_reg_0_7_0_0_i_6__1\(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(8),
      O => grp_filtez_fu_433_bpl_q0(8)
    );
\tmp_product_i_26__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(7),
      I1 => \ram_reg_0_7_0_0_i_6__1\(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(7),
      O => grp_filtez_fu_433_bpl_q0(7)
    );
\tmp_product_i_27__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(6),
      I1 => \ram_reg_0_7_0_0_i_6__1\(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(6),
      O => grp_filtez_fu_433_bpl_q0(6)
    );
\tmp_product_i_28__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(5),
      I1 => \ram_reg_0_7_0_0_i_6__1\(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(5),
      O => grp_filtez_fu_433_bpl_q0(5)
    );
\tmp_product_i_29__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \ram_reg_0_7_0_0_i_6__1\(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(4),
      O => grp_filtez_fu_433_bpl_q0(4)
    );
\tmp_product_i_30__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \ram_reg_0_7_0_0_i_6__1\(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(3),
      O => grp_filtez_fu_433_bpl_q0(3)
    );
\tmp_product_i_31__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \ram_reg_0_7_0_0_i_6__1\(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(2),
      O => grp_filtez_fu_433_bpl_q0(2)
    );
\tmp_product_i_32__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \ram_reg_0_7_0_0_i_6__1\(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(1),
      O => grp_filtez_fu_433_bpl_q0(1)
    );
\tmp_product_i_33__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ram_reg_0_7_0_0_i_6__1\(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(0),
      O => grp_filtez_fu_433_bpl_q0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_bpl_RAM_AUTO_1R1W_1 is
  port (
    d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \q0_reg[29]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \q0_reg[31]_0\ : in STD_LOGIC;
    \q0_reg[31]_1\ : in STD_LOGIC;
    \q0_reg[31]_2\ : in STD_LOGIC;
    \ram_reg_0_7_0_0_i_6__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_7_14_14_i_3__1_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    bli_q0 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    S : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_0_7_14_14_i_1_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_7_22_22_i_1_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_7_30_30_i_1_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_reg_0_7_6_6_i_2__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[31]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_bpl_RAM_AUTO_1R1W_1 : entity is "adpcm_main_delay_bpl_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_bpl_RAM_AUTO_1R1W_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_bpl_RAM_AUTO_1R1W_1 is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^d0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \grp_decode_fu_399/grp_upzero_fu_443/sub_ln549_fu_268_p20\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \grp_decode_fu_399/grp_upzero_fu_443/wd3_fu_274_p4\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal grp_decode_fu_399_dec_del_bpl_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal q00 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^q0_reg[29]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \ram_reg_0_7_0_0_i_13__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__1_n_21\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__1_n_22\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__1_n_23\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__1_n_24\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__1_n_25\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__1_n_26\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__1_n_27\ : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_20_n_20 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_21_n_20 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_22_n_20 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_23_n_20 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_24_n_20 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_25_n_20 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_26_n_20 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_27_n_20 : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__1_n_21\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__1_n_22\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__1_n_23\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__1_n_24\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__1_n_25\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__1_n_26\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__1_n_27\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__1_n_21\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__1_n_22\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__1_n_23\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__1_n_24\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__1_n_25\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__1_n_26\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__1_n_27\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_11_n_20 : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_12_n_20 : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_13_n_20 : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_14_n_20 : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_15_n_20 : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_16_n_20 : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_17_n_20 : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_18_n_20 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__1_n_21\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__1_n_22\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__1_n_23\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__1_n_24\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__1_n_25\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__1_n_26\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__1_n_27\ : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_18_n_20 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_19_n_20 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_20_n_20 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_21_n_20 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_22_n_20 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_23_n_20 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_24_n_20 : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__1_n_21\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__1_n_22\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__1_n_23\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__1_n_24\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__1_n_25\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__1_n_26\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__1_n_27\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_3__1_n_22\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_3__1_n_23\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_3__1_n_24\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_3__1_n_25\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_3__1_n_26\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_3__1_n_27\ : STD_LOGIC;
  signal \ram_reg_0_7_30_30_i_2__1_n_27\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_10__1_n_20\ : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_19_n_20 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_20_n_20 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_21_n_20 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_22_n_20 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_23_n_20 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_24_n_20 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_25_n_20 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_26_n_20 : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__1_n_21\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__1_n_22\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__1_n_23\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__1_n_24\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__1_n_25\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__1_n_26\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__1_n_27\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__1_n_21\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__1_n_22\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__1_n_23\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__1_n_24\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__1_n_25\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__1_n_26\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__1_n_27\ : STD_LOGIC;
  signal \NLW_ram_reg_0_7_0_0_i_6__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_ram_reg_0_7_22_22_i_3__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_ram_reg_0_7_22_22_i_3__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_ram_reg_0_7_30_30_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_ram_reg_0_7_30_30_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 5;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_0_0_i_6__1\ : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_10_10 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_10_10 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_10_10 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_10_10 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_10_10 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_10_10 : label is 5;
  attribute ram_offset of ram_reg_0_7_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_7_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_7_11_11 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_11_11 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_11_11 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_11_11 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_11_11 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_11_11 : label is 5;
  attribute ram_offset of ram_reg_0_7_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_7_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_7_12_12 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_12_12 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_12_12 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_12_12 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_12_12 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_12_12 : label is 5;
  attribute ram_offset of ram_reg_0_7_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_7_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_7_13_13 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_13_13 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_13_13 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_13_13 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_13_13 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_13_13 : label is 5;
  attribute ram_offset of ram_reg_0_7_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_7_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_7_14_14 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_14_14 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_14_14 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_14_14 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_14_14 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_14_14 : label is 5;
  attribute ram_offset of ram_reg_0_7_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_7_14_14 : label is 14;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_14_14_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_14_14_i_3__1\ : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_15_15 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_15_15 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_15_15 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_15_15 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_15_15 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_15_15 : label is 5;
  attribute ram_offset of ram_reg_0_7_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_7_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_7_16_16 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_16_16 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_16_16 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_16_16 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_16_16 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_16_16 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_16_16 : label is 5;
  attribute ram_offset of ram_reg_0_7_16_16 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_16_16 : label is 16;
  attribute ram_slice_end of ram_reg_0_7_16_16 : label is 16;
  attribute RTL_RAM_BITS of ram_reg_0_7_17_17 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_17_17 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_17_17 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_17_17 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_17_17 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_17_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_17_17 : label is 5;
  attribute ram_offset of ram_reg_0_7_17_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_17_17 : label is 17;
  attribute ram_slice_end of ram_reg_0_7_17_17 : label is 17;
  attribute RTL_RAM_BITS of ram_reg_0_7_18_18 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_18_18 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_18_18 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_18_18 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_18_18 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_18_18 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_18_18 : label is 5;
  attribute ram_offset of ram_reg_0_7_18_18 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_18_18 : label is 18;
  attribute ram_slice_end of ram_reg_0_7_18_18 : label is 18;
  attribute RTL_RAM_BITS of ram_reg_0_7_19_19 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_19_19 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_19_19 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_19_19 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_19_19 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_19_19 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_19_19 : label is 5;
  attribute ram_offset of ram_reg_0_7_19_19 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_19_19 : label is 19;
  attribute ram_slice_end of ram_reg_0_7_19_19 : label is 19;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 5;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_1_1_i_2__1\ : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_20_20 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_20_20 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_20_20 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_20_20 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_20_20 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_20_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_20_20 : label is 5;
  attribute ram_offset of ram_reg_0_7_20_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_20_20 : label is 20;
  attribute ram_slice_end of ram_reg_0_7_20_20 : label is 20;
  attribute RTL_RAM_BITS of ram_reg_0_7_21_21 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_21_21 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_21_21 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_21_21 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_21_21 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_21_21 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_21_21 : label is 5;
  attribute ram_offset of ram_reg_0_7_21_21 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_21_21 : label is 21;
  attribute ram_slice_end of ram_reg_0_7_21_21 : label is 21;
  attribute RTL_RAM_BITS of ram_reg_0_7_22_22 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_22_22 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_22_22 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_22_22 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_22_22 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_22_22 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_22_22 : label is 5;
  attribute ram_offset of ram_reg_0_7_22_22 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_22_22 : label is 22;
  attribute ram_slice_end of ram_reg_0_7_22_22 : label is 22;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_22_22_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_22_22_i_3__1\ : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_23_23 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_23_23 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_23_23 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_23_23 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_23_23 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_23_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_23_23 : label is 5;
  attribute ram_offset of ram_reg_0_7_23_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_23_23 : label is 23;
  attribute ram_slice_end of ram_reg_0_7_23_23 : label is 23;
  attribute RTL_RAM_BITS of ram_reg_0_7_24_24 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_24_24 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_24_24 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_24_24 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_24_24 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_24_24 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_24_24 : label is 5;
  attribute ram_offset of ram_reg_0_7_24_24 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_24_24 : label is 24;
  attribute ram_slice_end of ram_reg_0_7_24_24 : label is 24;
  attribute RTL_RAM_BITS of ram_reg_0_7_25_25 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_25_25 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_25_25 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_25_25 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_25_25 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_25_25 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_25_25 : label is 5;
  attribute ram_offset of ram_reg_0_7_25_25 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_25_25 : label is 25;
  attribute ram_slice_end of ram_reg_0_7_25_25 : label is 25;
  attribute RTL_RAM_BITS of ram_reg_0_7_26_26 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_26_26 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_26_26 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_26_26 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_26_26 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_26_26 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_26_26 : label is 5;
  attribute ram_offset of ram_reg_0_7_26_26 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_26_26 : label is 26;
  attribute ram_slice_end of ram_reg_0_7_26_26 : label is 26;
  attribute RTL_RAM_BITS of ram_reg_0_7_27_27 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_27_27 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_27_27 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_27_27 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_27_27 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_27_27 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_27_27 : label is 5;
  attribute ram_offset of ram_reg_0_7_27_27 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_27_27 : label is 27;
  attribute ram_slice_end of ram_reg_0_7_27_27 : label is 27;
  attribute RTL_RAM_BITS of ram_reg_0_7_28_28 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_28_28 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_28_28 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_28_28 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_28_28 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_28_28 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_28_28 : label is 5;
  attribute ram_offset of ram_reg_0_7_28_28 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_28_28 : label is 28;
  attribute ram_slice_end of ram_reg_0_7_28_28 : label is 28;
  attribute RTL_RAM_BITS of ram_reg_0_7_29_29 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_29_29 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_29_29 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_29_29 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_29_29 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_29_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_29_29 : label is 5;
  attribute ram_offset of ram_reg_0_7_29_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_29_29 : label is 29;
  attribute ram_slice_end of ram_reg_0_7_29_29 : label is 29;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 5;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_30_30 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_30_30 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_30_30 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_30_30 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_30_30 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_30_30 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_30_30 : label is 5;
  attribute ram_offset of ram_reg_0_7_30_30 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_30_30 : label is 30;
  attribute ram_slice_end of ram_reg_0_7_30_30 : label is 30;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_30_30_i_2__1\ : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_31_31 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_31_31 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_31_31 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_31_31 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_31_31 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_31_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_31_31 : label is 5;
  attribute ram_offset of ram_reg_0_7_31_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_31_31 : label is 31;
  attribute ram_slice_end of ram_reg_0_7_31_31 : label is 31;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_3_3 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 5;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_7_4_4 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_4_4 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_4_4 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_4_4 : label is 5;
  attribute ram_offset of ram_reg_0_7_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_7_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_7_5_5 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_5_5 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_5_5 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_5_5 : label is 5;
  attribute ram_offset of ram_reg_0_7_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_7_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_7_6_6 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_6_6 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_6_6 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_6_6 : label is 5;
  attribute ram_offset of ram_reg_0_7_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_7_6_6 : label is 6;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_6_6_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_6_6_i_3__1\ : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_7_7 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_7_7 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_7_7 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_7_7 : label is 5;
  attribute ram_offset of ram_reg_0_7_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_7_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_7_8_8 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_8_8 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_8_8 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_8_8 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_8_8 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_8_8 : label is 5;
  attribute ram_offset of ram_reg_0_7_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_7_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_7_9_9 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_9_9 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_9_9 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_9_9 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_9_9 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_9_9 : label is 5;
  attribute ram_offset of ram_reg_0_7_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_7_9_9 : label is 9;
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
  d0(31 downto 0) <= \^d0\(31 downto 0);
  \q0_reg[29]_0\(23 downto 0) <= \^q0_reg[29]_0\(23 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => \^q\(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(10),
      Q => \^q\(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(11),
      Q => \^q\(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(12),
      Q => \^q\(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(13),
      Q => \^q\(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(14),
      Q => \^q\(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(15),
      Q => \^q\(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(16),
      Q => \^q\(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(17),
      Q => \^q\(17),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(18),
      Q => \^q\(18),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(19),
      Q => \^q\(19),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => \^q\(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(20),
      Q => \^q\(20),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(21),
      Q => \^q\(21),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(22),
      Q => \^q\(22),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(23),
      Q => \^q\(23),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(24),
      Q => \^q\(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(25),
      Q => \^q\(25),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(26),
      Q => \^q\(26),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(27),
      Q => \^q\(27),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(28),
      Q => \^q\(28),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(29),
      Q => \^q\(29),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => \^q\(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(30),
      Q => \^q\(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(31),
      Q => \^q\(31),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(3),
      Q => \^q\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(4),
      Q => \^q\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(5),
      Q => \^q\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(6),
      Q => \^q\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(7),
      Q => \^q\(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(8),
      Q => \^q\(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(9),
      Q => \^q\(9),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \^d0\(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_0_0_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ram_reg_0_7_0_0_i_6__1_0\(0),
      I2 => \ram_reg_0_7_14_14_i_3__1_0\(0),
      O => \grp_decode_fu_399/grp_upzero_fu_443/sub_ln549_fu_268_p20\(0)
    );
\ram_reg_0_7_0_0_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(0),
      I2 => \^q\(8),
      I3 => \ram_reg_0_7_0_0_i_6__1_0\(0),
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(8),
      O => \ram_reg_0_7_0_0_i_13__1_n_20\
    );
\ram_reg_0_7_0_0_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^q\(7),
      I1 => \ram_reg_0_7_0_0_i_6__1_0\(0),
      I2 => \ram_reg_0_7_14_14_i_3__1_0\(7),
      O => \grp_decode_fu_399/grp_upzero_fu_443/sub_ln549_fu_268_p20\(7)
    );
\ram_reg_0_7_0_0_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^q\(6),
      I1 => \ram_reg_0_7_0_0_i_6__1_0\(0),
      I2 => \ram_reg_0_7_14_14_i_3__1_0\(6),
      O => \grp_decode_fu_399/grp_upzero_fu_443/sub_ln549_fu_268_p20\(6)
    );
\ram_reg_0_7_0_0_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^q\(5),
      I1 => \ram_reg_0_7_0_0_i_6__1_0\(0),
      I2 => \ram_reg_0_7_14_14_i_3__1_0\(5),
      O => \grp_decode_fu_399/grp_upzero_fu_443/sub_ln549_fu_268_p20\(5)
    );
\ram_reg_0_7_0_0_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^q\(4),
      I1 => \ram_reg_0_7_0_0_i_6__1_0\(0),
      I2 => \ram_reg_0_7_14_14_i_3__1_0\(4),
      O => \grp_decode_fu_399/grp_upzero_fu_443/sub_ln549_fu_268_p20\(4)
    );
\ram_reg_0_7_0_0_i_18__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^q\(3),
      I1 => \ram_reg_0_7_0_0_i_6__1_0\(0),
      I2 => \ram_reg_0_7_14_14_i_3__1_0\(3),
      O => \grp_decode_fu_399/grp_upzero_fu_443/sub_ln549_fu_268_p20\(3)
    );
ram_reg_0_7_0_0_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^q\(2),
      I1 => \ram_reg_0_7_0_0_i_6__1_0\(0),
      I2 => \ram_reg_0_7_14_14_i_3__1_0\(2),
      O => \grp_decode_fu_399/grp_upzero_fu_443/sub_ln549_fu_268_p20\(2)
    );
\ram_reg_0_7_0_0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_decode_fu_399_dec_del_bpl_d0(0),
      O => \^d0\(0)
    );
ram_reg_0_7_0_0_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^q\(1),
      I1 => \ram_reg_0_7_0_0_i_6__1_0\(0),
      I2 => \ram_reg_0_7_14_14_i_3__1_0\(1),
      O => \grp_decode_fu_399/grp_upzero_fu_443/sub_ln549_fu_268_p20\(1)
    );
\ram_reg_0_7_0_0_i_6__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \grp_decode_fu_399/grp_upzero_fu_443/sub_ln549_fu_268_p20\(0),
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_6__1_n_20\,
      CO(6) => \ram_reg_0_7_0_0_i_6__1_n_21\,
      CO(5) => \ram_reg_0_7_0_0_i_6__1_n_22\,
      CO(4) => \ram_reg_0_7_0_0_i_6__1_n_23\,
      CO(3) => \ram_reg_0_7_0_0_i_6__1_n_24\,
      CO(2) => \ram_reg_0_7_0_0_i_6__1_n_25\,
      CO(1) => \ram_reg_0_7_0_0_i_6__1_n_26\,
      CO(0) => \ram_reg_0_7_0_0_i_6__1_n_27\,
      DI(7) => bli_q0(0),
      DI(6 downto 0) => B"0000000",
      O(7) => grp_decode_fu_399_dec_del_bpl_d0(0),
      O(6 downto 0) => \NLW_ram_reg_0_7_0_0_i_6__1_O_UNCONNECTED\(6 downto 0),
      S(7) => \ram_reg_0_7_0_0_i_13__1_n_20\,
      S(6 downto 0) => \grp_decode_fu_399/grp_upzero_fu_443/sub_ln549_fu_268_p20\(7 downto 1)
    );
ram_reg_0_7_10_10: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \^d0\(10),
      O => q00(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_10_10_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_decode_fu_399_dec_del_bpl_d0(10),
      O => \^d0\(10)
    );
ram_reg_0_7_11_11: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \^d0\(11),
      O => q00(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_11_11_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_decode_fu_399_dec_del_bpl_d0(11),
      O => \^d0\(11)
    );
ram_reg_0_7_12_12: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \^d0\(12),
      O => q00(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_12_12_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_decode_fu_399_dec_del_bpl_d0(12),
      O => \^d0\(12)
    );
ram_reg_0_7_13_13: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \^d0\(13),
      O => q00(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_13_13_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_decode_fu_399_dec_del_bpl_d0(13),
      O => \^d0\(13)
    );
ram_reg_0_7_14_14: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \^d0\(14),
      O => q00(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_14_14_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_decode_fu_399_dec_del_bpl_d0(14),
      O => \^d0\(14)
    );
ram_reg_0_7_14_14_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^q\(31),
      I1 => \ram_reg_0_7_0_0_i_6__1_0\(0),
      I2 => \ram_reg_0_7_14_14_i_3__1_0\(31),
      O => \grp_decode_fu_399/grp_upzero_fu_443/sub_ln549_fu_268_p20\(31)
    );
ram_reg_0_7_14_14_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(31),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(31),
      I2 => \^q\(24),
      I3 => \ram_reg_0_7_0_0_i_6__1_0\(0),
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(24),
      O => ram_reg_0_7_14_14_i_20_n_20
    );
ram_reg_0_7_14_14_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(31),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(31),
      I2 => \^q\(23),
      I3 => \ram_reg_0_7_0_0_i_6__1_0\(0),
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(23),
      O => ram_reg_0_7_14_14_i_21_n_20
    );
ram_reg_0_7_14_14_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(22),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(22),
      I2 => \^q\(30),
      I3 => \ram_reg_0_7_0_0_i_6__1_0\(0),
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(30),
      O => ram_reg_0_7_14_14_i_22_n_20
    );
ram_reg_0_7_14_14_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(21),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(21),
      I2 => \^q\(29),
      I3 => \ram_reg_0_7_0_0_i_6__1_0\(0),
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(29),
      O => ram_reg_0_7_14_14_i_23_n_20
    );
ram_reg_0_7_14_14_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(20),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(20),
      I2 => \^q\(28),
      I3 => \ram_reg_0_7_0_0_i_6__1_0\(0),
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(28),
      O => ram_reg_0_7_14_14_i_24_n_20
    );
ram_reg_0_7_14_14_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(19),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(19),
      I2 => \^q\(27),
      I3 => \ram_reg_0_7_0_0_i_6__1_0\(0),
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(27),
      O => ram_reg_0_7_14_14_i_25_n_20
    );
ram_reg_0_7_14_14_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(18),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(18),
      I2 => \^q\(26),
      I3 => \ram_reg_0_7_0_0_i_6__1_0\(0),
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(26),
      O => ram_reg_0_7_14_14_i_26_n_20
    );
ram_reg_0_7_14_14_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(17),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(17),
      I2 => \^q\(25),
      I3 => \ram_reg_0_7_0_0_i_6__1_0\(0),
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(25),
      O => ram_reg_0_7_14_14_i_27_n_20
    );
\ram_reg_0_7_14_14_i_2__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_6_6_i_2__1_n_20\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_14_14_i_2__1_n_20\,
      CO(6) => \ram_reg_0_7_14_14_i_2__1_n_21\,
      CO(5) => \ram_reg_0_7_14_14_i_2__1_n_22\,
      CO(4) => \ram_reg_0_7_14_14_i_2__1_n_23\,
      CO(3) => \ram_reg_0_7_14_14_i_2__1_n_24\,
      CO(2) => \ram_reg_0_7_14_14_i_2__1_n_25\,
      CO(1) => \ram_reg_0_7_14_14_i_2__1_n_26\,
      CO(0) => \ram_reg_0_7_14_14_i_2__1_n_27\,
      DI(7 downto 0) => \^q0_reg[29]_0\(13 downto 6),
      O(7 downto 0) => grp_decode_fu_399_dec_del_bpl_d0(21 downto 14),
      S(7 downto 0) => ram_reg_0_7_14_14_i_1_0(7 downto 0)
    );
\ram_reg_0_7_14_14_i_3__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_6_6_i_3__1_n_20\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_14_14_i_3__1_n_20\,
      CO(6) => \ram_reg_0_7_14_14_i_3__1_n_21\,
      CO(5) => \ram_reg_0_7_14_14_i_3__1_n_22\,
      CO(4) => \ram_reg_0_7_14_14_i_3__1_n_23\,
      CO(3) => \ram_reg_0_7_14_14_i_3__1_n_24\,
      CO(2) => \ram_reg_0_7_14_14_i_3__1_n_25\,
      CO(1) => \ram_reg_0_7_14_14_i_3__1_n_26\,
      CO(0) => \ram_reg_0_7_14_14_i_3__1_n_27\,
      DI(7) => bli_q0(29),
      DI(6) => \grp_decode_fu_399/grp_upzero_fu_443/sub_ln549_fu_268_p20\(31),
      DI(5 downto 0) => bli_q0(22 downto 17),
      O(7 downto 0) => \^q0_reg[29]_0\(16 downto 9),
      S(7) => ram_reg_0_7_14_14_i_20_n_20,
      S(6) => ram_reg_0_7_14_14_i_21_n_20,
      S(5) => ram_reg_0_7_14_14_i_22_n_20,
      S(4) => ram_reg_0_7_14_14_i_23_n_20,
      S(3) => ram_reg_0_7_14_14_i_24_n_20,
      S(2) => ram_reg_0_7_14_14_i_25_n_20,
      S(1) => ram_reg_0_7_14_14_i_26_n_20,
      S(0) => ram_reg_0_7_14_14_i_27_n_20
    );
ram_reg_0_7_15_15: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \^d0\(15),
      O => q00(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_15_15_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_decode_fu_399_dec_del_bpl_d0(15),
      O => \^d0\(15)
    );
ram_reg_0_7_16_16: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \^d0\(16),
      O => q00(16),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_16_16_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_decode_fu_399_dec_del_bpl_d0(16),
      O => \^d0\(16)
    );
ram_reg_0_7_17_17: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \^d0\(17),
      O => q00(17),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_17_17_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_decode_fu_399_dec_del_bpl_d0(17),
      O => \^d0\(17)
    );
ram_reg_0_7_18_18: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \^d0\(18),
      O => q00(18),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_18_18_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_decode_fu_399_dec_del_bpl_d0(18),
      O => \^d0\(18)
    );
ram_reg_0_7_19_19: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \^d0\(19),
      O => q00(19),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_19_19_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_decode_fu_399_dec_del_bpl_d0(19),
      O => \^d0\(19)
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \^d0\(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_1_1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_decode_fu_399_dec_del_bpl_d0(1),
      O => \^d0\(1)
    );
ram_reg_0_7_1_1_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(8),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(8),
      I2 => \^q\(16),
      I3 => \ram_reg_0_7_0_0_i_6__1_0\(0),
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(16),
      O => ram_reg_0_7_1_1_i_11_n_20
    );
ram_reg_0_7_1_1_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(7),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(7),
      I2 => \^q\(15),
      I3 => \ram_reg_0_7_0_0_i_6__1_0\(0),
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(15),
      O => ram_reg_0_7_1_1_i_12_n_20
    );
ram_reg_0_7_1_1_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(6),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(6),
      I2 => \^q\(14),
      I3 => \ram_reg_0_7_0_0_i_6__1_0\(0),
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(14),
      O => ram_reg_0_7_1_1_i_13_n_20
    );
ram_reg_0_7_1_1_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(5),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(5),
      I2 => \^q\(13),
      I3 => \ram_reg_0_7_0_0_i_6__1_0\(0),
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(13),
      O => ram_reg_0_7_1_1_i_14_n_20
    );
ram_reg_0_7_1_1_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(4),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(4),
      I2 => \^q\(12),
      I3 => \ram_reg_0_7_0_0_i_6__1_0\(0),
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(12),
      O => ram_reg_0_7_1_1_i_15_n_20
    );
ram_reg_0_7_1_1_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(3),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(3),
      I2 => \^q\(11),
      I3 => \ram_reg_0_7_0_0_i_6__1_0\(0),
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(11),
      O => ram_reg_0_7_1_1_i_16_n_20
    );
ram_reg_0_7_1_1_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(2),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(2),
      I2 => \^q\(10),
      I3 => \ram_reg_0_7_0_0_i_6__1_0\(0),
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(10),
      O => ram_reg_0_7_1_1_i_17_n_20
    );
ram_reg_0_7_1_1_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(1),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(1),
      I2 => \^q\(9),
      I3 => \ram_reg_0_7_0_0_i_6__1_0\(0),
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(9),
      O => ram_reg_0_7_1_1_i_18_n_20
    );
\ram_reg_0_7_1_1_i_2__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_6__1_n_20\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_1_1_i_2__1_n_20\,
      CO(6) => \ram_reg_0_7_1_1_i_2__1_n_21\,
      CO(5) => \ram_reg_0_7_1_1_i_2__1_n_22\,
      CO(4) => \ram_reg_0_7_1_1_i_2__1_n_23\,
      CO(3) => \ram_reg_0_7_1_1_i_2__1_n_24\,
      CO(2) => \ram_reg_0_7_1_1_i_2__1_n_25\,
      CO(1) => \ram_reg_0_7_1_1_i_2__1_n_26\,
      CO(0) => \ram_reg_0_7_1_1_i_2__1_n_27\,
      DI(7 downto 0) => bli_q0(8 downto 1),
      O(7) => \^q0_reg[29]_0\(0),
      O(6 downto 5) => \grp_decode_fu_399/grp_upzero_fu_443/wd3_fu_274_p4\(7 downto 6),
      O(4 downto 0) => grp_decode_fu_399_dec_del_bpl_d0(5 downto 1),
      S(7) => ram_reg_0_7_1_1_i_11_n_20,
      S(6) => ram_reg_0_7_1_1_i_12_n_20,
      S(5) => ram_reg_0_7_1_1_i_13_n_20,
      S(4) => ram_reg_0_7_1_1_i_14_n_20,
      S(3) => ram_reg_0_7_1_1_i_15_n_20,
      S(2) => ram_reg_0_7_1_1_i_16_n_20,
      S(1) => ram_reg_0_7_1_1_i_17_n_20,
      S(0) => ram_reg_0_7_1_1_i_18_n_20
    );
ram_reg_0_7_20_20: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \^d0\(20),
      O => q00(20),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_20_20_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_decode_fu_399_dec_del_bpl_d0(20),
      O => \^d0\(20)
    );
ram_reg_0_7_21_21: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \^d0\(21),
      O => q00(21),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_21_21_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_decode_fu_399_dec_del_bpl_d0(21),
      O => \^d0\(21)
    );
ram_reg_0_7_22_22: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \^d0\(22),
      O => q00(22),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_22_22_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_decode_fu_399_dec_del_bpl_d0(22),
      O => \^d0\(22)
    );
ram_reg_0_7_22_22_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(30),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(30),
      I2 => \^q\(31),
      I3 => \ram_reg_0_7_0_0_i_6__1_0\(0),
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(31),
      O => ram_reg_0_7_22_22_i_18_n_20
    );
ram_reg_0_7_22_22_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(29),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(29),
      I2 => \^q\(30),
      I3 => \ram_reg_0_7_0_0_i_6__1_0\(0),
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(30),
      O => ram_reg_0_7_22_22_i_19_n_20
    );
ram_reg_0_7_22_22_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(28),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(28),
      I2 => \^q\(29),
      I3 => \ram_reg_0_7_0_0_i_6__1_0\(0),
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(29),
      O => ram_reg_0_7_22_22_i_20_n_20
    );
ram_reg_0_7_22_22_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(27),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(27),
      I2 => \^q\(28),
      I3 => \ram_reg_0_7_0_0_i_6__1_0\(0),
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(28),
      O => ram_reg_0_7_22_22_i_21_n_20
    );
ram_reg_0_7_22_22_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(26),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(26),
      I2 => \^q\(27),
      I3 => \ram_reg_0_7_0_0_i_6__1_0\(0),
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(27),
      O => ram_reg_0_7_22_22_i_22_n_20
    );
ram_reg_0_7_22_22_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(25),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(25),
      I2 => \^q\(26),
      I3 => \ram_reg_0_7_0_0_i_6__1_0\(0),
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(26),
      O => ram_reg_0_7_22_22_i_23_n_20
    );
ram_reg_0_7_22_22_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(24),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(24),
      I2 => \^q\(25),
      I3 => \ram_reg_0_7_0_0_i_6__1_0\(0),
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(25),
      O => ram_reg_0_7_22_22_i_24_n_20
    );
\ram_reg_0_7_22_22_i_2__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_14_14_i_2__1_n_20\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_22_22_i_2__1_n_20\,
      CO(6) => \ram_reg_0_7_22_22_i_2__1_n_21\,
      CO(5) => \ram_reg_0_7_22_22_i_2__1_n_22\,
      CO(4) => \ram_reg_0_7_22_22_i_2__1_n_23\,
      CO(3) => \ram_reg_0_7_22_22_i_2__1_n_24\,
      CO(2) => \ram_reg_0_7_22_22_i_2__1_n_25\,
      CO(1) => \ram_reg_0_7_22_22_i_2__1_n_26\,
      CO(0) => \ram_reg_0_7_22_22_i_2__1_n_27\,
      DI(7 downto 0) => \^q0_reg[29]_0\(21 downto 14),
      O(7 downto 0) => grp_decode_fu_399_dec_del_bpl_d0(29 downto 22),
      S(7 downto 0) => ram_reg_0_7_22_22_i_1_0(7 downto 0)
    );
\ram_reg_0_7_22_22_i_3__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_14_14_i_3__1_n_20\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_ram_reg_0_7_22_22_i_3__1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \ram_reg_0_7_22_22_i_3__1_n_22\,
      CO(4) => \ram_reg_0_7_22_22_i_3__1_n_23\,
      CO(3) => \ram_reg_0_7_22_22_i_3__1_n_24\,
      CO(2) => \ram_reg_0_7_22_22_i_3__1_n_25\,
      CO(1) => \ram_reg_0_7_22_22_i_3__1_n_26\,
      CO(0) => \ram_reg_0_7_22_22_i_3__1_n_27\,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => bli_q0(28 downto 23),
      O(7) => \NLW_ram_reg_0_7_22_22_i_3__1_O_UNCONNECTED\(7),
      O(6 downto 0) => \^q0_reg[29]_0\(23 downto 17),
      S(7) => '0',
      S(6) => ram_reg_0_7_22_22_i_18_n_20,
      S(5) => ram_reg_0_7_22_22_i_19_n_20,
      S(4) => ram_reg_0_7_22_22_i_20_n_20,
      S(3) => ram_reg_0_7_22_22_i_21_n_20,
      S(2) => ram_reg_0_7_22_22_i_22_n_20,
      S(1) => ram_reg_0_7_22_22_i_23_n_20,
      S(0) => ram_reg_0_7_22_22_i_24_n_20
    );
ram_reg_0_7_23_23: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \^d0\(23),
      O => q00(23),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_23_23_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_decode_fu_399_dec_del_bpl_d0(23),
      O => \^d0\(23)
    );
ram_reg_0_7_24_24: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \^d0\(24),
      O => q00(24),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_24_24_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_decode_fu_399_dec_del_bpl_d0(24),
      O => \^d0\(24)
    );
ram_reg_0_7_25_25: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \^d0\(25),
      O => q00(25),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_25_25_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_decode_fu_399_dec_del_bpl_d0(25),
      O => \^d0\(25)
    );
ram_reg_0_7_26_26: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \^d0\(26),
      O => q00(26),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_26_26_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_decode_fu_399_dec_del_bpl_d0(26),
      O => \^d0\(26)
    );
ram_reg_0_7_27_27: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \^d0\(27),
      O => q00(27),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_27_27_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_decode_fu_399_dec_del_bpl_d0(27),
      O => \^d0\(27)
    );
ram_reg_0_7_28_28: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \^d0\(28),
      O => q00(28),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_28_28_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_decode_fu_399_dec_del_bpl_d0(28),
      O => \^d0\(28)
    );
ram_reg_0_7_29_29: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \^d0\(29),
      O => q00(29),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_29_29_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_decode_fu_399_dec_del_bpl_d0(29),
      O => \^d0\(29)
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \^d0\(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_2_2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_decode_fu_399_dec_del_bpl_d0(2),
      O => \^d0\(2)
    );
ram_reg_0_7_30_30: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \^d0\(30),
      O => q00(30),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_30_30_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_decode_fu_399_dec_del_bpl_d0(30),
      O => \^d0\(30)
    );
\ram_reg_0_7_30_30_i_2__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_22_22_i_2__1_n_20\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_ram_reg_0_7_30_30_i_2__1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \ram_reg_0_7_30_30_i_2__1_n_27\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \^q0_reg[29]_0\(22),
      O(7 downto 2) => \NLW_ram_reg_0_7_30_30_i_2__1_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => grp_decode_fu_399_dec_del_bpl_d0(31 downto 30),
      S(7 downto 2) => B"000000",
      S(1 downto 0) => ram_reg_0_7_30_30_i_1_0(1 downto 0)
    );
ram_reg_0_7_31_31: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \^d0\(31),
      O => q00(31),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_31_31_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_decode_fu_399_dec_del_bpl_d0(31),
      O => \^d0\(31)
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \^d0\(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_3_3_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_decode_fu_399_dec_del_bpl_d0(3),
      O => \^d0\(3)
    );
ram_reg_0_7_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \^d0\(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_4_4_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_decode_fu_399_dec_del_bpl_d0(4),
      O => \^d0\(4)
    );
ram_reg_0_7_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \^d0\(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_5_5_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_decode_fu_399_dec_del_bpl_d0(5),
      O => \^d0\(5)
    );
ram_reg_0_7_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \^d0\(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_6_6_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_decode_fu_399_dec_del_bpl_d0(6),
      O => \^d0\(6)
    );
\ram_reg_0_7_6_6_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \grp_decode_fu_399/grp_upzero_fu_443/wd3_fu_274_p4\(7),
      I1 => \ram_reg_0_7_6_6_i_2__1_0\(0),
      O => \ram_reg_0_7_6_6_i_10__1_n_20\
    );
ram_reg_0_7_6_6_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(16),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(16),
      I2 => \^q\(24),
      I3 => \ram_reg_0_7_0_0_i_6__1_0\(0),
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(24),
      O => ram_reg_0_7_6_6_i_19_n_20
    );
ram_reg_0_7_6_6_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(15),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(15),
      I2 => \^q\(23),
      I3 => \ram_reg_0_7_0_0_i_6__1_0\(0),
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(23),
      O => ram_reg_0_7_6_6_i_20_n_20
    );
ram_reg_0_7_6_6_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(14),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(14),
      I2 => \^q\(22),
      I3 => \ram_reg_0_7_0_0_i_6__1_0\(0),
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(22),
      O => ram_reg_0_7_6_6_i_21_n_20
    );
ram_reg_0_7_6_6_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(13),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(13),
      I2 => \^q\(21),
      I3 => \ram_reg_0_7_0_0_i_6__1_0\(0),
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(21),
      O => ram_reg_0_7_6_6_i_22_n_20
    );
ram_reg_0_7_6_6_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(12),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(12),
      I2 => \^q\(20),
      I3 => \ram_reg_0_7_0_0_i_6__1_0\(0),
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(20),
      O => ram_reg_0_7_6_6_i_23_n_20
    );
ram_reg_0_7_6_6_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(11),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(11),
      I2 => \^q\(19),
      I3 => \ram_reg_0_7_0_0_i_6__1_0\(0),
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(19),
      O => ram_reg_0_7_6_6_i_24_n_20
    );
ram_reg_0_7_6_6_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(10),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(10),
      I2 => \^q\(18),
      I3 => \ram_reg_0_7_0_0_i_6__1_0\(0),
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(18),
      O => ram_reg_0_7_6_6_i_25_n_20
    );
ram_reg_0_7_6_6_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(9),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(9),
      I2 => \^q\(17),
      I3 => \ram_reg_0_7_0_0_i_6__1_0\(0),
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(17),
      O => ram_reg_0_7_6_6_i_26_n_20
    );
\ram_reg_0_7_6_6_i_2__1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_6_6_i_2__1_n_20\,
      CO(6) => \ram_reg_0_7_6_6_i_2__1_n_21\,
      CO(5) => \ram_reg_0_7_6_6_i_2__1_n_22\,
      CO(4) => \ram_reg_0_7_6_6_i_2__1_n_23\,
      CO(3) => \ram_reg_0_7_6_6_i_2__1_n_24\,
      CO(2) => \ram_reg_0_7_6_6_i_2__1_n_25\,
      CO(1) => \ram_reg_0_7_6_6_i_2__1_n_26\,
      CO(0) => \ram_reg_0_7_6_6_i_2__1_n_27\,
      DI(7 downto 2) => \^q0_reg[29]_0\(5 downto 0),
      DI(1) => \grp_decode_fu_399/grp_upzero_fu_443/wd3_fu_274_p4\(7),
      DI(0) => '0',
      O(7 downto 0) => grp_decode_fu_399_dec_del_bpl_d0(13 downto 6),
      S(7 downto 2) => S(5 downto 0),
      S(1) => \ram_reg_0_7_6_6_i_10__1_n_20\,
      S(0) => \grp_decode_fu_399/grp_upzero_fu_443/wd3_fu_274_p4\(6)
    );
\ram_reg_0_7_6_6_i_3__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_1_1_i_2__1_n_20\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_6_6_i_3__1_n_20\,
      CO(6) => \ram_reg_0_7_6_6_i_3__1_n_21\,
      CO(5) => \ram_reg_0_7_6_6_i_3__1_n_22\,
      CO(4) => \ram_reg_0_7_6_6_i_3__1_n_23\,
      CO(3) => \ram_reg_0_7_6_6_i_3__1_n_24\,
      CO(2) => \ram_reg_0_7_6_6_i_3__1_n_25\,
      CO(1) => \ram_reg_0_7_6_6_i_3__1_n_26\,
      CO(0) => \ram_reg_0_7_6_6_i_3__1_n_27\,
      DI(7 downto 0) => bli_q0(16 downto 9),
      O(7 downto 0) => \^q0_reg[29]_0\(8 downto 1),
      S(7) => ram_reg_0_7_6_6_i_19_n_20,
      S(6) => ram_reg_0_7_6_6_i_20_n_20,
      S(5) => ram_reg_0_7_6_6_i_21_n_20,
      S(4) => ram_reg_0_7_6_6_i_22_n_20,
      S(3) => ram_reg_0_7_6_6_i_23_n_20,
      S(2) => ram_reg_0_7_6_6_i_24_n_20,
      S(1) => ram_reg_0_7_6_6_i_25_n_20,
      S(0) => ram_reg_0_7_6_6_i_26_n_20
    );
ram_reg_0_7_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \^d0\(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_7_7_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_decode_fu_399_dec_del_bpl_d0(7),
      O => \^d0\(7)
    );
ram_reg_0_7_8_8: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \^d0\(8),
      O => q00(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_8_8_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_decode_fu_399_dec_del_bpl_d0(8),
      O => \^d0\(8)
    );
ram_reg_0_7_9_9: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \^d0\(9),
      O => q00(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_9_9_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_decode_fu_399_dec_del_bpl_d0(9),
      O => \^d0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_bpl_RAM_AUTO_1R1W_3 is
  port (
    \q0_reg[29]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    grp_filtez_fu_430_bpl_q0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    delay_bph_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ram_reg_0_7_14_14_i_1__1_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_0_7_22_22_i_1__1_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_0_7_30_30_i_1__1_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ram_reg_0_7_6_6_i_2__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_bpl_RAM_AUTO_1R1W_3 : entity is "adpcm_main_delay_bpl_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_bpl_RAM_AUTO_1R1W_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_bpl_RAM_AUTO_1R1W_3 is
  signal delay_bph_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \grp_encode_fu_333/grp_upzero_fu_461/sub_ln549_fu_268_p20\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_encode_fu_333/grp_upzero_fu_461/wd3_fu_274_p4\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal grp_encode_fu_333_delay_bph_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal q00 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^q0_reg[29]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \ram_reg_0_7_0_0_i_11__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__2_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__0_n_21\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__0_n_22\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__0_n_23\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__0_n_24\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__0_n_25\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__0_n_26\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__0_n_27\ : STD_LOGIC;
  signal \ram_reg_0_7_10_10_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_12_12_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_13_13_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_12__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_13__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_14__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_15__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_16__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_17__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_18__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_19__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__0_n_21\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__0_n_22\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__0_n_23\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__0_n_24\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__0_n_25\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__0_n_26\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__0_n_27\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__0_n_21\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__0_n_22\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__0_n_23\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__0_n_24\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__0_n_25\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__0_n_26\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__0_n_27\ : STD_LOGIC;
  signal \ram_reg_0_7_15_15_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_16_16_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_17_17_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_18_18_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_19_19_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_10__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__0_n_21\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__0_n_22\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__0_n_23\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__0_n_24\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__0_n_25\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__0_n_26\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__0_n_27\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_3__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_4__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_5__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_6__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_7__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_8__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_9__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_20_20_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_21_21_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_12__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_13__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_14__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_15__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_16__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_17__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_18__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__0_n_21\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__0_n_22\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__0_n_23\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__0_n_24\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__0_n_25\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__0_n_26\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__0_n_27\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_3__0_n_22\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_3__0_n_23\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_3__0_n_24\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_3__0_n_25\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_3__0_n_26\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_3__0_n_27\ : STD_LOGIC;
  signal \ram_reg_0_7_23_23_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_24_24_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_25_25_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_26_26_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_27_27_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_28_28_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_29_29_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_30_30_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_30_30_i_2__0_n_27\ : STD_LOGIC;
  signal \ram_reg_0_7_31_31_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_4_4_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_5_5_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_10__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_11__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_12__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_13__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_14__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_15__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_16__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_17__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_18__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__0_n_21\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__0_n_22\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__0_n_23\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__0_n_24\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__0_n_25\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__0_n_26\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__0_n_27\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__0_n_21\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__0_n_22\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__0_n_23\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__0_n_24\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__0_n_25\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__0_n_26\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__0_n_27\ : STD_LOGIC;
  signal \ram_reg_0_7_7_7_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_8_8_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_9_9_i_1__1_n_20\ : STD_LOGIC;
  signal \NLW_ram_reg_0_7_0_0_i_6__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_ram_reg_0_7_22_22_i_3__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_ram_reg_0_7_22_22_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_ram_reg_0_7_30_30_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_ram_reg_0_7_30_30_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 5;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_0_0_i_6__0\ : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_10_10 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_10_10 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_10_10 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_10_10 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_10_10 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_10_10 : label is 5;
  attribute ram_offset of ram_reg_0_7_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_7_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_7_11_11 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_11_11 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_11_11 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_11_11 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_11_11 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_11_11 : label is 5;
  attribute ram_offset of ram_reg_0_7_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_7_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_7_12_12 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_12_12 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_12_12 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_12_12 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_12_12 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_12_12 : label is 5;
  attribute ram_offset of ram_reg_0_7_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_7_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_7_13_13 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_13_13 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_13_13 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_13_13 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_13_13 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_13_13 : label is 5;
  attribute ram_offset of ram_reg_0_7_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_7_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_7_14_14 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_14_14 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_14_14 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_14_14 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_14_14 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_14_14 : label is 5;
  attribute ram_offset of ram_reg_0_7_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_7_14_14 : label is 14;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_14_14_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_14_14_i_3__0\ : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_15_15 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_15_15 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_15_15 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_15_15 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_15_15 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_15_15 : label is 5;
  attribute ram_offset of ram_reg_0_7_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_7_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_7_16_16 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_16_16 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_16_16 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_16_16 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_16_16 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_16_16 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_16_16 : label is 5;
  attribute ram_offset of ram_reg_0_7_16_16 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_16_16 : label is 16;
  attribute ram_slice_end of ram_reg_0_7_16_16 : label is 16;
  attribute RTL_RAM_BITS of ram_reg_0_7_17_17 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_17_17 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_17_17 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_17_17 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_17_17 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_17_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_17_17 : label is 5;
  attribute ram_offset of ram_reg_0_7_17_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_17_17 : label is 17;
  attribute ram_slice_end of ram_reg_0_7_17_17 : label is 17;
  attribute RTL_RAM_BITS of ram_reg_0_7_18_18 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_18_18 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_18_18 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_18_18 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_18_18 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_18_18 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_18_18 : label is 5;
  attribute ram_offset of ram_reg_0_7_18_18 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_18_18 : label is 18;
  attribute ram_slice_end of ram_reg_0_7_18_18 : label is 18;
  attribute RTL_RAM_BITS of ram_reg_0_7_19_19 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_19_19 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_19_19 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_19_19 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_19_19 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_19_19 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_19_19 : label is 5;
  attribute ram_offset of ram_reg_0_7_19_19 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_19_19 : label is 19;
  attribute ram_slice_end of ram_reg_0_7_19_19 : label is 19;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 5;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_1_1_i_2__0\ : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_20_20 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_20_20 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_20_20 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_20_20 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_20_20 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_20_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_20_20 : label is 5;
  attribute ram_offset of ram_reg_0_7_20_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_20_20 : label is 20;
  attribute ram_slice_end of ram_reg_0_7_20_20 : label is 20;
  attribute RTL_RAM_BITS of ram_reg_0_7_21_21 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_21_21 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_21_21 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_21_21 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_21_21 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_21_21 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_21_21 : label is 5;
  attribute ram_offset of ram_reg_0_7_21_21 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_21_21 : label is 21;
  attribute ram_slice_end of ram_reg_0_7_21_21 : label is 21;
  attribute RTL_RAM_BITS of ram_reg_0_7_22_22 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_22_22 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_22_22 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_22_22 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_22_22 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_22_22 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_22_22 : label is 5;
  attribute ram_offset of ram_reg_0_7_22_22 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_22_22 : label is 22;
  attribute ram_slice_end of ram_reg_0_7_22_22 : label is 22;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_22_22_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_22_22_i_3__0\ : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_23_23 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_23_23 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_23_23 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_23_23 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_23_23 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_23_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_23_23 : label is 5;
  attribute ram_offset of ram_reg_0_7_23_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_23_23 : label is 23;
  attribute ram_slice_end of ram_reg_0_7_23_23 : label is 23;
  attribute RTL_RAM_BITS of ram_reg_0_7_24_24 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_24_24 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_24_24 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_24_24 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_24_24 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_24_24 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_24_24 : label is 5;
  attribute ram_offset of ram_reg_0_7_24_24 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_24_24 : label is 24;
  attribute ram_slice_end of ram_reg_0_7_24_24 : label is 24;
  attribute RTL_RAM_BITS of ram_reg_0_7_25_25 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_25_25 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_25_25 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_25_25 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_25_25 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_25_25 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_25_25 : label is 5;
  attribute ram_offset of ram_reg_0_7_25_25 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_25_25 : label is 25;
  attribute ram_slice_end of ram_reg_0_7_25_25 : label is 25;
  attribute RTL_RAM_BITS of ram_reg_0_7_26_26 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_26_26 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_26_26 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_26_26 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_26_26 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_26_26 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_26_26 : label is 5;
  attribute ram_offset of ram_reg_0_7_26_26 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_26_26 : label is 26;
  attribute ram_slice_end of ram_reg_0_7_26_26 : label is 26;
  attribute RTL_RAM_BITS of ram_reg_0_7_27_27 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_27_27 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_27_27 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_27_27 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_27_27 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_27_27 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_27_27 : label is 5;
  attribute ram_offset of ram_reg_0_7_27_27 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_27_27 : label is 27;
  attribute ram_slice_end of ram_reg_0_7_27_27 : label is 27;
  attribute RTL_RAM_BITS of ram_reg_0_7_28_28 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_28_28 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_28_28 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_28_28 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_28_28 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_28_28 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_28_28 : label is 5;
  attribute ram_offset of ram_reg_0_7_28_28 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_28_28 : label is 28;
  attribute ram_slice_end of ram_reg_0_7_28_28 : label is 28;
  attribute RTL_RAM_BITS of ram_reg_0_7_29_29 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_29_29 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_29_29 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_29_29 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_29_29 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_29_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_29_29 : label is 5;
  attribute ram_offset of ram_reg_0_7_29_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_29_29 : label is 29;
  attribute ram_slice_end of ram_reg_0_7_29_29 : label is 29;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 5;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_30_30 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_30_30 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_30_30 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_30_30 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_30_30 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_30_30 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_30_30 : label is 5;
  attribute ram_offset of ram_reg_0_7_30_30 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_30_30 : label is 30;
  attribute ram_slice_end of ram_reg_0_7_30_30 : label is 30;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_30_30_i_2__0\ : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_31_31 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_31_31 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_31_31 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_31_31 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_31_31 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_31_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_31_31 : label is 5;
  attribute ram_offset of ram_reg_0_7_31_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_31_31 : label is 31;
  attribute ram_slice_end of ram_reg_0_7_31_31 : label is 31;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_3_3 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 5;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_7_4_4 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_4_4 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_4_4 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_4_4 : label is 5;
  attribute ram_offset of ram_reg_0_7_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_7_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_7_5_5 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_5_5 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_5_5 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_5_5 : label is 5;
  attribute ram_offset of ram_reg_0_7_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_7_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_7_6_6 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_6_6 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_6_6 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_6_6 : label is 5;
  attribute ram_offset of ram_reg_0_7_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_7_6_6 : label is 6;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_6_6_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_6_6_i_3__0\ : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_7_7 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_7_7 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_7_7 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_7_7 : label is 5;
  attribute ram_offset of ram_reg_0_7_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_7_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_7_8_8 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_8_8 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_8_8 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_8_8 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_8_8 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_8_8 : label is 5;
  attribute ram_offset of ram_reg_0_7_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_7_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_7_9_9 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_9_9 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_9_9 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_9_9 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_9_9 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_9_9 : label is 5;
  attribute ram_offset of ram_reg_0_7_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_7_9_9 : label is 9;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product__0_i_10__1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \tmp_product__0_i_11__1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \tmp_product__0_i_12__1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \tmp_product__0_i_13__1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \tmp_product__0_i_14__1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \tmp_product__0_i_15__1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \tmp_product__0_i_1__1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \tmp_product__0_i_2__1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \tmp_product__0_i_3__1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \tmp_product__0_i_4__1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \tmp_product__0_i_5__1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \tmp_product__0_i_6__1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \tmp_product__0_i_7__1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \tmp_product__0_i_8__1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \tmp_product__0_i_9__1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \tmp_product_i_17__2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \tmp_product_i_18__1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \tmp_product_i_19__1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \tmp_product_i_20__1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \tmp_product_i_21__1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \tmp_product_i_22__1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \tmp_product_i_23__1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \tmp_product_i_24__1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \tmp_product_i_25__1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \tmp_product_i_26__1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \tmp_product_i_27__2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \tmp_product_i_28__1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \tmp_product_i_29__1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \tmp_product_i_30__2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \tmp_product_i_31__1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \tmp_product_i_32__1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of tmp_product_i_33 : label is "soft_lutpair48";
begin
  \q0_reg[29]_0\(23 downto 0) <= \^q0_reg[29]_0\(23 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => delay_bph_q0(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(10),
      Q => delay_bph_q0(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(11),
      Q => delay_bph_q0(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(12),
      Q => delay_bph_q0(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(13),
      Q => delay_bph_q0(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(14),
      Q => delay_bph_q0(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(15),
      Q => delay_bph_q0(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(16),
      Q => delay_bph_q0(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(17),
      Q => delay_bph_q0(17),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(18),
      Q => delay_bph_q0(18),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(19),
      Q => delay_bph_q0(19),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => delay_bph_q0(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(20),
      Q => delay_bph_q0(20),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(21),
      Q => delay_bph_q0(21),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(22),
      Q => delay_bph_q0(22),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(23),
      Q => delay_bph_q0(23),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(24),
      Q => delay_bph_q0(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(25),
      Q => delay_bph_q0(25),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(26),
      Q => delay_bph_q0(26),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(27),
      Q => delay_bph_q0(27),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(28),
      Q => delay_bph_q0(28),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(29),
      Q => delay_bph_q0(29),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => delay_bph_q0(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(30),
      Q => delay_bph_q0(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(31),
      Q => delay_bph_q0(31),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(3),
      Q => delay_bph_q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(4),
      Q => delay_bph_q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(5),
      Q => delay_bph_q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(6),
      Q => delay_bph_q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(7),
      Q => delay_bph_q0(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(8),
      Q => delay_bph_q0(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(9),
      Q => delay_bph_q0(9),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__2_n_20\,
      O => q00(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_10__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay_bph_q0(0),
      O => \grp_encode_fu_333/grp_upzero_fu_461/sub_ln549_fu_268_p20\(0)
    );
\ram_reg_0_7_0_0_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(0),
      I1 => delay_bph_q0(8),
      O => \ram_reg_0_7_0_0_i_11__1_n_20\
    );
\ram_reg_0_7_0_0_i_12__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay_bph_q0(7),
      O => \grp_encode_fu_333/grp_upzero_fu_461/sub_ln549_fu_268_p20\(7)
    );
\ram_reg_0_7_0_0_i_13__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay_bph_q0(6),
      O => \grp_encode_fu_333/grp_upzero_fu_461/sub_ln549_fu_268_p20\(6)
    );
\ram_reg_0_7_0_0_i_14__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay_bph_q0(5),
      O => \grp_encode_fu_333/grp_upzero_fu_461/sub_ln549_fu_268_p20\(5)
    );
\ram_reg_0_7_0_0_i_15__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay_bph_q0(4),
      O => \grp_encode_fu_333/grp_upzero_fu_461/sub_ln549_fu_268_p20\(4)
    );
\ram_reg_0_7_0_0_i_16__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay_bph_q0(3),
      O => \grp_encode_fu_333/grp_upzero_fu_461/sub_ln549_fu_268_p20\(3)
    );
\ram_reg_0_7_0_0_i_17__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay_bph_q0(2),
      O => \grp_encode_fu_333/grp_upzero_fu_461/sub_ln549_fu_268_p20\(2)
    );
\ram_reg_0_7_0_0_i_18__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay_bph_q0(1),
      O => \grp_encode_fu_333/grp_upzero_fu_461/sub_ln549_fu_268_p20\(1)
    );
\ram_reg_0_7_0_0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_0\(0),
      I1 => grp_encode_fu_333_delay_bph_d0(0),
      O => \ram_reg_0_7_0_0_i_1__2_n_20\
    );
\ram_reg_0_7_0_0_i_6__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \grp_encode_fu_333/grp_upzero_fu_461/sub_ln549_fu_268_p20\(0),
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_6__0_n_20\,
      CO(6) => \ram_reg_0_7_0_0_i_6__0_n_21\,
      CO(5) => \ram_reg_0_7_0_0_i_6__0_n_22\,
      CO(4) => \ram_reg_0_7_0_0_i_6__0_n_23\,
      CO(3) => \ram_reg_0_7_0_0_i_6__0_n_24\,
      CO(2) => \ram_reg_0_7_0_0_i_6__0_n_25\,
      CO(1) => \ram_reg_0_7_0_0_i_6__0_n_26\,
      CO(0) => \ram_reg_0_7_0_0_i_6__0_n_27\,
      DI(7) => delay_bph_q0(0),
      DI(6 downto 0) => B"0000000",
      O(7) => grp_encode_fu_333_delay_bph_d0(0),
      O(6 downto 0) => \NLW_ram_reg_0_7_0_0_i_6__0_O_UNCONNECTED\(6 downto 0),
      S(7) => \ram_reg_0_7_0_0_i_11__1_n_20\,
      S(6 downto 0) => \grp_encode_fu_333/grp_upzero_fu_461/sub_ln549_fu_268_p20\(7 downto 1)
    );
ram_reg_0_7_10_10: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_10_10_i_1__1_n_20\,
      O => q00(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_10_10_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_0\(0),
      I1 => grp_encode_fu_333_delay_bph_d0(10),
      O => \ram_reg_0_7_10_10_i_1__1_n_20\
    );
ram_reg_0_7_11_11: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_11_11_i_1__1_n_20\,
      O => q00(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_11_11_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_0\(0),
      I1 => grp_encode_fu_333_delay_bph_d0(11),
      O => \ram_reg_0_7_11_11_i_1__1_n_20\
    );
ram_reg_0_7_12_12: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_12_12_i_1__1_n_20\,
      O => q00(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_12_12_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_0\(0),
      I1 => grp_encode_fu_333_delay_bph_d0(12),
      O => \ram_reg_0_7_12_12_i_1__1_n_20\
    );
ram_reg_0_7_13_13: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_13_13_i_1__1_n_20\,
      O => q00(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_13_13_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_0\(0),
      I1 => grp_encode_fu_333_delay_bph_d0(13),
      O => \ram_reg_0_7_13_13_i_1__1_n_20\
    );
ram_reg_0_7_14_14: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_14_14_i_1__1_n_20\,
      O => q00(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_14_14_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(31),
      I1 => delay_bph_q0(24),
      O => \ram_reg_0_7_14_14_i_12__1_n_20\
    );
\ram_reg_0_7_14_14_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(31),
      I1 => delay_bph_q0(23),
      O => \ram_reg_0_7_14_14_i_13__1_n_20\
    );
\ram_reg_0_7_14_14_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(22),
      I1 => delay_bph_q0(30),
      O => \ram_reg_0_7_14_14_i_14__1_n_20\
    );
\ram_reg_0_7_14_14_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(21),
      I1 => delay_bph_q0(29),
      O => \ram_reg_0_7_14_14_i_15__1_n_20\
    );
\ram_reg_0_7_14_14_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(20),
      I1 => delay_bph_q0(28),
      O => \ram_reg_0_7_14_14_i_16__1_n_20\
    );
\ram_reg_0_7_14_14_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(19),
      I1 => delay_bph_q0(27),
      O => \ram_reg_0_7_14_14_i_17__1_n_20\
    );
\ram_reg_0_7_14_14_i_18__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(18),
      I1 => delay_bph_q0(26),
      O => \ram_reg_0_7_14_14_i_18__1_n_20\
    );
\ram_reg_0_7_14_14_i_19__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(17),
      I1 => delay_bph_q0(25),
      O => \ram_reg_0_7_14_14_i_19__1_n_20\
    );
\ram_reg_0_7_14_14_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_0\(0),
      I1 => grp_encode_fu_333_delay_bph_d0(14),
      O => \ram_reg_0_7_14_14_i_1__1_n_20\
    );
\ram_reg_0_7_14_14_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_6_6_i_2__0_n_20\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_14_14_i_2__0_n_20\,
      CO(6) => \ram_reg_0_7_14_14_i_2__0_n_21\,
      CO(5) => \ram_reg_0_7_14_14_i_2__0_n_22\,
      CO(4) => \ram_reg_0_7_14_14_i_2__0_n_23\,
      CO(3) => \ram_reg_0_7_14_14_i_2__0_n_24\,
      CO(2) => \ram_reg_0_7_14_14_i_2__0_n_25\,
      CO(1) => \ram_reg_0_7_14_14_i_2__0_n_26\,
      CO(0) => \ram_reg_0_7_14_14_i_2__0_n_27\,
      DI(7 downto 0) => \^q0_reg[29]_0\(13 downto 6),
      O(7 downto 0) => grp_encode_fu_333_delay_bph_d0(21 downto 14),
      S(7 downto 0) => \ram_reg_0_7_14_14_i_1__1_0\(7 downto 0)
    );
\ram_reg_0_7_14_14_i_3__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_6_6_i_3__0_n_20\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_14_14_i_3__0_n_20\,
      CO(6) => \ram_reg_0_7_14_14_i_3__0_n_21\,
      CO(5) => \ram_reg_0_7_14_14_i_3__0_n_22\,
      CO(4) => \ram_reg_0_7_14_14_i_3__0_n_23\,
      CO(3) => \ram_reg_0_7_14_14_i_3__0_n_24\,
      CO(2) => \ram_reg_0_7_14_14_i_3__0_n_25\,
      CO(1) => \ram_reg_0_7_14_14_i_3__0_n_26\,
      CO(0) => \ram_reg_0_7_14_14_i_3__0_n_27\,
      DI(7) => delay_bph_q0(31),
      DI(6 downto 0) => delay_bph_q0(23 downto 17),
      O(7 downto 0) => \^q0_reg[29]_0\(16 downto 9),
      S(7) => \ram_reg_0_7_14_14_i_12__1_n_20\,
      S(6) => \ram_reg_0_7_14_14_i_13__1_n_20\,
      S(5) => \ram_reg_0_7_14_14_i_14__1_n_20\,
      S(4) => \ram_reg_0_7_14_14_i_15__1_n_20\,
      S(3) => \ram_reg_0_7_14_14_i_16__1_n_20\,
      S(2) => \ram_reg_0_7_14_14_i_17__1_n_20\,
      S(1) => \ram_reg_0_7_14_14_i_18__1_n_20\,
      S(0) => \ram_reg_0_7_14_14_i_19__1_n_20\
    );
ram_reg_0_7_15_15: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_15_15_i_1__1_n_20\,
      O => q00(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_15_15_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_0\(0),
      I1 => grp_encode_fu_333_delay_bph_d0(15),
      O => \ram_reg_0_7_15_15_i_1__1_n_20\
    );
ram_reg_0_7_16_16: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_16_16_i_1__1_n_20\,
      O => q00(16),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_16_16_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_0\(0),
      I1 => grp_encode_fu_333_delay_bph_d0(16),
      O => \ram_reg_0_7_16_16_i_1__1_n_20\
    );
ram_reg_0_7_17_17: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_17_17_i_1__1_n_20\,
      O => q00(17),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_17_17_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_0\(0),
      I1 => grp_encode_fu_333_delay_bph_d0(17),
      O => \ram_reg_0_7_17_17_i_1__1_n_20\
    );
ram_reg_0_7_18_18: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_18_18_i_1__1_n_20\,
      O => q00(18),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_18_18_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_0\(0),
      I1 => grp_encode_fu_333_delay_bph_d0(18),
      O => \ram_reg_0_7_18_18_i_1__1_n_20\
    );
ram_reg_0_7_19_19: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_19_19_i_1__1_n_20\,
      O => q00(19),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_19_19_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_0\(0),
      I1 => grp_encode_fu_333_delay_bph_d0(19),
      O => \ram_reg_0_7_19_19_i_1__1_n_20\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__1_n_20\,
      O => q00(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(1),
      I1 => delay_bph_q0(9),
      O => \ram_reg_0_7_1_1_i_10__1_n_20\
    );
\ram_reg_0_7_1_1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_0\(0),
      I1 => grp_encode_fu_333_delay_bph_d0(1),
      O => \ram_reg_0_7_1_1_i_1__1_n_20\
    );
\ram_reg_0_7_1_1_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_6__0_n_20\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_1_1_i_2__0_n_20\,
      CO(6) => \ram_reg_0_7_1_1_i_2__0_n_21\,
      CO(5) => \ram_reg_0_7_1_1_i_2__0_n_22\,
      CO(4) => \ram_reg_0_7_1_1_i_2__0_n_23\,
      CO(3) => \ram_reg_0_7_1_1_i_2__0_n_24\,
      CO(2) => \ram_reg_0_7_1_1_i_2__0_n_25\,
      CO(1) => \ram_reg_0_7_1_1_i_2__0_n_26\,
      CO(0) => \ram_reg_0_7_1_1_i_2__0_n_27\,
      DI(7 downto 0) => delay_bph_q0(8 downto 1),
      O(7) => \^q0_reg[29]_0\(0),
      O(6 downto 5) => \grp_encode_fu_333/grp_upzero_fu_461/wd3_fu_274_p4\(7 downto 6),
      O(4 downto 0) => grp_encode_fu_333_delay_bph_d0(5 downto 1),
      S(7) => \ram_reg_0_7_1_1_i_3__1_n_20\,
      S(6) => \ram_reg_0_7_1_1_i_4__1_n_20\,
      S(5) => \ram_reg_0_7_1_1_i_5__1_n_20\,
      S(4) => \ram_reg_0_7_1_1_i_6__1_n_20\,
      S(3) => \ram_reg_0_7_1_1_i_7__1_n_20\,
      S(2) => \ram_reg_0_7_1_1_i_8__1_n_20\,
      S(1) => \ram_reg_0_7_1_1_i_9__1_n_20\,
      S(0) => \ram_reg_0_7_1_1_i_10__1_n_20\
    );
\ram_reg_0_7_1_1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(8),
      I1 => delay_bph_q0(16),
      O => \ram_reg_0_7_1_1_i_3__1_n_20\
    );
\ram_reg_0_7_1_1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(7),
      I1 => delay_bph_q0(15),
      O => \ram_reg_0_7_1_1_i_4__1_n_20\
    );
\ram_reg_0_7_1_1_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(6),
      I1 => delay_bph_q0(14),
      O => \ram_reg_0_7_1_1_i_5__1_n_20\
    );
\ram_reg_0_7_1_1_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(5),
      I1 => delay_bph_q0(13),
      O => \ram_reg_0_7_1_1_i_6__1_n_20\
    );
\ram_reg_0_7_1_1_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(4),
      I1 => delay_bph_q0(12),
      O => \ram_reg_0_7_1_1_i_7__1_n_20\
    );
\ram_reg_0_7_1_1_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(3),
      I1 => delay_bph_q0(11),
      O => \ram_reg_0_7_1_1_i_8__1_n_20\
    );
\ram_reg_0_7_1_1_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(2),
      I1 => delay_bph_q0(10),
      O => \ram_reg_0_7_1_1_i_9__1_n_20\
    );
ram_reg_0_7_20_20: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_20_20_i_1__1_n_20\,
      O => q00(20),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_20_20_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_0\(0),
      I1 => grp_encode_fu_333_delay_bph_d0(20),
      O => \ram_reg_0_7_20_20_i_1__1_n_20\
    );
ram_reg_0_7_21_21: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_21_21_i_1__1_n_20\,
      O => q00(21),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_21_21_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_0\(0),
      I1 => grp_encode_fu_333_delay_bph_d0(21),
      O => \ram_reg_0_7_21_21_i_1__1_n_20\
    );
ram_reg_0_7_22_22: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_22_22_i_1__1_n_20\,
      O => q00(22),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_22_22_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(30),
      I1 => delay_bph_q0(31),
      O => \ram_reg_0_7_22_22_i_12__1_n_20\
    );
\ram_reg_0_7_22_22_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(29),
      I1 => delay_bph_q0(30),
      O => \ram_reg_0_7_22_22_i_13__1_n_20\
    );
\ram_reg_0_7_22_22_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(28),
      I1 => delay_bph_q0(29),
      O => \ram_reg_0_7_22_22_i_14__1_n_20\
    );
\ram_reg_0_7_22_22_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(27),
      I1 => delay_bph_q0(28),
      O => \ram_reg_0_7_22_22_i_15__1_n_20\
    );
\ram_reg_0_7_22_22_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(26),
      I1 => delay_bph_q0(27),
      O => \ram_reg_0_7_22_22_i_16__1_n_20\
    );
\ram_reg_0_7_22_22_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(25),
      I1 => delay_bph_q0(26),
      O => \ram_reg_0_7_22_22_i_17__1_n_20\
    );
\ram_reg_0_7_22_22_i_18__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(24),
      I1 => delay_bph_q0(25),
      O => \ram_reg_0_7_22_22_i_18__1_n_20\
    );
\ram_reg_0_7_22_22_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_0\(0),
      I1 => grp_encode_fu_333_delay_bph_d0(22),
      O => \ram_reg_0_7_22_22_i_1__1_n_20\
    );
\ram_reg_0_7_22_22_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_14_14_i_2__0_n_20\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_22_22_i_2__0_n_20\,
      CO(6) => \ram_reg_0_7_22_22_i_2__0_n_21\,
      CO(5) => \ram_reg_0_7_22_22_i_2__0_n_22\,
      CO(4) => \ram_reg_0_7_22_22_i_2__0_n_23\,
      CO(3) => \ram_reg_0_7_22_22_i_2__0_n_24\,
      CO(2) => \ram_reg_0_7_22_22_i_2__0_n_25\,
      CO(1) => \ram_reg_0_7_22_22_i_2__0_n_26\,
      CO(0) => \ram_reg_0_7_22_22_i_2__0_n_27\,
      DI(7 downto 0) => \^q0_reg[29]_0\(21 downto 14),
      O(7 downto 0) => grp_encode_fu_333_delay_bph_d0(29 downto 22),
      S(7 downto 0) => \ram_reg_0_7_22_22_i_1__1_0\(7 downto 0)
    );
\ram_reg_0_7_22_22_i_3__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_14_14_i_3__0_n_20\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_ram_reg_0_7_22_22_i_3__0_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \ram_reg_0_7_22_22_i_3__0_n_22\,
      CO(4) => \ram_reg_0_7_22_22_i_3__0_n_23\,
      CO(3) => \ram_reg_0_7_22_22_i_3__0_n_24\,
      CO(2) => \ram_reg_0_7_22_22_i_3__0_n_25\,
      CO(1) => \ram_reg_0_7_22_22_i_3__0_n_26\,
      CO(0) => \ram_reg_0_7_22_22_i_3__0_n_27\,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => delay_bph_q0(29 downto 24),
      O(7) => \NLW_ram_reg_0_7_22_22_i_3__0_O_UNCONNECTED\(7),
      O(6 downto 0) => \^q0_reg[29]_0\(23 downto 17),
      S(7) => '0',
      S(6) => \ram_reg_0_7_22_22_i_12__1_n_20\,
      S(5) => \ram_reg_0_7_22_22_i_13__1_n_20\,
      S(4) => \ram_reg_0_7_22_22_i_14__1_n_20\,
      S(3) => \ram_reg_0_7_22_22_i_15__1_n_20\,
      S(2) => \ram_reg_0_7_22_22_i_16__1_n_20\,
      S(1) => \ram_reg_0_7_22_22_i_17__1_n_20\,
      S(0) => \ram_reg_0_7_22_22_i_18__1_n_20\
    );
ram_reg_0_7_23_23: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_23_23_i_1__1_n_20\,
      O => q00(23),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_23_23_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_0\(0),
      I1 => grp_encode_fu_333_delay_bph_d0(23),
      O => \ram_reg_0_7_23_23_i_1__1_n_20\
    );
ram_reg_0_7_24_24: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_24_24_i_1__1_n_20\,
      O => q00(24),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_24_24_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_0\(0),
      I1 => grp_encode_fu_333_delay_bph_d0(24),
      O => \ram_reg_0_7_24_24_i_1__1_n_20\
    );
ram_reg_0_7_25_25: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_25_25_i_1__1_n_20\,
      O => q00(25),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_25_25_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_0\(0),
      I1 => grp_encode_fu_333_delay_bph_d0(25),
      O => \ram_reg_0_7_25_25_i_1__1_n_20\
    );
ram_reg_0_7_26_26: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_26_26_i_1__1_n_20\,
      O => q00(26),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_26_26_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_0\(0),
      I1 => grp_encode_fu_333_delay_bph_d0(26),
      O => \ram_reg_0_7_26_26_i_1__1_n_20\
    );
ram_reg_0_7_27_27: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_27_27_i_1__1_n_20\,
      O => q00(27),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_27_27_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_0\(0),
      I1 => grp_encode_fu_333_delay_bph_d0(27),
      O => \ram_reg_0_7_27_27_i_1__1_n_20\
    );
ram_reg_0_7_28_28: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_28_28_i_1__1_n_20\,
      O => q00(28),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_28_28_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_0\(0),
      I1 => grp_encode_fu_333_delay_bph_d0(28),
      O => \ram_reg_0_7_28_28_i_1__1_n_20\
    );
ram_reg_0_7_29_29: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_29_29_i_1__1_n_20\,
      O => q00(29),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_29_29_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_0\(0),
      I1 => grp_encode_fu_333_delay_bph_d0(29),
      O => \ram_reg_0_7_29_29_i_1__1_n_20\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__1_n_20\,
      O => q00(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_0\(0),
      I1 => grp_encode_fu_333_delay_bph_d0(2),
      O => \ram_reg_0_7_2_2_i_1__1_n_20\
    );
ram_reg_0_7_30_30: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_30_30_i_1__1_n_20\,
      O => q00(30),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_30_30_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_0\(0),
      I1 => grp_encode_fu_333_delay_bph_d0(30),
      O => \ram_reg_0_7_30_30_i_1__1_n_20\
    );
\ram_reg_0_7_30_30_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_22_22_i_2__0_n_20\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_ram_reg_0_7_30_30_i_2__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \ram_reg_0_7_30_30_i_2__0_n_27\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \^q0_reg[29]_0\(22),
      O(7 downto 2) => \NLW_ram_reg_0_7_30_30_i_2__0_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => grp_encode_fu_333_delay_bph_d0(31 downto 30),
      S(7 downto 2) => B"000000",
      S(1 downto 0) => \ram_reg_0_7_30_30_i_1__1_0\(1 downto 0)
    );
ram_reg_0_7_31_31: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_31_31_i_1__1_n_20\,
      O => q00(31),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_31_31_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_0\(0),
      I1 => grp_encode_fu_333_delay_bph_d0(31),
      O => \ram_reg_0_7_31_31_i_1__1_n_20\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_3_3_i_1__1_n_20\,
      O => q00(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_3_3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_0\(0),
      I1 => grp_encode_fu_333_delay_bph_d0(3),
      O => \ram_reg_0_7_3_3_i_1__1_n_20\
    );
ram_reg_0_7_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_4_4_i_1__1_n_20\,
      O => q00(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_4_4_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_0\(0),
      I1 => grp_encode_fu_333_delay_bph_d0(4),
      O => \ram_reg_0_7_4_4_i_1__1_n_20\
    );
ram_reg_0_7_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_5_5_i_1__1_n_20\,
      O => q00(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_5_5_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_0\(0),
      I1 => grp_encode_fu_333_delay_bph_d0(5),
      O => \ram_reg_0_7_5_5_i_1__1_n_20\
    );
ram_reg_0_7_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_6_6_i_1__1_n_20\,
      O => q00(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_6_6_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \grp_encode_fu_333/grp_upzero_fu_461/wd3_fu_274_p4\(7),
      I1 => \ram_reg_0_7_6_6_i_2__0_0\(0),
      O => \ram_reg_0_7_6_6_i_10__0_n_20\
    );
\ram_reg_0_7_6_6_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(16),
      I1 => delay_bph_q0(24),
      O => \ram_reg_0_7_6_6_i_11__1_n_20\
    );
\ram_reg_0_7_6_6_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(15),
      I1 => delay_bph_q0(23),
      O => \ram_reg_0_7_6_6_i_12__1_n_20\
    );
\ram_reg_0_7_6_6_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(14),
      I1 => delay_bph_q0(22),
      O => \ram_reg_0_7_6_6_i_13__1_n_20\
    );
\ram_reg_0_7_6_6_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(13),
      I1 => delay_bph_q0(21),
      O => \ram_reg_0_7_6_6_i_14__1_n_20\
    );
\ram_reg_0_7_6_6_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(12),
      I1 => delay_bph_q0(20),
      O => \ram_reg_0_7_6_6_i_15__1_n_20\
    );
\ram_reg_0_7_6_6_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(11),
      I1 => delay_bph_q0(19),
      O => \ram_reg_0_7_6_6_i_16__1_n_20\
    );
\ram_reg_0_7_6_6_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(10),
      I1 => delay_bph_q0(18),
      O => \ram_reg_0_7_6_6_i_17__1_n_20\
    );
\ram_reg_0_7_6_6_i_18__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(9),
      I1 => delay_bph_q0(17),
      O => \ram_reg_0_7_6_6_i_18__1_n_20\
    );
\ram_reg_0_7_6_6_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_0\(0),
      I1 => grp_encode_fu_333_delay_bph_d0(6),
      O => \ram_reg_0_7_6_6_i_1__1_n_20\
    );
\ram_reg_0_7_6_6_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_6_6_i_2__0_n_20\,
      CO(6) => \ram_reg_0_7_6_6_i_2__0_n_21\,
      CO(5) => \ram_reg_0_7_6_6_i_2__0_n_22\,
      CO(4) => \ram_reg_0_7_6_6_i_2__0_n_23\,
      CO(3) => \ram_reg_0_7_6_6_i_2__0_n_24\,
      CO(2) => \ram_reg_0_7_6_6_i_2__0_n_25\,
      CO(1) => \ram_reg_0_7_6_6_i_2__0_n_26\,
      CO(0) => \ram_reg_0_7_6_6_i_2__0_n_27\,
      DI(7 downto 2) => \^q0_reg[29]_0\(5 downto 0),
      DI(1) => \grp_encode_fu_333/grp_upzero_fu_461/wd3_fu_274_p4\(7),
      DI(0) => '0',
      O(7 downto 0) => grp_encode_fu_333_delay_bph_d0(13 downto 6),
      S(7 downto 2) => S(5 downto 0),
      S(1) => \ram_reg_0_7_6_6_i_10__0_n_20\,
      S(0) => \grp_encode_fu_333/grp_upzero_fu_461/wd3_fu_274_p4\(6)
    );
\ram_reg_0_7_6_6_i_3__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_1_1_i_2__0_n_20\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_6_6_i_3__0_n_20\,
      CO(6) => \ram_reg_0_7_6_6_i_3__0_n_21\,
      CO(5) => \ram_reg_0_7_6_6_i_3__0_n_22\,
      CO(4) => \ram_reg_0_7_6_6_i_3__0_n_23\,
      CO(3) => \ram_reg_0_7_6_6_i_3__0_n_24\,
      CO(2) => \ram_reg_0_7_6_6_i_3__0_n_25\,
      CO(1) => \ram_reg_0_7_6_6_i_3__0_n_26\,
      CO(0) => \ram_reg_0_7_6_6_i_3__0_n_27\,
      DI(7 downto 0) => delay_bph_q0(16 downto 9),
      O(7 downto 0) => \^q0_reg[29]_0\(8 downto 1),
      S(7) => \ram_reg_0_7_6_6_i_11__1_n_20\,
      S(6) => \ram_reg_0_7_6_6_i_12__1_n_20\,
      S(5) => \ram_reg_0_7_6_6_i_13__1_n_20\,
      S(4) => \ram_reg_0_7_6_6_i_14__1_n_20\,
      S(3) => \ram_reg_0_7_6_6_i_15__1_n_20\,
      S(2) => \ram_reg_0_7_6_6_i_16__1_n_20\,
      S(1) => \ram_reg_0_7_6_6_i_17__1_n_20\,
      S(0) => \ram_reg_0_7_6_6_i_18__1_n_20\
    );
ram_reg_0_7_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_7_7_i_1__1_n_20\,
      O => q00(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_7_7_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_0\(0),
      I1 => grp_encode_fu_333_delay_bph_d0(7),
      O => \ram_reg_0_7_7_7_i_1__1_n_20\
    );
ram_reg_0_7_8_8: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_8_8_i_1__1_n_20\,
      O => q00(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_8_8_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_0\(0),
      I1 => grp_encode_fu_333_delay_bph_d0(8),
      O => \ram_reg_0_7_8_8_i_1__1_n_20\
    );
ram_reg_0_7_9_9: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_9_9_i_1__1_n_20\,
      O => q00(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_9_9_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_0\(0),
      I1 => grp_encode_fu_333_delay_bph_d0(9),
      O => \ram_reg_0_7_9_9_i_1__1_n_20\
    );
\tmp_product__0_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(22),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(22),
      O => grp_filtez_fu_430_bpl_q0(22)
    );
\tmp_product__0_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(21),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(21),
      O => grp_filtez_fu_430_bpl_q0(21)
    );
\tmp_product__0_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(20),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(20),
      O => grp_filtez_fu_430_bpl_q0(20)
    );
\tmp_product__0_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(19),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(19),
      O => grp_filtez_fu_430_bpl_q0(19)
    );
\tmp_product__0_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(18),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(18),
      O => grp_filtez_fu_430_bpl_q0(18)
    );
\tmp_product__0_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(17),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(17),
      O => grp_filtez_fu_430_bpl_q0(17)
    );
\tmp_product__0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(31),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(31),
      O => grp_filtez_fu_430_bpl_q0(31)
    );
\tmp_product__0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(30),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(30),
      O => grp_filtez_fu_430_bpl_q0(30)
    );
\tmp_product__0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(29),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(29),
      O => grp_filtez_fu_430_bpl_q0(29)
    );
\tmp_product__0_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(28),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(28),
      O => grp_filtez_fu_430_bpl_q0(28)
    );
\tmp_product__0_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(27),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(27),
      O => grp_filtez_fu_430_bpl_q0(27)
    );
\tmp_product__0_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(26),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(26),
      O => grp_filtez_fu_430_bpl_q0(26)
    );
\tmp_product__0_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(25),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(25),
      O => grp_filtez_fu_430_bpl_q0(25)
    );
\tmp_product__0_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(24),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(24),
      O => grp_filtez_fu_430_bpl_q0(24)
    );
\tmp_product__0_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(23),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(23),
      O => grp_filtez_fu_430_bpl_q0(23)
    );
\tmp_product_i_17__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(16),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(16),
      O => grp_filtez_fu_430_bpl_q0(16)
    );
\tmp_product_i_18__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(15),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(15),
      O => grp_filtez_fu_430_bpl_q0(15)
    );
\tmp_product_i_19__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(14),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(14),
      O => grp_filtez_fu_430_bpl_q0(14)
    );
\tmp_product_i_20__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(13),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(13),
      O => grp_filtez_fu_430_bpl_q0(13)
    );
\tmp_product_i_21__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(12),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(12),
      O => grp_filtez_fu_430_bpl_q0(12)
    );
\tmp_product_i_22__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(11),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(11),
      O => grp_filtez_fu_430_bpl_q0(11)
    );
\tmp_product_i_23__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(10),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(10),
      O => grp_filtez_fu_430_bpl_q0(10)
    );
\tmp_product_i_24__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(9),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(9),
      O => grp_filtez_fu_430_bpl_q0(9)
    );
\tmp_product_i_25__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(8),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(8),
      O => grp_filtez_fu_430_bpl_q0(8)
    );
\tmp_product_i_26__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(7),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(7),
      O => grp_filtez_fu_430_bpl_q0(7)
    );
\tmp_product_i_27__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(6),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(6),
      O => grp_filtez_fu_430_bpl_q0(6)
    );
\tmp_product_i_28__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(5),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(5),
      O => grp_filtez_fu_430_bpl_q0(5)
    );
\tmp_product_i_29__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(4),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(4),
      O => grp_filtez_fu_430_bpl_q0(4)
    );
\tmp_product_i_30__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(3),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(3),
      O => grp_filtez_fu_430_bpl_q0(3)
    );
\tmp_product_i_31__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(2),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(2),
      O => grp_filtez_fu_430_bpl_q0(2)
    );
\tmp_product_i_32__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(1),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(1),
      O => grp_filtez_fu_430_bpl_q0(1)
    );
tmp_product_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(0),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(0),
      O => grp_filtez_fu_430_bpl_q0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_bpl_RAM_AUTO_1R1W_4 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \q0_reg[29]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \q0_reg[31]_0\ : in STD_LOGIC;
    \q0_reg[31]_1\ : in STD_LOGIC;
    \q0_reg[31]_2\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ram_reg_0_7_14_14_i_1__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_0_7_22_22_i_1__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_0_7_30_30_i_1__0_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_0_7_6_6_i_2_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[31]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_bpl_RAM_AUTO_1R1W_4 : entity is "adpcm_main_delay_bpl_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_bpl_RAM_AUTO_1R1W_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_bpl_RAM_AUTO_1R1W_4 is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \grp_encode_fu_333/grp_upzero_fu_452/sub_ln549_fu_268_p20\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \grp_encode_fu_333/grp_upzero_fu_452/wd3_fu_274_p4\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal grp_encode_fu_333_delay_bpl_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal q00 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^q0_reg[29]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \ram_reg_0_7_0_0_i_11__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__1_n_20\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_6_n_20 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_6_n_21 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_6_n_22 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_6_n_23 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_6_n_24 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_6_n_25 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_6_n_26 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_6_n_27 : STD_LOGIC;
  signal \ram_reg_0_7_10_10_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_12_12_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_13_13_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_13__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_14__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_15__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_16__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_17__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_18__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_19__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_20__0_n_20\ : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_2_n_20 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_2_n_21 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_2_n_22 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_2_n_23 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_2_n_24 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_2_n_25 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_2_n_26 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_2_n_27 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_3_n_20 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_3_n_21 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_3_n_22 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_3_n_23 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_3_n_24 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_3_n_25 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_3_n_26 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_3_n_27 : STD_LOGIC;
  signal \ram_reg_0_7_15_15_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_16_16_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_17_17_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_18_18_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_19_19_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_10__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__0_n_20\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_2_n_20 : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_2_n_21 : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_2_n_22 : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_2_n_23 : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_2_n_24 : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_2_n_25 : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_2_n_26 : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_2_n_27 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_3__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_4__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_5__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_6__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_7__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_8__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_9__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_20_20_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_21_21_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_12__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_13__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_14__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_15__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_16__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_17__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_18__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_1__0_n_20\ : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_2_n_20 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_2_n_21 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_2_n_22 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_2_n_23 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_2_n_24 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_2_n_25 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_2_n_26 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_2_n_27 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_3_n_22 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_3_n_23 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_3_n_24 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_3_n_25 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_3_n_26 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_3_n_27 : STD_LOGIC;
  signal \ram_reg_0_7_23_23_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_24_24_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_25_25_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_26_26_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_27_27_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_28_28_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_29_29_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_30_30_i_1__0_n_20\ : STD_LOGIC;
  signal ram_reg_0_7_30_30_i_2_n_27 : STD_LOGIC;
  signal \ram_reg_0_7_31_31_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_4_4_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_5_5_i_1__0_n_20\ : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_10_n_20 : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_11__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_12__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_13__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_14__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_15__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_16__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_17__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_18__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_1__0_n_20\ : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_2_n_20 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_2_n_21 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_2_n_22 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_2_n_23 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_2_n_24 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_2_n_25 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_2_n_26 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_2_n_27 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_3_n_20 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_3_n_21 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_3_n_22 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_3_n_23 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_3_n_24 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_3_n_25 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_3_n_26 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_3_n_27 : STD_LOGIC;
  signal \ram_reg_0_7_7_7_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_8_8_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_9_9_i_1__0_n_20\ : STD_LOGIC;
  signal NLW_ram_reg_0_7_0_0_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_ram_reg_0_7_22_22_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_ram_reg_0_7_22_22_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_ram_reg_0_7_30_30_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_ram_reg_0_7_30_30_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 5;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ram_reg_0_7_0_0_i_6 : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_10_10 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_10_10 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_10_10 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_10_10 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_10_10 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_10_10 : label is 5;
  attribute ram_offset of ram_reg_0_7_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_7_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_7_11_11 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_11_11 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_11_11 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_11_11 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_11_11 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_11_11 : label is 5;
  attribute ram_offset of ram_reg_0_7_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_7_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_7_12_12 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_12_12 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_12_12 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_12_12 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_12_12 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_12_12 : label is 5;
  attribute ram_offset of ram_reg_0_7_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_7_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_7_13_13 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_13_13 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_13_13 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_13_13 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_13_13 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_13_13 : label is 5;
  attribute ram_offset of ram_reg_0_7_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_7_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_7_14_14 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_14_14 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_14_14 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_14_14 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_14_14 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_14_14 : label is 5;
  attribute ram_offset of ram_reg_0_7_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_7_14_14 : label is 14;
  attribute ADDER_THRESHOLD of ram_reg_0_7_14_14_i_2 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_0_7_14_14_i_3 : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_15_15 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_15_15 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_15_15 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_15_15 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_15_15 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_15_15 : label is 5;
  attribute ram_offset of ram_reg_0_7_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_7_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_7_16_16 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_16_16 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_16_16 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_16_16 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_16_16 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_16_16 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_16_16 : label is 5;
  attribute ram_offset of ram_reg_0_7_16_16 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_16_16 : label is 16;
  attribute ram_slice_end of ram_reg_0_7_16_16 : label is 16;
  attribute RTL_RAM_BITS of ram_reg_0_7_17_17 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_17_17 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_17_17 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_17_17 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_17_17 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_17_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_17_17 : label is 5;
  attribute ram_offset of ram_reg_0_7_17_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_17_17 : label is 17;
  attribute ram_slice_end of ram_reg_0_7_17_17 : label is 17;
  attribute RTL_RAM_BITS of ram_reg_0_7_18_18 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_18_18 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_18_18 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_18_18 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_18_18 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_18_18 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_18_18 : label is 5;
  attribute ram_offset of ram_reg_0_7_18_18 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_18_18 : label is 18;
  attribute ram_slice_end of ram_reg_0_7_18_18 : label is 18;
  attribute RTL_RAM_BITS of ram_reg_0_7_19_19 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_19_19 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_19_19 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_19_19 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_19_19 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_19_19 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_19_19 : label is 5;
  attribute ram_offset of ram_reg_0_7_19_19 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_19_19 : label is 19;
  attribute ram_slice_end of ram_reg_0_7_19_19 : label is 19;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 5;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute ADDER_THRESHOLD of ram_reg_0_7_1_1_i_2 : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_20_20 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_20_20 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_20_20 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_20_20 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_20_20 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_20_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_20_20 : label is 5;
  attribute ram_offset of ram_reg_0_7_20_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_20_20 : label is 20;
  attribute ram_slice_end of ram_reg_0_7_20_20 : label is 20;
  attribute RTL_RAM_BITS of ram_reg_0_7_21_21 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_21_21 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_21_21 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_21_21 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_21_21 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_21_21 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_21_21 : label is 5;
  attribute ram_offset of ram_reg_0_7_21_21 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_21_21 : label is 21;
  attribute ram_slice_end of ram_reg_0_7_21_21 : label is 21;
  attribute RTL_RAM_BITS of ram_reg_0_7_22_22 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_22_22 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_22_22 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_22_22 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_22_22 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_22_22 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_22_22 : label is 5;
  attribute ram_offset of ram_reg_0_7_22_22 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_22_22 : label is 22;
  attribute ram_slice_end of ram_reg_0_7_22_22 : label is 22;
  attribute ADDER_THRESHOLD of ram_reg_0_7_22_22_i_2 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_0_7_22_22_i_3 : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_23_23 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_23_23 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_23_23 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_23_23 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_23_23 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_23_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_23_23 : label is 5;
  attribute ram_offset of ram_reg_0_7_23_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_23_23 : label is 23;
  attribute ram_slice_end of ram_reg_0_7_23_23 : label is 23;
  attribute RTL_RAM_BITS of ram_reg_0_7_24_24 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_24_24 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_24_24 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_24_24 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_24_24 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_24_24 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_24_24 : label is 5;
  attribute ram_offset of ram_reg_0_7_24_24 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_24_24 : label is 24;
  attribute ram_slice_end of ram_reg_0_7_24_24 : label is 24;
  attribute RTL_RAM_BITS of ram_reg_0_7_25_25 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_25_25 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_25_25 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_25_25 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_25_25 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_25_25 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_25_25 : label is 5;
  attribute ram_offset of ram_reg_0_7_25_25 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_25_25 : label is 25;
  attribute ram_slice_end of ram_reg_0_7_25_25 : label is 25;
  attribute RTL_RAM_BITS of ram_reg_0_7_26_26 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_26_26 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_26_26 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_26_26 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_26_26 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_26_26 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_26_26 : label is 5;
  attribute ram_offset of ram_reg_0_7_26_26 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_26_26 : label is 26;
  attribute ram_slice_end of ram_reg_0_7_26_26 : label is 26;
  attribute RTL_RAM_BITS of ram_reg_0_7_27_27 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_27_27 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_27_27 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_27_27 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_27_27 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_27_27 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_27_27 : label is 5;
  attribute ram_offset of ram_reg_0_7_27_27 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_27_27 : label is 27;
  attribute ram_slice_end of ram_reg_0_7_27_27 : label is 27;
  attribute RTL_RAM_BITS of ram_reg_0_7_28_28 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_28_28 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_28_28 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_28_28 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_28_28 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_28_28 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_28_28 : label is 5;
  attribute ram_offset of ram_reg_0_7_28_28 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_28_28 : label is 28;
  attribute ram_slice_end of ram_reg_0_7_28_28 : label is 28;
  attribute RTL_RAM_BITS of ram_reg_0_7_29_29 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_29_29 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_29_29 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_29_29 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_29_29 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_29_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_29_29 : label is 5;
  attribute ram_offset of ram_reg_0_7_29_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_29_29 : label is 29;
  attribute ram_slice_end of ram_reg_0_7_29_29 : label is 29;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 5;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_30_30 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_30_30 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_30_30 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_30_30 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_30_30 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_30_30 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_30_30 : label is 5;
  attribute ram_offset of ram_reg_0_7_30_30 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_30_30 : label is 30;
  attribute ram_slice_end of ram_reg_0_7_30_30 : label is 30;
  attribute ADDER_THRESHOLD of ram_reg_0_7_30_30_i_2 : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_31_31 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_31_31 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_31_31 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_31_31 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_31_31 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_31_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_31_31 : label is 5;
  attribute ram_offset of ram_reg_0_7_31_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_31_31 : label is 31;
  attribute ram_slice_end of ram_reg_0_7_31_31 : label is 31;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_3_3 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 5;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_7_4_4 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_4_4 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_4_4 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_4_4 : label is 5;
  attribute ram_offset of ram_reg_0_7_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_7_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_7_5_5 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_5_5 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_5_5 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_5_5 : label is 5;
  attribute ram_offset of ram_reg_0_7_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_7_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_7_6_6 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_6_6 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_6_6 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_6_6 : label is 5;
  attribute ram_offset of ram_reg_0_7_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_7_6_6 : label is 6;
  attribute ADDER_THRESHOLD of ram_reg_0_7_6_6_i_2 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_0_7_6_6_i_3 : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_7_7 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_7_7 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_7_7 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_7_7 : label is 5;
  attribute ram_offset of ram_reg_0_7_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_7_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_7_8_8 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_8_8 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_8_8 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_8_8 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_8_8 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_8_8 : label is 5;
  attribute ram_offset of ram_reg_0_7_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_7_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_7_9_9 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_9_9 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_9_9 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_9_9 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_9_9 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_9_9 : label is 5;
  attribute ram_offset of ram_reg_0_7_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_7_9_9 : label is 9;
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
  \q0_reg[29]_0\(23 downto 0) <= \^q0_reg[29]_0\(23 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => \^q\(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(10),
      Q => \^q\(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(11),
      Q => \^q\(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(12),
      Q => \^q\(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(13),
      Q => \^q\(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(14),
      Q => \^q\(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(15),
      Q => \^q\(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(16),
      Q => \^q\(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(17),
      Q => \^q\(17),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(18),
      Q => \^q\(18),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(19),
      Q => \^q\(19),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => \^q\(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(20),
      Q => \^q\(20),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(21),
      Q => \^q\(21),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(22),
      Q => \^q\(22),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(23),
      Q => \^q\(23),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(24),
      Q => \^q\(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(25),
      Q => \^q\(25),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(26),
      Q => \^q\(26),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(27),
      Q => \^q\(27),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(28),
      Q => \^q\(28),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(29),
      Q => \^q\(29),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => \^q\(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(30),
      Q => \^q\(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(31),
      Q => \^q\(31),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(3),
      Q => \^q\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(4),
      Q => \^q\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(5),
      Q => \^q\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(6),
      Q => \^q\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(7),
      Q => \^q\(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(8),
      Q => \^q\(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(9),
      Q => \^q\(9),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__1_n_20\,
      O => q00(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_0_0_i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \grp_encode_fu_333/grp_upzero_fu_452/sub_ln549_fu_268_p20\(0)
    );
\ram_reg_0_7_0_0_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(8),
      O => \ram_reg_0_7_0_0_i_11__0_n_20\
    );
ram_reg_0_7_0_0_i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(7),
      O => \grp_encode_fu_333/grp_upzero_fu_452/sub_ln549_fu_268_p20\(7)
    );
ram_reg_0_7_0_0_i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(6),
      O => \grp_encode_fu_333/grp_upzero_fu_452/sub_ln549_fu_268_p20\(6)
    );
ram_reg_0_7_0_0_i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(5),
      O => \grp_encode_fu_333/grp_upzero_fu_452/sub_ln549_fu_268_p20\(5)
    );
ram_reg_0_7_0_0_i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      O => \grp_encode_fu_333/grp_upzero_fu_452/sub_ln549_fu_268_p20\(4)
    );
ram_reg_0_7_0_0_i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      O => \grp_encode_fu_333/grp_upzero_fu_452/sub_ln549_fu_268_p20\(3)
    );
ram_reg_0_7_0_0_i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \grp_encode_fu_333/grp_upzero_fu_452/sub_ln549_fu_268_p20\(2)
    );
ram_reg_0_7_0_0_i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \grp_encode_fu_333/grp_upzero_fu_452/sub_ln549_fu_268_p20\(1)
    );
\ram_reg_0_7_0_0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_encode_fu_333_delay_bpl_d0(0),
      O => \ram_reg_0_7_0_0_i_1__1_n_20\
    );
ram_reg_0_7_0_0_i_6: unisim.vcomponents.CARRY8
     port map (
      CI => \grp_encode_fu_333/grp_upzero_fu_452/sub_ln549_fu_268_p20\(0),
      CI_TOP => '0',
      CO(7) => ram_reg_0_7_0_0_i_6_n_20,
      CO(6) => ram_reg_0_7_0_0_i_6_n_21,
      CO(5) => ram_reg_0_7_0_0_i_6_n_22,
      CO(4) => ram_reg_0_7_0_0_i_6_n_23,
      CO(3) => ram_reg_0_7_0_0_i_6_n_24,
      CO(2) => ram_reg_0_7_0_0_i_6_n_25,
      CO(1) => ram_reg_0_7_0_0_i_6_n_26,
      CO(0) => ram_reg_0_7_0_0_i_6_n_27,
      DI(7) => \^q\(0),
      DI(6 downto 0) => B"0000000",
      O(7) => grp_encode_fu_333_delay_bpl_d0(0),
      O(6 downto 0) => NLW_ram_reg_0_7_0_0_i_6_O_UNCONNECTED(6 downto 0),
      S(7) => \ram_reg_0_7_0_0_i_11__0_n_20\,
      S(6 downto 0) => \grp_encode_fu_333/grp_upzero_fu_452/sub_ln549_fu_268_p20\(7 downto 1)
    );
ram_reg_0_7_10_10: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_10_10_i_1__0_n_20\,
      O => q00(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_10_10_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_encode_fu_333_delay_bpl_d0(10),
      O => \ram_reg_0_7_10_10_i_1__0_n_20\
    );
ram_reg_0_7_11_11: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_11_11_i_1__0_n_20\,
      O => q00(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_11_11_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_encode_fu_333_delay_bpl_d0(11),
      O => \ram_reg_0_7_11_11_i_1__0_n_20\
    );
ram_reg_0_7_12_12: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_12_12_i_1__0_n_20\,
      O => q00(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_12_12_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_encode_fu_333_delay_bpl_d0(12),
      O => \ram_reg_0_7_12_12_i_1__0_n_20\
    );
ram_reg_0_7_13_13: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_13_13_i_1__0_n_20\,
      O => q00(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_13_13_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_encode_fu_333_delay_bpl_d0(13),
      O => \ram_reg_0_7_13_13_i_1__0_n_20\
    );
ram_reg_0_7_14_14: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_14_14_i_1__0_n_20\,
      O => q00(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_14_14_i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(31),
      O => \grp_encode_fu_333/grp_upzero_fu_452/sub_ln549_fu_268_p20\(31)
    );
\ram_reg_0_7_14_14_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(31),
      I1 => \^q\(24),
      O => \ram_reg_0_7_14_14_i_13__0_n_20\
    );
\ram_reg_0_7_14_14_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(31),
      I1 => \^q\(23),
      O => \ram_reg_0_7_14_14_i_14__0_n_20\
    );
\ram_reg_0_7_14_14_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^q\(30),
      O => \ram_reg_0_7_14_14_i_15__0_n_20\
    );
\ram_reg_0_7_14_14_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^q\(29),
      O => \ram_reg_0_7_14_14_i_16__0_n_20\
    );
\ram_reg_0_7_14_14_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^q\(28),
      O => \ram_reg_0_7_14_14_i_17__0_n_20\
    );
\ram_reg_0_7_14_14_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^q\(27),
      O => \ram_reg_0_7_14_14_i_18__0_n_20\
    );
\ram_reg_0_7_14_14_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^q\(26),
      O => \ram_reg_0_7_14_14_i_19__0_n_20\
    );
\ram_reg_0_7_14_14_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_encode_fu_333_delay_bpl_d0(14),
      O => \ram_reg_0_7_14_14_i_1__0_n_20\
    );
ram_reg_0_7_14_14_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => ram_reg_0_7_6_6_i_2_n_20,
      CI_TOP => '0',
      CO(7) => ram_reg_0_7_14_14_i_2_n_20,
      CO(6) => ram_reg_0_7_14_14_i_2_n_21,
      CO(5) => ram_reg_0_7_14_14_i_2_n_22,
      CO(4) => ram_reg_0_7_14_14_i_2_n_23,
      CO(3) => ram_reg_0_7_14_14_i_2_n_24,
      CO(2) => ram_reg_0_7_14_14_i_2_n_25,
      CO(1) => ram_reg_0_7_14_14_i_2_n_26,
      CO(0) => ram_reg_0_7_14_14_i_2_n_27,
      DI(7 downto 0) => \^q0_reg[29]_0\(13 downto 6),
      O(7 downto 0) => grp_encode_fu_333_delay_bpl_d0(21 downto 14),
      S(7 downto 0) => \ram_reg_0_7_14_14_i_1__0_0\(7 downto 0)
    );
\ram_reg_0_7_14_14_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^q\(25),
      O => \ram_reg_0_7_14_14_i_20__0_n_20\
    );
ram_reg_0_7_14_14_i_3: unisim.vcomponents.CARRY8
     port map (
      CI => ram_reg_0_7_6_6_i_3_n_20,
      CI_TOP => '0',
      CO(7) => ram_reg_0_7_14_14_i_3_n_20,
      CO(6) => ram_reg_0_7_14_14_i_3_n_21,
      CO(5) => ram_reg_0_7_14_14_i_3_n_22,
      CO(4) => ram_reg_0_7_14_14_i_3_n_23,
      CO(3) => ram_reg_0_7_14_14_i_3_n_24,
      CO(2) => ram_reg_0_7_14_14_i_3_n_25,
      CO(1) => ram_reg_0_7_14_14_i_3_n_26,
      CO(0) => ram_reg_0_7_14_14_i_3_n_27,
      DI(7) => \^q\(31),
      DI(6) => \grp_encode_fu_333/grp_upzero_fu_452/sub_ln549_fu_268_p20\(31),
      DI(5 downto 0) => \^q\(22 downto 17),
      O(7 downto 0) => \^q0_reg[29]_0\(16 downto 9),
      S(7) => \ram_reg_0_7_14_14_i_13__0_n_20\,
      S(6) => \ram_reg_0_7_14_14_i_14__0_n_20\,
      S(5) => \ram_reg_0_7_14_14_i_15__0_n_20\,
      S(4) => \ram_reg_0_7_14_14_i_16__0_n_20\,
      S(3) => \ram_reg_0_7_14_14_i_17__0_n_20\,
      S(2) => \ram_reg_0_7_14_14_i_18__0_n_20\,
      S(1) => \ram_reg_0_7_14_14_i_19__0_n_20\,
      S(0) => \ram_reg_0_7_14_14_i_20__0_n_20\
    );
ram_reg_0_7_15_15: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_15_15_i_1__0_n_20\,
      O => q00(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_15_15_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_encode_fu_333_delay_bpl_d0(15),
      O => \ram_reg_0_7_15_15_i_1__0_n_20\
    );
ram_reg_0_7_16_16: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_16_16_i_1__0_n_20\,
      O => q00(16),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_16_16_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_encode_fu_333_delay_bpl_d0(16),
      O => \ram_reg_0_7_16_16_i_1__0_n_20\
    );
ram_reg_0_7_17_17: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_17_17_i_1__0_n_20\,
      O => q00(17),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_17_17_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_encode_fu_333_delay_bpl_d0(17),
      O => \ram_reg_0_7_17_17_i_1__0_n_20\
    );
ram_reg_0_7_18_18: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_18_18_i_1__0_n_20\,
      O => q00(18),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_18_18_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_encode_fu_333_delay_bpl_d0(18),
      O => \ram_reg_0_7_18_18_i_1__0_n_20\
    );
ram_reg_0_7_19_19: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_19_19_i_1__0_n_20\,
      O => q00(19),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_19_19_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_encode_fu_333_delay_bpl_d0(19),
      O => \ram_reg_0_7_19_19_i_1__0_n_20\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__0_n_20\,
      O => q00(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(9),
      O => \ram_reg_0_7_1_1_i_10__0_n_20\
    );
\ram_reg_0_7_1_1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_encode_fu_333_delay_bpl_d0(1),
      O => \ram_reg_0_7_1_1_i_1__0_n_20\
    );
ram_reg_0_7_1_1_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => ram_reg_0_7_0_0_i_6_n_20,
      CI_TOP => '0',
      CO(7) => ram_reg_0_7_1_1_i_2_n_20,
      CO(6) => ram_reg_0_7_1_1_i_2_n_21,
      CO(5) => ram_reg_0_7_1_1_i_2_n_22,
      CO(4) => ram_reg_0_7_1_1_i_2_n_23,
      CO(3) => ram_reg_0_7_1_1_i_2_n_24,
      CO(2) => ram_reg_0_7_1_1_i_2_n_25,
      CO(1) => ram_reg_0_7_1_1_i_2_n_26,
      CO(0) => ram_reg_0_7_1_1_i_2_n_27,
      DI(7 downto 0) => \^q\(8 downto 1),
      O(7) => \^q0_reg[29]_0\(0),
      O(6 downto 5) => \grp_encode_fu_333/grp_upzero_fu_452/wd3_fu_274_p4\(7 downto 6),
      O(4 downto 0) => grp_encode_fu_333_delay_bpl_d0(5 downto 1),
      S(7) => \ram_reg_0_7_1_1_i_3__0_n_20\,
      S(6) => \ram_reg_0_7_1_1_i_4__0_n_20\,
      S(5) => \ram_reg_0_7_1_1_i_5__0_n_20\,
      S(4) => \ram_reg_0_7_1_1_i_6__0_n_20\,
      S(3) => \ram_reg_0_7_1_1_i_7__0_n_20\,
      S(2) => \ram_reg_0_7_1_1_i_8__0_n_20\,
      S(1) => \ram_reg_0_7_1_1_i_9__0_n_20\,
      S(0) => \ram_reg_0_7_1_1_i_10__0_n_20\
    );
\ram_reg_0_7_1_1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(16),
      O => \ram_reg_0_7_1_1_i_3__0_n_20\
    );
\ram_reg_0_7_1_1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(15),
      O => \ram_reg_0_7_1_1_i_4__0_n_20\
    );
\ram_reg_0_7_1_1_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(14),
      O => \ram_reg_0_7_1_1_i_5__0_n_20\
    );
\ram_reg_0_7_1_1_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(13),
      O => \ram_reg_0_7_1_1_i_6__0_n_20\
    );
\ram_reg_0_7_1_1_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(12),
      O => \ram_reg_0_7_1_1_i_7__0_n_20\
    );
\ram_reg_0_7_1_1_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(11),
      O => \ram_reg_0_7_1_1_i_8__0_n_20\
    );
\ram_reg_0_7_1_1_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(10),
      O => \ram_reg_0_7_1_1_i_9__0_n_20\
    );
ram_reg_0_7_20_20: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_20_20_i_1__0_n_20\,
      O => q00(20),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_20_20_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_encode_fu_333_delay_bpl_d0(20),
      O => \ram_reg_0_7_20_20_i_1__0_n_20\
    );
ram_reg_0_7_21_21: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_21_21_i_1__0_n_20\,
      O => q00(21),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_21_21_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_encode_fu_333_delay_bpl_d0(21),
      O => \ram_reg_0_7_21_21_i_1__0_n_20\
    );
ram_reg_0_7_22_22: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_22_22_i_1__0_n_20\,
      O => q00(22),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_22_22_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^q\(31),
      O => \ram_reg_0_7_22_22_i_12__0_n_20\
    );
\ram_reg_0_7_22_22_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^q\(30),
      O => \ram_reg_0_7_22_22_i_13__0_n_20\
    );
\ram_reg_0_7_22_22_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^q\(29),
      O => \ram_reg_0_7_22_22_i_14__0_n_20\
    );
\ram_reg_0_7_22_22_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^q\(28),
      O => \ram_reg_0_7_22_22_i_15__0_n_20\
    );
\ram_reg_0_7_22_22_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(26),
      I1 => \^q\(27),
      O => \ram_reg_0_7_22_22_i_16__0_n_20\
    );
\ram_reg_0_7_22_22_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^q\(26),
      O => \ram_reg_0_7_22_22_i_17__0_n_20\
    );
\ram_reg_0_7_22_22_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(24),
      I1 => \^q\(25),
      O => \ram_reg_0_7_22_22_i_18__0_n_20\
    );
\ram_reg_0_7_22_22_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_encode_fu_333_delay_bpl_d0(22),
      O => \ram_reg_0_7_22_22_i_1__0_n_20\
    );
ram_reg_0_7_22_22_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => ram_reg_0_7_14_14_i_2_n_20,
      CI_TOP => '0',
      CO(7) => ram_reg_0_7_22_22_i_2_n_20,
      CO(6) => ram_reg_0_7_22_22_i_2_n_21,
      CO(5) => ram_reg_0_7_22_22_i_2_n_22,
      CO(4) => ram_reg_0_7_22_22_i_2_n_23,
      CO(3) => ram_reg_0_7_22_22_i_2_n_24,
      CO(2) => ram_reg_0_7_22_22_i_2_n_25,
      CO(1) => ram_reg_0_7_22_22_i_2_n_26,
      CO(0) => ram_reg_0_7_22_22_i_2_n_27,
      DI(7 downto 0) => \^q0_reg[29]_0\(21 downto 14),
      O(7 downto 0) => grp_encode_fu_333_delay_bpl_d0(29 downto 22),
      S(7 downto 0) => \ram_reg_0_7_22_22_i_1__0_0\(7 downto 0)
    );
ram_reg_0_7_22_22_i_3: unisim.vcomponents.CARRY8
     port map (
      CI => ram_reg_0_7_14_14_i_3_n_20,
      CI_TOP => '0',
      CO(7 downto 6) => NLW_ram_reg_0_7_22_22_i_3_CO_UNCONNECTED(7 downto 6),
      CO(5) => ram_reg_0_7_22_22_i_3_n_22,
      CO(4) => ram_reg_0_7_22_22_i_3_n_23,
      CO(3) => ram_reg_0_7_22_22_i_3_n_24,
      CO(2) => ram_reg_0_7_22_22_i_3_n_25,
      CO(1) => ram_reg_0_7_22_22_i_3_n_26,
      CO(0) => ram_reg_0_7_22_22_i_3_n_27,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => \^q\(29 downto 24),
      O(7) => NLW_ram_reg_0_7_22_22_i_3_O_UNCONNECTED(7),
      O(6 downto 0) => \^q0_reg[29]_0\(23 downto 17),
      S(7) => '0',
      S(6) => \ram_reg_0_7_22_22_i_12__0_n_20\,
      S(5) => \ram_reg_0_7_22_22_i_13__0_n_20\,
      S(4) => \ram_reg_0_7_22_22_i_14__0_n_20\,
      S(3) => \ram_reg_0_7_22_22_i_15__0_n_20\,
      S(2) => \ram_reg_0_7_22_22_i_16__0_n_20\,
      S(1) => \ram_reg_0_7_22_22_i_17__0_n_20\,
      S(0) => \ram_reg_0_7_22_22_i_18__0_n_20\
    );
ram_reg_0_7_23_23: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_23_23_i_1__0_n_20\,
      O => q00(23),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_23_23_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_encode_fu_333_delay_bpl_d0(23),
      O => \ram_reg_0_7_23_23_i_1__0_n_20\
    );
ram_reg_0_7_24_24: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_24_24_i_1__0_n_20\,
      O => q00(24),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_24_24_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_encode_fu_333_delay_bpl_d0(24),
      O => \ram_reg_0_7_24_24_i_1__0_n_20\
    );
ram_reg_0_7_25_25: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_25_25_i_1__0_n_20\,
      O => q00(25),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_25_25_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_encode_fu_333_delay_bpl_d0(25),
      O => \ram_reg_0_7_25_25_i_1__0_n_20\
    );
ram_reg_0_7_26_26: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_26_26_i_1__0_n_20\,
      O => q00(26),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_26_26_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_encode_fu_333_delay_bpl_d0(26),
      O => \ram_reg_0_7_26_26_i_1__0_n_20\
    );
ram_reg_0_7_27_27: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_27_27_i_1__0_n_20\,
      O => q00(27),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_27_27_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_encode_fu_333_delay_bpl_d0(27),
      O => \ram_reg_0_7_27_27_i_1__0_n_20\
    );
ram_reg_0_7_28_28: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_28_28_i_1__0_n_20\,
      O => q00(28),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_28_28_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_encode_fu_333_delay_bpl_d0(28),
      O => \ram_reg_0_7_28_28_i_1__0_n_20\
    );
ram_reg_0_7_29_29: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_29_29_i_1__0_n_20\,
      O => q00(29),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_29_29_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_encode_fu_333_delay_bpl_d0(29),
      O => \ram_reg_0_7_29_29_i_1__0_n_20\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__0_n_20\,
      O => q00(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_encode_fu_333_delay_bpl_d0(2),
      O => \ram_reg_0_7_2_2_i_1__0_n_20\
    );
ram_reg_0_7_30_30: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_30_30_i_1__0_n_20\,
      O => q00(30),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_30_30_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_encode_fu_333_delay_bpl_d0(30),
      O => \ram_reg_0_7_30_30_i_1__0_n_20\
    );
ram_reg_0_7_30_30_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => ram_reg_0_7_22_22_i_2_n_20,
      CI_TOP => '0',
      CO(7 downto 1) => NLW_ram_reg_0_7_30_30_i_2_CO_UNCONNECTED(7 downto 1),
      CO(0) => ram_reg_0_7_30_30_i_2_n_27,
      DI(7 downto 1) => B"0000000",
      DI(0) => \^q0_reg[29]_0\(22),
      O(7 downto 2) => NLW_ram_reg_0_7_30_30_i_2_O_UNCONNECTED(7 downto 2),
      O(1 downto 0) => grp_encode_fu_333_delay_bpl_d0(31 downto 30),
      S(7 downto 2) => B"000000",
      S(1 downto 0) => \ram_reg_0_7_30_30_i_1__0_0\(1 downto 0)
    );
ram_reg_0_7_31_31: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_31_31_i_1__0_n_20\,
      O => q00(31),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_31_31_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_encode_fu_333_delay_bpl_d0(31),
      O => \ram_reg_0_7_31_31_i_1__0_n_20\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_3_3_i_1__0_n_20\,
      O => q00(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_3_3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_encode_fu_333_delay_bpl_d0(3),
      O => \ram_reg_0_7_3_3_i_1__0_n_20\
    );
ram_reg_0_7_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_4_4_i_1__0_n_20\,
      O => q00(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_4_4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_encode_fu_333_delay_bpl_d0(4),
      O => \ram_reg_0_7_4_4_i_1__0_n_20\
    );
ram_reg_0_7_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_5_5_i_1__0_n_20\,
      O => q00(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_5_5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_encode_fu_333_delay_bpl_d0(5),
      O => \ram_reg_0_7_5_5_i_1__0_n_20\
    );
ram_reg_0_7_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_6_6_i_1__0_n_20\,
      O => q00(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_6_6_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \grp_encode_fu_333/grp_upzero_fu_452/wd3_fu_274_p4\(7),
      I1 => ram_reg_0_7_6_6_i_2_0(0),
      O => ram_reg_0_7_6_6_i_10_n_20
    );
\ram_reg_0_7_6_6_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^q\(24),
      O => \ram_reg_0_7_6_6_i_11__0_n_20\
    );
\ram_reg_0_7_6_6_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^q\(23),
      O => \ram_reg_0_7_6_6_i_12__0_n_20\
    );
\ram_reg_0_7_6_6_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(22),
      O => \ram_reg_0_7_6_6_i_13__0_n_20\
    );
\ram_reg_0_7_6_6_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(21),
      O => \ram_reg_0_7_6_6_i_14__0_n_20\
    );
\ram_reg_0_7_6_6_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(20),
      O => \ram_reg_0_7_6_6_i_15__0_n_20\
    );
\ram_reg_0_7_6_6_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(19),
      O => \ram_reg_0_7_6_6_i_16__0_n_20\
    );
\ram_reg_0_7_6_6_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(18),
      O => \ram_reg_0_7_6_6_i_17__0_n_20\
    );
\ram_reg_0_7_6_6_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(17),
      O => \ram_reg_0_7_6_6_i_18__0_n_20\
    );
\ram_reg_0_7_6_6_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_encode_fu_333_delay_bpl_d0(6),
      O => \ram_reg_0_7_6_6_i_1__0_n_20\
    );
ram_reg_0_7_6_6_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => ram_reg_0_7_6_6_i_2_n_20,
      CO(6) => ram_reg_0_7_6_6_i_2_n_21,
      CO(5) => ram_reg_0_7_6_6_i_2_n_22,
      CO(4) => ram_reg_0_7_6_6_i_2_n_23,
      CO(3) => ram_reg_0_7_6_6_i_2_n_24,
      CO(2) => ram_reg_0_7_6_6_i_2_n_25,
      CO(1) => ram_reg_0_7_6_6_i_2_n_26,
      CO(0) => ram_reg_0_7_6_6_i_2_n_27,
      DI(7 downto 2) => \^q0_reg[29]_0\(5 downto 0),
      DI(1) => \grp_encode_fu_333/grp_upzero_fu_452/wd3_fu_274_p4\(7),
      DI(0) => '0',
      O(7 downto 0) => grp_encode_fu_333_delay_bpl_d0(13 downto 6),
      S(7 downto 2) => S(5 downto 0),
      S(1) => ram_reg_0_7_6_6_i_10_n_20,
      S(0) => \grp_encode_fu_333/grp_upzero_fu_452/wd3_fu_274_p4\(6)
    );
ram_reg_0_7_6_6_i_3: unisim.vcomponents.CARRY8
     port map (
      CI => ram_reg_0_7_1_1_i_2_n_20,
      CI_TOP => '0',
      CO(7) => ram_reg_0_7_6_6_i_3_n_20,
      CO(6) => ram_reg_0_7_6_6_i_3_n_21,
      CO(5) => ram_reg_0_7_6_6_i_3_n_22,
      CO(4) => ram_reg_0_7_6_6_i_3_n_23,
      CO(3) => ram_reg_0_7_6_6_i_3_n_24,
      CO(2) => ram_reg_0_7_6_6_i_3_n_25,
      CO(1) => ram_reg_0_7_6_6_i_3_n_26,
      CO(0) => ram_reg_0_7_6_6_i_3_n_27,
      DI(7 downto 0) => \^q\(16 downto 9),
      O(7 downto 0) => \^q0_reg[29]_0\(8 downto 1),
      S(7) => \ram_reg_0_7_6_6_i_11__0_n_20\,
      S(6) => \ram_reg_0_7_6_6_i_12__0_n_20\,
      S(5) => \ram_reg_0_7_6_6_i_13__0_n_20\,
      S(4) => \ram_reg_0_7_6_6_i_14__0_n_20\,
      S(3) => \ram_reg_0_7_6_6_i_15__0_n_20\,
      S(2) => \ram_reg_0_7_6_6_i_16__0_n_20\,
      S(1) => \ram_reg_0_7_6_6_i_17__0_n_20\,
      S(0) => \ram_reg_0_7_6_6_i_18__0_n_20\
    );
ram_reg_0_7_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_7_7_i_1__0_n_20\,
      O => q00(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_7_7_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_encode_fu_333_delay_bpl_d0(7),
      O => \ram_reg_0_7_7_7_i_1__0_n_20\
    );
ram_reg_0_7_8_8: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_8_8_i_1__0_n_20\,
      O => q00(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_8_8_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_encode_fu_333_delay_bpl_d0(8),
      O => \ram_reg_0_7_8_8_i_1__0_n_20\
    );
ram_reg_0_7_9_9: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_9_9_i_1__0_n_20\,
      O => q00(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_9_9_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[31]_3\(0),
      I1 => grp_encode_fu_333_delay_bpl_d0(9),
      O => \ram_reg_0_7_9_9_i_1__0_n_20\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_dltx_RAM_AUTO_1R1W is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    dec_del_dhx_ce1 : in STD_LOGIC;
    dec_del_dhx_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_180_reg[15]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOUTADOUT : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_dltx_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_dltx_RAM_AUTO_1R1W is
  signal dec_del_dhx_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dec_del_dhx_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dlti_load_2_reg_379[0]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \dlti_load_2_reg_379[10]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \dlti_load_2_reg_379[11]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \dlti_load_2_reg_379[12]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \dlti_load_2_reg_379[13]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \dlti_load_2_reg_379[14]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \dlti_load_2_reg_379[15]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \dlti_load_2_reg_379[1]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \dlti_load_2_reg_379[2]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \dlti_load_2_reg_379[3]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \dlti_load_2_reg_379[4]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \dlti_load_2_reg_379[5]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \dlti_load_2_reg_379[6]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \dlti_load_2_reg_379[7]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \dlti_load_2_reg_379[8]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \dlti_load_2_reg_379[9]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \dlti_load_4_reg_396[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \dlti_load_4_reg_396[10]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \dlti_load_4_reg_396[11]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \dlti_load_4_reg_396[12]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \dlti_load_4_reg_396[13]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \dlti_load_4_reg_396[14]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \dlti_load_4_reg_396[15]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \dlti_load_4_reg_396[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \dlti_load_4_reg_396[2]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \dlti_load_4_reg_396[3]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \dlti_load_4_reg_396[4]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \dlti_load_4_reg_396[5]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \dlti_load_4_reg_396[6]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \dlti_load_4_reg_396[7]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \dlti_load_4_reg_396[8]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \dlti_load_4_reg_396[9]_i_1\ : label is "soft_lutpair35";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 96;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/dec_del_dhx_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 5;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
  attribute SOFT_HLUTNM of \tmp_product_i_10__10\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \tmp_product_i_11__10\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \tmp_product_i_12__10\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \tmp_product_i_13__10\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \tmp_product_i_14__10\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \tmp_product_i_15__11\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \tmp_product_i_16__7\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \tmp_product_i_1__9\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \tmp_product_i_2__9\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \tmp_product_i_3__10\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \tmp_product_i_4__10\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \tmp_product_i_5__10\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \tmp_product_i_6__10\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \tmp_product_i_7__10\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \tmp_product_i_8__10\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \tmp_product_i_9__10\ : label is "soft_lutpair24";
begin
\dlti_load_2_reg_379[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q0(0),
      I1 => \reg_180_reg[15]\(1),
      I2 => DOUTBDOUT(0),
      O => ram_reg_bram_0_0(0)
    );
\dlti_load_2_reg_379[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q0(10),
      I1 => \reg_180_reg[15]\(1),
      I2 => DOUTBDOUT(10),
      O => ram_reg_bram_0_0(10)
    );
\dlti_load_2_reg_379[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q0(11),
      I1 => \reg_180_reg[15]\(1),
      I2 => DOUTBDOUT(11),
      O => ram_reg_bram_0_0(11)
    );
\dlti_load_2_reg_379[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q0(12),
      I1 => \reg_180_reg[15]\(1),
      I2 => DOUTBDOUT(12),
      O => ram_reg_bram_0_0(12)
    );
\dlti_load_2_reg_379[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q0(13),
      I1 => \reg_180_reg[15]\(1),
      I2 => DOUTBDOUT(13),
      O => ram_reg_bram_0_0(13)
    );
\dlti_load_2_reg_379[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q0(14),
      I1 => \reg_180_reg[15]\(1),
      I2 => DOUTBDOUT(14),
      O => ram_reg_bram_0_0(14)
    );
\dlti_load_2_reg_379[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q0(15),
      I1 => \reg_180_reg[15]\(1),
      I2 => DOUTBDOUT(15),
      O => ram_reg_bram_0_0(15)
    );
\dlti_load_2_reg_379[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q0(1),
      I1 => \reg_180_reg[15]\(1),
      I2 => DOUTBDOUT(1),
      O => ram_reg_bram_0_0(1)
    );
\dlti_load_2_reg_379[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q0(2),
      I1 => \reg_180_reg[15]\(1),
      I2 => DOUTBDOUT(2),
      O => ram_reg_bram_0_0(2)
    );
\dlti_load_2_reg_379[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q0(3),
      I1 => \reg_180_reg[15]\(1),
      I2 => DOUTBDOUT(3),
      O => ram_reg_bram_0_0(3)
    );
\dlti_load_2_reg_379[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q0(4),
      I1 => \reg_180_reg[15]\(1),
      I2 => DOUTBDOUT(4),
      O => ram_reg_bram_0_0(4)
    );
\dlti_load_2_reg_379[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q0(5),
      I1 => \reg_180_reg[15]\(1),
      I2 => DOUTBDOUT(5),
      O => ram_reg_bram_0_0(5)
    );
\dlti_load_2_reg_379[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q0(6),
      I1 => \reg_180_reg[15]\(1),
      I2 => DOUTBDOUT(6),
      O => ram_reg_bram_0_0(6)
    );
\dlti_load_2_reg_379[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q0(7),
      I1 => \reg_180_reg[15]\(1),
      I2 => DOUTBDOUT(7),
      O => ram_reg_bram_0_0(7)
    );
\dlti_load_2_reg_379[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q0(8),
      I1 => \reg_180_reg[15]\(1),
      I2 => DOUTBDOUT(8),
      O => ram_reg_bram_0_0(8)
    );
\dlti_load_2_reg_379[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q0(9),
      I1 => \reg_180_reg[15]\(1),
      I2 => DOUTBDOUT(9),
      O => ram_reg_bram_0_0(9)
    );
\dlti_load_4_reg_396[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q1(0),
      I1 => \reg_180_reg[15]\(1),
      I2 => DOUTADOUT(0),
      O => ram_reg_bram_0_1(0)
    );
\dlti_load_4_reg_396[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q1(10),
      I1 => \reg_180_reg[15]\(1),
      I2 => DOUTADOUT(10),
      O => ram_reg_bram_0_1(10)
    );
\dlti_load_4_reg_396[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q1(11),
      I1 => \reg_180_reg[15]\(1),
      I2 => DOUTADOUT(11),
      O => ram_reg_bram_0_1(11)
    );
\dlti_load_4_reg_396[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q1(12),
      I1 => \reg_180_reg[15]\(1),
      I2 => DOUTADOUT(12),
      O => ram_reg_bram_0_1(12)
    );
\dlti_load_4_reg_396[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q1(13),
      I1 => \reg_180_reg[15]\(1),
      I2 => DOUTADOUT(13),
      O => ram_reg_bram_0_1(13)
    );
\dlti_load_4_reg_396[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q1(14),
      I1 => \reg_180_reg[15]\(1),
      I2 => DOUTADOUT(14),
      O => ram_reg_bram_0_1(14)
    );
\dlti_load_4_reg_396[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q1(15),
      I1 => \reg_180_reg[15]\(1),
      I2 => DOUTADOUT(15),
      O => ram_reg_bram_0_1(15)
    );
\dlti_load_4_reg_396[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q1(1),
      I1 => \reg_180_reg[15]\(1),
      I2 => DOUTADOUT(1),
      O => ram_reg_bram_0_1(1)
    );
\dlti_load_4_reg_396[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q1(2),
      I1 => \reg_180_reg[15]\(1),
      I2 => DOUTADOUT(2),
      O => ram_reg_bram_0_1(2)
    );
\dlti_load_4_reg_396[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q1(3),
      I1 => \reg_180_reg[15]\(1),
      I2 => DOUTADOUT(3),
      O => ram_reg_bram_0_1(3)
    );
\dlti_load_4_reg_396[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q1(4),
      I1 => \reg_180_reg[15]\(1),
      I2 => DOUTADOUT(4),
      O => ram_reg_bram_0_1(4)
    );
\dlti_load_4_reg_396[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q1(5),
      I1 => \reg_180_reg[15]\(1),
      I2 => DOUTADOUT(5),
      O => ram_reg_bram_0_1(5)
    );
\dlti_load_4_reg_396[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q1(6),
      I1 => \reg_180_reg[15]\(1),
      I2 => DOUTADOUT(6),
      O => ram_reg_bram_0_1(6)
    );
\dlti_load_4_reg_396[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q1(7),
      I1 => \reg_180_reg[15]\(1),
      I2 => DOUTADOUT(7),
      O => ram_reg_bram_0_1(7)
    );
\dlti_load_4_reg_396[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q1(8),
      I1 => \reg_180_reg[15]\(1),
      I2 => DOUTADOUT(8),
      O => ram_reg_bram_0_1(8)
    );
\dlti_load_4_reg_396[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q1(9),
      I1 => \reg_180_reg[15]\(1),
      I2 => DOUTADOUT(9),
      O => ram_reg_bram_0_1(9)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"0000000",
      ADDRARDADDR(6 downto 4) => ADDRARDADDR(2 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 7) => B"0000000",
      ADDRBWRADDR(6 downto 4) => ADDRBWRADDR(2 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => DINADIN(15 downto 0),
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => dec_del_dhx_q1(15 downto 0),
      DOUTBDOUT(15 downto 0) => dec_del_dhx_q0(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => dec_del_dhx_ce1,
      ENBWREN => dec_del_dhx_ce0,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\reg_180[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dec_del_dhx_q0(0),
      I1 => DOUTBDOUT(0),
      I2 => Q(0),
      I3 => dec_del_dhx_q1(0),
      I4 => \reg_180_reg[15]\(1),
      I5 => DOUTADOUT(0),
      O => D(0)
    );
\reg_180[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dec_del_dhx_q0(10),
      I1 => DOUTBDOUT(10),
      I2 => Q(0),
      I3 => dec_del_dhx_q1(10),
      I4 => \reg_180_reg[15]\(1),
      I5 => DOUTADOUT(10),
      O => D(10)
    );
\reg_180[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dec_del_dhx_q0(11),
      I1 => DOUTBDOUT(11),
      I2 => Q(0),
      I3 => dec_del_dhx_q1(11),
      I4 => \reg_180_reg[15]\(1),
      I5 => DOUTADOUT(11),
      O => D(11)
    );
\reg_180[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dec_del_dhx_q0(12),
      I1 => DOUTBDOUT(12),
      I2 => Q(0),
      I3 => dec_del_dhx_q1(12),
      I4 => \reg_180_reg[15]\(1),
      I5 => DOUTADOUT(12),
      O => D(12)
    );
\reg_180[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dec_del_dhx_q0(13),
      I1 => DOUTBDOUT(13),
      I2 => Q(0),
      I3 => dec_del_dhx_q1(13),
      I4 => \reg_180_reg[15]\(1),
      I5 => DOUTADOUT(13),
      O => D(13)
    );
\reg_180[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dec_del_dhx_q0(14),
      I1 => DOUTBDOUT(14),
      I2 => Q(0),
      I3 => dec_del_dhx_q1(14),
      I4 => \reg_180_reg[15]\(1),
      I5 => DOUTADOUT(14),
      O => D(14)
    );
\reg_180[15]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dec_del_dhx_q0(15),
      I1 => DOUTBDOUT(15),
      I2 => Q(0),
      I3 => dec_del_dhx_q1(15),
      I4 => \reg_180_reg[15]\(1),
      I5 => DOUTADOUT(15),
      O => D(15)
    );
\reg_180[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dec_del_dhx_q0(1),
      I1 => DOUTBDOUT(1),
      I2 => Q(0),
      I3 => dec_del_dhx_q1(1),
      I4 => \reg_180_reg[15]\(1),
      I5 => DOUTADOUT(1),
      O => D(1)
    );
\reg_180[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dec_del_dhx_q0(2),
      I1 => DOUTBDOUT(2),
      I2 => Q(0),
      I3 => dec_del_dhx_q1(2),
      I4 => \reg_180_reg[15]\(1),
      I5 => DOUTADOUT(2),
      O => D(2)
    );
\reg_180[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dec_del_dhx_q0(3),
      I1 => DOUTBDOUT(3),
      I2 => Q(0),
      I3 => dec_del_dhx_q1(3),
      I4 => \reg_180_reg[15]\(1),
      I5 => DOUTADOUT(3),
      O => D(3)
    );
\reg_180[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dec_del_dhx_q0(4),
      I1 => DOUTBDOUT(4),
      I2 => Q(0),
      I3 => dec_del_dhx_q1(4),
      I4 => \reg_180_reg[15]\(1),
      I5 => DOUTADOUT(4),
      O => D(4)
    );
\reg_180[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dec_del_dhx_q0(5),
      I1 => DOUTBDOUT(5),
      I2 => Q(0),
      I3 => dec_del_dhx_q1(5),
      I4 => \reg_180_reg[15]\(1),
      I5 => DOUTADOUT(5),
      O => D(5)
    );
\reg_180[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dec_del_dhx_q0(6),
      I1 => DOUTBDOUT(6),
      I2 => Q(0),
      I3 => dec_del_dhx_q1(6),
      I4 => \reg_180_reg[15]\(1),
      I5 => DOUTADOUT(6),
      O => D(6)
    );
\reg_180[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dec_del_dhx_q0(7),
      I1 => DOUTBDOUT(7),
      I2 => Q(0),
      I3 => dec_del_dhx_q1(7),
      I4 => \reg_180_reg[15]\(1),
      I5 => DOUTADOUT(7),
      O => D(7)
    );
\reg_180[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dec_del_dhx_q0(8),
      I1 => DOUTBDOUT(8),
      I2 => Q(0),
      I3 => dec_del_dhx_q1(8),
      I4 => \reg_180_reg[15]\(1),
      I5 => DOUTADOUT(8),
      O => D(8)
    );
\reg_180[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dec_del_dhx_q0(9),
      I1 => DOUTBDOUT(9),
      I2 => Q(0),
      I3 => dec_del_dhx_q1(9),
      I4 => \reg_180_reg[15]\(1),
      I5 => DOUTADOUT(9),
      O => D(9)
    );
\tmp_product_i_10__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q0(6),
      I1 => \reg_180_reg[15]\(0),
      I2 => DOUTBDOUT(6),
      O => A(6)
    );
\tmp_product_i_11__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q0(5),
      I1 => \reg_180_reg[15]\(0),
      I2 => DOUTBDOUT(5),
      O => A(5)
    );
\tmp_product_i_12__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q0(4),
      I1 => \reg_180_reg[15]\(0),
      I2 => DOUTBDOUT(4),
      O => A(4)
    );
\tmp_product_i_13__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q0(3),
      I1 => \reg_180_reg[15]\(0),
      I2 => DOUTBDOUT(3),
      O => A(3)
    );
\tmp_product_i_14__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q0(2),
      I1 => \reg_180_reg[15]\(0),
      I2 => DOUTBDOUT(2),
      O => A(2)
    );
\tmp_product_i_15__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q0(1),
      I1 => \reg_180_reg[15]\(0),
      I2 => DOUTBDOUT(1),
      O => A(1)
    );
\tmp_product_i_16__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q0(0),
      I1 => \reg_180_reg[15]\(0),
      I2 => DOUTBDOUT(0),
      O => A(0)
    );
\tmp_product_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q0(15),
      I1 => \reg_180_reg[15]\(0),
      I2 => DOUTBDOUT(15),
      O => A(15)
    );
\tmp_product_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q0(14),
      I1 => \reg_180_reg[15]\(0),
      I2 => DOUTBDOUT(14),
      O => A(14)
    );
\tmp_product_i_3__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q0(13),
      I1 => \reg_180_reg[15]\(0),
      I2 => DOUTBDOUT(13),
      O => A(13)
    );
\tmp_product_i_4__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q0(12),
      I1 => \reg_180_reg[15]\(0),
      I2 => DOUTBDOUT(12),
      O => A(12)
    );
\tmp_product_i_5__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q0(11),
      I1 => \reg_180_reg[15]\(0),
      I2 => DOUTBDOUT(11),
      O => A(11)
    );
\tmp_product_i_6__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q0(10),
      I1 => \reg_180_reg[15]\(0),
      I2 => DOUTBDOUT(10),
      O => A(10)
    );
\tmp_product_i_7__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q0(9),
      I1 => \reg_180_reg[15]\(0),
      I2 => DOUTBDOUT(9),
      O => A(9)
    );
\tmp_product_i_8__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q0(8),
      I1 => \reg_180_reg[15]\(0),
      I2 => DOUTBDOUT(8),
      O => A(8)
    );
\tmp_product_i_9__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dhx_q0(7),
      I1 => \reg_180_reg[15]\(0),
      I2 => DOUTBDOUT(7),
      O => A(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_dltx_RAM_AUTO_1R1W_2 is
  port (
    DOUTADOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    dec_del_dltx_ce1 : in STD_LOGIC;
    dec_del_dltx_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_dltx_RAM_AUTO_1R1W_2 : entity is "adpcm_main_delay_dltx_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_dltx_RAM_AUTO_1R1W_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_dltx_RAM_AUTO_1R1W_2 is
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 96;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/dec_del_dltx_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 5;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"0000000",
      ADDRARDADDR(6 downto 4) => ADDRARDADDR(2 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 7) => B"0000000",
      ADDRBWRADDR(6 downto 4) => ADDRBWRADDR(2 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => DINADIN(15 downto 0),
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => DOUTADOUT(15 downto 0),
      DOUTBDOUT(15 downto 0) => DOUTBDOUT(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => dec_del_dltx_ce1,
      ENBWREN => dec_del_dltx_ce0,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_dltx_RAM_AUTO_1R1W_5 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    delay_dhx_ce1 : in STD_LOGIC;
    delay_dhx_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_A_B_DATA_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_dltx_RAM_AUTO_1R1W_5 : entity is "adpcm_main_delay_dltx_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_dltx_RAM_AUTO_1R1W_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_dltx_RAM_AUTO_1R1W_5 is
  signal \^a\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 96;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/delay_dhx_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 5;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \reg_180[0]_i_1__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \reg_180[10]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \reg_180[11]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \reg_180[12]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \reg_180[13]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \reg_180[14]_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \reg_180[15]_i_2__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \reg_180[1]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \reg_180[2]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \reg_180[3]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \reg_180[4]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \reg_180[5]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \reg_180[6]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \reg_180[7]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \reg_180[8]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \reg_180[9]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \tmp_product_i_10__5\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \tmp_product_i_11__5\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \tmp_product_i_12__5\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \tmp_product_i_13__5\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \tmp_product_i_14__5\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \tmp_product_i_15__5\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \tmp_product_i_16__2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \tmp_product_i_1__4\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \tmp_product_i_2__4\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \tmp_product_i_3__5\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \tmp_product_i_4__5\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \tmp_product_i_5__5\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \tmp_product_i_6__5\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \tmp_product_i_7__5\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \tmp_product_i_8__5\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \tmp_product_i_9__5\ : label is "soft_lutpair64";
begin
  A(15 downto 0) <= \^a\(15 downto 0);
  D(15 downto 0) <= \^d\(15 downto 0);
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"0000000",
      ADDRARDADDR(6 downto 4) => ADDRARDADDR(2 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 7) => B"0000000",
      ADDRBWRADDR(6 downto 4) => ADDRBWRADDR(2 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => DINADIN(15 downto 0),
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => \^d\(15 downto 0),
      DOUTBDOUT(15 downto 0) => \^a\(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => delay_dhx_ce1,
      ENBWREN => delay_dhx_ce0,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\reg_180[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(0),
      I1 => Q(0),
      I2 => \^d\(0),
      O => ram_reg_bram_0_0(0)
    );
\reg_180[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(10),
      I1 => Q(0),
      I2 => \^d\(10),
      O => ram_reg_bram_0_0(10)
    );
\reg_180[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(11),
      I1 => Q(0),
      I2 => \^d\(11),
      O => ram_reg_bram_0_0(11)
    );
\reg_180[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(12),
      I1 => Q(0),
      I2 => \^d\(12),
      O => ram_reg_bram_0_0(12)
    );
\reg_180[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(13),
      I1 => Q(0),
      I2 => \^d\(13),
      O => ram_reg_bram_0_0(13)
    );
\reg_180[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(14),
      I1 => Q(0),
      I2 => \^d\(14),
      O => ram_reg_bram_0_0(14)
    );
\reg_180[15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(15),
      I1 => Q(0),
      I2 => \^d\(15),
      O => ram_reg_bram_0_0(15)
    );
\reg_180[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(1),
      I1 => Q(0),
      I2 => \^d\(1),
      O => ram_reg_bram_0_0(1)
    );
\reg_180[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(2),
      I1 => Q(0),
      I2 => \^d\(2),
      O => ram_reg_bram_0_0(2)
    );
\reg_180[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(3),
      I1 => Q(0),
      I2 => \^d\(3),
      O => ram_reg_bram_0_0(3)
    );
\reg_180[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(4),
      I1 => Q(0),
      I2 => \^d\(4),
      O => ram_reg_bram_0_0(4)
    );
\reg_180[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(5),
      I1 => Q(0),
      I2 => \^d\(5),
      O => ram_reg_bram_0_0(5)
    );
\reg_180[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(6),
      I1 => Q(0),
      I2 => \^d\(6),
      O => ram_reg_bram_0_0(6)
    );
\reg_180[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(7),
      I1 => Q(0),
      I2 => \^d\(7),
      O => ram_reg_bram_0_0(7)
    );
\reg_180[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(8),
      I1 => Q(0),
      I2 => \^d\(8),
      O => ram_reg_bram_0_0(8)
    );
\reg_180[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(9),
      I1 => Q(0),
      I2 => \^d\(9),
      O => ram_reg_bram_0_0(9)
    );
\tmp_product_i_10__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(6),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(6),
      O => ram_reg_bram_0_1(6)
    );
\tmp_product_i_11__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(5),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(5),
      O => ram_reg_bram_0_1(5)
    );
\tmp_product_i_12__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(4),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(4),
      O => ram_reg_bram_0_1(4)
    );
\tmp_product_i_13__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(3),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(3),
      O => ram_reg_bram_0_1(3)
    );
\tmp_product_i_14__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(2),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(2),
      O => ram_reg_bram_0_1(2)
    );
\tmp_product_i_15__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(1),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(1),
      O => ram_reg_bram_0_1(1)
    );
\tmp_product_i_16__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(0),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(0),
      O => ram_reg_bram_0_1(0)
    );
\tmp_product_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(15),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(15),
      O => ram_reg_bram_0_1(15)
    );
\tmp_product_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(14),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(14),
      O => ram_reg_bram_0_1(14)
    );
\tmp_product_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(13),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(13),
      O => ram_reg_bram_0_1(13)
    );
\tmp_product_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(12),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(12),
      O => ram_reg_bram_0_1(12)
    );
\tmp_product_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(11),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(11),
      O => ram_reg_bram_0_1(11)
    );
\tmp_product_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(10),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(10),
      O => ram_reg_bram_0_1(10)
    );
\tmp_product_i_7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(9),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(9),
      O => ram_reg_bram_0_1(9)
    );
\tmp_product_i_8__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(8),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(8),
      O => ram_reg_bram_0_1(8)
    );
\tmp_product_i_9__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(7),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(7),
      O => ram_reg_bram_0_1(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_dltx_RAM_AUTO_1R1W_6 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    delay_dltx_ce1 : in STD_LOGIC;
    delay_dltx_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_dltx_RAM_AUTO_1R1W_6 : entity is "adpcm_main_delay_dltx_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_dltx_RAM_AUTO_1R1W_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_dltx_RAM_AUTO_1R1W_6 is
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ram_reg_bram_0_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 96;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/delay_dltx_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 5;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \reg_180[0]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \reg_180[10]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \reg_180[11]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \reg_180[12]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \reg_180[13]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \reg_180[14]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \reg_180[15]_i_2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \reg_180[1]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \reg_180[2]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \reg_180[3]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \reg_180[4]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \reg_180[5]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \reg_180[6]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \reg_180[7]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \reg_180[8]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \reg_180[9]_i_1\ : label is "soft_lutpair77";
begin
  D(15 downto 0) <= \^d\(15 downto 0);
  ram_reg_bram_0_0(15 downto 0) <= \^ram_reg_bram_0_0\(15 downto 0);
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"0000000",
      ADDRARDADDR(6 downto 4) => ADDRARDADDR(2 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 7) => B"0000000",
      ADDRBWRADDR(6 downto 4) => ADDRBWRADDR(2 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => DINADIN(15 downto 0),
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => \^d\(15 downto 0),
      DOUTBDOUT(15 downto 0) => \^ram_reg_bram_0_0\(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => delay_dltx_ce1,
      ENBWREN => delay_dltx_ce0,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\reg_180[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(0),
      I1 => Q(0),
      I2 => \^d\(0),
      O => ram_reg_bram_0_1(0)
    );
\reg_180[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(10),
      I1 => Q(0),
      I2 => \^d\(10),
      O => ram_reg_bram_0_1(10)
    );
\reg_180[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(11),
      I1 => Q(0),
      I2 => \^d\(11),
      O => ram_reg_bram_0_1(11)
    );
\reg_180[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(12),
      I1 => Q(0),
      I2 => \^d\(12),
      O => ram_reg_bram_0_1(12)
    );
\reg_180[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(13),
      I1 => Q(0),
      I2 => \^d\(13),
      O => ram_reg_bram_0_1(13)
    );
\reg_180[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(14),
      I1 => Q(0),
      I2 => \^d\(14),
      O => ram_reg_bram_0_1(14)
    );
\reg_180[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(15),
      I1 => Q(0),
      I2 => \^d\(15),
      O => ram_reg_bram_0_1(15)
    );
\reg_180[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(1),
      I1 => Q(0),
      I2 => \^d\(1),
      O => ram_reg_bram_0_1(1)
    );
\reg_180[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(2),
      I1 => Q(0),
      I2 => \^d\(2),
      O => ram_reg_bram_0_1(2)
    );
\reg_180[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(3),
      I1 => Q(0),
      I2 => \^d\(3),
      O => ram_reg_bram_0_1(3)
    );
\reg_180[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(4),
      I1 => Q(0),
      I2 => \^d\(4),
      O => ram_reg_bram_0_1(4)
    );
\reg_180[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(5),
      I1 => Q(0),
      I2 => \^d\(5),
      O => ram_reg_bram_0_1(5)
    );
\reg_180[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(6),
      I1 => Q(0),
      I2 => \^d\(6),
      O => ram_reg_bram_0_1(6)
    );
\reg_180[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(7),
      I1 => Q(0),
      I2 => \^d\(7),
      O => ram_reg_bram_0_1(7)
    );
\reg_180[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(8),
      I1 => Q(0),
      I2 => \^d\(8),
      O => ram_reg_bram_0_1(8)
    );
\reg_180[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(9),
      I1 => Q(0),
      I2 => \^d\(9),
      O => ram_reg_bram_0_1(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_h_ROM_AUTO_1R is
  port (
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_h_ROM_AUTO_1R;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_h_ROM_AUTO_1R is
begin
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => Q(9),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => Q(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_ilb_table_ROM_AUTO_1R is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \q1_reg[4]_0\ : out STD_LOGIC;
    grp_encode_fu_333_detl_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[7]_0\ : out STD_LOGIC;
    \q1_reg[8]_0\ : out STD_LOGIC;
    grp_encode_fu_333_deth_o : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \trunc_ln522_1_reg_2357_reg[1]\ : out STD_LOGIC;
    \q0_reg[6]_0\ : out STD_LOGIC;
    \q0_reg[10]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[6]_1\ : out STD_LOGIC;
    \q0_reg[0]_0\ : out STD_LOGIC;
    sext_ln512_fu_1165_p1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dec_nbl_reg[14]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dec_nbh_reg[9]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sext_ln618_fu_778_p1 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \q1_reg[8]_1\ : out STD_LOGIC;
    \q1_reg[4]_1\ : out STD_LOGIC;
    grp_decode_fu_399_dec_detl_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[7]_1\ : out STD_LOGIC;
    \q1_reg[8]_2\ : out STD_LOGIC;
    grp_decode_fu_399_dec_deth_o : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \trunc_ln522_2_reg_2129_reg[1]\ : out STD_LOGIC;
    \q0_reg[6]_2\ : out STD_LOGIC;
    \q0_reg[6]_3\ : out STD_LOGIC;
    \q0_reg[0]_1\ : out STD_LOGIC;
    sext_ln512_fu_659_p1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \dec_nbl_reg[14]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dec_nbh_reg[14]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln8_reg_2331_reg[1]\ : out STD_LOGIC;
    nbl : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \detl_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \detl_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    detl : in STD_LOGIC_VECTOR ( 0 to 0 );
    \deth_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \deth_reg[8]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dec_nbl : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dec_nbh : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \dec_detl_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dec_detl_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    B : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dec_deth_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dec_deth_reg[8]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    \q1_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_ilb_table_ROM_AUTO_1R;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_ilb_table_ROM_AUTO_1R is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \dec_deth[3]_i_6_n_20\ : STD_LOGIC;
  signal \dec_deth[5]_i_2_n_20\ : STD_LOGIC;
  signal \dec_deth[6]_i_2_n_20\ : STD_LOGIC;
  signal \dec_deth[6]_i_3_n_20\ : STD_LOGIC;
  signal \dec_deth[7]_i_2_n_20\ : STD_LOGIC;
  signal \dec_deth[7]_i_3_n_20\ : STD_LOGIC;
  signal \dec_deth[8]_i_2_n_20\ : STD_LOGIC;
  signal \dec_detl[5]_i_5_n_20\ : STD_LOGIC;
  signal \dec_nbh[1]_i_10_n_20\ : STD_LOGIC;
  signal \dec_nbh[1]_i_11_n_20\ : STD_LOGIC;
  signal \dec_nbh[1]_i_3_n_20\ : STD_LOGIC;
  signal \dec_nbh[1]_i_4_n_20\ : STD_LOGIC;
  signal \dec_nbh[1]_i_5_n_20\ : STD_LOGIC;
  signal \dec_nbh[1]_i_6_n_20\ : STD_LOGIC;
  signal \dec_nbh[1]_i_7_n_20\ : STD_LOGIC;
  signal \dec_nbh[1]_i_8_n_20\ : STD_LOGIC;
  signal \dec_nbh[1]_i_9_n_20\ : STD_LOGIC;
  signal \dec_nbh[9]_i_10_n_20\ : STD_LOGIC;
  signal \dec_nbh[9]_i_11_n_20\ : STD_LOGIC;
  signal \dec_nbh[9]_i_12_n_20\ : STD_LOGIC;
  signal \dec_nbh[9]_i_13_n_20\ : STD_LOGIC;
  signal \dec_nbh[9]_i_14_n_20\ : STD_LOGIC;
  signal \dec_nbh[9]_i_15_n_20\ : STD_LOGIC;
  signal \dec_nbh[9]_i_16_n_20\ : STD_LOGIC;
  signal \dec_nbh[9]_i_17_n_20\ : STD_LOGIC;
  signal \dec_nbh_reg[1]_i_2_n_20\ : STD_LOGIC;
  signal \dec_nbh_reg[1]_i_2_n_21\ : STD_LOGIC;
  signal \dec_nbh_reg[1]_i_2_n_22\ : STD_LOGIC;
  signal \dec_nbh_reg[1]_i_2_n_23\ : STD_LOGIC;
  signal \dec_nbh_reg[1]_i_2_n_24\ : STD_LOGIC;
  signal \dec_nbh_reg[1]_i_2_n_25\ : STD_LOGIC;
  signal \dec_nbh_reg[1]_i_2_n_26\ : STD_LOGIC;
  signal \dec_nbh_reg[1]_i_2_n_27\ : STD_LOGIC;
  signal \dec_nbh_reg[9]_i_3_n_20\ : STD_LOGIC;
  signal \dec_nbh_reg[9]_i_3_n_21\ : STD_LOGIC;
  signal \dec_nbh_reg[9]_i_3_n_22\ : STD_LOGIC;
  signal \dec_nbh_reg[9]_i_3_n_23\ : STD_LOGIC;
  signal \dec_nbh_reg[9]_i_3_n_24\ : STD_LOGIC;
  signal \dec_nbh_reg[9]_i_3_n_25\ : STD_LOGIC;
  signal \dec_nbh_reg[9]_i_3_n_26\ : STD_LOGIC;
  signal \dec_nbh_reg[9]_i_3_n_27\ : STD_LOGIC;
  signal \dec_nbl[0]_i_10_n_20\ : STD_LOGIC;
  signal \dec_nbl[0]_i_11_n_20\ : STD_LOGIC;
  signal \dec_nbl[0]_i_3_n_20\ : STD_LOGIC;
  signal \dec_nbl[0]_i_4_n_20\ : STD_LOGIC;
  signal \dec_nbl[0]_i_5_n_20\ : STD_LOGIC;
  signal \dec_nbl[0]_i_6_n_20\ : STD_LOGIC;
  signal \dec_nbl[0]_i_7_n_20\ : STD_LOGIC;
  signal \dec_nbl[0]_i_8_n_20\ : STD_LOGIC;
  signal \dec_nbl[0]_i_9_n_20\ : STD_LOGIC;
  signal \dec_nbl_reg[0]_i_2_n_20\ : STD_LOGIC;
  signal \dec_nbl_reg[0]_i_2_n_21\ : STD_LOGIC;
  signal \dec_nbl_reg[0]_i_2_n_22\ : STD_LOGIC;
  signal \dec_nbl_reg[0]_i_2_n_23\ : STD_LOGIC;
  signal \dec_nbl_reg[0]_i_2_n_24\ : STD_LOGIC;
  signal \dec_nbl_reg[0]_i_2_n_25\ : STD_LOGIC;
  signal \dec_nbl_reg[0]_i_2_n_26\ : STD_LOGIC;
  signal \dec_nbl_reg[0]_i_2_n_27\ : STD_LOGIC;
  signal \^dec_nbl_reg[14]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \deth[3]_i_6_n_20\ : STD_LOGIC;
  signal \deth[5]_i_2_n_20\ : STD_LOGIC;
  signal \deth[6]_i_2_n_20\ : STD_LOGIC;
  signal \deth[6]_i_3_n_20\ : STD_LOGIC;
  signal \deth[7]_i_2_n_20\ : STD_LOGIC;
  signal \deth[7]_i_3_n_20\ : STD_LOGIC;
  signal \deth[8]_i_2_n_20\ : STD_LOGIC;
  signal \detl[3]_i_3_n_20\ : STD_LOGIC;
  signal \detl[5]_i_5_n_20\ : STD_LOGIC;
  signal ilb_table_q0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ilb_table_q1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \nbl[0]_i_10_n_20\ : STD_LOGIC;
  signal \nbl[0]_i_11_n_20\ : STD_LOGIC;
  signal \nbl[0]_i_3_n_20\ : STD_LOGIC;
  signal \nbl[0]_i_4_n_20\ : STD_LOGIC;
  signal \nbl[0]_i_5_n_20\ : STD_LOGIC;
  signal \nbl[0]_i_6_n_20\ : STD_LOGIC;
  signal \nbl[0]_i_7_n_20\ : STD_LOGIC;
  signal \nbl[0]_i_8_n_20\ : STD_LOGIC;
  signal \nbl[0]_i_9_n_20\ : STD_LOGIC;
  signal \nbl_reg[0]_i_2_n_20\ : STD_LOGIC;
  signal \nbl_reg[0]_i_2_n_21\ : STD_LOGIC;
  signal \nbl_reg[0]_i_2_n_22\ : STD_LOGIC;
  signal \nbl_reg[0]_i_2_n_23\ : STD_LOGIC;
  signal \nbl_reg[0]_i_2_n_24\ : STD_LOGIC;
  signal \nbl_reg[0]_i_2_n_25\ : STD_LOGIC;
  signal \nbl_reg[0]_i_2_n_26\ : STD_LOGIC;
  signal \nbl_reg[0]_i_2_n_27\ : STD_LOGIC;
  signal \^q0_reg[10]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q0_reg[6]_0\ : STD_LOGIC;
  signal \^q0_reg[6]_1\ : STD_LOGIC;
  signal \^q0_reg[6]_2\ : STD_LOGIC;
  signal \^q0_reg[6]_3\ : STD_LOGIC;
  signal \^q1_reg[7]_0\ : STD_LOGIC;
  signal \^q1_reg[7]_1\ : STD_LOGIC;
  signal \^q1_reg[8]_0\ : STD_LOGIC;
  signal \^q1_reg[8]_2\ : STD_LOGIC;
  signal \^sext_ln618_fu_778_p1\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \trunc_ln12_reg_2119[3]_i_13_n_20\ : STD_LOGIC;
  signal \trunc_ln12_reg_2119[3]_i_14_n_20\ : STD_LOGIC;
  signal \trunc_ln12_reg_2119[3]_i_15_n_20\ : STD_LOGIC;
  signal \trunc_ln12_reg_2119[3]_i_16_n_20\ : STD_LOGIC;
  signal \trunc_ln12_reg_2119[3]_i_17_n_20\ : STD_LOGIC;
  signal \trunc_ln12_reg_2119[3]_i_18_n_20\ : STD_LOGIC;
  signal \trunc_ln12_reg_2119[3]_i_19_n_20\ : STD_LOGIC;
  signal \trunc_ln12_reg_2119[3]_i_20_n_20\ : STD_LOGIC;
  signal \trunc_ln12_reg_2119[3]_i_21_n_20\ : STD_LOGIC;
  signal \trunc_ln12_reg_2119[3]_i_22_n_20\ : STD_LOGIC;
  signal \trunc_ln12_reg_2119[3]_i_23_n_20\ : STD_LOGIC;
  signal \trunc_ln12_reg_2119[3]_i_24_n_20\ : STD_LOGIC;
  signal \trunc_ln12_reg_2119[3]_i_25_n_20\ : STD_LOGIC;
  signal \trunc_ln12_reg_2119_reg[3]_i_12_n_20\ : STD_LOGIC;
  signal \trunc_ln12_reg_2119_reg[3]_i_12_n_21\ : STD_LOGIC;
  signal \trunc_ln12_reg_2119_reg[3]_i_12_n_22\ : STD_LOGIC;
  signal \trunc_ln12_reg_2119_reg[3]_i_12_n_23\ : STD_LOGIC;
  signal \trunc_ln12_reg_2119_reg[3]_i_12_n_24\ : STD_LOGIC;
  signal \trunc_ln12_reg_2119_reg[3]_i_12_n_25\ : STD_LOGIC;
  signal \trunc_ln12_reg_2119_reg[3]_i_12_n_26\ : STD_LOGIC;
  signal \trunc_ln12_reg_2119_reg[3]_i_12_n_27\ : STD_LOGIC;
  signal \trunc_ln12_reg_2119_reg[3]_i_3_n_22\ : STD_LOGIC;
  signal \trunc_ln12_reg_2119_reg[3]_i_3_n_24\ : STD_LOGIC;
  signal \trunc_ln12_reg_2119_reg[3]_i_3_n_25\ : STD_LOGIC;
  signal \trunc_ln12_reg_2119_reg[3]_i_3_n_26\ : STD_LOGIC;
  signal \trunc_ln12_reg_2119_reg[3]_i_3_n_27\ : STD_LOGIC;
  signal \^trunc_ln522_1_reg_2357_reg[1]\ : STD_LOGIC;
  signal \trunc_ln522_2_reg_2129[3]_i_11_n_20\ : STD_LOGIC;
  signal \trunc_ln522_2_reg_2129[3]_i_12_n_20\ : STD_LOGIC;
  signal \trunc_ln522_2_reg_2129[3]_i_13_n_20\ : STD_LOGIC;
  signal \trunc_ln522_2_reg_2129[3]_i_14_n_20\ : STD_LOGIC;
  signal \trunc_ln522_2_reg_2129[3]_i_15_n_20\ : STD_LOGIC;
  signal \^trunc_ln522_2_reg_2129_reg[1]\ : STD_LOGIC;
  signal \trunc_ln522_2_reg_2129_reg[3]_i_3_n_22\ : STD_LOGIC;
  signal \trunc_ln522_2_reg_2129_reg[3]_i_3_n_24\ : STD_LOGIC;
  signal \trunc_ln522_2_reg_2129_reg[3]_i_3_n_25\ : STD_LOGIC;
  signal \trunc_ln522_2_reg_2129_reg[3]_i_3_n_26\ : STD_LOGIC;
  signal \trunc_ln522_2_reg_2129_reg[3]_i_3_n_27\ : STD_LOGIC;
  signal \trunc_ln8_reg_2331[3]_i_13_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_2331[3]_i_14_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_2331[3]_i_15_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_2331[3]_i_16_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_2331[3]_i_17_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_2331[3]_i_18_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_2331[3]_i_19_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_2331[3]_i_20_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_2331[3]_i_21_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_2331[3]_i_22_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_2331[3]_i_23_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_2331[3]_i_24_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_2331[3]_i_25_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_2331_reg[3]_i_12_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_2331_reg[3]_i_12_n_21\ : STD_LOGIC;
  signal \trunc_ln8_reg_2331_reg[3]_i_12_n_22\ : STD_LOGIC;
  signal \trunc_ln8_reg_2331_reg[3]_i_12_n_23\ : STD_LOGIC;
  signal \trunc_ln8_reg_2331_reg[3]_i_12_n_24\ : STD_LOGIC;
  signal \trunc_ln8_reg_2331_reg[3]_i_12_n_25\ : STD_LOGIC;
  signal \trunc_ln8_reg_2331_reg[3]_i_12_n_26\ : STD_LOGIC;
  signal \trunc_ln8_reg_2331_reg[3]_i_12_n_27\ : STD_LOGIC;
  signal \trunc_ln8_reg_2331_reg[3]_i_3_n_22\ : STD_LOGIC;
  signal \trunc_ln8_reg_2331_reg[3]_i_3_n_24\ : STD_LOGIC;
  signal \trunc_ln8_reg_2331_reg[3]_i_3_n_25\ : STD_LOGIC;
  signal \trunc_ln8_reg_2331_reg[3]_i_3_n_26\ : STD_LOGIC;
  signal \trunc_ln8_reg_2331_reg[3]_i_3_n_27\ : STD_LOGIC;
  signal \NLW_dec_nbh_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_dec_nbl_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_nbl_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_trunc_ln12_reg_2119_reg[3]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_trunc_ln12_reg_2119_reg[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_trunc_ln522_2_reg_2129_reg[3]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_trunc_ln522_2_reg_2129_reg[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_trunc_ln8_reg_2331_reg[3]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_trunc_ln8_reg_2331_reg[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dec_deth[3]_i_5\ : label is "soft_lutpair730";
  attribute SOFT_HLUTNM of \dec_deth[3]_i_6\ : label is "soft_lutpair728";
  attribute SOFT_HLUTNM of \dec_deth[6]_i_3\ : label is "soft_lutpair728";
  attribute SOFT_HLUTNM of \dec_deth[7]_i_3\ : label is "soft_lutpair730";
  attribute SOFT_HLUTNM of \deth[3]_i_5\ : label is "soft_lutpair729";
  attribute SOFT_HLUTNM of \deth[3]_i_6\ : label is "soft_lutpair727";
  attribute SOFT_HLUTNM of \deth[6]_i_3\ : label is "soft_lutpair727";
  attribute SOFT_HLUTNM of \deth[7]_i_3\ : label is "soft_lutpair729";
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  Q(9 downto 0) <= \^q\(9 downto 0);
  \dec_nbl_reg[14]\(3 downto 0) <= \^dec_nbl_reg[14]\(3 downto 0);
  \q0_reg[10]_0\(3 downto 0) <= \^q0_reg[10]_0\(3 downto 0);
  \q0_reg[6]_0\ <= \^q0_reg[6]_0\;
  \q0_reg[6]_1\ <= \^q0_reg[6]_1\;
  \q0_reg[6]_2\ <= \^q0_reg[6]_2\;
  \q0_reg[6]_3\ <= \^q0_reg[6]_3\;
  \q1_reg[7]_0\ <= \^q1_reg[7]_0\;
  \q1_reg[7]_1\ <= \^q1_reg[7]_1\;
  \q1_reg[8]_0\ <= \^q1_reg[8]_0\;
  \q1_reg[8]_2\ <= \^q1_reg[8]_2\;
  sext_ln618_fu_778_p1(14 downto 0) <= \^sext_ln618_fu_778_p1\(14 downto 0);
  \trunc_ln522_1_reg_2357_reg[1]\ <= \^trunc_ln522_1_reg_2357_reg[1]\;
  \trunc_ln522_2_reg_2129_reg[1]\ <= \^trunc_ln522_2_reg_2129_reg[1]\;
\dec_deth[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BBBB8B888B88"
    )
        port map (
      I0 => \dec_deth[3]_i_6_n_20\,
      I1 => \dec_deth_reg[5]\(1),
      I2 => ilb_table_q0(3),
      I3 => \dec_deth_reg[5]\(3),
      I4 => \^q0_reg[10]_0\(0),
      I5 => \dec_deth_reg[5]\(2),
      O => \^trunc_ln522_2_reg_2129_reg[1]\
    );
\dec_deth[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF44CF77"
    )
        port map (
      I0 => ilb_table_q0(6),
      I1 => \dec_deth_reg[5]\(2),
      I2 => ilb_table_q0(2),
      I3 => \dec_deth_reg[5]\(3),
      I4 => \^q0_reg[10]_0\(3),
      O => \^q0_reg[6]_2\
    );
\dec_deth[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F053FF53"
    )
        port map (
      I0 => ilb_table_q0(0),
      I1 => \^q0_reg[10]_0\(1),
      I2 => \dec_deth_reg[5]\(3),
      I3 => \dec_deth_reg[5]\(2),
      I4 => ilb_table_q0(4),
      O => \q0_reg[0]_1\
    );
\dec_deth[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F053FF53"
    )
        port map (
      I0 => ilb_table_q0(1),
      I1 => \^q0_reg[10]_0\(2),
      I2 => \dec_deth_reg[5]\(3),
      I3 => \dec_deth_reg[5]\(2),
      I4 => ilb_table_q0(5),
      O => \dec_deth[3]_i_6_n_20\
    );
\dec_deth[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FDF10D0"
    )
        port map (
      I0 => \dec_deth[5]_i_2_n_20\,
      I1 => \dec_deth_reg[5]\(0),
      I2 => \dec_detl_reg[8]\(0),
      I3 => \^trunc_ln522_2_reg_2129_reg[1]\,
      I4 => \dec_deth_reg[8]\(0),
      O => grp_decode_fu_399_dec_deth_o(0)
    );
\dec_deth[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F7F4070"
    )
        port map (
      I0 => \dec_deth[5]_i_2_n_20\,
      I1 => \dec_deth_reg[5]\(0),
      I2 => \dec_detl_reg[8]\(0),
      I3 => \dec_deth[6]_i_2_n_20\,
      I4 => \dec_deth_reg[8]\(1),
      O => grp_decode_fu_399_dec_deth_o(1)
    );
\dec_deth[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB888BBBBBBB8BBB"
    )
        port map (
      I0 => \^q0_reg[6]_2\,
      I1 => \dec_deth_reg[5]\(1),
      I2 => ilb_table_q0(4),
      I3 => \dec_deth_reg[5]\(3),
      I4 => \dec_deth_reg[5]\(2),
      I5 => \^q0_reg[10]_0\(1),
      O => \dec_deth[5]_i_2_n_20\
    );
\dec_deth[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5CFC5C0C"
    )
        port map (
      I0 => \dec_deth[6]_i_2_n_20\,
      I1 => \dec_deth_reg[8]\(2),
      I2 => \dec_detl_reg[8]\(0),
      I3 => \dec_deth_reg[5]\(0),
      I4 => \dec_deth[7]_i_2_n_20\,
      O => grp_decode_fu_399_dec_deth_o(2)
    );
\dec_deth[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF44FFFFCF440000"
    )
        port map (
      I0 => ilb_table_q0(3),
      I1 => \dec_deth_reg[5]\(3),
      I2 => \^q0_reg[10]_0\(0),
      I3 => \dec_deth_reg[5]\(2),
      I4 => \dec_deth_reg[5]\(1),
      I5 => \dec_deth[6]_i_3_n_20\,
      O => \dec_deth[6]_i_2_n_20\
    );
\dec_deth[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C7F7"
    )
        port map (
      I0 => ilb_table_q0(5),
      I1 => \dec_deth_reg[5]\(3),
      I2 => \dec_deth_reg[5]\(2),
      I3 => \^q0_reg[10]_0\(2),
      O => \dec_deth[6]_i_3_n_20\
    );
\dec_deth[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dec_deth[7]_i_2_n_20\,
      I1 => \dec_deth_reg[5]\(0),
      I2 => \dec_deth[8]_i_2_n_20\,
      I3 => \dec_detl_reg[8]\(0),
      I4 => \dec_deth_reg[8]\(3),
      O => grp_decode_fu_399_dec_deth_o(3)
    );
\dec_deth[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF38083808"
    )
        port map (
      I0 => ilb_table_q0(6),
      I1 => \dec_deth_reg[5]\(3),
      I2 => \dec_deth_reg[5]\(2),
      I3 => \^q0_reg[10]_0\(3),
      I4 => \dec_deth[7]_i_3_n_20\,
      I5 => \dec_deth_reg[5]\(1),
      O => \dec_deth[7]_i_2_n_20\
    );
\dec_deth[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C7F7"
    )
        port map (
      I0 => ilb_table_q0(4),
      I1 => \dec_deth_reg[5]\(3),
      I2 => \dec_deth_reg[5]\(2),
      I3 => \^q0_reg[10]_0\(1),
      O => \dec_deth[7]_i_3_n_20\
    );
\dec_deth[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dec_deth[8]_i_2_n_20\,
      I1 => \dec_deth_reg[5]\(0),
      I2 => \^q0_reg[6]_3\,
      I3 => \dec_detl_reg[8]\(0),
      I4 => \dec_deth_reg[8]\(4),
      O => grp_decode_fu_399_dec_deth_o(4)
    );
\dec_deth[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC000C00FA00FA0"
    )
        port map (
      I0 => \^q0_reg[10]_0\(0),
      I1 => ilb_table_q0(5),
      I2 => \dec_deth_reg[5]\(3),
      I3 => \dec_deth_reg[5]\(2),
      I4 => \^q0_reg[10]_0\(2),
      I5 => \dec_deth_reg[5]\(1),
      O => \dec_deth[8]_i_2_n_20\
    );
\dec_deth[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0C0AFA00000"
    )
        port map (
      I0 => ilb_table_q0(6),
      I1 => \^q0_reg[10]_0\(3),
      I2 => \dec_deth_reg[5]\(1),
      I3 => \^q0_reg[10]_0\(1),
      I4 => \dec_deth_reg[5]\(3),
      I5 => \dec_deth_reg[5]\(2),
      O => \^q0_reg[6]_3\
    );
\dec_detl[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00CA00CCFFAC00A"
    )
        port map (
      I0 => \^q\(7),
      I1 => ilb_table_q1(0),
      I2 => \dec_detl_reg[5]\(1),
      I3 => \dec_detl_reg[5]\(2),
      I4 => \^q\(3),
      I5 => \dec_detl_reg[5]\(3),
      O => \q1_reg[8]_1\
    );
\dec_detl[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF47FF47FFFF0000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \dec_detl_reg[5]\(2),
      I2 => \^q\(7),
      I3 => \dec_detl_reg[5]\(3),
      I4 => \dec_detl[5]_i_5_n_20\,
      I5 => \dec_detl_reg[5]\(1),
      O => \q1_reg[4]_1\
    );
\dec_detl[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FF35FF330053FF5"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(1),
      I2 => \dec_detl_reg[5]\(1),
      I3 => \dec_detl_reg[5]\(2),
      I4 => \^q\(5),
      I5 => \dec_detl_reg[5]\(3),
      O => \dec_detl[5]_i_5_n_20\
    );
\dec_detl[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^q1_reg[7]_1\,
      I1 => \dec_detl_reg[5]\(0),
      I2 => \^q1_reg[8]_2\,
      I3 => \dec_detl_reg[8]\(0),
      I4 => B(0),
      O => grp_decode_fu_399_dec_detl_o(0)
    );
\dec_detl[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00300030BBCC88CC"
    )
        port map (
      I0 => \^q\(6),
      I1 => \dec_detl_reg[5]\(1),
      I2 => \^q\(4),
      I3 => \dec_detl_reg[5]\(2),
      I4 => \^q\(8),
      I5 => \dec_detl_reg[5]\(3),
      O => \^q1_reg[7]_1\
    );
\dec_detl[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00300030BB008800"
    )
        port map (
      I0 => \^q\(7),
      I1 => \dec_detl_reg[5]\(1),
      I2 => \^q\(5),
      I3 => \dec_detl_reg[5]\(2),
      I4 => \^q\(9),
      I5 => \dec_detl_reg[5]\(3),
      O => \^q1_reg[8]_2\
    );
\dec_nbh[1]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_nbh(2),
      O => \dec_nbh[1]_i_10_n_20\
    );
\dec_nbh[1]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_nbh(1),
      O => \dec_nbh[1]_i_11_n_20\
    );
\dec_nbh[1]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_nbh(0),
      O => \dec_nbh[1]_i_3_n_20\
    );
\dec_nbh[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_nbh(1),
      I1 => dec_nbh(8),
      O => \dec_nbh[1]_i_4_n_20\
    );
\dec_nbh[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_nbh(0),
      I1 => dec_nbh(7),
      O => \dec_nbh[1]_i_5_n_20\
    );
\dec_nbh[1]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_nbh(6),
      O => \dec_nbh[1]_i_6_n_20\
    );
\dec_nbh[1]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_nbh(5),
      O => \dec_nbh[1]_i_7_n_20\
    );
\dec_nbh[1]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_nbh(4),
      O => \dec_nbh[1]_i_8_n_20\
    );
\dec_nbh[1]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_nbh(3),
      O => \dec_nbh[1]_i_9_n_20\
    );
\dec_nbh[9]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_nbh(9),
      O => \dec_nbh[9]_i_10_n_20\
    );
\dec_nbh[9]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_nbh(8),
      O => \dec_nbh[9]_i_11_n_20\
    );
\dec_nbh[9]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_nbh(7),
      I1 => dec_nbh(14),
      O => \dec_nbh[9]_i_12_n_20\
    );
\dec_nbh[9]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_nbh(6),
      I1 => dec_nbh(13),
      O => \dec_nbh[9]_i_13_n_20\
    );
\dec_nbh[9]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_nbh(5),
      I1 => dec_nbh(12),
      O => \dec_nbh[9]_i_14_n_20\
    );
\dec_nbh[9]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_nbh(4),
      I1 => dec_nbh(11),
      O => \dec_nbh[9]_i_15_n_20\
    );
\dec_nbh[9]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_nbh(3),
      I1 => dec_nbh(10),
      O => \dec_nbh[9]_i_16_n_20\
    );
\dec_nbh[9]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_nbh(2),
      I1 => dec_nbh(9),
      O => \dec_nbh[9]_i_17_n_20\
    );
\dec_nbh[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sext_ln618_fu_778_p1\(9),
      O => \dec_nbh_reg[9]\(2)
    );
\dec_nbh[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sext_ln618_fu_778_p1\(8),
      O => \dec_nbh_reg[9]\(1)
    );
\dec_nbh[9]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sext_ln618_fu_778_p1\(3),
      O => \dec_nbh_reg[9]\(0)
    );
\dec_nbh_reg[1]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_nbh[1]_i_3_n_20\,
      CI_TOP => '0',
      CO(7) => \dec_nbh_reg[1]_i_2_n_20\,
      CO(6) => \dec_nbh_reg[1]_i_2_n_21\,
      CO(5) => \dec_nbh_reg[1]_i_2_n_22\,
      CO(4) => \dec_nbh_reg[1]_i_2_n_23\,
      CO(3) => \dec_nbh_reg[1]_i_2_n_24\,
      CO(2) => \dec_nbh_reg[1]_i_2_n_25\,
      CO(1) => \dec_nbh_reg[1]_i_2_n_26\,
      CO(0) => \dec_nbh_reg[1]_i_2_n_27\,
      DI(7 downto 6) => dec_nbh(1 downto 0),
      DI(5 downto 0) => B"000000",
      O(7 downto 6) => \^sext_ln618_fu_778_p1\(1 downto 0),
      O(5 downto 0) => \NLW_dec_nbh_reg[1]_i_2_O_UNCONNECTED\(5 downto 0),
      S(7) => \dec_nbh[1]_i_4_n_20\,
      S(6) => \dec_nbh[1]_i_5_n_20\,
      S(5) => \dec_nbh[1]_i_6_n_20\,
      S(4) => \dec_nbh[1]_i_7_n_20\,
      S(3) => \dec_nbh[1]_i_8_n_20\,
      S(2) => \dec_nbh[1]_i_9_n_20\,
      S(1) => \dec_nbh[1]_i_10_n_20\,
      S(0) => \dec_nbh[1]_i_11_n_20\
    );
\dec_nbh_reg[9]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_nbh_reg[1]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \dec_nbh_reg[9]_i_3_n_20\,
      CO(6) => \dec_nbh_reg[9]_i_3_n_21\,
      CO(5) => \dec_nbh_reg[9]_i_3_n_22\,
      CO(4) => \dec_nbh_reg[9]_i_3_n_23\,
      CO(3) => \dec_nbh_reg[9]_i_3_n_24\,
      CO(2) => \dec_nbh_reg[9]_i_3_n_25\,
      CO(1) => \dec_nbh_reg[9]_i_3_n_26\,
      CO(0) => \dec_nbh_reg[9]_i_3_n_27\,
      DI(7 downto 0) => dec_nbh(9 downto 2),
      O(7 downto 0) => \^sext_ln618_fu_778_p1\(9 downto 2),
      S(7) => \dec_nbh[9]_i_10_n_20\,
      S(6) => \dec_nbh[9]_i_11_n_20\,
      S(5) => \dec_nbh[9]_i_12_n_20\,
      S(4) => \dec_nbh[9]_i_13_n_20\,
      S(3) => \dec_nbh[9]_i_14_n_20\,
      S(2) => \dec_nbh[9]_i_15_n_20\,
      S(1) => \dec_nbh[9]_i_16_n_20\,
      S(0) => \dec_nbh[9]_i_17_n_20\
    );
\dec_nbl[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_nbl(2),
      O => \dec_nbl[0]_i_10_n_20\
    );
\dec_nbl[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_nbl(1),
      O => \dec_nbl[0]_i_11_n_20\
    );
\dec_nbl[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_nbl(0),
      O => \dec_nbl[0]_i_3_n_20\
    );
\dec_nbl[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_nbl(1),
      I1 => dec_nbl(8),
      O => \dec_nbl[0]_i_4_n_20\
    );
\dec_nbl[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_nbl(0),
      I1 => dec_nbl(7),
      O => \dec_nbl[0]_i_5_n_20\
    );
\dec_nbl[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_nbl(6),
      O => \dec_nbl[0]_i_6_n_20\
    );
\dec_nbl[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_nbl(5),
      O => \dec_nbl[0]_i_7_n_20\
    );
\dec_nbl[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_nbl(4),
      O => \dec_nbl[0]_i_8_n_20\
    );
\dec_nbl[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_nbl(3),
      O => \dec_nbl[0]_i_9_n_20\
    );
\dec_nbl_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_nbl[0]_i_3_n_20\,
      CI_TOP => '0',
      CO(7) => \dec_nbl_reg[0]_i_2_n_20\,
      CO(6) => \dec_nbl_reg[0]_i_2_n_21\,
      CO(5) => \dec_nbl_reg[0]_i_2_n_22\,
      CO(4) => \dec_nbl_reg[0]_i_2_n_23\,
      CO(3) => \dec_nbl_reg[0]_i_2_n_24\,
      CO(2) => \dec_nbl_reg[0]_i_2_n_25\,
      CO(1) => \dec_nbl_reg[0]_i_2_n_26\,
      CO(0) => \dec_nbl_reg[0]_i_2_n_27\,
      DI(7 downto 6) => dec_nbl(1 downto 0),
      DI(5 downto 0) => B"000000",
      O(7 downto 6) => sext_ln512_fu_659_p1(1 downto 0),
      O(5 downto 0) => \NLW_dec_nbl_reg[0]_i_2_O_UNCONNECTED\(5 downto 0),
      S(7) => \dec_nbl[0]_i_4_n_20\,
      S(6) => \dec_nbl[0]_i_5_n_20\,
      S(5) => \dec_nbl[0]_i_6_n_20\,
      S(4) => \dec_nbl[0]_i_7_n_20\,
      S(3) => \dec_nbl[0]_i_8_n_20\,
      S(2) => \dec_nbl[0]_i_9_n_20\,
      S(1) => \dec_nbl[0]_i_10_n_20\,
      S(0) => \dec_nbl[0]_i_11_n_20\
    );
\deth[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BBBB8B888B88"
    )
        port map (
      I0 => \deth[3]_i_6_n_20\,
      I1 => \deth_reg[8]\(1),
      I2 => ilb_table_q0(3),
      I3 => \deth_reg[8]\(3),
      I4 => \^q0_reg[10]_0\(0),
      I5 => \deth_reg[8]\(2),
      O => \^trunc_ln522_1_reg_2357_reg[1]\
    );
\deth[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF44CF77"
    )
        port map (
      I0 => ilb_table_q0(6),
      I1 => \deth_reg[8]\(2),
      I2 => ilb_table_q0(2),
      I3 => \deth_reg[8]\(3),
      I4 => \^q0_reg[10]_0\(3),
      O => \^q0_reg[6]_1\
    );
\deth[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F053FF53"
    )
        port map (
      I0 => ilb_table_q0(0),
      I1 => \^q0_reg[10]_0\(1),
      I2 => \deth_reg[8]\(3),
      I3 => \deth_reg[8]\(2),
      I4 => ilb_table_q0(4),
      O => \q0_reg[0]_0\
    );
\deth[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F053FF53"
    )
        port map (
      I0 => ilb_table_q0(1),
      I1 => \^q0_reg[10]_0\(2),
      I2 => \deth_reg[8]\(3),
      I3 => \deth_reg[8]\(2),
      I4 => ilb_table_q0(5),
      O => \deth[3]_i_6_n_20\
    );
\deth[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FDF10D0"
    )
        port map (
      I0 => \deth[5]_i_2_n_20\,
      I1 => \deth_reg[8]\(0),
      I2 => \detl_reg[8]\(0),
      I3 => \^trunc_ln522_1_reg_2357_reg[1]\,
      I4 => \deth_reg[8]_0\(0),
      O => grp_encode_fu_333_deth_o(0)
    );
\deth[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F7F4070"
    )
        port map (
      I0 => \deth[5]_i_2_n_20\,
      I1 => \deth_reg[8]\(0),
      I2 => \detl_reg[8]\(0),
      I3 => \deth[6]_i_2_n_20\,
      I4 => \deth_reg[8]_0\(1),
      O => grp_encode_fu_333_deth_o(1)
    );
\deth[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB888BBBBBBB8BBB"
    )
        port map (
      I0 => \^q0_reg[6]_1\,
      I1 => \deth_reg[8]\(1),
      I2 => ilb_table_q0(4),
      I3 => \deth_reg[8]\(3),
      I4 => \deth_reg[8]\(2),
      I5 => \^q0_reg[10]_0\(1),
      O => \deth[5]_i_2_n_20\
    );
\deth[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FEF20E0"
    )
        port map (
      I0 => \deth[7]_i_2_n_20\,
      I1 => \deth_reg[8]\(0),
      I2 => \detl_reg[8]\(0),
      I3 => \deth[6]_i_2_n_20\,
      I4 => \deth_reg[8]_0\(2),
      O => grp_encode_fu_333_deth_o(2)
    );
\deth[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF44FFFFCF440000"
    )
        port map (
      I0 => ilb_table_q0(3),
      I1 => \deth_reg[8]\(3),
      I2 => \^q0_reg[10]_0\(0),
      I3 => \deth_reg[8]\(2),
      I4 => \deth_reg[8]\(1),
      I5 => \deth[6]_i_3_n_20\,
      O => \deth[6]_i_2_n_20\
    );
\deth[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C7F7"
    )
        port map (
      I0 => ilb_table_q0(5),
      I1 => \deth_reg[8]\(3),
      I2 => \deth_reg[8]\(2),
      I3 => \^q0_reg[10]_0\(2),
      O => \deth[6]_i_3_n_20\
    );
\deth[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \deth[7]_i_2_n_20\,
      I1 => \deth_reg[8]\(0),
      I2 => \deth[8]_i_2_n_20\,
      I3 => \detl_reg[8]\(0),
      I4 => \deth_reg[8]_0\(3),
      O => grp_encode_fu_333_deth_o(3)
    );
\deth[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF38083808"
    )
        port map (
      I0 => ilb_table_q0(6),
      I1 => \deth_reg[8]\(3),
      I2 => \deth_reg[8]\(2),
      I3 => \^q0_reg[10]_0\(3),
      I4 => \deth[7]_i_3_n_20\,
      I5 => \deth_reg[8]\(1),
      O => \deth[7]_i_2_n_20\
    );
\deth[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C7F7"
    )
        port map (
      I0 => ilb_table_q0(4),
      I1 => \deth_reg[8]\(3),
      I2 => \deth_reg[8]\(2),
      I3 => \^q0_reg[10]_0\(1),
      O => \deth[7]_i_3_n_20\
    );
\deth[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \deth[8]_i_2_n_20\,
      I1 => \deth_reg[8]\(0),
      I2 => \^q0_reg[6]_0\,
      I3 => \detl_reg[8]\(0),
      I4 => \deth_reg[8]_0\(4),
      O => grp_encode_fu_333_deth_o(4)
    );
\deth[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC000C00FA00FA0"
    )
        port map (
      I0 => \^q0_reg[10]_0\(0),
      I1 => ilb_table_q0(5),
      I2 => \deth_reg[8]\(3),
      I3 => \deth_reg[8]\(2),
      I4 => \^q0_reg[10]_0\(2),
      I5 => \deth_reg[8]\(1),
      O => \deth[8]_i_2_n_20\
    );
\deth[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C0AF0000C0A000"
    )
        port map (
      I0 => ilb_table_q0(6),
      I1 => \^q0_reg[10]_0\(3),
      I2 => \deth_reg[8]\(1),
      I3 => \deth_reg[8]\(3),
      I4 => \deth_reg[8]\(2),
      I5 => \^q0_reg[10]_0\(1),
      O => \^q0_reg[6]_0\
    );
\detl[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \detl[3]_i_3_n_20\,
      I1 => \detl_reg[5]\(1),
      I2 => \detl[5]_i_5_n_20\,
      I3 => \detl_reg[5]\(0),
      O => \trunc_ln8_reg_2331_reg[1]\
    );
\detl[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00CA00CCFFAC00A"
    )
        port map (
      I0 => \^q\(7),
      I1 => ilb_table_q1(0),
      I2 => \detl_reg[5]\(1),
      I3 => \detl_reg[5]\(2),
      I4 => \^q\(3),
      I5 => \detl_reg[5]\(3),
      O => \detl[3]_i_3_n_20\
    );
\detl[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF470000FF47FFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \detl_reg[5]\(2),
      I2 => \^q\(7),
      I3 => \detl_reg[5]\(3),
      I4 => \detl_reg[5]\(1),
      I5 => \detl[5]_i_5_n_20\,
      O => \q1_reg[4]_0\
    );
\detl[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00CA00CCFFAC00A"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(1),
      I2 => \detl_reg[5]\(1),
      I3 => \detl_reg[5]\(2),
      I4 => \^q\(5),
      I5 => \detl_reg[5]\(3),
      O => \detl[5]_i_5_n_20\
    );
\detl[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^q1_reg[7]_0\,
      I1 => \detl_reg[5]\(0),
      I2 => \^q1_reg[8]_0\,
      I3 => \detl_reg[8]\(0),
      I4 => detl(0),
      O => grp_encode_fu_333_detl_o(0)
    );
\detl[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00300030BBCC88CC"
    )
        port map (
      I0 => \^q\(6),
      I1 => \detl_reg[5]\(1),
      I2 => \^q\(4),
      I3 => \detl_reg[5]\(2),
      I4 => \^q\(8),
      I5 => \detl_reg[5]\(3),
      O => \^q1_reg[7]_0\
    );
\detl[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00300030BB008800"
    )
        port map (
      I0 => \^q\(7),
      I1 => \detl_reg[5]\(1),
      I2 => \^q\(5),
      I3 => \detl_reg[5]\(2),
      I4 => \^q\(9),
      I5 => \detl_reg[5]\(3),
      O => \^q1_reg[8]_0\
    );
\nbl[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nbl(2),
      O => \nbl[0]_i_10_n_20\
    );
\nbl[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nbl(1),
      O => \nbl[0]_i_11_n_20\
    );
\nbl[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nbl(0),
      O => \nbl[0]_i_3_n_20\
    );
\nbl[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nbl(1),
      I1 => nbl(8),
      O => \nbl[0]_i_4_n_20\
    );
\nbl[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nbl(0),
      I1 => nbl(7),
      O => \nbl[0]_i_5_n_20\
    );
\nbl[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nbl(6),
      O => \nbl[0]_i_6_n_20\
    );
\nbl[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nbl(5),
      O => \nbl[0]_i_7_n_20\
    );
\nbl[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nbl(4),
      O => \nbl[0]_i_8_n_20\
    );
\nbl[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nbl(3),
      O => \nbl[0]_i_9_n_20\
    );
\nbl_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \nbl[0]_i_3_n_20\,
      CI_TOP => '0',
      CO(7) => \nbl_reg[0]_i_2_n_20\,
      CO(6) => \nbl_reg[0]_i_2_n_21\,
      CO(5) => \nbl_reg[0]_i_2_n_22\,
      CO(4) => \nbl_reg[0]_i_2_n_23\,
      CO(3) => \nbl_reg[0]_i_2_n_24\,
      CO(2) => \nbl_reg[0]_i_2_n_25\,
      CO(1) => \nbl_reg[0]_i_2_n_26\,
      CO(0) => \nbl_reg[0]_i_2_n_27\,
      DI(7 downto 6) => nbl(1 downto 0),
      DI(5 downto 0) => B"000000",
      O(7 downto 6) => sext_ln512_fu_1165_p1(1 downto 0),
      O(5 downto 0) => \NLW_nbl_reg[0]_i_2_O_UNCONNECTED\(5 downto 0),
      S(7) => \nbl[0]_i_4_n_20\,
      S(6) => \nbl[0]_i_5_n_20\,
      S(5) => \nbl[0]_i_6_n_20\,
      S(4) => \nbl[0]_i_7_n_20\,
      S(3) => \nbl[0]_i_8_n_20\,
      S(2) => \nbl[0]_i_9_n_20\,
      S(1) => \nbl[0]_i_10_n_20\,
      S(0) => \nbl[0]_i_11_n_20\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => ilb_table_q0(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \^q0_reg[10]_0\(3),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => ilb_table_q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => ilb_table_q0(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => ilb_table_q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => ilb_table_q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => ilb_table_q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => ilb_table_q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \^q0_reg[10]_0\(0),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \^q0_reg[10]_0\(1),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \^q0_reg[10]_0\(2),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q1_reg[10]_0\(0),
      Q => ilb_table_q1(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q1_reg[10]_0\(10),
      Q => \^q\(9),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q1_reg[10]_0\(1),
      Q => \^q\(0),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q1_reg[10]_0\(2),
      Q => \^q\(1),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q1_reg[10]_0\(3),
      Q => \^q\(2),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q1_reg[10]_0\(4),
      Q => \^q\(3),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q1_reg[10]_0\(5),
      Q => \^q\(4),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q1_reg[10]_0\(6),
      Q => \^q\(5),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q1_reg[10]_0\(7),
      Q => \^q\(6),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q1_reg[10]_0\(8),
      Q => \^q\(7),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q1_reg[10]_0\(9),
      Q => \^q\(8),
      R => '0'
    );
\trunc_ln12_reg_2119[3]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_nbl(14),
      O => \trunc_ln12_reg_2119[3]_i_13_n_20\
    );
\trunc_ln12_reg_2119[3]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_nbl(13),
      O => \trunc_ln12_reg_2119[3]_i_14_n_20\
    );
\trunc_ln12_reg_2119[3]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_nbl(12),
      O => \trunc_ln12_reg_2119[3]_i_15_n_20\
    );
\trunc_ln12_reg_2119[3]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_nbl(11),
      O => \trunc_ln12_reg_2119[3]_i_16_n_20\
    );
\trunc_ln12_reg_2119[3]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_nbl(10),
      O => \trunc_ln12_reg_2119[3]_i_17_n_20\
    );
\trunc_ln12_reg_2119[3]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_nbl(9),
      O => \trunc_ln12_reg_2119[3]_i_18_n_20\
    );
\trunc_ln12_reg_2119[3]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_nbl(8),
      O => \trunc_ln12_reg_2119[3]_i_19_n_20\
    );
\trunc_ln12_reg_2119[3]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_nbl(7),
      I1 => dec_nbl(14),
      O => \trunc_ln12_reg_2119[3]_i_20_n_20\
    );
\trunc_ln12_reg_2119[3]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_nbl(6),
      I1 => dec_nbl(13),
      O => \trunc_ln12_reg_2119[3]_i_21_n_20\
    );
\trunc_ln12_reg_2119[3]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_nbl(5),
      I1 => dec_nbl(12),
      O => \trunc_ln12_reg_2119[3]_i_22_n_20\
    );
\trunc_ln12_reg_2119[3]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_nbl(4),
      I1 => dec_nbl(11),
      O => \trunc_ln12_reg_2119[3]_i_23_n_20\
    );
\trunc_ln12_reg_2119[3]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_nbl(3),
      I1 => dec_nbl(10),
      O => \trunc_ln12_reg_2119[3]_i_24_n_20\
    );
\trunc_ln12_reg_2119[3]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_nbl(2),
      I1 => dec_nbl(9),
      O => \trunc_ln12_reg_2119[3]_i_25_n_20\
    );
\trunc_ln12_reg_2119[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dec_nbl_reg[14]\(1),
      O => \^dec_nbl_reg[14]\(0)
    );
\trunc_ln12_reg_2119[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dec_nbl_reg[14]\(3),
      I1 => \trunc_ln12_reg_2119_reg[3]_i_3_n_22\,
      O => \dec_nbl_reg[14]_0\(2)
    );
\trunc_ln12_reg_2119[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dec_nbl_reg[14]\(2),
      I1 => \^dec_nbl_reg[14]\(3),
      O => \dec_nbl_reg[14]_0\(1)
    );
\trunc_ln12_reg_2119[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dec_nbl_reg[14]\(1),
      I1 => \^dec_nbl_reg[14]\(2),
      O => \dec_nbl_reg[14]_0\(0)
    );
\trunc_ln12_reg_2119_reg[3]_i_12\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_nbl_reg[0]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \trunc_ln12_reg_2119_reg[3]_i_12_n_20\,
      CO(6) => \trunc_ln12_reg_2119_reg[3]_i_12_n_21\,
      CO(5) => \trunc_ln12_reg_2119_reg[3]_i_12_n_22\,
      CO(4) => \trunc_ln12_reg_2119_reg[3]_i_12_n_23\,
      CO(3) => \trunc_ln12_reg_2119_reg[3]_i_12_n_24\,
      CO(2) => \trunc_ln12_reg_2119_reg[3]_i_12_n_25\,
      CO(1) => \trunc_ln12_reg_2119_reg[3]_i_12_n_26\,
      CO(0) => \trunc_ln12_reg_2119_reg[3]_i_12_n_27\,
      DI(7 downto 0) => dec_nbl(9 downto 2),
      O(7 downto 0) => sext_ln512_fu_659_p1(9 downto 2),
      S(7) => \trunc_ln12_reg_2119[3]_i_18_n_20\,
      S(6) => \trunc_ln12_reg_2119[3]_i_19_n_20\,
      S(5) => \trunc_ln12_reg_2119[3]_i_20_n_20\,
      S(4) => \trunc_ln12_reg_2119[3]_i_21_n_20\,
      S(3) => \trunc_ln12_reg_2119[3]_i_22_n_20\,
      S(2) => \trunc_ln12_reg_2119[3]_i_23_n_20\,
      S(1) => \trunc_ln12_reg_2119[3]_i_24_n_20\,
      S(0) => \trunc_ln12_reg_2119[3]_i_25_n_20\
    );
\trunc_ln12_reg_2119_reg[3]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln12_reg_2119_reg[3]_i_12_n_20\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_trunc_ln12_reg_2119_reg[3]_i_3_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \trunc_ln12_reg_2119_reg[3]_i_3_n_22\,
      CO(4) => \NLW_trunc_ln12_reg_2119_reg[3]_i_3_CO_UNCONNECTED\(4),
      CO(3) => \trunc_ln12_reg_2119_reg[3]_i_3_n_24\,
      CO(2) => \trunc_ln12_reg_2119_reg[3]_i_3_n_25\,
      CO(1) => \trunc_ln12_reg_2119_reg[3]_i_3_n_26\,
      CO(0) => \trunc_ln12_reg_2119_reg[3]_i_3_n_27\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => dec_nbl(14 downto 10),
      O(7 downto 5) => \NLW_trunc_ln12_reg_2119_reg[3]_i_3_O_UNCONNECTED\(7 downto 5),
      O(4 downto 2) => \^dec_nbl_reg[14]\(3 downto 1),
      O(1 downto 0) => sext_ln512_fu_659_p1(11 downto 10),
      S(7 downto 5) => B"001",
      S(4) => \trunc_ln12_reg_2119[3]_i_13_n_20\,
      S(3) => \trunc_ln12_reg_2119[3]_i_14_n_20\,
      S(2) => \trunc_ln12_reg_2119[3]_i_15_n_20\,
      S(1) => \trunc_ln12_reg_2119[3]_i_16_n_20\,
      S(0) => \trunc_ln12_reg_2119[3]_i_17_n_20\
    );
\trunc_ln522_2_reg_2129[3]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_nbh(14),
      O => \trunc_ln522_2_reg_2129[3]_i_11_n_20\
    );
\trunc_ln522_2_reg_2129[3]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_nbh(13),
      O => \trunc_ln522_2_reg_2129[3]_i_12_n_20\
    );
\trunc_ln522_2_reg_2129[3]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_nbh(12),
      O => \trunc_ln522_2_reg_2129[3]_i_13_n_20\
    );
\trunc_ln522_2_reg_2129[3]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_nbh(11),
      O => \trunc_ln522_2_reg_2129[3]_i_14_n_20\
    );
\trunc_ln522_2_reg_2129[3]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_nbh(10),
      O => \trunc_ln522_2_reg_2129[3]_i_15_n_20\
    );
\trunc_ln522_2_reg_2129[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln618_fu_778_p1\(14),
      I1 => \trunc_ln522_2_reg_2129_reg[3]_i_3_n_22\,
      O => \dec_nbh_reg[14]\(3)
    );
\trunc_ln522_2_reg_2129[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sext_ln618_fu_778_p1\(13),
      I1 => \^sext_ln618_fu_778_p1\(14),
      O => \dec_nbh_reg[14]\(2)
    );
\trunc_ln522_2_reg_2129[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sext_ln618_fu_778_p1\(12),
      I1 => \^sext_ln618_fu_778_p1\(13),
      O => \dec_nbh_reg[14]\(1)
    );
\trunc_ln522_2_reg_2129[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sext_ln618_fu_778_p1\(11),
      I1 => \^sext_ln618_fu_778_p1\(12),
      O => \dec_nbh_reg[14]\(0)
    );
\trunc_ln522_2_reg_2129_reg[3]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_nbh_reg[9]_i_3_n_20\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_trunc_ln522_2_reg_2129_reg[3]_i_3_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \trunc_ln522_2_reg_2129_reg[3]_i_3_n_22\,
      CO(4) => \NLW_trunc_ln522_2_reg_2129_reg[3]_i_3_CO_UNCONNECTED\(4),
      CO(3) => \trunc_ln522_2_reg_2129_reg[3]_i_3_n_24\,
      CO(2) => \trunc_ln522_2_reg_2129_reg[3]_i_3_n_25\,
      CO(1) => \trunc_ln522_2_reg_2129_reg[3]_i_3_n_26\,
      CO(0) => \trunc_ln522_2_reg_2129_reg[3]_i_3_n_27\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => dec_nbh(14 downto 10),
      O(7 downto 5) => \NLW_trunc_ln522_2_reg_2129_reg[3]_i_3_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => \^sext_ln618_fu_778_p1\(14 downto 10),
      S(7 downto 5) => B"001",
      S(4) => \trunc_ln522_2_reg_2129[3]_i_11_n_20\,
      S(3) => \trunc_ln522_2_reg_2129[3]_i_12_n_20\,
      S(2) => \trunc_ln522_2_reg_2129[3]_i_13_n_20\,
      S(1) => \trunc_ln522_2_reg_2129[3]_i_14_n_20\,
      S(0) => \trunc_ln522_2_reg_2129[3]_i_15_n_20\
    );
\trunc_ln8_reg_2331[3]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nbl(14),
      O => \trunc_ln8_reg_2331[3]_i_13_n_20\
    );
\trunc_ln8_reg_2331[3]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nbl(13),
      O => \trunc_ln8_reg_2331[3]_i_14_n_20\
    );
\trunc_ln8_reg_2331[3]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nbl(12),
      O => \trunc_ln8_reg_2331[3]_i_15_n_20\
    );
\trunc_ln8_reg_2331[3]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nbl(11),
      O => \trunc_ln8_reg_2331[3]_i_16_n_20\
    );
\trunc_ln8_reg_2331[3]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nbl(10),
      O => \trunc_ln8_reg_2331[3]_i_17_n_20\
    );
\trunc_ln8_reg_2331[3]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nbl(9),
      O => \trunc_ln8_reg_2331[3]_i_18_n_20\
    );
\trunc_ln8_reg_2331[3]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nbl(8),
      O => \trunc_ln8_reg_2331[3]_i_19_n_20\
    );
\trunc_ln8_reg_2331[3]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nbl(7),
      I1 => nbl(14),
      O => \trunc_ln8_reg_2331[3]_i_20_n_20\
    );
\trunc_ln8_reg_2331[3]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nbl(6),
      I1 => nbl(13),
      O => \trunc_ln8_reg_2331[3]_i_21_n_20\
    );
\trunc_ln8_reg_2331[3]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nbl(5),
      I1 => nbl(12),
      O => \trunc_ln8_reg_2331[3]_i_22_n_20\
    );
\trunc_ln8_reg_2331[3]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nbl(4),
      I1 => nbl(11),
      O => \trunc_ln8_reg_2331[3]_i_23_n_20\
    );
\trunc_ln8_reg_2331[3]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nbl(3),
      I1 => nbl(10),
      O => \trunc_ln8_reg_2331[3]_i_24_n_20\
    );
\trunc_ln8_reg_2331[3]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nbl(2),
      I1 => nbl(9),
      O => \trunc_ln8_reg_2331[3]_i_25_n_20\
    );
\trunc_ln8_reg_2331[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^di\(1),
      O => \^di\(0)
    );
\trunc_ln8_reg_2331[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(3),
      I1 => \trunc_ln8_reg_2331_reg[3]_i_3_n_22\,
      O => S(2)
    );
\trunc_ln8_reg_2331[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^di\(3),
      O => S(1)
    );
\trunc_ln8_reg_2331[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^di\(2),
      O => S(0)
    );
\trunc_ln8_reg_2331_reg[3]_i_12\: unisim.vcomponents.CARRY8
     port map (
      CI => \nbl_reg[0]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \trunc_ln8_reg_2331_reg[3]_i_12_n_20\,
      CO(6) => \trunc_ln8_reg_2331_reg[3]_i_12_n_21\,
      CO(5) => \trunc_ln8_reg_2331_reg[3]_i_12_n_22\,
      CO(4) => \trunc_ln8_reg_2331_reg[3]_i_12_n_23\,
      CO(3) => \trunc_ln8_reg_2331_reg[3]_i_12_n_24\,
      CO(2) => \trunc_ln8_reg_2331_reg[3]_i_12_n_25\,
      CO(1) => \trunc_ln8_reg_2331_reg[3]_i_12_n_26\,
      CO(0) => \trunc_ln8_reg_2331_reg[3]_i_12_n_27\,
      DI(7 downto 0) => nbl(9 downto 2),
      O(7 downto 0) => sext_ln512_fu_1165_p1(9 downto 2),
      S(7) => \trunc_ln8_reg_2331[3]_i_18_n_20\,
      S(6) => \trunc_ln8_reg_2331[3]_i_19_n_20\,
      S(5) => \trunc_ln8_reg_2331[3]_i_20_n_20\,
      S(4) => \trunc_ln8_reg_2331[3]_i_21_n_20\,
      S(3) => \trunc_ln8_reg_2331[3]_i_22_n_20\,
      S(2) => \trunc_ln8_reg_2331[3]_i_23_n_20\,
      S(1) => \trunc_ln8_reg_2331[3]_i_24_n_20\,
      S(0) => \trunc_ln8_reg_2331[3]_i_25_n_20\
    );
\trunc_ln8_reg_2331_reg[3]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln8_reg_2331_reg[3]_i_12_n_20\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_trunc_ln8_reg_2331_reg[3]_i_3_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \trunc_ln8_reg_2331_reg[3]_i_3_n_22\,
      CO(4) => \NLW_trunc_ln8_reg_2331_reg[3]_i_3_CO_UNCONNECTED\(4),
      CO(3) => \trunc_ln8_reg_2331_reg[3]_i_3_n_24\,
      CO(2) => \trunc_ln8_reg_2331_reg[3]_i_3_n_25\,
      CO(1) => \trunc_ln8_reg_2331_reg[3]_i_3_n_26\,
      CO(0) => \trunc_ln8_reg_2331_reg[3]_i_3_n_27\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => nbl(14 downto 10),
      O(7 downto 5) => \NLW_trunc_ln8_reg_2331_reg[3]_i_3_O_UNCONNECTED\(7 downto 5),
      O(4 downto 2) => \^di\(3 downto 1),
      O(1 downto 0) => sext_ln512_fu_1165_p1(11 downto 10),
      S(7 downto 5) => B"001",
      S(4) => \trunc_ln8_reg_2331[3]_i_13_n_20\,
      S(3) => \trunc_ln8_reg_2331[3]_i_14_n_20\,
      S(2) => \trunc_ln8_reg_2331[3]_i_15_n_20\,
      S(1) => \trunc_ln8_reg_2331[3]_i_16_n_20\,
      S(0) => \trunc_ln8_reg_2331[3]_i_17_n_20\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_14s_15ns_29_1_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 13 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_encode_fu_333_rh1_o : out STD_LOGIC_VECTOR ( 30 downto 0 );
    add_ln317_fu_1467_p2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    select_ln305_fu_1264_p3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rh1 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \rh1_reg[30]\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rh1_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rh1_reg[30]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \add_ln317_reg_2367_reg[31]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln317_reg_2367_reg[15]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln317_reg_2367_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln317_reg_2367_reg[31]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln311_reg_2321 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_14s_15ns_29_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_14s_15ns_29_1_1 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^p\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln321_fu_1472_p2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \rh1[15]_i_10_n_20\ : STD_LOGIC;
  signal \rh1[15]_i_11_n_20\ : STD_LOGIC;
  signal \rh1[15]_i_3_n_20\ : STD_LOGIC;
  signal \rh1[15]_i_5_n_20\ : STD_LOGIC;
  signal \rh1[15]_i_6_n_20\ : STD_LOGIC;
  signal \rh1[15]_i_7_n_20\ : STD_LOGIC;
  signal \rh1[15]_i_8_n_20\ : STD_LOGIC;
  signal \rh1[15]_i_9_n_20\ : STD_LOGIC;
  signal \rh1[7]_i_10_n_20\ : STD_LOGIC;
  signal \rh1[7]_i_3_n_20\ : STD_LOGIC;
  signal \rh1[7]_i_4_n_20\ : STD_LOGIC;
  signal \rh1[7]_i_5_n_20\ : STD_LOGIC;
  signal \rh1[7]_i_6_n_20\ : STD_LOGIC;
  signal \rh1[7]_i_7_n_20\ : STD_LOGIC;
  signal \rh1[7]_i_8_n_20\ : STD_LOGIC;
  signal \rh1[7]_i_9_n_20\ : STD_LOGIC;
  signal \rh1_reg[15]_i_2_n_20\ : STD_LOGIC;
  signal \rh1_reg[15]_i_2_n_21\ : STD_LOGIC;
  signal \rh1_reg[15]_i_2_n_22\ : STD_LOGIC;
  signal \rh1_reg[15]_i_2_n_23\ : STD_LOGIC;
  signal \rh1_reg[15]_i_2_n_24\ : STD_LOGIC;
  signal \rh1_reg[15]_i_2_n_25\ : STD_LOGIC;
  signal \rh1_reg[15]_i_2_n_26\ : STD_LOGIC;
  signal \rh1_reg[15]_i_2_n_27\ : STD_LOGIC;
  signal \rh1_reg[23]_i_2_n_20\ : STD_LOGIC;
  signal \rh1_reg[23]_i_2_n_21\ : STD_LOGIC;
  signal \rh1_reg[23]_i_2_n_22\ : STD_LOGIC;
  signal \rh1_reg[23]_i_2_n_23\ : STD_LOGIC;
  signal \rh1_reg[23]_i_2_n_24\ : STD_LOGIC;
  signal \rh1_reg[23]_i_2_n_25\ : STD_LOGIC;
  signal \rh1_reg[23]_i_2_n_26\ : STD_LOGIC;
  signal \rh1_reg[23]_i_2_n_27\ : STD_LOGIC;
  signal \rh1_reg[30]_i_2_n_22\ : STD_LOGIC;
  signal \rh1_reg[30]_i_2_n_23\ : STD_LOGIC;
  signal \rh1_reg[30]_i_2_n_24\ : STD_LOGIC;
  signal \rh1_reg[30]_i_2_n_25\ : STD_LOGIC;
  signal \rh1_reg[30]_i_2_n_26\ : STD_LOGIC;
  signal \rh1_reg[30]_i_2_n_27\ : STD_LOGIC;
  signal \rh1_reg[7]_i_2_n_20\ : STD_LOGIC;
  signal \rh1_reg[7]_i_2_n_21\ : STD_LOGIC;
  signal \rh1_reg[7]_i_2_n_22\ : STD_LOGIC;
  signal \rh1_reg[7]_i_2_n_23\ : STD_LOGIC;
  signal \rh1_reg[7]_i_2_n_24\ : STD_LOGIC;
  signal \rh1_reg[7]_i_2_n_25\ : STD_LOGIC;
  signal \rh1_reg[7]_i_2_n_26\ : STD_LOGIC;
  signal \rh1_reg[7]_i_2_n_27\ : STD_LOGIC;
  signal \tmp_product__0_i_1__3_n_21\ : STD_LOGIC;
  signal \tmp_product__0_i_1__3_n_22\ : STD_LOGIC;
  signal \tmp_product__0_i_1__3_n_23\ : STD_LOGIC;
  signal \tmp_product__0_i_1__3_n_24\ : STD_LOGIC;
  signal \tmp_product__0_i_1__3_n_25\ : STD_LOGIC;
  signal \tmp_product__0_i_1__3_n_26\ : STD_LOGIC;
  signal \tmp_product__0_i_1__3_n_27\ : STD_LOGIC;
  signal \tmp_product_i_16__3_n_20\ : STD_LOGIC;
  signal \tmp_product_i_16__3_n_21\ : STD_LOGIC;
  signal \tmp_product_i_16__3_n_22\ : STD_LOGIC;
  signal \tmp_product_i_16__3_n_23\ : STD_LOGIC;
  signal \tmp_product_i_16__3_n_24\ : STD_LOGIC;
  signal \tmp_product_i_16__3_n_25\ : STD_LOGIC;
  signal \tmp_product_i_16__3_n_26\ : STD_LOGIC;
  signal \tmp_product_i_16__3_n_27\ : STD_LOGIC;
  signal \tmp_product_i_17__3_n_20\ : STD_LOGIC;
  signal \tmp_product_i_17__3_n_21\ : STD_LOGIC;
  signal \tmp_product_i_17__3_n_22\ : STD_LOGIC;
  signal \tmp_product_i_17__3_n_23\ : STD_LOGIC;
  signal \tmp_product_i_17__3_n_24\ : STD_LOGIC;
  signal \tmp_product_i_17__3_n_25\ : STD_LOGIC;
  signal \tmp_product_i_17__3_n_26\ : STD_LOGIC;
  signal \tmp_product_i_17__3_n_27\ : STD_LOGIC;
  signal \tmp_product_i_18__3_n_20\ : STD_LOGIC;
  signal \tmp_product_i_18__3_n_21\ : STD_LOGIC;
  signal \tmp_product_i_18__3_n_22\ : STD_LOGIC;
  signal \tmp_product_i_18__3_n_23\ : STD_LOGIC;
  signal \tmp_product_i_18__3_n_24\ : STD_LOGIC;
  signal \tmp_product_i_18__3_n_25\ : STD_LOGIC;
  signal \tmp_product_i_18__3_n_26\ : STD_LOGIC;
  signal \tmp_product_i_18__3_n_27\ : STD_LOGIC;
  signal \tmp_product_i_1__15_n_20\ : STD_LOGIC;
  signal \tmp_product_i_2__12_n_20\ : STD_LOGIC;
  signal \tmp_product_i_30__7_n_20\ : STD_LOGIC;
  signal \tmp_product_i_31__2_n_20\ : STD_LOGIC;
  signal \tmp_product_i_32__3_n_20\ : STD_LOGIC;
  signal \tmp_product_i_33__1_n_20\ : STD_LOGIC;
  signal \tmp_product_i_34__0_n_20\ : STD_LOGIC;
  signal \tmp_product_i_35__0_n_20\ : STD_LOGIC;
  signal \tmp_product_i_36__0_n_20\ : STD_LOGIC;
  signal \tmp_product_i_37__0_n_20\ : STD_LOGIC;
  signal \tmp_product_i_38__0_n_20\ : STD_LOGIC;
  signal \tmp_product_i_39__0_n_20\ : STD_LOGIC;
  signal \tmp_product_i_40__0_n_20\ : STD_LOGIC;
  signal \tmp_product_i_41__0_n_20\ : STD_LOGIC;
  signal \tmp_product_i_42__0_n_20\ : STD_LOGIC;
  signal \tmp_product_i_43__0_n_20\ : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal \NLW_rh1_reg[30]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_rh1_reg[30]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 30 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rh1[10]_i_1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \rh1[11]_i_1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \rh1[12]_i_1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \rh1[13]_i_1\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \rh1[14]_i_1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \rh1[15]_i_1\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \rh1[16]_i_1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \rh1[17]_i_1\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \rh1[18]_i_1\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \rh1[19]_i_1\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \rh1[1]_i_1\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \rh1[20]_i_1\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \rh1[21]_i_1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \rh1[22]_i_1\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \rh1[23]_i_1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \rh1[24]_i_1\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \rh1[25]_i_1\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \rh1[26]_i_1\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \rh1[27]_i_1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \rh1[28]_i_1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \rh1[29]_i_1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \rh1[2]_i_1\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \rh1[30]_i_1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \rh1[3]_i_1\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \rh1[4]_i_1\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \rh1[5]_i_1\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \rh1[6]_i_1\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \rh1[7]_i_1\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \rh1[8]_i_1\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \rh1[9]_i_1\ : label is "soft_lutpair476";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \rh1_reg[15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \rh1_reg[23]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \rh1_reg[30]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \rh1_reg[7]_i_2\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-13 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \tmp_product__0_i_1__3\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_i_16__3\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_i_17__3\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_i_18__3\ : label is 35;
  attribute SOFT_HLUTNM of \tmp_product_i_1__15\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \tmp_product_i_2__12\ : label is "soft_lutpair481";
begin
  D(0) <= \^d\(0);
  P(13 downto 0) <= \^p\(13 downto 0);
\add_ln314_reg_2347[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => select_ln305_fu_1264_p3(0),
      O => \^d\(0)
    );
\rh1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln321_fu_1472_p2(0),
      I1 => Q(0),
      I2 => rh1(0),
      O => grp_encode_fu_333_rh1_o(0)
    );
\rh1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln321_fu_1472_p2(10),
      I1 => Q(0),
      I2 => rh1(10),
      O => grp_encode_fu_333_rh1_o(10)
    );
\rh1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln321_fu_1472_p2(11),
      I1 => Q(0),
      I2 => rh1(11),
      O => grp_encode_fu_333_rh1_o(11)
    );
\rh1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln321_fu_1472_p2(12),
      I1 => Q(0),
      I2 => rh1(12),
      O => grp_encode_fu_333_rh1_o(12)
    );
\rh1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln321_fu_1472_p2(13),
      I1 => Q(0),
      I2 => rh1(13),
      O => grp_encode_fu_333_rh1_o(13)
    );
\rh1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln321_fu_1472_p2(14),
      I1 => Q(0),
      I2 => rh1(14),
      O => grp_encode_fu_333_rh1_o(14)
    );
\rh1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln321_fu_1472_p2(15),
      I1 => Q(0),
      I2 => rh1(15),
      O => grp_encode_fu_333_rh1_o(15)
    );
\rh1[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rh1_reg[30]\(9),
      I1 => \^p\(9),
      O => \rh1[15]_i_10_n_20\
    );
\rh1[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rh1_reg[30]\(8),
      I1 => \^p\(8),
      O => \rh1[15]_i_11_n_20\
    );
\rh1[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p\(13),
      O => \rh1[15]_i_3_n_20\
    );
\rh1[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(13),
      I1 => \rh1_reg[30]\(14),
      O => \rh1[15]_i_5_n_20\
    );
\rh1[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(13),
      I1 => \rh1_reg[30]\(13),
      O => \rh1[15]_i_6_n_20\
    );
\rh1[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rh1_reg[30]\(12),
      I1 => \^p\(12),
      O => \rh1[15]_i_7_n_20\
    );
\rh1[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rh1_reg[30]\(11),
      I1 => \^p\(11),
      O => \rh1[15]_i_8_n_20\
    );
\rh1[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rh1_reg[30]\(10),
      I1 => \^p\(10),
      O => \rh1[15]_i_9_n_20\
    );
\rh1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln321_fu_1472_p2(16),
      I1 => Q(0),
      I2 => rh1(16),
      O => grp_encode_fu_333_rh1_o(16)
    );
\rh1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln321_fu_1472_p2(17),
      I1 => Q(0),
      I2 => rh1(17),
      O => grp_encode_fu_333_rh1_o(17)
    );
\rh1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln321_fu_1472_p2(18),
      I1 => Q(0),
      I2 => rh1(18),
      O => grp_encode_fu_333_rh1_o(18)
    );
\rh1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln321_fu_1472_p2(19),
      I1 => Q(0),
      I2 => rh1(19),
      O => grp_encode_fu_333_rh1_o(19)
    );
\rh1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln321_fu_1472_p2(1),
      I1 => Q(0),
      I2 => rh1(1),
      O => grp_encode_fu_333_rh1_o(1)
    );
\rh1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln321_fu_1472_p2(20),
      I1 => Q(0),
      I2 => rh1(20),
      O => grp_encode_fu_333_rh1_o(20)
    );
\rh1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln321_fu_1472_p2(21),
      I1 => Q(0),
      I2 => rh1(21),
      O => grp_encode_fu_333_rh1_o(21)
    );
\rh1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln321_fu_1472_p2(22),
      I1 => Q(0),
      I2 => rh1(22),
      O => grp_encode_fu_333_rh1_o(22)
    );
\rh1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln321_fu_1472_p2(23),
      I1 => Q(0),
      I2 => rh1(23),
      O => grp_encode_fu_333_rh1_o(23)
    );
\rh1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln321_fu_1472_p2(24),
      I1 => Q(0),
      I2 => rh1(24),
      O => grp_encode_fu_333_rh1_o(24)
    );
\rh1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln321_fu_1472_p2(25),
      I1 => Q(0),
      I2 => rh1(25),
      O => grp_encode_fu_333_rh1_o(25)
    );
\rh1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln321_fu_1472_p2(26),
      I1 => Q(0),
      I2 => rh1(26),
      O => grp_encode_fu_333_rh1_o(26)
    );
\rh1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln321_fu_1472_p2(27),
      I1 => Q(0),
      I2 => rh1(27),
      O => grp_encode_fu_333_rh1_o(27)
    );
\rh1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln321_fu_1472_p2(28),
      I1 => Q(0),
      I2 => rh1(28),
      O => grp_encode_fu_333_rh1_o(28)
    );
\rh1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln321_fu_1472_p2(29),
      I1 => Q(0),
      I2 => rh1(29),
      O => grp_encode_fu_333_rh1_o(29)
    );
\rh1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln321_fu_1472_p2(2),
      I1 => Q(0),
      I2 => rh1(2),
      O => grp_encode_fu_333_rh1_o(2)
    );
\rh1[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln321_fu_1472_p2(30),
      I1 => Q(0),
      I2 => rh1(30),
      O => grp_encode_fu_333_rh1_o(30)
    );
\rh1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln321_fu_1472_p2(3),
      I1 => Q(0),
      I2 => rh1(3),
      O => grp_encode_fu_333_rh1_o(3)
    );
\rh1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln321_fu_1472_p2(4),
      I1 => Q(0),
      I2 => rh1(4),
      O => grp_encode_fu_333_rh1_o(4)
    );
\rh1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln321_fu_1472_p2(5),
      I1 => Q(0),
      I2 => rh1(5),
      O => grp_encode_fu_333_rh1_o(5)
    );
\rh1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln321_fu_1472_p2(6),
      I1 => Q(0),
      I2 => rh1(6),
      O => grp_encode_fu_333_rh1_o(6)
    );
\rh1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln321_fu_1472_p2(7),
      I1 => Q(0),
      I2 => rh1(7),
      O => grp_encode_fu_333_rh1_o(7)
    );
\rh1[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rh1_reg[30]\(0),
      I1 => \^p\(0),
      O => \rh1[7]_i_10_n_20\
    );
\rh1[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rh1_reg[30]\(7),
      I1 => \^p\(7),
      O => \rh1[7]_i_3_n_20\
    );
\rh1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rh1_reg[30]\(6),
      I1 => \^p\(6),
      O => \rh1[7]_i_4_n_20\
    );
\rh1[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rh1_reg[30]\(5),
      I1 => \^p\(5),
      O => \rh1[7]_i_5_n_20\
    );
\rh1[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rh1_reg[30]\(4),
      I1 => \^p\(4),
      O => \rh1[7]_i_6_n_20\
    );
\rh1[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rh1_reg[30]\(3),
      I1 => \^p\(3),
      O => \rh1[7]_i_7_n_20\
    );
\rh1[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rh1_reg[30]\(2),
      I1 => \^p\(2),
      O => \rh1[7]_i_8_n_20\
    );
\rh1[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rh1_reg[30]\(1),
      I1 => \^p\(1),
      O => \rh1[7]_i_9_n_20\
    );
\rh1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln321_fu_1472_p2(8),
      I1 => Q(0),
      I2 => rh1(8),
      O => grp_encode_fu_333_rh1_o(8)
    );
\rh1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln321_fu_1472_p2(9),
      I1 => Q(0),
      I2 => rh1(9),
      O => grp_encode_fu_333_rh1_o(9)
    );
\rh1_reg[15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \rh1_reg[7]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \rh1_reg[15]_i_2_n_20\,
      CO(6) => \rh1_reg[15]_i_2_n_21\,
      CO(5) => \rh1_reg[15]_i_2_n_22\,
      CO(4) => \rh1_reg[15]_i_2_n_23\,
      CO(3) => \rh1_reg[15]_i_2_n_24\,
      CO(2) => \rh1_reg[15]_i_2_n_25\,
      CO(1) => \rh1_reg[15]_i_2_n_26\,
      CO(0) => \rh1_reg[15]_i_2_n_27\,
      DI(7) => \rh1_reg[30]\(14),
      DI(6) => \rh1[15]_i_3_n_20\,
      DI(5) => \^p\(13),
      DI(4 downto 0) => \rh1_reg[30]\(12 downto 8),
      O(7 downto 0) => add_ln321_fu_1472_p2(15 downto 8),
      S(7) => S(0),
      S(6) => \rh1[15]_i_5_n_20\,
      S(5) => \rh1[15]_i_6_n_20\,
      S(4) => \rh1[15]_i_7_n_20\,
      S(3) => \rh1[15]_i_8_n_20\,
      S(2) => \rh1[15]_i_9_n_20\,
      S(1) => \rh1[15]_i_10_n_20\,
      S(0) => \rh1[15]_i_11_n_20\
    );
\rh1_reg[23]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \rh1_reg[15]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \rh1_reg[23]_i_2_n_20\,
      CO(6) => \rh1_reg[23]_i_2_n_21\,
      CO(5) => \rh1_reg[23]_i_2_n_22\,
      CO(4) => \rh1_reg[23]_i_2_n_23\,
      CO(3) => \rh1_reg[23]_i_2_n_24\,
      CO(2) => \rh1_reg[23]_i_2_n_25\,
      CO(1) => \rh1_reg[23]_i_2_n_26\,
      CO(0) => \rh1_reg[23]_i_2_n_27\,
      DI(7 downto 0) => \rh1_reg[30]\(22 downto 15),
      O(7 downto 0) => add_ln321_fu_1472_p2(23 downto 16),
      S(7 downto 0) => \rh1_reg[23]\(7 downto 0)
    );
\rh1_reg[30]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \rh1_reg[23]_i_2_n_20\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_rh1_reg[30]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \rh1_reg[30]_i_2_n_22\,
      CO(4) => \rh1_reg[30]_i_2_n_23\,
      CO(3) => \rh1_reg[30]_i_2_n_24\,
      CO(2) => \rh1_reg[30]_i_2_n_25\,
      CO(1) => \rh1_reg[30]_i_2_n_26\,
      CO(0) => \rh1_reg[30]_i_2_n_27\,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => \rh1_reg[30]\(28 downto 23),
      O(7) => \NLW_rh1_reg[30]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => add_ln321_fu_1472_p2(30 downto 24),
      S(7) => '0',
      S(6 downto 0) => \rh1_reg[30]_0\(6 downto 0)
    );
\rh1_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \rh1_reg[7]_i_2_n_20\,
      CO(6) => \rh1_reg[7]_i_2_n_21\,
      CO(5) => \rh1_reg[7]_i_2_n_22\,
      CO(4) => \rh1_reg[7]_i_2_n_23\,
      CO(3) => \rh1_reg[7]_i_2_n_24\,
      CO(2) => \rh1_reg[7]_i_2_n_25\,
      CO(1) => \rh1_reg[7]_i_2_n_26\,
      CO(0) => \rh1_reg[7]_i_2_n_27\,
      DI(7 downto 0) => \rh1_reg[30]\(7 downto 0),
      O(7 downto 0) => add_ln321_fu_1472_p2(7 downto 0),
      S(7) => \rh1[7]_i_3_n_20\,
      S(6) => \rh1[7]_i_4_n_20\,
      S(5) => \rh1[7]_i_5_n_20\,
      S(4) => \rh1[7]_i_6_n_20\,
      S(3) => \rh1[7]_i_7_n_20\,
      S(2) => \rh1[7]_i_8_n_20\,
      S(1) => \rh1[7]_i_9_n_20\,
      S(0) => \rh1[7]_i_10_n_20\
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14 downto 3) => DSP_ALU_INST(11 downto 0),
      A(2 downto 0) => B"000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => select_ln305_fu_1264_p3(0),
      B(16) => select_ln305_fu_1264_p3(0),
      B(15) => select_ln305_fu_1264_p3(0),
      B(14) => select_ln305_fu_1264_p3(0),
      B(13) => select_ln305_fu_1264_p3(0),
      B(12) => \tmp_product_i_1__15_n_20\,
      B(11) => \tmp_product_i_1__15_n_20\,
      B(10) => \^d\(0),
      B(9) => \tmp_product_i_2__12_n_20\,
      B(8) => select_ln305_fu_1264_p3(0),
      B(7) => \tmp_product_i_1__15_n_20\,
      B(6) => \^d\(0),
      B(5) => \tmp_product_i_1__15_n_20\,
      B(4 downto 0) => B"10000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 30) => NLW_tmp_product_P_UNCONNECTED(47 downto 30),
      P(29) => tmp_product_n_96,
      P(28 downto 15) => \^p\(13 downto 0),
      P(14) => tmp_product_n_111,
      P(13) => tmp_product_n_112,
      P(12) => tmp_product_n_113,
      P(11) => tmp_product_n_114,
      P(10) => tmp_product_n_115,
      P(9) => tmp_product_n_116,
      P(8) => tmp_product_n_117,
      P(7) => tmp_product_n_118,
      P(6) => tmp_product_n_119,
      P(5) => tmp_product_n_120,
      P(4) => tmp_product_n_121,
      P(3) => tmp_product_n_122,
      P(2) => tmp_product_n_123,
      P(1) => tmp_product_n_124,
      P(0) => tmp_product_n_125,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0_i_1__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_i_16__3_n_20\,
      CI_TOP => '0',
      CO(7) => \NLW_tmp_product__0_i_1__3_CO_UNCONNECTED\(7),
      CO(6) => \tmp_product__0_i_1__3_n_21\,
      CO(5) => \tmp_product__0_i_1__3_n_22\,
      CO(4) => \tmp_product__0_i_1__3_n_23\,
      CO(3) => \tmp_product__0_i_1__3_n_24\,
      CO(2) => \tmp_product__0_i_1__3_n_25\,
      CO(1) => \tmp_product__0_i_1__3_n_26\,
      CO(0) => \tmp_product__0_i_1__3_n_27\,
      DI(7) => '0',
      DI(6 downto 0) => \add_ln317_reg_2367_reg[31]\(29 downto 23),
      O(7 downto 0) => add_ln317_fu_1467_p2(31 downto 24),
      S(7 downto 0) => \add_ln317_reg_2367_reg[31]_0\(7 downto 0)
    );
\tmp_product_i_16__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_i_17__3_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product_i_16__3_n_20\,
      CO(6) => \tmp_product_i_16__3_n_21\,
      CO(5) => \tmp_product_i_16__3_n_22\,
      CO(4) => \tmp_product_i_16__3_n_23\,
      CO(3) => \tmp_product_i_16__3_n_24\,
      CO(2) => \tmp_product_i_16__3_n_25\,
      CO(1) => \tmp_product_i_16__3_n_26\,
      CO(0) => \tmp_product_i_16__3_n_27\,
      DI(7 downto 0) => \add_ln317_reg_2367_reg[31]\(22 downto 15),
      O(7 downto 0) => add_ln317_fu_1467_p2(23 downto 16),
      S(7 downto 0) => \add_ln317_reg_2367_reg[23]\(7 downto 0)
    );
\tmp_product_i_17__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_i_18__3_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product_i_17__3_n_20\,
      CO(6) => \tmp_product_i_17__3_n_21\,
      CO(5) => \tmp_product_i_17__3_n_22\,
      CO(4) => \tmp_product_i_17__3_n_23\,
      CO(3) => \tmp_product_i_17__3_n_24\,
      CO(2) => \tmp_product_i_17__3_n_25\,
      CO(1) => \tmp_product_i_17__3_n_26\,
      CO(0) => \tmp_product_i_17__3_n_27\,
      DI(7 downto 6) => \add_ln317_reg_2367_reg[31]\(14 downto 13),
      DI(5) => DI(0),
      DI(4 downto 0) => \^p\(12 downto 8),
      O(7 downto 0) => add_ln317_fu_1467_p2(15 downto 8),
      S(7 downto 6) => \add_ln317_reg_2367_reg[15]\(1 downto 0),
      S(5) => \tmp_product_i_30__7_n_20\,
      S(4) => \tmp_product_i_31__2_n_20\,
      S(3) => \tmp_product_i_32__3_n_20\,
      S(2) => \tmp_product_i_33__1_n_20\,
      S(1) => \tmp_product_i_34__0_n_20\,
      S(0) => \tmp_product_i_35__0_n_20\
    );
\tmp_product_i_18__3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \tmp_product_i_18__3_n_20\,
      CO(6) => \tmp_product_i_18__3_n_21\,
      CO(5) => \tmp_product_i_18__3_n_22\,
      CO(4) => \tmp_product_i_18__3_n_23\,
      CO(3) => \tmp_product_i_18__3_n_24\,
      CO(2) => \tmp_product_i_18__3_n_25\,
      CO(1) => \tmp_product_i_18__3_n_26\,
      CO(0) => \tmp_product_i_18__3_n_27\,
      DI(7 downto 0) => \^p\(7 downto 0),
      O(7 downto 0) => add_ln317_fu_1467_p2(7 downto 0),
      S(7) => \tmp_product_i_36__0_n_20\,
      S(6) => \tmp_product_i_37__0_n_20\,
      S(5) => \tmp_product_i_38__0_n_20\,
      S(4) => \tmp_product_i_39__0_n_20\,
      S(3) => \tmp_product_i_40__0_n_20\,
      S(2) => \tmp_product_i_41__0_n_20\,
      S(1) => \tmp_product_i_42__0_n_20\,
      S(0) => \tmp_product_i_43__0_n_20\
    );
\tmp_product_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln305_fu_1264_p3(0),
      I1 => icmp_ln311_reg_2321,
      O => \tmp_product_i_1__15_n_20\
    );
\tmp_product_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => icmp_ln311_reg_2321,
      I1 => select_ln305_fu_1264_p3(0),
      O => \tmp_product_i_2__12_n_20\
    );
\tmp_product_i_30__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln317_reg_2367_reg[31]\(13),
      I1 => \^p\(13),
      O => \tmp_product_i_30__7_n_20\
    );
\tmp_product_i_31__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(12),
      I1 => \add_ln317_reg_2367_reg[31]\(12),
      O => \tmp_product_i_31__2_n_20\
    );
\tmp_product_i_32__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(11),
      I1 => \add_ln317_reg_2367_reg[31]\(11),
      O => \tmp_product_i_32__3_n_20\
    );
\tmp_product_i_33__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(10),
      I1 => \add_ln317_reg_2367_reg[31]\(10),
      O => \tmp_product_i_33__1_n_20\
    );
\tmp_product_i_34__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(9),
      I1 => \add_ln317_reg_2367_reg[31]\(9),
      O => \tmp_product_i_34__0_n_20\
    );
\tmp_product_i_35__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(8),
      I1 => \add_ln317_reg_2367_reg[31]\(8),
      O => \tmp_product_i_35__0_n_20\
    );
\tmp_product_i_36__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(7),
      I1 => \add_ln317_reg_2367_reg[31]\(7),
      O => \tmp_product_i_36__0_n_20\
    );
\tmp_product_i_37__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(6),
      I1 => \add_ln317_reg_2367_reg[31]\(6),
      O => \tmp_product_i_37__0_n_20\
    );
\tmp_product_i_38__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(5),
      I1 => \add_ln317_reg_2367_reg[31]\(5),
      O => \tmp_product_i_38__0_n_20\
    );
\tmp_product_i_39__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(4),
      I1 => \add_ln317_reg_2367_reg[31]\(4),
      O => \tmp_product_i_39__0_n_20\
    );
\tmp_product_i_40__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(3),
      I1 => \add_ln317_reg_2367_reg[31]\(3),
      O => \tmp_product_i_40__0_n_20\
    );
\tmp_product_i_41__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(2),
      I1 => \add_ln317_reg_2367_reg[31]\(2),
      O => \tmp_product_i_41__0_n_20\
    );
\tmp_product_i_42__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(1),
      I1 => \add_ln317_reg_2367_reg[31]\(1),
      O => \tmp_product_i_42__0_n_20\
    );
\tmp_product_i_43__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(0),
      I1 => \add_ln317_reg_2367_reg[31]\(0),
      O => \tmp_product_i_43__0_n_20\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_14s_15ns_29_1_1_15 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    grp_fu_466_p1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_decode_fu_399_dec_rh1_o : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \reg_525_reg[29]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_decode_fu_399_dec_ph1_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 11 downto 0 );
    sext_ln570_fu_998_p1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dec_rh1 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    dec_ph1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \dec_ph1_reg[31]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dec_ph1_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dec_ph1_reg[31]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln371_reg_2194_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_485_p4 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_14s_15ns_29_1_1_15 : entity is "adpcm_main_mul_14s_15ns_29_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_14s_15ns_29_1_1_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_14s_15ns_29_1_1_15 is
  signal \^d\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln367_fu_1418_p2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \add_ln371_reg_2194[15]_i_2_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_2194[15]_i_3_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_2194[15]_i_4_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_2194[15]_i_5_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_2194[15]_i_6_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_2194[15]_i_7_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_2194[15]_i_8_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_2194[15]_i_9_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_2194[23]_i_2_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_2194[23]_i_3_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_2194[23]_i_4_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_2194[23]_i_5_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_2194[23]_i_6_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_2194[23]_i_7_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_2194[23]_i_8_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_2194[23]_i_9_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_2194[31]_i_3_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_2194[31]_i_4_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_2194[31]_i_5_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_2194[31]_i_6_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_2194[31]_i_7_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_2194[31]_i_8_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_2194[31]_i_9_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_2194[7]_i_2_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_2194[7]_i_3_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_2194[7]_i_4_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_2194[7]_i_5_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_2194[7]_i_6_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_2194[7]_i_7_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_2194[7]_i_8_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_2194[7]_i_9_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_2194_reg[15]_i_1_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_2194_reg[15]_i_1_n_21\ : STD_LOGIC;
  signal \add_ln371_reg_2194_reg[15]_i_1_n_22\ : STD_LOGIC;
  signal \add_ln371_reg_2194_reg[15]_i_1_n_23\ : STD_LOGIC;
  signal \add_ln371_reg_2194_reg[15]_i_1_n_24\ : STD_LOGIC;
  signal \add_ln371_reg_2194_reg[15]_i_1_n_25\ : STD_LOGIC;
  signal \add_ln371_reg_2194_reg[15]_i_1_n_26\ : STD_LOGIC;
  signal \add_ln371_reg_2194_reg[15]_i_1_n_27\ : STD_LOGIC;
  signal \add_ln371_reg_2194_reg[23]_i_1_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_2194_reg[23]_i_1_n_21\ : STD_LOGIC;
  signal \add_ln371_reg_2194_reg[23]_i_1_n_22\ : STD_LOGIC;
  signal \add_ln371_reg_2194_reg[23]_i_1_n_23\ : STD_LOGIC;
  signal \add_ln371_reg_2194_reg[23]_i_1_n_24\ : STD_LOGIC;
  signal \add_ln371_reg_2194_reg[23]_i_1_n_25\ : STD_LOGIC;
  signal \add_ln371_reg_2194_reg[23]_i_1_n_26\ : STD_LOGIC;
  signal \add_ln371_reg_2194_reg[23]_i_1_n_27\ : STD_LOGIC;
  signal \add_ln371_reg_2194_reg[31]_i_1_n_21\ : STD_LOGIC;
  signal \add_ln371_reg_2194_reg[31]_i_1_n_22\ : STD_LOGIC;
  signal \add_ln371_reg_2194_reg[31]_i_1_n_23\ : STD_LOGIC;
  signal \add_ln371_reg_2194_reg[31]_i_1_n_24\ : STD_LOGIC;
  signal \add_ln371_reg_2194_reg[31]_i_1_n_25\ : STD_LOGIC;
  signal \add_ln371_reg_2194_reg[31]_i_1_n_26\ : STD_LOGIC;
  signal \add_ln371_reg_2194_reg[31]_i_1_n_27\ : STD_LOGIC;
  signal \add_ln371_reg_2194_reg[7]_i_1_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_2194_reg[7]_i_1_n_21\ : STD_LOGIC;
  signal \add_ln371_reg_2194_reg[7]_i_1_n_22\ : STD_LOGIC;
  signal \add_ln371_reg_2194_reg[7]_i_1_n_23\ : STD_LOGIC;
  signal \add_ln371_reg_2194_reg[7]_i_1_n_24\ : STD_LOGIC;
  signal \add_ln371_reg_2194_reg[7]_i_1_n_25\ : STD_LOGIC;
  signal \add_ln371_reg_2194_reg[7]_i_1_n_26\ : STD_LOGIC;
  signal \add_ln371_reg_2194_reg[7]_i_1_n_27\ : STD_LOGIC;
  signal \^reg_525_reg[29]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp_product__0_i_16_n_21\ : STD_LOGIC;
  signal \tmp_product__0_i_16_n_22\ : STD_LOGIC;
  signal \tmp_product__0_i_16_n_23\ : STD_LOGIC;
  signal \tmp_product__0_i_16_n_24\ : STD_LOGIC;
  signal \tmp_product__0_i_16_n_25\ : STD_LOGIC;
  signal \tmp_product__0_i_16_n_26\ : STD_LOGIC;
  signal \tmp_product__0_i_16_n_27\ : STD_LOGIC;
  signal \tmp_product_i_33__3_n_20\ : STD_LOGIC;
  signal \tmp_product_i_33__3_n_21\ : STD_LOGIC;
  signal \tmp_product_i_33__3_n_22\ : STD_LOGIC;
  signal \tmp_product_i_33__3_n_23\ : STD_LOGIC;
  signal \tmp_product_i_33__3_n_24\ : STD_LOGIC;
  signal \tmp_product_i_33__3_n_25\ : STD_LOGIC;
  signal \tmp_product_i_33__3_n_26\ : STD_LOGIC;
  signal \tmp_product_i_33__3_n_27\ : STD_LOGIC;
  signal \tmp_product_i_35__1_n_20\ : STD_LOGIC;
  signal \tmp_product_i_35__1_n_21\ : STD_LOGIC;
  signal \tmp_product_i_35__1_n_22\ : STD_LOGIC;
  signal \tmp_product_i_35__1_n_23\ : STD_LOGIC;
  signal \tmp_product_i_35__1_n_24\ : STD_LOGIC;
  signal \tmp_product_i_35__1_n_25\ : STD_LOGIC;
  signal \tmp_product_i_35__1_n_26\ : STD_LOGIC;
  signal \tmp_product_i_35__1_n_27\ : STD_LOGIC;
  signal \tmp_product_i_37__1_n_20\ : STD_LOGIC;
  signal \tmp_product_i_37__1_n_21\ : STD_LOGIC;
  signal \tmp_product_i_37__1_n_22\ : STD_LOGIC;
  signal \tmp_product_i_37__1_n_23\ : STD_LOGIC;
  signal \tmp_product_i_37__1_n_24\ : STD_LOGIC;
  signal \tmp_product_i_37__1_n_25\ : STD_LOGIC;
  signal \tmp_product_i_37__1_n_26\ : STD_LOGIC;
  signal \tmp_product_i_37__1_n_27\ : STD_LOGIC;
  signal \tmp_product_i_3__13_n_20\ : STD_LOGIC;
  signal tmp_product_i_58_n_20 : STD_LOGIC;
  signal tmp_product_i_59_n_20 : STD_LOGIC;
  signal tmp_product_i_60_n_20 : STD_LOGIC;
  signal tmp_product_i_61_n_20 : STD_LOGIC;
  signal tmp_product_i_62_n_20 : STD_LOGIC;
  signal tmp_product_i_63_n_20 : STD_LOGIC;
  signal tmp_product_i_73_n_20 : STD_LOGIC;
  signal tmp_product_i_74_n_20 : STD_LOGIC;
  signal tmp_product_i_75_n_20 : STD_LOGIC;
  signal tmp_product_i_76_n_20 : STD_LOGIC;
  signal tmp_product_i_77_n_20 : STD_LOGIC;
  signal tmp_product_i_78_n_20 : STD_LOGIC;
  signal tmp_product_i_79_n_20 : STD_LOGIC;
  signal tmp_product_i_80_n_20 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal \NLW_add_ln371_reg_2194_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 30 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_i_16_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln371_reg_2194_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln371_reg_2194_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln371_reg_2194_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln371_reg_2194_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dec_ph1[0]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \dec_ph1[10]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \dec_ph1[11]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \dec_ph1[12]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \dec_ph1[13]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \dec_ph1[14]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \dec_ph1[15]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \dec_ph1[16]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \dec_ph1[17]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \dec_ph1[18]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \dec_ph1[19]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \dec_ph1[1]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \dec_ph1[20]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \dec_ph1[21]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \dec_ph1[22]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \dec_ph1[23]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \dec_ph1[24]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \dec_ph1[25]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \dec_ph1[26]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \dec_ph1[27]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \dec_ph1[28]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \dec_ph1[29]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \dec_ph1[2]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \dec_ph1[30]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \dec_ph1[31]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \dec_ph1[3]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \dec_ph1[4]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \dec_ph1[5]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \dec_ph1[6]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \dec_ph1[7]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \dec_ph1[8]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \dec_ph1[9]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \dec_rh1[10]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \dec_rh1[11]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \dec_rh1[12]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \dec_rh1[13]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \dec_rh1[14]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \dec_rh1[15]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \dec_rh1[16]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \dec_rh1[17]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \dec_rh1[18]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \dec_rh1[19]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \dec_rh1[1]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \dec_rh1[20]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \dec_rh1[21]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \dec_rh1[22]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \dec_rh1[23]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \dec_rh1[24]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \dec_rh1[25]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \dec_rh1[26]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \dec_rh1[27]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \dec_rh1[28]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \dec_rh1[29]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \dec_rh1[2]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \dec_rh1[30]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \dec_rh1[3]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \dec_rh1[4]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \dec_rh1[5]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \dec_rh1[6]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \dec_rh1[7]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \dec_rh1[8]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \dec_rh1[9]_i_1\ : label is "soft_lutpair144";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \tmp_product__0_i_10__4\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \tmp_product__0_i_11__4\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \tmp_product__0_i_12__4\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \tmp_product__0_i_13__4\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \tmp_product__0_i_14__4\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \tmp_product__0_i_15__4\ : label is "soft_lutpair124";
  attribute ADDER_THRESHOLD of \tmp_product__0_i_16\ : label is 35;
  attribute SOFT_HLUTNM of \tmp_product__0_i_1__6\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \tmp_product__0_i_2__4\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \tmp_product__0_i_3__4\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \tmp_product__0_i_4__4\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \tmp_product__0_i_5__4\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \tmp_product__0_i_6__4\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \tmp_product__0_i_7__4\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \tmp_product__0_i_8__4\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \tmp_product__0_i_9__4\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \tmp_product_i_16__6\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \tmp_product_i_17__6\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \tmp_product_i_18__6\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \tmp_product_i_19__5\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \tmp_product_i_20__5\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \tmp_product_i_21__4\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \tmp_product_i_22__4\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \tmp_product_i_23__4\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \tmp_product_i_24__4\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \tmp_product_i_25__4\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \tmp_product_i_26__4\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \tmp_product_i_27__5\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \tmp_product_i_28__4\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \tmp_product_i_29__4\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \tmp_product_i_30__5\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \tmp_product_i_31__5\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \tmp_product_i_32__6\ : label is "soft_lutpair118";
  attribute ADDER_THRESHOLD of \tmp_product_i_33__3\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_i_35__1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_i_37__1\ : label is 35;
begin
  D(13 downto 0) <= \^d\(13 downto 0);
  O(0) <= \^o\(0);
  \reg_525_reg[29]\(31 downto 0) <= \^reg_525_reg[29]\(31 downto 0);
\add_ln371_reg_2194[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(15),
      I1 => grp_fu_485_p4(15),
      O => \add_ln371_reg_2194[15]_i_2_n_20\
    );
\add_ln371_reg_2194[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(14),
      I1 => grp_fu_485_p4(14),
      O => \add_ln371_reg_2194[15]_i_3_n_20\
    );
\add_ln371_reg_2194[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(13),
      I1 => grp_fu_485_p4(13),
      O => \add_ln371_reg_2194[15]_i_4_n_20\
    );
\add_ln371_reg_2194[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(12),
      I1 => grp_fu_485_p4(12),
      O => \add_ln371_reg_2194[15]_i_5_n_20\
    );
\add_ln371_reg_2194[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(11),
      I1 => grp_fu_485_p4(11),
      O => \add_ln371_reg_2194[15]_i_6_n_20\
    );
\add_ln371_reg_2194[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(10),
      I1 => grp_fu_485_p4(10),
      O => \add_ln371_reg_2194[15]_i_7_n_20\
    );
\add_ln371_reg_2194[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(9),
      I1 => grp_fu_485_p4(9),
      O => \add_ln371_reg_2194[15]_i_8_n_20\
    );
\add_ln371_reg_2194[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(8),
      I1 => grp_fu_485_p4(8),
      O => \add_ln371_reg_2194[15]_i_9_n_20\
    );
\add_ln371_reg_2194[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(23),
      I1 => grp_fu_485_p4(23),
      O => \add_ln371_reg_2194[23]_i_2_n_20\
    );
\add_ln371_reg_2194[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(22),
      I1 => grp_fu_485_p4(22),
      O => \add_ln371_reg_2194[23]_i_3_n_20\
    );
\add_ln371_reg_2194[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(21),
      I1 => grp_fu_485_p4(21),
      O => \add_ln371_reg_2194[23]_i_4_n_20\
    );
\add_ln371_reg_2194[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(20),
      I1 => grp_fu_485_p4(20),
      O => \add_ln371_reg_2194[23]_i_5_n_20\
    );
\add_ln371_reg_2194[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(19),
      I1 => grp_fu_485_p4(19),
      O => \add_ln371_reg_2194[23]_i_6_n_20\
    );
\add_ln371_reg_2194[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(18),
      I1 => grp_fu_485_p4(18),
      O => \add_ln371_reg_2194[23]_i_7_n_20\
    );
\add_ln371_reg_2194[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(17),
      I1 => grp_fu_485_p4(17),
      O => \add_ln371_reg_2194[23]_i_8_n_20\
    );
\add_ln371_reg_2194[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(16),
      I1 => grp_fu_485_p4(16),
      O => \add_ln371_reg_2194[23]_i_9_n_20\
    );
\add_ln371_reg_2194[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(30),
      I1 => grp_fu_485_p4(30),
      O => \add_ln371_reg_2194[31]_i_3_n_20\
    );
\add_ln371_reg_2194[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(29),
      I1 => grp_fu_485_p4(29),
      O => \add_ln371_reg_2194[31]_i_4_n_20\
    );
\add_ln371_reg_2194[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(28),
      I1 => grp_fu_485_p4(28),
      O => \add_ln371_reg_2194[31]_i_5_n_20\
    );
\add_ln371_reg_2194[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(27),
      I1 => grp_fu_485_p4(27),
      O => \add_ln371_reg_2194[31]_i_6_n_20\
    );
\add_ln371_reg_2194[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(26),
      I1 => grp_fu_485_p4(26),
      O => \add_ln371_reg_2194[31]_i_7_n_20\
    );
\add_ln371_reg_2194[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(25),
      I1 => grp_fu_485_p4(25),
      O => \add_ln371_reg_2194[31]_i_8_n_20\
    );
\add_ln371_reg_2194[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(24),
      I1 => grp_fu_485_p4(24),
      O => \add_ln371_reg_2194[31]_i_9_n_20\
    );
\add_ln371_reg_2194[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(7),
      I1 => grp_fu_485_p4(7),
      O => \add_ln371_reg_2194[7]_i_2_n_20\
    );
\add_ln371_reg_2194[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(6),
      I1 => grp_fu_485_p4(6),
      O => \add_ln371_reg_2194[7]_i_3_n_20\
    );
\add_ln371_reg_2194[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(5),
      I1 => grp_fu_485_p4(5),
      O => \add_ln371_reg_2194[7]_i_4_n_20\
    );
\add_ln371_reg_2194[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(4),
      I1 => grp_fu_485_p4(4),
      O => \add_ln371_reg_2194[7]_i_5_n_20\
    );
\add_ln371_reg_2194[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(3),
      I1 => grp_fu_485_p4(3),
      O => \add_ln371_reg_2194[7]_i_6_n_20\
    );
\add_ln371_reg_2194[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(2),
      I1 => grp_fu_485_p4(2),
      O => \add_ln371_reg_2194[7]_i_7_n_20\
    );
\add_ln371_reg_2194[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(1),
      I1 => grp_fu_485_p4(1),
      O => \add_ln371_reg_2194[7]_i_8_n_20\
    );
\add_ln371_reg_2194[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(0),
      I1 => grp_fu_485_p4(0),
      O => \add_ln371_reg_2194[7]_i_9_n_20\
    );
\add_ln371_reg_2194_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln371_reg_2194_reg[7]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \add_ln371_reg_2194_reg[15]_i_1_n_20\,
      CO(6) => \add_ln371_reg_2194_reg[15]_i_1_n_21\,
      CO(5) => \add_ln371_reg_2194_reg[15]_i_1_n_22\,
      CO(4) => \add_ln371_reg_2194_reg[15]_i_1_n_23\,
      CO(3) => \add_ln371_reg_2194_reg[15]_i_1_n_24\,
      CO(2) => \add_ln371_reg_2194_reg[15]_i_1_n_25\,
      CO(1) => \add_ln371_reg_2194_reg[15]_i_1_n_26\,
      CO(0) => \add_ln371_reg_2194_reg[15]_i_1_n_27\,
      DI(7 downto 0) => add_ln367_fu_1418_p2(15 downto 8),
      O(7 downto 0) => \^reg_525_reg[29]\(15 downto 8),
      S(7) => \add_ln371_reg_2194[15]_i_2_n_20\,
      S(6) => \add_ln371_reg_2194[15]_i_3_n_20\,
      S(5) => \add_ln371_reg_2194[15]_i_4_n_20\,
      S(4) => \add_ln371_reg_2194[15]_i_5_n_20\,
      S(3) => \add_ln371_reg_2194[15]_i_6_n_20\,
      S(2) => \add_ln371_reg_2194[15]_i_7_n_20\,
      S(1) => \add_ln371_reg_2194[15]_i_8_n_20\,
      S(0) => \add_ln371_reg_2194[15]_i_9_n_20\
    );
\add_ln371_reg_2194_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln371_reg_2194_reg[15]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \add_ln371_reg_2194_reg[23]_i_1_n_20\,
      CO(6) => \add_ln371_reg_2194_reg[23]_i_1_n_21\,
      CO(5) => \add_ln371_reg_2194_reg[23]_i_1_n_22\,
      CO(4) => \add_ln371_reg_2194_reg[23]_i_1_n_23\,
      CO(3) => \add_ln371_reg_2194_reg[23]_i_1_n_24\,
      CO(2) => \add_ln371_reg_2194_reg[23]_i_1_n_25\,
      CO(1) => \add_ln371_reg_2194_reg[23]_i_1_n_26\,
      CO(0) => \add_ln371_reg_2194_reg[23]_i_1_n_27\,
      DI(7 downto 0) => add_ln367_fu_1418_p2(23 downto 16),
      O(7 downto 0) => \^reg_525_reg[29]\(23 downto 16),
      S(7) => \add_ln371_reg_2194[23]_i_2_n_20\,
      S(6) => \add_ln371_reg_2194[23]_i_3_n_20\,
      S(5) => \add_ln371_reg_2194[23]_i_4_n_20\,
      S(4) => \add_ln371_reg_2194[23]_i_5_n_20\,
      S(3) => \add_ln371_reg_2194[23]_i_6_n_20\,
      S(2) => \add_ln371_reg_2194[23]_i_7_n_20\,
      S(1) => \add_ln371_reg_2194[23]_i_8_n_20\,
      S(0) => \add_ln371_reg_2194[23]_i_9_n_20\
    );
\add_ln371_reg_2194_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln371_reg_2194_reg[23]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \NLW_add_ln371_reg_2194_reg[31]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \add_ln371_reg_2194_reg[31]_i_1_n_21\,
      CO(5) => \add_ln371_reg_2194_reg[31]_i_1_n_22\,
      CO(4) => \add_ln371_reg_2194_reg[31]_i_1_n_23\,
      CO(3) => \add_ln371_reg_2194_reg[31]_i_1_n_24\,
      CO(2) => \add_ln371_reg_2194_reg[31]_i_1_n_25\,
      CO(1) => \add_ln371_reg_2194_reg[31]_i_1_n_26\,
      CO(0) => \add_ln371_reg_2194_reg[31]_i_1_n_27\,
      DI(7) => '0',
      DI(6 downto 0) => add_ln367_fu_1418_p2(30 downto 24),
      O(7 downto 0) => \^reg_525_reg[29]\(31 downto 24),
      S(7) => \add_ln371_reg_2194_reg[31]\(0),
      S(6) => \add_ln371_reg_2194[31]_i_3_n_20\,
      S(5) => \add_ln371_reg_2194[31]_i_4_n_20\,
      S(4) => \add_ln371_reg_2194[31]_i_5_n_20\,
      S(3) => \add_ln371_reg_2194[31]_i_6_n_20\,
      S(2) => \add_ln371_reg_2194[31]_i_7_n_20\,
      S(1) => \add_ln371_reg_2194[31]_i_8_n_20\,
      S(0) => \add_ln371_reg_2194[31]_i_9_n_20\
    );
\add_ln371_reg_2194_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln371_reg_2194_reg[7]_i_1_n_20\,
      CO(6) => \add_ln371_reg_2194_reg[7]_i_1_n_21\,
      CO(5) => \add_ln371_reg_2194_reg[7]_i_1_n_22\,
      CO(4) => \add_ln371_reg_2194_reg[7]_i_1_n_23\,
      CO(3) => \add_ln371_reg_2194_reg[7]_i_1_n_24\,
      CO(2) => \add_ln371_reg_2194_reg[7]_i_1_n_25\,
      CO(1) => \add_ln371_reg_2194_reg[7]_i_1_n_26\,
      CO(0) => \add_ln371_reg_2194_reg[7]_i_1_n_27\,
      DI(7 downto 0) => add_ln367_fu_1418_p2(7 downto 0),
      O(7 downto 0) => \^reg_525_reg[29]\(7 downto 0),
      S(7) => \add_ln371_reg_2194[7]_i_2_n_20\,
      S(6) => \add_ln371_reg_2194[7]_i_3_n_20\,
      S(5) => \add_ln371_reg_2194[7]_i_4_n_20\,
      S(4) => \add_ln371_reg_2194[7]_i_5_n_20\,
      S(3) => \add_ln371_reg_2194[7]_i_6_n_20\,
      S(2) => \add_ln371_reg_2194[7]_i_7_n_20\,
      S(1) => \add_ln371_reg_2194[7]_i_8_n_20\,
      S(0) => \add_ln371_reg_2194[7]_i_9_n_20\
    );
\dec_ph1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(0),
      I1 => Q(1),
      I2 => dec_ph1(0),
      O => grp_decode_fu_399_dec_ph1_o(0)
    );
\dec_ph1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(10),
      I1 => Q(1),
      I2 => dec_ph1(10),
      O => grp_decode_fu_399_dec_ph1_o(10)
    );
\dec_ph1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(11),
      I1 => Q(1),
      I2 => dec_ph1(11),
      O => grp_decode_fu_399_dec_ph1_o(11)
    );
\dec_ph1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(12),
      I1 => Q(1),
      I2 => dec_ph1(12),
      O => grp_decode_fu_399_dec_ph1_o(12)
    );
\dec_ph1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(13),
      I1 => Q(1),
      I2 => dec_ph1(13),
      O => grp_decode_fu_399_dec_ph1_o(13)
    );
\dec_ph1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(14),
      I1 => Q(1),
      I2 => dec_ph1(14),
      O => grp_decode_fu_399_dec_ph1_o(14)
    );
\dec_ph1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(15),
      I1 => Q(1),
      I2 => dec_ph1(15),
      O => grp_decode_fu_399_dec_ph1_o(15)
    );
\dec_ph1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(16),
      I1 => Q(1),
      I2 => dec_ph1(16),
      O => grp_decode_fu_399_dec_ph1_o(16)
    );
\dec_ph1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(17),
      I1 => Q(1),
      I2 => dec_ph1(17),
      O => grp_decode_fu_399_dec_ph1_o(17)
    );
\dec_ph1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(18),
      I1 => Q(1),
      I2 => dec_ph1(18),
      O => grp_decode_fu_399_dec_ph1_o(18)
    );
\dec_ph1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(19),
      I1 => Q(1),
      I2 => dec_ph1(19),
      O => grp_decode_fu_399_dec_ph1_o(19)
    );
\dec_ph1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(1),
      I1 => Q(1),
      I2 => dec_ph1(1),
      O => grp_decode_fu_399_dec_ph1_o(1)
    );
\dec_ph1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(20),
      I1 => Q(1),
      I2 => dec_ph1(20),
      O => grp_decode_fu_399_dec_ph1_o(20)
    );
\dec_ph1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(21),
      I1 => Q(1),
      I2 => dec_ph1(21),
      O => grp_decode_fu_399_dec_ph1_o(21)
    );
\dec_ph1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(22),
      I1 => Q(1),
      I2 => dec_ph1(22),
      O => grp_decode_fu_399_dec_ph1_o(22)
    );
\dec_ph1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(23),
      I1 => Q(1),
      I2 => dec_ph1(23),
      O => grp_decode_fu_399_dec_ph1_o(23)
    );
\dec_ph1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(24),
      I1 => Q(1),
      I2 => dec_ph1(24),
      O => grp_decode_fu_399_dec_ph1_o(24)
    );
\dec_ph1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(25),
      I1 => Q(1),
      I2 => dec_ph1(25),
      O => grp_decode_fu_399_dec_ph1_o(25)
    );
\dec_ph1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(26),
      I1 => Q(1),
      I2 => dec_ph1(26),
      O => grp_decode_fu_399_dec_ph1_o(26)
    );
\dec_ph1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(27),
      I1 => Q(1),
      I2 => dec_ph1(27),
      O => grp_decode_fu_399_dec_ph1_o(27)
    );
\dec_ph1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(28),
      I1 => Q(1),
      I2 => dec_ph1(28),
      O => grp_decode_fu_399_dec_ph1_o(28)
    );
\dec_ph1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(29),
      I1 => Q(1),
      I2 => dec_ph1(29),
      O => grp_decode_fu_399_dec_ph1_o(29)
    );
\dec_ph1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(2),
      I1 => Q(1),
      I2 => dec_ph1(2),
      O => grp_decode_fu_399_dec_ph1_o(2)
    );
\dec_ph1[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(30),
      I1 => Q(1),
      I2 => dec_ph1(30),
      O => grp_decode_fu_399_dec_ph1_o(30)
    );
\dec_ph1[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^o\(0),
      I1 => Q(1),
      I2 => dec_ph1(31),
      O => grp_decode_fu_399_dec_ph1_o(31)
    );
\dec_ph1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(3),
      I1 => Q(1),
      I2 => dec_ph1(3),
      O => grp_decode_fu_399_dec_ph1_o(3)
    );
\dec_ph1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(4),
      I1 => Q(1),
      I2 => dec_ph1(4),
      O => grp_decode_fu_399_dec_ph1_o(4)
    );
\dec_ph1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(5),
      I1 => Q(1),
      I2 => dec_ph1(5),
      O => grp_decode_fu_399_dec_ph1_o(5)
    );
\dec_ph1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(6),
      I1 => Q(1),
      I2 => dec_ph1(6),
      O => grp_decode_fu_399_dec_ph1_o(6)
    );
\dec_ph1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(7),
      I1 => Q(1),
      I2 => dec_ph1(7),
      O => grp_decode_fu_399_dec_ph1_o(7)
    );
\dec_ph1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(8),
      I1 => Q(1),
      I2 => dec_ph1(8),
      O => grp_decode_fu_399_dec_ph1_o(8)
    );
\dec_ph1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(9),
      I1 => Q(1),
      I2 => dec_ph1(9),
      O => grp_decode_fu_399_dec_ph1_o(9)
    );
\dec_rh1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^reg_525_reg[29]\(0),
      I1 => Q(1),
      I2 => dec_rh1(0),
      O => grp_decode_fu_399_dec_rh1_o(0)
    );
\dec_rh1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^reg_525_reg[29]\(10),
      I1 => Q(1),
      I2 => dec_rh1(10),
      O => grp_decode_fu_399_dec_rh1_o(10)
    );
\dec_rh1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^reg_525_reg[29]\(11),
      I1 => Q(1),
      I2 => dec_rh1(11),
      O => grp_decode_fu_399_dec_rh1_o(11)
    );
\dec_rh1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^reg_525_reg[29]\(12),
      I1 => Q(1),
      I2 => dec_rh1(12),
      O => grp_decode_fu_399_dec_rh1_o(12)
    );
\dec_rh1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^reg_525_reg[29]\(13),
      I1 => Q(1),
      I2 => dec_rh1(13),
      O => grp_decode_fu_399_dec_rh1_o(13)
    );
\dec_rh1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^reg_525_reg[29]\(14),
      I1 => Q(1),
      I2 => dec_rh1(14),
      O => grp_decode_fu_399_dec_rh1_o(14)
    );
\dec_rh1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^reg_525_reg[29]\(15),
      I1 => Q(1),
      I2 => dec_rh1(15),
      O => grp_decode_fu_399_dec_rh1_o(15)
    );
\dec_rh1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^reg_525_reg[29]\(16),
      I1 => Q(1),
      I2 => dec_rh1(16),
      O => grp_decode_fu_399_dec_rh1_o(16)
    );
\dec_rh1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^reg_525_reg[29]\(17),
      I1 => Q(1),
      I2 => dec_rh1(17),
      O => grp_decode_fu_399_dec_rh1_o(17)
    );
\dec_rh1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^reg_525_reg[29]\(18),
      I1 => Q(1),
      I2 => dec_rh1(18),
      O => grp_decode_fu_399_dec_rh1_o(18)
    );
\dec_rh1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^reg_525_reg[29]\(19),
      I1 => Q(1),
      I2 => dec_rh1(19),
      O => grp_decode_fu_399_dec_rh1_o(19)
    );
\dec_rh1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^reg_525_reg[29]\(1),
      I1 => Q(1),
      I2 => dec_rh1(1),
      O => grp_decode_fu_399_dec_rh1_o(1)
    );
\dec_rh1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^reg_525_reg[29]\(20),
      I1 => Q(1),
      I2 => dec_rh1(20),
      O => grp_decode_fu_399_dec_rh1_o(20)
    );
\dec_rh1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^reg_525_reg[29]\(21),
      I1 => Q(1),
      I2 => dec_rh1(21),
      O => grp_decode_fu_399_dec_rh1_o(21)
    );
\dec_rh1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^reg_525_reg[29]\(22),
      I1 => Q(1),
      I2 => dec_rh1(22),
      O => grp_decode_fu_399_dec_rh1_o(22)
    );
\dec_rh1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^reg_525_reg[29]\(23),
      I1 => Q(1),
      I2 => dec_rh1(23),
      O => grp_decode_fu_399_dec_rh1_o(23)
    );
\dec_rh1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^reg_525_reg[29]\(24),
      I1 => Q(1),
      I2 => dec_rh1(24),
      O => grp_decode_fu_399_dec_rh1_o(24)
    );
\dec_rh1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^reg_525_reg[29]\(25),
      I1 => Q(1),
      I2 => dec_rh1(25),
      O => grp_decode_fu_399_dec_rh1_o(25)
    );
\dec_rh1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^reg_525_reg[29]\(26),
      I1 => Q(1),
      I2 => dec_rh1(26),
      O => grp_decode_fu_399_dec_rh1_o(26)
    );
\dec_rh1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^reg_525_reg[29]\(27),
      I1 => Q(1),
      I2 => dec_rh1(27),
      O => grp_decode_fu_399_dec_rh1_o(27)
    );
\dec_rh1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^reg_525_reg[29]\(28),
      I1 => Q(1),
      I2 => dec_rh1(28),
      O => grp_decode_fu_399_dec_rh1_o(28)
    );
\dec_rh1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^reg_525_reg[29]\(29),
      I1 => Q(1),
      I2 => dec_rh1(29),
      O => grp_decode_fu_399_dec_rh1_o(29)
    );
\dec_rh1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^reg_525_reg[29]\(2),
      I1 => Q(1),
      I2 => dec_rh1(2),
      O => grp_decode_fu_399_dec_rh1_o(2)
    );
\dec_rh1[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^reg_525_reg[29]\(30),
      I1 => Q(1),
      I2 => dec_rh1(30),
      O => grp_decode_fu_399_dec_rh1_o(30)
    );
\dec_rh1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^reg_525_reg[29]\(3),
      I1 => Q(1),
      I2 => dec_rh1(3),
      O => grp_decode_fu_399_dec_rh1_o(3)
    );
\dec_rh1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^reg_525_reg[29]\(4),
      I1 => Q(1),
      I2 => dec_rh1(4),
      O => grp_decode_fu_399_dec_rh1_o(4)
    );
\dec_rh1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^reg_525_reg[29]\(5),
      I1 => Q(1),
      I2 => dec_rh1(5),
      O => grp_decode_fu_399_dec_rh1_o(5)
    );
\dec_rh1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^reg_525_reg[29]\(6),
      I1 => Q(1),
      I2 => dec_rh1(6),
      O => grp_decode_fu_399_dec_rh1_o(6)
    );
\dec_rh1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^reg_525_reg[29]\(7),
      I1 => Q(1),
      I2 => dec_rh1(7),
      O => grp_decode_fu_399_dec_rh1_o(7)
    );
\dec_rh1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^reg_525_reg[29]\(8),
      I1 => Q(1),
      I2 => dec_rh1(8),
      O => grp_decode_fu_399_dec_rh1_o(8)
    );
\dec_rh1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^reg_525_reg[29]\(9),
      I1 => Q(1),
      I2 => dec_rh1(9),
      O => grp_decode_fu_399_dec_rh1_o(9)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14 downto 3) => DSP_ALU_INST(11 downto 0),
      A(2 downto 0) => B"000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(2),
      B(16) => B(2),
      B(15) => B(2),
      B(14) => B(2),
      B(13 downto 12) => B(2 downto 1),
      B(11 downto 10) => B(1 downto 0),
      B(9) => \tmp_product_i_3__13_n_20\,
      B(8 downto 6) => B(2 downto 0),
      B(5) => B(1),
      B(4 downto 0) => B"10000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => Q(0),
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 30) => NLW_tmp_product_P_UNCONNECTED(47 downto 30),
      P(29) => tmp_product_n_96,
      P(28 downto 15) => \^d\(13 downto 0),
      P(14) => tmp_product_n_111,
      P(13) => tmp_product_n_112,
      P(12) => tmp_product_n_113,
      P(11) => tmp_product_n_114,
      P(10) => tmp_product_n_115,
      P(9) => tmp_product_n_116,
      P(8) => tmp_product_n_117,
      P(7) => tmp_product_n_118,
      P(6) => tmp_product_n_119,
      P(5) => tmp_product_n_120,
      P(4) => tmp_product_n_121,
      P(3) => tmp_product_n_122,
      P(2) => tmp_product_n_123,
      P(1) => tmp_product_n_124,
      P(0) => tmp_product_n_125,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0_i_10__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(22),
      I1 => Q(1),
      I2 => sext_ln570_fu_998_p1(22),
      O => grp_fu_466_p1(22)
    );
\tmp_product__0_i_11__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(21),
      I1 => Q(1),
      I2 => sext_ln570_fu_998_p1(21),
      O => grp_fu_466_p1(21)
    );
\tmp_product__0_i_12__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(20),
      I1 => Q(1),
      I2 => sext_ln570_fu_998_p1(20),
      O => grp_fu_466_p1(20)
    );
\tmp_product__0_i_13__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(19),
      I1 => Q(1),
      I2 => sext_ln570_fu_998_p1(19),
      O => grp_fu_466_p1(19)
    );
\tmp_product__0_i_14__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(18),
      I1 => Q(1),
      I2 => sext_ln570_fu_998_p1(18),
      O => grp_fu_466_p1(18)
    );
\tmp_product__0_i_15__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(17),
      I1 => Q(1),
      I2 => sext_ln570_fu_998_p1(17),
      O => grp_fu_466_p1(17)
    );
\tmp_product__0_i_16\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_i_33__3_n_20\,
      CI_TOP => '0',
      CO(7) => \NLW_tmp_product__0_i_16_CO_UNCONNECTED\(7),
      CO(6) => \tmp_product__0_i_16_n_21\,
      CO(5) => \tmp_product__0_i_16_n_22\,
      CO(4) => \tmp_product__0_i_16_n_23\,
      CO(3) => \tmp_product__0_i_16_n_24\,
      CO(2) => \tmp_product__0_i_16_n_25\,
      CO(1) => \tmp_product__0_i_16_n_26\,
      CO(0) => \tmp_product__0_i_16_n_27\,
      DI(7) => '0',
      DI(6 downto 0) => \dec_ph1_reg[31]\(29 downto 23),
      O(7) => \^o\(0),
      O(6 downto 0) => add_ln367_fu_1418_p2(30 downto 24),
      S(7 downto 0) => \dec_ph1_reg[31]_0\(7 downto 0)
    );
\tmp_product__0_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^o\(0),
      I1 => Q(1),
      I2 => sext_ln570_fu_998_p1(31),
      O => grp_fu_466_p1(31)
    );
\tmp_product__0_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(30),
      I1 => Q(1),
      I2 => sext_ln570_fu_998_p1(30),
      O => grp_fu_466_p1(30)
    );
\tmp_product__0_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(29),
      I1 => Q(1),
      I2 => sext_ln570_fu_998_p1(29),
      O => grp_fu_466_p1(29)
    );
\tmp_product__0_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(28),
      I1 => Q(1),
      I2 => sext_ln570_fu_998_p1(28),
      O => grp_fu_466_p1(28)
    );
\tmp_product__0_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(27),
      I1 => Q(1),
      I2 => sext_ln570_fu_998_p1(27),
      O => grp_fu_466_p1(27)
    );
\tmp_product__0_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(26),
      I1 => Q(1),
      I2 => sext_ln570_fu_998_p1(26),
      O => grp_fu_466_p1(26)
    );
\tmp_product__0_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(25),
      I1 => Q(1),
      I2 => sext_ln570_fu_998_p1(25),
      O => grp_fu_466_p1(25)
    );
\tmp_product__0_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(24),
      I1 => Q(1),
      I2 => sext_ln570_fu_998_p1(24),
      O => grp_fu_466_p1(24)
    );
\tmp_product__0_i_9__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(23),
      I1 => Q(1),
      I2 => sext_ln570_fu_998_p1(23),
      O => grp_fu_466_p1(23)
    );
\tmp_product_i_16__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(16),
      I1 => Q(1),
      I2 => sext_ln570_fu_998_p1(16),
      O => grp_fu_466_p1(16)
    );
\tmp_product_i_17__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(15),
      I1 => Q(1),
      I2 => sext_ln570_fu_998_p1(15),
      O => grp_fu_466_p1(15)
    );
\tmp_product_i_18__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(14),
      I1 => Q(1),
      I2 => sext_ln570_fu_998_p1(14),
      O => grp_fu_466_p1(14)
    );
\tmp_product_i_19__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(13),
      I1 => Q(1),
      I2 => sext_ln570_fu_998_p1(13),
      O => grp_fu_466_p1(13)
    );
\tmp_product_i_20__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(12),
      I1 => Q(1),
      I2 => sext_ln570_fu_998_p1(12),
      O => grp_fu_466_p1(12)
    );
\tmp_product_i_21__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(11),
      I1 => Q(1),
      I2 => sext_ln570_fu_998_p1(11),
      O => grp_fu_466_p1(11)
    );
\tmp_product_i_22__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(10),
      I1 => Q(1),
      I2 => sext_ln570_fu_998_p1(10),
      O => grp_fu_466_p1(10)
    );
\tmp_product_i_23__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(9),
      I1 => Q(1),
      I2 => sext_ln570_fu_998_p1(9),
      O => grp_fu_466_p1(9)
    );
\tmp_product_i_24__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(8),
      I1 => Q(1),
      I2 => sext_ln570_fu_998_p1(8),
      O => grp_fu_466_p1(8)
    );
\tmp_product_i_25__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(7),
      I1 => Q(1),
      I2 => sext_ln570_fu_998_p1(7),
      O => grp_fu_466_p1(7)
    );
\tmp_product_i_26__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(6),
      I1 => Q(1),
      I2 => sext_ln570_fu_998_p1(6),
      O => grp_fu_466_p1(6)
    );
\tmp_product_i_27__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(5),
      I1 => Q(1),
      I2 => sext_ln570_fu_998_p1(5),
      O => grp_fu_466_p1(5)
    );
\tmp_product_i_28__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(4),
      I1 => Q(1),
      I2 => sext_ln570_fu_998_p1(4),
      O => grp_fu_466_p1(4)
    );
\tmp_product_i_29__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(3),
      I1 => Q(1),
      I2 => sext_ln570_fu_998_p1(3),
      O => grp_fu_466_p1(3)
    );
\tmp_product_i_30__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(2),
      I1 => Q(1),
      I2 => sext_ln570_fu_998_p1(2),
      O => grp_fu_466_p1(2)
    );
\tmp_product_i_31__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(1),
      I1 => Q(1),
      I2 => sext_ln570_fu_998_p1(1),
      O => grp_fu_466_p1(1)
    );
\tmp_product_i_32__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln367_fu_1418_p2(0),
      I1 => Q(1),
      I2 => sext_ln570_fu_998_p1(0),
      O => grp_fu_466_p1(0)
    );
\tmp_product_i_33__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_i_35__1_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product_i_33__3_n_20\,
      CO(6) => \tmp_product_i_33__3_n_21\,
      CO(5) => \tmp_product_i_33__3_n_22\,
      CO(4) => \tmp_product_i_33__3_n_23\,
      CO(3) => \tmp_product_i_33__3_n_24\,
      CO(2) => \tmp_product_i_33__3_n_25\,
      CO(1) => \tmp_product_i_33__3_n_26\,
      CO(0) => \tmp_product_i_33__3_n_27\,
      DI(7 downto 0) => \dec_ph1_reg[31]\(22 downto 15),
      O(7 downto 0) => add_ln367_fu_1418_p2(23 downto 16),
      S(7 downto 0) => \dec_ph1_reg[23]\(7 downto 0)
    );
\tmp_product_i_35__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_i_37__1_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product_i_35__1_n_20\,
      CO(6) => \tmp_product_i_35__1_n_21\,
      CO(5) => \tmp_product_i_35__1_n_22\,
      CO(4) => \tmp_product_i_35__1_n_23\,
      CO(3) => \tmp_product_i_35__1_n_24\,
      CO(2) => \tmp_product_i_35__1_n_25\,
      CO(1) => \tmp_product_i_35__1_n_26\,
      CO(0) => \tmp_product_i_35__1_n_27\,
      DI(7 downto 6) => \dec_ph1_reg[31]\(14 downto 13),
      DI(5) => DI(0),
      DI(4 downto 0) => \^d\(12 downto 8),
      O(7 downto 0) => add_ln367_fu_1418_p2(15 downto 8),
      S(7 downto 6) => S(1 downto 0),
      S(5) => tmp_product_i_58_n_20,
      S(4) => tmp_product_i_59_n_20,
      S(3) => tmp_product_i_60_n_20,
      S(2) => tmp_product_i_61_n_20,
      S(1) => tmp_product_i_62_n_20,
      S(0) => tmp_product_i_63_n_20
    );
\tmp_product_i_37__1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \tmp_product_i_37__1_n_20\,
      CO(6) => \tmp_product_i_37__1_n_21\,
      CO(5) => \tmp_product_i_37__1_n_22\,
      CO(4) => \tmp_product_i_37__1_n_23\,
      CO(3) => \tmp_product_i_37__1_n_24\,
      CO(2) => \tmp_product_i_37__1_n_25\,
      CO(1) => \tmp_product_i_37__1_n_26\,
      CO(0) => \tmp_product_i_37__1_n_27\,
      DI(7 downto 0) => \^d\(7 downto 0),
      O(7 downto 0) => add_ln367_fu_1418_p2(7 downto 0),
      S(7) => tmp_product_i_73_n_20,
      S(6) => tmp_product_i_74_n_20,
      S(5) => tmp_product_i_75_n_20,
      S(4) => tmp_product_i_76_n_20,
      S(3) => tmp_product_i_77_n_20,
      S(2) => tmp_product_i_78_n_20,
      S(1) => tmp_product_i_79_n_20,
      S(0) => tmp_product_i_80_n_20
    );
\tmp_product_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(0),
      I1 => B(0),
      O => \tmp_product_i_3__13_n_20\
    );
tmp_product_i_58: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dec_ph1_reg[31]\(13),
      I1 => \^d\(13),
      O => tmp_product_i_58_n_20
    );
tmp_product_i_59: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(12),
      I1 => \dec_ph1_reg[31]\(12),
      O => tmp_product_i_59_n_20
    );
tmp_product_i_60: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(11),
      I1 => \dec_ph1_reg[31]\(11),
      O => tmp_product_i_60_n_20
    );
tmp_product_i_61: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(10),
      I1 => \dec_ph1_reg[31]\(10),
      O => tmp_product_i_61_n_20
    );
tmp_product_i_62: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(9),
      I1 => \dec_ph1_reg[31]\(9),
      O => tmp_product_i_62_n_20
    );
tmp_product_i_63: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(8),
      I1 => \dec_ph1_reg[31]\(8),
      O => tmp_product_i_63_n_20
    );
tmp_product_i_73: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(7),
      I1 => \dec_ph1_reg[31]\(7),
      O => tmp_product_i_73_n_20
    );
tmp_product_i_74: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(6),
      I1 => \dec_ph1_reg[31]\(6),
      O => tmp_product_i_74_n_20
    );
tmp_product_i_75: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(5),
      I1 => \dec_ph1_reg[31]\(5),
      O => tmp_product_i_75_n_20
    );
tmp_product_i_76: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(4),
      I1 => \dec_ph1_reg[31]\(4),
      O => tmp_product_i_76_n_20
    );
tmp_product_i_77: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(3),
      I1 => \dec_ph1_reg[31]\(3),
      O => tmp_product_i_77_n_20
    );
tmp_product_i_78: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(2),
      I1 => \dec_ph1_reg[31]\(2),
      O => tmp_product_i_78_n_20
    );
tmp_product_i_79: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(1),
      I1 => \dec_ph1_reg[31]\(1),
      O => tmp_product_i_79_n_20
    );
tmp_product_i_80: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(0),
      I1 => \dec_ph1_reg[31]\(0),
      O => tmp_product_i_80_n_20
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15ns_11ns_25_1_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 12 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15ns_11ns_25_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15ns_11ns_25_1_1 is
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-13 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14 downto 3) => DSP_ALU_INST(11 downto 0),
      A(2 downto 0) => B"000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000001000110100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_tmp_product_P_UNCONNECTED(47 downto 27),
      P(26) => tmp_product_n_99,
      P(25) => tmp_product_n_100,
      P(24 downto 12) => P(12 downto 0),
      P(11) => tmp_product_n_114,
      P(10) => tmp_product_n_115,
      P(9) => tmp_product_n_116,
      P(8) => tmp_product_n_117,
      P(7) => tmp_product_n_118,
      P(6) => tmp_product_n_119,
      P(5) => tmp_product_n_120,
      P(4) => tmp_product_n_121,
      P(3) => tmp_product_n_122,
      P(2) => tmp_product_n_123,
      P(1) => tmp_product_n_124,
      P(0) => tmp_product_n_125,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15ns_15ns_30_1_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mil_02_reg_1031 : out STD_LOGIC;
    \mil_fu_48_reg[0]\ : out STD_LOGIC;
    \mil_fu_48_reg[0]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \mil_fu_48_reg[1]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    detl : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[3]_i_3_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    grp_quantl_fu_440_ap_start_reg : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    mil_02_reg_103 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15ns_15ns_30_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15ns_15ns_30_1_1 is
  signal \ap_CS_fsm[3]_i_20_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_21_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_22_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_23_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_24_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_25_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_26_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_27_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_28_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_29_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_30_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_31_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_32_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_33_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_34_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_35_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2_n_21\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2_n_22\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2_n_23\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2_n_24\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2_n_25\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2_n_26\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2_n_27\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_21\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_22\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_23\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_24\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_25\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_26\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_27\ : STD_LOGIC;
  signal g0_b0_n_20 : STD_LOGIC;
  signal g0_b10_n_20 : STD_LOGIC;
  signal g0_b11_n_20 : STD_LOGIC;
  signal g0_b12_n_20 : STD_LOGIC;
  signal g0_b1_n_20 : STD_LOGIC;
  signal g0_b2_n_20 : STD_LOGIC;
  signal g0_b3_n_20 : STD_LOGIC;
  signal g0_b4_n_20 : STD_LOGIC;
  signal g0_b5_n_20 : STD_LOGIC;
  signal g0_b6_n_20 : STD_LOGIC;
  signal g0_b7_n_20 : STD_LOGIC;
  signal g0_b8_n_20 : STD_LOGIC;
  signal g0_b9_n_20 : STD_LOGIC;
  signal icmp_ln496_fu_188_p2 : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__0\ : label is "soft_lutpair411";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[3]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[3]_i_3\ : label is 11;
  attribute SOFT_HLUTNM of g0_b0 : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \g0_b0__0\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of g0_b1 : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of g0_b10 : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of g0_b11 : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \g0_b1__0\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of g0_b2 : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \g0_b2__0\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \g0_b2__1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of g0_b3 : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \g0_b3__0\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \g0_b3__1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of g0_b4 : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \g0_b4__0\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \g0_b4__1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of g0_b5 : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \g0_b5__0\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \g0_b5__0_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \g0_b5__0_i_2\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \g0_b5__0_i_3\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \g0_b5__1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of g0_b6 : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of g0_b7 : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of g0_b8 : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of g0_b9 : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \mil_02_reg_103[4]_i_2\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \mil_fu_48[4]_i_2\ : label is "soft_lutpair409";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4F000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => icmp_ln496_fu_188_p2,
      I2 => Q(0),
      I3 => grp_quantl_fu_440_ap_start_reg,
      I4 => Q(2),
      O => D(0)
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C4"
    )
        port map (
      I0 => icmp_ln496_fu_188_p2,
      I1 => Q(2),
      I2 => \ap_CS_fsm_reg[1]\,
      O => D(1)
    );
\ap_CS_fsm[3]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(14),
      I1 => tmp_product_n_96,
      I2 => \ap_CS_fsm_reg[3]_i_3_0\(15),
      O => \ap_CS_fsm[3]_i_20_n_20\
    );
\ap_CS_fsm[3]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(12),
      I1 => tmp_product_n_98,
      I2 => tmp_product_n_97,
      I3 => \ap_CS_fsm_reg[3]_i_3_0\(13),
      O => \ap_CS_fsm[3]_i_21_n_20\
    );
\ap_CS_fsm[3]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(10),
      I1 => tmp_product_n_100,
      I2 => tmp_product_n_99,
      I3 => \ap_CS_fsm_reg[3]_i_3_0\(11),
      O => \ap_CS_fsm[3]_i_22_n_20\
    );
\ap_CS_fsm[3]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(8),
      I1 => tmp_product_n_102,
      I2 => tmp_product_n_101,
      I3 => \ap_CS_fsm_reg[3]_i_3_0\(9),
      O => \ap_CS_fsm[3]_i_23_n_20\
    );
\ap_CS_fsm[3]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(6),
      I1 => tmp_product_n_104,
      I2 => tmp_product_n_103,
      I3 => \ap_CS_fsm_reg[3]_i_3_0\(7),
      O => \ap_CS_fsm[3]_i_24_n_20\
    );
\ap_CS_fsm[3]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(4),
      I1 => tmp_product_n_106,
      I2 => tmp_product_n_105,
      I3 => \ap_CS_fsm_reg[3]_i_3_0\(5),
      O => \ap_CS_fsm[3]_i_25_n_20\
    );
\ap_CS_fsm[3]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(2),
      I1 => tmp_product_n_108,
      I2 => tmp_product_n_107,
      I3 => \ap_CS_fsm_reg[3]_i_3_0\(3),
      O => \ap_CS_fsm[3]_i_26_n_20\
    );
\ap_CS_fsm[3]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(0),
      I1 => tmp_product_n_110,
      I2 => tmp_product_n_109,
      I3 => \ap_CS_fsm_reg[3]_i_3_0\(1),
      O => \ap_CS_fsm[3]_i_27_n_20\
    );
\ap_CS_fsm[3]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(14),
      I1 => tmp_product_n_96,
      I2 => \ap_CS_fsm_reg[3]_i_3_0\(15),
      O => \ap_CS_fsm[3]_i_28_n_20\
    );
\ap_CS_fsm[3]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(12),
      I1 => tmp_product_n_98,
      I2 => \ap_CS_fsm_reg[3]_i_3_0\(13),
      I3 => tmp_product_n_97,
      O => \ap_CS_fsm[3]_i_29_n_20\
    );
\ap_CS_fsm[3]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(10),
      I1 => tmp_product_n_100,
      I2 => \ap_CS_fsm_reg[3]_i_3_0\(11),
      I3 => tmp_product_n_99,
      O => \ap_CS_fsm[3]_i_30_n_20\
    );
\ap_CS_fsm[3]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(8),
      I1 => tmp_product_n_102,
      I2 => \ap_CS_fsm_reg[3]_i_3_0\(9),
      I3 => tmp_product_n_101,
      O => \ap_CS_fsm[3]_i_31_n_20\
    );
\ap_CS_fsm[3]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(6),
      I1 => tmp_product_n_104,
      I2 => \ap_CS_fsm_reg[3]_i_3_0\(7),
      I3 => tmp_product_n_103,
      O => \ap_CS_fsm[3]_i_32_n_20\
    );
\ap_CS_fsm[3]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(4),
      I1 => tmp_product_n_106,
      I2 => \ap_CS_fsm_reg[3]_i_3_0\(5),
      I3 => tmp_product_n_105,
      O => \ap_CS_fsm[3]_i_33_n_20\
    );
\ap_CS_fsm[3]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(2),
      I1 => tmp_product_n_108,
      I2 => \ap_CS_fsm_reg[3]_i_3_0\(3),
      I3 => tmp_product_n_107,
      O => \ap_CS_fsm[3]_i_34_n_20\
    );
\ap_CS_fsm[3]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(0),
      I1 => tmp_product_n_110,
      I2 => \ap_CS_fsm_reg[3]_i_3_0\(1),
      I3 => tmp_product_n_109,
      O => \ap_CS_fsm[3]_i_35_n_20\
    );
\ap_CS_fsm_reg[3]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \ap_CS_fsm_reg[3]_i_3_n_20\,
      CI_TOP => '0',
      CO(7) => icmp_ln496_fu_188_p2,
      CO(6) => \ap_CS_fsm_reg[3]_i_2_n_21\,
      CO(5) => \ap_CS_fsm_reg[3]_i_2_n_22\,
      CO(4) => \ap_CS_fsm_reg[3]_i_2_n_23\,
      CO(3) => \ap_CS_fsm_reg[3]_i_2_n_24\,
      CO(2) => \ap_CS_fsm_reg[3]_i_2_n_25\,
      CO(1) => \ap_CS_fsm_reg[3]_i_2_n_26\,
      CO(0) => \ap_CS_fsm_reg[3]_i_2_n_27\,
      DI(7 downto 0) => DI(7 downto 0),
      O(7 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => S(7 downto 0)
    );
\ap_CS_fsm_reg[3]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ap_CS_fsm_reg[3]_i_3_n_20\,
      CO(6) => \ap_CS_fsm_reg[3]_i_3_n_21\,
      CO(5) => \ap_CS_fsm_reg[3]_i_3_n_22\,
      CO(4) => \ap_CS_fsm_reg[3]_i_3_n_23\,
      CO(3) => \ap_CS_fsm_reg[3]_i_3_n_24\,
      CO(2) => \ap_CS_fsm_reg[3]_i_3_n_25\,
      CO(1) => \ap_CS_fsm_reg[3]_i_3_n_26\,
      CO(0) => \ap_CS_fsm_reg[3]_i_3_n_27\,
      DI(7) => \ap_CS_fsm[3]_i_20_n_20\,
      DI(6) => \ap_CS_fsm[3]_i_21_n_20\,
      DI(5) => \ap_CS_fsm[3]_i_22_n_20\,
      DI(4) => \ap_CS_fsm[3]_i_23_n_20\,
      DI(3) => \ap_CS_fsm[3]_i_24_n_20\,
      DI(2) => \ap_CS_fsm[3]_i_25_n_20\,
      DI(1) => \ap_CS_fsm[3]_i_26_n_20\,
      DI(0) => \ap_CS_fsm[3]_i_27_n_20\,
      O(7 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7) => \ap_CS_fsm[3]_i_28_n_20\,
      S(6) => \ap_CS_fsm[3]_i_29_n_20\,
      S(5) => \ap_CS_fsm[3]_i_30_n_20\,
      S(4) => \ap_CS_fsm[3]_i_31_n_20\,
      S(3) => \ap_CS_fsm[3]_i_32_n_20\,
      S(2) => \ap_CS_fsm[3]_i_33_n_20\,
      S(1) => \ap_CS_fsm[3]_i_34_n_20\,
      S(0) => \ap_CS_fsm[3]_i_35_n_20\
    );
g0_b0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \q0_reg[2]\(0),
      I1 => \q0_reg[2]\(1),
      I2 => \q0_reg[2]\(2),
      I3 => \q0_reg[2]\(3),
      I4 => \q0_reg[2]\(4),
      O => g0_b0_n_20
    );
\g0_b0__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15555555"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      O => \mil_fu_48_reg[0]\
    );
g0_b1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3D3C14A1"
    )
        port map (
      I0 => \q0_reg[2]\(0),
      I1 => \q0_reg[2]\(1),
      I2 => \q0_reg[2]\(2),
      I3 => \q0_reg[2]\(3),
      I4 => \q0_reg[2]\(4),
      O => g0_b1_n_20
    );
g0_b10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3387F800"
    )
        port map (
      I0 => \q0_reg[2]\(0),
      I1 => \q0_reg[2]\(1),
      I2 => \q0_reg[2]\(2),
      I3 => \q0_reg[2]\(3),
      I4 => \q0_reg[2]\(4),
      O => g0_b10_n_20
    );
g0_b11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"23F80000"
    )
        port map (
      I0 => \q0_reg[2]\(0),
      I1 => \q0_reg[2]\(1),
      I2 => \q0_reg[2]\(2),
      I3 => \q0_reg[2]\(3),
      I4 => \q0_reg[2]\(4),
      O => g0_b11_n_20
    );
g0_b12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \q0_reg[2]\(1),
      I1 => \q0_reg[2]\(2),
      I2 => \q0_reg[2]\(3),
      I3 => \q0_reg[2]\(4),
      O => g0_b12_n_20
    );
\g0_b1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => sel(1),
      I1 => sel(2),
      I2 => sel(3),
      I3 => sel(4),
      O => \mil_fu_48_reg[0]_0\(0)
    );
\g0_b1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAB"
    )
        port map (
      I0 => sel(1),
      I1 => sel(2),
      I2 => sel(3),
      I3 => sel(4),
      O => \mil_fu_48_reg[1]\(0)
    );
g0_b2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3475FB9D"
    )
        port map (
      I0 => \q0_reg[2]\(0),
      I1 => \q0_reg[2]\(1),
      I2 => \q0_reg[2]\(2),
      I3 => \q0_reg[2]\(3),
      I4 => \q0_reg[2]\(4),
      O => g0_b2_n_20
    );
\g0_b2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1999"
    )
        port map (
      I0 => sel(1),
      I1 => sel(2),
      I2 => sel(3),
      I3 => sel(4),
      O => \mil_fu_48_reg[0]_0\(1)
    );
\g0_b2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7C3C3C3F"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      O => \mil_fu_48_reg[1]\(1)
    );
g0_b3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3B86025C"
    )
        port map (
      I0 => \q0_reg[2]\(0),
      I1 => \q0_reg[2]\(1),
      I2 => \q0_reg[2]\(2),
      I3 => \q0_reg[2]\(3),
      I4 => \q0_reg[2]\(4),
      O => g0_b3_n_20
    );
\g0_b3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0787"
    )
        port map (
      I0 => sel(1),
      I1 => sel(2),
      I2 => sel(3),
      I3 => sel(4),
      O => \mil_fu_48_reg[0]_0\(2)
    );
\g0_b3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1E1F"
    )
        port map (
      I0 => sel(1),
      I1 => sel(2),
      I2 => sel(3),
      I3 => sel(4),
      O => \mil_fu_48_reg[1]\(2)
    );
g0_b4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AA77436"
    )
        port map (
      I0 => \q0_reg[2]\(0),
      I1 => \q0_reg[2]\(1),
      I2 => \q0_reg[2]\(2),
      I3 => \q0_reg[2]\(3),
      I4 => \q0_reg[2]\(4),
      O => g0_b4_n_20
    );
\g0_b4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => sel(1),
      I1 => sel(2),
      I2 => sel(3),
      I3 => sel(4),
      O => \mil_fu_48_reg[0]_0\(3)
    );
\g0_b4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => sel(1),
      I1 => sel(2),
      I2 => sel(3),
      I3 => sel(4),
      O => \mil_fu_48_reg[1]\(3)
    );
g0_b5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2E658D58"
    )
        port map (
      I0 => \q0_reg[2]\(0),
      I1 => \q0_reg[2]\(1),
      I2 => \q0_reg[2]\(2),
      I3 => \q0_reg[2]\(3),
      I4 => \q0_reg[2]\(4),
      O => g0_b5_n_20
    );
\g0_b5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      O => \mil_fu_48_reg[0]_0\(4)
    );
\g0_b5__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCACC"
    )
        port map (
      I0 => \q0_reg[2]\(0),
      I1 => mil_02_reg_103(0),
      I2 => \ap_CS_fsm_reg[1]\,
      I3 => Q(2),
      I4 => icmp_ln496_fu_188_p2,
      O => sel(0)
    );
\g0_b5__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCACC"
    )
        port map (
      I0 => \q0_reg[2]\(1),
      I1 => mil_02_reg_103(1),
      I2 => \ap_CS_fsm_reg[1]\,
      I3 => Q(2),
      I4 => icmp_ln496_fu_188_p2,
      O => sel(1)
    );
\g0_b5__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCACC"
    )
        port map (
      I0 => \q0_reg[2]\(2),
      I1 => mil_02_reg_103(2),
      I2 => \ap_CS_fsm_reg[1]\,
      I3 => Q(2),
      I4 => icmp_ln496_fu_188_p2,
      O => sel(2)
    );
\g0_b5__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCACC"
    )
        port map (
      I0 => \q0_reg[2]\(3),
      I1 => mil_02_reg_103(3),
      I2 => \ap_CS_fsm_reg[1]\,
      I3 => Q(2),
      I4 => icmp_ln496_fu_188_p2,
      O => sel(3)
    );
\g0_b5__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCACC"
    )
        port map (
      I0 => \q0_reg[2]\(4),
      I1 => mil_02_reg_103(4),
      I2 => \ap_CS_fsm_reg[1]\,
      I3 => Q(2),
      I4 => icmp_ln496_fu_188_p2,
      O => sel(4)
    );
\g0_b5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sel(1),
      I1 => sel(2),
      I2 => sel(3),
      I3 => sel(4),
      O => \mil_fu_48_reg[1]\(4)
    );
g0_b6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3B6E0335"
    )
        port map (
      I0 => \q0_reg[2]\(0),
      I1 => \q0_reg[2]\(1),
      I2 => \q0_reg[2]\(2),
      I3 => \q0_reg[2]\(3),
      I4 => \q0_reg[2]\(4),
      O => g0_b6_n_20
    );
g0_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"399D55A6"
    )
        port map (
      I0 => \q0_reg[2]\(0),
      I1 => \q0_reg[2]\(1),
      I2 => \q0_reg[2]\(2),
      I3 => \q0_reg[2]\(3),
      I4 => \q0_reg[2]\(4),
      O => g0_b7_n_20
    );
g0_b8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F566638"
    )
        port map (
      I0 => \q0_reg[2]\(0),
      I1 => \q0_reg[2]\(1),
      I2 => \q0_reg[2]\(2),
      I3 => \q0_reg[2]\(3),
      I4 => \q0_reg[2]\(4),
      O => g0_b8_n_20
    );
g0_b9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3A6787C0"
    )
        port map (
      I0 => \q0_reg[2]\(0),
      I1 => \q0_reg[2]\(1),
      I2 => \q0_reg[2]\(2),
      I3 => \q0_reg[2]\(3),
      I4 => \q0_reg[2]\(4),
      O => g0_b9_n_20
    );
\mil_02_reg_103[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => Q(2),
      I2 => icmp_ln496_fu_188_p2,
      O => mil_02_reg_1031
    );
\mil_fu_48[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => Q(2),
      I2 => icmp_ln496_fu_188_p2,
      O => E(0)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14) => g0_b12_n_20,
      A(13) => g0_b11_n_20,
      A(12) => g0_b10_n_20,
      A(11) => g0_b9_n_20,
      A(10) => g0_b8_n_20,
      A(9) => g0_b7_n_20,
      A(8) => g0_b6_n_20,
      A(7) => g0_b5_n_20,
      A(6) => g0_b4_n_20,
      A(5) => g0_b3_n_20,
      A(4) => g0_b2_n_20,
      A(3) => g0_b1_n_20,
      A(2) => g0_b0_n_20,
      A(1) => g0_b0_n_20,
      A(0) => g0_b0_n_20,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 3) => detl(11 downto 0),
      B(2 downto 0) => B"000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(1),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_tmp_product_P_UNCONNECTED(47 downto 32),
      P(31) => tmp_product_n_94,
      P(30) => tmp_product_n_95,
      P(29) => tmp_product_n_96,
      P(28) => tmp_product_n_97,
      P(27) => tmp_product_n_98,
      P(26) => tmp_product_n_99,
      P(25) => tmp_product_n_100,
      P(24) => tmp_product_n_101,
      P(23) => tmp_product_n_102,
      P(22) => tmp_product_n_103,
      P(21) => tmp_product_n_104,
      P(20) => tmp_product_n_105,
      P(19) => tmp_product_n_106,
      P(18) => tmp_product_n_107,
      P(17) => tmp_product_n_108,
      P(16) => tmp_product_n_109,
      P(15) => tmp_product_n_110,
      P(14) => tmp_product_n_111,
      P(13) => tmp_product_n_112,
      P(12) => tmp_product_n_113,
      P(11) => tmp_product_n_114,
      P(10) => tmp_product_n_115,
      P(9) => tmp_product_n_116,
      P(8) => tmp_product_n_117,
      P(7) => tmp_product_n_118,
      P(6) => tmp_product_n_119,
      P(5) => tmp_product_n_120,
      P(4) => tmp_product_n_121,
      P(3) => tmp_product_n_122,
      P(2) => tmp_product_n_123,
      P(1) => tmp_product_n_124,
      P(0) => tmp_product_n_125,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15s_32s_47_1_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_525[31]_i_10_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[1]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[1]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[1]_4\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 46 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ah2 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    al2 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DOUTADOUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rh2 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    rlt2 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_product__1\ : in STD_LOGIC_VECTOR ( 45 downto 0 );
    sext_ln244_fu_575_p1 : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15s_32s_47_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15s_32s_47_1_1 is
  signal \^p\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_fu_470_p0 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal grp_fu_470_p1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \reg_525[0]_i_10_n_20\ : STD_LOGIC;
  signal \reg_525[0]_i_11_n_20\ : STD_LOGIC;
  signal \reg_525[0]_i_12_n_20\ : STD_LOGIC;
  signal \reg_525[0]_i_13_n_20\ : STD_LOGIC;
  signal \reg_525[0]_i_14_n_20\ : STD_LOGIC;
  signal \reg_525[0]_i_15_n_20\ : STD_LOGIC;
  signal \reg_525[0]_i_16_n_20\ : STD_LOGIC;
  signal \reg_525[0]_i_17_n_20\ : STD_LOGIC;
  signal \reg_525[0]_i_18_n_20\ : STD_LOGIC;
  signal \reg_525[0]_i_3_n_20\ : STD_LOGIC;
  signal \reg_525[0]_i_4_n_20\ : STD_LOGIC;
  signal \reg_525[0]_i_5_n_20\ : STD_LOGIC;
  signal \reg_525[0]_i_6_n_20\ : STD_LOGIC;
  signal \reg_525[0]_i_7_n_20\ : STD_LOGIC;
  signal \reg_525[0]_i_8_n_20\ : STD_LOGIC;
  signal \reg_525[0]_i_9_n_20\ : STD_LOGIC;
  signal \reg_525[16]_i_2_n_20\ : STD_LOGIC;
  signal \reg_525[16]_i_3_n_20\ : STD_LOGIC;
  signal \reg_525[16]_i_4_n_20\ : STD_LOGIC;
  signal \reg_525[16]_i_5_n_20\ : STD_LOGIC;
  signal \reg_525[16]_i_6_n_20\ : STD_LOGIC;
  signal \reg_525[16]_i_7_n_20\ : STD_LOGIC;
  signal \reg_525[16]_i_8_n_20\ : STD_LOGIC;
  signal \reg_525[16]_i_9_n_20\ : STD_LOGIC;
  signal \reg_525[24]_i_2_n_20\ : STD_LOGIC;
  signal \reg_525[24]_i_3_n_20\ : STD_LOGIC;
  signal \reg_525[24]_i_4_n_20\ : STD_LOGIC;
  signal \reg_525[24]_i_5_n_20\ : STD_LOGIC;
  signal \reg_525[24]_i_6_n_20\ : STD_LOGIC;
  signal \reg_525[24]_i_7_n_20\ : STD_LOGIC;
  signal \reg_525[24]_i_8_n_20\ : STD_LOGIC;
  signal \reg_525[24]_i_9_n_20\ : STD_LOGIC;
  signal \reg_525[31]_i_10_n_20\ : STD_LOGIC;
  signal \reg_525[31]_i_5_n_20\ : STD_LOGIC;
  signal \reg_525[31]_i_6_n_20\ : STD_LOGIC;
  signal \reg_525[31]_i_7_n_20\ : STD_LOGIC;
  signal \reg_525[31]_i_8_n_20\ : STD_LOGIC;
  signal \reg_525[31]_i_9_n_20\ : STD_LOGIC;
  signal \reg_525[8]_i_2_n_20\ : STD_LOGIC;
  signal \reg_525[8]_i_3_n_20\ : STD_LOGIC;
  signal \reg_525[8]_i_4_n_20\ : STD_LOGIC;
  signal \reg_525[8]_i_5_n_20\ : STD_LOGIC;
  signal \reg_525[8]_i_6_n_20\ : STD_LOGIC;
  signal \reg_525[8]_i_7_n_20\ : STD_LOGIC;
  signal \reg_525[8]_i_8_n_20\ : STD_LOGIC;
  signal \reg_525[8]_i_9_n_20\ : STD_LOGIC;
  signal \reg_525_reg[0]_i_1_n_20\ : STD_LOGIC;
  signal \reg_525_reg[0]_i_1_n_21\ : STD_LOGIC;
  signal \reg_525_reg[0]_i_1_n_22\ : STD_LOGIC;
  signal \reg_525_reg[0]_i_1_n_23\ : STD_LOGIC;
  signal \reg_525_reg[0]_i_1_n_24\ : STD_LOGIC;
  signal \reg_525_reg[0]_i_1_n_25\ : STD_LOGIC;
  signal \reg_525_reg[0]_i_1_n_26\ : STD_LOGIC;
  signal \reg_525_reg[0]_i_1_n_27\ : STD_LOGIC;
  signal \reg_525_reg[0]_i_2_n_20\ : STD_LOGIC;
  signal \reg_525_reg[0]_i_2_n_21\ : STD_LOGIC;
  signal \reg_525_reg[0]_i_2_n_22\ : STD_LOGIC;
  signal \reg_525_reg[0]_i_2_n_23\ : STD_LOGIC;
  signal \reg_525_reg[0]_i_2_n_24\ : STD_LOGIC;
  signal \reg_525_reg[0]_i_2_n_25\ : STD_LOGIC;
  signal \reg_525_reg[0]_i_2_n_26\ : STD_LOGIC;
  signal \reg_525_reg[0]_i_2_n_27\ : STD_LOGIC;
  signal \reg_525_reg[16]_i_1_n_20\ : STD_LOGIC;
  signal \reg_525_reg[16]_i_1_n_21\ : STD_LOGIC;
  signal \reg_525_reg[16]_i_1_n_22\ : STD_LOGIC;
  signal \reg_525_reg[16]_i_1_n_23\ : STD_LOGIC;
  signal \reg_525_reg[16]_i_1_n_24\ : STD_LOGIC;
  signal \reg_525_reg[16]_i_1_n_25\ : STD_LOGIC;
  signal \reg_525_reg[16]_i_1_n_26\ : STD_LOGIC;
  signal \reg_525_reg[16]_i_1_n_27\ : STD_LOGIC;
  signal \reg_525_reg[24]_i_1_n_20\ : STD_LOGIC;
  signal \reg_525_reg[24]_i_1_n_21\ : STD_LOGIC;
  signal \reg_525_reg[24]_i_1_n_22\ : STD_LOGIC;
  signal \reg_525_reg[24]_i_1_n_23\ : STD_LOGIC;
  signal \reg_525_reg[24]_i_1_n_24\ : STD_LOGIC;
  signal \reg_525_reg[24]_i_1_n_25\ : STD_LOGIC;
  signal \reg_525_reg[24]_i_1_n_26\ : STD_LOGIC;
  signal \reg_525_reg[24]_i_1_n_27\ : STD_LOGIC;
  signal \reg_525_reg[31]_i_2_n_22\ : STD_LOGIC;
  signal \reg_525_reg[31]_i_2_n_23\ : STD_LOGIC;
  signal \reg_525_reg[31]_i_2_n_24\ : STD_LOGIC;
  signal \reg_525_reg[31]_i_2_n_25\ : STD_LOGIC;
  signal \reg_525_reg[31]_i_2_n_26\ : STD_LOGIC;
  signal \reg_525_reg[31]_i_2_n_27\ : STD_LOGIC;
  signal \reg_525_reg[8]_i_1_n_20\ : STD_LOGIC;
  signal \reg_525_reg[8]_i_1_n_21\ : STD_LOGIC;
  signal \reg_525_reg[8]_i_1_n_22\ : STD_LOGIC;
  signal \reg_525_reg[8]_i_1_n_23\ : STD_LOGIC;
  signal \reg_525_reg[8]_i_1_n_24\ : STD_LOGIC;
  signal \reg_525_reg[8]_i_1_n_25\ : STD_LOGIC;
  signal \reg_525_reg[8]_i_1_n_26\ : STD_LOGIC;
  signal \reg_525_reg[8]_i_1_n_27\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__1_0\ : STD_LOGIC_VECTOR ( 45 downto 0 );
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_169 : STD_LOGIC;
  signal tmp_product_n_170 : STD_LOGIC;
  signal tmp_product_n_171 : STD_LOGIC;
  signal tmp_product_n_172 : STD_LOGIC;
  signal tmp_product_n_173 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal \xa_1_fu_278[0]_i_10_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[0]_i_11_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[0]_i_12_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[0]_i_13_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[0]_i_14_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[0]_i_15_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[0]_i_16_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[0]_i_17_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[0]_i_2_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[0]_i_3_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[0]_i_4_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[0]_i_5_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[0]_i_6_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[0]_i_7_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[0]_i_8_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[0]_i_9_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[16]_i_10_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[16]_i_11_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[16]_i_12_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[16]_i_13_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[16]_i_14_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[16]_i_15_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[16]_i_16_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[16]_i_17_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[16]_i_2_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[16]_i_3_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[16]_i_4_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[16]_i_5_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[16]_i_6_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[16]_i_7_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[16]_i_8_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[16]_i_9_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[24]_i_10_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[24]_i_11_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[24]_i_12_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[24]_i_13_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[24]_i_14_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[24]_i_15_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[24]_i_16_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[24]_i_17_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[24]_i_2_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[24]_i_3_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[24]_i_4_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[24]_i_5_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[24]_i_6_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[24]_i_7_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[24]_i_8_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[24]_i_9_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[32]_i_10_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[32]_i_11_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[32]_i_12_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[32]_i_13_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[32]_i_14_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[32]_i_15_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[32]_i_16_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[32]_i_17_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[32]_i_2_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[32]_i_3_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[32]_i_4_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[32]_i_5_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[32]_i_6_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[32]_i_7_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[32]_i_8_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[32]_i_9_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[40]_i_10_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[40]_i_11_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[40]_i_12_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[40]_i_13_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[40]_i_14_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[40]_i_2_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[40]_i_3_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[40]_i_4_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[40]_i_5_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[40]_i_6_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[40]_i_7_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[40]_i_8_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[40]_i_9_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[8]_i_10_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[8]_i_11_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[8]_i_12_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[8]_i_13_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[8]_i_14_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[8]_i_15_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[8]_i_16_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[8]_i_17_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[8]_i_2_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[8]_i_3_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[8]_i_4_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[8]_i_5_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[8]_i_6_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[8]_i_7_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[8]_i_8_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[8]_i_9_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[0]_i_1_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[0]_i_1_n_21\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[0]_i_1_n_22\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[0]_i_1_n_23\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[0]_i_1_n_24\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[0]_i_1_n_25\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[0]_i_1_n_26\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[0]_i_1_n_27\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[16]_i_1_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[16]_i_1_n_21\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[16]_i_1_n_22\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[16]_i_1_n_23\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[16]_i_1_n_24\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[16]_i_1_n_25\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[16]_i_1_n_26\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[16]_i_1_n_27\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[24]_i_1_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[24]_i_1_n_21\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[24]_i_1_n_22\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[24]_i_1_n_23\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[24]_i_1_n_24\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[24]_i_1_n_25\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[24]_i_1_n_26\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[24]_i_1_n_27\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[32]_i_1_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[32]_i_1_n_21\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[32]_i_1_n_22\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[32]_i_1_n_23\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[32]_i_1_n_24\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[32]_i_1_n_25\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[32]_i_1_n_26\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[32]_i_1_n_27\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[40]_i_1_n_22\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[40]_i_1_n_23\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[40]_i_1_n_24\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[40]_i_1_n_25\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[40]_i_1_n_26\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[40]_i_1_n_27\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[8]_i_1_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[8]_i_1_n_21\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[8]_i_1_n_22\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[8]_i_1_n_23\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[8]_i_1_n_24\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[8]_i_1_n_25\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[8]_i_1_n_26\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[8]_i_1_n_27\ : STD_LOGIC;
  signal \NLW_reg_525_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_reg_525_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_reg_525_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_reg_525_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_xa_1_fu_278_reg[40]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_xa_1_fu_278_reg[40]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \reg_525_reg[0]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_525_reg[0]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_525_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_525_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_525_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_525_reg[8]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-13 {cell *THIS*}}";
  attribute KEEP_HIERARCHY of \tmp_product__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product_i_14__0\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \tmp_product_i_32__0\ : label is "soft_lutpair482";
begin
  P(0) <= \^p\(0);
\reg_525[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(8),
      I1 => \tmp_product__1\(8),
      O => \reg_525[0]_i_10_n_20\
    );
\reg_525[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(7),
      I1 => \tmp_product__1\(7),
      O => \reg_525[0]_i_11_n_20\
    );
\reg_525[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(6),
      I1 => \tmp_product__1\(6),
      O => \reg_525[0]_i_12_n_20\
    );
\reg_525[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(5),
      I1 => \tmp_product__1\(5),
      O => \reg_525[0]_i_13_n_20\
    );
\reg_525[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(4),
      I1 => \tmp_product__1\(4),
      O => \reg_525[0]_i_14_n_20\
    );
\reg_525[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(3),
      I1 => \tmp_product__1\(3),
      O => \reg_525[0]_i_15_n_20\
    );
\reg_525[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(2),
      I1 => \tmp_product__1\(2),
      O => \reg_525[0]_i_16_n_20\
    );
\reg_525[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(1),
      I1 => \tmp_product__1\(1),
      O => \reg_525[0]_i_17_n_20\
    );
\reg_525[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(0),
      I1 => \tmp_product__1\(0),
      O => \reg_525[0]_i_18_n_20\
    );
\reg_525[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(15),
      I1 => \tmp_product__1\(15),
      O => \reg_525[0]_i_3_n_20\
    );
\reg_525[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(14),
      I1 => \tmp_product__1\(14),
      O => \reg_525[0]_i_4_n_20\
    );
\reg_525[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(13),
      I1 => \tmp_product__1\(13),
      O => \reg_525[0]_i_5_n_20\
    );
\reg_525[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(12),
      I1 => \tmp_product__1\(12),
      O => \reg_525[0]_i_6_n_20\
    );
\reg_525[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(11),
      I1 => \tmp_product__1\(11),
      O => \reg_525[0]_i_7_n_20\
    );
\reg_525[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(10),
      I1 => \tmp_product__1\(10),
      O => \reg_525[0]_i_8_n_20\
    );
\reg_525[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(9),
      I1 => \tmp_product__1\(9),
      O => \reg_525[0]_i_9_n_20\
    );
\reg_525[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(31),
      I1 => \tmp_product__1\(31),
      O => \reg_525[16]_i_2_n_20\
    );
\reg_525[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(30),
      I1 => \tmp_product__1\(30),
      O => \reg_525[16]_i_3_n_20\
    );
\reg_525[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(29),
      I1 => \tmp_product__1\(29),
      O => \reg_525[16]_i_4_n_20\
    );
\reg_525[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(28),
      I1 => \tmp_product__1\(28),
      O => \reg_525[16]_i_5_n_20\
    );
\reg_525[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(27),
      I1 => \tmp_product__1\(27),
      O => \reg_525[16]_i_6_n_20\
    );
\reg_525[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(26),
      I1 => \tmp_product__1\(26),
      O => \reg_525[16]_i_7_n_20\
    );
\reg_525[16]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(25),
      I1 => \tmp_product__1\(25),
      O => \reg_525[16]_i_8_n_20\
    );
\reg_525[16]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(24),
      I1 => \tmp_product__1\(24),
      O => \reg_525[16]_i_9_n_20\
    );
\reg_525[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(39),
      I1 => \tmp_product__1\(39),
      O => \reg_525[24]_i_2_n_20\
    );
\reg_525[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(38),
      I1 => \tmp_product__1\(38),
      O => \reg_525[24]_i_3_n_20\
    );
\reg_525[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(37),
      I1 => \tmp_product__1\(37),
      O => \reg_525[24]_i_4_n_20\
    );
\reg_525[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(36),
      I1 => \tmp_product__1\(36),
      O => \reg_525[24]_i_5_n_20\
    );
\reg_525[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(35),
      I1 => \tmp_product__1\(35),
      O => \reg_525[24]_i_6_n_20\
    );
\reg_525[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(34),
      I1 => \tmp_product__1\(34),
      O => \reg_525[24]_i_7_n_20\
    );
\reg_525[24]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(33),
      I1 => \tmp_product__1\(33),
      O => \reg_525[24]_i_8_n_20\
    );
\reg_525[24]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(32),
      I1 => \tmp_product__1\(32),
      O => \reg_525[24]_i_9_n_20\
    );
\reg_525[31]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(40),
      I1 => \tmp_product__1\(40),
      O => \reg_525[31]_i_10_n_20\
    );
\reg_525[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(45),
      I1 => \tmp_product__1\(45),
      O => \reg_525[31]_i_5_n_20\
    );
\reg_525[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(44),
      I1 => \tmp_product__1\(44),
      O => \reg_525[31]_i_6_n_20\
    );
\reg_525[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(43),
      I1 => \tmp_product__1\(43),
      O => \reg_525[31]_i_7_n_20\
    );
\reg_525[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(42),
      I1 => \tmp_product__1\(42),
      O => \reg_525[31]_i_8_n_20\
    );
\reg_525[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(41),
      I1 => \tmp_product__1\(41),
      O => \reg_525[31]_i_9_n_20\
    );
\reg_525[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(23),
      I1 => \tmp_product__1\(23),
      O => \reg_525[8]_i_2_n_20\
    );
\reg_525[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(22),
      I1 => \tmp_product__1\(22),
      O => \reg_525[8]_i_3_n_20\
    );
\reg_525[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(21),
      I1 => \tmp_product__1\(21),
      O => \reg_525[8]_i_4_n_20\
    );
\reg_525[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(20),
      I1 => \tmp_product__1\(20),
      O => \reg_525[8]_i_5_n_20\
    );
\reg_525[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(19),
      I1 => \tmp_product__1\(19),
      O => \reg_525[8]_i_6_n_20\
    );
\reg_525[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(18),
      I1 => \tmp_product__1\(18),
      O => \reg_525[8]_i_7_n_20\
    );
\reg_525[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(17),
      I1 => \tmp_product__1\(17),
      O => \reg_525[8]_i_8_n_20\
    );
\reg_525[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(16),
      I1 => \tmp_product__1\(16),
      O => \reg_525[8]_i_9_n_20\
    );
\reg_525_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \reg_525_reg[0]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \reg_525_reg[0]_i_1_n_20\,
      CO(6) => \reg_525_reg[0]_i_1_n_21\,
      CO(5) => \reg_525_reg[0]_i_1_n_22\,
      CO(4) => \reg_525_reg[0]_i_1_n_23\,
      CO(3) => \reg_525_reg[0]_i_1_n_24\,
      CO(2) => \reg_525_reg[0]_i_1_n_25\,
      CO(1) => \reg_525_reg[0]_i_1_n_26\,
      CO(0) => \reg_525_reg[0]_i_1_n_27\,
      DI(7 downto 0) => \tmp_product__1_0\(15 downto 8),
      O(7) => \reg_525[31]_i_10_0\(0),
      O(6 downto 0) => \NLW_reg_525_reg[0]_i_1_O_UNCONNECTED\(6 downto 0),
      S(7) => \reg_525[0]_i_3_n_20\,
      S(6) => \reg_525[0]_i_4_n_20\,
      S(5) => \reg_525[0]_i_5_n_20\,
      S(4) => \reg_525[0]_i_6_n_20\,
      S(3) => \reg_525[0]_i_7_n_20\,
      S(2) => \reg_525[0]_i_8_n_20\,
      S(1) => \reg_525[0]_i_9_n_20\,
      S(0) => \reg_525[0]_i_10_n_20\
    );
\reg_525_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \reg_525_reg[0]_i_2_n_20\,
      CO(6) => \reg_525_reg[0]_i_2_n_21\,
      CO(5) => \reg_525_reg[0]_i_2_n_22\,
      CO(4) => \reg_525_reg[0]_i_2_n_23\,
      CO(3) => \reg_525_reg[0]_i_2_n_24\,
      CO(2) => \reg_525_reg[0]_i_2_n_25\,
      CO(1) => \reg_525_reg[0]_i_2_n_26\,
      CO(0) => \reg_525_reg[0]_i_2_n_27\,
      DI(7 downto 0) => \tmp_product__1_0\(7 downto 0),
      O(7 downto 0) => \NLW_reg_525_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \reg_525[0]_i_11_n_20\,
      S(6) => \reg_525[0]_i_12_n_20\,
      S(5) => \reg_525[0]_i_13_n_20\,
      S(4) => \reg_525[0]_i_14_n_20\,
      S(3) => \reg_525[0]_i_15_n_20\,
      S(2) => \reg_525[0]_i_16_n_20\,
      S(1) => \reg_525[0]_i_17_n_20\,
      S(0) => \reg_525[0]_i_18_n_20\
    );
\reg_525_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \reg_525_reg[8]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \reg_525_reg[16]_i_1_n_20\,
      CO(6) => \reg_525_reg[16]_i_1_n_21\,
      CO(5) => \reg_525_reg[16]_i_1_n_22\,
      CO(4) => \reg_525_reg[16]_i_1_n_23\,
      CO(3) => \reg_525_reg[16]_i_1_n_24\,
      CO(2) => \reg_525_reg[16]_i_1_n_25\,
      CO(1) => \reg_525_reg[16]_i_1_n_26\,
      CO(0) => \reg_525_reg[16]_i_1_n_27\,
      DI(7 downto 0) => \tmp_product__1_0\(31 downto 24),
      O(7 downto 0) => \reg_525[31]_i_10_0\(16 downto 9),
      S(7) => \reg_525[16]_i_2_n_20\,
      S(6) => \reg_525[16]_i_3_n_20\,
      S(5) => \reg_525[16]_i_4_n_20\,
      S(4) => \reg_525[16]_i_5_n_20\,
      S(3) => \reg_525[16]_i_6_n_20\,
      S(2) => \reg_525[16]_i_7_n_20\,
      S(1) => \reg_525[16]_i_8_n_20\,
      S(0) => \reg_525[16]_i_9_n_20\
    );
\reg_525_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \reg_525_reg[16]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \reg_525_reg[24]_i_1_n_20\,
      CO(6) => \reg_525_reg[24]_i_1_n_21\,
      CO(5) => \reg_525_reg[24]_i_1_n_22\,
      CO(4) => \reg_525_reg[24]_i_1_n_23\,
      CO(3) => \reg_525_reg[24]_i_1_n_24\,
      CO(2) => \reg_525_reg[24]_i_1_n_25\,
      CO(1) => \reg_525_reg[24]_i_1_n_26\,
      CO(0) => \reg_525_reg[24]_i_1_n_27\,
      DI(7 downto 0) => \tmp_product__1_0\(39 downto 32),
      O(7 downto 0) => \reg_525[31]_i_10_0\(24 downto 17),
      S(7) => \reg_525[24]_i_2_n_20\,
      S(6) => \reg_525[24]_i_3_n_20\,
      S(5) => \reg_525[24]_i_4_n_20\,
      S(4) => \reg_525[24]_i_5_n_20\,
      S(3) => \reg_525[24]_i_6_n_20\,
      S(2) => \reg_525[24]_i_7_n_20\,
      S(1) => \reg_525[24]_i_8_n_20\,
      S(0) => \reg_525[24]_i_9_n_20\
    );
\reg_525_reg[31]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \reg_525_reg[24]_i_1_n_20\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_reg_525_reg[31]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \reg_525_reg[31]_i_2_n_22\,
      CO(4) => \reg_525_reg[31]_i_2_n_23\,
      CO(3) => \reg_525_reg[31]_i_2_n_24\,
      CO(2) => \reg_525_reg[31]_i_2_n_25\,
      CO(1) => \reg_525_reg[31]_i_2_n_26\,
      CO(0) => \reg_525_reg[31]_i_2_n_27\,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => \tmp_product__1_0\(45 downto 40),
      O(7) => \NLW_reg_525_reg[31]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => \reg_525[31]_i_10_0\(31 downto 25),
      S(7) => '0',
      S(6) => S(0),
      S(5) => \reg_525[31]_i_5_n_20\,
      S(4) => \reg_525[31]_i_6_n_20\,
      S(3) => \reg_525[31]_i_7_n_20\,
      S(2) => \reg_525[31]_i_8_n_20\,
      S(1) => \reg_525[31]_i_9_n_20\,
      S(0) => \reg_525[31]_i_10_n_20\
    );
\reg_525_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \reg_525_reg[0]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \reg_525_reg[8]_i_1_n_20\,
      CO(6) => \reg_525_reg[8]_i_1_n_21\,
      CO(5) => \reg_525_reg[8]_i_1_n_22\,
      CO(4) => \reg_525_reg[8]_i_1_n_23\,
      CO(3) => \reg_525_reg[8]_i_1_n_24\,
      CO(2) => \reg_525_reg[8]_i_1_n_25\,
      CO(1) => \reg_525_reg[8]_i_1_n_26\,
      CO(0) => \reg_525_reg[8]_i_1_n_27\,
      DI(7 downto 0) => \tmp_product__1_0\(23 downto 16),
      O(7 downto 0) => \reg_525[31]_i_10_0\(8 downto 1),
      S(7) => \reg_525[8]_i_2_n_20\,
      S(6) => \reg_525[8]_i_3_n_20\,
      S(5) => \reg_525[8]_i_4_n_20\,
      S(4) => \reg_525[8]_i_5_n_20\,
      S(3) => \reg_525[8]_i_6_n_20\,
      S(2) => \reg_525[8]_i_7_n_20\,
      S(1) => \reg_525[8]_i_8_n_20\,
      S(0) => \reg_525[8]_i_9_n_20\
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => grp_fu_470_p1(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => grp_fu_470_p0(14),
      B(16) => grp_fu_470_p0(14),
      B(15) => grp_fu_470_p0(14),
      B(14 downto 0) => grp_fu_470_p0(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_78,
      P(46) => tmp_product_n_79,
      P(45) => tmp_product_n_80,
      P(44) => tmp_product_n_81,
      P(43) => tmp_product_n_82,
      P(42) => tmp_product_n_83,
      P(41) => tmp_product_n_84,
      P(40) => tmp_product_n_85,
      P(39) => tmp_product_n_86,
      P(38) => tmp_product_n_87,
      P(37) => tmp_product_n_88,
      P(36) => tmp_product_n_89,
      P(35) => tmp_product_n_90,
      P(34) => tmp_product_n_91,
      P(33) => tmp_product_n_92,
      P(32) => tmp_product_n_93,
      P(31) => tmp_product_n_94,
      P(30) => tmp_product_n_95,
      P(29) => tmp_product_n_96,
      P(28) => tmp_product_n_97,
      P(27) => tmp_product_n_98,
      P(26) => tmp_product_n_99,
      P(25) => tmp_product_n_100,
      P(24) => tmp_product_n_101,
      P(23) => tmp_product_n_102,
      P(22) => tmp_product_n_103,
      P(21) => tmp_product_n_104,
      P(20) => tmp_product_n_105,
      P(19) => tmp_product_n_106,
      P(18) => tmp_product_n_107,
      P(17) => tmp_product_n_108,
      P(16 downto 0) => \tmp_product__1_0\(16 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_126,
      PCOUT(46) => tmp_product_n_127,
      PCOUT(45) => tmp_product_n_128,
      PCOUT(44) => tmp_product_n_129,
      PCOUT(43) => tmp_product_n_130,
      PCOUT(42) => tmp_product_n_131,
      PCOUT(41) => tmp_product_n_132,
      PCOUT(40) => tmp_product_n_133,
      PCOUT(39) => tmp_product_n_134,
      PCOUT(38) => tmp_product_n_135,
      PCOUT(37) => tmp_product_n_136,
      PCOUT(36) => tmp_product_n_137,
      PCOUT(35) => tmp_product_n_138,
      PCOUT(34) => tmp_product_n_139,
      PCOUT(33) => tmp_product_n_140,
      PCOUT(32) => tmp_product_n_141,
      PCOUT(31) => tmp_product_n_142,
      PCOUT(30) => tmp_product_n_143,
      PCOUT(29) => tmp_product_n_144,
      PCOUT(28) => tmp_product_n_145,
      PCOUT(27) => tmp_product_n_146,
      PCOUT(26) => tmp_product_n_147,
      PCOUT(25) => tmp_product_n_148,
      PCOUT(24) => tmp_product_n_149,
      PCOUT(23) => tmp_product_n_150,
      PCOUT(22) => tmp_product_n_151,
      PCOUT(21) => tmp_product_n_152,
      PCOUT(20) => tmp_product_n_153,
      PCOUT(19) => tmp_product_n_154,
      PCOUT(18) => tmp_product_n_155,
      PCOUT(17) => tmp_product_n_156,
      PCOUT(16) => tmp_product_n_157,
      PCOUT(15) => tmp_product_n_158,
      PCOUT(14) => tmp_product_n_159,
      PCOUT(13) => tmp_product_n_160,
      PCOUT(12) => tmp_product_n_161,
      PCOUT(11) => tmp_product_n_162,
      PCOUT(10) => tmp_product_n_163,
      PCOUT(9) => tmp_product_n_164,
      PCOUT(8) => tmp_product_n_165,
      PCOUT(7) => tmp_product_n_166,
      PCOUT(6) => tmp_product_n_167,
      PCOUT(5) => tmp_product_n_168,
      PCOUT(4) => tmp_product_n_169,
      PCOUT(3) => tmp_product_n_170,
      PCOUT(2) => tmp_product_n_171,
      PCOUT(1) => tmp_product_n_172,
      PCOUT(0) => tmp_product_n_173,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => grp_fu_470_p0(14),
      A(28) => grp_fu_470_p0(14),
      A(27) => grp_fu_470_p0(14),
      A(26) => grp_fu_470_p0(14),
      A(25) => grp_fu_470_p0(14),
      A(24) => grp_fu_470_p0(14),
      A(23) => grp_fu_470_p0(14),
      A(22) => grp_fu_470_p0(14),
      A(21) => grp_fu_470_p0(14),
      A(20) => grp_fu_470_p0(14),
      A(19) => grp_fu_470_p0(14),
      A(18) => grp_fu_470_p0(14),
      A(17) => grp_fu_470_p0(14),
      A(16) => grp_fu_470_p0(14),
      A(15) => grp_fu_470_p0(14),
      A(14 downto 0) => grp_fu_470_p0(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => grp_fu_470_p1(31),
      B(16) => grp_fu_470_p1(31),
      B(15) => grp_fu_470_p1(31),
      B(14 downto 0) => grp_fu_470_p1(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_78\,
      P(46) => \tmp_product__0_n_79\,
      P(45) => \tmp_product__0_n_80\,
      P(44) => \tmp_product__0_n_81\,
      P(43) => \tmp_product__0_n_82\,
      P(42) => \tmp_product__0_n_83\,
      P(41) => \tmp_product__0_n_84\,
      P(40) => \tmp_product__0_n_85\,
      P(39) => \tmp_product__0_n_86\,
      P(38) => \tmp_product__0_n_87\,
      P(37) => \tmp_product__0_n_88\,
      P(36) => \tmp_product__0_n_89\,
      P(35) => \tmp_product__0_n_90\,
      P(34) => \tmp_product__0_n_91\,
      P(33) => \tmp_product__0_n_92\,
      P(32) => \tmp_product__0_n_93\,
      P(31) => \tmp_product__0_n_94\,
      P(30) => \tmp_product__0_n_95\,
      P(29) => \^p\(0),
      P(28 downto 0) => \tmp_product__1_0\(45 downto 17),
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_126,
      PCIN(46) => tmp_product_n_127,
      PCIN(45) => tmp_product_n_128,
      PCIN(44) => tmp_product_n_129,
      PCIN(43) => tmp_product_n_130,
      PCIN(42) => tmp_product_n_131,
      PCIN(41) => tmp_product_n_132,
      PCIN(40) => tmp_product_n_133,
      PCIN(39) => tmp_product_n_134,
      PCIN(38) => tmp_product_n_135,
      PCIN(37) => tmp_product_n_136,
      PCIN(36) => tmp_product_n_137,
      PCIN(35) => tmp_product_n_138,
      PCIN(34) => tmp_product_n_139,
      PCIN(33) => tmp_product_n_140,
      PCIN(32) => tmp_product_n_141,
      PCIN(31) => tmp_product_n_142,
      PCIN(30) => tmp_product_n_143,
      PCIN(29) => tmp_product_n_144,
      PCIN(28) => tmp_product_n_145,
      PCIN(27) => tmp_product_n_146,
      PCIN(26) => tmp_product_n_147,
      PCIN(25) => tmp_product_n_148,
      PCIN(24) => tmp_product_n_149,
      PCIN(23) => tmp_product_n_150,
      PCIN(22) => tmp_product_n_151,
      PCIN(21) => tmp_product_n_152,
      PCIN(20) => tmp_product_n_153,
      PCIN(19) => tmp_product_n_154,
      PCIN(18) => tmp_product_n_155,
      PCIN(17) => tmp_product_n_156,
      PCIN(16) => tmp_product_n_157,
      PCIN(15) => tmp_product_n_158,
      PCIN(14) => tmp_product_n_159,
      PCIN(13) => tmp_product_n_160,
      PCIN(12) => tmp_product_n_161,
      PCIN(11) => tmp_product_n_162,
      PCIN(10) => tmp_product_n_163,
      PCIN(9) => tmp_product_n_164,
      PCIN(8) => tmp_product_n_165,
      PCIN(7) => tmp_product_n_166,
      PCIN(6) => tmp_product_n_167,
      PCIN(5) => tmp_product_n_168,
      PCIN(4) => tmp_product_n_169,
      PCIN(3) => tmp_product_n_170,
      PCIN(2) => tmp_product_n_171,
      PCIN(1) => tmp_product_n_172,
      PCIN(0) => tmp_product_n_173,
      PCOUT(47 downto 0) => \NLW_tmp_product__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product__0_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rh2(21),
      I1 => Q(2),
      I2 => rlt2(21),
      I3 => Q(1),
      I4 => DOUTADOUT(22),
      O => grp_fu_470_p1(22)
    );
\tmp_product__0_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rh2(20),
      I1 => Q(2),
      I2 => rlt2(20),
      I3 => Q(1),
      I4 => DOUTADOUT(21),
      O => grp_fu_470_p1(21)
    );
\tmp_product__0_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rh2(19),
      I1 => Q(2),
      I2 => rlt2(19),
      I3 => Q(1),
      I4 => DOUTADOUT(20),
      O => grp_fu_470_p1(20)
    );
\tmp_product__0_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rh2(18),
      I1 => Q(2),
      I2 => rlt2(18),
      I3 => Q(1),
      I4 => DOUTADOUT(19),
      O => grp_fu_470_p1(19)
    );
\tmp_product__0_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rh2(17),
      I1 => Q(2),
      I2 => rlt2(17),
      I3 => Q(1),
      I4 => DOUTADOUT(18),
      O => grp_fu_470_p1(18)
    );
\tmp_product__0_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rh2(16),
      I1 => Q(2),
      I2 => rlt2(16),
      I3 => Q(1),
      I4 => DOUTADOUT(17),
      O => grp_fu_470_p1(17)
    );
\tmp_product__0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rh2(30),
      I1 => Q(2),
      I2 => rlt2(30),
      I3 => Q(1),
      I4 => DOUTADOUT(31),
      O => grp_fu_470_p1(31)
    );
\tmp_product__0_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rh2(29),
      I1 => Q(2),
      I2 => rlt2(29),
      I3 => Q(1),
      I4 => DOUTADOUT(30),
      O => grp_fu_470_p1(30)
    );
\tmp_product__0_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rh2(28),
      I1 => Q(2),
      I2 => rlt2(28),
      I3 => Q(1),
      I4 => DOUTADOUT(29),
      O => grp_fu_470_p1(29)
    );
\tmp_product__0_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rh2(27),
      I1 => Q(2),
      I2 => rlt2(27),
      I3 => Q(1),
      I4 => DOUTADOUT(28),
      O => grp_fu_470_p1(28)
    );
\tmp_product__0_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rh2(26),
      I1 => Q(2),
      I2 => rlt2(26),
      I3 => Q(1),
      I4 => DOUTADOUT(27),
      O => grp_fu_470_p1(27)
    );
\tmp_product__0_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rh2(25),
      I1 => Q(2),
      I2 => rlt2(25),
      I3 => Q(1),
      I4 => DOUTADOUT(26),
      O => grp_fu_470_p1(26)
    );
\tmp_product__0_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rh2(24),
      I1 => Q(2),
      I2 => rlt2(24),
      I3 => Q(1),
      I4 => DOUTADOUT(25),
      O => grp_fu_470_p1(25)
    );
\tmp_product__0_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rh2(23),
      I1 => Q(2),
      I2 => rlt2(23),
      I3 => Q(1),
      I4 => DOUTADOUT(24),
      O => grp_fu_470_p1(24)
    );
\tmp_product__0_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rh2(22),
      I1 => Q(2),
      I2 => rlt2(22),
      I3 => Q(1),
      I4 => DOUTADOUT(23),
      O => grp_fu_470_p1(23)
    );
\tmp_product_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ah2(5),
      I1 => Q(2),
      I2 => al2(5),
      I3 => Q(1),
      I4 => DSP_A_B_DATA_INST(3),
      O => grp_fu_470_p0(5)
    );
\tmp_product_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ah2(4),
      I1 => Q(2),
      I2 => al2(4),
      I3 => Q(1),
      I4 => DSP_A_B_DATA_INST(2),
      O => grp_fu_470_p0(4)
    );
\tmp_product_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ah2(3),
      I1 => Q(2),
      I2 => al2(3),
      I3 => Q(1),
      I4 => DSP_A_B_DATA_INST(1),
      O => grp_fu_470_p0(3)
    );
\tmp_product_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ah2(2),
      I1 => Q(2),
      I2 => al2(2),
      I3 => Q(1),
      I4 => DSP_A_B_DATA_INST(0),
      O => grp_fu_470_p0(2)
    );
\tmp_product_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => Q(1),
      I1 => al2(1),
      I2 => Q(2),
      I3 => ah2(1),
      O => grp_fu_470_p0(1)
    );
\tmp_product_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => Q(1),
      I1 => al2(0),
      I2 => Q(2),
      I3 => ah2(0),
      O => grp_fu_470_p0(0)
    );
\tmp_product_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rh2(15),
      I1 => Q(2),
      I2 => rlt2(15),
      I3 => Q(1),
      I4 => DOUTADOUT(16),
      O => grp_fu_470_p1(16)
    );
\tmp_product_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rh2(14),
      I1 => Q(2),
      I2 => rlt2(14),
      I3 => Q(1),
      I4 => DOUTADOUT(15),
      O => grp_fu_470_p1(15)
    );
\tmp_product_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rh2(13),
      I1 => Q(2),
      I2 => rlt2(13),
      I3 => Q(1),
      I4 => DOUTADOUT(14),
      O => grp_fu_470_p1(14)
    );
\tmp_product_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rh2(12),
      I1 => Q(2),
      I2 => rlt2(12),
      I3 => Q(1),
      I4 => DOUTADOUT(13),
      O => grp_fu_470_p1(13)
    );
\tmp_product_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ah2(14),
      I1 => Q(2),
      I2 => al2(14),
      I3 => Q(1),
      I4 => DSP_A_B_DATA_INST(11),
      O => grp_fu_470_p0(14)
    );
\tmp_product_i_20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rh2(11),
      I1 => Q(2),
      I2 => rlt2(11),
      I3 => Q(1),
      I4 => DOUTADOUT(12),
      O => grp_fu_470_p1(12)
    );
\tmp_product_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rh2(10),
      I1 => Q(2),
      I2 => rlt2(10),
      I3 => Q(1),
      I4 => DOUTADOUT(11),
      O => grp_fu_470_p1(11)
    );
\tmp_product_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rh2(9),
      I1 => Q(2),
      I2 => rlt2(9),
      I3 => Q(1),
      I4 => DOUTADOUT(10),
      O => grp_fu_470_p1(10)
    );
\tmp_product_i_23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rh2(8),
      I1 => Q(2),
      I2 => rlt2(8),
      I3 => Q(1),
      I4 => DOUTADOUT(9),
      O => grp_fu_470_p1(9)
    );
\tmp_product_i_24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rh2(7),
      I1 => Q(2),
      I2 => rlt2(7),
      I3 => Q(1),
      I4 => DOUTADOUT(8),
      O => grp_fu_470_p1(8)
    );
\tmp_product_i_25__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rh2(6),
      I1 => Q(2),
      I2 => rlt2(6),
      I3 => Q(1),
      I4 => DOUTADOUT(7),
      O => grp_fu_470_p1(7)
    );
\tmp_product_i_26__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rh2(5),
      I1 => Q(2),
      I2 => rlt2(5),
      I3 => Q(1),
      I4 => DOUTADOUT(6),
      O => grp_fu_470_p1(6)
    );
\tmp_product_i_27__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rh2(4),
      I1 => Q(2),
      I2 => rlt2(4),
      I3 => Q(1),
      I4 => DOUTADOUT(5),
      O => grp_fu_470_p1(5)
    );
\tmp_product_i_28__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rh2(3),
      I1 => Q(2),
      I2 => rlt2(3),
      I3 => Q(1),
      I4 => DOUTADOUT(4),
      O => grp_fu_470_p1(4)
    );
\tmp_product_i_29__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rh2(2),
      I1 => Q(2),
      I2 => rlt2(2),
      I3 => Q(1),
      I4 => DOUTADOUT(3),
      O => grp_fu_470_p1(3)
    );
\tmp_product_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ah2(13),
      I1 => Q(2),
      I2 => al2(13),
      I3 => Q(1),
      I4 => DSP_A_B_DATA_INST(10),
      O => grp_fu_470_p0(13)
    );
\tmp_product_i_30__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rh2(1),
      I1 => Q(2),
      I2 => rlt2(1),
      I3 => Q(1),
      I4 => DOUTADOUT(2),
      O => grp_fu_470_p1(2)
    );
\tmp_product_i_31__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rh2(0),
      I1 => Q(2),
      I2 => rlt2(0),
      I3 => Q(1),
      I4 => DOUTADOUT(1),
      O => grp_fu_470_p1(1)
    );
\tmp_product_i_32__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => DOUTADOUT(0),
      I1 => Q(2),
      I2 => Q(1),
      O => grp_fu_470_p1(0)
    );
\tmp_product_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ah2(12),
      I1 => Q(2),
      I2 => al2(12),
      I3 => Q(1),
      I4 => DSP_A_B_DATA_INST(10),
      O => grp_fu_470_p0(12)
    );
\tmp_product_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ah2(11),
      I1 => Q(2),
      I2 => al2(11),
      I3 => Q(1),
      I4 => DSP_A_B_DATA_INST(9),
      O => grp_fu_470_p0(11)
    );
\tmp_product_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ah2(10),
      I1 => Q(2),
      I2 => al2(10),
      I3 => Q(1),
      I4 => DSP_A_B_DATA_INST(8),
      O => grp_fu_470_p0(10)
    );
\tmp_product_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ah2(9),
      I1 => Q(2),
      I2 => al2(9),
      I3 => Q(1),
      I4 => DSP_A_B_DATA_INST(7),
      O => grp_fu_470_p0(9)
    );
\tmp_product_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ah2(8),
      I1 => Q(2),
      I2 => al2(8),
      I3 => Q(1),
      I4 => DSP_A_B_DATA_INST(6),
      O => grp_fu_470_p0(8)
    );
\tmp_product_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ah2(7),
      I1 => Q(2),
      I2 => al2(7),
      I3 => Q(1),
      I4 => DSP_A_B_DATA_INST(5),
      O => grp_fu_470_p0(7)
    );
\tmp_product_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ah2(6),
      I1 => Q(2),
      I2 => al2(6),
      I3 => Q(1),
      I4 => DSP_A_B_DATA_INST(4),
      O => grp_fu_470_p0(6)
    );
\xa_1_fu_278[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(7),
      I1 => D(7),
      I2 => Q(0),
      I3 => sext_ln244_fu_575_p1(5),
      O => \xa_1_fu_278[0]_i_10_n_20\
    );
\xa_1_fu_278[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(6),
      I1 => D(6),
      I2 => Q(0),
      I3 => sext_ln244_fu_575_p1(4),
      O => \xa_1_fu_278[0]_i_11_n_20\
    );
\xa_1_fu_278[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(5),
      I1 => D(5),
      I2 => Q(0),
      I3 => sext_ln244_fu_575_p1(3),
      O => \xa_1_fu_278[0]_i_12_n_20\
    );
\xa_1_fu_278[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(4),
      I1 => D(4),
      I2 => Q(0),
      I3 => sext_ln244_fu_575_p1(2),
      O => \xa_1_fu_278[0]_i_13_n_20\
    );
\xa_1_fu_278[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(3),
      I1 => D(3),
      I2 => Q(0),
      I3 => sext_ln244_fu_575_p1(1),
      O => \xa_1_fu_278[0]_i_14_n_20\
    );
\xa_1_fu_278[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(2),
      I1 => D(2),
      I2 => Q(0),
      I3 => sext_ln244_fu_575_p1(0),
      O => \xa_1_fu_278[0]_i_15_n_20\
    );
\xa_1_fu_278[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \tmp_product__1_0\(1),
      I1 => Q(0),
      I2 => D(1),
      O => \xa_1_fu_278[0]_i_16_n_20\
    );
\xa_1_fu_278[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \tmp_product__1_0\(0),
      I1 => Q(0),
      I2 => D(0),
      O => \xa_1_fu_278[0]_i_17_n_20\
    );
\xa_1_fu_278[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(7),
      I1 => Q(0),
      O => \xa_1_fu_278[0]_i_2_n_20\
    );
\xa_1_fu_278[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(6),
      I1 => Q(0),
      O => \xa_1_fu_278[0]_i_3_n_20\
    );
\xa_1_fu_278[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(5),
      I1 => Q(0),
      O => \xa_1_fu_278[0]_i_4_n_20\
    );
\xa_1_fu_278[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(4),
      I1 => Q(0),
      O => \xa_1_fu_278[0]_i_5_n_20\
    );
\xa_1_fu_278[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(3),
      I1 => Q(0),
      O => \xa_1_fu_278[0]_i_6_n_20\
    );
\xa_1_fu_278[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(2),
      I1 => Q(0),
      O => \xa_1_fu_278[0]_i_7_n_20\
    );
\xa_1_fu_278[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(1),
      I1 => Q(0),
      O => \xa_1_fu_278[0]_i_8_n_20\
    );
\xa_1_fu_278[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(0),
      I1 => Q(0),
      O => \xa_1_fu_278[0]_i_9_n_20\
    );
\xa_1_fu_278[16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(23),
      I1 => D(23),
      I2 => Q(0),
      I3 => sext_ln244_fu_575_p1(21),
      O => \xa_1_fu_278[16]_i_10_n_20\
    );
\xa_1_fu_278[16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(22),
      I1 => D(22),
      I2 => Q(0),
      I3 => sext_ln244_fu_575_p1(20),
      O => \xa_1_fu_278[16]_i_11_n_20\
    );
\xa_1_fu_278[16]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(21),
      I1 => D(21),
      I2 => Q(0),
      I3 => sext_ln244_fu_575_p1(19),
      O => \xa_1_fu_278[16]_i_12_n_20\
    );
\xa_1_fu_278[16]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(20),
      I1 => D(20),
      I2 => Q(0),
      I3 => sext_ln244_fu_575_p1(18),
      O => \xa_1_fu_278[16]_i_13_n_20\
    );
\xa_1_fu_278[16]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(19),
      I1 => D(19),
      I2 => Q(0),
      I3 => sext_ln244_fu_575_p1(17),
      O => \xa_1_fu_278[16]_i_14_n_20\
    );
\xa_1_fu_278[16]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(18),
      I1 => D(18),
      I2 => Q(0),
      I3 => sext_ln244_fu_575_p1(16),
      O => \xa_1_fu_278[16]_i_15_n_20\
    );
\xa_1_fu_278[16]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(17),
      I1 => D(17),
      I2 => Q(0),
      I3 => sext_ln244_fu_575_p1(15),
      O => \xa_1_fu_278[16]_i_16_n_20\
    );
\xa_1_fu_278[16]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(16),
      I1 => D(16),
      I2 => Q(0),
      I3 => sext_ln244_fu_575_p1(14),
      O => \xa_1_fu_278[16]_i_17_n_20\
    );
\xa_1_fu_278[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(23),
      I1 => Q(0),
      O => \xa_1_fu_278[16]_i_2_n_20\
    );
\xa_1_fu_278[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(22),
      I1 => Q(0),
      O => \xa_1_fu_278[16]_i_3_n_20\
    );
\xa_1_fu_278[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(21),
      I1 => Q(0),
      O => \xa_1_fu_278[16]_i_4_n_20\
    );
\xa_1_fu_278[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(20),
      I1 => Q(0),
      O => \xa_1_fu_278[16]_i_5_n_20\
    );
\xa_1_fu_278[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(19),
      I1 => Q(0),
      O => \xa_1_fu_278[16]_i_6_n_20\
    );
\xa_1_fu_278[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(18),
      I1 => Q(0),
      O => \xa_1_fu_278[16]_i_7_n_20\
    );
\xa_1_fu_278[16]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(17),
      I1 => Q(0),
      O => \xa_1_fu_278[16]_i_8_n_20\
    );
\xa_1_fu_278[16]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(16),
      I1 => Q(0),
      O => \xa_1_fu_278[16]_i_9_n_20\
    );
\xa_1_fu_278[24]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(31),
      I1 => D(31),
      I2 => Q(0),
      I3 => sext_ln244_fu_575_p1(29),
      O => \xa_1_fu_278[24]_i_10_n_20\
    );
\xa_1_fu_278[24]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(30),
      I1 => D(30),
      I2 => Q(0),
      I3 => sext_ln244_fu_575_p1(28),
      O => \xa_1_fu_278[24]_i_11_n_20\
    );
\xa_1_fu_278[24]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(29),
      I1 => D(29),
      I2 => Q(0),
      I3 => sext_ln244_fu_575_p1(27),
      O => \xa_1_fu_278[24]_i_12_n_20\
    );
\xa_1_fu_278[24]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(28),
      I1 => D(28),
      I2 => Q(0),
      I3 => sext_ln244_fu_575_p1(26),
      O => \xa_1_fu_278[24]_i_13_n_20\
    );
\xa_1_fu_278[24]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(27),
      I1 => D(27),
      I2 => Q(0),
      I3 => sext_ln244_fu_575_p1(25),
      O => \xa_1_fu_278[24]_i_14_n_20\
    );
\xa_1_fu_278[24]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(26),
      I1 => D(26),
      I2 => Q(0),
      I3 => sext_ln244_fu_575_p1(24),
      O => \xa_1_fu_278[24]_i_15_n_20\
    );
\xa_1_fu_278[24]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(25),
      I1 => D(25),
      I2 => Q(0),
      I3 => sext_ln244_fu_575_p1(23),
      O => \xa_1_fu_278[24]_i_16_n_20\
    );
\xa_1_fu_278[24]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(24),
      I1 => D(24),
      I2 => Q(0),
      I3 => sext_ln244_fu_575_p1(22),
      O => \xa_1_fu_278[24]_i_17_n_20\
    );
\xa_1_fu_278[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(31),
      I1 => Q(0),
      O => \xa_1_fu_278[24]_i_2_n_20\
    );
\xa_1_fu_278[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(30),
      I1 => Q(0),
      O => \xa_1_fu_278[24]_i_3_n_20\
    );
\xa_1_fu_278[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(29),
      I1 => Q(0),
      O => \xa_1_fu_278[24]_i_4_n_20\
    );
\xa_1_fu_278[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(28),
      I1 => Q(0),
      O => \xa_1_fu_278[24]_i_5_n_20\
    );
\xa_1_fu_278[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(27),
      I1 => Q(0),
      O => \xa_1_fu_278[24]_i_6_n_20\
    );
\xa_1_fu_278[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(26),
      I1 => Q(0),
      O => \xa_1_fu_278[24]_i_7_n_20\
    );
\xa_1_fu_278[24]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(25),
      I1 => Q(0),
      O => \xa_1_fu_278[24]_i_8_n_20\
    );
\xa_1_fu_278[24]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(24),
      I1 => Q(0),
      O => \xa_1_fu_278[24]_i_9_n_20\
    );
\xa_1_fu_278[32]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(39),
      I1 => D(39),
      I2 => Q(0),
      I3 => O(3),
      O => \xa_1_fu_278[32]_i_10_n_20\
    );
\xa_1_fu_278[32]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(38),
      I1 => D(38),
      I2 => Q(0),
      I3 => O(3),
      O => \xa_1_fu_278[32]_i_11_n_20\
    );
\xa_1_fu_278[32]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(37),
      I1 => D(37),
      I2 => Q(0),
      I3 => O(3),
      O => \xa_1_fu_278[32]_i_12_n_20\
    );
\xa_1_fu_278[32]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(36),
      I1 => D(36),
      I2 => Q(0),
      I3 => O(3),
      O => \xa_1_fu_278[32]_i_13_n_20\
    );
\xa_1_fu_278[32]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(35),
      I1 => D(35),
      I2 => Q(0),
      I3 => O(2),
      O => \xa_1_fu_278[32]_i_14_n_20\
    );
\xa_1_fu_278[32]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(34),
      I1 => D(34),
      I2 => Q(0),
      I3 => O(1),
      O => \xa_1_fu_278[32]_i_15_n_20\
    );
\xa_1_fu_278[32]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(33),
      I1 => D(33),
      I2 => Q(0),
      I3 => O(0),
      O => \xa_1_fu_278[32]_i_16_n_20\
    );
\xa_1_fu_278[32]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(32),
      I1 => D(32),
      I2 => Q(0),
      I3 => sext_ln244_fu_575_p1(30),
      O => \xa_1_fu_278[32]_i_17_n_20\
    );
\xa_1_fu_278[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(39),
      I1 => Q(0),
      O => \xa_1_fu_278[32]_i_2_n_20\
    );
\xa_1_fu_278[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(38),
      I1 => Q(0),
      O => \xa_1_fu_278[32]_i_3_n_20\
    );
\xa_1_fu_278[32]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(37),
      I1 => Q(0),
      O => \xa_1_fu_278[32]_i_4_n_20\
    );
\xa_1_fu_278[32]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(36),
      I1 => Q(0),
      O => \xa_1_fu_278[32]_i_5_n_20\
    );
\xa_1_fu_278[32]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(35),
      I1 => Q(0),
      O => \xa_1_fu_278[32]_i_6_n_20\
    );
\xa_1_fu_278[32]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(34),
      I1 => Q(0),
      O => \xa_1_fu_278[32]_i_7_n_20\
    );
\xa_1_fu_278[32]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(33),
      I1 => Q(0),
      O => \xa_1_fu_278[32]_i_8_n_20\
    );
\xa_1_fu_278[32]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(32),
      I1 => Q(0),
      O => \xa_1_fu_278[32]_i_9_n_20\
    );
\xa_1_fu_278[40]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(44),
      I1 => D(44),
      I2 => Q(0),
      I3 => O(3),
      O => \xa_1_fu_278[40]_i_10_n_20\
    );
\xa_1_fu_278[40]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(43),
      I1 => D(43),
      I2 => Q(0),
      I3 => O(3),
      O => \xa_1_fu_278[40]_i_11_n_20\
    );
\xa_1_fu_278[40]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(42),
      I1 => D(42),
      I2 => Q(0),
      I3 => O(3),
      O => \xa_1_fu_278[40]_i_12_n_20\
    );
\xa_1_fu_278[40]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(41),
      I1 => D(41),
      I2 => Q(0),
      I3 => O(3),
      O => \xa_1_fu_278[40]_i_13_n_20\
    );
\xa_1_fu_278[40]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(40),
      I1 => D(40),
      I2 => Q(0),
      I3 => O(3),
      O => \xa_1_fu_278[40]_i_14_n_20\
    );
\xa_1_fu_278[40]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(45),
      I1 => Q(0),
      O => \xa_1_fu_278[40]_i_2_n_20\
    );
\xa_1_fu_278[40]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(44),
      I1 => Q(0),
      O => \xa_1_fu_278[40]_i_3_n_20\
    );
\xa_1_fu_278[40]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(43),
      I1 => Q(0),
      O => \xa_1_fu_278[40]_i_4_n_20\
    );
\xa_1_fu_278[40]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(42),
      I1 => Q(0),
      O => \xa_1_fu_278[40]_i_5_n_20\
    );
\xa_1_fu_278[40]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(41),
      I1 => Q(0),
      O => \xa_1_fu_278[40]_i_6_n_20\
    );
\xa_1_fu_278[40]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(40),
      I1 => Q(0),
      O => \xa_1_fu_278[40]_i_7_n_20\
    );
\xa_1_fu_278[40]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5CA"
    )
        port map (
      I0 => D(46),
      I1 => O(3),
      I2 => Q(0),
      I3 => \^p\(0),
      O => \xa_1_fu_278[40]_i_8_n_20\
    );
\xa_1_fu_278[40]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(45),
      I1 => D(45),
      I2 => Q(0),
      I3 => O(3),
      O => \xa_1_fu_278[40]_i_9_n_20\
    );
\xa_1_fu_278[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(15),
      I1 => D(15),
      I2 => Q(0),
      I3 => sext_ln244_fu_575_p1(13),
      O => \xa_1_fu_278[8]_i_10_n_20\
    );
\xa_1_fu_278[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(14),
      I1 => D(14),
      I2 => Q(0),
      I3 => sext_ln244_fu_575_p1(12),
      O => \xa_1_fu_278[8]_i_11_n_20\
    );
\xa_1_fu_278[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(13),
      I1 => D(13),
      I2 => Q(0),
      I3 => sext_ln244_fu_575_p1(11),
      O => \xa_1_fu_278[8]_i_12_n_20\
    );
\xa_1_fu_278[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(12),
      I1 => D(12),
      I2 => Q(0),
      I3 => sext_ln244_fu_575_p1(10),
      O => \xa_1_fu_278[8]_i_13_n_20\
    );
\xa_1_fu_278[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(11),
      I1 => D(11),
      I2 => Q(0),
      I3 => sext_ln244_fu_575_p1(9),
      O => \xa_1_fu_278[8]_i_14_n_20\
    );
\xa_1_fu_278[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(10),
      I1 => D(10),
      I2 => Q(0),
      I3 => sext_ln244_fu_575_p1(8),
      O => \xa_1_fu_278[8]_i_15_n_20\
    );
\xa_1_fu_278[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(9),
      I1 => D(9),
      I2 => Q(0),
      I3 => sext_ln244_fu_575_p1(7),
      O => \xa_1_fu_278[8]_i_16_n_20\
    );
\xa_1_fu_278[8]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(8),
      I1 => D(8),
      I2 => Q(0),
      I3 => sext_ln244_fu_575_p1(6),
      O => \xa_1_fu_278[8]_i_17_n_20\
    );
\xa_1_fu_278[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(15),
      I1 => Q(0),
      O => \xa_1_fu_278[8]_i_2_n_20\
    );
\xa_1_fu_278[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(14),
      I1 => Q(0),
      O => \xa_1_fu_278[8]_i_3_n_20\
    );
\xa_1_fu_278[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(13),
      I1 => Q(0),
      O => \xa_1_fu_278[8]_i_4_n_20\
    );
\xa_1_fu_278[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(12),
      I1 => Q(0),
      O => \xa_1_fu_278[8]_i_5_n_20\
    );
\xa_1_fu_278[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(11),
      I1 => Q(0),
      O => \xa_1_fu_278[8]_i_6_n_20\
    );
\xa_1_fu_278[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(10),
      I1 => Q(0),
      O => \xa_1_fu_278[8]_i_7_n_20\
    );
\xa_1_fu_278[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(9),
      I1 => Q(0),
      O => \xa_1_fu_278[8]_i_8_n_20\
    );
\xa_1_fu_278[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(8),
      I1 => Q(0),
      O => \xa_1_fu_278[8]_i_9_n_20\
    );
\xa_1_fu_278_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \xa_1_fu_278_reg[0]_i_1_n_20\,
      CO(6) => \xa_1_fu_278_reg[0]_i_1_n_21\,
      CO(5) => \xa_1_fu_278_reg[0]_i_1_n_22\,
      CO(4) => \xa_1_fu_278_reg[0]_i_1_n_23\,
      CO(3) => \xa_1_fu_278_reg[0]_i_1_n_24\,
      CO(2) => \xa_1_fu_278_reg[0]_i_1_n_25\,
      CO(1) => \xa_1_fu_278_reg[0]_i_1_n_26\,
      CO(0) => \xa_1_fu_278_reg[0]_i_1_n_27\,
      DI(7) => \xa_1_fu_278[0]_i_2_n_20\,
      DI(6) => \xa_1_fu_278[0]_i_3_n_20\,
      DI(5) => \xa_1_fu_278[0]_i_4_n_20\,
      DI(4) => \xa_1_fu_278[0]_i_5_n_20\,
      DI(3) => \xa_1_fu_278[0]_i_6_n_20\,
      DI(2) => \xa_1_fu_278[0]_i_7_n_20\,
      DI(1) => \xa_1_fu_278[0]_i_8_n_20\,
      DI(0) => \xa_1_fu_278[0]_i_9_n_20\,
      O(7 downto 0) => \ap_CS_fsm_reg[1]\(7 downto 0),
      S(7) => \xa_1_fu_278[0]_i_10_n_20\,
      S(6) => \xa_1_fu_278[0]_i_11_n_20\,
      S(5) => \xa_1_fu_278[0]_i_12_n_20\,
      S(4) => \xa_1_fu_278[0]_i_13_n_20\,
      S(3) => \xa_1_fu_278[0]_i_14_n_20\,
      S(2) => \xa_1_fu_278[0]_i_15_n_20\,
      S(1) => \xa_1_fu_278[0]_i_16_n_20\,
      S(0) => \xa_1_fu_278[0]_i_17_n_20\
    );
\xa_1_fu_278_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa_1_fu_278_reg[8]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \xa_1_fu_278_reg[16]_i_1_n_20\,
      CO(6) => \xa_1_fu_278_reg[16]_i_1_n_21\,
      CO(5) => \xa_1_fu_278_reg[16]_i_1_n_22\,
      CO(4) => \xa_1_fu_278_reg[16]_i_1_n_23\,
      CO(3) => \xa_1_fu_278_reg[16]_i_1_n_24\,
      CO(2) => \xa_1_fu_278_reg[16]_i_1_n_25\,
      CO(1) => \xa_1_fu_278_reg[16]_i_1_n_26\,
      CO(0) => \xa_1_fu_278_reg[16]_i_1_n_27\,
      DI(7) => \xa_1_fu_278[16]_i_2_n_20\,
      DI(6) => \xa_1_fu_278[16]_i_3_n_20\,
      DI(5) => \xa_1_fu_278[16]_i_4_n_20\,
      DI(4) => \xa_1_fu_278[16]_i_5_n_20\,
      DI(3) => \xa_1_fu_278[16]_i_6_n_20\,
      DI(2) => \xa_1_fu_278[16]_i_7_n_20\,
      DI(1) => \xa_1_fu_278[16]_i_8_n_20\,
      DI(0) => \xa_1_fu_278[16]_i_9_n_20\,
      O(7 downto 0) => \ap_CS_fsm_reg[1]_1\(7 downto 0),
      S(7) => \xa_1_fu_278[16]_i_10_n_20\,
      S(6) => \xa_1_fu_278[16]_i_11_n_20\,
      S(5) => \xa_1_fu_278[16]_i_12_n_20\,
      S(4) => \xa_1_fu_278[16]_i_13_n_20\,
      S(3) => \xa_1_fu_278[16]_i_14_n_20\,
      S(2) => \xa_1_fu_278[16]_i_15_n_20\,
      S(1) => \xa_1_fu_278[16]_i_16_n_20\,
      S(0) => \xa_1_fu_278[16]_i_17_n_20\
    );
\xa_1_fu_278_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa_1_fu_278_reg[16]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \xa_1_fu_278_reg[24]_i_1_n_20\,
      CO(6) => \xa_1_fu_278_reg[24]_i_1_n_21\,
      CO(5) => \xa_1_fu_278_reg[24]_i_1_n_22\,
      CO(4) => \xa_1_fu_278_reg[24]_i_1_n_23\,
      CO(3) => \xa_1_fu_278_reg[24]_i_1_n_24\,
      CO(2) => \xa_1_fu_278_reg[24]_i_1_n_25\,
      CO(1) => \xa_1_fu_278_reg[24]_i_1_n_26\,
      CO(0) => \xa_1_fu_278_reg[24]_i_1_n_27\,
      DI(7) => \xa_1_fu_278[24]_i_2_n_20\,
      DI(6) => \xa_1_fu_278[24]_i_3_n_20\,
      DI(5) => \xa_1_fu_278[24]_i_4_n_20\,
      DI(4) => \xa_1_fu_278[24]_i_5_n_20\,
      DI(3) => \xa_1_fu_278[24]_i_6_n_20\,
      DI(2) => \xa_1_fu_278[24]_i_7_n_20\,
      DI(1) => \xa_1_fu_278[24]_i_8_n_20\,
      DI(0) => \xa_1_fu_278[24]_i_9_n_20\,
      O(7 downto 0) => \ap_CS_fsm_reg[1]_2\(7 downto 0),
      S(7) => \xa_1_fu_278[24]_i_10_n_20\,
      S(6) => \xa_1_fu_278[24]_i_11_n_20\,
      S(5) => \xa_1_fu_278[24]_i_12_n_20\,
      S(4) => \xa_1_fu_278[24]_i_13_n_20\,
      S(3) => \xa_1_fu_278[24]_i_14_n_20\,
      S(2) => \xa_1_fu_278[24]_i_15_n_20\,
      S(1) => \xa_1_fu_278[24]_i_16_n_20\,
      S(0) => \xa_1_fu_278[24]_i_17_n_20\
    );
\xa_1_fu_278_reg[32]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa_1_fu_278_reg[24]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \xa_1_fu_278_reg[32]_i_1_n_20\,
      CO(6) => \xa_1_fu_278_reg[32]_i_1_n_21\,
      CO(5) => \xa_1_fu_278_reg[32]_i_1_n_22\,
      CO(4) => \xa_1_fu_278_reg[32]_i_1_n_23\,
      CO(3) => \xa_1_fu_278_reg[32]_i_1_n_24\,
      CO(2) => \xa_1_fu_278_reg[32]_i_1_n_25\,
      CO(1) => \xa_1_fu_278_reg[32]_i_1_n_26\,
      CO(0) => \xa_1_fu_278_reg[32]_i_1_n_27\,
      DI(7) => \xa_1_fu_278[32]_i_2_n_20\,
      DI(6) => \xa_1_fu_278[32]_i_3_n_20\,
      DI(5) => \xa_1_fu_278[32]_i_4_n_20\,
      DI(4) => \xa_1_fu_278[32]_i_5_n_20\,
      DI(3) => \xa_1_fu_278[32]_i_6_n_20\,
      DI(2) => \xa_1_fu_278[32]_i_7_n_20\,
      DI(1) => \xa_1_fu_278[32]_i_8_n_20\,
      DI(0) => \xa_1_fu_278[32]_i_9_n_20\,
      O(7 downto 0) => \ap_CS_fsm_reg[1]_3\(7 downto 0),
      S(7) => \xa_1_fu_278[32]_i_10_n_20\,
      S(6) => \xa_1_fu_278[32]_i_11_n_20\,
      S(5) => \xa_1_fu_278[32]_i_12_n_20\,
      S(4) => \xa_1_fu_278[32]_i_13_n_20\,
      S(3) => \xa_1_fu_278[32]_i_14_n_20\,
      S(2) => \xa_1_fu_278[32]_i_15_n_20\,
      S(1) => \xa_1_fu_278[32]_i_16_n_20\,
      S(0) => \xa_1_fu_278[32]_i_17_n_20\
    );
\xa_1_fu_278_reg[40]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa_1_fu_278_reg[32]_i_1_n_20\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_xa_1_fu_278_reg[40]_i_1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \xa_1_fu_278_reg[40]_i_1_n_22\,
      CO(4) => \xa_1_fu_278_reg[40]_i_1_n_23\,
      CO(3) => \xa_1_fu_278_reg[40]_i_1_n_24\,
      CO(2) => \xa_1_fu_278_reg[40]_i_1_n_25\,
      CO(1) => \xa_1_fu_278_reg[40]_i_1_n_26\,
      CO(0) => \xa_1_fu_278_reg[40]_i_1_n_27\,
      DI(7 downto 6) => B"00",
      DI(5) => \xa_1_fu_278[40]_i_2_n_20\,
      DI(4) => \xa_1_fu_278[40]_i_3_n_20\,
      DI(3) => \xa_1_fu_278[40]_i_4_n_20\,
      DI(2) => \xa_1_fu_278[40]_i_5_n_20\,
      DI(1) => \xa_1_fu_278[40]_i_6_n_20\,
      DI(0) => \xa_1_fu_278[40]_i_7_n_20\,
      O(7) => \NLW_xa_1_fu_278_reg[40]_i_1_O_UNCONNECTED\(7),
      O(6 downto 0) => \ap_CS_fsm_reg[1]_4\(6 downto 0),
      S(7) => '0',
      S(6) => \xa_1_fu_278[40]_i_8_n_20\,
      S(5) => \xa_1_fu_278[40]_i_9_n_20\,
      S(4) => \xa_1_fu_278[40]_i_10_n_20\,
      S(3) => \xa_1_fu_278[40]_i_11_n_20\,
      S(2) => \xa_1_fu_278[40]_i_12_n_20\,
      S(1) => \xa_1_fu_278[40]_i_13_n_20\,
      S(0) => \xa_1_fu_278[40]_i_14_n_20\
    );
\xa_1_fu_278_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa_1_fu_278_reg[0]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \xa_1_fu_278_reg[8]_i_1_n_20\,
      CO(6) => \xa_1_fu_278_reg[8]_i_1_n_21\,
      CO(5) => \xa_1_fu_278_reg[8]_i_1_n_22\,
      CO(4) => \xa_1_fu_278_reg[8]_i_1_n_23\,
      CO(3) => \xa_1_fu_278_reg[8]_i_1_n_24\,
      CO(2) => \xa_1_fu_278_reg[8]_i_1_n_25\,
      CO(1) => \xa_1_fu_278_reg[8]_i_1_n_26\,
      CO(0) => \xa_1_fu_278_reg[8]_i_1_n_27\,
      DI(7) => \xa_1_fu_278[8]_i_2_n_20\,
      DI(6) => \xa_1_fu_278[8]_i_3_n_20\,
      DI(5) => \xa_1_fu_278[8]_i_4_n_20\,
      DI(4) => \xa_1_fu_278[8]_i_5_n_20\,
      DI(3) => \xa_1_fu_278[8]_i_6_n_20\,
      DI(2) => \xa_1_fu_278[8]_i_7_n_20\,
      DI(1) => \xa_1_fu_278[8]_i_8_n_20\,
      DI(0) => \xa_1_fu_278[8]_i_9_n_20\,
      O(7 downto 0) => \ap_CS_fsm_reg[1]_0\(7 downto 0),
      S(7) => \xa_1_fu_278[8]_i_10_n_20\,
      S(6) => \xa_1_fu_278[8]_i_11_n_20\,
      S(5) => \xa_1_fu_278[8]_i_12_n_20\,
      S(4) => \xa_1_fu_278[8]_i_13_n_20\,
      S(3) => \xa_1_fu_278[8]_i_14_n_20\,
      S(2) => \xa_1_fu_278[8]_i_15_n_20\,
      S(1) => \xa_1_fu_278[8]_i_16_n_20\,
      S(0) => \xa_1_fu_278[8]_i_17_n_20\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15s_32s_47_1_1_16 is
  port (
    DSP_ALU_INST : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln344_reg_2142[31]_i_18_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \reg_525_reg[29]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    trunc_ln345_fu_936_p1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \xa1_2_fu_258_reg[45]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \xa1_2_fu_258_reg[39]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \xa1_2_fu_258_reg[31]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \xa1_2_fu_258_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \xa1_2_fu_258_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \xa1_2_fu_258_reg[7]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dec_ah2 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dec_al2 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dec_rh2 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    dec_rlt2 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \add_ln344_reg_2142_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_product__1\ : in STD_LOGIC_VECTOR ( 45 downto 0 );
    \xa1_2_fu_258_reg[45]_0\ : in STD_LOGIC_VECTOR ( 43 downto 0 );
    \xa1_2_fu_258_reg[7]_0\ : in STD_LOGIC;
    sext_ln333_fu_1763_p1 : in STD_LOGIC_VECTOR ( 34 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15s_32s_47_1_1_16 : entity is "adpcm_main_mul_15s_32s_47_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15s_32s_47_1_1_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15s_32s_47_1_1_16 is
  signal \^dsp_alu_inst\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \add_ln344_reg_2142[0]_i_10_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[0]_i_11_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[0]_i_12_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[0]_i_13_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[0]_i_14_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[0]_i_15_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[0]_i_16_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[0]_i_17_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[0]_i_18_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[0]_i_19_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[0]_i_21_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[0]_i_22_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[0]_i_23_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[0]_i_24_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[0]_i_25_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[0]_i_26_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[0]_i_27_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[0]_i_28_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[0]_i_29_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[0]_i_30_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[0]_i_31_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[0]_i_32_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[0]_i_33_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[0]_i_34_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[0]_i_35_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[0]_i_36_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[0]_i_4_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[0]_i_5_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[0]_i_6_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[0]_i_7_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[0]_i_8_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[0]_i_9_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[16]_i_2_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[16]_i_3_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[16]_i_4_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[16]_i_5_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[16]_i_6_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[16]_i_7_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[16]_i_8_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[16]_i_9_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[31]_i_10_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[31]_i_11_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[31]_i_13_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[31]_i_14_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[31]_i_15_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[31]_i_16_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[31]_i_17_n_20\ : STD_LOGIC;
  signal \^add_ln344_reg_2142[31]_i_18_0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \add_ln344_reg_2142[31]_i_18_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[31]_i_19_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[31]_i_20_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[31]_i_21_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[31]_i_22_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[31]_i_23_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[31]_i_24_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[31]_i_25_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[31]_i_26_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[31]_i_4_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[31]_i_5_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[31]_i_6_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[31]_i_7_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[31]_i_8_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[31]_i_9_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[8]_i_10_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[8]_i_11_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[8]_i_12_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[8]_i_13_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[8]_i_14_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[8]_i_15_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[8]_i_16_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[8]_i_17_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[8]_i_18_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[8]_i_3_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[8]_i_4_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[8]_i_5_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[8]_i_6_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[8]_i_7_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[8]_i_8_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142[8]_i_9_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[0]_i_1_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[0]_i_1_n_21\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[0]_i_1_n_22\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[0]_i_1_n_23\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[0]_i_1_n_24\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[0]_i_1_n_25\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[0]_i_1_n_26\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[0]_i_1_n_27\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[0]_i_20_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[0]_i_20_n_21\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[0]_i_20_n_22\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[0]_i_20_n_23\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[0]_i_20_n_24\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[0]_i_20_n_25\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[0]_i_20_n_26\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[0]_i_20_n_27\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[0]_i_2_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[0]_i_2_n_21\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[0]_i_2_n_22\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[0]_i_2_n_23\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[0]_i_2_n_24\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[0]_i_2_n_25\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[0]_i_2_n_26\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[0]_i_2_n_27\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[0]_i_3_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[0]_i_3_n_21\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[0]_i_3_n_22\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[0]_i_3_n_23\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[0]_i_3_n_24\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[0]_i_3_n_25\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[0]_i_3_n_26\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[0]_i_3_n_27\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[16]_i_1_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[16]_i_1_n_21\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[16]_i_1_n_22\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[16]_i_1_n_23\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[16]_i_1_n_24\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[16]_i_1_n_25\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[16]_i_1_n_26\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[16]_i_1_n_27\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[31]_i_1_n_21\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[31]_i_1_n_22\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[31]_i_1_n_23\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[31]_i_1_n_24\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[31]_i_1_n_25\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[31]_i_1_n_26\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[31]_i_1_n_27\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[31]_i_2_n_22\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[31]_i_2_n_23\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[31]_i_2_n_24\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[31]_i_2_n_25\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[31]_i_2_n_26\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[31]_i_2_n_27\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[31]_i_3_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[31]_i_3_n_21\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[31]_i_3_n_22\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[31]_i_3_n_23\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[31]_i_3_n_24\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[31]_i_3_n_25\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[31]_i_3_n_26\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[31]_i_3_n_27\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[8]_i_1_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[8]_i_1_n_21\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[8]_i_1_n_22\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[8]_i_1_n_23\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[8]_i_1_n_24\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[8]_i_1_n_25\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[8]_i_1_n_26\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[8]_i_1_n_27\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[8]_i_2_n_20\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[8]_i_2_n_21\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[8]_i_2_n_22\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[8]_i_2_n_23\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[8]_i_2_n_24\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[8]_i_2_n_25\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[8]_i_2_n_26\ : STD_LOGIC;
  signal \add_ln344_reg_2142_reg[8]_i_2_n_27\ : STD_LOGIC;
  signal grp_fu_454_p0 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal grp_fu_454_p1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_fu_454_p2 : STD_LOGIC_VECTOR ( 45 downto 2 );
  signal grp_fu_485_p4 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_169 : STD_LOGIC;
  signal tmp_product_n_170 : STD_LOGIC;
  signal tmp_product_n_171 : STD_LOGIC;
  signal tmp_product_n_172 : STD_LOGIC;
  signal tmp_product_n_173 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal \NLW_add_ln344_reg_2142_reg[0]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln344_reg_2142_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_add_ln344_reg_2142_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_add_ln344_reg_2142_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_add_ln344_reg_2142_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln344_reg_2142_reg[0]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln344_reg_2142_reg[0]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln344_reg_2142_reg[0]_i_20\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln344_reg_2142_reg[0]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln344_reg_2142_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln344_reg_2142_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln344_reg_2142_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln344_reg_2142_reg[31]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln344_reg_2142_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln344_reg_2142_reg[8]_i_2\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-13 {cell *THIS*}}";
  attribute KEEP_HIERARCHY of \tmp_product__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product_i_14__6\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \tmp_product_i_32__4\ : label is "soft_lutpair149";
begin
  DSP_ALU_INST(2 downto 0) <= \^dsp_alu_inst\(2 downto 0);
  \add_ln344_reg_2142[31]_i_18_0\(30 downto 0) <= \^add_ln344_reg_2142[31]_i_18_0\(30 downto 0);
\add_ln344_reg_2142[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln344_reg_2142[31]_i_18_0\(1),
      I1 => \add_ln344_reg_2142_reg[31]\(1),
      O => \add_ln344_reg_2142[0]_i_10_n_20\
    );
\add_ln344_reg_2142[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln344_reg_2142[31]_i_18_0\(0),
      I1 => \add_ln344_reg_2142_reg[31]\(0),
      O => \add_ln344_reg_2142[0]_i_11_n_20\
    );
\add_ln344_reg_2142[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_454_p2(23),
      I1 => \tmp_product__1\(23),
      O => \add_ln344_reg_2142[0]_i_12_n_20\
    );
\add_ln344_reg_2142[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_454_p2(22),
      I1 => \tmp_product__1\(22),
      O => \add_ln344_reg_2142[0]_i_13_n_20\
    );
\add_ln344_reg_2142[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_454_p2(21),
      I1 => \tmp_product__1\(21),
      O => \add_ln344_reg_2142[0]_i_14_n_20\
    );
\add_ln344_reg_2142[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_454_p2(20),
      I1 => \tmp_product__1\(20),
      O => \add_ln344_reg_2142[0]_i_15_n_20\
    );
\add_ln344_reg_2142[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_454_p2(19),
      I1 => \tmp_product__1\(19),
      O => \add_ln344_reg_2142[0]_i_16_n_20\
    );
\add_ln344_reg_2142[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_454_p2(18),
      I1 => \tmp_product__1\(18),
      O => \add_ln344_reg_2142[0]_i_17_n_20\
    );
\add_ln344_reg_2142[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_454_p2(17),
      I1 => \tmp_product__1\(17),
      O => \add_ln344_reg_2142[0]_i_18_n_20\
    );
\add_ln344_reg_2142[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_454_p2(16),
      I1 => \tmp_product__1\(16),
      O => \add_ln344_reg_2142[0]_i_19_n_20\
    );
\add_ln344_reg_2142[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_454_p2(15),
      I1 => \tmp_product__1\(15),
      O => \add_ln344_reg_2142[0]_i_21_n_20\
    );
\add_ln344_reg_2142[0]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_454_p2(14),
      I1 => \tmp_product__1\(14),
      O => \add_ln344_reg_2142[0]_i_22_n_20\
    );
\add_ln344_reg_2142[0]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_454_p2(13),
      I1 => \tmp_product__1\(13),
      O => \add_ln344_reg_2142[0]_i_23_n_20\
    );
\add_ln344_reg_2142[0]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_454_p2(12),
      I1 => \tmp_product__1\(12),
      O => \add_ln344_reg_2142[0]_i_24_n_20\
    );
\add_ln344_reg_2142[0]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_454_p2(11),
      I1 => \tmp_product__1\(11),
      O => \add_ln344_reg_2142[0]_i_25_n_20\
    );
\add_ln344_reg_2142[0]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_454_p2(10),
      I1 => \tmp_product__1\(10),
      O => \add_ln344_reg_2142[0]_i_26_n_20\
    );
\add_ln344_reg_2142[0]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_454_p2(9),
      I1 => \tmp_product__1\(9),
      O => \add_ln344_reg_2142[0]_i_27_n_20\
    );
\add_ln344_reg_2142[0]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_454_p2(8),
      I1 => \tmp_product__1\(8),
      O => \add_ln344_reg_2142[0]_i_28_n_20\
    );
\add_ln344_reg_2142[0]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_454_p2(7),
      I1 => \tmp_product__1\(7),
      O => \add_ln344_reg_2142[0]_i_29_n_20\
    );
\add_ln344_reg_2142[0]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_454_p2(6),
      I1 => \tmp_product__1\(6),
      O => \add_ln344_reg_2142[0]_i_30_n_20\
    );
\add_ln344_reg_2142[0]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_454_p2(5),
      I1 => \tmp_product__1\(5),
      O => \add_ln344_reg_2142[0]_i_31_n_20\
    );
\add_ln344_reg_2142[0]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_454_p2(4),
      I1 => \tmp_product__1\(4),
      O => \add_ln344_reg_2142[0]_i_32_n_20\
    );
\add_ln344_reg_2142[0]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_454_p2(3),
      I1 => \tmp_product__1\(3),
      O => \add_ln344_reg_2142[0]_i_33_n_20\
    );
\add_ln344_reg_2142[0]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_454_p2(2),
      I1 => \tmp_product__1\(2),
      O => \add_ln344_reg_2142[0]_i_34_n_20\
    );
\add_ln344_reg_2142[0]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dsp_alu_inst\(1),
      I1 => \tmp_product__1\(1),
      O => \add_ln344_reg_2142[0]_i_35_n_20\
    );
\add_ln344_reg_2142[0]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dsp_alu_inst\(0),
      I1 => \tmp_product__1\(0),
      O => \add_ln344_reg_2142[0]_i_36_n_20\
    );
\add_ln344_reg_2142[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln344_reg_2142[31]_i_18_0\(7),
      I1 => \add_ln344_reg_2142_reg[31]\(7),
      O => \add_ln344_reg_2142[0]_i_4_n_20\
    );
\add_ln344_reg_2142[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln344_reg_2142[31]_i_18_0\(6),
      I1 => \add_ln344_reg_2142_reg[31]\(6),
      O => \add_ln344_reg_2142[0]_i_5_n_20\
    );
\add_ln344_reg_2142[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln344_reg_2142[31]_i_18_0\(5),
      I1 => \add_ln344_reg_2142_reg[31]\(5),
      O => \add_ln344_reg_2142[0]_i_6_n_20\
    );
\add_ln344_reg_2142[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln344_reg_2142[31]_i_18_0\(4),
      I1 => \add_ln344_reg_2142_reg[31]\(4),
      O => \add_ln344_reg_2142[0]_i_7_n_20\
    );
\add_ln344_reg_2142[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln344_reg_2142[31]_i_18_0\(3),
      I1 => \add_ln344_reg_2142_reg[31]\(3),
      O => \add_ln344_reg_2142[0]_i_8_n_20\
    );
\add_ln344_reg_2142[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln344_reg_2142[31]_i_18_0\(2),
      I1 => \add_ln344_reg_2142_reg[31]\(2),
      O => \add_ln344_reg_2142[0]_i_9_n_20\
    );
\add_ln344_reg_2142[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln344_reg_2142[31]_i_18_0\(23),
      I1 => \add_ln344_reg_2142_reg[31]\(23),
      O => \add_ln344_reg_2142[16]_i_2_n_20\
    );
\add_ln344_reg_2142[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln344_reg_2142[31]_i_18_0\(22),
      I1 => \add_ln344_reg_2142_reg[31]\(22),
      O => \add_ln344_reg_2142[16]_i_3_n_20\
    );
\add_ln344_reg_2142[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln344_reg_2142[31]_i_18_0\(21),
      I1 => \add_ln344_reg_2142_reg[31]\(21),
      O => \add_ln344_reg_2142[16]_i_4_n_20\
    );
\add_ln344_reg_2142[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln344_reg_2142[31]_i_18_0\(20),
      I1 => \add_ln344_reg_2142_reg[31]\(20),
      O => \add_ln344_reg_2142[16]_i_5_n_20\
    );
\add_ln344_reg_2142[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln344_reg_2142[31]_i_18_0\(19),
      I1 => \add_ln344_reg_2142_reg[31]\(19),
      O => \add_ln344_reg_2142[16]_i_6_n_20\
    );
\add_ln344_reg_2142[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln344_reg_2142[31]_i_18_0\(18),
      I1 => \add_ln344_reg_2142_reg[31]\(18),
      O => \add_ln344_reg_2142[16]_i_7_n_20\
    );
\add_ln344_reg_2142[16]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln344_reg_2142[31]_i_18_0\(17),
      I1 => \add_ln344_reg_2142_reg[31]\(17),
      O => \add_ln344_reg_2142[16]_i_8_n_20\
    );
\add_ln344_reg_2142[16]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln344_reg_2142[31]_i_18_0\(16),
      I1 => \add_ln344_reg_2142_reg[31]\(16),
      O => \add_ln344_reg_2142[16]_i_9_n_20\
    );
\add_ln344_reg_2142[31]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln344_reg_2142[31]_i_18_0\(25),
      I1 => \add_ln344_reg_2142_reg[31]\(25),
      O => \add_ln344_reg_2142[31]_i_10_n_20\
    );
\add_ln344_reg_2142[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln344_reg_2142[31]_i_18_0\(24),
      I1 => \add_ln344_reg_2142_reg[31]\(24),
      O => \add_ln344_reg_2142[31]_i_11_n_20\
    );
\add_ln344_reg_2142[31]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_454_p2(45),
      I1 => \tmp_product__1\(45),
      O => \add_ln344_reg_2142[31]_i_13_n_20\
    );
\add_ln344_reg_2142[31]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_454_p2(44),
      I1 => \tmp_product__1\(44),
      O => \add_ln344_reg_2142[31]_i_14_n_20\
    );
\add_ln344_reg_2142[31]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_454_p2(43),
      I1 => \tmp_product__1\(43),
      O => \add_ln344_reg_2142[31]_i_15_n_20\
    );
\add_ln344_reg_2142[31]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_454_p2(42),
      I1 => \tmp_product__1\(42),
      O => \add_ln344_reg_2142[31]_i_16_n_20\
    );
\add_ln344_reg_2142[31]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_454_p2(41),
      I1 => \tmp_product__1\(41),
      O => \add_ln344_reg_2142[31]_i_17_n_20\
    );
\add_ln344_reg_2142[31]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_454_p2(40),
      I1 => \tmp_product__1\(40),
      O => \add_ln344_reg_2142[31]_i_18_n_20\
    );
\add_ln344_reg_2142[31]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_454_p2(39),
      I1 => \tmp_product__1\(39),
      O => \add_ln344_reg_2142[31]_i_19_n_20\
    );
\add_ln344_reg_2142[31]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_454_p2(38),
      I1 => \tmp_product__1\(38),
      O => \add_ln344_reg_2142[31]_i_20_n_20\
    );
\add_ln344_reg_2142[31]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_454_p2(37),
      I1 => \tmp_product__1\(37),
      O => \add_ln344_reg_2142[31]_i_21_n_20\
    );
\add_ln344_reg_2142[31]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_454_p2(36),
      I1 => \tmp_product__1\(36),
      O => \add_ln344_reg_2142[31]_i_22_n_20\
    );
\add_ln344_reg_2142[31]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_454_p2(35),
      I1 => \tmp_product__1\(35),
      O => \add_ln344_reg_2142[31]_i_23_n_20\
    );
\add_ln344_reg_2142[31]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_454_p2(34),
      I1 => \tmp_product__1\(34),
      O => \add_ln344_reg_2142[31]_i_24_n_20\
    );
\add_ln344_reg_2142[31]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_454_p2(33),
      I1 => \tmp_product__1\(33),
      O => \add_ln344_reg_2142[31]_i_25_n_20\
    );
\add_ln344_reg_2142[31]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_454_p2(32),
      I1 => \tmp_product__1\(32),
      O => \add_ln344_reg_2142[31]_i_26_n_20\
    );
\add_ln344_reg_2142[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln344_reg_2142_reg[31]\(31),
      I1 => grp_fu_485_p4(31),
      O => \add_ln344_reg_2142[31]_i_4_n_20\
    );
\add_ln344_reg_2142[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln344_reg_2142[31]_i_18_0\(30),
      I1 => \add_ln344_reg_2142_reg[31]\(30),
      O => \add_ln344_reg_2142[31]_i_5_n_20\
    );
\add_ln344_reg_2142[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln344_reg_2142[31]_i_18_0\(29),
      I1 => \add_ln344_reg_2142_reg[31]\(29),
      O => \add_ln344_reg_2142[31]_i_6_n_20\
    );
\add_ln344_reg_2142[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln344_reg_2142[31]_i_18_0\(28),
      I1 => \add_ln344_reg_2142_reg[31]\(28),
      O => \add_ln344_reg_2142[31]_i_7_n_20\
    );
\add_ln344_reg_2142[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln344_reg_2142[31]_i_18_0\(27),
      I1 => \add_ln344_reg_2142_reg[31]\(27),
      O => \add_ln344_reg_2142[31]_i_8_n_20\
    );
\add_ln344_reg_2142[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln344_reg_2142[31]_i_18_0\(26),
      I1 => \add_ln344_reg_2142_reg[31]\(26),
      O => \add_ln344_reg_2142[31]_i_9_n_20\
    );
\add_ln344_reg_2142[8]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln344_reg_2142[31]_i_18_0\(8),
      I1 => \add_ln344_reg_2142_reg[31]\(8),
      O => \add_ln344_reg_2142[8]_i_10_n_20\
    );
\add_ln344_reg_2142[8]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_454_p2(31),
      I1 => \tmp_product__1\(31),
      O => \add_ln344_reg_2142[8]_i_11_n_20\
    );
\add_ln344_reg_2142[8]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_454_p2(30),
      I1 => \tmp_product__1\(30),
      O => \add_ln344_reg_2142[8]_i_12_n_20\
    );
\add_ln344_reg_2142[8]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_454_p2(29),
      I1 => \tmp_product__1\(29),
      O => \add_ln344_reg_2142[8]_i_13_n_20\
    );
\add_ln344_reg_2142[8]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_454_p2(28),
      I1 => \tmp_product__1\(28),
      O => \add_ln344_reg_2142[8]_i_14_n_20\
    );
\add_ln344_reg_2142[8]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_454_p2(27),
      I1 => \tmp_product__1\(27),
      O => \add_ln344_reg_2142[8]_i_15_n_20\
    );
\add_ln344_reg_2142[8]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_454_p2(26),
      I1 => \tmp_product__1\(26),
      O => \add_ln344_reg_2142[8]_i_16_n_20\
    );
\add_ln344_reg_2142[8]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_454_p2(25),
      I1 => \tmp_product__1\(25),
      O => \add_ln344_reg_2142[8]_i_17_n_20\
    );
\add_ln344_reg_2142[8]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_454_p2(24),
      I1 => \tmp_product__1\(24),
      O => \add_ln344_reg_2142[8]_i_18_n_20\
    );
\add_ln344_reg_2142[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln344_reg_2142[31]_i_18_0\(15),
      I1 => \add_ln344_reg_2142_reg[31]\(15),
      O => \add_ln344_reg_2142[8]_i_3_n_20\
    );
\add_ln344_reg_2142[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln344_reg_2142[31]_i_18_0\(14),
      I1 => \add_ln344_reg_2142_reg[31]\(14),
      O => \add_ln344_reg_2142[8]_i_4_n_20\
    );
\add_ln344_reg_2142[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln344_reg_2142[31]_i_18_0\(13),
      I1 => \add_ln344_reg_2142_reg[31]\(13),
      O => \add_ln344_reg_2142[8]_i_5_n_20\
    );
\add_ln344_reg_2142[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln344_reg_2142[31]_i_18_0\(12),
      I1 => \add_ln344_reg_2142_reg[31]\(12),
      O => \add_ln344_reg_2142[8]_i_6_n_20\
    );
\add_ln344_reg_2142[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln344_reg_2142[31]_i_18_0\(11),
      I1 => \add_ln344_reg_2142_reg[31]\(11),
      O => \add_ln344_reg_2142[8]_i_7_n_20\
    );
\add_ln344_reg_2142[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln344_reg_2142[31]_i_18_0\(10),
      I1 => \add_ln344_reg_2142_reg[31]\(10),
      O => \add_ln344_reg_2142[8]_i_8_n_20\
    );
\add_ln344_reg_2142[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln344_reg_2142[31]_i_18_0\(9),
      I1 => \add_ln344_reg_2142_reg[31]\(9),
      O => \add_ln344_reg_2142[8]_i_9_n_20\
    );
\add_ln344_reg_2142_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln344_reg_2142_reg[0]_i_1_n_20\,
      CO(6) => \add_ln344_reg_2142_reg[0]_i_1_n_21\,
      CO(5) => \add_ln344_reg_2142_reg[0]_i_1_n_22\,
      CO(4) => \add_ln344_reg_2142_reg[0]_i_1_n_23\,
      CO(3) => \add_ln344_reg_2142_reg[0]_i_1_n_24\,
      CO(2) => \add_ln344_reg_2142_reg[0]_i_1_n_25\,
      CO(1) => \add_ln344_reg_2142_reg[0]_i_1_n_26\,
      CO(0) => \add_ln344_reg_2142_reg[0]_i_1_n_27\,
      DI(7 downto 0) => \^add_ln344_reg_2142[31]_i_18_0\(7 downto 0),
      O(7 downto 0) => trunc_ln345_fu_936_p1(7 downto 0),
      S(7) => \add_ln344_reg_2142[0]_i_4_n_20\,
      S(6) => \add_ln344_reg_2142[0]_i_5_n_20\,
      S(5) => \add_ln344_reg_2142[0]_i_6_n_20\,
      S(4) => \add_ln344_reg_2142[0]_i_7_n_20\,
      S(3) => \add_ln344_reg_2142[0]_i_8_n_20\,
      S(2) => \add_ln344_reg_2142[0]_i_9_n_20\,
      S(1) => \add_ln344_reg_2142[0]_i_10_n_20\,
      S(0) => \add_ln344_reg_2142[0]_i_11_n_20\
    );
\add_ln344_reg_2142_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln344_reg_2142_reg[0]_i_3_n_20\,
      CI_TOP => '0',
      CO(7) => \add_ln344_reg_2142_reg[0]_i_2_n_20\,
      CO(6) => \add_ln344_reg_2142_reg[0]_i_2_n_21\,
      CO(5) => \add_ln344_reg_2142_reg[0]_i_2_n_22\,
      CO(4) => \add_ln344_reg_2142_reg[0]_i_2_n_23\,
      CO(3) => \add_ln344_reg_2142_reg[0]_i_2_n_24\,
      CO(2) => \add_ln344_reg_2142_reg[0]_i_2_n_25\,
      CO(1) => \add_ln344_reg_2142_reg[0]_i_2_n_26\,
      CO(0) => \add_ln344_reg_2142_reg[0]_i_2_n_27\,
      DI(7 downto 0) => grp_fu_454_p2(23 downto 16),
      O(7 downto 0) => \^add_ln344_reg_2142[31]_i_18_0\(8 downto 1),
      S(7) => \add_ln344_reg_2142[0]_i_12_n_20\,
      S(6) => \add_ln344_reg_2142[0]_i_13_n_20\,
      S(5) => \add_ln344_reg_2142[0]_i_14_n_20\,
      S(4) => \add_ln344_reg_2142[0]_i_15_n_20\,
      S(3) => \add_ln344_reg_2142[0]_i_16_n_20\,
      S(2) => \add_ln344_reg_2142[0]_i_17_n_20\,
      S(1) => \add_ln344_reg_2142[0]_i_18_n_20\,
      S(0) => \add_ln344_reg_2142[0]_i_19_n_20\
    );
\add_ln344_reg_2142_reg[0]_i_20\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln344_reg_2142_reg[0]_i_20_n_20\,
      CO(6) => \add_ln344_reg_2142_reg[0]_i_20_n_21\,
      CO(5) => \add_ln344_reg_2142_reg[0]_i_20_n_22\,
      CO(4) => \add_ln344_reg_2142_reg[0]_i_20_n_23\,
      CO(3) => \add_ln344_reg_2142_reg[0]_i_20_n_24\,
      CO(2) => \add_ln344_reg_2142_reg[0]_i_20_n_25\,
      CO(1) => \add_ln344_reg_2142_reg[0]_i_20_n_26\,
      CO(0) => \add_ln344_reg_2142_reg[0]_i_20_n_27\,
      DI(7 downto 2) => grp_fu_454_p2(7 downto 2),
      DI(1 downto 0) => \^dsp_alu_inst\(1 downto 0),
      O(7 downto 0) => \NLW_add_ln344_reg_2142_reg[0]_i_20_O_UNCONNECTED\(7 downto 0),
      S(7) => \add_ln344_reg_2142[0]_i_29_n_20\,
      S(6) => \add_ln344_reg_2142[0]_i_30_n_20\,
      S(5) => \add_ln344_reg_2142[0]_i_31_n_20\,
      S(4) => \add_ln344_reg_2142[0]_i_32_n_20\,
      S(3) => \add_ln344_reg_2142[0]_i_33_n_20\,
      S(2) => \add_ln344_reg_2142[0]_i_34_n_20\,
      S(1) => \add_ln344_reg_2142[0]_i_35_n_20\,
      S(0) => \add_ln344_reg_2142[0]_i_36_n_20\
    );
\add_ln344_reg_2142_reg[0]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln344_reg_2142_reg[0]_i_20_n_20\,
      CI_TOP => '0',
      CO(7) => \add_ln344_reg_2142_reg[0]_i_3_n_20\,
      CO(6) => \add_ln344_reg_2142_reg[0]_i_3_n_21\,
      CO(5) => \add_ln344_reg_2142_reg[0]_i_3_n_22\,
      CO(4) => \add_ln344_reg_2142_reg[0]_i_3_n_23\,
      CO(3) => \add_ln344_reg_2142_reg[0]_i_3_n_24\,
      CO(2) => \add_ln344_reg_2142_reg[0]_i_3_n_25\,
      CO(1) => \add_ln344_reg_2142_reg[0]_i_3_n_26\,
      CO(0) => \add_ln344_reg_2142_reg[0]_i_3_n_27\,
      DI(7 downto 0) => grp_fu_454_p2(15 downto 8),
      O(7) => \^add_ln344_reg_2142[31]_i_18_0\(0),
      O(6 downto 0) => \NLW_add_ln344_reg_2142_reg[0]_i_3_O_UNCONNECTED\(6 downto 0),
      S(7) => \add_ln344_reg_2142[0]_i_21_n_20\,
      S(6) => \add_ln344_reg_2142[0]_i_22_n_20\,
      S(5) => \add_ln344_reg_2142[0]_i_23_n_20\,
      S(4) => \add_ln344_reg_2142[0]_i_24_n_20\,
      S(3) => \add_ln344_reg_2142[0]_i_25_n_20\,
      S(2) => \add_ln344_reg_2142[0]_i_26_n_20\,
      S(1) => \add_ln344_reg_2142[0]_i_27_n_20\,
      S(0) => \add_ln344_reg_2142[0]_i_28_n_20\
    );
\add_ln344_reg_2142_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln344_reg_2142_reg[8]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \add_ln344_reg_2142_reg[16]_i_1_n_20\,
      CO(6) => \add_ln344_reg_2142_reg[16]_i_1_n_21\,
      CO(5) => \add_ln344_reg_2142_reg[16]_i_1_n_22\,
      CO(4) => \add_ln344_reg_2142_reg[16]_i_1_n_23\,
      CO(3) => \add_ln344_reg_2142_reg[16]_i_1_n_24\,
      CO(2) => \add_ln344_reg_2142_reg[16]_i_1_n_25\,
      CO(1) => \add_ln344_reg_2142_reg[16]_i_1_n_26\,
      CO(0) => \add_ln344_reg_2142_reg[16]_i_1_n_27\,
      DI(7 downto 0) => \^add_ln344_reg_2142[31]_i_18_0\(23 downto 16),
      O(7 downto 0) => trunc_ln345_fu_936_p1(23 downto 16),
      S(7) => \add_ln344_reg_2142[16]_i_2_n_20\,
      S(6) => \add_ln344_reg_2142[16]_i_3_n_20\,
      S(5) => \add_ln344_reg_2142[16]_i_4_n_20\,
      S(4) => \add_ln344_reg_2142[16]_i_5_n_20\,
      S(3) => \add_ln344_reg_2142[16]_i_6_n_20\,
      S(2) => \add_ln344_reg_2142[16]_i_7_n_20\,
      S(1) => \add_ln344_reg_2142[16]_i_8_n_20\,
      S(0) => \add_ln344_reg_2142[16]_i_9_n_20\
    );
\add_ln344_reg_2142_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln344_reg_2142_reg[16]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \NLW_add_ln344_reg_2142_reg[31]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \add_ln344_reg_2142_reg[31]_i_1_n_21\,
      CO(5) => \add_ln344_reg_2142_reg[31]_i_1_n_22\,
      CO(4) => \add_ln344_reg_2142_reg[31]_i_1_n_23\,
      CO(3) => \add_ln344_reg_2142_reg[31]_i_1_n_24\,
      CO(2) => \add_ln344_reg_2142_reg[31]_i_1_n_25\,
      CO(1) => \add_ln344_reg_2142_reg[31]_i_1_n_26\,
      CO(0) => \add_ln344_reg_2142_reg[31]_i_1_n_27\,
      DI(7) => '0',
      DI(6 downto 0) => \^add_ln344_reg_2142[31]_i_18_0\(30 downto 24),
      O(7 downto 0) => trunc_ln345_fu_936_p1(31 downto 24),
      S(7) => \add_ln344_reg_2142[31]_i_4_n_20\,
      S(6) => \add_ln344_reg_2142[31]_i_5_n_20\,
      S(5) => \add_ln344_reg_2142[31]_i_6_n_20\,
      S(4) => \add_ln344_reg_2142[31]_i_7_n_20\,
      S(3) => \add_ln344_reg_2142[31]_i_8_n_20\,
      S(2) => \add_ln344_reg_2142[31]_i_9_n_20\,
      S(1) => \add_ln344_reg_2142[31]_i_10_n_20\,
      S(0) => \add_ln344_reg_2142[31]_i_11_n_20\
    );
\add_ln344_reg_2142_reg[31]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln344_reg_2142_reg[31]_i_3_n_20\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_add_ln344_reg_2142_reg[31]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \add_ln344_reg_2142_reg[31]_i_2_n_22\,
      CO(4) => \add_ln344_reg_2142_reg[31]_i_2_n_23\,
      CO(3) => \add_ln344_reg_2142_reg[31]_i_2_n_24\,
      CO(2) => \add_ln344_reg_2142_reg[31]_i_2_n_25\,
      CO(1) => \add_ln344_reg_2142_reg[31]_i_2_n_26\,
      CO(0) => \add_ln344_reg_2142_reg[31]_i_2_n_27\,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => grp_fu_454_p2(45 downto 40),
      O(7) => \NLW_add_ln344_reg_2142_reg[31]_i_2_O_UNCONNECTED\(7),
      O(6) => grp_fu_485_p4(31),
      O(5 downto 0) => \^add_ln344_reg_2142[31]_i_18_0\(30 downto 25),
      S(7) => '0',
      S(6) => S(0),
      S(5) => \add_ln344_reg_2142[31]_i_13_n_20\,
      S(4) => \add_ln344_reg_2142[31]_i_14_n_20\,
      S(3) => \add_ln344_reg_2142[31]_i_15_n_20\,
      S(2) => \add_ln344_reg_2142[31]_i_16_n_20\,
      S(1) => \add_ln344_reg_2142[31]_i_17_n_20\,
      S(0) => \add_ln344_reg_2142[31]_i_18_n_20\
    );
\add_ln344_reg_2142_reg[31]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln344_reg_2142_reg[8]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \add_ln344_reg_2142_reg[31]_i_3_n_20\,
      CO(6) => \add_ln344_reg_2142_reg[31]_i_3_n_21\,
      CO(5) => \add_ln344_reg_2142_reg[31]_i_3_n_22\,
      CO(4) => \add_ln344_reg_2142_reg[31]_i_3_n_23\,
      CO(3) => \add_ln344_reg_2142_reg[31]_i_3_n_24\,
      CO(2) => \add_ln344_reg_2142_reg[31]_i_3_n_25\,
      CO(1) => \add_ln344_reg_2142_reg[31]_i_3_n_26\,
      CO(0) => \add_ln344_reg_2142_reg[31]_i_3_n_27\,
      DI(7 downto 0) => grp_fu_454_p2(39 downto 32),
      O(7 downto 0) => \^add_ln344_reg_2142[31]_i_18_0\(24 downto 17),
      S(7) => \add_ln344_reg_2142[31]_i_19_n_20\,
      S(6) => \add_ln344_reg_2142[31]_i_20_n_20\,
      S(5) => \add_ln344_reg_2142[31]_i_21_n_20\,
      S(4) => \add_ln344_reg_2142[31]_i_22_n_20\,
      S(3) => \add_ln344_reg_2142[31]_i_23_n_20\,
      S(2) => \add_ln344_reg_2142[31]_i_24_n_20\,
      S(1) => \add_ln344_reg_2142[31]_i_25_n_20\,
      S(0) => \add_ln344_reg_2142[31]_i_26_n_20\
    );
\add_ln344_reg_2142_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln344_reg_2142_reg[0]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \add_ln344_reg_2142_reg[8]_i_1_n_20\,
      CO(6) => \add_ln344_reg_2142_reg[8]_i_1_n_21\,
      CO(5) => \add_ln344_reg_2142_reg[8]_i_1_n_22\,
      CO(4) => \add_ln344_reg_2142_reg[8]_i_1_n_23\,
      CO(3) => \add_ln344_reg_2142_reg[8]_i_1_n_24\,
      CO(2) => \add_ln344_reg_2142_reg[8]_i_1_n_25\,
      CO(1) => \add_ln344_reg_2142_reg[8]_i_1_n_26\,
      CO(0) => \add_ln344_reg_2142_reg[8]_i_1_n_27\,
      DI(7 downto 0) => \^add_ln344_reg_2142[31]_i_18_0\(15 downto 8),
      O(7 downto 0) => trunc_ln345_fu_936_p1(15 downto 8),
      S(7) => \add_ln344_reg_2142[8]_i_3_n_20\,
      S(6) => \add_ln344_reg_2142[8]_i_4_n_20\,
      S(5) => \add_ln344_reg_2142[8]_i_5_n_20\,
      S(4) => \add_ln344_reg_2142[8]_i_6_n_20\,
      S(3) => \add_ln344_reg_2142[8]_i_7_n_20\,
      S(2) => \add_ln344_reg_2142[8]_i_8_n_20\,
      S(1) => \add_ln344_reg_2142[8]_i_9_n_20\,
      S(0) => \add_ln344_reg_2142[8]_i_10_n_20\
    );
\add_ln344_reg_2142_reg[8]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln344_reg_2142_reg[0]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \add_ln344_reg_2142_reg[8]_i_2_n_20\,
      CO(6) => \add_ln344_reg_2142_reg[8]_i_2_n_21\,
      CO(5) => \add_ln344_reg_2142_reg[8]_i_2_n_22\,
      CO(4) => \add_ln344_reg_2142_reg[8]_i_2_n_23\,
      CO(3) => \add_ln344_reg_2142_reg[8]_i_2_n_24\,
      CO(2) => \add_ln344_reg_2142_reg[8]_i_2_n_25\,
      CO(1) => \add_ln344_reg_2142_reg[8]_i_2_n_26\,
      CO(0) => \add_ln344_reg_2142_reg[8]_i_2_n_27\,
      DI(7 downto 0) => grp_fu_454_p2(31 downto 24),
      O(7 downto 0) => \^add_ln344_reg_2142[31]_i_18_0\(16 downto 9),
      S(7) => \add_ln344_reg_2142[8]_i_11_n_20\,
      S(6) => \add_ln344_reg_2142[8]_i_12_n_20\,
      S(5) => \add_ln344_reg_2142[8]_i_13_n_20\,
      S(4) => \add_ln344_reg_2142[8]_i_14_n_20\,
      S(3) => \add_ln344_reg_2142[8]_i_15_n_20\,
      S(2) => \add_ln344_reg_2142[8]_i_16_n_20\,
      S(1) => \add_ln344_reg_2142[8]_i_17_n_20\,
      S(0) => \add_ln344_reg_2142[8]_i_18_n_20\
    );
\add_ln371_reg_2194[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_485_p4(31),
      I1 => O(0),
      O => \reg_525_reg[29]\(0)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => grp_fu_454_p1(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => grp_fu_454_p0(14),
      B(16) => grp_fu_454_p0(14),
      B(15) => grp_fu_454_p0(14),
      B(14 downto 0) => grp_fu_454_p0(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_78,
      P(46) => tmp_product_n_79,
      P(45) => tmp_product_n_80,
      P(44) => tmp_product_n_81,
      P(43) => tmp_product_n_82,
      P(42) => tmp_product_n_83,
      P(41) => tmp_product_n_84,
      P(40) => tmp_product_n_85,
      P(39) => tmp_product_n_86,
      P(38) => tmp_product_n_87,
      P(37) => tmp_product_n_88,
      P(36) => tmp_product_n_89,
      P(35) => tmp_product_n_90,
      P(34) => tmp_product_n_91,
      P(33) => tmp_product_n_92,
      P(32) => tmp_product_n_93,
      P(31) => tmp_product_n_94,
      P(30) => tmp_product_n_95,
      P(29) => tmp_product_n_96,
      P(28) => tmp_product_n_97,
      P(27) => tmp_product_n_98,
      P(26) => tmp_product_n_99,
      P(25) => tmp_product_n_100,
      P(24) => tmp_product_n_101,
      P(23) => tmp_product_n_102,
      P(22) => tmp_product_n_103,
      P(21) => tmp_product_n_104,
      P(20) => tmp_product_n_105,
      P(19) => tmp_product_n_106,
      P(18) => tmp_product_n_107,
      P(17) => tmp_product_n_108,
      P(16 downto 2) => grp_fu_454_p2(16 downto 2),
      P(1 downto 0) => \^dsp_alu_inst\(1 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_126,
      PCOUT(46) => tmp_product_n_127,
      PCOUT(45) => tmp_product_n_128,
      PCOUT(44) => tmp_product_n_129,
      PCOUT(43) => tmp_product_n_130,
      PCOUT(42) => tmp_product_n_131,
      PCOUT(41) => tmp_product_n_132,
      PCOUT(40) => tmp_product_n_133,
      PCOUT(39) => tmp_product_n_134,
      PCOUT(38) => tmp_product_n_135,
      PCOUT(37) => tmp_product_n_136,
      PCOUT(36) => tmp_product_n_137,
      PCOUT(35) => tmp_product_n_138,
      PCOUT(34) => tmp_product_n_139,
      PCOUT(33) => tmp_product_n_140,
      PCOUT(32) => tmp_product_n_141,
      PCOUT(31) => tmp_product_n_142,
      PCOUT(30) => tmp_product_n_143,
      PCOUT(29) => tmp_product_n_144,
      PCOUT(28) => tmp_product_n_145,
      PCOUT(27) => tmp_product_n_146,
      PCOUT(26) => tmp_product_n_147,
      PCOUT(25) => tmp_product_n_148,
      PCOUT(24) => tmp_product_n_149,
      PCOUT(23) => tmp_product_n_150,
      PCOUT(22) => tmp_product_n_151,
      PCOUT(21) => tmp_product_n_152,
      PCOUT(20) => tmp_product_n_153,
      PCOUT(19) => tmp_product_n_154,
      PCOUT(18) => tmp_product_n_155,
      PCOUT(17) => tmp_product_n_156,
      PCOUT(16) => tmp_product_n_157,
      PCOUT(15) => tmp_product_n_158,
      PCOUT(14) => tmp_product_n_159,
      PCOUT(13) => tmp_product_n_160,
      PCOUT(12) => tmp_product_n_161,
      PCOUT(11) => tmp_product_n_162,
      PCOUT(10) => tmp_product_n_163,
      PCOUT(9) => tmp_product_n_164,
      PCOUT(8) => tmp_product_n_165,
      PCOUT(7) => tmp_product_n_166,
      PCOUT(6) => tmp_product_n_167,
      PCOUT(5) => tmp_product_n_168,
      PCOUT(4) => tmp_product_n_169,
      PCOUT(3) => tmp_product_n_170,
      PCOUT(2) => tmp_product_n_171,
      PCOUT(1) => tmp_product_n_172,
      PCOUT(0) => tmp_product_n_173,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => grp_fu_454_p0(14),
      A(28) => grp_fu_454_p0(14),
      A(27) => grp_fu_454_p0(14),
      A(26) => grp_fu_454_p0(14),
      A(25) => grp_fu_454_p0(14),
      A(24) => grp_fu_454_p0(14),
      A(23) => grp_fu_454_p0(14),
      A(22) => grp_fu_454_p0(14),
      A(21) => grp_fu_454_p0(14),
      A(20) => grp_fu_454_p0(14),
      A(19) => grp_fu_454_p0(14),
      A(18) => grp_fu_454_p0(14),
      A(17) => grp_fu_454_p0(14),
      A(16) => grp_fu_454_p0(14),
      A(15) => grp_fu_454_p0(14),
      A(14 downto 0) => grp_fu_454_p0(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => grp_fu_454_p1(31),
      B(16) => grp_fu_454_p1(31),
      B(15) => grp_fu_454_p1(31),
      B(14 downto 0) => grp_fu_454_p1(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_78\,
      P(46) => \tmp_product__0_n_79\,
      P(45) => \tmp_product__0_n_80\,
      P(44) => \tmp_product__0_n_81\,
      P(43) => \tmp_product__0_n_82\,
      P(42) => \tmp_product__0_n_83\,
      P(41) => \tmp_product__0_n_84\,
      P(40) => \tmp_product__0_n_85\,
      P(39) => \tmp_product__0_n_86\,
      P(38) => \tmp_product__0_n_87\,
      P(37) => \tmp_product__0_n_88\,
      P(36) => \tmp_product__0_n_89\,
      P(35) => \tmp_product__0_n_90\,
      P(34) => \tmp_product__0_n_91\,
      P(33) => \tmp_product__0_n_92\,
      P(32) => \tmp_product__0_n_93\,
      P(31) => \tmp_product__0_n_94\,
      P(30) => \tmp_product__0_n_95\,
      P(29) => \^dsp_alu_inst\(2),
      P(28 downto 0) => grp_fu_454_p2(45 downto 17),
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_126,
      PCIN(46) => tmp_product_n_127,
      PCIN(45) => tmp_product_n_128,
      PCIN(44) => tmp_product_n_129,
      PCIN(43) => tmp_product_n_130,
      PCIN(42) => tmp_product_n_131,
      PCIN(41) => tmp_product_n_132,
      PCIN(40) => tmp_product_n_133,
      PCIN(39) => tmp_product_n_134,
      PCIN(38) => tmp_product_n_135,
      PCIN(37) => tmp_product_n_136,
      PCIN(36) => tmp_product_n_137,
      PCIN(35) => tmp_product_n_138,
      PCIN(34) => tmp_product_n_139,
      PCIN(33) => tmp_product_n_140,
      PCIN(32) => tmp_product_n_141,
      PCIN(31) => tmp_product_n_142,
      PCIN(30) => tmp_product_n_143,
      PCIN(29) => tmp_product_n_144,
      PCIN(28) => tmp_product_n_145,
      PCIN(27) => tmp_product_n_146,
      PCIN(26) => tmp_product_n_147,
      PCIN(25) => tmp_product_n_148,
      PCIN(24) => tmp_product_n_149,
      PCIN(23) => tmp_product_n_150,
      PCIN(22) => tmp_product_n_151,
      PCIN(21) => tmp_product_n_152,
      PCIN(20) => tmp_product_n_153,
      PCIN(19) => tmp_product_n_154,
      PCIN(18) => tmp_product_n_155,
      PCIN(17) => tmp_product_n_156,
      PCIN(16) => tmp_product_n_157,
      PCIN(15) => tmp_product_n_158,
      PCIN(14) => tmp_product_n_159,
      PCIN(13) => tmp_product_n_160,
      PCIN(12) => tmp_product_n_161,
      PCIN(11) => tmp_product_n_162,
      PCIN(10) => tmp_product_n_163,
      PCIN(9) => tmp_product_n_164,
      PCIN(8) => tmp_product_n_165,
      PCIN(7) => tmp_product_n_166,
      PCIN(6) => tmp_product_n_167,
      PCIN(5) => tmp_product_n_168,
      PCIN(4) => tmp_product_n_169,
      PCIN(3) => tmp_product_n_170,
      PCIN(2) => tmp_product_n_171,
      PCIN(1) => tmp_product_n_172,
      PCIN(0) => tmp_product_n_173,
      PCOUT(47 downto 0) => \NLW_tmp_product__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product__0_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(22),
      I1 => Q(1),
      I2 => dec_rh2(21),
      I3 => Q(0),
      I4 => dec_rlt2(21),
      O => grp_fu_454_p1(22)
    );
\tmp_product__0_i_11__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(21),
      I1 => Q(1),
      I2 => dec_rh2(20),
      I3 => Q(0),
      I4 => dec_rlt2(20),
      O => grp_fu_454_p1(21)
    );
\tmp_product__0_i_12__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(20),
      I1 => Q(1),
      I2 => dec_rh2(19),
      I3 => Q(0),
      I4 => dec_rlt2(19),
      O => grp_fu_454_p1(20)
    );
\tmp_product__0_i_13__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(19),
      I1 => Q(1),
      I2 => dec_rh2(18),
      I3 => Q(0),
      I4 => dec_rlt2(18),
      O => grp_fu_454_p1(19)
    );
\tmp_product__0_i_14__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(18),
      I1 => Q(1),
      I2 => dec_rh2(17),
      I3 => Q(0),
      I4 => dec_rlt2(17),
      O => grp_fu_454_p1(18)
    );
\tmp_product__0_i_15__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(17),
      I1 => Q(1),
      I2 => dec_rh2(16),
      I3 => Q(0),
      I4 => dec_rlt2(16),
      O => grp_fu_454_p1(17)
    );
\tmp_product__0_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(31),
      I1 => Q(1),
      I2 => dec_rh2(30),
      I3 => Q(0),
      I4 => dec_rlt2(30),
      O => grp_fu_454_p1(31)
    );
\tmp_product__0_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(30),
      I1 => Q(1),
      I2 => dec_rh2(29),
      I3 => Q(0),
      I4 => dec_rlt2(29),
      O => grp_fu_454_p1(30)
    );
\tmp_product__0_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(29),
      I1 => Q(1),
      I2 => dec_rh2(28),
      I3 => Q(0),
      I4 => dec_rlt2(28),
      O => grp_fu_454_p1(29)
    );
\tmp_product__0_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(28),
      I1 => Q(1),
      I2 => dec_rh2(27),
      I3 => Q(0),
      I4 => dec_rlt2(27),
      O => grp_fu_454_p1(28)
    );
\tmp_product__0_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(27),
      I1 => Q(1),
      I2 => dec_rh2(26),
      I3 => Q(0),
      I4 => dec_rlt2(26),
      O => grp_fu_454_p1(27)
    );
\tmp_product__0_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(26),
      I1 => Q(1),
      I2 => dec_rh2(25),
      I3 => Q(0),
      I4 => dec_rlt2(25),
      O => grp_fu_454_p1(26)
    );
\tmp_product__0_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(25),
      I1 => Q(1),
      I2 => dec_rh2(24),
      I3 => Q(0),
      I4 => dec_rlt2(24),
      O => grp_fu_454_p1(25)
    );
\tmp_product__0_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(24),
      I1 => Q(1),
      I2 => dec_rh2(23),
      I3 => Q(0),
      I4 => dec_rlt2(23),
      O => grp_fu_454_p1(24)
    );
\tmp_product__0_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(23),
      I1 => Q(1),
      I2 => dec_rh2(22),
      I3 => Q(0),
      I4 => dec_rlt2(22),
      O => grp_fu_454_p1(23)
    );
\tmp_product_i_10__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(3),
      I1 => Q(1),
      I2 => dec_ah2(5),
      I3 => Q(0),
      I4 => dec_al2(5),
      O => grp_fu_454_p0(5)
    );
\tmp_product_i_11__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(2),
      I1 => Q(1),
      I2 => dec_ah2(4),
      I3 => Q(0),
      I4 => dec_al2(4),
      O => grp_fu_454_p0(4)
    );
\tmp_product_i_12__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(1),
      I1 => Q(1),
      I2 => dec_ah2(3),
      I3 => Q(0),
      I4 => dec_al2(3),
      O => grp_fu_454_p0(3)
    );
\tmp_product_i_13__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(0),
      I1 => Q(1),
      I2 => dec_ah2(2),
      I3 => Q(0),
      I4 => dec_al2(2),
      O => grp_fu_454_p0(2)
    );
\tmp_product_i_14__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => dec_al2(1),
      I1 => Q(0),
      I2 => dec_ah2(1),
      I3 => Q(1),
      O => grp_fu_454_p0(1)
    );
\tmp_product_i_15__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => dec_al2(0),
      I1 => Q(0),
      I2 => dec_ah2(0),
      I3 => Q(1),
      O => grp_fu_454_p0(0)
    );
\tmp_product_i_16__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(16),
      I1 => Q(1),
      I2 => dec_rh2(15),
      I3 => Q(0),
      I4 => dec_rlt2(15),
      O => grp_fu_454_p1(16)
    );
\tmp_product_i_17__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(15),
      I1 => Q(1),
      I2 => dec_rh2(14),
      I3 => Q(0),
      I4 => dec_rlt2(14),
      O => grp_fu_454_p1(15)
    );
\tmp_product_i_18__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(14),
      I1 => Q(1),
      I2 => dec_rh2(13),
      I3 => Q(0),
      I4 => dec_rlt2(13),
      O => grp_fu_454_p1(14)
    );
\tmp_product_i_19__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(13),
      I1 => Q(1),
      I2 => dec_rh2(12),
      I3 => Q(0),
      I4 => dec_rlt2(12),
      O => grp_fu_454_p1(13)
    );
\tmp_product_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(11),
      I1 => Q(1),
      I2 => dec_ah2(14),
      I3 => Q(0),
      I4 => dec_al2(14),
      O => grp_fu_454_p0(14)
    );
\tmp_product_i_20__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(12),
      I1 => Q(1),
      I2 => dec_rh2(11),
      I3 => Q(0),
      I4 => dec_rlt2(11),
      O => grp_fu_454_p1(12)
    );
\tmp_product_i_21__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(11),
      I1 => Q(1),
      I2 => dec_rh2(10),
      I3 => Q(0),
      I4 => dec_rlt2(10),
      O => grp_fu_454_p1(11)
    );
\tmp_product_i_22__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(10),
      I1 => Q(1),
      I2 => dec_rh2(9),
      I3 => Q(0),
      I4 => dec_rlt2(9),
      O => grp_fu_454_p1(10)
    );
\tmp_product_i_23__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(9),
      I1 => Q(1),
      I2 => dec_rh2(8),
      I3 => Q(0),
      I4 => dec_rlt2(8),
      O => grp_fu_454_p1(9)
    );
\tmp_product_i_24__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(8),
      I1 => Q(1),
      I2 => dec_rh2(7),
      I3 => Q(0),
      I4 => dec_rlt2(7),
      O => grp_fu_454_p1(8)
    );
\tmp_product_i_25__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(7),
      I1 => Q(1),
      I2 => dec_rh2(6),
      I3 => Q(0),
      I4 => dec_rlt2(6),
      O => grp_fu_454_p1(7)
    );
\tmp_product_i_26__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(6),
      I1 => Q(1),
      I2 => dec_rh2(5),
      I3 => Q(0),
      I4 => dec_rlt2(5),
      O => grp_fu_454_p1(6)
    );
\tmp_product_i_27__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(5),
      I1 => Q(1),
      I2 => dec_rh2(4),
      I3 => Q(0),
      I4 => dec_rlt2(4),
      O => grp_fu_454_p1(5)
    );
\tmp_product_i_28__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(4),
      I1 => Q(1),
      I2 => dec_rh2(3),
      I3 => Q(0),
      I4 => dec_rlt2(3),
      O => grp_fu_454_p1(4)
    );
\tmp_product_i_29__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(3),
      I1 => Q(1),
      I2 => dec_rh2(2),
      I3 => Q(0),
      I4 => dec_rlt2(2),
      O => grp_fu_454_p1(3)
    );
\tmp_product_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(10),
      I1 => Q(1),
      I2 => dec_ah2(13),
      I3 => Q(0),
      I4 => dec_al2(13),
      O => grp_fu_454_p0(13)
    );
\tmp_product_i_30__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(2),
      I1 => Q(1),
      I2 => dec_rh2(1),
      I3 => Q(0),
      I4 => dec_rlt2(1),
      O => grp_fu_454_p1(2)
    );
\tmp_product_i_31__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(1),
      I1 => Q(1),
      I2 => dec_rh2(0),
      I3 => Q(0),
      I4 => dec_rlt2(0),
      O => grp_fu_454_p1(1)
    );
\tmp_product_i_32__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => q0(0),
      O => grp_fu_454_p1(0)
    );
\tmp_product_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(10),
      I1 => Q(1),
      I2 => dec_ah2(12),
      I3 => Q(0),
      I4 => dec_al2(12),
      O => grp_fu_454_p0(12)
    );
\tmp_product_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(9),
      I1 => Q(1),
      I2 => dec_ah2(11),
      I3 => Q(0),
      I4 => dec_al2(11),
      O => grp_fu_454_p0(11)
    );
\tmp_product_i_5__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(8),
      I1 => Q(1),
      I2 => dec_ah2(10),
      I3 => Q(0),
      I4 => dec_al2(10),
      O => grp_fu_454_p0(10)
    );
\tmp_product_i_6__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(7),
      I1 => Q(1),
      I2 => dec_ah2(9),
      I3 => Q(0),
      I4 => dec_al2(9),
      O => grp_fu_454_p0(9)
    );
\tmp_product_i_7__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(6),
      I1 => Q(1),
      I2 => dec_ah2(8),
      I3 => Q(0),
      I4 => dec_al2(8),
      O => grp_fu_454_p0(8)
    );
\tmp_product_i_8__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(5),
      I1 => Q(1),
      I2 => dec_ah2(7),
      I3 => Q(0),
      I4 => dec_al2(7),
      O => grp_fu_454_p0(7)
    );
\tmp_product_i_9__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(4),
      I1 => Q(1),
      I2 => dec_ah2(6),
      I3 => Q(0),
      I4 => dec_al2(6),
      O => grp_fu_454_p0(6)
    );
\xa1_2_fu_258[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]_0\(13),
      I1 => grp_fu_454_p2(15),
      I2 => \xa1_2_fu_258_reg[7]_0\,
      I3 => sext_ln333_fu_1763_p1(13),
      O => \xa1_2_fu_258_reg[15]\(7)
    );
\xa1_2_fu_258[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]_0\(12),
      I1 => grp_fu_454_p2(14),
      I2 => \xa1_2_fu_258_reg[7]_0\,
      I3 => sext_ln333_fu_1763_p1(12),
      O => \xa1_2_fu_258_reg[15]\(6)
    );
\xa1_2_fu_258[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]_0\(11),
      I1 => grp_fu_454_p2(13),
      I2 => \xa1_2_fu_258_reg[7]_0\,
      I3 => sext_ln333_fu_1763_p1(11),
      O => \xa1_2_fu_258_reg[15]\(5)
    );
\xa1_2_fu_258[15]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]_0\(10),
      I1 => grp_fu_454_p2(12),
      I2 => \xa1_2_fu_258_reg[7]_0\,
      I3 => sext_ln333_fu_1763_p1(10),
      O => \xa1_2_fu_258_reg[15]\(4)
    );
\xa1_2_fu_258[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]_0\(9),
      I1 => grp_fu_454_p2(11),
      I2 => \xa1_2_fu_258_reg[7]_0\,
      I3 => sext_ln333_fu_1763_p1(9),
      O => \xa1_2_fu_258_reg[15]\(3)
    );
\xa1_2_fu_258[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]_0\(8),
      I1 => grp_fu_454_p2(10),
      I2 => \xa1_2_fu_258_reg[7]_0\,
      I3 => sext_ln333_fu_1763_p1(8),
      O => \xa1_2_fu_258_reg[15]\(2)
    );
\xa1_2_fu_258[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]_0\(7),
      I1 => grp_fu_454_p2(9),
      I2 => \xa1_2_fu_258_reg[7]_0\,
      I3 => sext_ln333_fu_1763_p1(7),
      O => \xa1_2_fu_258_reg[15]\(1)
    );
\xa1_2_fu_258[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]_0\(6),
      I1 => grp_fu_454_p2(8),
      I2 => \xa1_2_fu_258_reg[7]_0\,
      I3 => sext_ln333_fu_1763_p1(6),
      O => \xa1_2_fu_258_reg[15]\(0)
    );
\xa1_2_fu_258[23]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]_0\(21),
      I1 => grp_fu_454_p2(23),
      I2 => \xa1_2_fu_258_reg[7]_0\,
      I3 => sext_ln333_fu_1763_p1(21),
      O => \xa1_2_fu_258_reg[23]\(7)
    );
\xa1_2_fu_258[23]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]_0\(20),
      I1 => grp_fu_454_p2(22),
      I2 => \xa1_2_fu_258_reg[7]_0\,
      I3 => sext_ln333_fu_1763_p1(20),
      O => \xa1_2_fu_258_reg[23]\(6)
    );
\xa1_2_fu_258[23]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]_0\(19),
      I1 => grp_fu_454_p2(21),
      I2 => \xa1_2_fu_258_reg[7]_0\,
      I3 => sext_ln333_fu_1763_p1(19),
      O => \xa1_2_fu_258_reg[23]\(5)
    );
\xa1_2_fu_258[23]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]_0\(18),
      I1 => grp_fu_454_p2(20),
      I2 => \xa1_2_fu_258_reg[7]_0\,
      I3 => sext_ln333_fu_1763_p1(18),
      O => \xa1_2_fu_258_reg[23]\(4)
    );
\xa1_2_fu_258[23]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]_0\(17),
      I1 => grp_fu_454_p2(19),
      I2 => \xa1_2_fu_258_reg[7]_0\,
      I3 => sext_ln333_fu_1763_p1(17),
      O => \xa1_2_fu_258_reg[23]\(3)
    );
\xa1_2_fu_258[23]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]_0\(16),
      I1 => grp_fu_454_p2(18),
      I2 => \xa1_2_fu_258_reg[7]_0\,
      I3 => sext_ln333_fu_1763_p1(16),
      O => \xa1_2_fu_258_reg[23]\(2)
    );
\xa1_2_fu_258[23]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]_0\(15),
      I1 => grp_fu_454_p2(17),
      I2 => \xa1_2_fu_258_reg[7]_0\,
      I3 => sext_ln333_fu_1763_p1(15),
      O => \xa1_2_fu_258_reg[23]\(1)
    );
\xa1_2_fu_258[23]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]_0\(14),
      I1 => grp_fu_454_p2(16),
      I2 => \xa1_2_fu_258_reg[7]_0\,
      I3 => sext_ln333_fu_1763_p1(14),
      O => \xa1_2_fu_258_reg[23]\(0)
    );
\xa1_2_fu_258[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]_0\(29),
      I1 => grp_fu_454_p2(31),
      I2 => \xa1_2_fu_258_reg[7]_0\,
      I3 => sext_ln333_fu_1763_p1(29),
      O => \xa1_2_fu_258_reg[31]\(7)
    );
\xa1_2_fu_258[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]_0\(28),
      I1 => grp_fu_454_p2(30),
      I2 => \xa1_2_fu_258_reg[7]_0\,
      I3 => sext_ln333_fu_1763_p1(28),
      O => \xa1_2_fu_258_reg[31]\(6)
    );
\xa1_2_fu_258[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]_0\(27),
      I1 => grp_fu_454_p2(29),
      I2 => \xa1_2_fu_258_reg[7]_0\,
      I3 => sext_ln333_fu_1763_p1(27),
      O => \xa1_2_fu_258_reg[31]\(5)
    );
\xa1_2_fu_258[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]_0\(26),
      I1 => grp_fu_454_p2(28),
      I2 => \xa1_2_fu_258_reg[7]_0\,
      I3 => sext_ln333_fu_1763_p1(26),
      O => \xa1_2_fu_258_reg[31]\(4)
    );
\xa1_2_fu_258[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]_0\(25),
      I1 => grp_fu_454_p2(27),
      I2 => \xa1_2_fu_258_reg[7]_0\,
      I3 => sext_ln333_fu_1763_p1(25),
      O => \xa1_2_fu_258_reg[31]\(3)
    );
\xa1_2_fu_258[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]_0\(24),
      I1 => grp_fu_454_p2(26),
      I2 => \xa1_2_fu_258_reg[7]_0\,
      I3 => sext_ln333_fu_1763_p1(24),
      O => \xa1_2_fu_258_reg[31]\(2)
    );
\xa1_2_fu_258[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]_0\(23),
      I1 => grp_fu_454_p2(25),
      I2 => \xa1_2_fu_258_reg[7]_0\,
      I3 => sext_ln333_fu_1763_p1(23),
      O => \xa1_2_fu_258_reg[31]\(1)
    );
\xa1_2_fu_258[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]_0\(22),
      I1 => grp_fu_454_p2(24),
      I2 => \xa1_2_fu_258_reg[7]_0\,
      I3 => sext_ln333_fu_1763_p1(22),
      O => \xa1_2_fu_258_reg[31]\(0)
    );
\xa1_2_fu_258[39]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]_0\(37),
      I1 => grp_fu_454_p2(39),
      I2 => \xa1_2_fu_258_reg[7]_0\,
      I3 => sext_ln333_fu_1763_p1(34),
      O => \xa1_2_fu_258_reg[39]\(7)
    );
\xa1_2_fu_258[39]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]_0\(36),
      I1 => grp_fu_454_p2(38),
      I2 => \xa1_2_fu_258_reg[7]_0\,
      I3 => sext_ln333_fu_1763_p1(34),
      O => \xa1_2_fu_258_reg[39]\(6)
    );
\xa1_2_fu_258[39]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]_0\(35),
      I1 => grp_fu_454_p2(37),
      I2 => \xa1_2_fu_258_reg[7]_0\,
      I3 => sext_ln333_fu_1763_p1(34),
      O => \xa1_2_fu_258_reg[39]\(5)
    );
\xa1_2_fu_258[39]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]_0\(34),
      I1 => grp_fu_454_p2(36),
      I2 => \xa1_2_fu_258_reg[7]_0\,
      I3 => sext_ln333_fu_1763_p1(34),
      O => \xa1_2_fu_258_reg[39]\(4)
    );
\xa1_2_fu_258[39]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]_0\(33),
      I1 => grp_fu_454_p2(35),
      I2 => \xa1_2_fu_258_reg[7]_0\,
      I3 => sext_ln333_fu_1763_p1(33),
      O => \xa1_2_fu_258_reg[39]\(3)
    );
\xa1_2_fu_258[39]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]_0\(32),
      I1 => grp_fu_454_p2(34),
      I2 => \xa1_2_fu_258_reg[7]_0\,
      I3 => sext_ln333_fu_1763_p1(32),
      O => \xa1_2_fu_258_reg[39]\(2)
    );
\xa1_2_fu_258[39]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]_0\(31),
      I1 => grp_fu_454_p2(33),
      I2 => \xa1_2_fu_258_reg[7]_0\,
      I3 => sext_ln333_fu_1763_p1(31),
      O => \xa1_2_fu_258_reg[39]\(1)
    );
\xa1_2_fu_258[39]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]_0\(30),
      I1 => grp_fu_454_p2(32),
      I2 => \xa1_2_fu_258_reg[7]_0\,
      I3 => sext_ln333_fu_1763_p1(30),
      O => \xa1_2_fu_258_reg[39]\(0)
    );
\xa1_2_fu_258[45]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]_0\(40),
      I1 => grp_fu_454_p2(42),
      I2 => \xa1_2_fu_258_reg[7]_0\,
      I3 => sext_ln333_fu_1763_p1(34),
      O => \xa1_2_fu_258_reg[45]\(2)
    );
\xa1_2_fu_258[45]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]_0\(39),
      I1 => grp_fu_454_p2(41),
      I2 => \xa1_2_fu_258_reg[7]_0\,
      I3 => sext_ln333_fu_1763_p1(34),
      O => \xa1_2_fu_258_reg[45]\(1)
    );
\xa1_2_fu_258[45]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]_0\(38),
      I1 => grp_fu_454_p2(40),
      I2 => \xa1_2_fu_258_reg[7]_0\,
      I3 => sext_ln333_fu_1763_p1(34),
      O => \xa1_2_fu_258_reg[45]\(0)
    );
\xa1_2_fu_258[45]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]_0\(43),
      I1 => grp_fu_454_p2(45),
      I2 => \xa1_2_fu_258_reg[7]_0\,
      I3 => sext_ln333_fu_1763_p1(34),
      O => \xa1_2_fu_258_reg[45]\(5)
    );
\xa1_2_fu_258[45]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]_0\(42),
      I1 => grp_fu_454_p2(44),
      I2 => \xa1_2_fu_258_reg[7]_0\,
      I3 => sext_ln333_fu_1763_p1(34),
      O => \xa1_2_fu_258_reg[45]\(4)
    );
\xa1_2_fu_258[45]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]_0\(41),
      I1 => grp_fu_454_p2(43),
      I2 => \xa1_2_fu_258_reg[7]_0\,
      I3 => sext_ln333_fu_1763_p1(34),
      O => \xa1_2_fu_258_reg[45]\(3)
    );
\xa1_2_fu_258[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]_0\(5),
      I1 => grp_fu_454_p2(7),
      I2 => \xa1_2_fu_258_reg[7]_0\,
      I3 => sext_ln333_fu_1763_p1(5),
      O => \xa1_2_fu_258_reg[7]\(5)
    );
\xa1_2_fu_258[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]_0\(4),
      I1 => grp_fu_454_p2(6),
      I2 => \xa1_2_fu_258_reg[7]_0\,
      I3 => sext_ln333_fu_1763_p1(4),
      O => \xa1_2_fu_258_reg[7]\(4)
    );
\xa1_2_fu_258[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]_0\(3),
      I1 => grp_fu_454_p2(5),
      I2 => \xa1_2_fu_258_reg[7]_0\,
      I3 => sext_ln333_fu_1763_p1(3),
      O => \xa1_2_fu_258_reg[7]\(3)
    );
\xa1_2_fu_258[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]_0\(2),
      I1 => grp_fu_454_p2(4),
      I2 => \xa1_2_fu_258_reg[7]_0\,
      I3 => sext_ln333_fu_1763_p1(2),
      O => \xa1_2_fu_258_reg[7]\(2)
    );
\xa1_2_fu_258[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]_0\(1),
      I1 => grp_fu_454_p2(3),
      I2 => \xa1_2_fu_258_reg[7]_0\,
      I3 => sext_ln333_fu_1763_p1(1),
      O => \xa1_2_fu_258_reg[7]\(1)
    );
\xa1_2_fu_258[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]_0\(0),
      I1 => grp_fu_454_p2(2),
      I2 => \xa1_2_fu_258_reg[7]_0\,
      I3 => sext_ln333_fu_1763_p1(0),
      O => \xa1_2_fu_258_reg[7]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15s_32s_47_1_1_17 is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    B : out STD_LOGIC_VECTOR ( 11 downto 0 );
    O : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \xa2_2_fu_254_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \xa2_2_fu_254_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \xa2_2_fu_254_reg[31]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \xa2_2_fu_254_reg[39]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \xa2_2_fu_254_reg[45]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    h_address0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \idx_fu_250_reg[3]\ : out STD_LOGIC;
    \idx_fu_250_reg[4]\ : out STD_LOGIC;
    CEB2 : in STD_LOGIC;
    CEA2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \xa2_2_fu_254_reg[45]_0\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xa2_2_fu_254_reg[39]_0\ : in STD_LOGIC_VECTOR ( 33 downto 0 );
    \xa2_2_fu_254_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sext_ln333_1_fu_1772_p1 : in STD_LOGIC_VECTOR ( 34 downto 0 );
    xa2_2_fu_254_reg : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \xa2_2_fu_254_reg[7]_0\ : in STD_LOGIC;
    \xa2_2_fu_254_reg[7]_1\ : in STD_LOGIC;
    \q1_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q1_reg[8]_0\ : in STD_LOGIC;
    \q1_reg[8]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_A_B_DATA_INST_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15s_32s_47_1_1_17 : entity is "adpcm_main_mul_15s_32s_47_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15s_32s_47_1_1_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15s_32s_47_1_1_17 is
  signal \^b\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^h_address0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^idx_fu_250_reg[3]\ : STD_LOGIC;
  signal \^idx_fu_250_reg[4]\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__1\ : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_169 : STD_LOGIC;
  signal tmp_product_n_170 : STD_LOGIC;
  signal tmp_product_n_171 : STD_LOGIC;
  signal tmp_product_n_172 : STD_LOGIC;
  signal tmp_product_n_173 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal \xa2_2_fu_254[0]_i_10_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[0]_i_11_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[0]_i_12_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[0]_i_13_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[0]_i_14_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[0]_i_15_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[0]_i_16_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[0]_i_17_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[0]_i_2_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[0]_i_3_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[0]_i_4_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[0]_i_5_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[0]_i_6_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[0]_i_7_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[0]_i_8_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[0]_i_9_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[16]_i_10_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[16]_i_11_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[16]_i_12_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[16]_i_13_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[16]_i_14_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[16]_i_15_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[16]_i_16_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[16]_i_17_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[16]_i_2_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[16]_i_3_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[16]_i_4_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[16]_i_5_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[16]_i_6_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[16]_i_7_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[16]_i_8_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[16]_i_9_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[24]_i_10_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[24]_i_11_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[24]_i_12_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[24]_i_13_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[24]_i_14_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[24]_i_15_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[24]_i_16_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[24]_i_17_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[24]_i_2_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[24]_i_3_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[24]_i_4_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[24]_i_5_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[24]_i_6_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[24]_i_7_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[24]_i_8_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[24]_i_9_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[32]_i_10_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[32]_i_11_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[32]_i_12_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[32]_i_13_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[32]_i_14_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[32]_i_15_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[32]_i_16_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[32]_i_17_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[32]_i_2_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[32]_i_3_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[32]_i_4_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[32]_i_5_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[32]_i_6_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[32]_i_7_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[32]_i_8_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[32]_i_9_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[40]_i_10_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[40]_i_11_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[40]_i_12_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[40]_i_2_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[40]_i_3_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[40]_i_4_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[40]_i_5_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[40]_i_6_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[40]_i_8_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[40]_i_9_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[8]_i_10_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[8]_i_11_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[8]_i_12_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[8]_i_13_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[8]_i_14_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[8]_i_15_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[8]_i_16_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[8]_i_17_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[8]_i_2_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[8]_i_3_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[8]_i_4_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[8]_i_5_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[8]_i_6_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[8]_i_7_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[8]_i_8_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254[8]_i_9_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[0]_i_1_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[0]_i_1_n_21\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[0]_i_1_n_22\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[0]_i_1_n_23\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[0]_i_1_n_24\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[0]_i_1_n_25\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[0]_i_1_n_26\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[0]_i_1_n_27\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[16]_i_1_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[16]_i_1_n_21\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[16]_i_1_n_22\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[16]_i_1_n_23\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[16]_i_1_n_24\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[16]_i_1_n_25\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[16]_i_1_n_26\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[16]_i_1_n_27\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[24]_i_1_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[24]_i_1_n_21\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[24]_i_1_n_22\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[24]_i_1_n_23\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[24]_i_1_n_24\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[24]_i_1_n_25\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[24]_i_1_n_26\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[24]_i_1_n_27\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[32]_i_1_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[32]_i_1_n_21\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[32]_i_1_n_22\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[32]_i_1_n_23\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[32]_i_1_n_24\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[32]_i_1_n_25\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[32]_i_1_n_26\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[32]_i_1_n_27\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[40]_i_1_n_23\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[40]_i_1_n_24\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[40]_i_1_n_25\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[40]_i_1_n_26\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[40]_i_1_n_27\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[8]_i_1_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[8]_i_1_n_21\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[8]_i_1_n_22\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[8]_i_1_n_23\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[8]_i_1_n_24\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[8]_i_1_n_25\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[8]_i_1_n_26\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg[8]_i_1_n_27\ : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_xa2_2_fu_254_reg[40]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_xa2_2_fu_254_reg[40]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
  attribute KEEP_HIERARCHY of \tmp_product__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product_i_17__9\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \tmp_product_i_18__9\ : label is "soft_lutpair150";
begin
  B(11 downto 0) <= \^b\(11 downto 0);
  h_address0(1 downto 0) <= \^h_address0\(1 downto 0);
  \idx_fu_250_reg[3]\ <= \^idx_fu_250_reg[3]\;
  \idx_fu_250_reg[4]\ <= \^idx_fu_250_reg[4]\;
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \^b\(11),
      B(16) => \^b\(11),
      B(15) => \^b\(11),
      B(14 downto 13) => \^b\(11 downto 10),
      B(12 downto 2) => \^b\(10 downto 0),
      B(1 downto 0) => B"00",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEB2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_78,
      P(46) => tmp_product_n_79,
      P(45) => tmp_product_n_80,
      P(44) => tmp_product_n_81,
      P(43) => tmp_product_n_82,
      P(42) => tmp_product_n_83,
      P(41) => tmp_product_n_84,
      P(40) => tmp_product_n_85,
      P(39) => tmp_product_n_86,
      P(38) => tmp_product_n_87,
      P(37) => tmp_product_n_88,
      P(36) => tmp_product_n_89,
      P(35) => tmp_product_n_90,
      P(34) => tmp_product_n_91,
      P(33) => tmp_product_n_92,
      P(32) => tmp_product_n_93,
      P(31) => tmp_product_n_94,
      P(30) => tmp_product_n_95,
      P(29) => tmp_product_n_96,
      P(28) => tmp_product_n_97,
      P(27) => tmp_product_n_98,
      P(26) => tmp_product_n_99,
      P(25) => tmp_product_n_100,
      P(24) => tmp_product_n_101,
      P(23) => tmp_product_n_102,
      P(22) => tmp_product_n_103,
      P(21) => tmp_product_n_104,
      P(20) => tmp_product_n_105,
      P(19) => tmp_product_n_106,
      P(18) => tmp_product_n_107,
      P(17) => tmp_product_n_108,
      P(16 downto 0) => \tmp_product__1\(16 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_126,
      PCOUT(46) => tmp_product_n_127,
      PCOUT(45) => tmp_product_n_128,
      PCOUT(44) => tmp_product_n_129,
      PCOUT(43) => tmp_product_n_130,
      PCOUT(42) => tmp_product_n_131,
      PCOUT(41) => tmp_product_n_132,
      PCOUT(40) => tmp_product_n_133,
      PCOUT(39) => tmp_product_n_134,
      PCOUT(38) => tmp_product_n_135,
      PCOUT(37) => tmp_product_n_136,
      PCOUT(36) => tmp_product_n_137,
      PCOUT(35) => tmp_product_n_138,
      PCOUT(34) => tmp_product_n_139,
      PCOUT(33) => tmp_product_n_140,
      PCOUT(32) => tmp_product_n_141,
      PCOUT(31) => tmp_product_n_142,
      PCOUT(30) => tmp_product_n_143,
      PCOUT(29) => tmp_product_n_144,
      PCOUT(28) => tmp_product_n_145,
      PCOUT(27) => tmp_product_n_146,
      PCOUT(26) => tmp_product_n_147,
      PCOUT(25) => tmp_product_n_148,
      PCOUT(24) => tmp_product_n_149,
      PCOUT(23) => tmp_product_n_150,
      PCOUT(22) => tmp_product_n_151,
      PCOUT(21) => tmp_product_n_152,
      PCOUT(20) => tmp_product_n_153,
      PCOUT(19) => tmp_product_n_154,
      PCOUT(18) => tmp_product_n_155,
      PCOUT(17) => tmp_product_n_156,
      PCOUT(16) => tmp_product_n_157,
      PCOUT(15) => tmp_product_n_158,
      PCOUT(14) => tmp_product_n_159,
      PCOUT(13) => tmp_product_n_160,
      PCOUT(12) => tmp_product_n_161,
      PCOUT(11) => tmp_product_n_162,
      PCOUT(10) => tmp_product_n_163,
      PCOUT(9) => tmp_product_n_164,
      PCOUT(8) => tmp_product_n_165,
      PCOUT(7) => tmp_product_n_166,
      PCOUT(6) => tmp_product_n_167,
      PCOUT(5) => tmp_product_n_168,
      PCOUT(4) => tmp_product_n_169,
      PCOUT(3) => tmp_product_n_170,
      PCOUT(2) => tmp_product_n_171,
      PCOUT(1) => tmp_product_n_172,
      PCOUT(0) => tmp_product_n_173,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => \^b\(11),
      A(28) => \^b\(11),
      A(27) => \^b\(11),
      A(26) => \^b\(11),
      A(25) => \^b\(11),
      A(24) => \^b\(11),
      A(23) => \^b\(11),
      A(22) => \^b\(11),
      A(21) => \^b\(11),
      A(20) => \^b\(11),
      A(19) => \^b\(11),
      A(18) => \^b\(11),
      A(17) => \^b\(11),
      A(16) => \^b\(11),
      A(15) => \^b\(11),
      A(14 downto 13) => \^b\(11 downto 10),
      A(12 downto 2) => \^b\(10 downto 0),
      A(1 downto 0) => B"00",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(31),
      B(16) => q00(31),
      B(15) => q00(31),
      B(14 downto 0) => q00(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEB2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_78\,
      P(46) => \tmp_product__0_n_79\,
      P(45) => \tmp_product__0_n_80\,
      P(44) => \tmp_product__0_n_81\,
      P(43) => \tmp_product__0_n_82\,
      P(42) => \tmp_product__0_n_83\,
      P(41) => \tmp_product__0_n_84\,
      P(40) => \tmp_product__0_n_85\,
      P(39) => \tmp_product__0_n_86\,
      P(38) => \tmp_product__0_n_87\,
      P(37) => \tmp_product__0_n_88\,
      P(36) => \tmp_product__0_n_89\,
      P(35) => \tmp_product__0_n_90\,
      P(34) => \tmp_product__0_n_91\,
      P(33) => \tmp_product__0_n_92\,
      P(32) => \tmp_product__0_n_93\,
      P(31) => \tmp_product__0_n_94\,
      P(30) => \tmp_product__0_n_95\,
      P(29) => \tmp_product__0_n_96\,
      P(28) => P(0),
      P(27 downto 0) => \tmp_product__1\(44 downto 17),
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_126,
      PCIN(46) => tmp_product_n_127,
      PCIN(45) => tmp_product_n_128,
      PCIN(44) => tmp_product_n_129,
      PCIN(43) => tmp_product_n_130,
      PCIN(42) => tmp_product_n_131,
      PCIN(41) => tmp_product_n_132,
      PCIN(40) => tmp_product_n_133,
      PCIN(39) => tmp_product_n_134,
      PCIN(38) => tmp_product_n_135,
      PCIN(37) => tmp_product_n_136,
      PCIN(36) => tmp_product_n_137,
      PCIN(35) => tmp_product_n_138,
      PCIN(34) => tmp_product_n_139,
      PCIN(33) => tmp_product_n_140,
      PCIN(32) => tmp_product_n_141,
      PCIN(31) => tmp_product_n_142,
      PCIN(30) => tmp_product_n_143,
      PCIN(29) => tmp_product_n_144,
      PCIN(28) => tmp_product_n_145,
      PCIN(27) => tmp_product_n_146,
      PCIN(26) => tmp_product_n_147,
      PCIN(25) => tmp_product_n_148,
      PCIN(24) => tmp_product_n_149,
      PCIN(23) => tmp_product_n_150,
      PCIN(22) => tmp_product_n_151,
      PCIN(21) => tmp_product_n_152,
      PCIN(20) => tmp_product_n_153,
      PCIN(19) => tmp_product_n_154,
      PCIN(18) => tmp_product_n_155,
      PCIN(17) => tmp_product_n_156,
      PCIN(16) => tmp_product_n_157,
      PCIN(15) => tmp_product_n_158,
      PCIN(14) => tmp_product_n_159,
      PCIN(13) => tmp_product_n_160,
      PCIN(12) => tmp_product_n_161,
      PCIN(11) => tmp_product_n_162,
      PCIN(10) => tmp_product_n_163,
      PCIN(9) => tmp_product_n_164,
      PCIN(8) => tmp_product_n_165,
      PCIN(7) => tmp_product_n_166,
      PCIN(6) => tmp_product_n_167,
      PCIN(5) => tmp_product_n_168,
      PCIN(4) => tmp_product_n_169,
      PCIN(3) => tmp_product_n_170,
      PCIN(2) => tmp_product_n_171,
      PCIN(1) => tmp_product_n_172,
      PCIN(0) => tmp_product_n_173,
      PCOUT(47 downto 0) => \NLW_tmp_product__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product_i_10__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001015656A202A"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(0),
      I1 => \q1_reg[8]\(0),
      I2 => \q1_reg[8]_0\,
      I3 => DSP_A_B_DATA_INST_0(0),
      I4 => \^h_address0\(0),
      I5 => \^h_address0\(1),
      O => \^b\(3)
    );
\tmp_product_i_11__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BABF9A95DFD5"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(0),
      I1 => \q1_reg[8]\(0),
      I2 => \q1_reg[8]_0\,
      I3 => DSP_A_B_DATA_INST_0(0),
      I4 => \^h_address0\(1),
      I5 => \^h_address0\(0),
      O => \^b\(2)
    );
\tmp_product_i_12__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0888888F088"
    )
        port map (
      I0 => \^idx_fu_250_reg[4]\,
      I1 => DSP_A_B_DATA_INST(0),
      I2 => \^idx_fu_250_reg[3]\,
      I3 => DSP_A_B_DATA_INST_0(0),
      I4 => \q1_reg[8]_0\,
      I5 => \q1_reg[8]\(0),
      O => \^b\(1)
    );
\tmp_product_i_13__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222D1DDD111"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(0),
      I1 => \^h_address0\(0),
      I2 => \q1_reg[8]\(0),
      I3 => \q1_reg[8]_0\,
      I4 => DSP_A_B_DATA_INST_0(0),
      I5 => \^h_address0\(1),
      O => \^b\(0)
    );
\tmp_product_i_14__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFF6A00"
    )
        port map (
      I0 => \q1_reg[8]\(2),
      I1 => \q1_reg[8]\(0),
      I2 => \q1_reg[8]\(1),
      I3 => \q1_reg[8]_0\,
      I4 => \q1_reg[8]_1\(0),
      O => \^h_address0\(0)
    );
\tmp_product_i_16__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAFFFF6AAA0000"
    )
        port map (
      I0 => \q1_reg[8]\(3),
      I1 => \q1_reg[8]\(1),
      I2 => \q1_reg[8]\(0),
      I3 => \q1_reg[8]\(2),
      I4 => \q1_reg[8]_0\,
      I5 => \q1_reg[8]_1\(1),
      O => \^h_address0\(1)
    );
\tmp_product_i_17__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^h_address0\(1),
      I1 => \^h_address0\(0),
      O => \^idx_fu_250_reg[4]\
    );
\tmp_product_i_18__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^h_address0\(0),
      I1 => \^h_address0\(1),
      O => \^idx_fu_250_reg[3]\
    );
\tmp_product_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440004077788878"
    )
        port map (
      I0 => \^h_address0\(0),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(0),
      I3 => \q1_reg[8]_0\,
      I4 => \q1_reg[8]\(0),
      I5 => \^h_address0\(1),
      O => \^b\(11)
    );
\tmp_product_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202220007C777CCC"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(0),
      I1 => \^h_address0\(0),
      I2 => \q1_reg[8]\(0),
      I3 => \q1_reg[8]_0\,
      I4 => DSP_A_B_DATA_INST_0(0),
      I5 => \^h_address0\(1),
      O => \^b\(10)
    );
\tmp_product_i_4__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BABF8A80CFC0"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(0),
      I1 => \q1_reg[8]\(0),
      I2 => \q1_reg[8]_0\,
      I3 => DSP_A_B_DATA_INST_0(0),
      I4 => \^h_address0\(1),
      I5 => \^h_address0\(0),
      O => \^b\(9)
    );
\tmp_product_i_5__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BABF8A80EFEA"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(0),
      I1 => \q1_reg[8]\(0),
      I2 => \q1_reg[8]_0\,
      I3 => DSP_A_B_DATA_INST_0(0),
      I4 => \^h_address0\(1),
      I5 => \^h_address0\(0),
      O => \^b\(8)
    );
\tmp_product_i_6__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6363630000006300"
    )
        port map (
      I0 => \^h_address0\(0),
      I1 => \^h_address0\(1),
      I2 => DSP_A_B_DATA_INST(0),
      I3 => DSP_A_B_DATA_INST_0(0),
      I4 => \q1_reg[8]_0\,
      I5 => \q1_reg[8]\(0),
      O => \^b\(7)
    );
\tmp_product_i_7__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440004077744474"
    )
        port map (
      I0 => \^h_address0\(0),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(0),
      I3 => \q1_reg[8]_0\,
      I4 => \q1_reg[8]\(0),
      I5 => \^h_address0\(1),
      O => \^b\(6)
    );
\tmp_product_i_8__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"23222333F3FFF333"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(0),
      I1 => \^h_address0\(1),
      I2 => \q1_reg[8]\(0),
      I3 => \q1_reg[8]_0\,
      I4 => DSP_A_B_DATA_INST_0(0),
      I5 => \^h_address0\(0),
      O => \^b\(5)
    );
\tmp_product_i_9__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20222000D1DDD111"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(0),
      I1 => \^h_address0\(0),
      I2 => \q1_reg[8]\(0),
      I3 => \q1_reg[8]_0\,
      I4 => DSP_A_B_DATA_INST_0(0),
      I5 => \^h_address0\(1),
      O => \^b\(4)
    );
\xa2_2_fu_254[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(7),
      I1 => \xa2_2_fu_254_reg[39]_0\(5),
      I2 => \xa2_2_fu_254_reg[45]_0\,
      I3 => sext_ln333_1_fu_1772_p1(3),
      O => \xa2_2_fu_254[0]_i_10_n_20\
    );
\xa2_2_fu_254[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(6),
      I1 => \xa2_2_fu_254_reg[39]_0\(4),
      I2 => \xa2_2_fu_254_reg[45]_0\,
      I3 => sext_ln333_1_fu_1772_p1(2),
      O => \xa2_2_fu_254[0]_i_11_n_20\
    );
\xa2_2_fu_254[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(5),
      I1 => \xa2_2_fu_254_reg[39]_0\(3),
      I2 => \xa2_2_fu_254_reg[45]_0\,
      I3 => sext_ln333_1_fu_1772_p1(1),
      O => \xa2_2_fu_254[0]_i_12_n_20\
    );
\xa2_2_fu_254[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(4),
      I1 => \xa2_2_fu_254_reg[39]_0\(2),
      I2 => \xa2_2_fu_254_reg[45]_0\,
      I3 => sext_ln333_1_fu_1772_p1(0),
      O => \xa2_2_fu_254[0]_i_13_n_20\
    );
\xa2_2_fu_254[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6F6F6060606F606"
    )
        port map (
      I0 => \tmp_product__1\(3),
      I1 => \xa2_2_fu_254_reg[39]_0\(1),
      I2 => \xa2_2_fu_254_reg[45]_0\,
      I3 => \xa2_2_fu_254_reg[7]\(1),
      I4 => Q(0),
      I5 => q0(1),
      O => \xa2_2_fu_254[0]_i_14_n_20\
    );
\xa2_2_fu_254[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6F6F6060606F606"
    )
        port map (
      I0 => \tmp_product__1\(2),
      I1 => \xa2_2_fu_254_reg[39]_0\(0),
      I2 => \xa2_2_fu_254_reg[45]_0\,
      I3 => \xa2_2_fu_254_reg[7]\(0),
      I4 => Q(0),
      I5 => q0(0),
      O => \xa2_2_fu_254[0]_i_15_n_20\
    );
\xa2_2_fu_254[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \tmp_product__1\(1),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      I2 => \xa2_2_fu_254_reg[7]_1\,
      O => \xa2_2_fu_254[0]_i_16_n_20\
    );
\xa2_2_fu_254[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \tmp_product__1\(0),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      I2 => \xa2_2_fu_254_reg[7]_0\,
      O => \xa2_2_fu_254[0]_i_17_n_20\
    );
\xa2_2_fu_254[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(7),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[0]_i_2_n_20\
    );
\xa2_2_fu_254[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(6),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[0]_i_3_n_20\
    );
\xa2_2_fu_254[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(5),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[0]_i_4_n_20\
    );
\xa2_2_fu_254[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(4),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[0]_i_5_n_20\
    );
\xa2_2_fu_254[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(3),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[0]_i_6_n_20\
    );
\xa2_2_fu_254[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(2),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[0]_i_7_n_20\
    );
\xa2_2_fu_254[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(1),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[0]_i_8_n_20\
    );
\xa2_2_fu_254[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(0),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[0]_i_9_n_20\
    );
\xa2_2_fu_254[16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(23),
      I1 => \xa2_2_fu_254_reg[39]_0\(21),
      I2 => \xa2_2_fu_254_reg[45]_0\,
      I3 => sext_ln333_1_fu_1772_p1(19),
      O => \xa2_2_fu_254[16]_i_10_n_20\
    );
\xa2_2_fu_254[16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(22),
      I1 => \xa2_2_fu_254_reg[39]_0\(20),
      I2 => \xa2_2_fu_254_reg[45]_0\,
      I3 => sext_ln333_1_fu_1772_p1(18),
      O => \xa2_2_fu_254[16]_i_11_n_20\
    );
\xa2_2_fu_254[16]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(21),
      I1 => \xa2_2_fu_254_reg[39]_0\(19),
      I2 => \xa2_2_fu_254_reg[45]_0\,
      I3 => sext_ln333_1_fu_1772_p1(17),
      O => \xa2_2_fu_254[16]_i_12_n_20\
    );
\xa2_2_fu_254[16]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(20),
      I1 => \xa2_2_fu_254_reg[39]_0\(18),
      I2 => \xa2_2_fu_254_reg[45]_0\,
      I3 => sext_ln333_1_fu_1772_p1(16),
      O => \xa2_2_fu_254[16]_i_13_n_20\
    );
\xa2_2_fu_254[16]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(19),
      I1 => \xa2_2_fu_254_reg[39]_0\(17),
      I2 => \xa2_2_fu_254_reg[45]_0\,
      I3 => sext_ln333_1_fu_1772_p1(15),
      O => \xa2_2_fu_254[16]_i_14_n_20\
    );
\xa2_2_fu_254[16]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(18),
      I1 => \xa2_2_fu_254_reg[39]_0\(16),
      I2 => \xa2_2_fu_254_reg[45]_0\,
      I3 => sext_ln333_1_fu_1772_p1(14),
      O => \xa2_2_fu_254[16]_i_15_n_20\
    );
\xa2_2_fu_254[16]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(17),
      I1 => \xa2_2_fu_254_reg[39]_0\(15),
      I2 => \xa2_2_fu_254_reg[45]_0\,
      I3 => sext_ln333_1_fu_1772_p1(13),
      O => \xa2_2_fu_254[16]_i_16_n_20\
    );
\xa2_2_fu_254[16]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(16),
      I1 => \xa2_2_fu_254_reg[39]_0\(14),
      I2 => \xa2_2_fu_254_reg[45]_0\,
      I3 => sext_ln333_1_fu_1772_p1(12),
      O => \xa2_2_fu_254[16]_i_17_n_20\
    );
\xa2_2_fu_254[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(23),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[16]_i_2_n_20\
    );
\xa2_2_fu_254[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(22),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[16]_i_3_n_20\
    );
\xa2_2_fu_254[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(21),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[16]_i_4_n_20\
    );
\xa2_2_fu_254[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(20),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[16]_i_5_n_20\
    );
\xa2_2_fu_254[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(19),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[16]_i_6_n_20\
    );
\xa2_2_fu_254[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(18),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[16]_i_7_n_20\
    );
\xa2_2_fu_254[16]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(17),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[16]_i_8_n_20\
    );
\xa2_2_fu_254[16]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(16),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[16]_i_9_n_20\
    );
\xa2_2_fu_254[24]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(31),
      I1 => \xa2_2_fu_254_reg[39]_0\(29),
      I2 => \xa2_2_fu_254_reg[45]_0\,
      I3 => sext_ln333_1_fu_1772_p1(27),
      O => \xa2_2_fu_254[24]_i_10_n_20\
    );
\xa2_2_fu_254[24]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(30),
      I1 => \xa2_2_fu_254_reg[39]_0\(28),
      I2 => \xa2_2_fu_254_reg[45]_0\,
      I3 => sext_ln333_1_fu_1772_p1(26),
      O => \xa2_2_fu_254[24]_i_11_n_20\
    );
\xa2_2_fu_254[24]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(29),
      I1 => \xa2_2_fu_254_reg[39]_0\(27),
      I2 => \xa2_2_fu_254_reg[45]_0\,
      I3 => sext_ln333_1_fu_1772_p1(25),
      O => \xa2_2_fu_254[24]_i_12_n_20\
    );
\xa2_2_fu_254[24]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(28),
      I1 => \xa2_2_fu_254_reg[39]_0\(26),
      I2 => \xa2_2_fu_254_reg[45]_0\,
      I3 => sext_ln333_1_fu_1772_p1(24),
      O => \xa2_2_fu_254[24]_i_13_n_20\
    );
\xa2_2_fu_254[24]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(27),
      I1 => \xa2_2_fu_254_reg[39]_0\(25),
      I2 => \xa2_2_fu_254_reg[45]_0\,
      I3 => sext_ln333_1_fu_1772_p1(23),
      O => \xa2_2_fu_254[24]_i_14_n_20\
    );
\xa2_2_fu_254[24]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(26),
      I1 => \xa2_2_fu_254_reg[39]_0\(24),
      I2 => \xa2_2_fu_254_reg[45]_0\,
      I3 => sext_ln333_1_fu_1772_p1(22),
      O => \xa2_2_fu_254[24]_i_15_n_20\
    );
\xa2_2_fu_254[24]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(25),
      I1 => \xa2_2_fu_254_reg[39]_0\(23),
      I2 => \xa2_2_fu_254_reg[45]_0\,
      I3 => sext_ln333_1_fu_1772_p1(21),
      O => \xa2_2_fu_254[24]_i_16_n_20\
    );
\xa2_2_fu_254[24]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(24),
      I1 => \xa2_2_fu_254_reg[39]_0\(22),
      I2 => \xa2_2_fu_254_reg[45]_0\,
      I3 => sext_ln333_1_fu_1772_p1(20),
      O => \xa2_2_fu_254[24]_i_17_n_20\
    );
\xa2_2_fu_254[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(31),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[24]_i_2_n_20\
    );
\xa2_2_fu_254[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(30),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[24]_i_3_n_20\
    );
\xa2_2_fu_254[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(29),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[24]_i_4_n_20\
    );
\xa2_2_fu_254[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(28),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[24]_i_5_n_20\
    );
\xa2_2_fu_254[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(27),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[24]_i_6_n_20\
    );
\xa2_2_fu_254[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(26),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[24]_i_7_n_20\
    );
\xa2_2_fu_254[24]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(25),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[24]_i_8_n_20\
    );
\xa2_2_fu_254[24]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(24),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[24]_i_9_n_20\
    );
\xa2_2_fu_254[32]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(39),
      I1 => xa2_2_fu_254_reg(3),
      I2 => \xa2_2_fu_254_reg[45]_0\,
      I3 => sext_ln333_1_fu_1772_p1(34),
      O => \xa2_2_fu_254[32]_i_10_n_20\
    );
\xa2_2_fu_254[32]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(38),
      I1 => xa2_2_fu_254_reg(2),
      I2 => \xa2_2_fu_254_reg[45]_0\,
      I3 => sext_ln333_1_fu_1772_p1(34),
      O => \xa2_2_fu_254[32]_i_11_n_20\
    );
\xa2_2_fu_254[32]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(37),
      I1 => xa2_2_fu_254_reg(1),
      I2 => \xa2_2_fu_254_reg[45]_0\,
      I3 => sext_ln333_1_fu_1772_p1(33),
      O => \xa2_2_fu_254[32]_i_12_n_20\
    );
\xa2_2_fu_254[32]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(36),
      I1 => xa2_2_fu_254_reg(0),
      I2 => \xa2_2_fu_254_reg[45]_0\,
      I3 => sext_ln333_1_fu_1772_p1(32),
      O => \xa2_2_fu_254[32]_i_13_n_20\
    );
\xa2_2_fu_254[32]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(35),
      I1 => \xa2_2_fu_254_reg[39]_0\(33),
      I2 => \xa2_2_fu_254_reg[45]_0\,
      I3 => sext_ln333_1_fu_1772_p1(31),
      O => \xa2_2_fu_254[32]_i_14_n_20\
    );
\xa2_2_fu_254[32]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(34),
      I1 => \xa2_2_fu_254_reg[39]_0\(32),
      I2 => \xa2_2_fu_254_reg[45]_0\,
      I3 => sext_ln333_1_fu_1772_p1(30),
      O => \xa2_2_fu_254[32]_i_15_n_20\
    );
\xa2_2_fu_254[32]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(33),
      I1 => \xa2_2_fu_254_reg[39]_0\(31),
      I2 => \xa2_2_fu_254_reg[45]_0\,
      I3 => sext_ln333_1_fu_1772_p1(29),
      O => \xa2_2_fu_254[32]_i_16_n_20\
    );
\xa2_2_fu_254[32]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(32),
      I1 => \xa2_2_fu_254_reg[39]_0\(30),
      I2 => \xa2_2_fu_254_reg[45]_0\,
      I3 => sext_ln333_1_fu_1772_p1(28),
      O => \xa2_2_fu_254[32]_i_17_n_20\
    );
\xa2_2_fu_254[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(39),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[32]_i_2_n_20\
    );
\xa2_2_fu_254[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(38),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[32]_i_3_n_20\
    );
\xa2_2_fu_254[32]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(37),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[32]_i_4_n_20\
    );
\xa2_2_fu_254[32]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(36),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[32]_i_5_n_20\
    );
\xa2_2_fu_254[32]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(35),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[32]_i_6_n_20\
    );
\xa2_2_fu_254[32]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(34),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[32]_i_7_n_20\
    );
\xa2_2_fu_254[32]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(33),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[32]_i_8_n_20\
    );
\xa2_2_fu_254[32]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(32),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[32]_i_9_n_20\
    );
\xa2_2_fu_254[40]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(42),
      I1 => xa2_2_fu_254_reg(6),
      I2 => \xa2_2_fu_254_reg[45]_0\,
      I3 => sext_ln333_1_fu_1772_p1(34),
      O => \xa2_2_fu_254[40]_i_10_n_20\
    );
\xa2_2_fu_254[40]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(41),
      I1 => xa2_2_fu_254_reg(5),
      I2 => \xa2_2_fu_254_reg[45]_0\,
      I3 => sext_ln333_1_fu_1772_p1(34),
      O => \xa2_2_fu_254[40]_i_11_n_20\
    );
\xa2_2_fu_254[40]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(40),
      I1 => xa2_2_fu_254_reg(4),
      I2 => \xa2_2_fu_254_reg[45]_0\,
      I3 => sext_ln333_1_fu_1772_p1(34),
      O => \xa2_2_fu_254[40]_i_12_n_20\
    );
\xa2_2_fu_254[40]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(44),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[40]_i_2_n_20\
    );
\xa2_2_fu_254[40]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(43),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[40]_i_3_n_20\
    );
\xa2_2_fu_254[40]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(42),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[40]_i_4_n_20\
    );
\xa2_2_fu_254[40]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(41),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[40]_i_5_n_20\
    );
\xa2_2_fu_254[40]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(40),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[40]_i_6_n_20\
    );
\xa2_2_fu_254[40]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(44),
      I1 => xa2_2_fu_254_reg(8),
      I2 => \xa2_2_fu_254_reg[45]_0\,
      I3 => sext_ln333_1_fu_1772_p1(34),
      O => \xa2_2_fu_254[40]_i_8_n_20\
    );
\xa2_2_fu_254[40]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(43),
      I1 => xa2_2_fu_254_reg(7),
      I2 => \xa2_2_fu_254_reg[45]_0\,
      I3 => sext_ln333_1_fu_1772_p1(34),
      O => \xa2_2_fu_254[40]_i_9_n_20\
    );
\xa2_2_fu_254[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(15),
      I1 => \xa2_2_fu_254_reg[39]_0\(13),
      I2 => \xa2_2_fu_254_reg[45]_0\,
      I3 => sext_ln333_1_fu_1772_p1(11),
      O => \xa2_2_fu_254[8]_i_10_n_20\
    );
\xa2_2_fu_254[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(14),
      I1 => \xa2_2_fu_254_reg[39]_0\(12),
      I2 => \xa2_2_fu_254_reg[45]_0\,
      I3 => sext_ln333_1_fu_1772_p1(10),
      O => \xa2_2_fu_254[8]_i_11_n_20\
    );
\xa2_2_fu_254[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(13),
      I1 => \xa2_2_fu_254_reg[39]_0\(11),
      I2 => \xa2_2_fu_254_reg[45]_0\,
      I3 => sext_ln333_1_fu_1772_p1(9),
      O => \xa2_2_fu_254[8]_i_12_n_20\
    );
\xa2_2_fu_254[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(12),
      I1 => \xa2_2_fu_254_reg[39]_0\(10),
      I2 => \xa2_2_fu_254_reg[45]_0\,
      I3 => sext_ln333_1_fu_1772_p1(8),
      O => \xa2_2_fu_254[8]_i_13_n_20\
    );
\xa2_2_fu_254[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(11),
      I1 => \xa2_2_fu_254_reg[39]_0\(9),
      I2 => \xa2_2_fu_254_reg[45]_0\,
      I3 => sext_ln333_1_fu_1772_p1(7),
      O => \xa2_2_fu_254[8]_i_14_n_20\
    );
\xa2_2_fu_254[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(10),
      I1 => \xa2_2_fu_254_reg[39]_0\(8),
      I2 => \xa2_2_fu_254_reg[45]_0\,
      I3 => sext_ln333_1_fu_1772_p1(6),
      O => \xa2_2_fu_254[8]_i_15_n_20\
    );
\xa2_2_fu_254[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(9),
      I1 => \xa2_2_fu_254_reg[39]_0\(7),
      I2 => \xa2_2_fu_254_reg[45]_0\,
      I3 => sext_ln333_1_fu_1772_p1(5),
      O => \xa2_2_fu_254[8]_i_16_n_20\
    );
\xa2_2_fu_254[8]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(8),
      I1 => \xa2_2_fu_254_reg[39]_0\(6),
      I2 => \xa2_2_fu_254_reg[45]_0\,
      I3 => sext_ln333_1_fu_1772_p1(4),
      O => \xa2_2_fu_254[8]_i_17_n_20\
    );
\xa2_2_fu_254[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(15),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[8]_i_2_n_20\
    );
\xa2_2_fu_254[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(14),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[8]_i_3_n_20\
    );
\xa2_2_fu_254[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(13),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[8]_i_4_n_20\
    );
\xa2_2_fu_254[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(12),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[8]_i_5_n_20\
    );
\xa2_2_fu_254[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(11),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[8]_i_6_n_20\
    );
\xa2_2_fu_254[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(10),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[8]_i_7_n_20\
    );
\xa2_2_fu_254[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(9),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[8]_i_8_n_20\
    );
\xa2_2_fu_254[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(8),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      O => \xa2_2_fu_254[8]_i_9_n_20\
    );
\xa2_2_fu_254_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \xa2_2_fu_254_reg[0]_i_1_n_20\,
      CO(6) => \xa2_2_fu_254_reg[0]_i_1_n_21\,
      CO(5) => \xa2_2_fu_254_reg[0]_i_1_n_22\,
      CO(4) => \xa2_2_fu_254_reg[0]_i_1_n_23\,
      CO(3) => \xa2_2_fu_254_reg[0]_i_1_n_24\,
      CO(2) => \xa2_2_fu_254_reg[0]_i_1_n_25\,
      CO(1) => \xa2_2_fu_254_reg[0]_i_1_n_26\,
      CO(0) => \xa2_2_fu_254_reg[0]_i_1_n_27\,
      DI(7) => \xa2_2_fu_254[0]_i_2_n_20\,
      DI(6) => \xa2_2_fu_254[0]_i_3_n_20\,
      DI(5) => \xa2_2_fu_254[0]_i_4_n_20\,
      DI(4) => \xa2_2_fu_254[0]_i_5_n_20\,
      DI(3) => \xa2_2_fu_254[0]_i_6_n_20\,
      DI(2) => \xa2_2_fu_254[0]_i_7_n_20\,
      DI(1) => \xa2_2_fu_254[0]_i_8_n_20\,
      DI(0) => \xa2_2_fu_254[0]_i_9_n_20\,
      O(7 downto 0) => O(7 downto 0),
      S(7) => \xa2_2_fu_254[0]_i_10_n_20\,
      S(6) => \xa2_2_fu_254[0]_i_11_n_20\,
      S(5) => \xa2_2_fu_254[0]_i_12_n_20\,
      S(4) => \xa2_2_fu_254[0]_i_13_n_20\,
      S(3) => \xa2_2_fu_254[0]_i_14_n_20\,
      S(2) => \xa2_2_fu_254[0]_i_15_n_20\,
      S(1) => \xa2_2_fu_254[0]_i_16_n_20\,
      S(0) => \xa2_2_fu_254[0]_i_17_n_20\
    );
\xa2_2_fu_254_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa2_2_fu_254_reg[8]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \xa2_2_fu_254_reg[16]_i_1_n_20\,
      CO(6) => \xa2_2_fu_254_reg[16]_i_1_n_21\,
      CO(5) => \xa2_2_fu_254_reg[16]_i_1_n_22\,
      CO(4) => \xa2_2_fu_254_reg[16]_i_1_n_23\,
      CO(3) => \xa2_2_fu_254_reg[16]_i_1_n_24\,
      CO(2) => \xa2_2_fu_254_reg[16]_i_1_n_25\,
      CO(1) => \xa2_2_fu_254_reg[16]_i_1_n_26\,
      CO(0) => \xa2_2_fu_254_reg[16]_i_1_n_27\,
      DI(7) => \xa2_2_fu_254[16]_i_2_n_20\,
      DI(6) => \xa2_2_fu_254[16]_i_3_n_20\,
      DI(5) => \xa2_2_fu_254[16]_i_4_n_20\,
      DI(4) => \xa2_2_fu_254[16]_i_5_n_20\,
      DI(3) => \xa2_2_fu_254[16]_i_6_n_20\,
      DI(2) => \xa2_2_fu_254[16]_i_7_n_20\,
      DI(1) => \xa2_2_fu_254[16]_i_8_n_20\,
      DI(0) => \xa2_2_fu_254[16]_i_9_n_20\,
      O(7 downto 0) => \xa2_2_fu_254_reg[23]\(7 downto 0),
      S(7) => \xa2_2_fu_254[16]_i_10_n_20\,
      S(6) => \xa2_2_fu_254[16]_i_11_n_20\,
      S(5) => \xa2_2_fu_254[16]_i_12_n_20\,
      S(4) => \xa2_2_fu_254[16]_i_13_n_20\,
      S(3) => \xa2_2_fu_254[16]_i_14_n_20\,
      S(2) => \xa2_2_fu_254[16]_i_15_n_20\,
      S(1) => \xa2_2_fu_254[16]_i_16_n_20\,
      S(0) => \xa2_2_fu_254[16]_i_17_n_20\
    );
\xa2_2_fu_254_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa2_2_fu_254_reg[16]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \xa2_2_fu_254_reg[24]_i_1_n_20\,
      CO(6) => \xa2_2_fu_254_reg[24]_i_1_n_21\,
      CO(5) => \xa2_2_fu_254_reg[24]_i_1_n_22\,
      CO(4) => \xa2_2_fu_254_reg[24]_i_1_n_23\,
      CO(3) => \xa2_2_fu_254_reg[24]_i_1_n_24\,
      CO(2) => \xa2_2_fu_254_reg[24]_i_1_n_25\,
      CO(1) => \xa2_2_fu_254_reg[24]_i_1_n_26\,
      CO(0) => \xa2_2_fu_254_reg[24]_i_1_n_27\,
      DI(7) => \xa2_2_fu_254[24]_i_2_n_20\,
      DI(6) => \xa2_2_fu_254[24]_i_3_n_20\,
      DI(5) => \xa2_2_fu_254[24]_i_4_n_20\,
      DI(4) => \xa2_2_fu_254[24]_i_5_n_20\,
      DI(3) => \xa2_2_fu_254[24]_i_6_n_20\,
      DI(2) => \xa2_2_fu_254[24]_i_7_n_20\,
      DI(1) => \xa2_2_fu_254[24]_i_8_n_20\,
      DI(0) => \xa2_2_fu_254[24]_i_9_n_20\,
      O(7 downto 0) => \xa2_2_fu_254_reg[31]\(7 downto 0),
      S(7) => \xa2_2_fu_254[24]_i_10_n_20\,
      S(6) => \xa2_2_fu_254[24]_i_11_n_20\,
      S(5) => \xa2_2_fu_254[24]_i_12_n_20\,
      S(4) => \xa2_2_fu_254[24]_i_13_n_20\,
      S(3) => \xa2_2_fu_254[24]_i_14_n_20\,
      S(2) => \xa2_2_fu_254[24]_i_15_n_20\,
      S(1) => \xa2_2_fu_254[24]_i_16_n_20\,
      S(0) => \xa2_2_fu_254[24]_i_17_n_20\
    );
\xa2_2_fu_254_reg[32]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa2_2_fu_254_reg[24]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \xa2_2_fu_254_reg[32]_i_1_n_20\,
      CO(6) => \xa2_2_fu_254_reg[32]_i_1_n_21\,
      CO(5) => \xa2_2_fu_254_reg[32]_i_1_n_22\,
      CO(4) => \xa2_2_fu_254_reg[32]_i_1_n_23\,
      CO(3) => \xa2_2_fu_254_reg[32]_i_1_n_24\,
      CO(2) => \xa2_2_fu_254_reg[32]_i_1_n_25\,
      CO(1) => \xa2_2_fu_254_reg[32]_i_1_n_26\,
      CO(0) => \xa2_2_fu_254_reg[32]_i_1_n_27\,
      DI(7) => \xa2_2_fu_254[32]_i_2_n_20\,
      DI(6) => \xa2_2_fu_254[32]_i_3_n_20\,
      DI(5) => \xa2_2_fu_254[32]_i_4_n_20\,
      DI(4) => \xa2_2_fu_254[32]_i_5_n_20\,
      DI(3) => \xa2_2_fu_254[32]_i_6_n_20\,
      DI(2) => \xa2_2_fu_254[32]_i_7_n_20\,
      DI(1) => \xa2_2_fu_254[32]_i_8_n_20\,
      DI(0) => \xa2_2_fu_254[32]_i_9_n_20\,
      O(7 downto 0) => \xa2_2_fu_254_reg[39]\(7 downto 0),
      S(7) => \xa2_2_fu_254[32]_i_10_n_20\,
      S(6) => \xa2_2_fu_254[32]_i_11_n_20\,
      S(5) => \xa2_2_fu_254[32]_i_12_n_20\,
      S(4) => \xa2_2_fu_254[32]_i_13_n_20\,
      S(3) => \xa2_2_fu_254[32]_i_14_n_20\,
      S(2) => \xa2_2_fu_254[32]_i_15_n_20\,
      S(1) => \xa2_2_fu_254[32]_i_16_n_20\,
      S(0) => \xa2_2_fu_254[32]_i_17_n_20\
    );
\xa2_2_fu_254_reg[40]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa2_2_fu_254_reg[32]_i_1_n_20\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_xa2_2_fu_254_reg[40]_i_1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \xa2_2_fu_254_reg[40]_i_1_n_23\,
      CO(3) => \xa2_2_fu_254_reg[40]_i_1_n_24\,
      CO(2) => \xa2_2_fu_254_reg[40]_i_1_n_25\,
      CO(1) => \xa2_2_fu_254_reg[40]_i_1_n_26\,
      CO(0) => \xa2_2_fu_254_reg[40]_i_1_n_27\,
      DI(7 downto 5) => B"000",
      DI(4) => \xa2_2_fu_254[40]_i_2_n_20\,
      DI(3) => \xa2_2_fu_254[40]_i_3_n_20\,
      DI(2) => \xa2_2_fu_254[40]_i_4_n_20\,
      DI(1) => \xa2_2_fu_254[40]_i_5_n_20\,
      DI(0) => \xa2_2_fu_254[40]_i_6_n_20\,
      O(7 downto 6) => \NLW_xa2_2_fu_254_reg[40]_i_1_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => \xa2_2_fu_254_reg[45]\(5 downto 0),
      S(7 downto 6) => B"00",
      S(5) => S(0),
      S(4) => \xa2_2_fu_254[40]_i_8_n_20\,
      S(3) => \xa2_2_fu_254[40]_i_9_n_20\,
      S(2) => \xa2_2_fu_254[40]_i_10_n_20\,
      S(1) => \xa2_2_fu_254[40]_i_11_n_20\,
      S(0) => \xa2_2_fu_254[40]_i_12_n_20\
    );
\xa2_2_fu_254_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa2_2_fu_254_reg[0]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \xa2_2_fu_254_reg[8]_i_1_n_20\,
      CO(6) => \xa2_2_fu_254_reg[8]_i_1_n_21\,
      CO(5) => \xa2_2_fu_254_reg[8]_i_1_n_22\,
      CO(4) => \xa2_2_fu_254_reg[8]_i_1_n_23\,
      CO(3) => \xa2_2_fu_254_reg[8]_i_1_n_24\,
      CO(2) => \xa2_2_fu_254_reg[8]_i_1_n_25\,
      CO(1) => \xa2_2_fu_254_reg[8]_i_1_n_26\,
      CO(0) => \xa2_2_fu_254_reg[8]_i_1_n_27\,
      DI(7) => \xa2_2_fu_254[8]_i_2_n_20\,
      DI(6) => \xa2_2_fu_254[8]_i_3_n_20\,
      DI(5) => \xa2_2_fu_254[8]_i_4_n_20\,
      DI(4) => \xa2_2_fu_254[8]_i_5_n_20\,
      DI(3) => \xa2_2_fu_254[8]_i_6_n_20\,
      DI(2) => \xa2_2_fu_254[8]_i_7_n_20\,
      DI(1) => \xa2_2_fu_254[8]_i_8_n_20\,
      DI(0) => \xa2_2_fu_254[8]_i_9_n_20\,
      O(7 downto 0) => \xa2_2_fu_254_reg[15]\(7 downto 0),
      S(7) => \xa2_2_fu_254[8]_i_10_n_20\,
      S(6) => \xa2_2_fu_254[8]_i_11_n_20\,
      S(5) => \xa2_2_fu_254[8]_i_12_n_20\,
      S(4) => \xa2_2_fu_254[8]_i_13_n_20\,
      S(3) => \xa2_2_fu_254[8]_i_14_n_20\,
      S(2) => \xa2_2_fu_254[8]_i_15_n_20\,
      S(1) => \xa2_2_fu_254[8]_i_16_n_20\,
      S(0) => \xa2_2_fu_254[8]_i_17_n_20\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15s_32s_47_1_1_8 is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[1]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[1]_3\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 45 downto 0 );
    \xb_1_fu_282_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sext_ln244_1_fu_584_p1 : in STD_LOGIC_VECTOR ( 34 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15s_32s_47_1_1_8 : entity is "adpcm_main_mul_15s_32s_47_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15s_32s_47_1_1_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15s_32s_47_1_1_8 is
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__1\ : STD_LOGIC_VECTOR ( 45 downto 0 );
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_169 : STD_LOGIC;
  signal tmp_product_n_170 : STD_LOGIC;
  signal tmp_product_n_171 : STD_LOGIC;
  signal tmp_product_n_172 : STD_LOGIC;
  signal tmp_product_n_173 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal \xb_1_fu_282[0]_i_10_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[0]_i_11_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[0]_i_12_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[0]_i_13_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[0]_i_14_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[0]_i_15_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[0]_i_16_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[0]_i_17_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[0]_i_2_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[0]_i_3_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[0]_i_4_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[0]_i_5_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[0]_i_6_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[0]_i_7_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[0]_i_8_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[0]_i_9_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[16]_i_10_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[16]_i_11_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[16]_i_12_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[16]_i_13_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[16]_i_14_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[16]_i_15_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[16]_i_16_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[16]_i_17_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[16]_i_2_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[16]_i_3_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[16]_i_4_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[16]_i_5_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[16]_i_6_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[16]_i_7_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[16]_i_8_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[16]_i_9_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[24]_i_10_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[24]_i_11_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[24]_i_12_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[24]_i_13_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[24]_i_14_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[24]_i_15_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[24]_i_16_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[24]_i_17_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[24]_i_2_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[24]_i_3_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[24]_i_4_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[24]_i_5_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[24]_i_6_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[24]_i_7_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[24]_i_8_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[24]_i_9_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[32]_i_10_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[32]_i_11_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[32]_i_12_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[32]_i_13_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[32]_i_14_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[32]_i_15_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[32]_i_16_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[32]_i_17_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[32]_i_2_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[32]_i_3_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[32]_i_4_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[32]_i_5_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[32]_i_6_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[32]_i_7_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[32]_i_8_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[32]_i_9_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[40]_i_10_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[40]_i_11_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[40]_i_12_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[40]_i_13_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[40]_i_14_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[40]_i_2_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[40]_i_3_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[40]_i_4_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[40]_i_5_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[40]_i_6_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[40]_i_7_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[40]_i_9_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[8]_i_10_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[8]_i_11_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[8]_i_12_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[8]_i_13_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[8]_i_14_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[8]_i_15_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[8]_i_16_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[8]_i_17_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[8]_i_2_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[8]_i_3_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[8]_i_4_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[8]_i_5_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[8]_i_6_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[8]_i_7_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[8]_i_8_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282[8]_i_9_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[0]_i_1_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[0]_i_1_n_21\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[0]_i_1_n_22\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[0]_i_1_n_23\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[0]_i_1_n_24\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[0]_i_1_n_25\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[0]_i_1_n_26\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[0]_i_1_n_27\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[16]_i_1_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[16]_i_1_n_21\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[16]_i_1_n_22\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[16]_i_1_n_23\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[16]_i_1_n_24\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[16]_i_1_n_25\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[16]_i_1_n_26\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[16]_i_1_n_27\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[24]_i_1_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[24]_i_1_n_21\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[24]_i_1_n_22\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[24]_i_1_n_23\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[24]_i_1_n_24\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[24]_i_1_n_25\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[24]_i_1_n_26\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[24]_i_1_n_27\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[32]_i_1_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[32]_i_1_n_21\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[32]_i_1_n_22\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[32]_i_1_n_23\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[32]_i_1_n_24\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[32]_i_1_n_25\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[32]_i_1_n_26\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[32]_i_1_n_27\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[40]_i_1_n_22\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[40]_i_1_n_23\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[40]_i_1_n_24\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[40]_i_1_n_25\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[40]_i_1_n_26\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[40]_i_1_n_27\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[8]_i_1_n_20\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[8]_i_1_n_21\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[8]_i_1_n_22\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[8]_i_1_n_23\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[8]_i_1_n_24\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[8]_i_1_n_25\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[8]_i_1_n_26\ : STD_LOGIC;
  signal \xb_1_fu_282_reg[8]_i_1_n_27\ : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_xb_1_fu_282_reg[40]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_xb_1_fu_282_reg[40]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
  attribute KEEP_HIERARCHY of \tmp_product__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-11 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => DOUTBDOUT(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => DSP_ALU_INST_0(11),
      B(16) => DSP_ALU_INST_0(11),
      B(15) => DSP_ALU_INST_0(11),
      B(14 downto 13) => DSP_ALU_INST_0(11 downto 10),
      B(12 downto 2) => DSP_ALU_INST_0(10 downto 0),
      B(1 downto 0) => B"00",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => DSP_ALU_INST(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_78,
      P(46) => tmp_product_n_79,
      P(45) => tmp_product_n_80,
      P(44) => tmp_product_n_81,
      P(43) => tmp_product_n_82,
      P(42) => tmp_product_n_83,
      P(41) => tmp_product_n_84,
      P(40) => tmp_product_n_85,
      P(39) => tmp_product_n_86,
      P(38) => tmp_product_n_87,
      P(37) => tmp_product_n_88,
      P(36) => tmp_product_n_89,
      P(35) => tmp_product_n_90,
      P(34) => tmp_product_n_91,
      P(33) => tmp_product_n_92,
      P(32) => tmp_product_n_93,
      P(31) => tmp_product_n_94,
      P(30) => tmp_product_n_95,
      P(29) => tmp_product_n_96,
      P(28) => tmp_product_n_97,
      P(27) => tmp_product_n_98,
      P(26) => tmp_product_n_99,
      P(25) => tmp_product_n_100,
      P(24) => tmp_product_n_101,
      P(23) => tmp_product_n_102,
      P(22) => tmp_product_n_103,
      P(21) => tmp_product_n_104,
      P(20) => tmp_product_n_105,
      P(19) => tmp_product_n_106,
      P(18) => tmp_product_n_107,
      P(17) => tmp_product_n_108,
      P(16 downto 0) => \tmp_product__1\(16 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_126,
      PCOUT(46) => tmp_product_n_127,
      PCOUT(45) => tmp_product_n_128,
      PCOUT(44) => tmp_product_n_129,
      PCOUT(43) => tmp_product_n_130,
      PCOUT(42) => tmp_product_n_131,
      PCOUT(41) => tmp_product_n_132,
      PCOUT(40) => tmp_product_n_133,
      PCOUT(39) => tmp_product_n_134,
      PCOUT(38) => tmp_product_n_135,
      PCOUT(37) => tmp_product_n_136,
      PCOUT(36) => tmp_product_n_137,
      PCOUT(35) => tmp_product_n_138,
      PCOUT(34) => tmp_product_n_139,
      PCOUT(33) => tmp_product_n_140,
      PCOUT(32) => tmp_product_n_141,
      PCOUT(31) => tmp_product_n_142,
      PCOUT(30) => tmp_product_n_143,
      PCOUT(29) => tmp_product_n_144,
      PCOUT(28) => tmp_product_n_145,
      PCOUT(27) => tmp_product_n_146,
      PCOUT(26) => tmp_product_n_147,
      PCOUT(25) => tmp_product_n_148,
      PCOUT(24) => tmp_product_n_149,
      PCOUT(23) => tmp_product_n_150,
      PCOUT(22) => tmp_product_n_151,
      PCOUT(21) => tmp_product_n_152,
      PCOUT(20) => tmp_product_n_153,
      PCOUT(19) => tmp_product_n_154,
      PCOUT(18) => tmp_product_n_155,
      PCOUT(17) => tmp_product_n_156,
      PCOUT(16) => tmp_product_n_157,
      PCOUT(15) => tmp_product_n_158,
      PCOUT(14) => tmp_product_n_159,
      PCOUT(13) => tmp_product_n_160,
      PCOUT(12) => tmp_product_n_161,
      PCOUT(11) => tmp_product_n_162,
      PCOUT(10) => tmp_product_n_163,
      PCOUT(9) => tmp_product_n_164,
      PCOUT(8) => tmp_product_n_165,
      PCOUT(7) => tmp_product_n_166,
      PCOUT(6) => tmp_product_n_167,
      PCOUT(5) => tmp_product_n_168,
      PCOUT(4) => tmp_product_n_169,
      PCOUT(3) => tmp_product_n_170,
      PCOUT(2) => tmp_product_n_171,
      PCOUT(1) => tmp_product_n_172,
      PCOUT(0) => tmp_product_n_173,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST_0(11),
      A(28) => DSP_ALU_INST_0(11),
      A(27) => DSP_ALU_INST_0(11),
      A(26) => DSP_ALU_INST_0(11),
      A(25) => DSP_ALU_INST_0(11),
      A(24) => DSP_ALU_INST_0(11),
      A(23) => DSP_ALU_INST_0(11),
      A(22) => DSP_ALU_INST_0(11),
      A(21) => DSP_ALU_INST_0(11),
      A(20) => DSP_ALU_INST_0(11),
      A(19) => DSP_ALU_INST_0(11),
      A(18) => DSP_ALU_INST_0(11),
      A(17) => DSP_ALU_INST_0(11),
      A(16) => DSP_ALU_INST_0(11),
      A(15) => DSP_ALU_INST_0(11),
      A(14 downto 13) => DSP_ALU_INST_0(11 downto 10),
      A(12 downto 2) => DSP_ALU_INST_0(10 downto 0),
      A(1 downto 0) => B"00",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => DOUTBDOUT(31),
      B(16) => DOUTBDOUT(31),
      B(15) => DOUTBDOUT(31),
      B(14 downto 0) => DOUTBDOUT(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => DSP_ALU_INST(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_78\,
      P(46) => \tmp_product__0_n_79\,
      P(45) => \tmp_product__0_n_80\,
      P(44) => \tmp_product__0_n_81\,
      P(43) => \tmp_product__0_n_82\,
      P(42) => \tmp_product__0_n_83\,
      P(41) => \tmp_product__0_n_84\,
      P(40) => \tmp_product__0_n_85\,
      P(39) => \tmp_product__0_n_86\,
      P(38) => \tmp_product__0_n_87\,
      P(37) => \tmp_product__0_n_88\,
      P(36) => \tmp_product__0_n_89\,
      P(35) => \tmp_product__0_n_90\,
      P(34) => \tmp_product__0_n_91\,
      P(33) => \tmp_product__0_n_92\,
      P(32) => \tmp_product__0_n_93\,
      P(31) => \tmp_product__0_n_94\,
      P(30) => \tmp_product__0_n_95\,
      P(29) => P(0),
      P(28 downto 0) => \tmp_product__1\(45 downto 17),
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_126,
      PCIN(46) => tmp_product_n_127,
      PCIN(45) => tmp_product_n_128,
      PCIN(44) => tmp_product_n_129,
      PCIN(43) => tmp_product_n_130,
      PCIN(42) => tmp_product_n_131,
      PCIN(41) => tmp_product_n_132,
      PCIN(40) => tmp_product_n_133,
      PCIN(39) => tmp_product_n_134,
      PCIN(38) => tmp_product_n_135,
      PCIN(37) => tmp_product_n_136,
      PCIN(36) => tmp_product_n_137,
      PCIN(35) => tmp_product_n_138,
      PCIN(34) => tmp_product_n_139,
      PCIN(33) => tmp_product_n_140,
      PCIN(32) => tmp_product_n_141,
      PCIN(31) => tmp_product_n_142,
      PCIN(30) => tmp_product_n_143,
      PCIN(29) => tmp_product_n_144,
      PCIN(28) => tmp_product_n_145,
      PCIN(27) => tmp_product_n_146,
      PCIN(26) => tmp_product_n_147,
      PCIN(25) => tmp_product_n_148,
      PCIN(24) => tmp_product_n_149,
      PCIN(23) => tmp_product_n_150,
      PCIN(22) => tmp_product_n_151,
      PCIN(21) => tmp_product_n_152,
      PCIN(20) => tmp_product_n_153,
      PCIN(19) => tmp_product_n_154,
      PCIN(18) => tmp_product_n_155,
      PCIN(17) => tmp_product_n_156,
      PCIN(16) => tmp_product_n_157,
      PCIN(15) => tmp_product_n_158,
      PCIN(14) => tmp_product_n_159,
      PCIN(13) => tmp_product_n_160,
      PCIN(12) => tmp_product_n_161,
      PCIN(11) => tmp_product_n_162,
      PCIN(10) => tmp_product_n_163,
      PCIN(9) => tmp_product_n_164,
      PCIN(8) => tmp_product_n_165,
      PCIN(7) => tmp_product_n_166,
      PCIN(6) => tmp_product_n_167,
      PCIN(5) => tmp_product_n_168,
      PCIN(4) => tmp_product_n_169,
      PCIN(3) => tmp_product_n_170,
      PCIN(2) => tmp_product_n_171,
      PCIN(1) => tmp_product_n_172,
      PCIN(0) => tmp_product_n_173,
      PCOUT(47 downto 0) => \NLW_tmp_product__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
\xb_1_fu_282[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(7),
      I1 => D(7),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_584_p1(3),
      O => \xb_1_fu_282[0]_i_10_n_20\
    );
\xb_1_fu_282[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(6),
      I1 => D(6),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_584_p1(2),
      O => \xb_1_fu_282[0]_i_11_n_20\
    );
\xb_1_fu_282[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(5),
      I1 => D(5),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_584_p1(1),
      O => \xb_1_fu_282[0]_i_12_n_20\
    );
\xb_1_fu_282[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(4),
      I1 => D(4),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_584_p1(0),
      O => \xb_1_fu_282[0]_i_13_n_20\
    );
\xb_1_fu_282[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6F6F6060606F606"
    )
        port map (
      I0 => \tmp_product__1\(3),
      I1 => D(3),
      I2 => Q(0),
      I3 => DOUTBDOUT(1),
      I4 => Q(1),
      I5 => \xb_1_fu_282_reg[7]\(1),
      O => \xb_1_fu_282[0]_i_14_n_20\
    );
\xb_1_fu_282[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6F6F6060606F606"
    )
        port map (
      I0 => \tmp_product__1\(2),
      I1 => D(2),
      I2 => Q(0),
      I3 => DOUTBDOUT(0),
      I4 => Q(1),
      I5 => \xb_1_fu_282_reg[7]\(0),
      O => \xb_1_fu_282[0]_i_15_n_20\
    );
\xb_1_fu_282[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \tmp_product__1\(1),
      I1 => Q(0),
      I2 => D(1),
      O => \xb_1_fu_282[0]_i_16_n_20\
    );
\xb_1_fu_282[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \tmp_product__1\(0),
      I1 => Q(0),
      I2 => D(0),
      O => \xb_1_fu_282[0]_i_17_n_20\
    );
\xb_1_fu_282[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(7),
      I1 => Q(0),
      O => \xb_1_fu_282[0]_i_2_n_20\
    );
\xb_1_fu_282[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(6),
      I1 => Q(0),
      O => \xb_1_fu_282[0]_i_3_n_20\
    );
\xb_1_fu_282[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(5),
      I1 => Q(0),
      O => \xb_1_fu_282[0]_i_4_n_20\
    );
\xb_1_fu_282[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(4),
      I1 => Q(0),
      O => \xb_1_fu_282[0]_i_5_n_20\
    );
\xb_1_fu_282[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(3),
      I1 => Q(0),
      O => \xb_1_fu_282[0]_i_6_n_20\
    );
\xb_1_fu_282[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(2),
      I1 => Q(0),
      O => \xb_1_fu_282[0]_i_7_n_20\
    );
\xb_1_fu_282[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(1),
      I1 => Q(0),
      O => \xb_1_fu_282[0]_i_8_n_20\
    );
\xb_1_fu_282[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(0),
      I1 => Q(0),
      O => \xb_1_fu_282[0]_i_9_n_20\
    );
\xb_1_fu_282[16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(23),
      I1 => D(23),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_584_p1(19),
      O => \xb_1_fu_282[16]_i_10_n_20\
    );
\xb_1_fu_282[16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(22),
      I1 => D(22),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_584_p1(18),
      O => \xb_1_fu_282[16]_i_11_n_20\
    );
\xb_1_fu_282[16]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(21),
      I1 => D(21),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_584_p1(17),
      O => \xb_1_fu_282[16]_i_12_n_20\
    );
\xb_1_fu_282[16]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(20),
      I1 => D(20),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_584_p1(16),
      O => \xb_1_fu_282[16]_i_13_n_20\
    );
\xb_1_fu_282[16]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(19),
      I1 => D(19),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_584_p1(15),
      O => \xb_1_fu_282[16]_i_14_n_20\
    );
\xb_1_fu_282[16]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(18),
      I1 => D(18),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_584_p1(14),
      O => \xb_1_fu_282[16]_i_15_n_20\
    );
\xb_1_fu_282[16]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(17),
      I1 => D(17),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_584_p1(13),
      O => \xb_1_fu_282[16]_i_16_n_20\
    );
\xb_1_fu_282[16]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(16),
      I1 => D(16),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_584_p1(12),
      O => \xb_1_fu_282[16]_i_17_n_20\
    );
\xb_1_fu_282[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(23),
      I1 => Q(0),
      O => \xb_1_fu_282[16]_i_2_n_20\
    );
\xb_1_fu_282[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(22),
      I1 => Q(0),
      O => \xb_1_fu_282[16]_i_3_n_20\
    );
\xb_1_fu_282[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(21),
      I1 => Q(0),
      O => \xb_1_fu_282[16]_i_4_n_20\
    );
\xb_1_fu_282[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(20),
      I1 => Q(0),
      O => \xb_1_fu_282[16]_i_5_n_20\
    );
\xb_1_fu_282[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(19),
      I1 => Q(0),
      O => \xb_1_fu_282[16]_i_6_n_20\
    );
\xb_1_fu_282[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(18),
      I1 => Q(0),
      O => \xb_1_fu_282[16]_i_7_n_20\
    );
\xb_1_fu_282[16]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(17),
      I1 => Q(0),
      O => \xb_1_fu_282[16]_i_8_n_20\
    );
\xb_1_fu_282[16]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(16),
      I1 => Q(0),
      O => \xb_1_fu_282[16]_i_9_n_20\
    );
\xb_1_fu_282[24]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(31),
      I1 => D(31),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_584_p1(27),
      O => \xb_1_fu_282[24]_i_10_n_20\
    );
\xb_1_fu_282[24]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(30),
      I1 => D(30),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_584_p1(26),
      O => \xb_1_fu_282[24]_i_11_n_20\
    );
\xb_1_fu_282[24]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(29),
      I1 => D(29),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_584_p1(25),
      O => \xb_1_fu_282[24]_i_12_n_20\
    );
\xb_1_fu_282[24]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(28),
      I1 => D(28),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_584_p1(24),
      O => \xb_1_fu_282[24]_i_13_n_20\
    );
\xb_1_fu_282[24]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(27),
      I1 => D(27),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_584_p1(23),
      O => \xb_1_fu_282[24]_i_14_n_20\
    );
\xb_1_fu_282[24]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(26),
      I1 => D(26),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_584_p1(22),
      O => \xb_1_fu_282[24]_i_15_n_20\
    );
\xb_1_fu_282[24]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(25),
      I1 => D(25),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_584_p1(21),
      O => \xb_1_fu_282[24]_i_16_n_20\
    );
\xb_1_fu_282[24]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(24),
      I1 => D(24),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_584_p1(20),
      O => \xb_1_fu_282[24]_i_17_n_20\
    );
\xb_1_fu_282[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(31),
      I1 => Q(0),
      O => \xb_1_fu_282[24]_i_2_n_20\
    );
\xb_1_fu_282[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(30),
      I1 => Q(0),
      O => \xb_1_fu_282[24]_i_3_n_20\
    );
\xb_1_fu_282[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(29),
      I1 => Q(0),
      O => \xb_1_fu_282[24]_i_4_n_20\
    );
\xb_1_fu_282[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(28),
      I1 => Q(0),
      O => \xb_1_fu_282[24]_i_5_n_20\
    );
\xb_1_fu_282[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(27),
      I1 => Q(0),
      O => \xb_1_fu_282[24]_i_6_n_20\
    );
\xb_1_fu_282[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(26),
      I1 => Q(0),
      O => \xb_1_fu_282[24]_i_7_n_20\
    );
\xb_1_fu_282[24]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(25),
      I1 => Q(0),
      O => \xb_1_fu_282[24]_i_8_n_20\
    );
\xb_1_fu_282[24]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(24),
      I1 => Q(0),
      O => \xb_1_fu_282[24]_i_9_n_20\
    );
\xb_1_fu_282[32]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(39),
      I1 => D(39),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_584_p1(34),
      O => \xb_1_fu_282[32]_i_10_n_20\
    );
\xb_1_fu_282[32]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(38),
      I1 => D(38),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_584_p1(34),
      O => \xb_1_fu_282[32]_i_11_n_20\
    );
\xb_1_fu_282[32]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(37),
      I1 => D(37),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_584_p1(33),
      O => \xb_1_fu_282[32]_i_12_n_20\
    );
\xb_1_fu_282[32]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(36),
      I1 => D(36),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_584_p1(32),
      O => \xb_1_fu_282[32]_i_13_n_20\
    );
\xb_1_fu_282[32]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(35),
      I1 => D(35),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_584_p1(31),
      O => \xb_1_fu_282[32]_i_14_n_20\
    );
\xb_1_fu_282[32]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(34),
      I1 => D(34),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_584_p1(30),
      O => \xb_1_fu_282[32]_i_15_n_20\
    );
\xb_1_fu_282[32]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(33),
      I1 => D(33),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_584_p1(29),
      O => \xb_1_fu_282[32]_i_16_n_20\
    );
\xb_1_fu_282[32]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(32),
      I1 => D(32),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_584_p1(28),
      O => \xb_1_fu_282[32]_i_17_n_20\
    );
\xb_1_fu_282[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(39),
      I1 => Q(0),
      O => \xb_1_fu_282[32]_i_2_n_20\
    );
\xb_1_fu_282[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(38),
      I1 => Q(0),
      O => \xb_1_fu_282[32]_i_3_n_20\
    );
\xb_1_fu_282[32]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(37),
      I1 => Q(0),
      O => \xb_1_fu_282[32]_i_4_n_20\
    );
\xb_1_fu_282[32]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(36),
      I1 => Q(0),
      O => \xb_1_fu_282[32]_i_5_n_20\
    );
\xb_1_fu_282[32]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(35),
      I1 => Q(0),
      O => \xb_1_fu_282[32]_i_6_n_20\
    );
\xb_1_fu_282[32]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(34),
      I1 => Q(0),
      O => \xb_1_fu_282[32]_i_7_n_20\
    );
\xb_1_fu_282[32]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(33),
      I1 => Q(0),
      O => \xb_1_fu_282[32]_i_8_n_20\
    );
\xb_1_fu_282[32]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(32),
      I1 => Q(0),
      O => \xb_1_fu_282[32]_i_9_n_20\
    );
\xb_1_fu_282[40]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(44),
      I1 => D(44),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_584_p1(34),
      O => \xb_1_fu_282[40]_i_10_n_20\
    );
\xb_1_fu_282[40]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(43),
      I1 => D(43),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_584_p1(34),
      O => \xb_1_fu_282[40]_i_11_n_20\
    );
\xb_1_fu_282[40]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(42),
      I1 => D(42),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_584_p1(34),
      O => \xb_1_fu_282[40]_i_12_n_20\
    );
\xb_1_fu_282[40]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(41),
      I1 => D(41),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_584_p1(34),
      O => \xb_1_fu_282[40]_i_13_n_20\
    );
\xb_1_fu_282[40]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(40),
      I1 => D(40),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_584_p1(34),
      O => \xb_1_fu_282[40]_i_14_n_20\
    );
\xb_1_fu_282[40]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(45),
      I1 => Q(0),
      O => \xb_1_fu_282[40]_i_2_n_20\
    );
\xb_1_fu_282[40]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(44),
      I1 => Q(0),
      O => \xb_1_fu_282[40]_i_3_n_20\
    );
\xb_1_fu_282[40]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(43),
      I1 => Q(0),
      O => \xb_1_fu_282[40]_i_4_n_20\
    );
\xb_1_fu_282[40]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(42),
      I1 => Q(0),
      O => \xb_1_fu_282[40]_i_5_n_20\
    );
\xb_1_fu_282[40]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(41),
      I1 => Q(0),
      O => \xb_1_fu_282[40]_i_6_n_20\
    );
\xb_1_fu_282[40]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(40),
      I1 => Q(0),
      O => \xb_1_fu_282[40]_i_7_n_20\
    );
\xb_1_fu_282[40]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(45),
      I1 => D(45),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_584_p1(34),
      O => \xb_1_fu_282[40]_i_9_n_20\
    );
\xb_1_fu_282[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(15),
      I1 => D(15),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_584_p1(11),
      O => \xb_1_fu_282[8]_i_10_n_20\
    );
\xb_1_fu_282[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(14),
      I1 => D(14),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_584_p1(10),
      O => \xb_1_fu_282[8]_i_11_n_20\
    );
\xb_1_fu_282[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(13),
      I1 => D(13),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_584_p1(9),
      O => \xb_1_fu_282[8]_i_12_n_20\
    );
\xb_1_fu_282[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(12),
      I1 => D(12),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_584_p1(8),
      O => \xb_1_fu_282[8]_i_13_n_20\
    );
\xb_1_fu_282[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(11),
      I1 => D(11),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_584_p1(7),
      O => \xb_1_fu_282[8]_i_14_n_20\
    );
\xb_1_fu_282[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(10),
      I1 => D(10),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_584_p1(6),
      O => \xb_1_fu_282[8]_i_15_n_20\
    );
\xb_1_fu_282[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(9),
      I1 => D(9),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_584_p1(5),
      O => \xb_1_fu_282[8]_i_16_n_20\
    );
\xb_1_fu_282[8]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(8),
      I1 => D(8),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_584_p1(4),
      O => \xb_1_fu_282[8]_i_17_n_20\
    );
\xb_1_fu_282[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(15),
      I1 => Q(0),
      O => \xb_1_fu_282[8]_i_2_n_20\
    );
\xb_1_fu_282[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(14),
      I1 => Q(0),
      O => \xb_1_fu_282[8]_i_3_n_20\
    );
\xb_1_fu_282[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(13),
      I1 => Q(0),
      O => \xb_1_fu_282[8]_i_4_n_20\
    );
\xb_1_fu_282[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(12),
      I1 => Q(0),
      O => \xb_1_fu_282[8]_i_5_n_20\
    );
\xb_1_fu_282[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(11),
      I1 => Q(0),
      O => \xb_1_fu_282[8]_i_6_n_20\
    );
\xb_1_fu_282[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(10),
      I1 => Q(0),
      O => \xb_1_fu_282[8]_i_7_n_20\
    );
\xb_1_fu_282[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(9),
      I1 => Q(0),
      O => \xb_1_fu_282[8]_i_8_n_20\
    );
\xb_1_fu_282[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(8),
      I1 => Q(0),
      O => \xb_1_fu_282[8]_i_9_n_20\
    );
\xb_1_fu_282_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \xb_1_fu_282_reg[0]_i_1_n_20\,
      CO(6) => \xb_1_fu_282_reg[0]_i_1_n_21\,
      CO(5) => \xb_1_fu_282_reg[0]_i_1_n_22\,
      CO(4) => \xb_1_fu_282_reg[0]_i_1_n_23\,
      CO(3) => \xb_1_fu_282_reg[0]_i_1_n_24\,
      CO(2) => \xb_1_fu_282_reg[0]_i_1_n_25\,
      CO(1) => \xb_1_fu_282_reg[0]_i_1_n_26\,
      CO(0) => \xb_1_fu_282_reg[0]_i_1_n_27\,
      DI(7) => \xb_1_fu_282[0]_i_2_n_20\,
      DI(6) => \xb_1_fu_282[0]_i_3_n_20\,
      DI(5) => \xb_1_fu_282[0]_i_4_n_20\,
      DI(4) => \xb_1_fu_282[0]_i_5_n_20\,
      DI(3) => \xb_1_fu_282[0]_i_6_n_20\,
      DI(2) => \xb_1_fu_282[0]_i_7_n_20\,
      DI(1) => \xb_1_fu_282[0]_i_8_n_20\,
      DI(0) => \xb_1_fu_282[0]_i_9_n_20\,
      O(7 downto 0) => O(7 downto 0),
      S(7) => \xb_1_fu_282[0]_i_10_n_20\,
      S(6) => \xb_1_fu_282[0]_i_11_n_20\,
      S(5) => \xb_1_fu_282[0]_i_12_n_20\,
      S(4) => \xb_1_fu_282[0]_i_13_n_20\,
      S(3) => \xb_1_fu_282[0]_i_14_n_20\,
      S(2) => \xb_1_fu_282[0]_i_15_n_20\,
      S(1) => \xb_1_fu_282[0]_i_16_n_20\,
      S(0) => \xb_1_fu_282[0]_i_17_n_20\
    );
\xb_1_fu_282_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xb_1_fu_282_reg[8]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \xb_1_fu_282_reg[16]_i_1_n_20\,
      CO(6) => \xb_1_fu_282_reg[16]_i_1_n_21\,
      CO(5) => \xb_1_fu_282_reg[16]_i_1_n_22\,
      CO(4) => \xb_1_fu_282_reg[16]_i_1_n_23\,
      CO(3) => \xb_1_fu_282_reg[16]_i_1_n_24\,
      CO(2) => \xb_1_fu_282_reg[16]_i_1_n_25\,
      CO(1) => \xb_1_fu_282_reg[16]_i_1_n_26\,
      CO(0) => \xb_1_fu_282_reg[16]_i_1_n_27\,
      DI(7) => \xb_1_fu_282[16]_i_2_n_20\,
      DI(6) => \xb_1_fu_282[16]_i_3_n_20\,
      DI(5) => \xb_1_fu_282[16]_i_4_n_20\,
      DI(4) => \xb_1_fu_282[16]_i_5_n_20\,
      DI(3) => \xb_1_fu_282[16]_i_6_n_20\,
      DI(2) => \xb_1_fu_282[16]_i_7_n_20\,
      DI(1) => \xb_1_fu_282[16]_i_8_n_20\,
      DI(0) => \xb_1_fu_282[16]_i_9_n_20\,
      O(7 downto 0) => \ap_CS_fsm_reg[1]_0\(7 downto 0),
      S(7) => \xb_1_fu_282[16]_i_10_n_20\,
      S(6) => \xb_1_fu_282[16]_i_11_n_20\,
      S(5) => \xb_1_fu_282[16]_i_12_n_20\,
      S(4) => \xb_1_fu_282[16]_i_13_n_20\,
      S(3) => \xb_1_fu_282[16]_i_14_n_20\,
      S(2) => \xb_1_fu_282[16]_i_15_n_20\,
      S(1) => \xb_1_fu_282[16]_i_16_n_20\,
      S(0) => \xb_1_fu_282[16]_i_17_n_20\
    );
\xb_1_fu_282_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xb_1_fu_282_reg[16]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \xb_1_fu_282_reg[24]_i_1_n_20\,
      CO(6) => \xb_1_fu_282_reg[24]_i_1_n_21\,
      CO(5) => \xb_1_fu_282_reg[24]_i_1_n_22\,
      CO(4) => \xb_1_fu_282_reg[24]_i_1_n_23\,
      CO(3) => \xb_1_fu_282_reg[24]_i_1_n_24\,
      CO(2) => \xb_1_fu_282_reg[24]_i_1_n_25\,
      CO(1) => \xb_1_fu_282_reg[24]_i_1_n_26\,
      CO(0) => \xb_1_fu_282_reg[24]_i_1_n_27\,
      DI(7) => \xb_1_fu_282[24]_i_2_n_20\,
      DI(6) => \xb_1_fu_282[24]_i_3_n_20\,
      DI(5) => \xb_1_fu_282[24]_i_4_n_20\,
      DI(4) => \xb_1_fu_282[24]_i_5_n_20\,
      DI(3) => \xb_1_fu_282[24]_i_6_n_20\,
      DI(2) => \xb_1_fu_282[24]_i_7_n_20\,
      DI(1) => \xb_1_fu_282[24]_i_8_n_20\,
      DI(0) => \xb_1_fu_282[24]_i_9_n_20\,
      O(7 downto 0) => \ap_CS_fsm_reg[1]_1\(7 downto 0),
      S(7) => \xb_1_fu_282[24]_i_10_n_20\,
      S(6) => \xb_1_fu_282[24]_i_11_n_20\,
      S(5) => \xb_1_fu_282[24]_i_12_n_20\,
      S(4) => \xb_1_fu_282[24]_i_13_n_20\,
      S(3) => \xb_1_fu_282[24]_i_14_n_20\,
      S(2) => \xb_1_fu_282[24]_i_15_n_20\,
      S(1) => \xb_1_fu_282[24]_i_16_n_20\,
      S(0) => \xb_1_fu_282[24]_i_17_n_20\
    );
\xb_1_fu_282_reg[32]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xb_1_fu_282_reg[24]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \xb_1_fu_282_reg[32]_i_1_n_20\,
      CO(6) => \xb_1_fu_282_reg[32]_i_1_n_21\,
      CO(5) => \xb_1_fu_282_reg[32]_i_1_n_22\,
      CO(4) => \xb_1_fu_282_reg[32]_i_1_n_23\,
      CO(3) => \xb_1_fu_282_reg[32]_i_1_n_24\,
      CO(2) => \xb_1_fu_282_reg[32]_i_1_n_25\,
      CO(1) => \xb_1_fu_282_reg[32]_i_1_n_26\,
      CO(0) => \xb_1_fu_282_reg[32]_i_1_n_27\,
      DI(7) => \xb_1_fu_282[32]_i_2_n_20\,
      DI(6) => \xb_1_fu_282[32]_i_3_n_20\,
      DI(5) => \xb_1_fu_282[32]_i_4_n_20\,
      DI(4) => \xb_1_fu_282[32]_i_5_n_20\,
      DI(3) => \xb_1_fu_282[32]_i_6_n_20\,
      DI(2) => \xb_1_fu_282[32]_i_7_n_20\,
      DI(1) => \xb_1_fu_282[32]_i_8_n_20\,
      DI(0) => \xb_1_fu_282[32]_i_9_n_20\,
      O(7 downto 0) => \ap_CS_fsm_reg[1]_2\(7 downto 0),
      S(7) => \xb_1_fu_282[32]_i_10_n_20\,
      S(6) => \xb_1_fu_282[32]_i_11_n_20\,
      S(5) => \xb_1_fu_282[32]_i_12_n_20\,
      S(4) => \xb_1_fu_282[32]_i_13_n_20\,
      S(3) => \xb_1_fu_282[32]_i_14_n_20\,
      S(2) => \xb_1_fu_282[32]_i_15_n_20\,
      S(1) => \xb_1_fu_282[32]_i_16_n_20\,
      S(0) => \xb_1_fu_282[32]_i_17_n_20\
    );
\xb_1_fu_282_reg[40]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xb_1_fu_282_reg[32]_i_1_n_20\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_xb_1_fu_282_reg[40]_i_1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \xb_1_fu_282_reg[40]_i_1_n_22\,
      CO(4) => \xb_1_fu_282_reg[40]_i_1_n_23\,
      CO(3) => \xb_1_fu_282_reg[40]_i_1_n_24\,
      CO(2) => \xb_1_fu_282_reg[40]_i_1_n_25\,
      CO(1) => \xb_1_fu_282_reg[40]_i_1_n_26\,
      CO(0) => \xb_1_fu_282_reg[40]_i_1_n_27\,
      DI(7 downto 6) => B"00",
      DI(5) => \xb_1_fu_282[40]_i_2_n_20\,
      DI(4) => \xb_1_fu_282[40]_i_3_n_20\,
      DI(3) => \xb_1_fu_282[40]_i_4_n_20\,
      DI(2) => \xb_1_fu_282[40]_i_5_n_20\,
      DI(1) => \xb_1_fu_282[40]_i_6_n_20\,
      DI(0) => \xb_1_fu_282[40]_i_7_n_20\,
      O(7) => \NLW_xb_1_fu_282_reg[40]_i_1_O_UNCONNECTED\(7),
      O(6 downto 0) => \ap_CS_fsm_reg[1]_3\(6 downto 0),
      S(7) => '0',
      S(6) => S(0),
      S(5) => \xb_1_fu_282[40]_i_9_n_20\,
      S(4) => \xb_1_fu_282[40]_i_10_n_20\,
      S(3) => \xb_1_fu_282[40]_i_11_n_20\,
      S(2) => \xb_1_fu_282[40]_i_12_n_20\,
      S(1) => \xb_1_fu_282[40]_i_13_n_20\,
      S(0) => \xb_1_fu_282[40]_i_14_n_20\
    );
\xb_1_fu_282_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xb_1_fu_282_reg[0]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \xb_1_fu_282_reg[8]_i_1_n_20\,
      CO(6) => \xb_1_fu_282_reg[8]_i_1_n_21\,
      CO(5) => \xb_1_fu_282_reg[8]_i_1_n_22\,
      CO(4) => \xb_1_fu_282_reg[8]_i_1_n_23\,
      CO(3) => \xb_1_fu_282_reg[8]_i_1_n_24\,
      CO(2) => \xb_1_fu_282_reg[8]_i_1_n_25\,
      CO(1) => \xb_1_fu_282_reg[8]_i_1_n_26\,
      CO(0) => \xb_1_fu_282_reg[8]_i_1_n_27\,
      DI(7) => \xb_1_fu_282[8]_i_2_n_20\,
      DI(6) => \xb_1_fu_282[8]_i_3_n_20\,
      DI(5) => \xb_1_fu_282[8]_i_4_n_20\,
      DI(4) => \xb_1_fu_282[8]_i_5_n_20\,
      DI(3) => \xb_1_fu_282[8]_i_6_n_20\,
      DI(2) => \xb_1_fu_282[8]_i_7_n_20\,
      DI(1) => \xb_1_fu_282[8]_i_8_n_20\,
      DI(0) => \xb_1_fu_282[8]_i_9_n_20\,
      O(7 downto 0) => \ap_CS_fsm_reg[1]\(7 downto 0),
      S(7) => \xb_1_fu_282[8]_i_10_n_20\,
      S(6) => \xb_1_fu_282[8]_i_11_n_20\,
      S(5) => \xb_1_fu_282[8]_i_12_n_20\,
      S(4) => \xb_1_fu_282[8]_i_13_n_20\,
      S(3) => \xb_1_fu_282[8]_i_14_n_20\,
      S(2) => \xb_1_fu_282[8]_i_15_n_20\,
      S(1) => \xb_1_fu_282[8]_i_16_n_20\,
      S(0) => \xb_1_fu_282[8]_i_17_n_20\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_15ns_31_1_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_encode_fu_333_rlt1_o : out STD_LOGIC_VECTOR ( 30 downto 0 );
    add_ln290_fu_1248_p2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    detl : in STD_LOGIC_VECTOR ( 11 downto 0 );
    A : in STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rlt1 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rlt1_reg[30]\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rlt1_reg[30]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \add_ln290_reg_2341_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln290_reg_2341_reg[31]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \add_ln290_reg_2341_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln290_reg_2341_reg[31]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_15ns_31_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_15ns_31_1_1 is
  signal \^p\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln294_fu_1253_p2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \rlt1[15]_i_10_n_20\ : STD_LOGIC;
  signal \rlt1[15]_i_11_n_20\ : STD_LOGIC;
  signal \rlt1[15]_i_4_n_20\ : STD_LOGIC;
  signal \rlt1[15]_i_5_n_20\ : STD_LOGIC;
  signal \rlt1[15]_i_6_n_20\ : STD_LOGIC;
  signal \rlt1[15]_i_7_n_20\ : STD_LOGIC;
  signal \rlt1[15]_i_8_n_20\ : STD_LOGIC;
  signal \rlt1[15]_i_9_n_20\ : STD_LOGIC;
  signal \rlt1[7]_i_10_n_20\ : STD_LOGIC;
  signal \rlt1[7]_i_3_n_20\ : STD_LOGIC;
  signal \rlt1[7]_i_4_n_20\ : STD_LOGIC;
  signal \rlt1[7]_i_5_n_20\ : STD_LOGIC;
  signal \rlt1[7]_i_6_n_20\ : STD_LOGIC;
  signal \rlt1[7]_i_7_n_20\ : STD_LOGIC;
  signal \rlt1[7]_i_8_n_20\ : STD_LOGIC;
  signal \rlt1[7]_i_9_n_20\ : STD_LOGIC;
  signal \rlt1_reg[15]_i_2_n_20\ : STD_LOGIC;
  signal \rlt1_reg[15]_i_2_n_21\ : STD_LOGIC;
  signal \rlt1_reg[15]_i_2_n_22\ : STD_LOGIC;
  signal \rlt1_reg[15]_i_2_n_23\ : STD_LOGIC;
  signal \rlt1_reg[15]_i_2_n_24\ : STD_LOGIC;
  signal \rlt1_reg[15]_i_2_n_25\ : STD_LOGIC;
  signal \rlt1_reg[15]_i_2_n_26\ : STD_LOGIC;
  signal \rlt1_reg[15]_i_2_n_27\ : STD_LOGIC;
  signal \rlt1_reg[23]_i_2_n_20\ : STD_LOGIC;
  signal \rlt1_reg[23]_i_2_n_21\ : STD_LOGIC;
  signal \rlt1_reg[23]_i_2_n_22\ : STD_LOGIC;
  signal \rlt1_reg[23]_i_2_n_23\ : STD_LOGIC;
  signal \rlt1_reg[23]_i_2_n_24\ : STD_LOGIC;
  signal \rlt1_reg[23]_i_2_n_25\ : STD_LOGIC;
  signal \rlt1_reg[23]_i_2_n_26\ : STD_LOGIC;
  signal \rlt1_reg[23]_i_2_n_27\ : STD_LOGIC;
  signal \rlt1_reg[30]_i_4_n_22\ : STD_LOGIC;
  signal \rlt1_reg[30]_i_4_n_23\ : STD_LOGIC;
  signal \rlt1_reg[30]_i_4_n_24\ : STD_LOGIC;
  signal \rlt1_reg[30]_i_4_n_25\ : STD_LOGIC;
  signal \rlt1_reg[30]_i_4_n_26\ : STD_LOGIC;
  signal \rlt1_reg[30]_i_4_n_27\ : STD_LOGIC;
  signal \rlt1_reg[7]_i_2_n_20\ : STD_LOGIC;
  signal \rlt1_reg[7]_i_2_n_21\ : STD_LOGIC;
  signal \rlt1_reg[7]_i_2_n_22\ : STD_LOGIC;
  signal \rlt1_reg[7]_i_2_n_23\ : STD_LOGIC;
  signal \rlt1_reg[7]_i_2_n_24\ : STD_LOGIC;
  signal \rlt1_reg[7]_i_2_n_25\ : STD_LOGIC;
  signal \rlt1_reg[7]_i_2_n_26\ : STD_LOGIC;
  signal \rlt1_reg[7]_i_2_n_27\ : STD_LOGIC;
  signal \tmp_product__0_i_1__2_n_21\ : STD_LOGIC;
  signal \tmp_product__0_i_1__2_n_22\ : STD_LOGIC;
  signal \tmp_product__0_i_1__2_n_23\ : STD_LOGIC;
  signal \tmp_product__0_i_1__2_n_24\ : STD_LOGIC;
  signal \tmp_product__0_i_1__2_n_25\ : STD_LOGIC;
  signal \tmp_product__0_i_1__2_n_26\ : STD_LOGIC;
  signal \tmp_product__0_i_1__2_n_27\ : STD_LOGIC;
  signal \tmp_product_i_18__2_n_20\ : STD_LOGIC;
  signal \tmp_product_i_18__2_n_21\ : STD_LOGIC;
  signal \tmp_product_i_18__2_n_22\ : STD_LOGIC;
  signal \tmp_product_i_18__2_n_23\ : STD_LOGIC;
  signal \tmp_product_i_18__2_n_24\ : STD_LOGIC;
  signal \tmp_product_i_18__2_n_25\ : STD_LOGIC;
  signal \tmp_product_i_18__2_n_26\ : STD_LOGIC;
  signal \tmp_product_i_18__2_n_27\ : STD_LOGIC;
  signal \tmp_product_i_19__2_n_20\ : STD_LOGIC;
  signal \tmp_product_i_19__2_n_21\ : STD_LOGIC;
  signal \tmp_product_i_19__2_n_22\ : STD_LOGIC;
  signal \tmp_product_i_19__2_n_23\ : STD_LOGIC;
  signal \tmp_product_i_19__2_n_24\ : STD_LOGIC;
  signal \tmp_product_i_19__2_n_25\ : STD_LOGIC;
  signal \tmp_product_i_19__2_n_26\ : STD_LOGIC;
  signal \tmp_product_i_19__2_n_27\ : STD_LOGIC;
  signal \tmp_product_i_20__2_n_20\ : STD_LOGIC;
  signal \tmp_product_i_20__2_n_21\ : STD_LOGIC;
  signal \tmp_product_i_20__2_n_22\ : STD_LOGIC;
  signal \tmp_product_i_20__2_n_23\ : STD_LOGIC;
  signal \tmp_product_i_20__2_n_24\ : STD_LOGIC;
  signal \tmp_product_i_20__2_n_25\ : STD_LOGIC;
  signal \tmp_product_i_20__2_n_26\ : STD_LOGIC;
  signal \tmp_product_i_20__2_n_27\ : STD_LOGIC;
  signal \tmp_product_i_31__7_n_20\ : STD_LOGIC;
  signal \tmp_product_i_32__2_n_20\ : STD_LOGIC;
  signal \tmp_product_i_33__0_n_20\ : STD_LOGIC;
  signal tmp_product_i_34_n_20 : STD_LOGIC;
  signal tmp_product_i_35_n_20 : STD_LOGIC;
  signal tmp_product_i_36_n_20 : STD_LOGIC;
  signal tmp_product_i_37_n_20 : STD_LOGIC;
  signal tmp_product_i_38_n_20 : STD_LOGIC;
  signal tmp_product_i_39_n_20 : STD_LOGIC;
  signal tmp_product_i_40_n_20 : STD_LOGIC;
  signal tmp_product_i_41_n_20 : STD_LOGIC;
  signal tmp_product_i_42_n_20 : STD_LOGIC;
  signal tmp_product_i_43_n_20 : STD_LOGIC;
  signal tmp_product_i_44_n_20 : STD_LOGIC;
  signal tmp_product_i_45_n_20 : STD_LOGIC;
  signal tmp_product_i_46_n_20 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal \NLW_rlt1_reg[30]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_rlt1_reg[30]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rlt1[10]_i_1\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \rlt1[11]_i_1\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \rlt1[12]_i_1\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \rlt1[13]_i_1\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \rlt1[14]_i_1\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \rlt1[15]_i_1\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \rlt1[16]_i_1\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \rlt1[17]_i_1\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \rlt1[18]_i_1\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \rlt1[19]_i_1\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \rlt1[1]_i_1\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \rlt1[20]_i_1\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \rlt1[21]_i_1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \rlt1[22]_i_1\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \rlt1[23]_i_1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \rlt1[24]_i_1\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \rlt1[25]_i_1\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \rlt1[26]_i_1\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \rlt1[27]_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \rlt1[28]_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \rlt1[29]_i_1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \rlt1[2]_i_1\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \rlt1[30]_i_3\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \rlt1[3]_i_1\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \rlt1[4]_i_1\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \rlt1[5]_i_1\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \rlt1[6]_i_1\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \rlt1[7]_i_1\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \rlt1[8]_i_1\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \rlt1[9]_i_1\ : label is "soft_lutpair493";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \rlt1_reg[15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \rlt1_reg[23]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \rlt1_reg[30]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \rlt1_reg[7]_i_2\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \tmp_product__0_i_1__2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_i_18__2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_i_19__2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_i_20__2\ : label is 35;
begin
  P(15 downto 0) <= \^p\(15 downto 0);
\rlt1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln294_fu_1253_p2(0),
      I1 => Q(0),
      I2 => rlt1(0),
      O => grp_encode_fu_333_rlt1_o(0)
    );
\rlt1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln294_fu_1253_p2(10),
      I1 => Q(0),
      I2 => rlt1(10),
      O => grp_encode_fu_333_rlt1_o(10)
    );
\rlt1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln294_fu_1253_p2(11),
      I1 => Q(0),
      I2 => rlt1(11),
      O => grp_encode_fu_333_rlt1_o(11)
    );
\rlt1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln294_fu_1253_p2(12),
      I1 => Q(0),
      I2 => rlt1(12),
      O => grp_encode_fu_333_rlt1_o(12)
    );
\rlt1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln294_fu_1253_p2(13),
      I1 => Q(0),
      I2 => rlt1(13),
      O => grp_encode_fu_333_rlt1_o(13)
    );
\rlt1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln294_fu_1253_p2(14),
      I1 => Q(0),
      I2 => rlt1(14),
      O => grp_encode_fu_333_rlt1_o(14)
    );
\rlt1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln294_fu_1253_p2(15),
      I1 => Q(0),
      I2 => rlt1(15),
      O => grp_encode_fu_333_rlt1_o(15)
    );
\rlt1[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(9),
      I1 => \rlt1_reg[30]\(9),
      O => \rlt1[15]_i_10_n_20\
    );
\rlt1[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(8),
      I1 => \rlt1_reg[30]\(8),
      O => \rlt1[15]_i_11_n_20\
    );
\rlt1[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rlt1_reg[30]\(15),
      I1 => \^p\(15),
      O => \rlt1[15]_i_4_n_20\
    );
\rlt1[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(14),
      I1 => \rlt1_reg[30]\(14),
      O => \rlt1[15]_i_5_n_20\
    );
\rlt1[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(13),
      I1 => \rlt1_reg[30]\(13),
      O => \rlt1[15]_i_6_n_20\
    );
\rlt1[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(12),
      I1 => \rlt1_reg[30]\(12),
      O => \rlt1[15]_i_7_n_20\
    );
\rlt1[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(11),
      I1 => \rlt1_reg[30]\(11),
      O => \rlt1[15]_i_8_n_20\
    );
\rlt1[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(10),
      I1 => \rlt1_reg[30]\(10),
      O => \rlt1[15]_i_9_n_20\
    );
\rlt1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln294_fu_1253_p2(16),
      I1 => Q(0),
      I2 => rlt1(16),
      O => grp_encode_fu_333_rlt1_o(16)
    );
\rlt1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln294_fu_1253_p2(17),
      I1 => Q(0),
      I2 => rlt1(17),
      O => grp_encode_fu_333_rlt1_o(17)
    );
\rlt1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln294_fu_1253_p2(18),
      I1 => Q(0),
      I2 => rlt1(18),
      O => grp_encode_fu_333_rlt1_o(18)
    );
\rlt1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln294_fu_1253_p2(19),
      I1 => Q(0),
      I2 => rlt1(19),
      O => grp_encode_fu_333_rlt1_o(19)
    );
\rlt1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln294_fu_1253_p2(1),
      I1 => Q(0),
      I2 => rlt1(1),
      O => grp_encode_fu_333_rlt1_o(1)
    );
\rlt1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln294_fu_1253_p2(20),
      I1 => Q(0),
      I2 => rlt1(20),
      O => grp_encode_fu_333_rlt1_o(20)
    );
\rlt1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln294_fu_1253_p2(21),
      I1 => Q(0),
      I2 => rlt1(21),
      O => grp_encode_fu_333_rlt1_o(21)
    );
\rlt1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln294_fu_1253_p2(22),
      I1 => Q(0),
      I2 => rlt1(22),
      O => grp_encode_fu_333_rlt1_o(22)
    );
\rlt1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln294_fu_1253_p2(23),
      I1 => Q(0),
      I2 => rlt1(23),
      O => grp_encode_fu_333_rlt1_o(23)
    );
\rlt1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln294_fu_1253_p2(24),
      I1 => Q(0),
      I2 => rlt1(24),
      O => grp_encode_fu_333_rlt1_o(24)
    );
\rlt1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln294_fu_1253_p2(25),
      I1 => Q(0),
      I2 => rlt1(25),
      O => grp_encode_fu_333_rlt1_o(25)
    );
\rlt1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln294_fu_1253_p2(26),
      I1 => Q(0),
      I2 => rlt1(26),
      O => grp_encode_fu_333_rlt1_o(26)
    );
\rlt1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln294_fu_1253_p2(27),
      I1 => Q(0),
      I2 => rlt1(27),
      O => grp_encode_fu_333_rlt1_o(27)
    );
\rlt1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln294_fu_1253_p2(28),
      I1 => Q(0),
      I2 => rlt1(28),
      O => grp_encode_fu_333_rlt1_o(28)
    );
\rlt1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln294_fu_1253_p2(29),
      I1 => Q(0),
      I2 => rlt1(29),
      O => grp_encode_fu_333_rlt1_o(29)
    );
\rlt1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln294_fu_1253_p2(2),
      I1 => Q(0),
      I2 => rlt1(2),
      O => grp_encode_fu_333_rlt1_o(2)
    );
\rlt1[30]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln294_fu_1253_p2(30),
      I1 => Q(0),
      I2 => rlt1(30),
      O => grp_encode_fu_333_rlt1_o(30)
    );
\rlt1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln294_fu_1253_p2(3),
      I1 => Q(0),
      I2 => rlt1(3),
      O => grp_encode_fu_333_rlt1_o(3)
    );
\rlt1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln294_fu_1253_p2(4),
      I1 => Q(0),
      I2 => rlt1(4),
      O => grp_encode_fu_333_rlt1_o(4)
    );
\rlt1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln294_fu_1253_p2(5),
      I1 => Q(0),
      I2 => rlt1(5),
      O => grp_encode_fu_333_rlt1_o(5)
    );
\rlt1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln294_fu_1253_p2(6),
      I1 => Q(0),
      I2 => rlt1(6),
      O => grp_encode_fu_333_rlt1_o(6)
    );
\rlt1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln294_fu_1253_p2(7),
      I1 => Q(0),
      I2 => rlt1(7),
      O => grp_encode_fu_333_rlt1_o(7)
    );
\rlt1[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(0),
      I1 => \rlt1_reg[30]\(0),
      O => \rlt1[7]_i_10_n_20\
    );
\rlt1[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(7),
      I1 => \rlt1_reg[30]\(7),
      O => \rlt1[7]_i_3_n_20\
    );
\rlt1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(6),
      I1 => \rlt1_reg[30]\(6),
      O => \rlt1[7]_i_4_n_20\
    );
\rlt1[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(5),
      I1 => \rlt1_reg[30]\(5),
      O => \rlt1[7]_i_5_n_20\
    );
\rlt1[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(4),
      I1 => \rlt1_reg[30]\(4),
      O => \rlt1[7]_i_6_n_20\
    );
\rlt1[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(3),
      I1 => \rlt1_reg[30]\(3),
      O => \rlt1[7]_i_7_n_20\
    );
\rlt1[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(2),
      I1 => \rlt1_reg[30]\(2),
      O => \rlt1[7]_i_8_n_20\
    );
\rlt1[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(1),
      I1 => \rlt1_reg[30]\(1),
      O => \rlt1[7]_i_9_n_20\
    );
\rlt1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln294_fu_1253_p2(8),
      I1 => Q(0),
      I2 => rlt1(8),
      O => grp_encode_fu_333_rlt1_o(8)
    );
\rlt1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln294_fu_1253_p2(9),
      I1 => Q(0),
      I2 => rlt1(9),
      O => grp_encode_fu_333_rlt1_o(9)
    );
\rlt1_reg[15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \rlt1_reg[7]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \rlt1_reg[15]_i_2_n_20\,
      CO(6) => \rlt1_reg[15]_i_2_n_21\,
      CO(5) => \rlt1_reg[15]_i_2_n_22\,
      CO(4) => \rlt1_reg[15]_i_2_n_23\,
      CO(3) => \rlt1_reg[15]_i_2_n_24\,
      CO(2) => \rlt1_reg[15]_i_2_n_25\,
      CO(1) => \rlt1_reg[15]_i_2_n_26\,
      CO(0) => \rlt1_reg[15]_i_2_n_27\,
      DI(7) => DI(0),
      DI(6 downto 0) => \^p\(14 downto 8),
      O(7 downto 0) => add_ln294_fu_1253_p2(15 downto 8),
      S(7) => \rlt1[15]_i_4_n_20\,
      S(6) => \rlt1[15]_i_5_n_20\,
      S(5) => \rlt1[15]_i_6_n_20\,
      S(4) => \rlt1[15]_i_7_n_20\,
      S(3) => \rlt1[15]_i_8_n_20\,
      S(2) => \rlt1[15]_i_9_n_20\,
      S(1) => \rlt1[15]_i_10_n_20\,
      S(0) => \rlt1[15]_i_11_n_20\
    );
\rlt1_reg[23]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \rlt1_reg[15]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \rlt1_reg[23]_i_2_n_20\,
      CO(6) => \rlt1_reg[23]_i_2_n_21\,
      CO(5) => \rlt1_reg[23]_i_2_n_22\,
      CO(4) => \rlt1_reg[23]_i_2_n_23\,
      CO(3) => \rlt1_reg[23]_i_2_n_24\,
      CO(2) => \rlt1_reg[23]_i_2_n_25\,
      CO(1) => \rlt1_reg[23]_i_2_n_26\,
      CO(0) => \rlt1_reg[23]_i_2_n_27\,
      DI(7 downto 0) => \rlt1_reg[30]\(22 downto 15),
      O(7 downto 0) => add_ln294_fu_1253_p2(23 downto 16),
      S(7 downto 0) => S(7 downto 0)
    );
\rlt1_reg[30]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => \rlt1_reg[23]_i_2_n_20\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_rlt1_reg[30]_i_4_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \rlt1_reg[30]_i_4_n_22\,
      CO(4) => \rlt1_reg[30]_i_4_n_23\,
      CO(3) => \rlt1_reg[30]_i_4_n_24\,
      CO(2) => \rlt1_reg[30]_i_4_n_25\,
      CO(1) => \rlt1_reg[30]_i_4_n_26\,
      CO(0) => \rlt1_reg[30]_i_4_n_27\,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => \rlt1_reg[30]\(28 downto 23),
      O(7) => \NLW_rlt1_reg[30]_i_4_O_UNCONNECTED\(7),
      O(6 downto 0) => add_ln294_fu_1253_p2(30 downto 24),
      S(7) => '0',
      S(6 downto 0) => \rlt1_reg[30]_0\(6 downto 0)
    );
\rlt1_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \rlt1_reg[7]_i_2_n_20\,
      CO(6) => \rlt1_reg[7]_i_2_n_21\,
      CO(5) => \rlt1_reg[7]_i_2_n_22\,
      CO(4) => \rlt1_reg[7]_i_2_n_23\,
      CO(3) => \rlt1_reg[7]_i_2_n_24\,
      CO(2) => \rlt1_reg[7]_i_2_n_25\,
      CO(1) => \rlt1_reg[7]_i_2_n_26\,
      CO(0) => \rlt1_reg[7]_i_2_n_27\,
      DI(7 downto 0) => \^p\(7 downto 0),
      O(7 downto 0) => add_ln294_fu_1253_p2(7 downto 0),
      S(7) => \rlt1[7]_i_3_n_20\,
      S(6) => \rlt1[7]_i_4_n_20\,
      S(5) => \rlt1[7]_i_5_n_20\,
      S(4) => \rlt1[7]_i_6_n_20\,
      S(3) => \rlt1[7]_i_7_n_20\,
      S(2) => \rlt1[7]_i_8_n_20\,
      S(1) => \rlt1[7]_i_9_n_20\,
      S(0) => \rlt1[7]_i_10_n_20\
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(12),
      A(28) => A(12),
      A(27) => A(12),
      A(26) => A(12),
      A(25) => A(12),
      A(24) => A(12),
      A(23) => A(12),
      A(22) => A(12),
      A(21) => A(12),
      A(20) => A(12),
      A(19) => A(12),
      A(18) => A(12),
      A(17) => A(12),
      A(16) => A(12),
      A(15 downto 3) => A(12 downto 0),
      A(2 downto 0) => B"000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 3) => detl(11 downto 0),
      B(2 downto 0) => B"000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => E(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_tmp_product_P_UNCONNECTED(47 downto 32),
      P(31) => tmp_product_n_94,
      P(30 downto 15) => \^p\(15 downto 0),
      P(14) => tmp_product_n_111,
      P(13) => tmp_product_n_112,
      P(12) => tmp_product_n_113,
      P(11) => tmp_product_n_114,
      P(10) => tmp_product_n_115,
      P(9) => tmp_product_n_116,
      P(8) => tmp_product_n_117,
      P(7) => tmp_product_n_118,
      P(6) => tmp_product_n_119,
      P(5) => tmp_product_n_120,
      P(4) => tmp_product_n_121,
      P(3) => tmp_product_n_122,
      P(2) => tmp_product_n_123,
      P(1) => tmp_product_n_124,
      P(0) => tmp_product_n_125,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_i_18__2_n_20\,
      CI_TOP => '0',
      CO(7) => \NLW_tmp_product__0_i_1__2_CO_UNCONNECTED\(7),
      CO(6) => \tmp_product__0_i_1__2_n_21\,
      CO(5) => \tmp_product__0_i_1__2_n_22\,
      CO(4) => \tmp_product__0_i_1__2_n_23\,
      CO(3) => \tmp_product__0_i_1__2_n_24\,
      CO(2) => \tmp_product__0_i_1__2_n_25\,
      CO(1) => \tmp_product__0_i_1__2_n_26\,
      CO(0) => \tmp_product__0_i_1__2_n_27\,
      DI(7) => '0',
      DI(6 downto 0) => \add_ln290_reg_2341_reg[31]\(29 downto 23),
      O(7 downto 0) => add_ln290_fu_1248_p2(31 downto 24),
      S(7 downto 0) => \add_ln290_reg_2341_reg[31]_0\(7 downto 0)
    );
\tmp_product_i_18__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_i_19__2_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product_i_18__2_n_20\,
      CO(6) => \tmp_product_i_18__2_n_21\,
      CO(5) => \tmp_product_i_18__2_n_22\,
      CO(4) => \tmp_product_i_18__2_n_23\,
      CO(3) => \tmp_product_i_18__2_n_24\,
      CO(2) => \tmp_product_i_18__2_n_25\,
      CO(1) => \tmp_product_i_18__2_n_26\,
      CO(0) => \tmp_product_i_18__2_n_27\,
      DI(7 downto 0) => \add_ln290_reg_2341_reg[31]\(22 downto 15),
      O(7 downto 0) => add_ln290_fu_1248_p2(23 downto 16),
      S(7 downto 0) => \add_ln290_reg_2341_reg[23]\(7 downto 0)
    );
\tmp_product_i_19__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_i_20__2_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product_i_19__2_n_20\,
      CO(6) => \tmp_product_i_19__2_n_21\,
      CO(5) => \tmp_product_i_19__2_n_22\,
      CO(4) => \tmp_product_i_19__2_n_23\,
      CO(3) => \tmp_product_i_19__2_n_24\,
      CO(2) => \tmp_product_i_19__2_n_25\,
      CO(1) => \tmp_product_i_19__2_n_26\,
      CO(0) => \tmp_product_i_19__2_n_27\,
      DI(7) => \add_ln290_reg_2341_reg[15]\(0),
      DI(6 downto 0) => \^p\(14 downto 8),
      O(7 downto 0) => add_ln290_fu_1248_p2(15 downto 8),
      S(7) => \tmp_product_i_31__7_n_20\,
      S(6) => \tmp_product_i_32__2_n_20\,
      S(5) => \tmp_product_i_33__0_n_20\,
      S(4) => tmp_product_i_34_n_20,
      S(3) => tmp_product_i_35_n_20,
      S(2) => tmp_product_i_36_n_20,
      S(1) => tmp_product_i_37_n_20,
      S(0) => tmp_product_i_38_n_20
    );
\tmp_product_i_20__2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \tmp_product_i_20__2_n_20\,
      CO(6) => \tmp_product_i_20__2_n_21\,
      CO(5) => \tmp_product_i_20__2_n_22\,
      CO(4) => \tmp_product_i_20__2_n_23\,
      CO(3) => \tmp_product_i_20__2_n_24\,
      CO(2) => \tmp_product_i_20__2_n_25\,
      CO(1) => \tmp_product_i_20__2_n_26\,
      CO(0) => \tmp_product_i_20__2_n_27\,
      DI(7 downto 0) => \^p\(7 downto 0),
      O(7 downto 0) => add_ln290_fu_1248_p2(7 downto 0),
      S(7) => tmp_product_i_39_n_20,
      S(6) => tmp_product_i_40_n_20,
      S(5) => tmp_product_i_41_n_20,
      S(4) => tmp_product_i_42_n_20,
      S(3) => tmp_product_i_43_n_20,
      S(2) => tmp_product_i_44_n_20,
      S(1) => tmp_product_i_45_n_20,
      S(0) => tmp_product_i_46_n_20
    );
\tmp_product_i_31__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln290_reg_2341_reg[31]\(15),
      I1 => \^p\(15),
      O => \tmp_product_i_31__7_n_20\
    );
\tmp_product_i_32__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(14),
      I1 => \add_ln290_reg_2341_reg[31]\(14),
      O => \tmp_product_i_32__2_n_20\
    );
\tmp_product_i_33__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(13),
      I1 => \add_ln290_reg_2341_reg[31]\(13),
      O => \tmp_product_i_33__0_n_20\
    );
tmp_product_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(12),
      I1 => \add_ln290_reg_2341_reg[31]\(12),
      O => tmp_product_i_34_n_20
    );
tmp_product_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(11),
      I1 => \add_ln290_reg_2341_reg[31]\(11),
      O => tmp_product_i_35_n_20
    );
tmp_product_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(10),
      I1 => \add_ln290_reg_2341_reg[31]\(10),
      O => tmp_product_i_36_n_20
    );
tmp_product_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(9),
      I1 => \add_ln290_reg_2341_reg[31]\(9),
      O => tmp_product_i_37_n_20
    );
tmp_product_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(8),
      I1 => \add_ln290_reg_2341_reg[31]\(8),
      O => tmp_product_i_38_n_20
    );
tmp_product_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(7),
      I1 => \add_ln290_reg_2341_reg[31]\(7),
      O => tmp_product_i_39_n_20
    );
tmp_product_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(6),
      I1 => \add_ln290_reg_2341_reg[31]\(6),
      O => tmp_product_i_40_n_20
    );
tmp_product_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(5),
      I1 => \add_ln290_reg_2341_reg[31]\(5),
      O => tmp_product_i_41_n_20
    );
tmp_product_i_42: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(4),
      I1 => \add_ln290_reg_2341_reg[31]\(4),
      O => tmp_product_i_42_n_20
    );
tmp_product_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(3),
      I1 => \add_ln290_reg_2341_reg[31]\(3),
      O => tmp_product_i_43_n_20
    );
tmp_product_i_44: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(2),
      I1 => \add_ln290_reg_2341_reg[31]\(2),
      O => tmp_product_i_44_n_20
    );
tmp_product_i_45: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(1),
      I1 => \add_ln290_reg_2341_reg[31]\(1),
      O => tmp_product_i_45_n_20
    );
tmp_product_i_46: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(0),
      I1 => \add_ln290_reg_2341_reg[31]\(0),
      O => tmp_product_i_46_n_20
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_15ns_31_1_1_18 is
  port (
    \sext_ln620_reg_2178_reg[13]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    grp_decode_fu_399_dec_rlt1_o : out STD_LOGIC_VECTOR ( 30 downto 0 );
    grp_decode_fu_399_dec_plt1_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sext_ln570_fu_998_p1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 11 downto 0 );
    A : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \icmp_ln535_reg_330_reg[0]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \icmp_ln535_reg_330_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln535_reg_330 : in STD_LOGIC;
    dec_rlt1 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    dec_plt1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    add_ln344_reg_2142 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    S : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \dec_rlt1_reg[30]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dec_plt1_reg[31]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \dec_plt1_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dec_plt1_reg[31]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_15ns_31_1_1_18 : entity is "adpcm_main_mul_16s_15ns_31_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_15ns_31_1_1_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_15ns_31_1_1_18 is
  signal add_ln354_fu_1344_p2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \dec_rlt1[15]_i_10_n_20\ : STD_LOGIC;
  signal \dec_rlt1[15]_i_3_n_20\ : STD_LOGIC;
  signal \dec_rlt1[15]_i_4_n_20\ : STD_LOGIC;
  signal \dec_rlt1[15]_i_5_n_20\ : STD_LOGIC;
  signal \dec_rlt1[15]_i_6_n_20\ : STD_LOGIC;
  signal \dec_rlt1[15]_i_7_n_20\ : STD_LOGIC;
  signal \dec_rlt1[15]_i_8_n_20\ : STD_LOGIC;
  signal \dec_rlt1[15]_i_9_n_20\ : STD_LOGIC;
  signal \dec_rlt1[23]_i_11_n_20\ : STD_LOGIC;
  signal \dec_rlt1[23]_i_3_n_20\ : STD_LOGIC;
  signal \dec_rlt1[7]_i_10_n_20\ : STD_LOGIC;
  signal \dec_rlt1[7]_i_3_n_20\ : STD_LOGIC;
  signal \dec_rlt1[7]_i_4_n_20\ : STD_LOGIC;
  signal \dec_rlt1[7]_i_5_n_20\ : STD_LOGIC;
  signal \dec_rlt1[7]_i_6_n_20\ : STD_LOGIC;
  signal \dec_rlt1[7]_i_7_n_20\ : STD_LOGIC;
  signal \dec_rlt1[7]_i_8_n_20\ : STD_LOGIC;
  signal \dec_rlt1[7]_i_9_n_20\ : STD_LOGIC;
  signal \dec_rlt1_reg[15]_i_2_n_20\ : STD_LOGIC;
  signal \dec_rlt1_reg[15]_i_2_n_21\ : STD_LOGIC;
  signal \dec_rlt1_reg[15]_i_2_n_22\ : STD_LOGIC;
  signal \dec_rlt1_reg[15]_i_2_n_23\ : STD_LOGIC;
  signal \dec_rlt1_reg[15]_i_2_n_24\ : STD_LOGIC;
  signal \dec_rlt1_reg[15]_i_2_n_25\ : STD_LOGIC;
  signal \dec_rlt1_reg[15]_i_2_n_26\ : STD_LOGIC;
  signal \dec_rlt1_reg[15]_i_2_n_27\ : STD_LOGIC;
  signal \dec_rlt1_reg[23]_i_2_n_20\ : STD_LOGIC;
  signal \dec_rlt1_reg[23]_i_2_n_21\ : STD_LOGIC;
  signal \dec_rlt1_reg[23]_i_2_n_22\ : STD_LOGIC;
  signal \dec_rlt1_reg[23]_i_2_n_23\ : STD_LOGIC;
  signal \dec_rlt1_reg[23]_i_2_n_24\ : STD_LOGIC;
  signal \dec_rlt1_reg[23]_i_2_n_25\ : STD_LOGIC;
  signal \dec_rlt1_reg[23]_i_2_n_26\ : STD_LOGIC;
  signal \dec_rlt1_reg[23]_i_2_n_27\ : STD_LOGIC;
  signal \dec_rlt1_reg[30]_i_4_n_22\ : STD_LOGIC;
  signal \dec_rlt1_reg[30]_i_4_n_23\ : STD_LOGIC;
  signal \dec_rlt1_reg[30]_i_4_n_24\ : STD_LOGIC;
  signal \dec_rlt1_reg[30]_i_4_n_25\ : STD_LOGIC;
  signal \dec_rlt1_reg[30]_i_4_n_26\ : STD_LOGIC;
  signal \dec_rlt1_reg[30]_i_4_n_27\ : STD_LOGIC;
  signal \dec_rlt1_reg[7]_i_2_n_20\ : STD_LOGIC;
  signal \dec_rlt1_reg[7]_i_2_n_21\ : STD_LOGIC;
  signal \dec_rlt1_reg[7]_i_2_n_22\ : STD_LOGIC;
  signal \dec_rlt1_reg[7]_i_2_n_23\ : STD_LOGIC;
  signal \dec_rlt1_reg[7]_i_2_n_24\ : STD_LOGIC;
  signal \dec_rlt1_reg[7]_i_2_n_25\ : STD_LOGIC;
  signal \dec_rlt1_reg[7]_i_2_n_26\ : STD_LOGIC;
  signal \dec_rlt1_reg[7]_i_2_n_27\ : STD_LOGIC;
  signal \icmp_ln535_reg_330[0]_i_2__1_n_20\ : STD_LOGIC;
  signal \icmp_ln535_reg_330[0]_i_3__1_n_20\ : STD_LOGIC;
  signal \icmp_ln535_reg_330[0]_i_4__1_n_20\ : STD_LOGIC;
  signal \icmp_ln535_reg_330[0]_i_5_n_20\ : STD_LOGIC;
  signal \^sext_ln570_fu_998_p1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^sext_ln620_reg_2178_reg[13]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_product__0_i_17_n_21\ : STD_LOGIC;
  signal \tmp_product__0_i_17_n_22\ : STD_LOGIC;
  signal \tmp_product__0_i_17_n_23\ : STD_LOGIC;
  signal \tmp_product__0_i_17_n_24\ : STD_LOGIC;
  signal \tmp_product__0_i_17_n_25\ : STD_LOGIC;
  signal \tmp_product__0_i_17_n_26\ : STD_LOGIC;
  signal \tmp_product__0_i_17_n_27\ : STD_LOGIC;
  signal \tmp_product_i_34__1_n_20\ : STD_LOGIC;
  signal \tmp_product_i_34__1_n_21\ : STD_LOGIC;
  signal \tmp_product_i_34__1_n_22\ : STD_LOGIC;
  signal \tmp_product_i_34__1_n_23\ : STD_LOGIC;
  signal \tmp_product_i_34__1_n_24\ : STD_LOGIC;
  signal \tmp_product_i_34__1_n_25\ : STD_LOGIC;
  signal \tmp_product_i_34__1_n_26\ : STD_LOGIC;
  signal \tmp_product_i_34__1_n_27\ : STD_LOGIC;
  signal \tmp_product_i_36__1_n_20\ : STD_LOGIC;
  signal \tmp_product_i_36__1_n_21\ : STD_LOGIC;
  signal \tmp_product_i_36__1_n_22\ : STD_LOGIC;
  signal \tmp_product_i_36__1_n_23\ : STD_LOGIC;
  signal \tmp_product_i_36__1_n_24\ : STD_LOGIC;
  signal \tmp_product_i_36__1_n_25\ : STD_LOGIC;
  signal \tmp_product_i_36__1_n_26\ : STD_LOGIC;
  signal \tmp_product_i_36__1_n_27\ : STD_LOGIC;
  signal \tmp_product_i_38__1_n_20\ : STD_LOGIC;
  signal \tmp_product_i_38__1_n_21\ : STD_LOGIC;
  signal \tmp_product_i_38__1_n_22\ : STD_LOGIC;
  signal \tmp_product_i_38__1_n_23\ : STD_LOGIC;
  signal \tmp_product_i_38__1_n_24\ : STD_LOGIC;
  signal \tmp_product_i_38__1_n_25\ : STD_LOGIC;
  signal \tmp_product_i_38__1_n_26\ : STD_LOGIC;
  signal \tmp_product_i_38__1_n_27\ : STD_LOGIC;
  signal tmp_product_i_65_n_20 : STD_LOGIC;
  signal tmp_product_i_66_n_20 : STD_LOGIC;
  signal tmp_product_i_67_n_20 : STD_LOGIC;
  signal tmp_product_i_68_n_20 : STD_LOGIC;
  signal tmp_product_i_69_n_20 : STD_LOGIC;
  signal tmp_product_i_70_n_20 : STD_LOGIC;
  signal tmp_product_i_71_n_20 : STD_LOGIC;
  signal tmp_product_i_72_n_20 : STD_LOGIC;
  signal tmp_product_i_81_n_20 : STD_LOGIC;
  signal tmp_product_i_82_n_20 : STD_LOGIC;
  signal tmp_product_i_83_n_20 : STD_LOGIC;
  signal tmp_product_i_84_n_20 : STD_LOGIC;
  signal tmp_product_i_85_n_20 : STD_LOGIC;
  signal tmp_product_i_86_n_20 : STD_LOGIC;
  signal tmp_product_i_87_n_20 : STD_LOGIC;
  signal tmp_product_i_88_n_20 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal trunc_ln345_2_reg_2107 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_dec_rlt1_reg[30]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_dec_rlt1_reg[30]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dec_plt1[0]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \dec_plt1[10]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \dec_plt1[11]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \dec_plt1[12]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \dec_plt1[13]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \dec_plt1[14]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \dec_plt1[15]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \dec_plt1[16]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \dec_plt1[17]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \dec_plt1[18]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \dec_plt1[19]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \dec_plt1[1]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \dec_plt1[20]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \dec_plt1[21]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \dec_plt1[22]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \dec_plt1[23]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \dec_plt1[24]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \dec_plt1[25]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \dec_plt1[26]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \dec_plt1[27]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \dec_plt1[28]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \dec_plt1[29]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \dec_plt1[2]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \dec_plt1[30]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \dec_plt1[31]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \dec_plt1[3]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \dec_plt1[4]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \dec_plt1[5]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \dec_plt1[6]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \dec_plt1[7]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \dec_plt1[8]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \dec_plt1[9]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \dec_rlt1[10]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \dec_rlt1[11]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \dec_rlt1[12]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \dec_rlt1[13]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \dec_rlt1[14]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \dec_rlt1[15]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \dec_rlt1[16]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \dec_rlt1[17]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \dec_rlt1[18]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \dec_rlt1[19]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \dec_rlt1[1]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \dec_rlt1[20]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \dec_rlt1[21]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \dec_rlt1[22]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \dec_rlt1[23]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \dec_rlt1[24]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \dec_rlt1[25]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \dec_rlt1[26]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \dec_rlt1[27]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \dec_rlt1[28]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \dec_rlt1[29]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \dec_rlt1[2]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \dec_rlt1[30]_i_3\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \dec_rlt1[3]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \dec_rlt1[4]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \dec_rlt1[5]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \dec_rlt1[6]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \dec_rlt1[7]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \dec_rlt1[8]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \dec_rlt1[9]_i_1\ : label is "soft_lutpair181";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \dec_rlt1_reg[15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \dec_rlt1_reg[23]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \dec_rlt1_reg[30]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \dec_rlt1_reg[7]_i_2\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute ADDER_THRESHOLD of \tmp_product__0_i_17\ : label is 35;
  attribute SOFT_HLUTNM of \tmp_product_i_10__11\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \tmp_product_i_11__11\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \tmp_product_i_12__11\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \tmp_product_i_13__11\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \tmp_product_i_14__11\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \tmp_product_i_15__12\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \tmp_product_i_16__8\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \tmp_product_i_1__10\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \tmp_product_i_2__10\ : label is "soft_lutpair151";
  attribute ADDER_THRESHOLD of \tmp_product_i_34__1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_i_36__1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_i_38__1\ : label is 35;
  attribute SOFT_HLUTNM of \tmp_product_i_3__11\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \tmp_product_i_4__11\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \tmp_product_i_5__11\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \tmp_product_i_6__11\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \tmp_product_i_7__11\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \tmp_product_i_8__11\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \tmp_product_i_9__11\ : label is "soft_lutpair157";
begin
  sext_ln570_fu_998_p1(31 downto 0) <= \^sext_ln570_fu_998_p1\(31 downto 0);
  \sext_ln620_reg_2178_reg[13]\(15 downto 0) <= \^sext_ln620_reg_2178_reg[13]\(15 downto 0);
\dec_plt1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sext_ln570_fu_998_p1\(0),
      I1 => Q(1),
      I2 => dec_plt1(0),
      O => grp_decode_fu_399_dec_plt1_o(0)
    );
\dec_plt1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sext_ln570_fu_998_p1\(10),
      I1 => Q(1),
      I2 => dec_plt1(10),
      O => grp_decode_fu_399_dec_plt1_o(10)
    );
\dec_plt1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sext_ln570_fu_998_p1\(11),
      I1 => Q(1),
      I2 => dec_plt1(11),
      O => grp_decode_fu_399_dec_plt1_o(11)
    );
\dec_plt1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sext_ln570_fu_998_p1\(12),
      I1 => Q(1),
      I2 => dec_plt1(12),
      O => grp_decode_fu_399_dec_plt1_o(12)
    );
\dec_plt1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sext_ln570_fu_998_p1\(13),
      I1 => Q(1),
      I2 => dec_plt1(13),
      O => grp_decode_fu_399_dec_plt1_o(13)
    );
\dec_plt1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sext_ln570_fu_998_p1\(14),
      I1 => Q(1),
      I2 => dec_plt1(14),
      O => grp_decode_fu_399_dec_plt1_o(14)
    );
\dec_plt1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sext_ln570_fu_998_p1\(15),
      I1 => Q(1),
      I2 => dec_plt1(15),
      O => grp_decode_fu_399_dec_plt1_o(15)
    );
\dec_plt1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sext_ln570_fu_998_p1\(16),
      I1 => Q(1),
      I2 => dec_plt1(16),
      O => grp_decode_fu_399_dec_plt1_o(16)
    );
\dec_plt1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sext_ln570_fu_998_p1\(17),
      I1 => Q(1),
      I2 => dec_plt1(17),
      O => grp_decode_fu_399_dec_plt1_o(17)
    );
\dec_plt1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sext_ln570_fu_998_p1\(18),
      I1 => Q(1),
      I2 => dec_plt1(18),
      O => grp_decode_fu_399_dec_plt1_o(18)
    );
\dec_plt1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sext_ln570_fu_998_p1\(19),
      I1 => Q(1),
      I2 => dec_plt1(19),
      O => grp_decode_fu_399_dec_plt1_o(19)
    );
\dec_plt1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sext_ln570_fu_998_p1\(1),
      I1 => Q(1),
      I2 => dec_plt1(1),
      O => grp_decode_fu_399_dec_plt1_o(1)
    );
\dec_plt1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sext_ln570_fu_998_p1\(20),
      I1 => Q(1),
      I2 => dec_plt1(20),
      O => grp_decode_fu_399_dec_plt1_o(20)
    );
\dec_plt1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sext_ln570_fu_998_p1\(21),
      I1 => Q(1),
      I2 => dec_plt1(21),
      O => grp_decode_fu_399_dec_plt1_o(21)
    );
\dec_plt1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sext_ln570_fu_998_p1\(22),
      I1 => Q(1),
      I2 => dec_plt1(22),
      O => grp_decode_fu_399_dec_plt1_o(22)
    );
\dec_plt1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sext_ln570_fu_998_p1\(23),
      I1 => Q(1),
      I2 => dec_plt1(23),
      O => grp_decode_fu_399_dec_plt1_o(23)
    );
\dec_plt1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sext_ln570_fu_998_p1\(24),
      I1 => Q(1),
      I2 => dec_plt1(24),
      O => grp_decode_fu_399_dec_plt1_o(24)
    );
\dec_plt1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sext_ln570_fu_998_p1\(25),
      I1 => Q(1),
      I2 => dec_plt1(25),
      O => grp_decode_fu_399_dec_plt1_o(25)
    );
\dec_plt1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sext_ln570_fu_998_p1\(26),
      I1 => Q(1),
      I2 => dec_plt1(26),
      O => grp_decode_fu_399_dec_plt1_o(26)
    );
\dec_plt1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sext_ln570_fu_998_p1\(27),
      I1 => Q(1),
      I2 => dec_plt1(27),
      O => grp_decode_fu_399_dec_plt1_o(27)
    );
\dec_plt1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sext_ln570_fu_998_p1\(28),
      I1 => Q(1),
      I2 => dec_plt1(28),
      O => grp_decode_fu_399_dec_plt1_o(28)
    );
\dec_plt1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sext_ln570_fu_998_p1\(29),
      I1 => Q(1),
      I2 => dec_plt1(29),
      O => grp_decode_fu_399_dec_plt1_o(29)
    );
\dec_plt1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sext_ln570_fu_998_p1\(2),
      I1 => Q(1),
      I2 => dec_plt1(2),
      O => grp_decode_fu_399_dec_plt1_o(2)
    );
\dec_plt1[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sext_ln570_fu_998_p1\(30),
      I1 => Q(1),
      I2 => dec_plt1(30),
      O => grp_decode_fu_399_dec_plt1_o(30)
    );
\dec_plt1[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sext_ln570_fu_998_p1\(31),
      I1 => Q(1),
      I2 => dec_plt1(31),
      O => grp_decode_fu_399_dec_plt1_o(31)
    );
\dec_plt1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sext_ln570_fu_998_p1\(3),
      I1 => Q(1),
      I2 => dec_plt1(3),
      O => grp_decode_fu_399_dec_plt1_o(3)
    );
\dec_plt1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sext_ln570_fu_998_p1\(4),
      I1 => Q(1),
      I2 => dec_plt1(4),
      O => grp_decode_fu_399_dec_plt1_o(4)
    );
\dec_plt1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sext_ln570_fu_998_p1\(5),
      I1 => Q(1),
      I2 => dec_plt1(5),
      O => grp_decode_fu_399_dec_plt1_o(5)
    );
\dec_plt1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sext_ln570_fu_998_p1\(6),
      I1 => Q(1),
      I2 => dec_plt1(6),
      O => grp_decode_fu_399_dec_plt1_o(6)
    );
\dec_plt1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sext_ln570_fu_998_p1\(7),
      I1 => Q(1),
      I2 => dec_plt1(7),
      O => grp_decode_fu_399_dec_plt1_o(7)
    );
\dec_plt1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sext_ln570_fu_998_p1\(8),
      I1 => Q(1),
      I2 => dec_plt1(8),
      O => grp_decode_fu_399_dec_plt1_o(8)
    );
\dec_plt1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sext_ln570_fu_998_p1\(9),
      I1 => Q(1),
      I2 => dec_plt1(9),
      O => grp_decode_fu_399_dec_plt1_o(9)
    );
\dec_rlt1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln354_fu_1344_p2(0),
      I1 => Q(2),
      I2 => dec_rlt1(0),
      O => grp_decode_fu_399_dec_rlt1_o(0)
    );
\dec_rlt1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln354_fu_1344_p2(10),
      I1 => Q(2),
      I2 => dec_rlt1(10),
      O => grp_decode_fu_399_dec_rlt1_o(10)
    );
\dec_rlt1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln354_fu_1344_p2(11),
      I1 => Q(2),
      I2 => dec_rlt1(11),
      O => grp_decode_fu_399_dec_rlt1_o(11)
    );
\dec_rlt1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln354_fu_1344_p2(12),
      I1 => Q(2),
      I2 => dec_rlt1(12),
      O => grp_decode_fu_399_dec_rlt1_o(12)
    );
\dec_rlt1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln354_fu_1344_p2(13),
      I1 => Q(2),
      I2 => dec_rlt1(13),
      O => grp_decode_fu_399_dec_rlt1_o(13)
    );
\dec_rlt1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln354_fu_1344_p2(14),
      I1 => Q(2),
      I2 => dec_rlt1(14),
      O => grp_decode_fu_399_dec_rlt1_o(14)
    );
\dec_rlt1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln354_fu_1344_p2(15),
      I1 => Q(2),
      I2 => dec_rlt1(15),
      O => grp_decode_fu_399_dec_rlt1_o(15)
    );
\dec_rlt1[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln344_reg_2142(8),
      I1 => trunc_ln345_2_reg_2107(8),
      O => \dec_rlt1[15]_i_10_n_20\
    );
\dec_rlt1[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_2_reg_2107(15),
      I1 => add_ln344_reg_2142(15),
      O => \dec_rlt1[15]_i_3_n_20\
    );
\dec_rlt1[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln344_reg_2142(14),
      I1 => trunc_ln345_2_reg_2107(14),
      O => \dec_rlt1[15]_i_4_n_20\
    );
\dec_rlt1[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln344_reg_2142(13),
      I1 => trunc_ln345_2_reg_2107(13),
      O => \dec_rlt1[15]_i_5_n_20\
    );
\dec_rlt1[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln344_reg_2142(12),
      I1 => trunc_ln345_2_reg_2107(12),
      O => \dec_rlt1[15]_i_6_n_20\
    );
\dec_rlt1[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln344_reg_2142(11),
      I1 => trunc_ln345_2_reg_2107(11),
      O => \dec_rlt1[15]_i_7_n_20\
    );
\dec_rlt1[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln344_reg_2142(10),
      I1 => trunc_ln345_2_reg_2107(10),
      O => \dec_rlt1[15]_i_8_n_20\
    );
\dec_rlt1[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln344_reg_2142(9),
      I1 => trunc_ln345_2_reg_2107(9),
      O => \dec_rlt1[15]_i_9_n_20\
    );
\dec_rlt1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln354_fu_1344_p2(16),
      I1 => Q(2),
      I2 => dec_rlt1(16),
      O => grp_decode_fu_399_dec_rlt1_o(16)
    );
\dec_rlt1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln354_fu_1344_p2(17),
      I1 => Q(2),
      I2 => dec_rlt1(17),
      O => grp_decode_fu_399_dec_rlt1_o(17)
    );
\dec_rlt1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln354_fu_1344_p2(18),
      I1 => Q(2),
      I2 => dec_rlt1(18),
      O => grp_decode_fu_399_dec_rlt1_o(18)
    );
\dec_rlt1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln354_fu_1344_p2(19),
      I1 => Q(2),
      I2 => dec_rlt1(19),
      O => grp_decode_fu_399_dec_rlt1_o(19)
    );
\dec_rlt1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln354_fu_1344_p2(1),
      I1 => Q(2),
      I2 => dec_rlt1(1),
      O => grp_decode_fu_399_dec_rlt1_o(1)
    );
\dec_rlt1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln354_fu_1344_p2(20),
      I1 => Q(2),
      I2 => dec_rlt1(20),
      O => grp_decode_fu_399_dec_rlt1_o(20)
    );
\dec_rlt1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln354_fu_1344_p2(21),
      I1 => Q(2),
      I2 => dec_rlt1(21),
      O => grp_decode_fu_399_dec_rlt1_o(21)
    );
\dec_rlt1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln354_fu_1344_p2(22),
      I1 => Q(2),
      I2 => dec_rlt1(22),
      O => grp_decode_fu_399_dec_rlt1_o(22)
    );
\dec_rlt1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln354_fu_1344_p2(23),
      I1 => Q(2),
      I2 => dec_rlt1(23),
      O => grp_decode_fu_399_dec_rlt1_o(23)
    );
\dec_rlt1[23]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_2_reg_2107(15),
      I1 => add_ln344_reg_2142(16),
      O => \dec_rlt1[23]_i_11_n_20\
    );
\dec_rlt1[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln345_2_reg_2107(15),
      O => \dec_rlt1[23]_i_3_n_20\
    );
\dec_rlt1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln354_fu_1344_p2(24),
      I1 => Q(2),
      I2 => dec_rlt1(24),
      O => grp_decode_fu_399_dec_rlt1_o(24)
    );
\dec_rlt1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln354_fu_1344_p2(25),
      I1 => Q(2),
      I2 => dec_rlt1(25),
      O => grp_decode_fu_399_dec_rlt1_o(25)
    );
\dec_rlt1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln354_fu_1344_p2(26),
      I1 => Q(2),
      I2 => dec_rlt1(26),
      O => grp_decode_fu_399_dec_rlt1_o(26)
    );
\dec_rlt1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln354_fu_1344_p2(27),
      I1 => Q(2),
      I2 => dec_rlt1(27),
      O => grp_decode_fu_399_dec_rlt1_o(27)
    );
\dec_rlt1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln354_fu_1344_p2(28),
      I1 => Q(2),
      I2 => dec_rlt1(28),
      O => grp_decode_fu_399_dec_rlt1_o(28)
    );
\dec_rlt1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln354_fu_1344_p2(29),
      I1 => Q(2),
      I2 => dec_rlt1(29),
      O => grp_decode_fu_399_dec_rlt1_o(29)
    );
\dec_rlt1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln354_fu_1344_p2(2),
      I1 => Q(2),
      I2 => dec_rlt1(2),
      O => grp_decode_fu_399_dec_rlt1_o(2)
    );
\dec_rlt1[30]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln354_fu_1344_p2(30),
      I1 => Q(2),
      I2 => dec_rlt1(30),
      O => grp_decode_fu_399_dec_rlt1_o(30)
    );
\dec_rlt1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln354_fu_1344_p2(3),
      I1 => Q(2),
      I2 => dec_rlt1(3),
      O => grp_decode_fu_399_dec_rlt1_o(3)
    );
\dec_rlt1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln354_fu_1344_p2(4),
      I1 => Q(2),
      I2 => dec_rlt1(4),
      O => grp_decode_fu_399_dec_rlt1_o(4)
    );
\dec_rlt1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln354_fu_1344_p2(5),
      I1 => Q(2),
      I2 => dec_rlt1(5),
      O => grp_decode_fu_399_dec_rlt1_o(5)
    );
\dec_rlt1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln354_fu_1344_p2(6),
      I1 => Q(2),
      I2 => dec_rlt1(6),
      O => grp_decode_fu_399_dec_rlt1_o(6)
    );
\dec_rlt1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln354_fu_1344_p2(7),
      I1 => Q(2),
      I2 => dec_rlt1(7),
      O => grp_decode_fu_399_dec_rlt1_o(7)
    );
\dec_rlt1[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln344_reg_2142(0),
      I1 => trunc_ln345_2_reg_2107(0),
      O => \dec_rlt1[7]_i_10_n_20\
    );
\dec_rlt1[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln344_reg_2142(7),
      I1 => trunc_ln345_2_reg_2107(7),
      O => \dec_rlt1[7]_i_3_n_20\
    );
\dec_rlt1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln344_reg_2142(6),
      I1 => trunc_ln345_2_reg_2107(6),
      O => \dec_rlt1[7]_i_4_n_20\
    );
\dec_rlt1[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln344_reg_2142(5),
      I1 => trunc_ln345_2_reg_2107(5),
      O => \dec_rlt1[7]_i_5_n_20\
    );
\dec_rlt1[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln344_reg_2142(4),
      I1 => trunc_ln345_2_reg_2107(4),
      O => \dec_rlt1[7]_i_6_n_20\
    );
\dec_rlt1[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln344_reg_2142(3),
      I1 => trunc_ln345_2_reg_2107(3),
      O => \dec_rlt1[7]_i_7_n_20\
    );
\dec_rlt1[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln344_reg_2142(2),
      I1 => trunc_ln345_2_reg_2107(2),
      O => \dec_rlt1[7]_i_8_n_20\
    );
\dec_rlt1[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln344_reg_2142(1),
      I1 => trunc_ln345_2_reg_2107(1),
      O => \dec_rlt1[7]_i_9_n_20\
    );
\dec_rlt1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln354_fu_1344_p2(8),
      I1 => Q(2),
      I2 => dec_rlt1(8),
      O => grp_decode_fu_399_dec_rlt1_o(8)
    );
\dec_rlt1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln354_fu_1344_p2(9),
      I1 => Q(2),
      I2 => dec_rlt1(9),
      O => grp_decode_fu_399_dec_rlt1_o(9)
    );
\dec_rlt1_reg[15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_rlt1_reg[7]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \dec_rlt1_reg[15]_i_2_n_20\,
      CO(6) => \dec_rlt1_reg[15]_i_2_n_21\,
      CO(5) => \dec_rlt1_reg[15]_i_2_n_22\,
      CO(4) => \dec_rlt1_reg[15]_i_2_n_23\,
      CO(3) => \dec_rlt1_reg[15]_i_2_n_24\,
      CO(2) => \dec_rlt1_reg[15]_i_2_n_25\,
      CO(1) => \dec_rlt1_reg[15]_i_2_n_26\,
      CO(0) => \dec_rlt1_reg[15]_i_2_n_27\,
      DI(7) => trunc_ln345_2_reg_2107(15),
      DI(6 downto 0) => add_ln344_reg_2142(14 downto 8),
      O(7 downto 0) => add_ln354_fu_1344_p2(15 downto 8),
      S(7) => \dec_rlt1[15]_i_3_n_20\,
      S(6) => \dec_rlt1[15]_i_4_n_20\,
      S(5) => \dec_rlt1[15]_i_5_n_20\,
      S(4) => \dec_rlt1[15]_i_6_n_20\,
      S(3) => \dec_rlt1[15]_i_7_n_20\,
      S(2) => \dec_rlt1[15]_i_8_n_20\,
      S(1) => \dec_rlt1[15]_i_9_n_20\,
      S(0) => \dec_rlt1[15]_i_10_n_20\
    );
\dec_rlt1_reg[23]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_rlt1_reg[15]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \dec_rlt1_reg[23]_i_2_n_20\,
      CO(6) => \dec_rlt1_reg[23]_i_2_n_21\,
      CO(5) => \dec_rlt1_reg[23]_i_2_n_22\,
      CO(4) => \dec_rlt1_reg[23]_i_2_n_23\,
      CO(3) => \dec_rlt1_reg[23]_i_2_n_24\,
      CO(2) => \dec_rlt1_reg[23]_i_2_n_25\,
      CO(1) => \dec_rlt1_reg[23]_i_2_n_26\,
      CO(0) => \dec_rlt1_reg[23]_i_2_n_27\,
      DI(7 downto 1) => add_ln344_reg_2142(22 downto 16),
      DI(0) => \dec_rlt1[23]_i_3_n_20\,
      O(7 downto 0) => add_ln354_fu_1344_p2(23 downto 16),
      S(7 downto 1) => S(6 downto 0),
      S(0) => \dec_rlt1[23]_i_11_n_20\
    );
\dec_rlt1_reg[30]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_rlt1_reg[23]_i_2_n_20\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_dec_rlt1_reg[30]_i_4_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \dec_rlt1_reg[30]_i_4_n_22\,
      CO(4) => \dec_rlt1_reg[30]_i_4_n_23\,
      CO(3) => \dec_rlt1_reg[30]_i_4_n_24\,
      CO(2) => \dec_rlt1_reg[30]_i_4_n_25\,
      CO(1) => \dec_rlt1_reg[30]_i_4_n_26\,
      CO(0) => \dec_rlt1_reg[30]_i_4_n_27\,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => add_ln344_reg_2142(28 downto 23),
      O(7) => \NLW_dec_rlt1_reg[30]_i_4_O_UNCONNECTED\(7),
      O(6 downto 0) => add_ln354_fu_1344_p2(30 downto 24),
      S(7) => '0',
      S(6 downto 0) => \dec_rlt1_reg[30]\(6 downto 0)
    );
\dec_rlt1_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \dec_rlt1_reg[7]_i_2_n_20\,
      CO(6) => \dec_rlt1_reg[7]_i_2_n_21\,
      CO(5) => \dec_rlt1_reg[7]_i_2_n_22\,
      CO(4) => \dec_rlt1_reg[7]_i_2_n_23\,
      CO(3) => \dec_rlt1_reg[7]_i_2_n_24\,
      CO(2) => \dec_rlt1_reg[7]_i_2_n_25\,
      CO(1) => \dec_rlt1_reg[7]_i_2_n_26\,
      CO(0) => \dec_rlt1_reg[7]_i_2_n_27\,
      DI(7 downto 0) => add_ln344_reg_2142(7 downto 0),
      O(7 downto 0) => add_ln354_fu_1344_p2(7 downto 0),
      S(7) => \dec_rlt1[7]_i_3_n_20\,
      S(6) => \dec_rlt1[7]_i_4_n_20\,
      S(5) => \dec_rlt1[7]_i_5_n_20\,
      S(4) => \dec_rlt1[7]_i_6_n_20\,
      S(3) => \dec_rlt1[7]_i_7_n_20\,
      S(2) => \dec_rlt1[7]_i_8_n_20\,
      S(1) => \dec_rlt1[7]_i_9_n_20\,
      S(0) => \dec_rlt1[7]_i_10_n_20\
    );
\icmp_ln535_reg_330[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000000"
    )
        port map (
      I0 => \icmp_ln535_reg_330[0]_i_2__1_n_20\,
      I1 => \^sext_ln620_reg_2178_reg[13]\(8),
      I2 => \^sext_ln620_reg_2178_reg[13]\(9),
      I3 => \icmp_ln535_reg_330[0]_i_3__1_n_20\,
      I4 => \icmp_ln535_reg_330_reg[0]_0\(0),
      I5 => icmp_ln535_reg_330,
      O => \ap_CS_fsm_reg[0]\
    );
\icmp_ln535_reg_330[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002AA0200000000"
    )
        port map (
      I0 => \icmp_ln535_reg_330[0]_i_4__1_n_20\,
      I1 => trunc_ln345_2_reg_2107(14),
      I2 => trunc_ln345_2_reg_2107(15),
      I3 => Q(3),
      I4 => \icmp_ln535_reg_330_reg[0]\(13),
      I5 => \icmp_ln535_reg_330[0]_i_5_n_20\,
      O => \icmp_ln535_reg_330[0]_i_2__1_n_20\
    );
\icmp_ln535_reg_330[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001015"
    )
        port map (
      I0 => \^sext_ln620_reg_2178_reg[13]\(5),
      I1 => \icmp_ln535_reg_330_reg[0]\(4),
      I2 => Q(3),
      I3 => trunc_ln345_2_reg_2107(4),
      I4 => \^sext_ln620_reg_2178_reg[13]\(7),
      I5 => \^sext_ln620_reg_2178_reg[13]\(6),
      O => \icmp_ln535_reg_330[0]_i_3__1_n_20\
    );
\icmp_ln535_reg_330[0]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001015"
    )
        port map (
      I0 => \^sext_ln620_reg_2178_reg[13]\(1),
      I1 => \icmp_ln535_reg_330_reg[0]\(0),
      I2 => Q(3),
      I3 => trunc_ln345_2_reg_2107(0),
      I4 => \^sext_ln620_reg_2178_reg[13]\(3),
      I5 => \^sext_ln620_reg_2178_reg[13]\(2),
      O => \icmp_ln535_reg_330[0]_i_4__1_n_20\
    );
\icmp_ln535_reg_330[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001015"
    )
        port map (
      I0 => \^sext_ln620_reg_2178_reg[13]\(11),
      I1 => \icmp_ln535_reg_330_reg[0]\(10),
      I2 => Q(3),
      I3 => trunc_ln345_2_reg_2107(10),
      I4 => \^sext_ln620_reg_2178_reg[13]\(13),
      I5 => \^sext_ln620_reg_2178_reg[13]\(12),
      O => \icmp_ln535_reg_330[0]_i_5_n_20\
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(12),
      A(28) => A(12),
      A(27) => A(12),
      A(26) => A(12),
      A(25) => A(12),
      A(24) => A(12),
      A(23) => A(12),
      A(22) => A(12),
      A(21) => A(12),
      A(20) => A(12),
      A(19) => A(12),
      A(18) => A(12),
      A(17) => A(12),
      A(16) => A(12),
      A(15 downto 3) => A(12 downto 0),
      A(2 downto 0) => B"000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 3) => B(11 downto 0),
      B(2 downto 0) => B"000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => E(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => Q(0),
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_tmp_product_P_UNCONNECTED(47 downto 32),
      P(31) => tmp_product_n_94,
      P(30 downto 15) => trunc_ln345_2_reg_2107(15 downto 0),
      P(14) => tmp_product_n_111,
      P(13) => tmp_product_n_112,
      P(12) => tmp_product_n_113,
      P(11) => tmp_product_n_114,
      P(10) => tmp_product_n_115,
      P(9) => tmp_product_n_116,
      P(8) => tmp_product_n_117,
      P(7) => tmp_product_n_118,
      P(6) => tmp_product_n_119,
      P(5) => tmp_product_n_120,
      P(4) => tmp_product_n_121,
      P(3) => tmp_product_n_122,
      P(2) => tmp_product_n_123,
      P(1) => tmp_product_n_124,
      P(0) => tmp_product_n_125,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0_i_17\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_i_34__1_n_20\,
      CI_TOP => '0',
      CO(7) => \NLW_tmp_product__0_i_17_CO_UNCONNECTED\(7),
      CO(6) => \tmp_product__0_i_17_n_21\,
      CO(5) => \tmp_product__0_i_17_n_22\,
      CO(4) => \tmp_product__0_i_17_n_23\,
      CO(3) => \tmp_product__0_i_17_n_24\,
      CO(2) => \tmp_product__0_i_17_n_25\,
      CO(1) => \tmp_product__0_i_17_n_26\,
      CO(0) => \tmp_product__0_i_17_n_27\,
      DI(7) => '0',
      DI(6 downto 0) => \dec_plt1_reg[31]\(29 downto 23),
      O(7 downto 0) => \^sext_ln570_fu_998_p1\(31 downto 24),
      S(7 downto 0) => \dec_plt1_reg[31]_0\(7 downto 0)
    );
\tmp_product_i_10__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \icmp_ln535_reg_330_reg[0]\(6),
      I1 => Q(3),
      I2 => trunc_ln345_2_reg_2107(6),
      O => \^sext_ln620_reg_2178_reg[13]\(6)
    );
\tmp_product_i_11__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \icmp_ln535_reg_330_reg[0]\(5),
      I1 => Q(3),
      I2 => trunc_ln345_2_reg_2107(5),
      O => \^sext_ln620_reg_2178_reg[13]\(5)
    );
\tmp_product_i_12__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \icmp_ln535_reg_330_reg[0]\(4),
      I1 => Q(3),
      I2 => trunc_ln345_2_reg_2107(4),
      O => \^sext_ln620_reg_2178_reg[13]\(4)
    );
\tmp_product_i_13__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \icmp_ln535_reg_330_reg[0]\(3),
      I1 => Q(3),
      I2 => trunc_ln345_2_reg_2107(3),
      O => \^sext_ln620_reg_2178_reg[13]\(3)
    );
\tmp_product_i_14__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \icmp_ln535_reg_330_reg[0]\(2),
      I1 => Q(3),
      I2 => trunc_ln345_2_reg_2107(2),
      O => \^sext_ln620_reg_2178_reg[13]\(2)
    );
\tmp_product_i_15__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \icmp_ln535_reg_330_reg[0]\(1),
      I1 => Q(3),
      I2 => trunc_ln345_2_reg_2107(1),
      O => \^sext_ln620_reg_2178_reg[13]\(1)
    );
\tmp_product_i_16__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \icmp_ln535_reg_330_reg[0]\(0),
      I1 => Q(3),
      I2 => trunc_ln345_2_reg_2107(0),
      O => \^sext_ln620_reg_2178_reg[13]\(0)
    );
\tmp_product_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \icmp_ln535_reg_330_reg[0]\(13),
      I1 => Q(3),
      I2 => trunc_ln345_2_reg_2107(15),
      O => \^sext_ln620_reg_2178_reg[13]\(15)
    );
\tmp_product_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \icmp_ln535_reg_330_reg[0]\(13),
      I1 => Q(3),
      I2 => trunc_ln345_2_reg_2107(14),
      O => \^sext_ln620_reg_2178_reg[13]\(14)
    );
\tmp_product_i_34__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_i_36__1_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product_i_34__1_n_20\,
      CO(6) => \tmp_product_i_34__1_n_21\,
      CO(5) => \tmp_product_i_34__1_n_22\,
      CO(4) => \tmp_product_i_34__1_n_23\,
      CO(3) => \tmp_product_i_34__1_n_24\,
      CO(2) => \tmp_product_i_34__1_n_25\,
      CO(1) => \tmp_product_i_34__1_n_26\,
      CO(0) => \tmp_product_i_34__1_n_27\,
      DI(7 downto 0) => \dec_plt1_reg[31]\(22 downto 15),
      O(7 downto 0) => \^sext_ln570_fu_998_p1\(23 downto 16),
      S(7 downto 0) => \dec_plt1_reg[23]\(7 downto 0)
    );
\tmp_product_i_36__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_i_38__1_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product_i_36__1_n_20\,
      CO(6) => \tmp_product_i_36__1_n_21\,
      CO(5) => \tmp_product_i_36__1_n_22\,
      CO(4) => \tmp_product_i_36__1_n_23\,
      CO(3) => \tmp_product_i_36__1_n_24\,
      CO(2) => \tmp_product_i_36__1_n_25\,
      CO(1) => \tmp_product_i_36__1_n_26\,
      CO(0) => \tmp_product_i_36__1_n_27\,
      DI(7) => DI(0),
      DI(6 downto 0) => trunc_ln345_2_reg_2107(14 downto 8),
      O(7 downto 0) => \^sext_ln570_fu_998_p1\(15 downto 8),
      S(7) => tmp_product_i_65_n_20,
      S(6) => tmp_product_i_66_n_20,
      S(5) => tmp_product_i_67_n_20,
      S(4) => tmp_product_i_68_n_20,
      S(3) => tmp_product_i_69_n_20,
      S(2) => tmp_product_i_70_n_20,
      S(1) => tmp_product_i_71_n_20,
      S(0) => tmp_product_i_72_n_20
    );
\tmp_product_i_38__1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \tmp_product_i_38__1_n_20\,
      CO(6) => \tmp_product_i_38__1_n_21\,
      CO(5) => \tmp_product_i_38__1_n_22\,
      CO(4) => \tmp_product_i_38__1_n_23\,
      CO(3) => \tmp_product_i_38__1_n_24\,
      CO(2) => \tmp_product_i_38__1_n_25\,
      CO(1) => \tmp_product_i_38__1_n_26\,
      CO(0) => \tmp_product_i_38__1_n_27\,
      DI(7 downto 0) => trunc_ln345_2_reg_2107(7 downto 0),
      O(7 downto 0) => \^sext_ln570_fu_998_p1\(7 downto 0),
      S(7) => tmp_product_i_81_n_20,
      S(6) => tmp_product_i_82_n_20,
      S(5) => tmp_product_i_83_n_20,
      S(4) => tmp_product_i_84_n_20,
      S(3) => tmp_product_i_85_n_20,
      S(2) => tmp_product_i_86_n_20,
      S(1) => tmp_product_i_87_n_20,
      S(0) => tmp_product_i_88_n_20
    );
\tmp_product_i_3__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \icmp_ln535_reg_330_reg[0]\(13),
      I1 => Q(3),
      I2 => trunc_ln345_2_reg_2107(13),
      O => \^sext_ln620_reg_2178_reg[13]\(13)
    );
\tmp_product_i_4__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \icmp_ln535_reg_330_reg[0]\(12),
      I1 => Q(3),
      I2 => trunc_ln345_2_reg_2107(12),
      O => \^sext_ln620_reg_2178_reg[13]\(12)
    );
\tmp_product_i_5__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \icmp_ln535_reg_330_reg[0]\(11),
      I1 => Q(3),
      I2 => trunc_ln345_2_reg_2107(11),
      O => \^sext_ln620_reg_2178_reg[13]\(11)
    );
tmp_product_i_65: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dec_plt1_reg[31]\(15),
      I1 => trunc_ln345_2_reg_2107(15),
      O => tmp_product_i_65_n_20
    );
tmp_product_i_66: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_2_reg_2107(14),
      I1 => \dec_plt1_reg[31]\(14),
      O => tmp_product_i_66_n_20
    );
tmp_product_i_67: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_2_reg_2107(13),
      I1 => \dec_plt1_reg[31]\(13),
      O => tmp_product_i_67_n_20
    );
tmp_product_i_68: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_2_reg_2107(12),
      I1 => \dec_plt1_reg[31]\(12),
      O => tmp_product_i_68_n_20
    );
tmp_product_i_69: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_2_reg_2107(11),
      I1 => \dec_plt1_reg[31]\(11),
      O => tmp_product_i_69_n_20
    );
\tmp_product_i_6__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \icmp_ln535_reg_330_reg[0]\(10),
      I1 => Q(3),
      I2 => trunc_ln345_2_reg_2107(10),
      O => \^sext_ln620_reg_2178_reg[13]\(10)
    );
tmp_product_i_70: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_2_reg_2107(10),
      I1 => \dec_plt1_reg[31]\(10),
      O => tmp_product_i_70_n_20
    );
tmp_product_i_71: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_2_reg_2107(9),
      I1 => \dec_plt1_reg[31]\(9),
      O => tmp_product_i_71_n_20
    );
tmp_product_i_72: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_2_reg_2107(8),
      I1 => \dec_plt1_reg[31]\(8),
      O => tmp_product_i_72_n_20
    );
\tmp_product_i_7__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \icmp_ln535_reg_330_reg[0]\(9),
      I1 => Q(3),
      I2 => trunc_ln345_2_reg_2107(9),
      O => \^sext_ln620_reg_2178_reg[13]\(9)
    );
tmp_product_i_81: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_2_reg_2107(7),
      I1 => \dec_plt1_reg[31]\(7),
      O => tmp_product_i_81_n_20
    );
tmp_product_i_82: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_2_reg_2107(6),
      I1 => \dec_plt1_reg[31]\(6),
      O => tmp_product_i_82_n_20
    );
tmp_product_i_83: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_2_reg_2107(5),
      I1 => \dec_plt1_reg[31]\(5),
      O => tmp_product_i_83_n_20
    );
tmp_product_i_84: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_2_reg_2107(4),
      I1 => \dec_plt1_reg[31]\(4),
      O => tmp_product_i_84_n_20
    );
tmp_product_i_85: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_2_reg_2107(3),
      I1 => \dec_plt1_reg[31]\(3),
      O => tmp_product_i_85_n_20
    );
tmp_product_i_86: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_2_reg_2107(2),
      I1 => \dec_plt1_reg[31]\(2),
      O => tmp_product_i_86_n_20
    );
tmp_product_i_87: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_2_reg_2107(1),
      I1 => \dec_plt1_reg[31]\(1),
      O => tmp_product_i_87_n_20
    );
tmp_product_i_88: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_2_reg_2107(0),
      I1 => \dec_plt1_reg[31]\(0),
      O => tmp_product_i_88_n_20
    );
\tmp_product_i_8__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \icmp_ln535_reg_330_reg[0]\(8),
      I1 => Q(3),
      I2 => trunc_ln345_2_reg_2107(8),
      O => \^sext_ln620_reg_2178_reg[13]\(8)
    );
\tmp_product_i_9__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \icmp_ln535_reg_330_reg[0]\(7),
      I1 => Q(3),
      I2 => trunc_ln345_2_reg_2107(7),
      O => \^sext_ln620_reg_2178_reg[13]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_15ns_31_1_1_19 is
  port (
    \add_ln344_reg_2142_reg[29]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 11 downto 0 );
    A : in STD_LOGIC_VECTOR ( 12 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln344_reg_2142 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln347_reg_2169_reg[31]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_15ns_31_1_1_19 : entity is "adpcm_main_mul_16s_15ns_31_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_15ns_31_1_1_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_15ns_31_1_1_19 is
  signal \add_ln347_reg_2169[15]_i_10_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_2169[15]_i_3_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_2169[15]_i_4_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_2169[15]_i_5_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_2169[15]_i_6_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_2169[15]_i_7_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_2169[15]_i_8_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_2169[15]_i_9_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_2169[7]_i_2_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_2169[7]_i_3_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_2169[7]_i_4_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_2169[7]_i_5_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_2169[7]_i_6_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_2169[7]_i_7_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_2169[7]_i_8_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_2169[7]_i_9_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_2169_reg[15]_i_1_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_2169_reg[15]_i_1_n_21\ : STD_LOGIC;
  signal \add_ln347_reg_2169_reg[15]_i_1_n_22\ : STD_LOGIC;
  signal \add_ln347_reg_2169_reg[15]_i_1_n_23\ : STD_LOGIC;
  signal \add_ln347_reg_2169_reg[15]_i_1_n_24\ : STD_LOGIC;
  signal \add_ln347_reg_2169_reg[15]_i_1_n_25\ : STD_LOGIC;
  signal \add_ln347_reg_2169_reg[15]_i_1_n_26\ : STD_LOGIC;
  signal \add_ln347_reg_2169_reg[15]_i_1_n_27\ : STD_LOGIC;
  signal \add_ln347_reg_2169_reg[23]_i_1_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_2169_reg[23]_i_1_n_21\ : STD_LOGIC;
  signal \add_ln347_reg_2169_reg[23]_i_1_n_22\ : STD_LOGIC;
  signal \add_ln347_reg_2169_reg[23]_i_1_n_23\ : STD_LOGIC;
  signal \add_ln347_reg_2169_reg[23]_i_1_n_24\ : STD_LOGIC;
  signal \add_ln347_reg_2169_reg[23]_i_1_n_25\ : STD_LOGIC;
  signal \add_ln347_reg_2169_reg[23]_i_1_n_26\ : STD_LOGIC;
  signal \add_ln347_reg_2169_reg[23]_i_1_n_27\ : STD_LOGIC;
  signal \add_ln347_reg_2169_reg[31]_i_1_n_21\ : STD_LOGIC;
  signal \add_ln347_reg_2169_reg[31]_i_1_n_22\ : STD_LOGIC;
  signal \add_ln347_reg_2169_reg[31]_i_1_n_23\ : STD_LOGIC;
  signal \add_ln347_reg_2169_reg[31]_i_1_n_24\ : STD_LOGIC;
  signal \add_ln347_reg_2169_reg[31]_i_1_n_25\ : STD_LOGIC;
  signal \add_ln347_reg_2169_reg[31]_i_1_n_26\ : STD_LOGIC;
  signal \add_ln347_reg_2169_reg[31]_i_1_n_27\ : STD_LOGIC;
  signal \add_ln347_reg_2169_reg[7]_i_1_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_2169_reg[7]_i_1_n_21\ : STD_LOGIC;
  signal \add_ln347_reg_2169_reg[7]_i_1_n_22\ : STD_LOGIC;
  signal \add_ln347_reg_2169_reg[7]_i_1_n_23\ : STD_LOGIC;
  signal \add_ln347_reg_2169_reg[7]_i_1_n_24\ : STD_LOGIC;
  signal \add_ln347_reg_2169_reg[7]_i_1_n_25\ : STD_LOGIC;
  signal \add_ln347_reg_2169_reg[7]_i_1_n_26\ : STD_LOGIC;
  signal \add_ln347_reg_2169_reg[7]_i_1_n_27\ : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal trunc_ln10_reg_2114 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_add_ln347_reg_2169_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln347_reg_2169_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln347_reg_2169_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln347_reg_2169_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln347_reg_2169_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
begin
\add_ln347_reg_2169[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln10_reg_2114(8),
      I1 => add_ln344_reg_2142(8),
      O => \add_ln347_reg_2169[15]_i_10_n_20\
    );
\add_ln347_reg_2169[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln344_reg_2142(15),
      I1 => trunc_ln10_reg_2114(15),
      O => \add_ln347_reg_2169[15]_i_3_n_20\
    );
\add_ln347_reg_2169[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln10_reg_2114(14),
      I1 => add_ln344_reg_2142(14),
      O => \add_ln347_reg_2169[15]_i_4_n_20\
    );
\add_ln347_reg_2169[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln10_reg_2114(13),
      I1 => add_ln344_reg_2142(13),
      O => \add_ln347_reg_2169[15]_i_5_n_20\
    );
\add_ln347_reg_2169[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln10_reg_2114(12),
      I1 => add_ln344_reg_2142(12),
      O => \add_ln347_reg_2169[15]_i_6_n_20\
    );
\add_ln347_reg_2169[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln10_reg_2114(11),
      I1 => add_ln344_reg_2142(11),
      O => \add_ln347_reg_2169[15]_i_7_n_20\
    );
\add_ln347_reg_2169[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln10_reg_2114(10),
      I1 => add_ln344_reg_2142(10),
      O => \add_ln347_reg_2169[15]_i_8_n_20\
    );
\add_ln347_reg_2169[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln10_reg_2114(9),
      I1 => add_ln344_reg_2142(9),
      O => \add_ln347_reg_2169[15]_i_9_n_20\
    );
\add_ln347_reg_2169[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln10_reg_2114(7),
      I1 => add_ln344_reg_2142(7),
      O => \add_ln347_reg_2169[7]_i_2_n_20\
    );
\add_ln347_reg_2169[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln10_reg_2114(6),
      I1 => add_ln344_reg_2142(6),
      O => \add_ln347_reg_2169[7]_i_3_n_20\
    );
\add_ln347_reg_2169[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln10_reg_2114(5),
      I1 => add_ln344_reg_2142(5),
      O => \add_ln347_reg_2169[7]_i_4_n_20\
    );
\add_ln347_reg_2169[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln10_reg_2114(4),
      I1 => add_ln344_reg_2142(4),
      O => \add_ln347_reg_2169[7]_i_5_n_20\
    );
\add_ln347_reg_2169[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln10_reg_2114(3),
      I1 => add_ln344_reg_2142(3),
      O => \add_ln347_reg_2169[7]_i_6_n_20\
    );
\add_ln347_reg_2169[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln10_reg_2114(2),
      I1 => add_ln344_reg_2142(2),
      O => \add_ln347_reg_2169[7]_i_7_n_20\
    );
\add_ln347_reg_2169[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln10_reg_2114(1),
      I1 => add_ln344_reg_2142(1),
      O => \add_ln347_reg_2169[7]_i_8_n_20\
    );
\add_ln347_reg_2169[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln10_reg_2114(0),
      I1 => add_ln344_reg_2142(0),
      O => \add_ln347_reg_2169[7]_i_9_n_20\
    );
\add_ln347_reg_2169_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln347_reg_2169_reg[7]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \add_ln347_reg_2169_reg[15]_i_1_n_20\,
      CO(6) => \add_ln347_reg_2169_reg[15]_i_1_n_21\,
      CO(5) => \add_ln347_reg_2169_reg[15]_i_1_n_22\,
      CO(4) => \add_ln347_reg_2169_reg[15]_i_1_n_23\,
      CO(3) => \add_ln347_reg_2169_reg[15]_i_1_n_24\,
      CO(2) => \add_ln347_reg_2169_reg[15]_i_1_n_25\,
      CO(1) => \add_ln347_reg_2169_reg[15]_i_1_n_26\,
      CO(0) => \add_ln347_reg_2169_reg[15]_i_1_n_27\,
      DI(7) => DI(0),
      DI(6 downto 0) => trunc_ln10_reg_2114(14 downto 8),
      O(7 downto 0) => \add_ln344_reg_2142_reg[29]\(15 downto 8),
      S(7) => \add_ln347_reg_2169[15]_i_3_n_20\,
      S(6) => \add_ln347_reg_2169[15]_i_4_n_20\,
      S(5) => \add_ln347_reg_2169[15]_i_5_n_20\,
      S(4) => \add_ln347_reg_2169[15]_i_6_n_20\,
      S(3) => \add_ln347_reg_2169[15]_i_7_n_20\,
      S(2) => \add_ln347_reg_2169[15]_i_8_n_20\,
      S(1) => \add_ln347_reg_2169[15]_i_9_n_20\,
      S(0) => \add_ln347_reg_2169[15]_i_10_n_20\
    );
\add_ln347_reg_2169_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln347_reg_2169_reg[15]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \add_ln347_reg_2169_reg[23]_i_1_n_20\,
      CO(6) => \add_ln347_reg_2169_reg[23]_i_1_n_21\,
      CO(5) => \add_ln347_reg_2169_reg[23]_i_1_n_22\,
      CO(4) => \add_ln347_reg_2169_reg[23]_i_1_n_23\,
      CO(3) => \add_ln347_reg_2169_reg[23]_i_1_n_24\,
      CO(2) => \add_ln347_reg_2169_reg[23]_i_1_n_25\,
      CO(1) => \add_ln347_reg_2169_reg[23]_i_1_n_26\,
      CO(0) => \add_ln347_reg_2169_reg[23]_i_1_n_27\,
      DI(7 downto 0) => add_ln344_reg_2142(22 downto 15),
      O(7 downto 0) => \add_ln344_reg_2142_reg[29]\(23 downto 16),
      S(7 downto 0) => S(7 downto 0)
    );
\add_ln347_reg_2169_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln347_reg_2169_reg[23]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \NLW_add_ln347_reg_2169_reg[31]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \add_ln347_reg_2169_reg[31]_i_1_n_21\,
      CO(5) => \add_ln347_reg_2169_reg[31]_i_1_n_22\,
      CO(4) => \add_ln347_reg_2169_reg[31]_i_1_n_23\,
      CO(3) => \add_ln347_reg_2169_reg[31]_i_1_n_24\,
      CO(2) => \add_ln347_reg_2169_reg[31]_i_1_n_25\,
      CO(1) => \add_ln347_reg_2169_reg[31]_i_1_n_26\,
      CO(0) => \add_ln347_reg_2169_reg[31]_i_1_n_27\,
      DI(7) => '0',
      DI(6 downto 0) => add_ln344_reg_2142(29 downto 23),
      O(7 downto 0) => \add_ln344_reg_2142_reg[29]\(31 downto 24),
      S(7 downto 0) => \add_ln347_reg_2169_reg[31]\(7 downto 0)
    );
\add_ln347_reg_2169_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln347_reg_2169_reg[7]_i_1_n_20\,
      CO(6) => \add_ln347_reg_2169_reg[7]_i_1_n_21\,
      CO(5) => \add_ln347_reg_2169_reg[7]_i_1_n_22\,
      CO(4) => \add_ln347_reg_2169_reg[7]_i_1_n_23\,
      CO(3) => \add_ln347_reg_2169_reg[7]_i_1_n_24\,
      CO(2) => \add_ln347_reg_2169_reg[7]_i_1_n_25\,
      CO(1) => \add_ln347_reg_2169_reg[7]_i_1_n_26\,
      CO(0) => \add_ln347_reg_2169_reg[7]_i_1_n_27\,
      DI(7 downto 0) => trunc_ln10_reg_2114(7 downto 0),
      O(7 downto 0) => \add_ln344_reg_2142_reg[29]\(7 downto 0),
      S(7) => \add_ln347_reg_2169[7]_i_2_n_20\,
      S(6) => \add_ln347_reg_2169[7]_i_3_n_20\,
      S(5) => \add_ln347_reg_2169[7]_i_4_n_20\,
      S(4) => \add_ln347_reg_2169[7]_i_5_n_20\,
      S(3) => \add_ln347_reg_2169[7]_i_6_n_20\,
      S(2) => \add_ln347_reg_2169[7]_i_7_n_20\,
      S(1) => \add_ln347_reg_2169[7]_i_8_n_20\,
      S(0) => \add_ln347_reg_2169[7]_i_9_n_20\
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(12),
      A(28) => A(12),
      A(27) => A(12),
      A(26) => A(12),
      A(25) => A(12),
      A(24) => A(12),
      A(23) => A(12),
      A(22) => A(12),
      A(21) => A(12),
      A(20) => A(12),
      A(19) => A(12),
      A(18) => A(12),
      A(17) => A(12),
      A(16) => A(12),
      A(15 downto 3) => A(12 downto 0),
      A(2 downto 0) => B"000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 3) => B(11 downto 0),
      B(2 downto 0) => B"000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => D(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => Q(0),
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_tmp_product_P_UNCONNECTED(47 downto 32),
      P(31) => tmp_product_n_94,
      P(30 downto 15) => trunc_ln10_reg_2114(15 downto 0),
      P(14) => tmp_product_n_111,
      P(13) => tmp_product_n_112,
      P(12) => tmp_product_n_113,
      P(11) => tmp_product_n_114,
      P(10) => tmp_product_n_115,
      P(9) => tmp_product_n_116,
      P(8) => tmp_product_n_117,
      P(7) => tmp_product_n_118,
      P(6) => tmp_product_n_119,
      P(5) => tmp_product_n_120,
      P(4) => tmp_product_n_121,
      P(3) => tmp_product_n_122,
      P(2) => tmp_product_n_123,
      P(1) => tmp_product_n_124,
      P(0) => tmp_product_n_125,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_16s_32_1_1 is
  port (
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[3]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_7_30_30_i_2__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 13 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ram_reg_0_7_30_30_i_2__0_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_16s_32_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_16s_32_1_1 is
  signal sel : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
\ram_reg_0_7_14_14_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(7),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(1)
    );
\ram_reg_0_7_14_14_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(6),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(0)
    );
\ram_reg_0_7_14_14_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(13),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(7)
    );
\ram_reg_0_7_14_14_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(12),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(6)
    );
\ram_reg_0_7_14_14_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(11),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(5)
    );
\ram_reg_0_7_14_14_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(10),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(4)
    );
\ram_reg_0_7_14_14_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(9),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(3)
    );
\ram_reg_0_7_14_14_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(8),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(2)
    );
\ram_reg_0_7_22_22_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(15),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_2\(1)
    );
\ram_reg_0_7_22_22_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(14),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_2\(0)
    );
\ram_reg_0_7_22_22_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(21),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_2\(7)
    );
\ram_reg_0_7_22_22_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(20),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_2\(6)
    );
\ram_reg_0_7_22_22_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(19),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_2\(5)
    );
\ram_reg_0_7_22_22_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(18),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_2\(4)
    );
\ram_reg_0_7_22_22_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(17),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_2\(3)
    );
\ram_reg_0_7_22_22_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(16),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_2\(2)
    );
\ram_reg_0_7_30_30_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(23),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]\(1)
    );
\ram_reg_0_7_30_30_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(22),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]\(0)
    );
\ram_reg_0_7_6_6_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(5),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_0\(5)
    );
\ram_reg_0_7_6_6_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(4),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_0\(4)
    );
\ram_reg_0_7_6_6_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(3),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_0\(3)
    );
\ram_reg_0_7_6_6_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(2),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_0\(2)
    );
\ram_reg_0_7_6_6_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(1),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_0\(1)
    );
\ram_reg_0_7_6_6_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(0),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_0\(0)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => P(13),
      B(16) => P(13),
      B(15) => P(13),
      B(14) => P(13),
      B(13 downto 0) => P(13 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => \ram_reg_0_7_30_30_i_2__0\(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_tmp_product_P_UNCONNECTED(47 downto 32),
      P(31) => sel,
      P(30) => tmp_product_n_95,
      P(29) => tmp_product_n_96,
      P(28) => tmp_product_n_97,
      P(27) => tmp_product_n_98,
      P(26) => tmp_product_n_99,
      P(25) => tmp_product_n_100,
      P(24) => tmp_product_n_101,
      P(23) => tmp_product_n_102,
      P(22) => tmp_product_n_103,
      P(21) => tmp_product_n_104,
      P(20) => tmp_product_n_105,
      P(19) => tmp_product_n_106,
      P(18) => tmp_product_n_107,
      P(17) => tmp_product_n_108,
      P(16) => tmp_product_n_109,
      P(15) => tmp_product_n_110,
      P(14) => tmp_product_n_111,
      P(13) => tmp_product_n_112,
      P(12) => tmp_product_n_113,
      P(11) => tmp_product_n_114,
      P(10) => tmp_product_n_115,
      P(9) => tmp_product_n_116,
      P(8) => tmp_product_n_117,
      P(7) => tmp_product_n_118,
      P(6) => tmp_product_n_119,
      P(5) => tmp_product_n_120,
      P(4) => tmp_product_n_121,
      P(3) => tmp_product_n_122,
      P(2) => tmp_product_n_123,
      P(1) => tmp_product_n_124,
      P(0) => tmp_product_n_125,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_16s_32_1_1_12 is
  port (
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_7_30_30_i_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_0_7_30_30_i_2_0 : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_16s_32_1_1_12 : entity is "adpcm_main_mul_16s_16s_32_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_16s_32_1_1_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_16s_32_1_1_12 is
  signal sel : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
ram_reg_0_7_14_14_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(7),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_0\(1)
    );
ram_reg_0_7_14_14_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(6),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_0\(0)
    );
ram_reg_0_7_14_14_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(13),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_0\(7)
    );
ram_reg_0_7_14_14_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(12),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_0\(6)
    );
ram_reg_0_7_14_14_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(11),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_0\(5)
    );
ram_reg_0_7_14_14_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(10),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_0\(4)
    );
ram_reg_0_7_14_14_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(9),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_0\(3)
    );
ram_reg_0_7_14_14_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(8),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_0\(2)
    );
ram_reg_0_7_22_22_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(15),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(1)
    );
ram_reg_0_7_22_22_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(14),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(0)
    );
ram_reg_0_7_22_22_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(21),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(7)
    );
ram_reg_0_7_22_22_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(20),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(6)
    );
ram_reg_0_7_22_22_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(19),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(5)
    );
ram_reg_0_7_22_22_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(18),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(4)
    );
ram_reg_0_7_22_22_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(17),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(3)
    );
ram_reg_0_7_22_22_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(16),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(2)
    );
ram_reg_0_7_30_30_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(23),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]\(1)
    );
ram_reg_0_7_30_30_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(22),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]\(0)
    );
ram_reg_0_7_6_6_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(5),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => S(5)
    );
ram_reg_0_7_6_6_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(4),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => S(4)
    );
ram_reg_0_7_6_6_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(3),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => S(3)
    );
ram_reg_0_7_6_6_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(2),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => S(2)
    );
ram_reg_0_7_6_6_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(1),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => S(1)
    );
ram_reg_0_7_6_6_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(0),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => S(0)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => P(15),
      B(16) => P(15),
      B(15 downto 0) => P(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => ram_reg_0_7_30_30_i_2(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_tmp_product_P_UNCONNECTED(47 downto 32),
      P(31) => sel,
      P(30) => tmp_product_n_95,
      P(29) => tmp_product_n_96,
      P(28) => tmp_product_n_97,
      P(27) => tmp_product_n_98,
      P(26) => tmp_product_n_99,
      P(25) => tmp_product_n_100,
      P(24) => tmp_product_n_101,
      P(23) => tmp_product_n_102,
      P(22) => tmp_product_n_103,
      P(21) => tmp_product_n_104,
      P(20) => tmp_product_n_105,
      P(19) => tmp_product_n_106,
      P(18) => tmp_product_n_107,
      P(17) => tmp_product_n_108,
      P(16) => tmp_product_n_109,
      P(15) => tmp_product_n_110,
      P(14) => tmp_product_n_111,
      P(13) => tmp_product_n_112,
      P(12) => tmp_product_n_113,
      P(11) => tmp_product_n_114,
      P(10) => tmp_product_n_115,
      P(9) => tmp_product_n_116,
      P(8) => tmp_product_n_117,
      P(7) => tmp_product_n_118,
      P(6) => tmp_product_n_119,
      P(5) => tmp_product_n_120,
      P(4) => tmp_product_n_121,
      P(3) => tmp_product_n_122,
      P(2) => tmp_product_n_123,
      P(1) => tmp_product_n_124,
      P(0) => tmp_product_n_125,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_16s_32_1_1_24 is
  port (
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ram_reg_0_7_30_30_i_2__1\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_16s_32_1_1_24 : entity is "adpcm_main_mul_16s_16s_32_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_16s_32_1_1_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_16s_32_1_1_24 is
  signal sel : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
\ram_reg_0_7_14_14_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(7),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_0\(1)
    );
\ram_reg_0_7_14_14_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(6),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_0\(0)
    );
\ram_reg_0_7_14_14_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(13),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_0\(7)
    );
\ram_reg_0_7_14_14_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(12),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_0\(6)
    );
\ram_reg_0_7_14_14_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(11),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_0\(5)
    );
\ram_reg_0_7_14_14_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(10),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_0\(4)
    );
\ram_reg_0_7_14_14_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(9),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_0\(3)
    );
\ram_reg_0_7_14_14_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(8),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_0\(2)
    );
\ram_reg_0_7_22_22_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(15),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(1)
    );
\ram_reg_0_7_22_22_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(14),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(0)
    );
\ram_reg_0_7_22_22_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(21),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(7)
    );
\ram_reg_0_7_22_22_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(20),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(6)
    );
\ram_reg_0_7_22_22_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(19),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(5)
    );
\ram_reg_0_7_22_22_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(18),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(4)
    );
\ram_reg_0_7_22_22_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(17),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(3)
    );
\ram_reg_0_7_22_22_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(16),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(2)
    );
\ram_reg_0_7_30_30_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(23),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]\(1)
    );
\ram_reg_0_7_30_30_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(22),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]\(0)
    );
\ram_reg_0_7_6_6_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(5),
      I1 => Q(1),
      I2 => sel,
      O => S(5)
    );
\ram_reg_0_7_6_6_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(4),
      I1 => Q(1),
      I2 => sel,
      O => S(4)
    );
\ram_reg_0_7_6_6_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(3),
      I1 => Q(1),
      I2 => sel,
      O => S(3)
    );
\ram_reg_0_7_6_6_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(2),
      I1 => Q(1),
      I2 => sel,
      O => S(2)
    );
\ram_reg_0_7_6_6_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(1),
      I1 => Q(1),
      I2 => sel,
      O => S(1)
    );
\ram_reg_0_7_6_6_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(0),
      I1 => Q(1),
      I2 => sel,
      O => S(0)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(15),
      B(16) => B(15),
      B(15 downto 0) => B(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_tmp_product_P_UNCONNECTED(47 downto 32),
      P(31) => sel,
      P(30) => tmp_product_n_95,
      P(29) => tmp_product_n_96,
      P(28) => tmp_product_n_97,
      P(27) => tmp_product_n_98,
      P(26) => tmp_product_n_99,
      P(25) => tmp_product_n_100,
      P(24) => tmp_product_n_101,
      P(23) => tmp_product_n_102,
      P(22) => tmp_product_n_103,
      P(21) => tmp_product_n_104,
      P(20) => tmp_product_n_105,
      P(19) => tmp_product_n_106,
      P(18) => tmp_product_n_107,
      P(17) => tmp_product_n_108,
      P(16) => tmp_product_n_109,
      P(15) => tmp_product_n_110,
      P(14) => tmp_product_n_111,
      P(13) => tmp_product_n_112,
      P(12) => tmp_product_n_113,
      P(11) => tmp_product_n_114,
      P(10) => tmp_product_n_115,
      P(9) => tmp_product_n_116,
      P(8) => tmp_product_n_117,
      P(7) => tmp_product_n_118,
      P(6) => tmp_product_n_119,
      P(5) => tmp_product_n_120,
      P(4) => tmp_product_n_121,
      P(3) => tmp_product_n_122,
      P(2) => tmp_product_n_123,
      P(1) => tmp_product_n_124,
      P(0) => tmp_product_n_125,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_32s_47_1_1 is
  port (
    DSP_ALU_INST : out STD_LOGIC_VECTOR ( 45 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    P : in STD_LOGIC_VECTOR ( 0 to 0 );
    ah1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    al1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rh1 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    rlt1 : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_32s_47_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_32s_47_1_1 is
  signal grp_fu_478_p0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_fu_478_p1 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__1\ : STD_LOGIC_VECTOR ( 46 to 46 );
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_169 : STD_LOGIC;
  signal tmp_product_n_170 : STD_LOGIC;
  signal tmp_product_n_171 : STD_LOGIC;
  signal tmp_product_n_172 : STD_LOGIC;
  signal tmp_product_n_173 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-13 {cell *THIS*}}";
  attribute KEEP_HIERARCHY of \tmp_product__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product__0_i_10\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \tmp_product__0_i_11\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \tmp_product__0_i_12\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \tmp_product__0_i_13\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \tmp_product__0_i_14\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \tmp_product__0_i_15\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \tmp_product__0_i_2\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \tmp_product__0_i_3\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \tmp_product__0_i_4\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \tmp_product__0_i_5\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \tmp_product__0_i_6\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \tmp_product__0_i_7\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \tmp_product__0_i_8\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \tmp_product__0_i_9\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of tmp_product_i_1 : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of tmp_product_i_10 : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of tmp_product_i_11 : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of tmp_product_i_12 : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of tmp_product_i_13 : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of tmp_product_i_14 : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of tmp_product_i_15 : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of tmp_product_i_16 : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of tmp_product_i_17 : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of tmp_product_i_18 : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of tmp_product_i_19 : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of tmp_product_i_2 : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of tmp_product_i_20 : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of tmp_product_i_21 : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of tmp_product_i_22 : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of tmp_product_i_23 : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of tmp_product_i_24 : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of tmp_product_i_25 : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of tmp_product_i_26 : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \tmp_product_i_27__0\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of tmp_product_i_28 : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of tmp_product_i_29 : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of tmp_product_i_3 : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \tmp_product_i_30__0\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of tmp_product_i_31 : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of tmp_product_i_32 : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of tmp_product_i_4 : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of tmp_product_i_5 : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of tmp_product_i_6 : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of tmp_product_i_7 : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of tmp_product_i_8 : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of tmp_product_i_9 : label is "soft_lutpair502";
begin
\reg_525[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1\(46),
      I1 => P(0),
      O => S(0)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 1) => grp_fu_478_p1(16 downto 1),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => grp_fu_478_p0(15),
      B(16) => grp_fu_478_p0(15),
      B(15 downto 0) => grp_fu_478_p0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_78,
      P(46) => tmp_product_n_79,
      P(45) => tmp_product_n_80,
      P(44) => tmp_product_n_81,
      P(43) => tmp_product_n_82,
      P(42) => tmp_product_n_83,
      P(41) => tmp_product_n_84,
      P(40) => tmp_product_n_85,
      P(39) => tmp_product_n_86,
      P(38) => tmp_product_n_87,
      P(37) => tmp_product_n_88,
      P(36) => tmp_product_n_89,
      P(35) => tmp_product_n_90,
      P(34) => tmp_product_n_91,
      P(33) => tmp_product_n_92,
      P(32) => tmp_product_n_93,
      P(31) => tmp_product_n_94,
      P(30) => tmp_product_n_95,
      P(29) => tmp_product_n_96,
      P(28) => tmp_product_n_97,
      P(27) => tmp_product_n_98,
      P(26) => tmp_product_n_99,
      P(25) => tmp_product_n_100,
      P(24) => tmp_product_n_101,
      P(23) => tmp_product_n_102,
      P(22) => tmp_product_n_103,
      P(21) => tmp_product_n_104,
      P(20) => tmp_product_n_105,
      P(19) => tmp_product_n_106,
      P(18) => tmp_product_n_107,
      P(17) => tmp_product_n_108,
      P(16 downto 0) => DSP_ALU_INST(16 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_126,
      PCOUT(46) => tmp_product_n_127,
      PCOUT(45) => tmp_product_n_128,
      PCOUT(44) => tmp_product_n_129,
      PCOUT(43) => tmp_product_n_130,
      PCOUT(42) => tmp_product_n_131,
      PCOUT(41) => tmp_product_n_132,
      PCOUT(40) => tmp_product_n_133,
      PCOUT(39) => tmp_product_n_134,
      PCOUT(38) => tmp_product_n_135,
      PCOUT(37) => tmp_product_n_136,
      PCOUT(36) => tmp_product_n_137,
      PCOUT(35) => tmp_product_n_138,
      PCOUT(34) => tmp_product_n_139,
      PCOUT(33) => tmp_product_n_140,
      PCOUT(32) => tmp_product_n_141,
      PCOUT(31) => tmp_product_n_142,
      PCOUT(30) => tmp_product_n_143,
      PCOUT(29) => tmp_product_n_144,
      PCOUT(28) => tmp_product_n_145,
      PCOUT(27) => tmp_product_n_146,
      PCOUT(26) => tmp_product_n_147,
      PCOUT(25) => tmp_product_n_148,
      PCOUT(24) => tmp_product_n_149,
      PCOUT(23) => tmp_product_n_150,
      PCOUT(22) => tmp_product_n_151,
      PCOUT(21) => tmp_product_n_152,
      PCOUT(20) => tmp_product_n_153,
      PCOUT(19) => tmp_product_n_154,
      PCOUT(18) => tmp_product_n_155,
      PCOUT(17) => tmp_product_n_156,
      PCOUT(16) => tmp_product_n_157,
      PCOUT(15) => tmp_product_n_158,
      PCOUT(14) => tmp_product_n_159,
      PCOUT(13) => tmp_product_n_160,
      PCOUT(12) => tmp_product_n_161,
      PCOUT(11) => tmp_product_n_162,
      PCOUT(10) => tmp_product_n_163,
      PCOUT(9) => tmp_product_n_164,
      PCOUT(8) => tmp_product_n_165,
      PCOUT(7) => tmp_product_n_166,
      PCOUT(6) => tmp_product_n_167,
      PCOUT(5) => tmp_product_n_168,
      PCOUT(4) => tmp_product_n_169,
      PCOUT(3) => tmp_product_n_170,
      PCOUT(2) => tmp_product_n_171,
      PCOUT(1) => tmp_product_n_172,
      PCOUT(0) => tmp_product_n_173,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => grp_fu_478_p0(15),
      A(28) => grp_fu_478_p0(15),
      A(27) => grp_fu_478_p0(15),
      A(26) => grp_fu_478_p0(15),
      A(25) => grp_fu_478_p0(15),
      A(24) => grp_fu_478_p0(15),
      A(23) => grp_fu_478_p0(15),
      A(22) => grp_fu_478_p0(15),
      A(21) => grp_fu_478_p0(15),
      A(20) => grp_fu_478_p0(15),
      A(19) => grp_fu_478_p0(15),
      A(18) => grp_fu_478_p0(15),
      A(17) => grp_fu_478_p0(15),
      A(16) => grp_fu_478_p0(15),
      A(15 downto 0) => grp_fu_478_p0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => grp_fu_478_p1(31),
      B(16) => grp_fu_478_p1(31),
      B(15) => grp_fu_478_p1(31),
      B(14 downto 0) => grp_fu_478_p1(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_78\,
      P(46) => \tmp_product__0_n_79\,
      P(45) => \tmp_product__0_n_80\,
      P(44) => \tmp_product__0_n_81\,
      P(43) => \tmp_product__0_n_82\,
      P(42) => \tmp_product__0_n_83\,
      P(41) => \tmp_product__0_n_84\,
      P(40) => \tmp_product__0_n_85\,
      P(39) => \tmp_product__0_n_86\,
      P(38) => \tmp_product__0_n_87\,
      P(37) => \tmp_product__0_n_88\,
      P(36) => \tmp_product__0_n_89\,
      P(35) => \tmp_product__0_n_90\,
      P(34) => \tmp_product__0_n_91\,
      P(33) => \tmp_product__0_n_92\,
      P(32) => \tmp_product__0_n_93\,
      P(31) => \tmp_product__0_n_94\,
      P(30) => \tmp_product__0_n_95\,
      P(29) => \tmp_product__1\(46),
      P(28 downto 0) => DSP_ALU_INST(45 downto 17),
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_126,
      PCIN(46) => tmp_product_n_127,
      PCIN(45) => tmp_product_n_128,
      PCIN(44) => tmp_product_n_129,
      PCIN(43) => tmp_product_n_130,
      PCIN(42) => tmp_product_n_131,
      PCIN(41) => tmp_product_n_132,
      PCIN(40) => tmp_product_n_133,
      PCIN(39) => tmp_product_n_134,
      PCIN(38) => tmp_product_n_135,
      PCIN(37) => tmp_product_n_136,
      PCIN(36) => tmp_product_n_137,
      PCIN(35) => tmp_product_n_138,
      PCIN(34) => tmp_product_n_139,
      PCIN(33) => tmp_product_n_140,
      PCIN(32) => tmp_product_n_141,
      PCIN(31) => tmp_product_n_142,
      PCIN(30) => tmp_product_n_143,
      PCIN(29) => tmp_product_n_144,
      PCIN(28) => tmp_product_n_145,
      PCIN(27) => tmp_product_n_146,
      PCIN(26) => tmp_product_n_147,
      PCIN(25) => tmp_product_n_148,
      PCIN(24) => tmp_product_n_149,
      PCIN(23) => tmp_product_n_150,
      PCIN(22) => tmp_product_n_151,
      PCIN(21) => tmp_product_n_152,
      PCIN(20) => tmp_product_n_153,
      PCIN(19) => tmp_product_n_154,
      PCIN(18) => tmp_product_n_155,
      PCIN(17) => tmp_product_n_156,
      PCIN(16) => tmp_product_n_157,
      PCIN(15) => tmp_product_n_158,
      PCIN(14) => tmp_product_n_159,
      PCIN(13) => tmp_product_n_160,
      PCIN(12) => tmp_product_n_161,
      PCIN(11) => tmp_product_n_162,
      PCIN(10) => tmp_product_n_163,
      PCIN(9) => tmp_product_n_164,
      PCIN(8) => tmp_product_n_165,
      PCIN(7) => tmp_product_n_166,
      PCIN(6) => tmp_product_n_167,
      PCIN(5) => tmp_product_n_168,
      PCIN(4) => tmp_product_n_169,
      PCIN(3) => tmp_product_n_170,
      PCIN(2) => tmp_product_n_171,
      PCIN(1) => tmp_product_n_172,
      PCIN(0) => tmp_product_n_173,
      PCOUT(47 downto 0) => \NLW_tmp_product__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(30),
      I1 => Q(0),
      I2 => rlt1(30),
      O => grp_fu_478_p1(31)
    );
\tmp_product__0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(21),
      I1 => Q(0),
      I2 => rlt1(21),
      O => grp_fu_478_p1(22)
    );
\tmp_product__0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(20),
      I1 => Q(0),
      I2 => rlt1(20),
      O => grp_fu_478_p1(21)
    );
\tmp_product__0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(19),
      I1 => Q(0),
      I2 => rlt1(19),
      O => grp_fu_478_p1(20)
    );
\tmp_product__0_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(18),
      I1 => Q(0),
      I2 => rlt1(18),
      O => grp_fu_478_p1(19)
    );
\tmp_product__0_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(17),
      I1 => Q(0),
      I2 => rlt1(17),
      O => grp_fu_478_p1(18)
    );
\tmp_product__0_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(16),
      I1 => Q(0),
      I2 => rlt1(16),
      O => grp_fu_478_p1(17)
    );
\tmp_product__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(29),
      I1 => Q(0),
      I2 => rlt1(29),
      O => grp_fu_478_p1(30)
    );
\tmp_product__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(28),
      I1 => Q(0),
      I2 => rlt1(28),
      O => grp_fu_478_p1(29)
    );
\tmp_product__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(27),
      I1 => Q(0),
      I2 => rlt1(27),
      O => grp_fu_478_p1(28)
    );
\tmp_product__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(26),
      I1 => Q(0),
      I2 => rlt1(26),
      O => grp_fu_478_p1(27)
    );
\tmp_product__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(25),
      I1 => Q(0),
      I2 => rlt1(25),
      O => grp_fu_478_p1(26)
    );
\tmp_product__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(24),
      I1 => Q(0),
      I2 => rlt1(24),
      O => grp_fu_478_p1(25)
    );
\tmp_product__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(23),
      I1 => Q(0),
      I2 => rlt1(23),
      O => grp_fu_478_p1(24)
    );
\tmp_product__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(22),
      I1 => Q(0),
      I2 => rlt1(22),
      O => grp_fu_478_p1(23)
    );
tmp_product_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ah1(15),
      I1 => Q(0),
      I2 => al1(15),
      O => grp_fu_478_p0(15)
    );
tmp_product_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ah1(6),
      I1 => Q(0),
      I2 => al1(6),
      O => grp_fu_478_p0(6)
    );
tmp_product_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ah1(5),
      I1 => Q(0),
      I2 => al1(5),
      O => grp_fu_478_p0(5)
    );
tmp_product_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ah1(4),
      I1 => Q(0),
      I2 => al1(4),
      O => grp_fu_478_p0(4)
    );
tmp_product_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ah1(3),
      I1 => Q(0),
      I2 => al1(3),
      O => grp_fu_478_p0(3)
    );
tmp_product_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ah1(2),
      I1 => Q(0),
      I2 => al1(2),
      O => grp_fu_478_p0(2)
    );
tmp_product_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ah1(1),
      I1 => Q(0),
      I2 => al1(1),
      O => grp_fu_478_p0(1)
    );
tmp_product_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ah1(0),
      I1 => Q(0),
      I2 => al1(0),
      O => grp_fu_478_p0(0)
    );
tmp_product_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(15),
      I1 => Q(0),
      I2 => rlt1(15),
      O => grp_fu_478_p1(16)
    );
tmp_product_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(14),
      I1 => Q(0),
      I2 => rlt1(14),
      O => grp_fu_478_p1(15)
    );
tmp_product_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(13),
      I1 => Q(0),
      I2 => rlt1(13),
      O => grp_fu_478_p1(14)
    );
tmp_product_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ah1(14),
      I1 => Q(0),
      I2 => al1(14),
      O => grp_fu_478_p0(14)
    );
tmp_product_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(12),
      I1 => Q(0),
      I2 => rlt1(12),
      O => grp_fu_478_p1(13)
    );
tmp_product_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(11),
      I1 => Q(0),
      I2 => rlt1(11),
      O => grp_fu_478_p1(12)
    );
tmp_product_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(10),
      I1 => Q(0),
      I2 => rlt1(10),
      O => grp_fu_478_p1(11)
    );
tmp_product_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(9),
      I1 => Q(0),
      I2 => rlt1(9),
      O => grp_fu_478_p1(10)
    );
tmp_product_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(8),
      I1 => Q(0),
      I2 => rlt1(8),
      O => grp_fu_478_p1(9)
    );
tmp_product_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(7),
      I1 => Q(0),
      I2 => rlt1(7),
      O => grp_fu_478_p1(8)
    );
tmp_product_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(6),
      I1 => Q(0),
      I2 => rlt1(6),
      O => grp_fu_478_p1(7)
    );
\tmp_product_i_27__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(5),
      I1 => Q(0),
      I2 => rlt1(5),
      O => grp_fu_478_p1(6)
    );
tmp_product_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(4),
      I1 => Q(0),
      I2 => rlt1(4),
      O => grp_fu_478_p1(5)
    );
tmp_product_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(3),
      I1 => Q(0),
      I2 => rlt1(3),
      O => grp_fu_478_p1(4)
    );
tmp_product_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ah1(13),
      I1 => Q(0),
      I2 => al1(13),
      O => grp_fu_478_p0(13)
    );
\tmp_product_i_30__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(2),
      I1 => Q(0),
      I2 => rlt1(2),
      O => grp_fu_478_p1(3)
    );
tmp_product_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(1),
      I1 => Q(0),
      I2 => rlt1(1),
      O => grp_fu_478_p1(2)
    );
tmp_product_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(0),
      I1 => Q(0),
      I2 => rlt1(0),
      O => grp_fu_478_p1(1)
    );
tmp_product_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ah1(12),
      I1 => Q(0),
      I2 => al1(12),
      O => grp_fu_478_p0(12)
    );
tmp_product_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ah1(11),
      I1 => Q(0),
      I2 => al1(11),
      O => grp_fu_478_p0(11)
    );
tmp_product_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ah1(10),
      I1 => Q(0),
      I2 => al1(10),
      O => grp_fu_478_p0(10)
    );
tmp_product_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ah1(9),
      I1 => Q(0),
      I2 => al1(9),
      O => grp_fu_478_p0(9)
    );
tmp_product_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ah1(8),
      I1 => Q(0),
      I2 => al1(8),
      O => grp_fu_478_p0(8)
    );
tmp_product_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ah1(7),
      I1 => Q(0),
      I2 => al1(7),
      O => grp_fu_478_p0(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_32s_47_1_1_20 is
  port (
    DSP_ALU_INST : out STD_LOGIC_VECTOR ( 45 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    dec_ah1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    dec_al1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dec_rh1 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    dec_rlt1 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \add_ln344_reg_2142_reg[31]_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_32s_47_1_1_20 : entity is "adpcm_main_mul_16s_32s_47_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_32s_47_1_1_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_32s_47_1_1_20 is
  signal grp_fu_462_p0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_fu_462_p1 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__1\ : STD_LOGIC_VECTOR ( 46 to 46 );
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_169 : STD_LOGIC;
  signal tmp_product_n_170 : STD_LOGIC;
  signal tmp_product_n_171 : STD_LOGIC;
  signal tmp_product_n_172 : STD_LOGIC;
  signal tmp_product_n_173 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-13 {cell *THIS*}}";
  attribute KEEP_HIERARCHY of \tmp_product__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product__0_i_10__3\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \tmp_product__0_i_11__3\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \tmp_product__0_i_12__3\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \tmp_product__0_i_13__3\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \tmp_product__0_i_14__3\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \tmp_product__0_i_15__3\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \tmp_product__0_i_2__3\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \tmp_product__0_i_3__3\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \tmp_product__0_i_4__3\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \tmp_product__0_i_5__3\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \tmp_product__0_i_6__3\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \tmp_product__0_i_7__3\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \tmp_product__0_i_8__3\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \tmp_product__0_i_9__3\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \tmp_product_i_10__7\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \tmp_product_i_11__7\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \tmp_product_i_12__7\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \tmp_product_i_13__7\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \tmp_product_i_14__7\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \tmp_product_i_15__8\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \tmp_product_i_16__5\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \tmp_product_i_17__5\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \tmp_product_i_18__5\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \tmp_product_i_19__4\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \tmp_product_i_1__6\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \tmp_product_i_20__4\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \tmp_product_i_21__3\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \tmp_product_i_22__3\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \tmp_product_i_23__3\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \tmp_product_i_24__3\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \tmp_product_i_25__3\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \tmp_product_i_26__3\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \tmp_product_i_27__4\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \tmp_product_i_28__3\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \tmp_product_i_29__3\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \tmp_product_i_2__6\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \tmp_product_i_30__4\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \tmp_product_i_31__4\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \tmp_product_i_32__5\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \tmp_product_i_3__7\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \tmp_product_i_4__7\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \tmp_product_i_5__7\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \tmp_product_i_6__7\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \tmp_product_i_7__7\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \tmp_product_i_8__7\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \tmp_product_i_9__7\ : label is "soft_lutpair194";
begin
\add_ln344_reg_2142[31]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1\(46),
      I1 => \add_ln344_reg_2142_reg[31]_i_2\(0),
      O => S(0)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 1) => grp_fu_462_p1(16 downto 1),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => grp_fu_462_p0(15),
      B(16) => grp_fu_462_p0(15),
      B(15 downto 0) => grp_fu_462_p0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_78,
      P(46) => tmp_product_n_79,
      P(45) => tmp_product_n_80,
      P(44) => tmp_product_n_81,
      P(43) => tmp_product_n_82,
      P(42) => tmp_product_n_83,
      P(41) => tmp_product_n_84,
      P(40) => tmp_product_n_85,
      P(39) => tmp_product_n_86,
      P(38) => tmp_product_n_87,
      P(37) => tmp_product_n_88,
      P(36) => tmp_product_n_89,
      P(35) => tmp_product_n_90,
      P(34) => tmp_product_n_91,
      P(33) => tmp_product_n_92,
      P(32) => tmp_product_n_93,
      P(31) => tmp_product_n_94,
      P(30) => tmp_product_n_95,
      P(29) => tmp_product_n_96,
      P(28) => tmp_product_n_97,
      P(27) => tmp_product_n_98,
      P(26) => tmp_product_n_99,
      P(25) => tmp_product_n_100,
      P(24) => tmp_product_n_101,
      P(23) => tmp_product_n_102,
      P(22) => tmp_product_n_103,
      P(21) => tmp_product_n_104,
      P(20) => tmp_product_n_105,
      P(19) => tmp_product_n_106,
      P(18) => tmp_product_n_107,
      P(17) => tmp_product_n_108,
      P(16 downto 0) => DSP_ALU_INST(16 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_126,
      PCOUT(46) => tmp_product_n_127,
      PCOUT(45) => tmp_product_n_128,
      PCOUT(44) => tmp_product_n_129,
      PCOUT(43) => tmp_product_n_130,
      PCOUT(42) => tmp_product_n_131,
      PCOUT(41) => tmp_product_n_132,
      PCOUT(40) => tmp_product_n_133,
      PCOUT(39) => tmp_product_n_134,
      PCOUT(38) => tmp_product_n_135,
      PCOUT(37) => tmp_product_n_136,
      PCOUT(36) => tmp_product_n_137,
      PCOUT(35) => tmp_product_n_138,
      PCOUT(34) => tmp_product_n_139,
      PCOUT(33) => tmp_product_n_140,
      PCOUT(32) => tmp_product_n_141,
      PCOUT(31) => tmp_product_n_142,
      PCOUT(30) => tmp_product_n_143,
      PCOUT(29) => tmp_product_n_144,
      PCOUT(28) => tmp_product_n_145,
      PCOUT(27) => tmp_product_n_146,
      PCOUT(26) => tmp_product_n_147,
      PCOUT(25) => tmp_product_n_148,
      PCOUT(24) => tmp_product_n_149,
      PCOUT(23) => tmp_product_n_150,
      PCOUT(22) => tmp_product_n_151,
      PCOUT(21) => tmp_product_n_152,
      PCOUT(20) => tmp_product_n_153,
      PCOUT(19) => tmp_product_n_154,
      PCOUT(18) => tmp_product_n_155,
      PCOUT(17) => tmp_product_n_156,
      PCOUT(16) => tmp_product_n_157,
      PCOUT(15) => tmp_product_n_158,
      PCOUT(14) => tmp_product_n_159,
      PCOUT(13) => tmp_product_n_160,
      PCOUT(12) => tmp_product_n_161,
      PCOUT(11) => tmp_product_n_162,
      PCOUT(10) => tmp_product_n_163,
      PCOUT(9) => tmp_product_n_164,
      PCOUT(8) => tmp_product_n_165,
      PCOUT(7) => tmp_product_n_166,
      PCOUT(6) => tmp_product_n_167,
      PCOUT(5) => tmp_product_n_168,
      PCOUT(4) => tmp_product_n_169,
      PCOUT(3) => tmp_product_n_170,
      PCOUT(2) => tmp_product_n_171,
      PCOUT(1) => tmp_product_n_172,
      PCOUT(0) => tmp_product_n_173,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => grp_fu_462_p0(15),
      A(28) => grp_fu_462_p0(15),
      A(27) => grp_fu_462_p0(15),
      A(26) => grp_fu_462_p0(15),
      A(25) => grp_fu_462_p0(15),
      A(24) => grp_fu_462_p0(15),
      A(23) => grp_fu_462_p0(15),
      A(22) => grp_fu_462_p0(15),
      A(21) => grp_fu_462_p0(15),
      A(20) => grp_fu_462_p0(15),
      A(19) => grp_fu_462_p0(15),
      A(18) => grp_fu_462_p0(15),
      A(17) => grp_fu_462_p0(15),
      A(16) => grp_fu_462_p0(15),
      A(15 downto 0) => grp_fu_462_p0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => grp_fu_462_p1(31),
      B(16) => grp_fu_462_p1(31),
      B(15) => grp_fu_462_p1(31),
      B(14 downto 0) => grp_fu_462_p1(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_78\,
      P(46) => \tmp_product__0_n_79\,
      P(45) => \tmp_product__0_n_80\,
      P(44) => \tmp_product__0_n_81\,
      P(43) => \tmp_product__0_n_82\,
      P(42) => \tmp_product__0_n_83\,
      P(41) => \tmp_product__0_n_84\,
      P(40) => \tmp_product__0_n_85\,
      P(39) => \tmp_product__0_n_86\,
      P(38) => \tmp_product__0_n_87\,
      P(37) => \tmp_product__0_n_88\,
      P(36) => \tmp_product__0_n_89\,
      P(35) => \tmp_product__0_n_90\,
      P(34) => \tmp_product__0_n_91\,
      P(33) => \tmp_product__0_n_92\,
      P(32) => \tmp_product__0_n_93\,
      P(31) => \tmp_product__0_n_94\,
      P(30) => \tmp_product__0_n_95\,
      P(29) => \tmp_product__1\(46),
      P(28 downto 0) => DSP_ALU_INST(45 downto 17),
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_126,
      PCIN(46) => tmp_product_n_127,
      PCIN(45) => tmp_product_n_128,
      PCIN(44) => tmp_product_n_129,
      PCIN(43) => tmp_product_n_130,
      PCIN(42) => tmp_product_n_131,
      PCIN(41) => tmp_product_n_132,
      PCIN(40) => tmp_product_n_133,
      PCIN(39) => tmp_product_n_134,
      PCIN(38) => tmp_product_n_135,
      PCIN(37) => tmp_product_n_136,
      PCIN(36) => tmp_product_n_137,
      PCIN(35) => tmp_product_n_138,
      PCIN(34) => tmp_product_n_139,
      PCIN(33) => tmp_product_n_140,
      PCIN(32) => tmp_product_n_141,
      PCIN(31) => tmp_product_n_142,
      PCIN(30) => tmp_product_n_143,
      PCIN(29) => tmp_product_n_144,
      PCIN(28) => tmp_product_n_145,
      PCIN(27) => tmp_product_n_146,
      PCIN(26) => tmp_product_n_147,
      PCIN(25) => tmp_product_n_148,
      PCIN(24) => tmp_product_n_149,
      PCIN(23) => tmp_product_n_150,
      PCIN(22) => tmp_product_n_151,
      PCIN(21) => tmp_product_n_152,
      PCIN(20) => tmp_product_n_153,
      PCIN(19) => tmp_product_n_154,
      PCIN(18) => tmp_product_n_155,
      PCIN(17) => tmp_product_n_156,
      PCIN(16) => tmp_product_n_157,
      PCIN(15) => tmp_product_n_158,
      PCIN(14) => tmp_product_n_159,
      PCIN(13) => tmp_product_n_160,
      PCIN(12) => tmp_product_n_161,
      PCIN(11) => tmp_product_n_162,
      PCIN(10) => tmp_product_n_163,
      PCIN(9) => tmp_product_n_164,
      PCIN(8) => tmp_product_n_165,
      PCIN(7) => tmp_product_n_166,
      PCIN(6) => tmp_product_n_167,
      PCIN(5) => tmp_product_n_168,
      PCIN(4) => tmp_product_n_169,
      PCIN(3) => tmp_product_n_170,
      PCIN(2) => tmp_product_n_171,
      PCIN(1) => tmp_product_n_172,
      PCIN(0) => tmp_product_n_173,
      PCOUT(47 downto 0) => \NLW_tmp_product__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product__0_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(21),
      I1 => Q(0),
      I2 => dec_rlt1(21),
      O => grp_fu_462_p1(22)
    );
\tmp_product__0_i_11__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(20),
      I1 => Q(0),
      I2 => dec_rlt1(20),
      O => grp_fu_462_p1(21)
    );
\tmp_product__0_i_12__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(19),
      I1 => Q(0),
      I2 => dec_rlt1(19),
      O => grp_fu_462_p1(20)
    );
\tmp_product__0_i_13__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(18),
      I1 => Q(0),
      I2 => dec_rlt1(18),
      O => grp_fu_462_p1(19)
    );
\tmp_product__0_i_14__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(17),
      I1 => Q(0),
      I2 => dec_rlt1(17),
      O => grp_fu_462_p1(18)
    );
\tmp_product__0_i_15__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(16),
      I1 => Q(0),
      I2 => dec_rlt1(16),
      O => grp_fu_462_p1(17)
    );
\tmp_product__0_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(30),
      I1 => Q(0),
      I2 => dec_rlt1(30),
      O => grp_fu_462_p1(31)
    );
\tmp_product__0_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(29),
      I1 => Q(0),
      I2 => dec_rlt1(29),
      O => grp_fu_462_p1(30)
    );
\tmp_product__0_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(28),
      I1 => Q(0),
      I2 => dec_rlt1(28),
      O => grp_fu_462_p1(29)
    );
\tmp_product__0_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(27),
      I1 => Q(0),
      I2 => dec_rlt1(27),
      O => grp_fu_462_p1(28)
    );
\tmp_product__0_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(26),
      I1 => Q(0),
      I2 => dec_rlt1(26),
      O => grp_fu_462_p1(27)
    );
\tmp_product__0_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(25),
      I1 => Q(0),
      I2 => dec_rlt1(25),
      O => grp_fu_462_p1(26)
    );
\tmp_product__0_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(24),
      I1 => Q(0),
      I2 => dec_rlt1(24),
      O => grp_fu_462_p1(25)
    );
\tmp_product__0_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(23),
      I1 => Q(0),
      I2 => dec_rlt1(23),
      O => grp_fu_462_p1(24)
    );
\tmp_product__0_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(22),
      I1 => Q(0),
      I2 => dec_rlt1(22),
      O => grp_fu_462_p1(23)
    );
\tmp_product_i_10__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ah1(6),
      I1 => Q(0),
      I2 => dec_al1(6),
      O => grp_fu_462_p0(6)
    );
\tmp_product_i_11__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ah1(5),
      I1 => Q(0),
      I2 => dec_al1(5),
      O => grp_fu_462_p0(5)
    );
\tmp_product_i_12__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ah1(4),
      I1 => Q(0),
      I2 => dec_al1(4),
      O => grp_fu_462_p0(4)
    );
\tmp_product_i_13__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ah1(3),
      I1 => Q(0),
      I2 => dec_al1(3),
      O => grp_fu_462_p0(3)
    );
\tmp_product_i_14__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ah1(2),
      I1 => Q(0),
      I2 => dec_al1(2),
      O => grp_fu_462_p0(2)
    );
\tmp_product_i_15__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ah1(1),
      I1 => Q(0),
      I2 => dec_al1(1),
      O => grp_fu_462_p0(1)
    );
\tmp_product_i_16__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ah1(0),
      I1 => Q(0),
      I2 => dec_al1(0),
      O => grp_fu_462_p0(0)
    );
\tmp_product_i_17__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(15),
      I1 => Q(0),
      I2 => dec_rlt1(15),
      O => grp_fu_462_p1(16)
    );
\tmp_product_i_18__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(14),
      I1 => Q(0),
      I2 => dec_rlt1(14),
      O => grp_fu_462_p1(15)
    );
\tmp_product_i_19__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(13),
      I1 => Q(0),
      I2 => dec_rlt1(13),
      O => grp_fu_462_p1(14)
    );
\tmp_product_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ah1(15),
      I1 => Q(0),
      I2 => dec_al1(15),
      O => grp_fu_462_p0(15)
    );
\tmp_product_i_20__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(12),
      I1 => Q(0),
      I2 => dec_rlt1(12),
      O => grp_fu_462_p1(13)
    );
\tmp_product_i_21__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(11),
      I1 => Q(0),
      I2 => dec_rlt1(11),
      O => grp_fu_462_p1(12)
    );
\tmp_product_i_22__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(10),
      I1 => Q(0),
      I2 => dec_rlt1(10),
      O => grp_fu_462_p1(11)
    );
\tmp_product_i_23__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(9),
      I1 => Q(0),
      I2 => dec_rlt1(9),
      O => grp_fu_462_p1(10)
    );
\tmp_product_i_24__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(8),
      I1 => Q(0),
      I2 => dec_rlt1(8),
      O => grp_fu_462_p1(9)
    );
\tmp_product_i_25__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(7),
      I1 => Q(0),
      I2 => dec_rlt1(7),
      O => grp_fu_462_p1(8)
    );
\tmp_product_i_26__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(6),
      I1 => Q(0),
      I2 => dec_rlt1(6),
      O => grp_fu_462_p1(7)
    );
\tmp_product_i_27__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(5),
      I1 => Q(0),
      I2 => dec_rlt1(5),
      O => grp_fu_462_p1(6)
    );
\tmp_product_i_28__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(4),
      I1 => Q(0),
      I2 => dec_rlt1(4),
      O => grp_fu_462_p1(5)
    );
\tmp_product_i_29__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(3),
      I1 => Q(0),
      I2 => dec_rlt1(3),
      O => grp_fu_462_p1(4)
    );
\tmp_product_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ah1(14),
      I1 => Q(0),
      I2 => dec_al1(14),
      O => grp_fu_462_p0(14)
    );
\tmp_product_i_30__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(2),
      I1 => Q(0),
      I2 => dec_rlt1(2),
      O => grp_fu_462_p1(3)
    );
\tmp_product_i_31__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(1),
      I1 => Q(0),
      I2 => dec_rlt1(1),
      O => grp_fu_462_p1(2)
    );
\tmp_product_i_32__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(0),
      I1 => Q(0),
      I2 => dec_rlt1(0),
      O => grp_fu_462_p1(1)
    );
\tmp_product_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ah1(13),
      I1 => Q(0),
      I2 => dec_al1(13),
      O => grp_fu_462_p0(13)
    );
\tmp_product_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ah1(12),
      I1 => Q(0),
      I2 => dec_al1(12),
      O => grp_fu_462_p0(12)
    );
\tmp_product_i_5__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ah1(11),
      I1 => Q(0),
      I2 => dec_al1(11),
      O => grp_fu_462_p0(11)
    );
\tmp_product_i_6__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ah1(10),
      I1 => Q(0),
      I2 => dec_al1(10),
      O => grp_fu_462_p0(10)
    );
\tmp_product_i_7__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ah1(9),
      I1 => Q(0),
      I2 => dec_al1(9),
      O => grp_fu_462_p0(9)
    );
\tmp_product_i_8__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ah1(8),
      I1 => Q(0),
      I2 => dec_al1(8),
      O => grp_fu_462_p0(8)
    );
\tmp_product_i_9__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ah1(7),
      I1 => Q(0),
      I2 => dec_al1(7),
      O => grp_fu_462_p0(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_32s_48_1_1 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 45 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bpl_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zl_1_fu_36_reg[45]\ : in STD_LOGIC_VECTOR ( 45 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_32s_48_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_32s_48_1_1 is
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__1\ : STD_LOGIC_VECTOR ( 45 downto 0 );
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_169 : STD_LOGIC;
  signal tmp_product_n_170 : STD_LOGIC;
  signal tmp_product_n_171 : STD_LOGIC;
  signal tmp_product_n_172 : STD_LOGIC;
  signal tmp_product_n_173 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal \zl_1_fu_36[15]_i_2_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[15]_i_3_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[15]_i_4_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[15]_i_5_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[15]_i_6_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[15]_i_7_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[15]_i_8_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[15]_i_9_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[23]_i_2_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[23]_i_3_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[23]_i_4_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[23]_i_5_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[23]_i_6_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[23]_i_7_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[23]_i_8_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[23]_i_9_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[31]_i_2_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[31]_i_3_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[31]_i_4_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[31]_i_5_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[31]_i_6_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[31]_i_7_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[31]_i_8_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[31]_i_9_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[39]_i_2_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[39]_i_3_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[39]_i_4_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[39]_i_5_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[39]_i_6_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[39]_i_7_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[39]_i_8_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[39]_i_9_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[45]_i_2_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[45]_i_3_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[45]_i_4_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[45]_i_5_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[45]_i_6_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[45]_i_7_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[7]_i_2_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[7]_i_3_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[7]_i_4_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[7]_i_5_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[7]_i_6_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[7]_i_7_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[7]_i_8_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[7]_i_9_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[15]_i_1_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[15]_i_1_n_21\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[15]_i_1_n_22\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[15]_i_1_n_23\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[15]_i_1_n_24\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[15]_i_1_n_25\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[15]_i_1_n_26\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[15]_i_1_n_27\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[23]_i_1_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[23]_i_1_n_21\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[23]_i_1_n_22\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[23]_i_1_n_23\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[23]_i_1_n_24\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[23]_i_1_n_25\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[23]_i_1_n_26\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[23]_i_1_n_27\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[31]_i_1_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[31]_i_1_n_21\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[31]_i_1_n_22\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[31]_i_1_n_23\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[31]_i_1_n_24\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[31]_i_1_n_25\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[31]_i_1_n_26\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[31]_i_1_n_27\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[39]_i_1_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[39]_i_1_n_21\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[39]_i_1_n_22\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[39]_i_1_n_23\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[39]_i_1_n_24\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[39]_i_1_n_25\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[39]_i_1_n_26\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[39]_i_1_n_27\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[45]_i_1_n_23\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[45]_i_1_n_24\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[45]_i_1_n_25\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[45]_i_1_n_26\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[45]_i_1_n_27\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[7]_i_1_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[7]_i_1_n_21\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[7]_i_1_n_22\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[7]_i_1_n_23\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[7]_i_1_n_24\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[7]_i_1_n_25\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[7]_i_1_n_26\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[7]_i_1_n_27\ : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal \NLW_tmp_product__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_zl_1_fu_36_reg[45]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_zl_1_fu_36_reg[45]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-13 {cell *THIS*}}";
  attribute KEEP_HIERARCHY of \tmp_product__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-13 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => bpl_q0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => DSP_ALU_INST(15),
      B(16) => DSP_ALU_INST(15),
      B(15 downto 0) => DSP_ALU_INST(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_78,
      P(46) => tmp_product_n_79,
      P(45) => tmp_product_n_80,
      P(44) => tmp_product_n_81,
      P(43) => tmp_product_n_82,
      P(42) => tmp_product_n_83,
      P(41) => tmp_product_n_84,
      P(40) => tmp_product_n_85,
      P(39) => tmp_product_n_86,
      P(38) => tmp_product_n_87,
      P(37) => tmp_product_n_88,
      P(36) => tmp_product_n_89,
      P(35) => tmp_product_n_90,
      P(34) => tmp_product_n_91,
      P(33) => tmp_product_n_92,
      P(32) => tmp_product_n_93,
      P(31) => tmp_product_n_94,
      P(30) => tmp_product_n_95,
      P(29) => tmp_product_n_96,
      P(28) => tmp_product_n_97,
      P(27) => tmp_product_n_98,
      P(26) => tmp_product_n_99,
      P(25) => tmp_product_n_100,
      P(24) => tmp_product_n_101,
      P(23) => tmp_product_n_102,
      P(22) => tmp_product_n_103,
      P(21) => tmp_product_n_104,
      P(20) => tmp_product_n_105,
      P(19) => tmp_product_n_106,
      P(18) => tmp_product_n_107,
      P(17) => tmp_product_n_108,
      P(16 downto 0) => \tmp_product__1\(16 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_126,
      PCOUT(46) => tmp_product_n_127,
      PCOUT(45) => tmp_product_n_128,
      PCOUT(44) => tmp_product_n_129,
      PCOUT(43) => tmp_product_n_130,
      PCOUT(42) => tmp_product_n_131,
      PCOUT(41) => tmp_product_n_132,
      PCOUT(40) => tmp_product_n_133,
      PCOUT(39) => tmp_product_n_134,
      PCOUT(38) => tmp_product_n_135,
      PCOUT(37) => tmp_product_n_136,
      PCOUT(36) => tmp_product_n_137,
      PCOUT(35) => tmp_product_n_138,
      PCOUT(34) => tmp_product_n_139,
      PCOUT(33) => tmp_product_n_140,
      PCOUT(32) => tmp_product_n_141,
      PCOUT(31) => tmp_product_n_142,
      PCOUT(30) => tmp_product_n_143,
      PCOUT(29) => tmp_product_n_144,
      PCOUT(28) => tmp_product_n_145,
      PCOUT(27) => tmp_product_n_146,
      PCOUT(26) => tmp_product_n_147,
      PCOUT(25) => tmp_product_n_148,
      PCOUT(24) => tmp_product_n_149,
      PCOUT(23) => tmp_product_n_150,
      PCOUT(22) => tmp_product_n_151,
      PCOUT(21) => tmp_product_n_152,
      PCOUT(20) => tmp_product_n_153,
      PCOUT(19) => tmp_product_n_154,
      PCOUT(18) => tmp_product_n_155,
      PCOUT(17) => tmp_product_n_156,
      PCOUT(16) => tmp_product_n_157,
      PCOUT(15) => tmp_product_n_158,
      PCOUT(14) => tmp_product_n_159,
      PCOUT(13) => tmp_product_n_160,
      PCOUT(12) => tmp_product_n_161,
      PCOUT(11) => tmp_product_n_162,
      PCOUT(10) => tmp_product_n_163,
      PCOUT(9) => tmp_product_n_164,
      PCOUT(8) => tmp_product_n_165,
      PCOUT(7) => tmp_product_n_166,
      PCOUT(6) => tmp_product_n_167,
      PCOUT(5) => tmp_product_n_168,
      PCOUT(4) => tmp_product_n_169,
      PCOUT(3) => tmp_product_n_170,
      PCOUT(2) => tmp_product_n_171,
      PCOUT(1) => tmp_product_n_172,
      PCOUT(0) => tmp_product_n_173,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => bpl_q0(31),
      B(16) => bpl_q0(31),
      B(15) => bpl_q0(31),
      B(14 downto 0) => bpl_q0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 31) => \NLW_tmp_product__0_P_UNCONNECTED\(47 downto 31),
      P(30) => \tmp_product__0_n_95\,
      P(29) => \tmp_product__0_n_96\,
      P(28 downto 0) => \tmp_product__1\(45 downto 17),
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_126,
      PCIN(46) => tmp_product_n_127,
      PCIN(45) => tmp_product_n_128,
      PCIN(44) => tmp_product_n_129,
      PCIN(43) => tmp_product_n_130,
      PCIN(42) => tmp_product_n_131,
      PCIN(41) => tmp_product_n_132,
      PCIN(40) => tmp_product_n_133,
      PCIN(39) => tmp_product_n_134,
      PCIN(38) => tmp_product_n_135,
      PCIN(37) => tmp_product_n_136,
      PCIN(36) => tmp_product_n_137,
      PCIN(35) => tmp_product_n_138,
      PCIN(34) => tmp_product_n_139,
      PCIN(33) => tmp_product_n_140,
      PCIN(32) => tmp_product_n_141,
      PCIN(31) => tmp_product_n_142,
      PCIN(30) => tmp_product_n_143,
      PCIN(29) => tmp_product_n_144,
      PCIN(28) => tmp_product_n_145,
      PCIN(27) => tmp_product_n_146,
      PCIN(26) => tmp_product_n_147,
      PCIN(25) => tmp_product_n_148,
      PCIN(24) => tmp_product_n_149,
      PCIN(23) => tmp_product_n_150,
      PCIN(22) => tmp_product_n_151,
      PCIN(21) => tmp_product_n_152,
      PCIN(20) => tmp_product_n_153,
      PCIN(19) => tmp_product_n_154,
      PCIN(18) => tmp_product_n_155,
      PCIN(17) => tmp_product_n_156,
      PCIN(16) => tmp_product_n_157,
      PCIN(15) => tmp_product_n_158,
      PCIN(14) => tmp_product_n_159,
      PCIN(13) => tmp_product_n_160,
      PCIN(12) => tmp_product_n_161,
      PCIN(11) => tmp_product_n_162,
      PCIN(10) => tmp_product_n_163,
      PCIN(9) => tmp_product_n_164,
      PCIN(8) => tmp_product_n_165,
      PCIN(7) => tmp_product_n_166,
      PCIN(6) => tmp_product_n_167,
      PCIN(5) => tmp_product_n_168,
      PCIN(4) => tmp_product_n_169,
      PCIN(3) => tmp_product_n_170,
      PCIN(2) => tmp_product_n_171,
      PCIN(1) => tmp_product_n_172,
      PCIN(0) => tmp_product_n_173,
      PCOUT(47 downto 0) => \NLW_tmp_product__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
\zl_1_fu_36[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(15),
      I2 => \tmp_product__1\(15),
      O => \zl_1_fu_36[15]_i_2_n_20\
    );
\zl_1_fu_36[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(14),
      I2 => \tmp_product__1\(14),
      O => \zl_1_fu_36[15]_i_3_n_20\
    );
\zl_1_fu_36[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(13),
      I2 => \tmp_product__1\(13),
      O => \zl_1_fu_36[15]_i_4_n_20\
    );
\zl_1_fu_36[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(12),
      I2 => \tmp_product__1\(12),
      O => \zl_1_fu_36[15]_i_5_n_20\
    );
\zl_1_fu_36[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(11),
      I2 => \tmp_product__1\(11),
      O => \zl_1_fu_36[15]_i_6_n_20\
    );
\zl_1_fu_36[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(10),
      I2 => \tmp_product__1\(10),
      O => \zl_1_fu_36[15]_i_7_n_20\
    );
\zl_1_fu_36[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(9),
      I2 => \tmp_product__1\(9),
      O => \zl_1_fu_36[15]_i_8_n_20\
    );
\zl_1_fu_36[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(8),
      I2 => \tmp_product__1\(8),
      O => \zl_1_fu_36[15]_i_9_n_20\
    );
\zl_1_fu_36[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(23),
      I2 => \tmp_product__1\(23),
      O => \zl_1_fu_36[23]_i_2_n_20\
    );
\zl_1_fu_36[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(22),
      I2 => \tmp_product__1\(22),
      O => \zl_1_fu_36[23]_i_3_n_20\
    );
\zl_1_fu_36[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(21),
      I2 => \tmp_product__1\(21),
      O => \zl_1_fu_36[23]_i_4_n_20\
    );
\zl_1_fu_36[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(20),
      I2 => \tmp_product__1\(20),
      O => \zl_1_fu_36[23]_i_5_n_20\
    );
\zl_1_fu_36[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(19),
      I2 => \tmp_product__1\(19),
      O => \zl_1_fu_36[23]_i_6_n_20\
    );
\zl_1_fu_36[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(18),
      I2 => \tmp_product__1\(18),
      O => \zl_1_fu_36[23]_i_7_n_20\
    );
\zl_1_fu_36[23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(17),
      I2 => \tmp_product__1\(17),
      O => \zl_1_fu_36[23]_i_8_n_20\
    );
\zl_1_fu_36[23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(16),
      I2 => \tmp_product__1\(16),
      O => \zl_1_fu_36[23]_i_9_n_20\
    );
\zl_1_fu_36[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(31),
      I2 => \tmp_product__1\(31),
      O => \zl_1_fu_36[31]_i_2_n_20\
    );
\zl_1_fu_36[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(30),
      I2 => \tmp_product__1\(30),
      O => \zl_1_fu_36[31]_i_3_n_20\
    );
\zl_1_fu_36[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(29),
      I2 => \tmp_product__1\(29),
      O => \zl_1_fu_36[31]_i_4_n_20\
    );
\zl_1_fu_36[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(28),
      I2 => \tmp_product__1\(28),
      O => \zl_1_fu_36[31]_i_5_n_20\
    );
\zl_1_fu_36[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(27),
      I2 => \tmp_product__1\(27),
      O => \zl_1_fu_36[31]_i_6_n_20\
    );
\zl_1_fu_36[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(26),
      I2 => \tmp_product__1\(26),
      O => \zl_1_fu_36[31]_i_7_n_20\
    );
\zl_1_fu_36[31]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(25),
      I2 => \tmp_product__1\(25),
      O => \zl_1_fu_36[31]_i_8_n_20\
    );
\zl_1_fu_36[31]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(24),
      I2 => \tmp_product__1\(24),
      O => \zl_1_fu_36[31]_i_9_n_20\
    );
\zl_1_fu_36[39]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(39),
      I2 => \tmp_product__1\(39),
      O => \zl_1_fu_36[39]_i_2_n_20\
    );
\zl_1_fu_36[39]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(38),
      I2 => \tmp_product__1\(38),
      O => \zl_1_fu_36[39]_i_3_n_20\
    );
\zl_1_fu_36[39]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(37),
      I2 => \tmp_product__1\(37),
      O => \zl_1_fu_36[39]_i_4_n_20\
    );
\zl_1_fu_36[39]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(36),
      I2 => \tmp_product__1\(36),
      O => \zl_1_fu_36[39]_i_5_n_20\
    );
\zl_1_fu_36[39]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(35),
      I2 => \tmp_product__1\(35),
      O => \zl_1_fu_36[39]_i_6_n_20\
    );
\zl_1_fu_36[39]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(34),
      I2 => \tmp_product__1\(34),
      O => \zl_1_fu_36[39]_i_7_n_20\
    );
\zl_1_fu_36[39]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(33),
      I2 => \tmp_product__1\(33),
      O => \zl_1_fu_36[39]_i_8_n_20\
    );
\zl_1_fu_36[39]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(32),
      I2 => \tmp_product__1\(32),
      O => \zl_1_fu_36[39]_i_9_n_20\
    );
\zl_1_fu_36[45]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(45),
      I2 => \tmp_product__1\(45),
      O => \zl_1_fu_36[45]_i_2_n_20\
    );
\zl_1_fu_36[45]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(44),
      I2 => \tmp_product__1\(44),
      O => \zl_1_fu_36[45]_i_3_n_20\
    );
\zl_1_fu_36[45]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(43),
      I2 => \tmp_product__1\(43),
      O => \zl_1_fu_36[45]_i_4_n_20\
    );
\zl_1_fu_36[45]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(42),
      I2 => \tmp_product__1\(42),
      O => \zl_1_fu_36[45]_i_5_n_20\
    );
\zl_1_fu_36[45]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(41),
      I2 => \tmp_product__1\(41),
      O => \zl_1_fu_36[45]_i_6_n_20\
    );
\zl_1_fu_36[45]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(40),
      I2 => \tmp_product__1\(40),
      O => \zl_1_fu_36[45]_i_7_n_20\
    );
\zl_1_fu_36[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(7),
      I2 => \tmp_product__1\(7),
      O => \zl_1_fu_36[7]_i_2_n_20\
    );
\zl_1_fu_36[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(6),
      I2 => \tmp_product__1\(6),
      O => \zl_1_fu_36[7]_i_3_n_20\
    );
\zl_1_fu_36[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(5),
      I2 => \tmp_product__1\(5),
      O => \zl_1_fu_36[7]_i_4_n_20\
    );
\zl_1_fu_36[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(4),
      I2 => \tmp_product__1\(4),
      O => \zl_1_fu_36[7]_i_5_n_20\
    );
\zl_1_fu_36[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(3),
      I2 => \tmp_product__1\(3),
      O => \zl_1_fu_36[7]_i_6_n_20\
    );
\zl_1_fu_36[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(2),
      I2 => \tmp_product__1\(2),
      O => \zl_1_fu_36[7]_i_7_n_20\
    );
\zl_1_fu_36[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(1),
      I2 => \tmp_product__1\(1),
      O => \zl_1_fu_36[7]_i_8_n_20\
    );
\zl_1_fu_36[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(0),
      I2 => \tmp_product__1\(0),
      O => \zl_1_fu_36[7]_i_9_n_20\
    );
\zl_1_fu_36_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \zl_1_fu_36_reg[7]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \zl_1_fu_36_reg[15]_i_1_n_20\,
      CO(6) => \zl_1_fu_36_reg[15]_i_1_n_21\,
      CO(5) => \zl_1_fu_36_reg[15]_i_1_n_22\,
      CO(4) => \zl_1_fu_36_reg[15]_i_1_n_23\,
      CO(3) => \zl_1_fu_36_reg[15]_i_1_n_24\,
      CO(2) => \zl_1_fu_36_reg[15]_i_1_n_25\,
      CO(1) => \zl_1_fu_36_reg[15]_i_1_n_26\,
      CO(0) => \zl_1_fu_36_reg[15]_i_1_n_27\,
      DI(7 downto 0) => \tmp_product__1\(15 downto 8),
      O(7 downto 0) => \out\(15 downto 8),
      S(7) => \zl_1_fu_36[15]_i_2_n_20\,
      S(6) => \zl_1_fu_36[15]_i_3_n_20\,
      S(5) => \zl_1_fu_36[15]_i_4_n_20\,
      S(4) => \zl_1_fu_36[15]_i_5_n_20\,
      S(3) => \zl_1_fu_36[15]_i_6_n_20\,
      S(2) => \zl_1_fu_36[15]_i_7_n_20\,
      S(1) => \zl_1_fu_36[15]_i_8_n_20\,
      S(0) => \zl_1_fu_36[15]_i_9_n_20\
    );
\zl_1_fu_36_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \zl_1_fu_36_reg[15]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \zl_1_fu_36_reg[23]_i_1_n_20\,
      CO(6) => \zl_1_fu_36_reg[23]_i_1_n_21\,
      CO(5) => \zl_1_fu_36_reg[23]_i_1_n_22\,
      CO(4) => \zl_1_fu_36_reg[23]_i_1_n_23\,
      CO(3) => \zl_1_fu_36_reg[23]_i_1_n_24\,
      CO(2) => \zl_1_fu_36_reg[23]_i_1_n_25\,
      CO(1) => \zl_1_fu_36_reg[23]_i_1_n_26\,
      CO(0) => \zl_1_fu_36_reg[23]_i_1_n_27\,
      DI(7 downto 0) => \tmp_product__1\(23 downto 16),
      O(7 downto 0) => \out\(23 downto 16),
      S(7) => \zl_1_fu_36[23]_i_2_n_20\,
      S(6) => \zl_1_fu_36[23]_i_3_n_20\,
      S(5) => \zl_1_fu_36[23]_i_4_n_20\,
      S(4) => \zl_1_fu_36[23]_i_5_n_20\,
      S(3) => \zl_1_fu_36[23]_i_6_n_20\,
      S(2) => \zl_1_fu_36[23]_i_7_n_20\,
      S(1) => \zl_1_fu_36[23]_i_8_n_20\,
      S(0) => \zl_1_fu_36[23]_i_9_n_20\
    );
\zl_1_fu_36_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \zl_1_fu_36_reg[23]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \zl_1_fu_36_reg[31]_i_1_n_20\,
      CO(6) => \zl_1_fu_36_reg[31]_i_1_n_21\,
      CO(5) => \zl_1_fu_36_reg[31]_i_1_n_22\,
      CO(4) => \zl_1_fu_36_reg[31]_i_1_n_23\,
      CO(3) => \zl_1_fu_36_reg[31]_i_1_n_24\,
      CO(2) => \zl_1_fu_36_reg[31]_i_1_n_25\,
      CO(1) => \zl_1_fu_36_reg[31]_i_1_n_26\,
      CO(0) => \zl_1_fu_36_reg[31]_i_1_n_27\,
      DI(7 downto 0) => \tmp_product__1\(31 downto 24),
      O(7 downto 0) => \out\(31 downto 24),
      S(7) => \zl_1_fu_36[31]_i_2_n_20\,
      S(6) => \zl_1_fu_36[31]_i_3_n_20\,
      S(5) => \zl_1_fu_36[31]_i_4_n_20\,
      S(4) => \zl_1_fu_36[31]_i_5_n_20\,
      S(3) => \zl_1_fu_36[31]_i_6_n_20\,
      S(2) => \zl_1_fu_36[31]_i_7_n_20\,
      S(1) => \zl_1_fu_36[31]_i_8_n_20\,
      S(0) => \zl_1_fu_36[31]_i_9_n_20\
    );
\zl_1_fu_36_reg[39]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \zl_1_fu_36_reg[31]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \zl_1_fu_36_reg[39]_i_1_n_20\,
      CO(6) => \zl_1_fu_36_reg[39]_i_1_n_21\,
      CO(5) => \zl_1_fu_36_reg[39]_i_1_n_22\,
      CO(4) => \zl_1_fu_36_reg[39]_i_1_n_23\,
      CO(3) => \zl_1_fu_36_reg[39]_i_1_n_24\,
      CO(2) => \zl_1_fu_36_reg[39]_i_1_n_25\,
      CO(1) => \zl_1_fu_36_reg[39]_i_1_n_26\,
      CO(0) => \zl_1_fu_36_reg[39]_i_1_n_27\,
      DI(7 downto 0) => \tmp_product__1\(39 downto 32),
      O(7 downto 0) => \out\(39 downto 32),
      S(7) => \zl_1_fu_36[39]_i_2_n_20\,
      S(6) => \zl_1_fu_36[39]_i_3_n_20\,
      S(5) => \zl_1_fu_36[39]_i_4_n_20\,
      S(4) => \zl_1_fu_36[39]_i_5_n_20\,
      S(3) => \zl_1_fu_36[39]_i_6_n_20\,
      S(2) => \zl_1_fu_36[39]_i_7_n_20\,
      S(1) => \zl_1_fu_36[39]_i_8_n_20\,
      S(0) => \zl_1_fu_36[39]_i_9_n_20\
    );
\zl_1_fu_36_reg[45]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \zl_1_fu_36_reg[39]_i_1_n_20\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_zl_1_fu_36_reg[45]_i_1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \zl_1_fu_36_reg[45]_i_1_n_23\,
      CO(3) => \zl_1_fu_36_reg[45]_i_1_n_24\,
      CO(2) => \zl_1_fu_36_reg[45]_i_1_n_25\,
      CO(1) => \zl_1_fu_36_reg[45]_i_1_n_26\,
      CO(0) => \zl_1_fu_36_reg[45]_i_1_n_27\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => \tmp_product__1\(44 downto 40),
      O(7 downto 6) => \NLW_zl_1_fu_36_reg[45]_i_1_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => \out\(45 downto 40),
      S(7 downto 6) => B"00",
      S(5) => \zl_1_fu_36[45]_i_2_n_20\,
      S(4) => \zl_1_fu_36[45]_i_3_n_20\,
      S(3) => \zl_1_fu_36[45]_i_4_n_20\,
      S(2) => \zl_1_fu_36[45]_i_5_n_20\,
      S(1) => \zl_1_fu_36[45]_i_6_n_20\,
      S(0) => \zl_1_fu_36[45]_i_7_n_20\
    );
\zl_1_fu_36_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \zl_1_fu_36_reg[7]_i_1_n_20\,
      CO(6) => \zl_1_fu_36_reg[7]_i_1_n_21\,
      CO(5) => \zl_1_fu_36_reg[7]_i_1_n_22\,
      CO(4) => \zl_1_fu_36_reg[7]_i_1_n_23\,
      CO(3) => \zl_1_fu_36_reg[7]_i_1_n_24\,
      CO(2) => \zl_1_fu_36_reg[7]_i_1_n_25\,
      CO(1) => \zl_1_fu_36_reg[7]_i_1_n_26\,
      CO(0) => \zl_1_fu_36_reg[7]_i_1_n_27\,
      DI(7 downto 0) => \tmp_product__1\(7 downto 0),
      O(7 downto 0) => \out\(7 downto 0),
      S(7) => \zl_1_fu_36[7]_i_2_n_20\,
      S(6) => \zl_1_fu_36[7]_i_3_n_20\,
      S(5) => \zl_1_fu_36[7]_i_4_n_20\,
      S(4) => \zl_1_fu_36[7]_i_5_n_20\,
      S(3) => \zl_1_fu_36[7]_i_6_n_20\,
      S(2) => \zl_1_fu_36[7]_i_7_n_20\,
      S(1) => \zl_1_fu_36[7]_i_8_n_20\,
      S(0) => \zl_1_fu_36[7]_i_9_n_20\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_32s_48_1_1_25 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 45 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bpl_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zl_1_fu_36_reg[45]\ : in STD_LOGIC_VECTOR ( 45 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_32s_48_1_1_25 : entity is "adpcm_main_mul_16s_32s_48_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_32s_48_1_1_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_32s_48_1_1_25 is
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__1\ : STD_LOGIC_VECTOR ( 45 downto 0 );
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_169 : STD_LOGIC;
  signal tmp_product_n_170 : STD_LOGIC;
  signal tmp_product_n_171 : STD_LOGIC;
  signal tmp_product_n_172 : STD_LOGIC;
  signal tmp_product_n_173 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal \zl_1_fu_36[15]_i_2__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[15]_i_3__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[15]_i_4__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[15]_i_5__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[15]_i_6__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[15]_i_7__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[15]_i_8__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[15]_i_9__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[23]_i_2__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[23]_i_3__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[23]_i_4__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[23]_i_5__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[23]_i_6__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[23]_i_7__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[23]_i_8__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[23]_i_9__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[31]_i_2__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[31]_i_3__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[31]_i_4__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[31]_i_5__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[31]_i_6__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[31]_i_7__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[31]_i_8__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[31]_i_9__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[39]_i_2__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[39]_i_3__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[39]_i_4__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[39]_i_5__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[39]_i_6__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[39]_i_7__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[39]_i_8__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[39]_i_9__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[45]_i_2__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[45]_i_3__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[45]_i_4__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[45]_i_5__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[45]_i_6__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[45]_i_7__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[7]_i_2__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[7]_i_3__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[7]_i_4__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[7]_i_5__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[7]_i_6__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[7]_i_7__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[7]_i_8__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[7]_i_9__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[15]_i_1__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[15]_i_1__0_n_21\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[15]_i_1__0_n_22\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[15]_i_1__0_n_23\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[15]_i_1__0_n_24\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[15]_i_1__0_n_25\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[15]_i_1__0_n_26\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[15]_i_1__0_n_27\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[23]_i_1__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[23]_i_1__0_n_21\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[23]_i_1__0_n_22\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[23]_i_1__0_n_23\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[23]_i_1__0_n_24\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[23]_i_1__0_n_25\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[23]_i_1__0_n_26\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[23]_i_1__0_n_27\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[31]_i_1__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[31]_i_1__0_n_21\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[31]_i_1__0_n_22\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[31]_i_1__0_n_23\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[31]_i_1__0_n_24\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[31]_i_1__0_n_25\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[31]_i_1__0_n_26\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[31]_i_1__0_n_27\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[39]_i_1__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[39]_i_1__0_n_21\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[39]_i_1__0_n_22\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[39]_i_1__0_n_23\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[39]_i_1__0_n_24\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[39]_i_1__0_n_25\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[39]_i_1__0_n_26\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[39]_i_1__0_n_27\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[45]_i_1__0_n_23\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[45]_i_1__0_n_24\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[45]_i_1__0_n_25\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[45]_i_1__0_n_26\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[45]_i_1__0_n_27\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[7]_i_1__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[7]_i_1__0_n_21\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[7]_i_1__0_n_22\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[7]_i_1__0_n_23\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[7]_i_1__0_n_24\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[7]_i_1__0_n_25\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[7]_i_1__0_n_26\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[7]_i_1__0_n_27\ : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal \NLW_tmp_product__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_zl_1_fu_36_reg[45]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_zl_1_fu_36_reg[45]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-13 {cell *THIS*}}";
  attribute KEEP_HIERARCHY of \tmp_product__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-13 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => bpl_q0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => DSP_ALU_INST(15),
      B(16) => DSP_ALU_INST(15),
      B(15 downto 0) => DSP_ALU_INST(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_78,
      P(46) => tmp_product_n_79,
      P(45) => tmp_product_n_80,
      P(44) => tmp_product_n_81,
      P(43) => tmp_product_n_82,
      P(42) => tmp_product_n_83,
      P(41) => tmp_product_n_84,
      P(40) => tmp_product_n_85,
      P(39) => tmp_product_n_86,
      P(38) => tmp_product_n_87,
      P(37) => tmp_product_n_88,
      P(36) => tmp_product_n_89,
      P(35) => tmp_product_n_90,
      P(34) => tmp_product_n_91,
      P(33) => tmp_product_n_92,
      P(32) => tmp_product_n_93,
      P(31) => tmp_product_n_94,
      P(30) => tmp_product_n_95,
      P(29) => tmp_product_n_96,
      P(28) => tmp_product_n_97,
      P(27) => tmp_product_n_98,
      P(26) => tmp_product_n_99,
      P(25) => tmp_product_n_100,
      P(24) => tmp_product_n_101,
      P(23) => tmp_product_n_102,
      P(22) => tmp_product_n_103,
      P(21) => tmp_product_n_104,
      P(20) => tmp_product_n_105,
      P(19) => tmp_product_n_106,
      P(18) => tmp_product_n_107,
      P(17) => tmp_product_n_108,
      P(16 downto 0) => \tmp_product__1\(16 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_126,
      PCOUT(46) => tmp_product_n_127,
      PCOUT(45) => tmp_product_n_128,
      PCOUT(44) => tmp_product_n_129,
      PCOUT(43) => tmp_product_n_130,
      PCOUT(42) => tmp_product_n_131,
      PCOUT(41) => tmp_product_n_132,
      PCOUT(40) => tmp_product_n_133,
      PCOUT(39) => tmp_product_n_134,
      PCOUT(38) => tmp_product_n_135,
      PCOUT(37) => tmp_product_n_136,
      PCOUT(36) => tmp_product_n_137,
      PCOUT(35) => tmp_product_n_138,
      PCOUT(34) => tmp_product_n_139,
      PCOUT(33) => tmp_product_n_140,
      PCOUT(32) => tmp_product_n_141,
      PCOUT(31) => tmp_product_n_142,
      PCOUT(30) => tmp_product_n_143,
      PCOUT(29) => tmp_product_n_144,
      PCOUT(28) => tmp_product_n_145,
      PCOUT(27) => tmp_product_n_146,
      PCOUT(26) => tmp_product_n_147,
      PCOUT(25) => tmp_product_n_148,
      PCOUT(24) => tmp_product_n_149,
      PCOUT(23) => tmp_product_n_150,
      PCOUT(22) => tmp_product_n_151,
      PCOUT(21) => tmp_product_n_152,
      PCOUT(20) => tmp_product_n_153,
      PCOUT(19) => tmp_product_n_154,
      PCOUT(18) => tmp_product_n_155,
      PCOUT(17) => tmp_product_n_156,
      PCOUT(16) => tmp_product_n_157,
      PCOUT(15) => tmp_product_n_158,
      PCOUT(14) => tmp_product_n_159,
      PCOUT(13) => tmp_product_n_160,
      PCOUT(12) => tmp_product_n_161,
      PCOUT(11) => tmp_product_n_162,
      PCOUT(10) => tmp_product_n_163,
      PCOUT(9) => tmp_product_n_164,
      PCOUT(8) => tmp_product_n_165,
      PCOUT(7) => tmp_product_n_166,
      PCOUT(6) => tmp_product_n_167,
      PCOUT(5) => tmp_product_n_168,
      PCOUT(4) => tmp_product_n_169,
      PCOUT(3) => tmp_product_n_170,
      PCOUT(2) => tmp_product_n_171,
      PCOUT(1) => tmp_product_n_172,
      PCOUT(0) => tmp_product_n_173,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => bpl_q0(31),
      B(16) => bpl_q0(31),
      B(15) => bpl_q0(31),
      B(14 downto 0) => bpl_q0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 31) => \NLW_tmp_product__0_P_UNCONNECTED\(47 downto 31),
      P(30) => \tmp_product__0_n_95\,
      P(29) => \tmp_product__0_n_96\,
      P(28 downto 0) => \tmp_product__1\(45 downto 17),
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_126,
      PCIN(46) => tmp_product_n_127,
      PCIN(45) => tmp_product_n_128,
      PCIN(44) => tmp_product_n_129,
      PCIN(43) => tmp_product_n_130,
      PCIN(42) => tmp_product_n_131,
      PCIN(41) => tmp_product_n_132,
      PCIN(40) => tmp_product_n_133,
      PCIN(39) => tmp_product_n_134,
      PCIN(38) => tmp_product_n_135,
      PCIN(37) => tmp_product_n_136,
      PCIN(36) => tmp_product_n_137,
      PCIN(35) => tmp_product_n_138,
      PCIN(34) => tmp_product_n_139,
      PCIN(33) => tmp_product_n_140,
      PCIN(32) => tmp_product_n_141,
      PCIN(31) => tmp_product_n_142,
      PCIN(30) => tmp_product_n_143,
      PCIN(29) => tmp_product_n_144,
      PCIN(28) => tmp_product_n_145,
      PCIN(27) => tmp_product_n_146,
      PCIN(26) => tmp_product_n_147,
      PCIN(25) => tmp_product_n_148,
      PCIN(24) => tmp_product_n_149,
      PCIN(23) => tmp_product_n_150,
      PCIN(22) => tmp_product_n_151,
      PCIN(21) => tmp_product_n_152,
      PCIN(20) => tmp_product_n_153,
      PCIN(19) => tmp_product_n_154,
      PCIN(18) => tmp_product_n_155,
      PCIN(17) => tmp_product_n_156,
      PCIN(16) => tmp_product_n_157,
      PCIN(15) => tmp_product_n_158,
      PCIN(14) => tmp_product_n_159,
      PCIN(13) => tmp_product_n_160,
      PCIN(12) => tmp_product_n_161,
      PCIN(11) => tmp_product_n_162,
      PCIN(10) => tmp_product_n_163,
      PCIN(9) => tmp_product_n_164,
      PCIN(8) => tmp_product_n_165,
      PCIN(7) => tmp_product_n_166,
      PCIN(6) => tmp_product_n_167,
      PCIN(5) => tmp_product_n_168,
      PCIN(4) => tmp_product_n_169,
      PCIN(3) => tmp_product_n_170,
      PCIN(2) => tmp_product_n_171,
      PCIN(1) => tmp_product_n_172,
      PCIN(0) => tmp_product_n_173,
      PCOUT(47 downto 0) => \NLW_tmp_product__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
\zl_1_fu_36[15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(15),
      I2 => \tmp_product__1\(15),
      O => \zl_1_fu_36[15]_i_2__0_n_20\
    );
\zl_1_fu_36[15]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(14),
      I2 => \tmp_product__1\(14),
      O => \zl_1_fu_36[15]_i_3__0_n_20\
    );
\zl_1_fu_36[15]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(13),
      I2 => \tmp_product__1\(13),
      O => \zl_1_fu_36[15]_i_4__0_n_20\
    );
\zl_1_fu_36[15]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(12),
      I2 => \tmp_product__1\(12),
      O => \zl_1_fu_36[15]_i_5__0_n_20\
    );
\zl_1_fu_36[15]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(11),
      I2 => \tmp_product__1\(11),
      O => \zl_1_fu_36[15]_i_6__0_n_20\
    );
\zl_1_fu_36[15]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(10),
      I2 => \tmp_product__1\(10),
      O => \zl_1_fu_36[15]_i_7__0_n_20\
    );
\zl_1_fu_36[15]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(9),
      I2 => \tmp_product__1\(9),
      O => \zl_1_fu_36[15]_i_8__0_n_20\
    );
\zl_1_fu_36[15]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(8),
      I2 => \tmp_product__1\(8),
      O => \zl_1_fu_36[15]_i_9__0_n_20\
    );
\zl_1_fu_36[23]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(23),
      I2 => \tmp_product__1\(23),
      O => \zl_1_fu_36[23]_i_2__0_n_20\
    );
\zl_1_fu_36[23]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(22),
      I2 => \tmp_product__1\(22),
      O => \zl_1_fu_36[23]_i_3__0_n_20\
    );
\zl_1_fu_36[23]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(21),
      I2 => \tmp_product__1\(21),
      O => \zl_1_fu_36[23]_i_4__0_n_20\
    );
\zl_1_fu_36[23]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(20),
      I2 => \tmp_product__1\(20),
      O => \zl_1_fu_36[23]_i_5__0_n_20\
    );
\zl_1_fu_36[23]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(19),
      I2 => \tmp_product__1\(19),
      O => \zl_1_fu_36[23]_i_6__0_n_20\
    );
\zl_1_fu_36[23]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(18),
      I2 => \tmp_product__1\(18),
      O => \zl_1_fu_36[23]_i_7__0_n_20\
    );
\zl_1_fu_36[23]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(17),
      I2 => \tmp_product__1\(17),
      O => \zl_1_fu_36[23]_i_8__0_n_20\
    );
\zl_1_fu_36[23]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(16),
      I2 => \tmp_product__1\(16),
      O => \zl_1_fu_36[23]_i_9__0_n_20\
    );
\zl_1_fu_36[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(31),
      I2 => \tmp_product__1\(31),
      O => \zl_1_fu_36[31]_i_2__0_n_20\
    );
\zl_1_fu_36[31]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(30),
      I2 => \tmp_product__1\(30),
      O => \zl_1_fu_36[31]_i_3__0_n_20\
    );
\zl_1_fu_36[31]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(29),
      I2 => \tmp_product__1\(29),
      O => \zl_1_fu_36[31]_i_4__0_n_20\
    );
\zl_1_fu_36[31]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(28),
      I2 => \tmp_product__1\(28),
      O => \zl_1_fu_36[31]_i_5__0_n_20\
    );
\zl_1_fu_36[31]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(27),
      I2 => \tmp_product__1\(27),
      O => \zl_1_fu_36[31]_i_6__0_n_20\
    );
\zl_1_fu_36[31]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(26),
      I2 => \tmp_product__1\(26),
      O => \zl_1_fu_36[31]_i_7__0_n_20\
    );
\zl_1_fu_36[31]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(25),
      I2 => \tmp_product__1\(25),
      O => \zl_1_fu_36[31]_i_8__0_n_20\
    );
\zl_1_fu_36[31]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(24),
      I2 => \tmp_product__1\(24),
      O => \zl_1_fu_36[31]_i_9__0_n_20\
    );
\zl_1_fu_36[39]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(39),
      I2 => \tmp_product__1\(39),
      O => \zl_1_fu_36[39]_i_2__0_n_20\
    );
\zl_1_fu_36[39]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(38),
      I2 => \tmp_product__1\(38),
      O => \zl_1_fu_36[39]_i_3__0_n_20\
    );
\zl_1_fu_36[39]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(37),
      I2 => \tmp_product__1\(37),
      O => \zl_1_fu_36[39]_i_4__0_n_20\
    );
\zl_1_fu_36[39]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(36),
      I2 => \tmp_product__1\(36),
      O => \zl_1_fu_36[39]_i_5__0_n_20\
    );
\zl_1_fu_36[39]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(35),
      I2 => \tmp_product__1\(35),
      O => \zl_1_fu_36[39]_i_6__0_n_20\
    );
\zl_1_fu_36[39]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(34),
      I2 => \tmp_product__1\(34),
      O => \zl_1_fu_36[39]_i_7__0_n_20\
    );
\zl_1_fu_36[39]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(33),
      I2 => \tmp_product__1\(33),
      O => \zl_1_fu_36[39]_i_8__0_n_20\
    );
\zl_1_fu_36[39]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(32),
      I2 => \tmp_product__1\(32),
      O => \zl_1_fu_36[39]_i_9__0_n_20\
    );
\zl_1_fu_36[45]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(45),
      I2 => \tmp_product__1\(45),
      O => \zl_1_fu_36[45]_i_2__0_n_20\
    );
\zl_1_fu_36[45]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(44),
      I2 => \tmp_product__1\(44),
      O => \zl_1_fu_36[45]_i_3__0_n_20\
    );
\zl_1_fu_36[45]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(43),
      I2 => \tmp_product__1\(43),
      O => \zl_1_fu_36[45]_i_4__0_n_20\
    );
\zl_1_fu_36[45]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(42),
      I2 => \tmp_product__1\(42),
      O => \zl_1_fu_36[45]_i_5__0_n_20\
    );
\zl_1_fu_36[45]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(41),
      I2 => \tmp_product__1\(41),
      O => \zl_1_fu_36[45]_i_6__0_n_20\
    );
\zl_1_fu_36[45]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(40),
      I2 => \tmp_product__1\(40),
      O => \zl_1_fu_36[45]_i_7__0_n_20\
    );
\zl_1_fu_36[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(7),
      I2 => \tmp_product__1\(7),
      O => \zl_1_fu_36[7]_i_2__0_n_20\
    );
\zl_1_fu_36[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(6),
      I2 => \tmp_product__1\(6),
      O => \zl_1_fu_36[7]_i_3__0_n_20\
    );
\zl_1_fu_36[7]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(5),
      I2 => \tmp_product__1\(5),
      O => \zl_1_fu_36[7]_i_4__0_n_20\
    );
\zl_1_fu_36[7]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(4),
      I2 => \tmp_product__1\(4),
      O => \zl_1_fu_36[7]_i_5__0_n_20\
    );
\zl_1_fu_36[7]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(3),
      I2 => \tmp_product__1\(3),
      O => \zl_1_fu_36[7]_i_6__0_n_20\
    );
\zl_1_fu_36[7]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(2),
      I2 => \tmp_product__1\(2),
      O => \zl_1_fu_36[7]_i_7__0_n_20\
    );
\zl_1_fu_36[7]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(1),
      I2 => \tmp_product__1\(1),
      O => \zl_1_fu_36[7]_i_8__0_n_20\
    );
\zl_1_fu_36[7]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(0),
      I2 => \tmp_product__1\(0),
      O => \zl_1_fu_36[7]_i_9__0_n_20\
    );
\zl_1_fu_36_reg[15]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \zl_1_fu_36_reg[7]_i_1__0_n_20\,
      CI_TOP => '0',
      CO(7) => \zl_1_fu_36_reg[15]_i_1__0_n_20\,
      CO(6) => \zl_1_fu_36_reg[15]_i_1__0_n_21\,
      CO(5) => \zl_1_fu_36_reg[15]_i_1__0_n_22\,
      CO(4) => \zl_1_fu_36_reg[15]_i_1__0_n_23\,
      CO(3) => \zl_1_fu_36_reg[15]_i_1__0_n_24\,
      CO(2) => \zl_1_fu_36_reg[15]_i_1__0_n_25\,
      CO(1) => \zl_1_fu_36_reg[15]_i_1__0_n_26\,
      CO(0) => \zl_1_fu_36_reg[15]_i_1__0_n_27\,
      DI(7 downto 0) => \tmp_product__1\(15 downto 8),
      O(7 downto 0) => \out\(15 downto 8),
      S(7) => \zl_1_fu_36[15]_i_2__0_n_20\,
      S(6) => \zl_1_fu_36[15]_i_3__0_n_20\,
      S(5) => \zl_1_fu_36[15]_i_4__0_n_20\,
      S(4) => \zl_1_fu_36[15]_i_5__0_n_20\,
      S(3) => \zl_1_fu_36[15]_i_6__0_n_20\,
      S(2) => \zl_1_fu_36[15]_i_7__0_n_20\,
      S(1) => \zl_1_fu_36[15]_i_8__0_n_20\,
      S(0) => \zl_1_fu_36[15]_i_9__0_n_20\
    );
\zl_1_fu_36_reg[23]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \zl_1_fu_36_reg[15]_i_1__0_n_20\,
      CI_TOP => '0',
      CO(7) => \zl_1_fu_36_reg[23]_i_1__0_n_20\,
      CO(6) => \zl_1_fu_36_reg[23]_i_1__0_n_21\,
      CO(5) => \zl_1_fu_36_reg[23]_i_1__0_n_22\,
      CO(4) => \zl_1_fu_36_reg[23]_i_1__0_n_23\,
      CO(3) => \zl_1_fu_36_reg[23]_i_1__0_n_24\,
      CO(2) => \zl_1_fu_36_reg[23]_i_1__0_n_25\,
      CO(1) => \zl_1_fu_36_reg[23]_i_1__0_n_26\,
      CO(0) => \zl_1_fu_36_reg[23]_i_1__0_n_27\,
      DI(7 downto 0) => \tmp_product__1\(23 downto 16),
      O(7 downto 0) => \out\(23 downto 16),
      S(7) => \zl_1_fu_36[23]_i_2__0_n_20\,
      S(6) => \zl_1_fu_36[23]_i_3__0_n_20\,
      S(5) => \zl_1_fu_36[23]_i_4__0_n_20\,
      S(4) => \zl_1_fu_36[23]_i_5__0_n_20\,
      S(3) => \zl_1_fu_36[23]_i_6__0_n_20\,
      S(2) => \zl_1_fu_36[23]_i_7__0_n_20\,
      S(1) => \zl_1_fu_36[23]_i_8__0_n_20\,
      S(0) => \zl_1_fu_36[23]_i_9__0_n_20\
    );
\zl_1_fu_36_reg[31]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \zl_1_fu_36_reg[23]_i_1__0_n_20\,
      CI_TOP => '0',
      CO(7) => \zl_1_fu_36_reg[31]_i_1__0_n_20\,
      CO(6) => \zl_1_fu_36_reg[31]_i_1__0_n_21\,
      CO(5) => \zl_1_fu_36_reg[31]_i_1__0_n_22\,
      CO(4) => \zl_1_fu_36_reg[31]_i_1__0_n_23\,
      CO(3) => \zl_1_fu_36_reg[31]_i_1__0_n_24\,
      CO(2) => \zl_1_fu_36_reg[31]_i_1__0_n_25\,
      CO(1) => \zl_1_fu_36_reg[31]_i_1__0_n_26\,
      CO(0) => \zl_1_fu_36_reg[31]_i_1__0_n_27\,
      DI(7 downto 0) => \tmp_product__1\(31 downto 24),
      O(7 downto 0) => \out\(31 downto 24),
      S(7) => \zl_1_fu_36[31]_i_2__0_n_20\,
      S(6) => \zl_1_fu_36[31]_i_3__0_n_20\,
      S(5) => \zl_1_fu_36[31]_i_4__0_n_20\,
      S(4) => \zl_1_fu_36[31]_i_5__0_n_20\,
      S(3) => \zl_1_fu_36[31]_i_6__0_n_20\,
      S(2) => \zl_1_fu_36[31]_i_7__0_n_20\,
      S(1) => \zl_1_fu_36[31]_i_8__0_n_20\,
      S(0) => \zl_1_fu_36[31]_i_9__0_n_20\
    );
\zl_1_fu_36_reg[39]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \zl_1_fu_36_reg[31]_i_1__0_n_20\,
      CI_TOP => '0',
      CO(7) => \zl_1_fu_36_reg[39]_i_1__0_n_20\,
      CO(6) => \zl_1_fu_36_reg[39]_i_1__0_n_21\,
      CO(5) => \zl_1_fu_36_reg[39]_i_1__0_n_22\,
      CO(4) => \zl_1_fu_36_reg[39]_i_1__0_n_23\,
      CO(3) => \zl_1_fu_36_reg[39]_i_1__0_n_24\,
      CO(2) => \zl_1_fu_36_reg[39]_i_1__0_n_25\,
      CO(1) => \zl_1_fu_36_reg[39]_i_1__0_n_26\,
      CO(0) => \zl_1_fu_36_reg[39]_i_1__0_n_27\,
      DI(7 downto 0) => \tmp_product__1\(39 downto 32),
      O(7 downto 0) => \out\(39 downto 32),
      S(7) => \zl_1_fu_36[39]_i_2__0_n_20\,
      S(6) => \zl_1_fu_36[39]_i_3__0_n_20\,
      S(5) => \zl_1_fu_36[39]_i_4__0_n_20\,
      S(4) => \zl_1_fu_36[39]_i_5__0_n_20\,
      S(3) => \zl_1_fu_36[39]_i_6__0_n_20\,
      S(2) => \zl_1_fu_36[39]_i_7__0_n_20\,
      S(1) => \zl_1_fu_36[39]_i_8__0_n_20\,
      S(0) => \zl_1_fu_36[39]_i_9__0_n_20\
    );
\zl_1_fu_36_reg[45]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \zl_1_fu_36_reg[39]_i_1__0_n_20\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_zl_1_fu_36_reg[45]_i_1__0_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \zl_1_fu_36_reg[45]_i_1__0_n_23\,
      CO(3) => \zl_1_fu_36_reg[45]_i_1__0_n_24\,
      CO(2) => \zl_1_fu_36_reg[45]_i_1__0_n_25\,
      CO(1) => \zl_1_fu_36_reg[45]_i_1__0_n_26\,
      CO(0) => \zl_1_fu_36_reg[45]_i_1__0_n_27\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => \tmp_product__1\(44 downto 40),
      O(7 downto 6) => \NLW_zl_1_fu_36_reg[45]_i_1__0_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => \out\(45 downto 40),
      S(7 downto 6) => B"00",
      S(5) => \zl_1_fu_36[45]_i_2__0_n_20\,
      S(4) => \zl_1_fu_36[45]_i_3__0_n_20\,
      S(3) => \zl_1_fu_36[45]_i_4__0_n_20\,
      S(2) => \zl_1_fu_36[45]_i_5__0_n_20\,
      S(1) => \zl_1_fu_36[45]_i_6__0_n_20\,
      S(0) => \zl_1_fu_36[45]_i_7__0_n_20\
    );
\zl_1_fu_36_reg[7]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \zl_1_fu_36_reg[7]_i_1__0_n_20\,
      CO(6) => \zl_1_fu_36_reg[7]_i_1__0_n_21\,
      CO(5) => \zl_1_fu_36_reg[7]_i_1__0_n_22\,
      CO(4) => \zl_1_fu_36_reg[7]_i_1__0_n_23\,
      CO(3) => \zl_1_fu_36_reg[7]_i_1__0_n_24\,
      CO(2) => \zl_1_fu_36_reg[7]_i_1__0_n_25\,
      CO(1) => \zl_1_fu_36_reg[7]_i_1__0_n_26\,
      CO(0) => \zl_1_fu_36_reg[7]_i_1__0_n_27\,
      DI(7 downto 0) => \tmp_product__1\(7 downto 0),
      O(7 downto 0) => \out\(7 downto 0),
      S(7) => \zl_1_fu_36[7]_i_2__0_n_20\,
      S(6) => \zl_1_fu_36[7]_i_3__0_n_20\,
      S(5) => \zl_1_fu_36[7]_i_4__0_n_20\,
      S(4) => \zl_1_fu_36[7]_i_5__0_n_20\,
      S(3) => \zl_1_fu_36[7]_i_6__0_n_20\,
      S(2) => \zl_1_fu_36[7]_i_7__0_n_20\,
      S(1) => \zl_1_fu_36[7]_i_8__0_n_20\,
      S(0) => \zl_1_fu_36[7]_i_9__0_n_20\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1 is
  port (
    B : out STD_LOGIC_VECTOR ( 14 downto 0 );
    grp_encode_fu_333_plt1_o : out STD_LOGIC_VECTOR ( 16 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg_2259_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \tmp_reg_2259_reg[22]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_2259_reg[30]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CEA2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    RSTA : in STD_LOGIC;
    add_ln290_fu_1248_p2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \add_ln290_reg_2341_reg[31]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    sext_ln580_1_fu_1623_p1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \apl2_reg_2378_reg[15]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    al1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \apl2_reg_2378_reg[7]\ : in STD_LOGIC;
    \apl2_reg_2378_reg[15]_0\ : in STD_LOGIC;
    \apl2_reg_2378_reg[15]_1\ : in STD_LOGIC;
    \plt1_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    plt1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \apl2_reg_2378_reg[15]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \apl2_reg_2378_reg[7]_0\ : in STD_LOGIC;
    \apl2_reg_2378_reg[7]_1\ : in STD_LOGIC;
    \apl2_reg_2378_reg[7]_2\ : in STD_LOGIC;
    \apl2_reg_2378_reg[7]_3\ : in STD_LOGIC;
    \apl2_reg_2378_reg[7]_4\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1 is
  signal \^b\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \apl2_reg_2378[15]_i_11_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[15]_i_12_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[15]_i_13_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[15]_i_14_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[15]_i_15_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[15]_i_23_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[15]_i_24_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[15]_i_26_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[15]_i_27_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[15]_i_3_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[15]_i_4_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[15]_i_5_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[15]_i_6_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[15]_i_7_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[7]_i_10_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[7]_i_11_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[7]_i_12_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[7]_i_2_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[7]_i_5_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[7]_i_6_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[7]_i_7_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[7]_i_8_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[7]_i_9_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378_reg[15]_i_1_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378_reg[15]_i_1_n_21\ : STD_LOGIC;
  signal \apl2_reg_2378_reg[15]_i_1_n_22\ : STD_LOGIC;
  signal \apl2_reg_2378_reg[15]_i_1_n_23\ : STD_LOGIC;
  signal \apl2_reg_2378_reg[15]_i_1_n_24\ : STD_LOGIC;
  signal \apl2_reg_2378_reg[15]_i_1_n_25\ : STD_LOGIC;
  signal \apl2_reg_2378_reg[15]_i_1_n_26\ : STD_LOGIC;
  signal \apl2_reg_2378_reg[15]_i_1_n_27\ : STD_LOGIC;
  signal \apl2_reg_2378_reg[7]_i_1_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378_reg[7]_i_1_n_21\ : STD_LOGIC;
  signal \apl2_reg_2378_reg[7]_i_1_n_22\ : STD_LOGIC;
  signal \apl2_reg_2378_reg[7]_i_1_n_23\ : STD_LOGIC;
  signal \apl2_reg_2378_reg[7]_i_1_n_24\ : STD_LOGIC;
  signal \apl2_reg_2378_reg[7]_i_1_n_25\ : STD_LOGIC;
  signal \apl2_reg_2378_reg[7]_i_1_n_26\ : STD_LOGIC;
  signal \apl2_reg_2378_reg[7]_i_1_n_27\ : STD_LOGIC;
  signal \^grp_encode_fu_333_plt1_o\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal sext_ln574_2_fu_1579_p1 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal \tmp_product__1_n_100\ : STD_LOGIC;
  signal \tmp_product__1_n_101\ : STD_LOGIC;
  signal \tmp_product__1_n_102\ : STD_LOGIC;
  signal \tmp_product__1_n_103\ : STD_LOGIC;
  signal \tmp_product__1_n_104\ : STD_LOGIC;
  signal \tmp_product__1_n_105\ : STD_LOGIC;
  signal \tmp_product__1_n_106\ : STD_LOGIC;
  signal \tmp_product__1_n_107\ : STD_LOGIC;
  signal \tmp_product__1_n_108\ : STD_LOGIC;
  signal \tmp_product__1_n_109\ : STD_LOGIC;
  signal \tmp_product__1_n_110\ : STD_LOGIC;
  signal \tmp_product__1_n_111\ : STD_LOGIC;
  signal \tmp_product__1_n_112\ : STD_LOGIC;
  signal \tmp_product__1_n_113\ : STD_LOGIC;
  signal \tmp_product__1_n_114\ : STD_LOGIC;
  signal \tmp_product__1_n_115\ : STD_LOGIC;
  signal \tmp_product__1_n_116\ : STD_LOGIC;
  signal \tmp_product__1_n_117\ : STD_LOGIC;
  signal \tmp_product__1_n_118\ : STD_LOGIC;
  signal \tmp_product__1_n_119\ : STD_LOGIC;
  signal \tmp_product__1_n_120\ : STD_LOGIC;
  signal \tmp_product__1_n_121\ : STD_LOGIC;
  signal \tmp_product__1_n_122\ : STD_LOGIC;
  signal \tmp_product__1_n_123\ : STD_LOGIC;
  signal \tmp_product__1_n_124\ : STD_LOGIC;
  signal \tmp_product__1_n_125\ : STD_LOGIC;
  signal \tmp_product__1_n_126\ : STD_LOGIC;
  signal \tmp_product__1_n_127\ : STD_LOGIC;
  signal \tmp_product__1_n_128\ : STD_LOGIC;
  signal \tmp_product__1_n_129\ : STD_LOGIC;
  signal \tmp_product__1_n_130\ : STD_LOGIC;
  signal \tmp_product__1_n_131\ : STD_LOGIC;
  signal \tmp_product__1_n_132\ : STD_LOGIC;
  signal \tmp_product__1_n_133\ : STD_LOGIC;
  signal \tmp_product__1_n_134\ : STD_LOGIC;
  signal \tmp_product__1_n_135\ : STD_LOGIC;
  signal \tmp_product__1_n_136\ : STD_LOGIC;
  signal \tmp_product__1_n_137\ : STD_LOGIC;
  signal \tmp_product__1_n_138\ : STD_LOGIC;
  signal \tmp_product__1_n_139\ : STD_LOGIC;
  signal \tmp_product__1_n_140\ : STD_LOGIC;
  signal \tmp_product__1_n_141\ : STD_LOGIC;
  signal \tmp_product__1_n_142\ : STD_LOGIC;
  signal \tmp_product__1_n_143\ : STD_LOGIC;
  signal \tmp_product__1_n_144\ : STD_LOGIC;
  signal \tmp_product__1_n_145\ : STD_LOGIC;
  signal \tmp_product__1_n_146\ : STD_LOGIC;
  signal \tmp_product__1_n_147\ : STD_LOGIC;
  signal \tmp_product__1_n_148\ : STD_LOGIC;
  signal \tmp_product__1_n_149\ : STD_LOGIC;
  signal \tmp_product__1_n_150\ : STD_LOGIC;
  signal \tmp_product__1_n_151\ : STD_LOGIC;
  signal \tmp_product__1_n_152\ : STD_LOGIC;
  signal \tmp_product__1_n_153\ : STD_LOGIC;
  signal \tmp_product__1_n_154\ : STD_LOGIC;
  signal \tmp_product__1_n_155\ : STD_LOGIC;
  signal \tmp_product__1_n_156\ : STD_LOGIC;
  signal \tmp_product__1_n_157\ : STD_LOGIC;
  signal \tmp_product__1_n_158\ : STD_LOGIC;
  signal \tmp_product__1_n_159\ : STD_LOGIC;
  signal \tmp_product__1_n_160\ : STD_LOGIC;
  signal \tmp_product__1_n_161\ : STD_LOGIC;
  signal \tmp_product__1_n_162\ : STD_LOGIC;
  signal \tmp_product__1_n_163\ : STD_LOGIC;
  signal \tmp_product__1_n_164\ : STD_LOGIC;
  signal \tmp_product__1_n_165\ : STD_LOGIC;
  signal \tmp_product__1_n_166\ : STD_LOGIC;
  signal \tmp_product__1_n_167\ : STD_LOGIC;
  signal \tmp_product__1_n_168\ : STD_LOGIC;
  signal \tmp_product__1_n_169\ : STD_LOGIC;
  signal \tmp_product__1_n_170\ : STD_LOGIC;
  signal \tmp_product__1_n_171\ : STD_LOGIC;
  signal \tmp_product__1_n_172\ : STD_LOGIC;
  signal \tmp_product__1_n_173\ : STD_LOGIC;
  signal \tmp_product__1_n_78\ : STD_LOGIC;
  signal \tmp_product__1_n_79\ : STD_LOGIC;
  signal \tmp_product__1_n_80\ : STD_LOGIC;
  signal \tmp_product__1_n_81\ : STD_LOGIC;
  signal \tmp_product__1_n_82\ : STD_LOGIC;
  signal \tmp_product__1_n_83\ : STD_LOGIC;
  signal \tmp_product__1_n_84\ : STD_LOGIC;
  signal \tmp_product__1_n_85\ : STD_LOGIC;
  signal \tmp_product__1_n_86\ : STD_LOGIC;
  signal \tmp_product__1_n_87\ : STD_LOGIC;
  signal \tmp_product__1_n_88\ : STD_LOGIC;
  signal \tmp_product__1_n_89\ : STD_LOGIC;
  signal \tmp_product__1_n_90\ : STD_LOGIC;
  signal \tmp_product__1_n_91\ : STD_LOGIC;
  signal \tmp_product__1_n_92\ : STD_LOGIC;
  signal \tmp_product__1_n_93\ : STD_LOGIC;
  signal \tmp_product__1_n_94\ : STD_LOGIC;
  signal \tmp_product__1_n_95\ : STD_LOGIC;
  signal \tmp_product__1_n_96\ : STD_LOGIC;
  signal \tmp_product__1_n_97\ : STD_LOGIC;
  signal \tmp_product__1_n_98\ : STD_LOGIC;
  signal \tmp_product__1_n_99\ : STD_LOGIC;
  signal \tmp_product__2_n_100\ : STD_LOGIC;
  signal \tmp_product__2_n_101\ : STD_LOGIC;
  signal \tmp_product__2_n_102\ : STD_LOGIC;
  signal \tmp_product__2_n_103\ : STD_LOGIC;
  signal \tmp_product__2_n_104\ : STD_LOGIC;
  signal \tmp_product__2_n_105\ : STD_LOGIC;
  signal \tmp_product__2_n_106\ : STD_LOGIC;
  signal \tmp_product__2_n_107\ : STD_LOGIC;
  signal \tmp_product__2_n_108\ : STD_LOGIC;
  signal \tmp_product__2_n_109\ : STD_LOGIC;
  signal \tmp_product__2_n_110\ : STD_LOGIC;
  signal \tmp_product__2_n_111\ : STD_LOGIC;
  signal \tmp_product__2_n_112\ : STD_LOGIC;
  signal \tmp_product__2_n_113\ : STD_LOGIC;
  signal \tmp_product__2_n_114\ : STD_LOGIC;
  signal \tmp_product__2_n_115\ : STD_LOGIC;
  signal \tmp_product__2_n_116\ : STD_LOGIC;
  signal \tmp_product__2_n_117\ : STD_LOGIC;
  signal \tmp_product__2_n_118\ : STD_LOGIC;
  signal \tmp_product__2_n_119\ : STD_LOGIC;
  signal \tmp_product__2_n_120\ : STD_LOGIC;
  signal \tmp_product__2_n_121\ : STD_LOGIC;
  signal \tmp_product__2_n_122\ : STD_LOGIC;
  signal \tmp_product__2_n_123\ : STD_LOGIC;
  signal \tmp_product__2_n_124\ : STD_LOGIC;
  signal \tmp_product__2_n_125\ : STD_LOGIC;
  signal \tmp_product__2_n_78\ : STD_LOGIC;
  signal \tmp_product__2_n_79\ : STD_LOGIC;
  signal \tmp_product__2_n_80\ : STD_LOGIC;
  signal \tmp_product__2_n_81\ : STD_LOGIC;
  signal \tmp_product__2_n_82\ : STD_LOGIC;
  signal \tmp_product__2_n_83\ : STD_LOGIC;
  signal \tmp_product__2_n_84\ : STD_LOGIC;
  signal \tmp_product__2_n_85\ : STD_LOGIC;
  signal \tmp_product__2_n_86\ : STD_LOGIC;
  signal \tmp_product__2_n_87\ : STD_LOGIC;
  signal \tmp_product__2_n_88\ : STD_LOGIC;
  signal \tmp_product__2_n_89\ : STD_LOGIC;
  signal \tmp_product__2_n_90\ : STD_LOGIC;
  signal \tmp_product__2_n_91\ : STD_LOGIC;
  signal \tmp_product__2_n_92\ : STD_LOGIC;
  signal \tmp_product__2_n_93\ : STD_LOGIC;
  signal \tmp_product__2_n_94\ : STD_LOGIC;
  signal \tmp_product__2_n_95\ : STD_LOGIC;
  signal \tmp_product__2_n_96\ : STD_LOGIC;
  signal \tmp_product__2_n_97\ : STD_LOGIC;
  signal \tmp_product__2_n_98\ : STD_LOGIC;
  signal \tmp_product__2_n_99\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_1__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_2__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_3__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_4__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_5__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_6__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_7__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_8__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_21\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_22\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_23\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_24\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_25\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_26\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_27\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_1__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_2__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_3__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_4__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_5__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_6__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_7__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_8__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_21\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_22\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_23\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_24\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_25\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_26\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_27\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_1__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_2__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_3__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_4__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_5__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_6__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_7__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_8__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_21\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_22\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_23\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_24\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_25\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_26\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_27\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_1__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_2__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_3__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_4__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_5__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_6__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_7__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_8__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_21\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_22\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_23\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_24\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_25\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_26\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_27\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_1__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_2__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_3__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_4__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_5__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_6__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_7__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_8__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_21\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_22\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_23\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_24\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_25\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_26\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_27\ : STD_LOGIC;
  signal \tmp_product_carry_i_1__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_2__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_3__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_4__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_5__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_6__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_7__0_n_20\ : STD_LOGIC;
  signal tmp_product_carry_n_20 : STD_LOGIC;
  signal tmp_product_carry_n_21 : STD_LOGIC;
  signal tmp_product_carry_n_22 : STD_LOGIC;
  signal tmp_product_carry_n_23 : STD_LOGIC;
  signal tmp_product_carry_n_24 : STD_LOGIC;
  signal tmp_product_carry_n_25 : STD_LOGIC;
  signal tmp_product_carry_n_26 : STD_LOGIC;
  signal tmp_product_carry_n_27 : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_169 : STD_LOGIC;
  signal tmp_product_n_170 : STD_LOGIC;
  signal tmp_product_n_171 : STD_LOGIC;
  signal tmp_product_n_172 : STD_LOGIC;
  signal tmp_product_n_173 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal \NLW_apl2_reg_2378_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_apl2_reg_2378_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__1_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__2_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_tmp_product_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_tmp_product_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \apl2_reg_2378[15]_i_23\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \apl2_reg_2378[15]_i_24\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \apl2_reg_2378[15]_i_26\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \apl2_reg_2378[15]_i_27\ : label is "soft_lutpair522";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute KEEP_HIERARCHY of \tmp_product__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 15x15 4}}";
  attribute KEEP_HIERARCHY of \tmp_product__1\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__1\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute SOFT_HLUTNM of \tmp_product__1_i_1\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \tmp_product__1_i_10\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \tmp_product__1_i_11\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \tmp_product__1_i_12\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \tmp_product__1_i_13\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \tmp_product__1_i_14\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \tmp_product__1_i_15\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \tmp_product__1_i_16\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \tmp_product__1_i_17\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \tmp_product__1_i_2\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \tmp_product__1_i_3\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \tmp_product__1_i_4\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \tmp_product__1_i_5\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \tmp_product__1_i_6\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \tmp_product__1_i_7\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \tmp_product__1_i_8\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \tmp_product__1_i_9\ : label is "soft_lutpair534";
  attribute KEEP_HIERARCHY of \tmp_product__2\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__2\ : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of tmp_product_carry : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__4\ : label is 35;
  attribute SOFT_HLUTNM of \tmp_product_i_10__1\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \tmp_product_i_11__1\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \tmp_product_i_12__1\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \tmp_product_i_13__1\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \tmp_product_i_14__1\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \tmp_product_i_15__1\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \tmp_product_i_1__1\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \tmp_product_i_2__1\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \tmp_product_i_3__1\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \tmp_product_i_4__1\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \tmp_product_i_5__1\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \tmp_product_i_6__1\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \tmp_product_i_7__1\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \tmp_product_i_8__1\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \tmp_product_i_9__1\ : label is "soft_lutpair528";
begin
  B(14 downto 0) <= \^b\(14 downto 0);
  O(0) <= \^o\(0);
  grp_encode_fu_333_plt1_o(16 downto 0) <= \^grp_encode_fu_333_plt1_o\(16 downto 0);
\apl2_reg_2378[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \apl2_reg_2378[15]_i_3_n_20\,
      I1 => sext_ln580_1_fu_1623_p1(12),
      O => \apl2_reg_2378[15]_i_11_n_20\
    );
\apl2_reg_2378[15]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \apl2_reg_2378[15]_i_4_n_20\,
      I1 => sext_ln580_1_fu_1623_p1(11),
      I2 => \apl2_reg_2378[15]_i_26_n_20\,
      O => \apl2_reg_2378[15]_i_12_n_20\
    );
\apl2_reg_2378[15]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D2F0F02D"
    )
        port map (
      I0 => sext_ln580_1_fu_1623_p1(8),
      I1 => \apl2_reg_2378[7]_i_2_n_20\,
      I2 => \apl2_reg_2378[15]_i_23_n_20\,
      I3 => sext_ln580_1_fu_1623_p1(9),
      I4 => \apl2_reg_2378[15]_i_27_n_20\,
      O => \apl2_reg_2378[15]_i_13_n_20\
    );
\apl2_reg_2378[15]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4B44BB4"
    )
        port map (
      I0 => \apl2_reg_2378[7]_i_2_n_20\,
      I1 => sext_ln580_1_fu_1623_p1(8),
      I2 => \apl2_reg_2378[15]_i_24_n_20\,
      I3 => \apl2_reg_2378_reg[15]_2\(0),
      I4 => sext_ln574_2_fu_1579_p1(8),
      O => \apl2_reg_2378[15]_i_14_n_20\
    );
\apl2_reg_2378[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \apl2_reg_2378_reg[15]_2\(0),
      I1 => sext_ln574_2_fu_1579_p1(8),
      I2 => \apl2_reg_2378[7]_i_2_n_20\,
      I3 => sext_ln580_1_fu_1623_p1(8),
      O => \apl2_reg_2378[15]_i_15_n_20\
    );
\apl2_reg_2378[15]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4774B88B"
    )
        port map (
      I0 => \apl2_reg_2378_reg[15]\(10),
      I1 => \^o\(0),
      I2 => al1(10),
      I3 => \apl2_reg_2378_reg[15]_1\,
      I4 => sext_ln580_1_fu_1623_p1(10),
      O => \apl2_reg_2378[15]_i_23_n_20\
    );
\apl2_reg_2378[15]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5569AA69"
    )
        port map (
      I0 => sext_ln580_1_fu_1623_p1(9),
      I1 => \apl2_reg_2378_reg[15]_0\,
      I2 => al1(9),
      I3 => \^o\(0),
      I4 => \apl2_reg_2378_reg[15]\(9),
      O => \apl2_reg_2378[15]_i_24_n_20\
    );
\apl2_reg_2378[15]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B8B8B8B8B8BB8"
    )
        port map (
      I0 => \apl2_reg_2378_reg[15]\(8),
      I1 => \^o\(0),
      I2 => al1(8),
      I3 => al1(6),
      I4 => \apl2_reg_2378_reg[7]\,
      I5 => al1(7),
      O => sext_ln574_2_fu_1579_p1(8)
    );
\apl2_reg_2378[15]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2A2A20"
    )
        port map (
      I0 => sext_ln580_1_fu_1623_p1(10),
      I1 => \apl2_reg_2378_reg[15]\(10),
      I2 => \^o\(0),
      I3 => al1(10),
      I4 => \apl2_reg_2378_reg[15]_1\,
      O => \apl2_reg_2378[15]_i_26_n_20\
    );
\apl2_reg_2378[15]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \apl2_reg_2378_reg[15]\(9),
      I1 => \^o\(0),
      I2 => al1(9),
      I3 => \apl2_reg_2378_reg[15]_0\,
      O => \apl2_reg_2378[15]_i_27_n_20\
    );
\apl2_reg_2378[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEFFFEAAEAAAEA"
    )
        port map (
      I0 => sext_ln580_1_fu_1623_p1(11),
      I1 => \apl2_reg_2378_reg[15]_1\,
      I2 => al1(10),
      I3 => \^o\(0),
      I4 => \apl2_reg_2378_reg[15]\(10),
      I5 => sext_ln580_1_fu_1623_p1(10),
      O => \apl2_reg_2378[15]_i_3_n_20\
    );
\apl2_reg_2378[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFB88B"
    )
        port map (
      I0 => \apl2_reg_2378_reg[15]\(9),
      I1 => \^o\(0),
      I2 => al1(9),
      I3 => \apl2_reg_2378_reg[15]_0\,
      I4 => sext_ln580_1_fu_1623_p1(9),
      I5 => \apl2_reg_2378[15]_i_23_n_20\,
      O => \apl2_reg_2378[15]_i_4_n_20\
    );
\apl2_reg_2378[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \apl2_reg_2378[7]_i_2_n_20\,
      I1 => sext_ln580_1_fu_1623_p1(8),
      I2 => \apl2_reg_2378[15]_i_24_n_20\,
      O => \apl2_reg_2378[15]_i_5_n_20\
    );
\apl2_reg_2378[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \apl2_reg_2378[7]_i_2_n_20\,
      I1 => sext_ln580_1_fu_1623_p1(8),
      I2 => \apl2_reg_2378[15]_i_24_n_20\,
      O => \apl2_reg_2378[15]_i_6_n_20\
    );
\apl2_reg_2378[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln574_2_fu_1579_p1(8),
      I1 => \apl2_reg_2378_reg[15]_2\(0),
      O => \apl2_reg_2378[15]_i_7_n_20\
    );
\apl2_reg_2378[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555A956AAAAA956"
    )
        port map (
      I0 => sext_ln580_1_fu_1623_p1(2),
      I1 => al1(1),
      I2 => \apl2_reg_2378_reg[7]_1\,
      I3 => al1(2),
      I4 => \^o\(0),
      I5 => \apl2_reg_2378_reg[15]\(2),
      O => \apl2_reg_2378[7]_i_10_n_20\
    );
\apl2_reg_2378[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5596AA96"
    )
        port map (
      I0 => sext_ln580_1_fu_1623_p1(1),
      I1 => \apl2_reg_2378_reg[7]_1\,
      I2 => al1(1),
      I3 => \^o\(0),
      I4 => \apl2_reg_2378_reg[15]\(1),
      O => \apl2_reg_2378[7]_i_11_n_20\
    );
\apl2_reg_2378[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5596AA96"
    )
        port map (
      I0 => sext_ln580_1_fu_1623_p1(0),
      I1 => \apl2_reg_2378_reg[7]_0\,
      I2 => al1(0),
      I3 => \^o\(0),
      I4 => \apl2_reg_2378_reg[15]\(0),
      O => \apl2_reg_2378[7]_i_12_n_20\
    );
\apl2_reg_2378[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CCC3"
    )
        port map (
      I0 => \apl2_reg_2378_reg[15]\(7),
      I1 => al1(7),
      I2 => \apl2_reg_2378_reg[7]\,
      I3 => al1(6),
      I4 => \^o\(0),
      O => \apl2_reg_2378[7]_i_2_n_20\
    );
\apl2_reg_2378[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \apl2_reg_2378[7]_i_2_n_20\,
      I1 => sext_ln580_1_fu_1623_p1(7),
      O => \apl2_reg_2378[7]_i_5_n_20\
    );
\apl2_reg_2378[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5596AA96"
    )
        port map (
      I0 => sext_ln580_1_fu_1623_p1(6),
      I1 => \apl2_reg_2378_reg[7]\,
      I2 => al1(6),
      I3 => \^o\(0),
      I4 => \apl2_reg_2378_reg[15]\(6),
      O => \apl2_reg_2378[7]_i_6_n_20\
    );
\apl2_reg_2378[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5596AA96"
    )
        port map (
      I0 => sext_ln580_1_fu_1623_p1(5),
      I1 => \apl2_reg_2378_reg[7]_4\,
      I2 => al1(5),
      I3 => \^o\(0),
      I4 => \apl2_reg_2378_reg[15]\(5),
      O => \apl2_reg_2378[7]_i_7_n_20\
    );
\apl2_reg_2378[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5596AA96"
    )
        port map (
      I0 => sext_ln580_1_fu_1623_p1(4),
      I1 => \apl2_reg_2378_reg[7]_3\,
      I2 => al1(4),
      I3 => \^o\(0),
      I4 => \apl2_reg_2378_reg[15]\(4),
      O => \apl2_reg_2378[7]_i_8_n_20\
    );
\apl2_reg_2378[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5596AA96"
    )
        port map (
      I0 => sext_ln580_1_fu_1623_p1(3),
      I1 => \apl2_reg_2378_reg[7]_2\,
      I2 => al1(3),
      I3 => \^o\(0),
      I4 => \apl2_reg_2378_reg[15]\(3),
      O => \apl2_reg_2378[7]_i_9_n_20\
    );
\apl2_reg_2378_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl2_reg_2378_reg[7]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \apl2_reg_2378_reg[15]_i_1_n_20\,
      CO(6) => \apl2_reg_2378_reg[15]_i_1_n_21\,
      CO(5) => \apl2_reg_2378_reg[15]_i_1_n_22\,
      CO(4) => \apl2_reg_2378_reg[15]_i_1_n_23\,
      CO(3) => \apl2_reg_2378_reg[15]_i_1_n_24\,
      CO(2) => \apl2_reg_2378_reg[15]_i_1_n_25\,
      CO(1) => \apl2_reg_2378_reg[15]_i_1_n_26\,
      CO(0) => \apl2_reg_2378_reg[15]_i_1_n_27\,
      DI(7 downto 5) => sext_ln580_1_fu_1623_p1(14 downto 12),
      DI(4) => \apl2_reg_2378[15]_i_3_n_20\,
      DI(3) => \apl2_reg_2378[15]_i_4_n_20\,
      DI(2) => \apl2_reg_2378[15]_i_5_n_20\,
      DI(1) => \apl2_reg_2378[15]_i_6_n_20\,
      DI(0) => \apl2_reg_2378[15]_i_7_n_20\,
      O(7 downto 0) => D(15 downto 8),
      S(7 downto 5) => S(2 downto 0),
      S(4) => \apl2_reg_2378[15]_i_11_n_20\,
      S(3) => \apl2_reg_2378[15]_i_12_n_20\,
      S(2) => \apl2_reg_2378[15]_i_13_n_20\,
      S(1) => \apl2_reg_2378[15]_i_14_n_20\,
      S(0) => \apl2_reg_2378[15]_i_15_n_20\
    );
\apl2_reg_2378_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl2_reg_2378_reg[15]_i_1_n_20\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_apl2_reg_2378_reg[16]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_apl2_reg_2378_reg[16]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => D(16),
      S(7 downto 0) => B"00000001"
    );
\apl2_reg_2378_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \apl2_reg_2378_reg[7]_i_1_n_20\,
      CO(6) => \apl2_reg_2378_reg[7]_i_1_n_21\,
      CO(5) => \apl2_reg_2378_reg[7]_i_1_n_22\,
      CO(4) => \apl2_reg_2378_reg[7]_i_1_n_23\,
      CO(3) => \apl2_reg_2378_reg[7]_i_1_n_24\,
      CO(2) => \apl2_reg_2378_reg[7]_i_1_n_25\,
      CO(1) => \apl2_reg_2378_reg[7]_i_1_n_26\,
      CO(0) => \apl2_reg_2378_reg[7]_i_1_n_27\,
      DI(7) => \apl2_reg_2378[7]_i_2_n_20\,
      DI(6 downto 0) => sext_ln580_1_fu_1623_p1(6 downto 0),
      O(7 downto 0) => D(7 downto 0),
      S(7) => \apl2_reg_2378[7]_i_5_n_20\,
      S(6) => \apl2_reg_2378[7]_i_6_n_20\,
      S(5) => \apl2_reg_2378[7]_i_7_n_20\,
      S(4) => \apl2_reg_2378[7]_i_8_n_20\,
      S(3) => \apl2_reg_2378[7]_i_9_n_20\,
      S(2) => \apl2_reg_2378[7]_i_10_n_20\,
      S(1) => \apl2_reg_2378[7]_i_11_n_20\,
      S(0) => \apl2_reg_2378[7]_i_12_n_20\
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => add_ln290_fu_1248_p2(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \^b\(14),
      B(16) => \^b\(14),
      B(15) => \^b\(14),
      B(14 downto 0) => \^b\(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_78,
      P(46) => tmp_product_n_79,
      P(45) => tmp_product_n_80,
      P(44) => tmp_product_n_81,
      P(43) => tmp_product_n_82,
      P(42) => tmp_product_n_83,
      P(41) => tmp_product_n_84,
      P(40) => tmp_product_n_85,
      P(39) => tmp_product_n_86,
      P(38) => tmp_product_n_87,
      P(37) => tmp_product_n_88,
      P(36) => tmp_product_n_89,
      P(35) => tmp_product_n_90,
      P(34) => tmp_product_n_91,
      P(33) => tmp_product_n_92,
      P(32) => tmp_product_n_93,
      P(31) => tmp_product_n_94,
      P(30) => tmp_product_n_95,
      P(29) => tmp_product_n_96,
      P(28) => tmp_product_n_97,
      P(27) => tmp_product_n_98,
      P(26) => tmp_product_n_99,
      P(25) => tmp_product_n_100,
      P(24) => tmp_product_n_101,
      P(23) => tmp_product_n_102,
      P(22) => tmp_product_n_103,
      P(21) => tmp_product_n_104,
      P(20) => tmp_product_n_105,
      P(19) => tmp_product_n_106,
      P(18) => tmp_product_n_107,
      P(17) => tmp_product_n_108,
      P(16) => tmp_product_n_109,
      P(15) => tmp_product_n_110,
      P(14) => tmp_product_n_111,
      P(13) => tmp_product_n_112,
      P(12) => tmp_product_n_113,
      P(11) => tmp_product_n_114,
      P(10) => tmp_product_n_115,
      P(9) => tmp_product_n_116,
      P(8) => tmp_product_n_117,
      P(7) => tmp_product_n_118,
      P(6) => tmp_product_n_119,
      P(5) => tmp_product_n_120,
      P(4) => tmp_product_n_121,
      P(3) => tmp_product_n_122,
      P(2) => tmp_product_n_123,
      P(1) => tmp_product_n_124,
      P(0) => tmp_product_n_125,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_126,
      PCOUT(46) => tmp_product_n_127,
      PCOUT(45) => tmp_product_n_128,
      PCOUT(44) => tmp_product_n_129,
      PCOUT(43) => tmp_product_n_130,
      PCOUT(42) => tmp_product_n_131,
      PCOUT(41) => tmp_product_n_132,
      PCOUT(40) => tmp_product_n_133,
      PCOUT(39) => tmp_product_n_134,
      PCOUT(38) => tmp_product_n_135,
      PCOUT(37) => tmp_product_n_136,
      PCOUT(36) => tmp_product_n_137,
      PCOUT(35) => tmp_product_n_138,
      PCOUT(34) => tmp_product_n_139,
      PCOUT(33) => tmp_product_n_140,
      PCOUT(32) => tmp_product_n_141,
      PCOUT(31) => tmp_product_n_142,
      PCOUT(30) => tmp_product_n_143,
      PCOUT(29) => tmp_product_n_144,
      PCOUT(28) => tmp_product_n_145,
      PCOUT(27) => tmp_product_n_146,
      PCOUT(26) => tmp_product_n_147,
      PCOUT(25) => tmp_product_n_148,
      PCOUT(24) => tmp_product_n_149,
      PCOUT(23) => tmp_product_n_150,
      PCOUT(22) => tmp_product_n_151,
      PCOUT(21) => tmp_product_n_152,
      PCOUT(20) => tmp_product_n_153,
      PCOUT(19) => tmp_product_n_154,
      PCOUT(18) => tmp_product_n_155,
      PCOUT(17) => tmp_product_n_156,
      PCOUT(16) => tmp_product_n_157,
      PCOUT(15) => tmp_product_n_158,
      PCOUT(14) => tmp_product_n_159,
      PCOUT(13) => tmp_product_n_160,
      PCOUT(12) => tmp_product_n_161,
      PCOUT(11) => tmp_product_n_162,
      PCOUT(10) => tmp_product_n_163,
      PCOUT(9) => tmp_product_n_164,
      PCOUT(8) => tmp_product_n_165,
      PCOUT(7) => tmp_product_n_166,
      PCOUT(6) => tmp_product_n_167,
      PCOUT(5) => tmp_product_n_168,
      PCOUT(4) => tmp_product_n_169,
      PCOUT(3) => tmp_product_n_170,
      PCOUT(2) => tmp_product_n_171,
      PCOUT(1) => tmp_product_n_172,
      PCOUT(0) => tmp_product_n_173,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => RSTA,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => \^b\(14),
      A(28) => \^b\(14),
      A(27) => \^b\(14),
      A(26) => \^b\(14),
      A(25) => \^b\(14),
      A(24) => \^b\(14),
      A(23) => \^b\(14),
      A(22) => \^b\(14),
      A(21) => \^b\(14),
      A(20) => \^b\(14),
      A(19) => \^b\(14),
      A(18) => \^b\(14),
      A(17) => \^b\(14),
      A(16) => \^b\(14),
      A(15) => \^b\(14),
      A(14 downto 0) => \^b\(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => add_ln290_fu_1248_p2(31),
      B(16) => add_ln290_fu_1248_p2(31),
      B(15) => add_ln290_fu_1248_p2(31),
      B(14 downto 0) => add_ln290_fu_1248_p2(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_78\,
      P(46) => \tmp_product__0_n_79\,
      P(45) => \tmp_product__0_n_80\,
      P(44) => \tmp_product__0_n_81\,
      P(43) => \tmp_product__0_n_82\,
      P(42) => \tmp_product__0_n_83\,
      P(41) => \tmp_product__0_n_84\,
      P(40) => \tmp_product__0_n_85\,
      P(39) => \tmp_product__0_n_86\,
      P(38) => \tmp_product__0_n_87\,
      P(37) => \tmp_product__0_n_88\,
      P(36) => \tmp_product__0_n_89\,
      P(35) => \tmp_product__0_n_90\,
      P(34) => \tmp_product__0_n_91\,
      P(33) => \tmp_product__0_n_92\,
      P(32) => \tmp_product__0_n_93\,
      P(31) => \tmp_product__0_n_94\,
      P(30) => \tmp_product__0_n_95\,
      P(29) => \tmp_product__0_n_96\,
      P(28) => \tmp_product__0_n_97\,
      P(27) => \tmp_product__0_n_98\,
      P(26) => \tmp_product__0_n_99\,
      P(25) => \tmp_product__0_n_100\,
      P(24) => \tmp_product__0_n_101\,
      P(23) => \tmp_product__0_n_102\,
      P(22) => \tmp_product__0_n_103\,
      P(21) => \tmp_product__0_n_104\,
      P(20) => \tmp_product__0_n_105\,
      P(19) => \tmp_product__0_n_106\,
      P(18) => \tmp_product__0_n_107\,
      P(17) => \tmp_product__0_n_108\,
      P(16) => \tmp_product__0_n_109\,
      P(15) => \tmp_product__0_n_110\,
      P(14) => \tmp_product__0_n_111\,
      P(13) => \tmp_product__0_n_112\,
      P(12) => \tmp_product__0_n_113\,
      P(11) => \tmp_product__0_n_114\,
      P(10) => \tmp_product__0_n_115\,
      P(9) => \tmp_product__0_n_116\,
      P(8) => \tmp_product__0_n_117\,
      P(7) => \tmp_product__0_n_118\,
      P(6) => \tmp_product__0_n_119\,
      P(5) => \tmp_product__0_n_120\,
      P(4) => \tmp_product__0_n_121\,
      P(3) => \tmp_product__0_n_122\,
      P(2) => \tmp_product__0_n_123\,
      P(1) => \tmp_product__0_n_124\,
      P(0) => \tmp_product__0_n_125\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_126,
      PCIN(46) => tmp_product_n_127,
      PCIN(45) => tmp_product_n_128,
      PCIN(44) => tmp_product_n_129,
      PCIN(43) => tmp_product_n_130,
      PCIN(42) => tmp_product_n_131,
      PCIN(41) => tmp_product_n_132,
      PCIN(40) => tmp_product_n_133,
      PCIN(39) => tmp_product_n_134,
      PCIN(38) => tmp_product_n_135,
      PCIN(37) => tmp_product_n_136,
      PCIN(36) => tmp_product_n_137,
      PCIN(35) => tmp_product_n_138,
      PCIN(34) => tmp_product_n_139,
      PCIN(33) => tmp_product_n_140,
      PCIN(32) => tmp_product_n_141,
      PCIN(31) => tmp_product_n_142,
      PCIN(30) => tmp_product_n_143,
      PCIN(29) => tmp_product_n_144,
      PCIN(28) => tmp_product_n_145,
      PCIN(27) => tmp_product_n_146,
      PCIN(26) => tmp_product_n_147,
      PCIN(25) => tmp_product_n_148,
      PCIN(24) => tmp_product_n_149,
      PCIN(23) => tmp_product_n_150,
      PCIN(22) => tmp_product_n_151,
      PCIN(21) => tmp_product_n_152,
      PCIN(20) => tmp_product_n_153,
      PCIN(19) => tmp_product_n_154,
      PCIN(18) => tmp_product_n_155,
      PCIN(17) => tmp_product_n_156,
      PCIN(16) => tmp_product_n_157,
      PCIN(15) => tmp_product_n_158,
      PCIN(14) => tmp_product_n_159,
      PCIN(13) => tmp_product_n_160,
      PCIN(12) => tmp_product_n_161,
      PCIN(11) => tmp_product_n_162,
      PCIN(10) => tmp_product_n_163,
      PCIN(9) => tmp_product_n_164,
      PCIN(8) => tmp_product_n_165,
      PCIN(7) => tmp_product_n_166,
      PCIN(6) => tmp_product_n_167,
      PCIN(5) => tmp_product_n_168,
      PCIN(4) => tmp_product_n_169,
      PCIN(3) => tmp_product_n_170,
      PCIN(2) => tmp_product_n_171,
      PCIN(1) => tmp_product_n_172,
      PCIN(0) => tmp_product_n_173,
      PCOUT(47 downto 0) => \NLW_tmp_product__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => RSTA,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product__0_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln290_reg_2341_reg[31]\(15),
      I1 => \add_ln290_reg_2341_reg[31]\(16),
      O => \tmp_reg_2259_reg[30]\(7)
    );
\tmp_product__0_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln290_reg_2341_reg[31]\(14),
      I1 => \add_ln290_reg_2341_reg[31]\(15),
      O => \tmp_reg_2259_reg[30]\(6)
    );
\tmp_product__0_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln290_reg_2341_reg[31]\(13),
      I1 => \add_ln290_reg_2341_reg[31]\(14),
      O => \tmp_reg_2259_reg[30]\(5)
    );
\tmp_product__0_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln290_reg_2341_reg[31]\(12),
      I1 => \add_ln290_reg_2341_reg[31]\(13),
      O => \tmp_reg_2259_reg[30]\(4)
    );
\tmp_product__0_i_6__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln290_reg_2341_reg[31]\(11),
      I1 => \add_ln290_reg_2341_reg[31]\(12),
      O => \tmp_reg_2259_reg[30]\(3)
    );
\tmp_product__0_i_7__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln290_reg_2341_reg[31]\(10),
      I1 => \add_ln290_reg_2341_reg[31]\(11),
      O => \tmp_reg_2259_reg[30]\(2)
    );
\tmp_product__0_i_8__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln290_reg_2341_reg[31]\(9),
      I1 => \add_ln290_reg_2341_reg[31]\(10),
      O => \tmp_reg_2259_reg[30]\(1)
    );
\tmp_product__0_i_9__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln290_reg_2341_reg[31]\(8),
      I1 => \add_ln290_reg_2341_reg[31]\(9),
      O => \tmp_reg_2259_reg[30]\(0)
    );
\tmp_product__1\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \^grp_encode_fu_333_plt1_o\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => add_ln290_fu_1248_p2(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => \NLW_tmp_product__1_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__1_n_78\,
      P(46) => \tmp_product__1_n_79\,
      P(45) => \tmp_product__1_n_80\,
      P(44) => \tmp_product__1_n_81\,
      P(43) => \tmp_product__1_n_82\,
      P(42) => \tmp_product__1_n_83\,
      P(41) => \tmp_product__1_n_84\,
      P(40) => \tmp_product__1_n_85\,
      P(39) => \tmp_product__1_n_86\,
      P(38) => \tmp_product__1_n_87\,
      P(37) => \tmp_product__1_n_88\,
      P(36) => \tmp_product__1_n_89\,
      P(35) => \tmp_product__1_n_90\,
      P(34) => \tmp_product__1_n_91\,
      P(33) => \tmp_product__1_n_92\,
      P(32) => \tmp_product__1_n_93\,
      P(31) => \tmp_product__1_n_94\,
      P(30) => \tmp_product__1_n_95\,
      P(29) => \tmp_product__1_n_96\,
      P(28) => \tmp_product__1_n_97\,
      P(27) => \tmp_product__1_n_98\,
      P(26) => \tmp_product__1_n_99\,
      P(25) => \tmp_product__1_n_100\,
      P(24) => \tmp_product__1_n_101\,
      P(23) => \tmp_product__1_n_102\,
      P(22) => \tmp_product__1_n_103\,
      P(21) => \tmp_product__1_n_104\,
      P(20) => \tmp_product__1_n_105\,
      P(19) => \tmp_product__1_n_106\,
      P(18) => \tmp_product__1_n_107\,
      P(17) => \tmp_product__1_n_108\,
      P(16) => \tmp_product__1_n_109\,
      P(15) => \tmp_product__1_n_110\,
      P(14) => \tmp_product__1_n_111\,
      P(13) => \tmp_product__1_n_112\,
      P(12) => \tmp_product__1_n_113\,
      P(11) => \tmp_product__1_n_114\,
      P(10) => \tmp_product__1_n_115\,
      P(9) => \tmp_product__1_n_116\,
      P(8) => \tmp_product__1_n_117\,
      P(7) => \tmp_product__1_n_118\,
      P(6) => \tmp_product__1_n_119\,
      P(5) => \tmp_product__1_n_120\,
      P(4) => \tmp_product__1_n_121\,
      P(3) => \tmp_product__1_n_122\,
      P(2) => \tmp_product__1_n_123\,
      P(1) => \tmp_product__1_n_124\,
      P(0) => \tmp_product__1_n_125\,
      PATTERNBDETECT => \NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__1_n_126\,
      PCOUT(46) => \tmp_product__1_n_127\,
      PCOUT(45) => \tmp_product__1_n_128\,
      PCOUT(44) => \tmp_product__1_n_129\,
      PCOUT(43) => \tmp_product__1_n_130\,
      PCOUT(42) => \tmp_product__1_n_131\,
      PCOUT(41) => \tmp_product__1_n_132\,
      PCOUT(40) => \tmp_product__1_n_133\,
      PCOUT(39) => \tmp_product__1_n_134\,
      PCOUT(38) => \tmp_product__1_n_135\,
      PCOUT(37) => \tmp_product__1_n_136\,
      PCOUT(36) => \tmp_product__1_n_137\,
      PCOUT(35) => \tmp_product__1_n_138\,
      PCOUT(34) => \tmp_product__1_n_139\,
      PCOUT(33) => \tmp_product__1_n_140\,
      PCOUT(32) => \tmp_product__1_n_141\,
      PCOUT(31) => \tmp_product__1_n_142\,
      PCOUT(30) => \tmp_product__1_n_143\,
      PCOUT(29) => \tmp_product__1_n_144\,
      PCOUT(28) => \tmp_product__1_n_145\,
      PCOUT(27) => \tmp_product__1_n_146\,
      PCOUT(26) => \tmp_product__1_n_147\,
      PCOUT(25) => \tmp_product__1_n_148\,
      PCOUT(24) => \tmp_product__1_n_149\,
      PCOUT(23) => \tmp_product__1_n_150\,
      PCOUT(22) => \tmp_product__1_n_151\,
      PCOUT(21) => \tmp_product__1_n_152\,
      PCOUT(20) => \tmp_product__1_n_153\,
      PCOUT(19) => \tmp_product__1_n_154\,
      PCOUT(18) => \tmp_product__1_n_155\,
      PCOUT(17) => \tmp_product__1_n_156\,
      PCOUT(16) => \tmp_product__1_n_157\,
      PCOUT(15) => \tmp_product__1_n_158\,
      PCOUT(14) => \tmp_product__1_n_159\,
      PCOUT(13) => \tmp_product__1_n_160\,
      PCOUT(12) => \tmp_product__1_n_161\,
      PCOUT(11) => \tmp_product__1_n_162\,
      PCOUT(10) => \tmp_product__1_n_163\,
      PCOUT(9) => \tmp_product__1_n_164\,
      PCOUT(8) => \tmp_product__1_n_165\,
      PCOUT(7) => \tmp_product__1_n_166\,
      PCOUT(6) => \tmp_product__1_n_167\,
      PCOUT(5) => \tmp_product__1_n_168\,
      PCOUT(4) => \tmp_product__1_n_169\,
      PCOUT(3) => \tmp_product__1_n_170\,
      PCOUT(2) => \tmp_product__1_n_171\,
      PCOUT(1) => \tmp_product__1_n_172\,
      PCOUT(0) => \tmp_product__1_n_173\,
      RSTA => RSTA,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__1_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__1_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \plt1_reg[31]\(16),
      I1 => Q(1),
      I2 => plt1(16),
      O => \^grp_encode_fu_333_plt1_o\(16)
    );
\tmp_product__1_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \plt1_reg[31]\(7),
      I1 => Q(1),
      I2 => plt1(7),
      O => \^grp_encode_fu_333_plt1_o\(7)
    );
\tmp_product__1_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \plt1_reg[31]\(6),
      I1 => Q(1),
      I2 => plt1(6),
      O => \^grp_encode_fu_333_plt1_o\(6)
    );
\tmp_product__1_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \plt1_reg[31]\(5),
      I1 => Q(1),
      I2 => plt1(5),
      O => \^grp_encode_fu_333_plt1_o\(5)
    );
\tmp_product__1_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \plt1_reg[31]\(4),
      I1 => Q(1),
      I2 => plt1(4),
      O => \^grp_encode_fu_333_plt1_o\(4)
    );
\tmp_product__1_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \plt1_reg[31]\(3),
      I1 => Q(1),
      I2 => plt1(3),
      O => \^grp_encode_fu_333_plt1_o\(3)
    );
\tmp_product__1_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \plt1_reg[31]\(2),
      I1 => Q(1),
      I2 => plt1(2),
      O => \^grp_encode_fu_333_plt1_o\(2)
    );
\tmp_product__1_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \plt1_reg[31]\(1),
      I1 => Q(1),
      I2 => plt1(1),
      O => \^grp_encode_fu_333_plt1_o\(1)
    );
\tmp_product__1_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \plt1_reg[31]\(0),
      I1 => Q(1),
      I2 => plt1(0),
      O => \^grp_encode_fu_333_plt1_o\(0)
    );
\tmp_product__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \plt1_reg[31]\(15),
      I1 => Q(1),
      I2 => plt1(15),
      O => \^grp_encode_fu_333_plt1_o\(15)
    );
\tmp_product__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \plt1_reg[31]\(14),
      I1 => Q(1),
      I2 => plt1(14),
      O => \^grp_encode_fu_333_plt1_o\(14)
    );
\tmp_product__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \plt1_reg[31]\(13),
      I1 => Q(1),
      I2 => plt1(13),
      O => \^grp_encode_fu_333_plt1_o\(13)
    );
\tmp_product__1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \plt1_reg[31]\(12),
      I1 => Q(1),
      I2 => plt1(12),
      O => \^grp_encode_fu_333_plt1_o\(12)
    );
\tmp_product__1_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \plt1_reg[31]\(11),
      I1 => Q(1),
      I2 => plt1(11),
      O => \^grp_encode_fu_333_plt1_o\(11)
    );
\tmp_product__1_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \plt1_reg[31]\(10),
      I1 => Q(1),
      I2 => plt1(10),
      O => \^grp_encode_fu_333_plt1_o\(10)
    );
\tmp_product__1_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \plt1_reg[31]\(9),
      I1 => Q(1),
      I2 => plt1(9),
      O => \^grp_encode_fu_333_plt1_o\(9)
    );
\tmp_product__1_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \plt1_reg[31]\(8),
      I1 => Q(1),
      I2 => plt1(8),
      O => \^grp_encode_fu_333_plt1_o\(8)
    );
\tmp_product__2\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \^grp_encode_fu_333_plt1_o\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => add_ln290_fu_1248_p2(31),
      B(16) => add_ln290_fu_1248_p2(31),
      B(15) => add_ln290_fu_1248_p2(31),
      B(14 downto 0) => add_ln290_fu_1248_p2(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__2_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__2_n_78\,
      P(46) => \tmp_product__2_n_79\,
      P(45) => \tmp_product__2_n_80\,
      P(44) => \tmp_product__2_n_81\,
      P(43) => \tmp_product__2_n_82\,
      P(42) => \tmp_product__2_n_83\,
      P(41) => \tmp_product__2_n_84\,
      P(40) => \tmp_product__2_n_85\,
      P(39) => \tmp_product__2_n_86\,
      P(38) => \tmp_product__2_n_87\,
      P(37) => \tmp_product__2_n_88\,
      P(36) => \tmp_product__2_n_89\,
      P(35) => \tmp_product__2_n_90\,
      P(34) => \tmp_product__2_n_91\,
      P(33) => \tmp_product__2_n_92\,
      P(32) => \tmp_product__2_n_93\,
      P(31) => \tmp_product__2_n_94\,
      P(30) => \tmp_product__2_n_95\,
      P(29) => \tmp_product__2_n_96\,
      P(28) => \tmp_product__2_n_97\,
      P(27) => \tmp_product__2_n_98\,
      P(26) => \tmp_product__2_n_99\,
      P(25) => \tmp_product__2_n_100\,
      P(24) => \tmp_product__2_n_101\,
      P(23) => \tmp_product__2_n_102\,
      P(22) => \tmp_product__2_n_103\,
      P(21) => \tmp_product__2_n_104\,
      P(20) => \tmp_product__2_n_105\,
      P(19) => \tmp_product__2_n_106\,
      P(18) => \tmp_product__2_n_107\,
      P(17) => \tmp_product__2_n_108\,
      P(16) => \tmp_product__2_n_109\,
      P(15) => \tmp_product__2_n_110\,
      P(14) => \tmp_product__2_n_111\,
      P(13) => \tmp_product__2_n_112\,
      P(12) => \tmp_product__2_n_113\,
      P(11) => \tmp_product__2_n_114\,
      P(10) => \tmp_product__2_n_115\,
      P(9) => \tmp_product__2_n_116\,
      P(8) => \tmp_product__2_n_117\,
      P(7) => \tmp_product__2_n_118\,
      P(6) => \tmp_product__2_n_119\,
      P(5) => \tmp_product__2_n_120\,
      P(4) => \tmp_product__2_n_121\,
      P(3) => \tmp_product__2_n_122\,
      P(2) => \tmp_product__2_n_123\,
      P(1) => \tmp_product__2_n_124\,
      P(0) => \tmp_product__2_n_125\,
      PATTERNBDETECT => \NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \tmp_product__1_n_126\,
      PCIN(46) => \tmp_product__1_n_127\,
      PCIN(45) => \tmp_product__1_n_128\,
      PCIN(44) => \tmp_product__1_n_129\,
      PCIN(43) => \tmp_product__1_n_130\,
      PCIN(42) => \tmp_product__1_n_131\,
      PCIN(41) => \tmp_product__1_n_132\,
      PCIN(40) => \tmp_product__1_n_133\,
      PCIN(39) => \tmp_product__1_n_134\,
      PCIN(38) => \tmp_product__1_n_135\,
      PCIN(37) => \tmp_product__1_n_136\,
      PCIN(36) => \tmp_product__1_n_137\,
      PCIN(35) => \tmp_product__1_n_138\,
      PCIN(34) => \tmp_product__1_n_139\,
      PCIN(33) => \tmp_product__1_n_140\,
      PCIN(32) => \tmp_product__1_n_141\,
      PCIN(31) => \tmp_product__1_n_142\,
      PCIN(30) => \tmp_product__1_n_143\,
      PCIN(29) => \tmp_product__1_n_144\,
      PCIN(28) => \tmp_product__1_n_145\,
      PCIN(27) => \tmp_product__1_n_146\,
      PCIN(26) => \tmp_product__1_n_147\,
      PCIN(25) => \tmp_product__1_n_148\,
      PCIN(24) => \tmp_product__1_n_149\,
      PCIN(23) => \tmp_product__1_n_150\,
      PCIN(22) => \tmp_product__1_n_151\,
      PCIN(21) => \tmp_product__1_n_152\,
      PCIN(20) => \tmp_product__1_n_153\,
      PCIN(19) => \tmp_product__1_n_154\,
      PCIN(18) => \tmp_product__1_n_155\,
      PCIN(17) => \tmp_product__1_n_156\,
      PCIN(16) => \tmp_product__1_n_157\,
      PCIN(15) => \tmp_product__1_n_158\,
      PCIN(14) => \tmp_product__1_n_159\,
      PCIN(13) => \tmp_product__1_n_160\,
      PCIN(12) => \tmp_product__1_n_161\,
      PCIN(11) => \tmp_product__1_n_162\,
      PCIN(10) => \tmp_product__1_n_163\,
      PCIN(9) => \tmp_product__1_n_164\,
      PCIN(8) => \tmp_product__1_n_165\,
      PCIN(7) => \tmp_product__1_n_166\,
      PCIN(6) => \tmp_product__1_n_167\,
      PCIN(5) => \tmp_product__1_n_168\,
      PCIN(4) => \tmp_product__1_n_169\,
      PCIN(3) => \tmp_product__1_n_170\,
      PCIN(2) => \tmp_product__1_n_171\,
      PCIN(1) => \tmp_product__1_n_172\,
      PCIN(0) => \tmp_product__1_n_173\,
      PCOUT(47 downto 0) => \NLW_tmp_product__2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => RSTA,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__2_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__2_XOROUT_UNCONNECTED\(7 downto 0)
    );
tmp_product_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => tmp_product_carry_n_20,
      CO(6) => tmp_product_carry_n_21,
      CO(5) => tmp_product_carry_n_22,
      CO(4) => tmp_product_carry_n_23,
      CO(3) => tmp_product_carry_n_24,
      CO(2) => tmp_product_carry_n_25,
      CO(1) => tmp_product_carry_n_26,
      CO(0) => tmp_product_carry_n_27,
      DI(7) => \tmp_product__2_n_119\,
      DI(6) => \tmp_product__2_n_120\,
      DI(5) => \tmp_product__2_n_121\,
      DI(4) => \tmp_product__2_n_122\,
      DI(3) => \tmp_product__2_n_123\,
      DI(2) => \tmp_product__2_n_124\,
      DI(1) => \tmp_product__2_n_125\,
      DI(0) => '0',
      O(7 downto 0) => NLW_tmp_product_carry_O_UNCONNECTED(7 downto 0),
      S(7) => \tmp_product_carry_i_1__1_n_20\,
      S(6) => \tmp_product_carry_i_2__1_n_20\,
      S(5) => \tmp_product_carry_i_3__1_n_20\,
      S(4) => \tmp_product_carry_i_4__1_n_20\,
      S(3) => \tmp_product_carry_i_5__1_n_20\,
      S(2) => \tmp_product_carry_i_6__1_n_20\,
      S(1) => \tmp_product_carry_i_7__0_n_20\,
      S(0) => \tmp_product__1_n_109\
    );
\tmp_product_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => tmp_product_carry_n_20,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__0_n_20\,
      CO(6) => \tmp_product_carry__0_n_21\,
      CO(5) => \tmp_product_carry__0_n_22\,
      CO(4) => \tmp_product_carry__0_n_23\,
      CO(3) => \tmp_product_carry__0_n_24\,
      CO(2) => \tmp_product_carry__0_n_25\,
      CO(1) => \tmp_product_carry__0_n_26\,
      CO(0) => \tmp_product_carry__0_n_27\,
      DI(7) => \tmp_product__2_n_111\,
      DI(6) => \tmp_product__2_n_112\,
      DI(5) => \tmp_product__2_n_113\,
      DI(4) => \tmp_product__2_n_114\,
      DI(3) => \tmp_product__2_n_115\,
      DI(2) => \tmp_product__2_n_116\,
      DI(1) => \tmp_product__2_n_117\,
      DI(0) => \tmp_product__2_n_118\,
      O(7 downto 0) => \NLW_tmp_product_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__0_i_1__0_n_20\,
      S(6) => \tmp_product_carry__0_i_2__0_n_20\,
      S(5) => \tmp_product_carry__0_i_3__0_n_20\,
      S(4) => \tmp_product_carry__0_i_4__0_n_20\,
      S(3) => \tmp_product_carry__0_i_5__0_n_20\,
      S(2) => \tmp_product_carry__0_i_6__0_n_20\,
      S(1) => \tmp_product_carry__0_i_7__0_n_20\,
      S(0) => \tmp_product_carry__0_i_8__0_n_20\
    );
\tmp_product_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_111\,
      I1 => tmp_product_n_111,
      O => \tmp_product_carry__0_i_1__0_n_20\
    );
\tmp_product_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_112\,
      I1 => tmp_product_n_112,
      O => \tmp_product_carry__0_i_2__0_n_20\
    );
\tmp_product_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_113\,
      I1 => tmp_product_n_113,
      O => \tmp_product_carry__0_i_3__0_n_20\
    );
\tmp_product_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_114\,
      I1 => tmp_product_n_114,
      O => \tmp_product_carry__0_i_4__0_n_20\
    );
\tmp_product_carry__0_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_115\,
      I1 => tmp_product_n_115,
      O => \tmp_product_carry__0_i_5__0_n_20\
    );
\tmp_product_carry__0_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_116\,
      I1 => tmp_product_n_116,
      O => \tmp_product_carry__0_i_6__0_n_20\
    );
\tmp_product_carry__0_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_117\,
      I1 => tmp_product_n_117,
      O => \tmp_product_carry__0_i_7__0_n_20\
    );
\tmp_product_carry__0_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_118\,
      I1 => tmp_product_n_118,
      O => \tmp_product_carry__0_i_8__0_n_20\
    );
\tmp_product_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__0_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__1_n_20\,
      CO(6) => \tmp_product_carry__1_n_21\,
      CO(5) => \tmp_product_carry__1_n_22\,
      CO(4) => \tmp_product_carry__1_n_23\,
      CO(3) => \tmp_product_carry__1_n_24\,
      CO(2) => \tmp_product_carry__1_n_25\,
      CO(1) => \tmp_product_carry__1_n_26\,
      CO(0) => \tmp_product_carry__1_n_27\,
      DI(7) => \tmp_product__2_n_103\,
      DI(6) => \tmp_product__2_n_104\,
      DI(5) => \tmp_product__2_n_105\,
      DI(4) => \tmp_product__2_n_106\,
      DI(3) => \tmp_product__2_n_107\,
      DI(2) => \tmp_product__2_n_108\,
      DI(1) => \tmp_product__2_n_109\,
      DI(0) => \tmp_product__2_n_110\,
      O(7 downto 0) => \NLW_tmp_product_carry__1_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__1_i_1__0_n_20\,
      S(6) => \tmp_product_carry__1_i_2__0_n_20\,
      S(5) => \tmp_product_carry__1_i_3__0_n_20\,
      S(4) => \tmp_product_carry__1_i_4__0_n_20\,
      S(3) => \tmp_product_carry__1_i_5__0_n_20\,
      S(2) => \tmp_product_carry__1_i_6__0_n_20\,
      S(1) => \tmp_product_carry__1_i_7__0_n_20\,
      S(0) => \tmp_product_carry__1_i_8__0_n_20\
    );
\tmp_product_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_103\,
      I1 => \tmp_product__0_n_120\,
      O => \tmp_product_carry__1_i_1__0_n_20\
    );
\tmp_product_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_104\,
      I1 => \tmp_product__0_n_121\,
      O => \tmp_product_carry__1_i_2__0_n_20\
    );
\tmp_product_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_105\,
      I1 => \tmp_product__0_n_122\,
      O => \tmp_product_carry__1_i_3__0_n_20\
    );
\tmp_product_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_106\,
      I1 => \tmp_product__0_n_123\,
      O => \tmp_product_carry__1_i_4__0_n_20\
    );
\tmp_product_carry__1_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_107\,
      I1 => \tmp_product__0_n_124\,
      O => \tmp_product_carry__1_i_5__0_n_20\
    );
\tmp_product_carry__1_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_108\,
      I1 => \tmp_product__0_n_125\,
      O => \tmp_product_carry__1_i_6__0_n_20\
    );
\tmp_product_carry__1_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_109\,
      I1 => tmp_product_n_109,
      O => \tmp_product_carry__1_i_7__0_n_20\
    );
\tmp_product_carry__1_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_110\,
      I1 => tmp_product_n_110,
      O => \tmp_product_carry__1_i_8__0_n_20\
    );
\tmp_product_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__1_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__2_n_20\,
      CO(6) => \tmp_product_carry__2_n_21\,
      CO(5) => \tmp_product_carry__2_n_22\,
      CO(4) => \tmp_product_carry__2_n_23\,
      CO(3) => \tmp_product_carry__2_n_24\,
      CO(2) => \tmp_product_carry__2_n_25\,
      CO(1) => \tmp_product_carry__2_n_26\,
      CO(0) => \tmp_product_carry__2_n_27\,
      DI(7) => \tmp_product__2_n_95\,
      DI(6) => \tmp_product__2_n_96\,
      DI(5) => \tmp_product__2_n_97\,
      DI(4) => \tmp_product__2_n_98\,
      DI(3) => \tmp_product__2_n_99\,
      DI(2) => \tmp_product__2_n_100\,
      DI(1) => \tmp_product__2_n_101\,
      DI(0) => \tmp_product__2_n_102\,
      O(7 downto 0) => \NLW_tmp_product_carry__2_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__2_i_1__0_n_20\,
      S(6) => \tmp_product_carry__2_i_2__0_n_20\,
      S(5) => \tmp_product_carry__2_i_3__0_n_20\,
      S(4) => \tmp_product_carry__2_i_4__0_n_20\,
      S(3) => \tmp_product_carry__2_i_5__0_n_20\,
      S(2) => \tmp_product_carry__2_i_6__0_n_20\,
      S(1) => \tmp_product_carry__2_i_7__0_n_20\,
      S(0) => \tmp_product_carry__2_i_8__0_n_20\
    );
\tmp_product_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_95\,
      I1 => \tmp_product__0_n_112\,
      O => \tmp_product_carry__2_i_1__0_n_20\
    );
\tmp_product_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_96\,
      I1 => \tmp_product__0_n_113\,
      O => \tmp_product_carry__2_i_2__0_n_20\
    );
\tmp_product_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_97\,
      I1 => \tmp_product__0_n_114\,
      O => \tmp_product_carry__2_i_3__0_n_20\
    );
\tmp_product_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_98\,
      I1 => \tmp_product__0_n_115\,
      O => \tmp_product_carry__2_i_4__0_n_20\
    );
\tmp_product_carry__2_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_99\,
      I1 => \tmp_product__0_n_116\,
      O => \tmp_product_carry__2_i_5__0_n_20\
    );
\tmp_product_carry__2_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_100\,
      I1 => \tmp_product__0_n_117\,
      O => \tmp_product_carry__2_i_6__0_n_20\
    );
\tmp_product_carry__2_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_101\,
      I1 => \tmp_product__0_n_118\,
      O => \tmp_product_carry__2_i_7__0_n_20\
    );
\tmp_product_carry__2_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_102\,
      I1 => \tmp_product__0_n_119\,
      O => \tmp_product_carry__2_i_8__0_n_20\
    );
\tmp_product_carry__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__2_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__3_n_20\,
      CO(6) => \tmp_product_carry__3_n_21\,
      CO(5) => \tmp_product_carry__3_n_22\,
      CO(4) => \tmp_product_carry__3_n_23\,
      CO(3) => \tmp_product_carry__3_n_24\,
      CO(2) => \tmp_product_carry__3_n_25\,
      CO(1) => \tmp_product_carry__3_n_26\,
      CO(0) => \tmp_product_carry__3_n_27\,
      DI(7) => \tmp_product__2_n_87\,
      DI(6) => \tmp_product__2_n_88\,
      DI(5) => \tmp_product__2_n_89\,
      DI(4) => \tmp_product__2_n_90\,
      DI(3) => \tmp_product__2_n_91\,
      DI(2) => \tmp_product__2_n_92\,
      DI(1) => \tmp_product__2_n_93\,
      DI(0) => \tmp_product__2_n_94\,
      O(7 downto 0) => \NLW_tmp_product_carry__3_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__3_i_1__0_n_20\,
      S(6) => \tmp_product_carry__3_i_2__0_n_20\,
      S(5) => \tmp_product_carry__3_i_3__0_n_20\,
      S(4) => \tmp_product_carry__3_i_4__0_n_20\,
      S(3) => \tmp_product_carry__3_i_5__0_n_20\,
      S(2) => \tmp_product_carry__3_i_6__0_n_20\,
      S(1) => \tmp_product_carry__3_i_7__0_n_20\,
      S(0) => \tmp_product_carry__3_i_8__0_n_20\
    );
\tmp_product_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_87\,
      I1 => \tmp_product__0_n_104\,
      O => \tmp_product_carry__3_i_1__0_n_20\
    );
\tmp_product_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_88\,
      I1 => \tmp_product__0_n_105\,
      O => \tmp_product_carry__3_i_2__0_n_20\
    );
\tmp_product_carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_89\,
      I1 => \tmp_product__0_n_106\,
      O => \tmp_product_carry__3_i_3__0_n_20\
    );
\tmp_product_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_90\,
      I1 => \tmp_product__0_n_107\,
      O => \tmp_product_carry__3_i_4__0_n_20\
    );
\tmp_product_carry__3_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_91\,
      I1 => \tmp_product__0_n_108\,
      O => \tmp_product_carry__3_i_5__0_n_20\
    );
\tmp_product_carry__3_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_92\,
      I1 => \tmp_product__0_n_109\,
      O => \tmp_product_carry__3_i_6__0_n_20\
    );
\tmp_product_carry__3_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_93\,
      I1 => \tmp_product__0_n_110\,
      O => \tmp_product_carry__3_i_7__0_n_20\
    );
\tmp_product_carry__3_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_94\,
      I1 => \tmp_product__0_n_111\,
      O => \tmp_product_carry__3_i_8__0_n_20\
    );
\tmp_product_carry__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__3_n_20\,
      CI_TOP => '0',
      CO(7) => \NLW_tmp_product_carry__4_CO_UNCONNECTED\(7),
      CO(6) => \tmp_product_carry__4_n_21\,
      CO(5) => \tmp_product_carry__4_n_22\,
      CO(4) => \tmp_product_carry__4_n_23\,
      CO(3) => \tmp_product_carry__4_n_24\,
      CO(2) => \tmp_product_carry__4_n_25\,
      CO(1) => \tmp_product_carry__4_n_26\,
      CO(0) => \tmp_product_carry__4_n_27\,
      DI(7) => '0',
      DI(6) => \tmp_product__2_n_80\,
      DI(5) => \tmp_product__2_n_81\,
      DI(4) => \tmp_product__2_n_82\,
      DI(3) => \tmp_product__2_n_83\,
      DI(2) => \tmp_product__2_n_84\,
      DI(1) => \tmp_product__2_n_85\,
      DI(0) => \tmp_product__2_n_86\,
      O(7) => \^o\(0),
      O(6 downto 0) => \NLW_tmp_product_carry__4_O_UNCONNECTED\(6 downto 0),
      S(7) => \tmp_product_carry__4_i_1__0_n_20\,
      S(6) => \tmp_product_carry__4_i_2__0_n_20\,
      S(5) => \tmp_product_carry__4_i_3__0_n_20\,
      S(4) => \tmp_product_carry__4_i_4__0_n_20\,
      S(3) => \tmp_product_carry__4_i_5__0_n_20\,
      S(2) => \tmp_product_carry__4_i_6__0_n_20\,
      S(1) => \tmp_product_carry__4_i_7__0_n_20\,
      S(0) => \tmp_product_carry__4_i_8__0_n_20\
    );
\tmp_product_carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_n_96\,
      I1 => \tmp_product__2_n_79\,
      O => \tmp_product_carry__4_i_1__0_n_20\
    );
\tmp_product_carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_80\,
      I1 => \tmp_product__0_n_97\,
      O => \tmp_product_carry__4_i_2__0_n_20\
    );
\tmp_product_carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_81\,
      I1 => \tmp_product__0_n_98\,
      O => \tmp_product_carry__4_i_3__0_n_20\
    );
\tmp_product_carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_82\,
      I1 => \tmp_product__0_n_99\,
      O => \tmp_product_carry__4_i_4__0_n_20\
    );
\tmp_product_carry__4_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_83\,
      I1 => \tmp_product__0_n_100\,
      O => \tmp_product_carry__4_i_5__0_n_20\
    );
\tmp_product_carry__4_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_84\,
      I1 => \tmp_product__0_n_101\,
      O => \tmp_product_carry__4_i_6__0_n_20\
    );
\tmp_product_carry__4_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_85\,
      I1 => \tmp_product__0_n_102\,
      O => \tmp_product_carry__4_i_7__0_n_20\
    );
\tmp_product_carry__4_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_86\,
      I1 => \tmp_product__0_n_103\,
      O => \tmp_product_carry__4_i_8__0_n_20\
    );
\tmp_product_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_119\,
      I1 => tmp_product_n_119,
      O => \tmp_product_carry_i_1__1_n_20\
    );
\tmp_product_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_120\,
      I1 => tmp_product_n_120,
      O => \tmp_product_carry_i_2__1_n_20\
    );
\tmp_product_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_121\,
      I1 => tmp_product_n_121,
      O => \tmp_product_carry_i_3__1_n_20\
    );
\tmp_product_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_122\,
      I1 => tmp_product_n_122,
      O => \tmp_product_carry_i_4__1_n_20\
    );
\tmp_product_carry_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_123\,
      I1 => tmp_product_n_123,
      O => \tmp_product_carry_i_5__1_n_20\
    );
\tmp_product_carry_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_124\,
      I1 => tmp_product_n_124,
      O => \tmp_product_carry_i_6__1_n_20\
    );
\tmp_product_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_125\,
      I1 => tmp_product_n_125,
      O => \tmp_product_carry_i_7__0_n_20\
    );
\tmp_product_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \plt1_reg[31]\(22),
      I1 => Q(1),
      I2 => plt1(22),
      O => \^b\(5)
    );
\tmp_product_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \plt1_reg[31]\(21),
      I1 => Q(1),
      I2 => plt1(21),
      O => \^b\(4)
    );
\tmp_product_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \plt1_reg[31]\(20),
      I1 => Q(1),
      I2 => plt1(20),
      O => \^b\(3)
    );
\tmp_product_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \plt1_reg[31]\(19),
      I1 => Q(1),
      I2 => plt1(19),
      O => \^b\(2)
    );
\tmp_product_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \plt1_reg[31]\(18),
      I1 => Q(1),
      I2 => plt1(18),
      O => \^b\(1)
    );
\tmp_product_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \plt1_reg[31]\(17),
      I1 => Q(1),
      I2 => plt1(17),
      O => \^b\(0)
    );
\tmp_product_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \plt1_reg[31]\(31),
      I1 => Q(1),
      I2 => plt1(31),
      O => \^b\(14)
    );
\tmp_product_i_22__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln290_reg_2341_reg[31]\(7),
      I1 => \add_ln290_reg_2341_reg[31]\(8),
      O => \tmp_reg_2259_reg[22]\(7)
    );
\tmp_product_i_23__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln290_reg_2341_reg[31]\(6),
      I1 => \add_ln290_reg_2341_reg[31]\(7),
      O => \tmp_reg_2259_reg[22]\(6)
    );
\tmp_product_i_24__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln290_reg_2341_reg[31]\(5),
      I1 => \add_ln290_reg_2341_reg[31]\(6),
      O => \tmp_reg_2259_reg[22]\(5)
    );
\tmp_product_i_25__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln290_reg_2341_reg[31]\(4),
      I1 => \add_ln290_reg_2341_reg[31]\(5),
      O => \tmp_reg_2259_reg[22]\(4)
    );
\tmp_product_i_26__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln290_reg_2341_reg[31]\(3),
      I1 => \add_ln290_reg_2341_reg[31]\(4),
      O => \tmp_reg_2259_reg[22]\(3)
    );
\tmp_product_i_27__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln290_reg_2341_reg[31]\(2),
      I1 => \add_ln290_reg_2341_reg[31]\(3),
      O => \tmp_reg_2259_reg[22]\(2)
    );
\tmp_product_i_28__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln290_reg_2341_reg[31]\(1),
      I1 => \add_ln290_reg_2341_reg[31]\(2),
      O => \tmp_reg_2259_reg[22]\(1)
    );
\tmp_product_i_29__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln290_reg_2341_reg[31]\(0),
      I1 => \add_ln290_reg_2341_reg[31]\(1),
      O => \tmp_reg_2259_reg[22]\(0)
    );
\tmp_product_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \plt1_reg[31]\(30),
      I1 => Q(1),
      I2 => plt1(30),
      O => \^b\(13)
    );
tmp_product_i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \add_ln290_reg_2341_reg[31]\(0),
      O => \tmp_reg_2259_reg[15]\(0)
    );
\tmp_product_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \plt1_reg[31]\(29),
      I1 => Q(1),
      I2 => plt1(29),
      O => \^b\(12)
    );
\tmp_product_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \plt1_reg[31]\(28),
      I1 => Q(1),
      I2 => plt1(28),
      O => \^b\(11)
    );
\tmp_product_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \plt1_reg[31]\(27),
      I1 => Q(1),
      I2 => plt1(27),
      O => \^b\(10)
    );
\tmp_product_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \plt1_reg[31]\(26),
      I1 => Q(1),
      I2 => plt1(26),
      O => \^b\(9)
    );
\tmp_product_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \plt1_reg[31]\(25),
      I1 => Q(1),
      I2 => plt1(25),
      O => \^b\(8)
    );
\tmp_product_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \plt1_reg[31]\(24),
      I1 => Q(1),
      I2 => plt1(24),
      O => \^b\(7)
    );
\tmp_product_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \plt1_reg[31]\(23),
      I1 => Q(1),
      I2 => plt1(23),
      O => \^b\(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_10 is
  port (
    B : out STD_LOGIC_VECTOR ( 14 downto 0 );
    grp_encode_fu_333_ph1_o : out STD_LOGIC_VECTOR ( 16 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \tmp_2_reg_2303_reg[14]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_2_reg_2303_reg[22]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_2_reg_2303_reg[30]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CEA2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    RSTA : in STD_LOGIC;
    add_ln317_fu_1467_p2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \add_ln317_reg_2367_reg[31]\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \apl2_3_reg_2389_reg[15]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ah1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \apl2_3_reg_2389_reg[7]\ : in STD_LOGIC;
    \apl2_3_reg_2389_reg[15]_0\ : in STD_LOGIC;
    sext_ln580_3_fu_1798_p1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \apl2_3_reg_2389_reg[15]_1\ : in STD_LOGIC;
    \ph1_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ph1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \apl2_3_reg_2389_reg[15]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \apl2_3_reg_2389_reg[7]_0\ : in STD_LOGIC;
    \apl2_3_reg_2389_reg[7]_1\ : in STD_LOGIC;
    \apl2_3_reg_2389_reg[7]_2\ : in STD_LOGIC;
    \apl2_3_reg_2389_reg[7]_3\ : in STD_LOGIC;
    \apl2_3_reg_2389_reg[7]_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_10 : entity is "adpcm_main_mul_32s_32s_64_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_10 is
  signal \^b\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \apl2_3_reg_2389[15]_i_11_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[15]_i_12_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[15]_i_13_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[15]_i_14_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[15]_i_15_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[15]_i_23_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[15]_i_24_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[15]_i_26_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[15]_i_27_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[15]_i_3_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[15]_i_4_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[15]_i_5_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[15]_i_6_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[15]_i_7_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[7]_i_10_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[7]_i_11_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[7]_i_12_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[7]_i_2_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[7]_i_5_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[7]_i_6_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[7]_i_7_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[7]_i_8_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[7]_i_9_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389_reg[15]_i_1_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389_reg[15]_i_1_n_21\ : STD_LOGIC;
  signal \apl2_3_reg_2389_reg[15]_i_1_n_22\ : STD_LOGIC;
  signal \apl2_3_reg_2389_reg[15]_i_1_n_23\ : STD_LOGIC;
  signal \apl2_3_reg_2389_reg[15]_i_1_n_24\ : STD_LOGIC;
  signal \apl2_3_reg_2389_reg[15]_i_1_n_25\ : STD_LOGIC;
  signal \apl2_3_reg_2389_reg[15]_i_1_n_26\ : STD_LOGIC;
  signal \apl2_3_reg_2389_reg[15]_i_1_n_27\ : STD_LOGIC;
  signal \apl2_3_reg_2389_reg[7]_i_1_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389_reg[7]_i_1_n_21\ : STD_LOGIC;
  signal \apl2_3_reg_2389_reg[7]_i_1_n_22\ : STD_LOGIC;
  signal \apl2_3_reg_2389_reg[7]_i_1_n_23\ : STD_LOGIC;
  signal \apl2_3_reg_2389_reg[7]_i_1_n_24\ : STD_LOGIC;
  signal \apl2_3_reg_2389_reg[7]_i_1_n_25\ : STD_LOGIC;
  signal \apl2_3_reg_2389_reg[7]_i_1_n_26\ : STD_LOGIC;
  signal \apl2_3_reg_2389_reg[7]_i_1_n_27\ : STD_LOGIC;
  signal \^grp_encode_fu_333_ph1_o\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal sext_ln574_3_fu_1754_p1 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal \tmp_product__1_n_100\ : STD_LOGIC;
  signal \tmp_product__1_n_101\ : STD_LOGIC;
  signal \tmp_product__1_n_102\ : STD_LOGIC;
  signal \tmp_product__1_n_103\ : STD_LOGIC;
  signal \tmp_product__1_n_104\ : STD_LOGIC;
  signal \tmp_product__1_n_105\ : STD_LOGIC;
  signal \tmp_product__1_n_106\ : STD_LOGIC;
  signal \tmp_product__1_n_107\ : STD_LOGIC;
  signal \tmp_product__1_n_108\ : STD_LOGIC;
  signal \tmp_product__1_n_109\ : STD_LOGIC;
  signal \tmp_product__1_n_110\ : STD_LOGIC;
  signal \tmp_product__1_n_111\ : STD_LOGIC;
  signal \tmp_product__1_n_112\ : STD_LOGIC;
  signal \tmp_product__1_n_113\ : STD_LOGIC;
  signal \tmp_product__1_n_114\ : STD_LOGIC;
  signal \tmp_product__1_n_115\ : STD_LOGIC;
  signal \tmp_product__1_n_116\ : STD_LOGIC;
  signal \tmp_product__1_n_117\ : STD_LOGIC;
  signal \tmp_product__1_n_118\ : STD_LOGIC;
  signal \tmp_product__1_n_119\ : STD_LOGIC;
  signal \tmp_product__1_n_120\ : STD_LOGIC;
  signal \tmp_product__1_n_121\ : STD_LOGIC;
  signal \tmp_product__1_n_122\ : STD_LOGIC;
  signal \tmp_product__1_n_123\ : STD_LOGIC;
  signal \tmp_product__1_n_124\ : STD_LOGIC;
  signal \tmp_product__1_n_125\ : STD_LOGIC;
  signal \tmp_product__1_n_126\ : STD_LOGIC;
  signal \tmp_product__1_n_127\ : STD_LOGIC;
  signal \tmp_product__1_n_128\ : STD_LOGIC;
  signal \tmp_product__1_n_129\ : STD_LOGIC;
  signal \tmp_product__1_n_130\ : STD_LOGIC;
  signal \tmp_product__1_n_131\ : STD_LOGIC;
  signal \tmp_product__1_n_132\ : STD_LOGIC;
  signal \tmp_product__1_n_133\ : STD_LOGIC;
  signal \tmp_product__1_n_134\ : STD_LOGIC;
  signal \tmp_product__1_n_135\ : STD_LOGIC;
  signal \tmp_product__1_n_136\ : STD_LOGIC;
  signal \tmp_product__1_n_137\ : STD_LOGIC;
  signal \tmp_product__1_n_138\ : STD_LOGIC;
  signal \tmp_product__1_n_139\ : STD_LOGIC;
  signal \tmp_product__1_n_140\ : STD_LOGIC;
  signal \tmp_product__1_n_141\ : STD_LOGIC;
  signal \tmp_product__1_n_142\ : STD_LOGIC;
  signal \tmp_product__1_n_143\ : STD_LOGIC;
  signal \tmp_product__1_n_144\ : STD_LOGIC;
  signal \tmp_product__1_n_145\ : STD_LOGIC;
  signal \tmp_product__1_n_146\ : STD_LOGIC;
  signal \tmp_product__1_n_147\ : STD_LOGIC;
  signal \tmp_product__1_n_148\ : STD_LOGIC;
  signal \tmp_product__1_n_149\ : STD_LOGIC;
  signal \tmp_product__1_n_150\ : STD_LOGIC;
  signal \tmp_product__1_n_151\ : STD_LOGIC;
  signal \tmp_product__1_n_152\ : STD_LOGIC;
  signal \tmp_product__1_n_153\ : STD_LOGIC;
  signal \tmp_product__1_n_154\ : STD_LOGIC;
  signal \tmp_product__1_n_155\ : STD_LOGIC;
  signal \tmp_product__1_n_156\ : STD_LOGIC;
  signal \tmp_product__1_n_157\ : STD_LOGIC;
  signal \tmp_product__1_n_158\ : STD_LOGIC;
  signal \tmp_product__1_n_159\ : STD_LOGIC;
  signal \tmp_product__1_n_160\ : STD_LOGIC;
  signal \tmp_product__1_n_161\ : STD_LOGIC;
  signal \tmp_product__1_n_162\ : STD_LOGIC;
  signal \tmp_product__1_n_163\ : STD_LOGIC;
  signal \tmp_product__1_n_164\ : STD_LOGIC;
  signal \tmp_product__1_n_165\ : STD_LOGIC;
  signal \tmp_product__1_n_166\ : STD_LOGIC;
  signal \tmp_product__1_n_167\ : STD_LOGIC;
  signal \tmp_product__1_n_168\ : STD_LOGIC;
  signal \tmp_product__1_n_169\ : STD_LOGIC;
  signal \tmp_product__1_n_170\ : STD_LOGIC;
  signal \tmp_product__1_n_171\ : STD_LOGIC;
  signal \tmp_product__1_n_172\ : STD_LOGIC;
  signal \tmp_product__1_n_173\ : STD_LOGIC;
  signal \tmp_product__1_n_78\ : STD_LOGIC;
  signal \tmp_product__1_n_79\ : STD_LOGIC;
  signal \tmp_product__1_n_80\ : STD_LOGIC;
  signal \tmp_product__1_n_81\ : STD_LOGIC;
  signal \tmp_product__1_n_82\ : STD_LOGIC;
  signal \tmp_product__1_n_83\ : STD_LOGIC;
  signal \tmp_product__1_n_84\ : STD_LOGIC;
  signal \tmp_product__1_n_85\ : STD_LOGIC;
  signal \tmp_product__1_n_86\ : STD_LOGIC;
  signal \tmp_product__1_n_87\ : STD_LOGIC;
  signal \tmp_product__1_n_88\ : STD_LOGIC;
  signal \tmp_product__1_n_89\ : STD_LOGIC;
  signal \tmp_product__1_n_90\ : STD_LOGIC;
  signal \tmp_product__1_n_91\ : STD_LOGIC;
  signal \tmp_product__1_n_92\ : STD_LOGIC;
  signal \tmp_product__1_n_93\ : STD_LOGIC;
  signal \tmp_product__1_n_94\ : STD_LOGIC;
  signal \tmp_product__1_n_95\ : STD_LOGIC;
  signal \tmp_product__1_n_96\ : STD_LOGIC;
  signal \tmp_product__1_n_97\ : STD_LOGIC;
  signal \tmp_product__1_n_98\ : STD_LOGIC;
  signal \tmp_product__1_n_99\ : STD_LOGIC;
  signal \tmp_product__2_n_100\ : STD_LOGIC;
  signal \tmp_product__2_n_101\ : STD_LOGIC;
  signal \tmp_product__2_n_102\ : STD_LOGIC;
  signal \tmp_product__2_n_103\ : STD_LOGIC;
  signal \tmp_product__2_n_104\ : STD_LOGIC;
  signal \tmp_product__2_n_105\ : STD_LOGIC;
  signal \tmp_product__2_n_106\ : STD_LOGIC;
  signal \tmp_product__2_n_107\ : STD_LOGIC;
  signal \tmp_product__2_n_108\ : STD_LOGIC;
  signal \tmp_product__2_n_109\ : STD_LOGIC;
  signal \tmp_product__2_n_110\ : STD_LOGIC;
  signal \tmp_product__2_n_111\ : STD_LOGIC;
  signal \tmp_product__2_n_112\ : STD_LOGIC;
  signal \tmp_product__2_n_113\ : STD_LOGIC;
  signal \tmp_product__2_n_114\ : STD_LOGIC;
  signal \tmp_product__2_n_115\ : STD_LOGIC;
  signal \tmp_product__2_n_116\ : STD_LOGIC;
  signal \tmp_product__2_n_117\ : STD_LOGIC;
  signal \tmp_product__2_n_118\ : STD_LOGIC;
  signal \tmp_product__2_n_119\ : STD_LOGIC;
  signal \tmp_product__2_n_120\ : STD_LOGIC;
  signal \tmp_product__2_n_121\ : STD_LOGIC;
  signal \tmp_product__2_n_122\ : STD_LOGIC;
  signal \tmp_product__2_n_123\ : STD_LOGIC;
  signal \tmp_product__2_n_124\ : STD_LOGIC;
  signal \tmp_product__2_n_125\ : STD_LOGIC;
  signal \tmp_product__2_n_78\ : STD_LOGIC;
  signal \tmp_product__2_n_79\ : STD_LOGIC;
  signal \tmp_product__2_n_80\ : STD_LOGIC;
  signal \tmp_product__2_n_81\ : STD_LOGIC;
  signal \tmp_product__2_n_82\ : STD_LOGIC;
  signal \tmp_product__2_n_83\ : STD_LOGIC;
  signal \tmp_product__2_n_84\ : STD_LOGIC;
  signal \tmp_product__2_n_85\ : STD_LOGIC;
  signal \tmp_product__2_n_86\ : STD_LOGIC;
  signal \tmp_product__2_n_87\ : STD_LOGIC;
  signal \tmp_product__2_n_88\ : STD_LOGIC;
  signal \tmp_product__2_n_89\ : STD_LOGIC;
  signal \tmp_product__2_n_90\ : STD_LOGIC;
  signal \tmp_product__2_n_91\ : STD_LOGIC;
  signal \tmp_product__2_n_92\ : STD_LOGIC;
  signal \tmp_product__2_n_93\ : STD_LOGIC;
  signal \tmp_product__2_n_94\ : STD_LOGIC;
  signal \tmp_product__2_n_95\ : STD_LOGIC;
  signal \tmp_product__2_n_96\ : STD_LOGIC;
  signal \tmp_product__2_n_97\ : STD_LOGIC;
  signal \tmp_product__2_n_98\ : STD_LOGIC;
  signal \tmp_product__2_n_99\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_1__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_2__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_3__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_4__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_5__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_6__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_7__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_8__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_21\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_22\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_23\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_24\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_25\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_26\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_27\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_1__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_2__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_3__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_4__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_5__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_6__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_7__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_8__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_21\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_22\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_23\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_24\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_25\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_26\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_27\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_1__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_2__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_3__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_4__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_5__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_6__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_7__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_8__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_21\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_22\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_23\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_24\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_25\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_26\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_27\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_1__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_2__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_3__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_4__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_5__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_6__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_7__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_8__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_21\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_22\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_23\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_24\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_25\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_26\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_27\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_1__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_2__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_3__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_4__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_5__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_6__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_7__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_8__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_21\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_22\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_23\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_24\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_25\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_26\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_27\ : STD_LOGIC;
  signal \tmp_product_carry_i_1__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_2__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_3__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_4__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_5__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_6__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_7__2_n_20\ : STD_LOGIC;
  signal tmp_product_carry_n_20 : STD_LOGIC;
  signal tmp_product_carry_n_21 : STD_LOGIC;
  signal tmp_product_carry_n_22 : STD_LOGIC;
  signal tmp_product_carry_n_23 : STD_LOGIC;
  signal tmp_product_carry_n_24 : STD_LOGIC;
  signal tmp_product_carry_n_25 : STD_LOGIC;
  signal tmp_product_carry_n_26 : STD_LOGIC;
  signal tmp_product_carry_n_27 : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_169 : STD_LOGIC;
  signal tmp_product_n_170 : STD_LOGIC;
  signal tmp_product_n_171 : STD_LOGIC;
  signal tmp_product_n_172 : STD_LOGIC;
  signal tmp_product_n_173 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal \NLW_apl2_3_reg_2389_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_apl2_3_reg_2389_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__1_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__2_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_tmp_product_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_tmp_product_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \apl2_3_reg_2389[15]_i_14\ : label is "lutpair6";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \apl2_3_reg_2389[15]_i_23\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \apl2_3_reg_2389[15]_i_24\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \apl2_3_reg_2389[15]_i_26\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \apl2_3_reg_2389[15]_i_27\ : label is "soft_lutpair556";
  attribute HLUTNM of \apl2_3_reg_2389[15]_i_5\ : label is "lutpair6";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute KEEP_HIERARCHY of \tmp_product__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 15x15 4}}";
  attribute KEEP_HIERARCHY of \tmp_product__1\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__1\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute SOFT_HLUTNM of \tmp_product__1_i_10__1\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \tmp_product__1_i_11__1\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \tmp_product__1_i_12__1\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \tmp_product__1_i_13__1\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \tmp_product__1_i_14__1\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \tmp_product__1_i_15__1\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \tmp_product__1_i_16__1\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \tmp_product__1_i_17__1\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \tmp_product__1_i_1__1\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \tmp_product__1_i_2__1\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \tmp_product__1_i_3__1\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \tmp_product__1_i_4__1\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \tmp_product__1_i_5__1\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \tmp_product__1_i_6__1\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \tmp_product__1_i_7__1\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \tmp_product__1_i_8__1\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \tmp_product__1_i_9__1\ : label is "soft_lutpair568";
  attribute KEEP_HIERARCHY of \tmp_product__2\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__2\ : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of tmp_product_carry : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__4\ : label is 35;
  attribute SOFT_HLUTNM of \tmp_product_i_10__3\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \tmp_product_i_11__3\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \tmp_product_i_12__3\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \tmp_product_i_13__3\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \tmp_product_i_14__3\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \tmp_product_i_15__3\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \tmp_product_i_1__2\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \tmp_product_i_2__2\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \tmp_product_i_3__3\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \tmp_product_i_4__3\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \tmp_product_i_5__3\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \tmp_product_i_6__3\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \tmp_product_i_7__3\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \tmp_product_i_8__3\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \tmp_product_i_9__3\ : label is "soft_lutpair562";
begin
  B(14 downto 0) <= \^b\(14 downto 0);
  O(0) <= \^o\(0);
  grp_encode_fu_333_ph1_o(16 downto 0) <= \^grp_encode_fu_333_ph1_o\(16 downto 0);
\apl2_3_reg_2389[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \apl2_3_reg_2389[15]_i_3_n_20\,
      I1 => sext_ln580_3_fu_1798_p1(12),
      O => \apl2_3_reg_2389[15]_i_11_n_20\
    );
\apl2_3_reg_2389[15]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \apl2_3_reg_2389[15]_i_4_n_20\,
      I1 => \apl2_3_reg_2389[15]_i_26_n_20\,
      I2 => sext_ln580_3_fu_1798_p1(11),
      O => \apl2_3_reg_2389[15]_i_12_n_20\
    );
\apl2_3_reg_2389[15]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \apl2_3_reg_2389[15]_i_5_n_20\,
      I1 => \apl2_3_reg_2389[15]_i_23_n_20\,
      I2 => \apl2_3_reg_2389[15]_i_27_n_20\,
      O => \apl2_3_reg_2389[15]_i_13_n_20\
    );
\apl2_3_reg_2389[15]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4B44BB4"
    )
        port map (
      I0 => \apl2_3_reg_2389[7]_i_2_n_20\,
      I1 => sext_ln580_3_fu_1798_p1(8),
      I2 => \apl2_3_reg_2389[15]_i_24_n_20\,
      I3 => \apl2_3_reg_2389_reg[15]_2\(0),
      I4 => sext_ln574_3_fu_1754_p1(8),
      O => \apl2_3_reg_2389[15]_i_14_n_20\
    );
\apl2_3_reg_2389[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \apl2_3_reg_2389_reg[15]_2\(0),
      I1 => sext_ln574_3_fu_1754_p1(8),
      I2 => \apl2_3_reg_2389[7]_i_2_n_20\,
      I3 => sext_ln580_3_fu_1798_p1(8),
      O => \apl2_3_reg_2389[15]_i_15_n_20\
    );
\apl2_3_reg_2389[15]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56659AA9"
    )
        port map (
      I0 => sext_ln580_3_fu_1798_p1(10),
      I1 => \^o\(0),
      I2 => \apl2_3_reg_2389_reg[15]_1\,
      I3 => ah1(10),
      I4 => \apl2_3_reg_2389_reg[15]\(10),
      O => \apl2_3_reg_2389[15]_i_23_n_20\
    );
\apl2_3_reg_2389[15]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5569AA69"
    )
        port map (
      I0 => sext_ln580_3_fu_1798_p1(9),
      I1 => \apl2_3_reg_2389_reg[15]_0\,
      I2 => ah1(9),
      I3 => \^o\(0),
      I4 => \apl2_3_reg_2389_reg[15]\(9),
      O => \apl2_3_reg_2389[15]_i_24_n_20\
    );
\apl2_3_reg_2389[15]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B8B8B8B8B8BB8"
    )
        port map (
      I0 => \apl2_3_reg_2389_reg[15]\(8),
      I1 => \^o\(0),
      I2 => ah1(8),
      I3 => ah1(6),
      I4 => \apl2_3_reg_2389_reg[7]\,
      I5 => ah1(7),
      O => sext_ln574_3_fu_1754_p1(8)
    );
\apl2_3_reg_2389[15]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDD055F"
    )
        port map (
      I0 => sext_ln580_3_fu_1798_p1(10),
      I1 => \apl2_3_reg_2389_reg[15]\(10),
      I2 => ah1(10),
      I3 => \apl2_3_reg_2389_reg[15]_1\,
      I4 => \^o\(0),
      O => \apl2_3_reg_2389[15]_i_26_n_20\
    );
\apl2_3_reg_2389[15]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00145514"
    )
        port map (
      I0 => sext_ln580_3_fu_1798_p1(9),
      I1 => \apl2_3_reg_2389_reg[15]_0\,
      I2 => ah1(9),
      I3 => \^o\(0),
      I4 => \apl2_3_reg_2389_reg[15]\(9),
      O => \apl2_3_reg_2389[15]_i_27_n_20\
    );
\apl2_3_reg_2389[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBAFFFEBAAABAAA"
    )
        port map (
      I0 => sext_ln580_3_fu_1798_p1(11),
      I1 => \^o\(0),
      I2 => \apl2_3_reg_2389_reg[15]_1\,
      I3 => ah1(10),
      I4 => \apl2_3_reg_2389_reg[15]\(10),
      I5 => sext_ln580_3_fu_1798_p1(10),
      O => \apl2_3_reg_2389[15]_i_3_n_20\
    );
\apl2_3_reg_2389[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFB88B"
    )
        port map (
      I0 => \apl2_3_reg_2389_reg[15]\(9),
      I1 => \^o\(0),
      I2 => ah1(9),
      I3 => \apl2_3_reg_2389_reg[15]_0\,
      I4 => sext_ln580_3_fu_1798_p1(9),
      I5 => \apl2_3_reg_2389[15]_i_23_n_20\,
      O => \apl2_3_reg_2389[15]_i_4_n_20\
    );
\apl2_3_reg_2389[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \apl2_3_reg_2389[7]_i_2_n_20\,
      I1 => sext_ln580_3_fu_1798_p1(8),
      I2 => \apl2_3_reg_2389[15]_i_24_n_20\,
      O => \apl2_3_reg_2389[15]_i_5_n_20\
    );
\apl2_3_reg_2389[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \apl2_3_reg_2389[7]_i_2_n_20\,
      I1 => sext_ln580_3_fu_1798_p1(8),
      I2 => \apl2_3_reg_2389[15]_i_24_n_20\,
      O => \apl2_3_reg_2389[15]_i_6_n_20\
    );
\apl2_3_reg_2389[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln574_3_fu_1754_p1(8),
      I1 => \apl2_3_reg_2389_reg[15]_2\(0),
      O => \apl2_3_reg_2389[15]_i_7_n_20\
    );
\apl2_3_reg_2389[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555A956AAAAA956"
    )
        port map (
      I0 => sext_ln580_3_fu_1798_p1(2),
      I1 => ah1(1),
      I2 => \apl2_3_reg_2389_reg[7]_1\,
      I3 => ah1(2),
      I4 => \^o\(0),
      I5 => \apl2_3_reg_2389_reg[15]\(2),
      O => \apl2_3_reg_2389[7]_i_10_n_20\
    );
\apl2_3_reg_2389[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5596AA96"
    )
        port map (
      I0 => sext_ln580_3_fu_1798_p1(1),
      I1 => \apl2_3_reg_2389_reg[7]_1\,
      I2 => ah1(1),
      I3 => \^o\(0),
      I4 => \apl2_3_reg_2389_reg[15]\(1),
      O => \apl2_3_reg_2389[7]_i_11_n_20\
    );
\apl2_3_reg_2389[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5596AA96"
    )
        port map (
      I0 => sext_ln580_3_fu_1798_p1(0),
      I1 => \apl2_3_reg_2389_reg[7]_0\,
      I2 => ah1(0),
      I3 => \^o\(0),
      I4 => \apl2_3_reg_2389_reg[15]\(0),
      O => \apl2_3_reg_2389[7]_i_12_n_20\
    );
\apl2_3_reg_2389[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CCC3"
    )
        port map (
      I0 => \apl2_3_reg_2389_reg[15]\(7),
      I1 => ah1(7),
      I2 => \apl2_3_reg_2389_reg[7]\,
      I3 => ah1(6),
      I4 => \^o\(0),
      O => \apl2_3_reg_2389[7]_i_2_n_20\
    );
\apl2_3_reg_2389[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \apl2_3_reg_2389[7]_i_2_n_20\,
      I1 => sext_ln580_3_fu_1798_p1(7),
      O => \apl2_3_reg_2389[7]_i_5_n_20\
    );
\apl2_3_reg_2389[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5596AA96"
    )
        port map (
      I0 => sext_ln580_3_fu_1798_p1(6),
      I1 => \apl2_3_reg_2389_reg[7]\,
      I2 => ah1(6),
      I3 => \^o\(0),
      I4 => \apl2_3_reg_2389_reg[15]\(6),
      O => \apl2_3_reg_2389[7]_i_6_n_20\
    );
\apl2_3_reg_2389[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5596AA96"
    )
        port map (
      I0 => sext_ln580_3_fu_1798_p1(5),
      I1 => \apl2_3_reg_2389_reg[7]_4\,
      I2 => ah1(5),
      I3 => \^o\(0),
      I4 => \apl2_3_reg_2389_reg[15]\(5),
      O => \apl2_3_reg_2389[7]_i_7_n_20\
    );
\apl2_3_reg_2389[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5596AA96"
    )
        port map (
      I0 => sext_ln580_3_fu_1798_p1(4),
      I1 => \apl2_3_reg_2389_reg[7]_3\,
      I2 => ah1(4),
      I3 => \^o\(0),
      I4 => \apl2_3_reg_2389_reg[15]\(4),
      O => \apl2_3_reg_2389[7]_i_8_n_20\
    );
\apl2_3_reg_2389[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5596AA96"
    )
        port map (
      I0 => sext_ln580_3_fu_1798_p1(3),
      I1 => \apl2_3_reg_2389_reg[7]_2\,
      I2 => ah1(3),
      I3 => \^o\(0),
      I4 => \apl2_3_reg_2389_reg[15]\(3),
      O => \apl2_3_reg_2389[7]_i_9_n_20\
    );
\apl2_3_reg_2389_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl2_3_reg_2389_reg[7]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \apl2_3_reg_2389_reg[15]_i_1_n_20\,
      CO(6) => \apl2_3_reg_2389_reg[15]_i_1_n_21\,
      CO(5) => \apl2_3_reg_2389_reg[15]_i_1_n_22\,
      CO(4) => \apl2_3_reg_2389_reg[15]_i_1_n_23\,
      CO(3) => \apl2_3_reg_2389_reg[15]_i_1_n_24\,
      CO(2) => \apl2_3_reg_2389_reg[15]_i_1_n_25\,
      CO(1) => \apl2_3_reg_2389_reg[15]_i_1_n_26\,
      CO(0) => \apl2_3_reg_2389_reg[15]_i_1_n_27\,
      DI(7 downto 5) => sext_ln580_3_fu_1798_p1(14 downto 12),
      DI(4) => \apl2_3_reg_2389[15]_i_3_n_20\,
      DI(3) => \apl2_3_reg_2389[15]_i_4_n_20\,
      DI(2) => \apl2_3_reg_2389[15]_i_5_n_20\,
      DI(1) => \apl2_3_reg_2389[15]_i_6_n_20\,
      DI(0) => \apl2_3_reg_2389[15]_i_7_n_20\,
      O(7 downto 0) => D(15 downto 8),
      S(7 downto 5) => S(2 downto 0),
      S(4) => \apl2_3_reg_2389[15]_i_11_n_20\,
      S(3) => \apl2_3_reg_2389[15]_i_12_n_20\,
      S(2) => \apl2_3_reg_2389[15]_i_13_n_20\,
      S(1) => \apl2_3_reg_2389[15]_i_14_n_20\,
      S(0) => \apl2_3_reg_2389[15]_i_15_n_20\
    );
\apl2_3_reg_2389_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl2_3_reg_2389_reg[15]_i_1_n_20\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_apl2_3_reg_2389_reg[16]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_apl2_3_reg_2389_reg[16]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => D(16),
      S(7 downto 0) => B"00000001"
    );
\apl2_3_reg_2389_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \apl2_3_reg_2389_reg[7]_i_1_n_20\,
      CO(6) => \apl2_3_reg_2389_reg[7]_i_1_n_21\,
      CO(5) => \apl2_3_reg_2389_reg[7]_i_1_n_22\,
      CO(4) => \apl2_3_reg_2389_reg[7]_i_1_n_23\,
      CO(3) => \apl2_3_reg_2389_reg[7]_i_1_n_24\,
      CO(2) => \apl2_3_reg_2389_reg[7]_i_1_n_25\,
      CO(1) => \apl2_3_reg_2389_reg[7]_i_1_n_26\,
      CO(0) => \apl2_3_reg_2389_reg[7]_i_1_n_27\,
      DI(7) => \apl2_3_reg_2389[7]_i_2_n_20\,
      DI(6 downto 0) => sext_ln580_3_fu_1798_p1(6 downto 0),
      O(7 downto 0) => D(7 downto 0),
      S(7) => \apl2_3_reg_2389[7]_i_5_n_20\,
      S(6) => \apl2_3_reg_2389[7]_i_6_n_20\,
      S(5) => \apl2_3_reg_2389[7]_i_7_n_20\,
      S(4) => \apl2_3_reg_2389[7]_i_8_n_20\,
      S(3) => \apl2_3_reg_2389[7]_i_9_n_20\,
      S(2) => \apl2_3_reg_2389[7]_i_10_n_20\,
      S(1) => \apl2_3_reg_2389[7]_i_11_n_20\,
      S(0) => \apl2_3_reg_2389[7]_i_12_n_20\
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => add_ln317_fu_1467_p2(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \^b\(14),
      B(16) => \^b\(14),
      B(15) => \^b\(14),
      B(14 downto 0) => \^b\(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_78,
      P(46) => tmp_product_n_79,
      P(45) => tmp_product_n_80,
      P(44) => tmp_product_n_81,
      P(43) => tmp_product_n_82,
      P(42) => tmp_product_n_83,
      P(41) => tmp_product_n_84,
      P(40) => tmp_product_n_85,
      P(39) => tmp_product_n_86,
      P(38) => tmp_product_n_87,
      P(37) => tmp_product_n_88,
      P(36) => tmp_product_n_89,
      P(35) => tmp_product_n_90,
      P(34) => tmp_product_n_91,
      P(33) => tmp_product_n_92,
      P(32) => tmp_product_n_93,
      P(31) => tmp_product_n_94,
      P(30) => tmp_product_n_95,
      P(29) => tmp_product_n_96,
      P(28) => tmp_product_n_97,
      P(27) => tmp_product_n_98,
      P(26) => tmp_product_n_99,
      P(25) => tmp_product_n_100,
      P(24) => tmp_product_n_101,
      P(23) => tmp_product_n_102,
      P(22) => tmp_product_n_103,
      P(21) => tmp_product_n_104,
      P(20) => tmp_product_n_105,
      P(19) => tmp_product_n_106,
      P(18) => tmp_product_n_107,
      P(17) => tmp_product_n_108,
      P(16) => tmp_product_n_109,
      P(15) => tmp_product_n_110,
      P(14) => tmp_product_n_111,
      P(13) => tmp_product_n_112,
      P(12) => tmp_product_n_113,
      P(11) => tmp_product_n_114,
      P(10) => tmp_product_n_115,
      P(9) => tmp_product_n_116,
      P(8) => tmp_product_n_117,
      P(7) => tmp_product_n_118,
      P(6) => tmp_product_n_119,
      P(5) => tmp_product_n_120,
      P(4) => tmp_product_n_121,
      P(3) => tmp_product_n_122,
      P(2) => tmp_product_n_123,
      P(1) => tmp_product_n_124,
      P(0) => tmp_product_n_125,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_126,
      PCOUT(46) => tmp_product_n_127,
      PCOUT(45) => tmp_product_n_128,
      PCOUT(44) => tmp_product_n_129,
      PCOUT(43) => tmp_product_n_130,
      PCOUT(42) => tmp_product_n_131,
      PCOUT(41) => tmp_product_n_132,
      PCOUT(40) => tmp_product_n_133,
      PCOUT(39) => tmp_product_n_134,
      PCOUT(38) => tmp_product_n_135,
      PCOUT(37) => tmp_product_n_136,
      PCOUT(36) => tmp_product_n_137,
      PCOUT(35) => tmp_product_n_138,
      PCOUT(34) => tmp_product_n_139,
      PCOUT(33) => tmp_product_n_140,
      PCOUT(32) => tmp_product_n_141,
      PCOUT(31) => tmp_product_n_142,
      PCOUT(30) => tmp_product_n_143,
      PCOUT(29) => tmp_product_n_144,
      PCOUT(28) => tmp_product_n_145,
      PCOUT(27) => tmp_product_n_146,
      PCOUT(26) => tmp_product_n_147,
      PCOUT(25) => tmp_product_n_148,
      PCOUT(24) => tmp_product_n_149,
      PCOUT(23) => tmp_product_n_150,
      PCOUT(22) => tmp_product_n_151,
      PCOUT(21) => tmp_product_n_152,
      PCOUT(20) => tmp_product_n_153,
      PCOUT(19) => tmp_product_n_154,
      PCOUT(18) => tmp_product_n_155,
      PCOUT(17) => tmp_product_n_156,
      PCOUT(16) => tmp_product_n_157,
      PCOUT(15) => tmp_product_n_158,
      PCOUT(14) => tmp_product_n_159,
      PCOUT(13) => tmp_product_n_160,
      PCOUT(12) => tmp_product_n_161,
      PCOUT(11) => tmp_product_n_162,
      PCOUT(10) => tmp_product_n_163,
      PCOUT(9) => tmp_product_n_164,
      PCOUT(8) => tmp_product_n_165,
      PCOUT(7) => tmp_product_n_166,
      PCOUT(6) => tmp_product_n_167,
      PCOUT(5) => tmp_product_n_168,
      PCOUT(4) => tmp_product_n_169,
      PCOUT(3) => tmp_product_n_170,
      PCOUT(2) => tmp_product_n_171,
      PCOUT(1) => tmp_product_n_172,
      PCOUT(0) => tmp_product_n_173,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => RSTA,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => \^b\(14),
      A(28) => \^b\(14),
      A(27) => \^b\(14),
      A(26) => \^b\(14),
      A(25) => \^b\(14),
      A(24) => \^b\(14),
      A(23) => \^b\(14),
      A(22) => \^b\(14),
      A(21) => \^b\(14),
      A(20) => \^b\(14),
      A(19) => \^b\(14),
      A(18) => \^b\(14),
      A(17) => \^b\(14),
      A(16) => \^b\(14),
      A(15) => \^b\(14),
      A(14 downto 0) => \^b\(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => add_ln317_fu_1467_p2(31),
      B(16) => add_ln317_fu_1467_p2(31),
      B(15) => add_ln317_fu_1467_p2(31),
      B(14 downto 0) => add_ln317_fu_1467_p2(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_78\,
      P(46) => \tmp_product__0_n_79\,
      P(45) => \tmp_product__0_n_80\,
      P(44) => \tmp_product__0_n_81\,
      P(43) => \tmp_product__0_n_82\,
      P(42) => \tmp_product__0_n_83\,
      P(41) => \tmp_product__0_n_84\,
      P(40) => \tmp_product__0_n_85\,
      P(39) => \tmp_product__0_n_86\,
      P(38) => \tmp_product__0_n_87\,
      P(37) => \tmp_product__0_n_88\,
      P(36) => \tmp_product__0_n_89\,
      P(35) => \tmp_product__0_n_90\,
      P(34) => \tmp_product__0_n_91\,
      P(33) => \tmp_product__0_n_92\,
      P(32) => \tmp_product__0_n_93\,
      P(31) => \tmp_product__0_n_94\,
      P(30) => \tmp_product__0_n_95\,
      P(29) => \tmp_product__0_n_96\,
      P(28) => \tmp_product__0_n_97\,
      P(27) => \tmp_product__0_n_98\,
      P(26) => \tmp_product__0_n_99\,
      P(25) => \tmp_product__0_n_100\,
      P(24) => \tmp_product__0_n_101\,
      P(23) => \tmp_product__0_n_102\,
      P(22) => \tmp_product__0_n_103\,
      P(21) => \tmp_product__0_n_104\,
      P(20) => \tmp_product__0_n_105\,
      P(19) => \tmp_product__0_n_106\,
      P(18) => \tmp_product__0_n_107\,
      P(17) => \tmp_product__0_n_108\,
      P(16) => \tmp_product__0_n_109\,
      P(15) => \tmp_product__0_n_110\,
      P(14) => \tmp_product__0_n_111\,
      P(13) => \tmp_product__0_n_112\,
      P(12) => \tmp_product__0_n_113\,
      P(11) => \tmp_product__0_n_114\,
      P(10) => \tmp_product__0_n_115\,
      P(9) => \tmp_product__0_n_116\,
      P(8) => \tmp_product__0_n_117\,
      P(7) => \tmp_product__0_n_118\,
      P(6) => \tmp_product__0_n_119\,
      P(5) => \tmp_product__0_n_120\,
      P(4) => \tmp_product__0_n_121\,
      P(3) => \tmp_product__0_n_122\,
      P(2) => \tmp_product__0_n_123\,
      P(1) => \tmp_product__0_n_124\,
      P(0) => \tmp_product__0_n_125\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_126,
      PCIN(46) => tmp_product_n_127,
      PCIN(45) => tmp_product_n_128,
      PCIN(44) => tmp_product_n_129,
      PCIN(43) => tmp_product_n_130,
      PCIN(42) => tmp_product_n_131,
      PCIN(41) => tmp_product_n_132,
      PCIN(40) => tmp_product_n_133,
      PCIN(39) => tmp_product_n_134,
      PCIN(38) => tmp_product_n_135,
      PCIN(37) => tmp_product_n_136,
      PCIN(36) => tmp_product_n_137,
      PCIN(35) => tmp_product_n_138,
      PCIN(34) => tmp_product_n_139,
      PCIN(33) => tmp_product_n_140,
      PCIN(32) => tmp_product_n_141,
      PCIN(31) => tmp_product_n_142,
      PCIN(30) => tmp_product_n_143,
      PCIN(29) => tmp_product_n_144,
      PCIN(28) => tmp_product_n_145,
      PCIN(27) => tmp_product_n_146,
      PCIN(26) => tmp_product_n_147,
      PCIN(25) => tmp_product_n_148,
      PCIN(24) => tmp_product_n_149,
      PCIN(23) => tmp_product_n_150,
      PCIN(22) => tmp_product_n_151,
      PCIN(21) => tmp_product_n_152,
      PCIN(20) => tmp_product_n_153,
      PCIN(19) => tmp_product_n_154,
      PCIN(18) => tmp_product_n_155,
      PCIN(17) => tmp_product_n_156,
      PCIN(16) => tmp_product_n_157,
      PCIN(15) => tmp_product_n_158,
      PCIN(14) => tmp_product_n_159,
      PCIN(13) => tmp_product_n_160,
      PCIN(12) => tmp_product_n_161,
      PCIN(11) => tmp_product_n_162,
      PCIN(10) => tmp_product_n_163,
      PCIN(9) => tmp_product_n_164,
      PCIN(8) => tmp_product_n_165,
      PCIN(7) => tmp_product_n_166,
      PCIN(6) => tmp_product_n_167,
      PCIN(5) => tmp_product_n_168,
      PCIN(4) => tmp_product_n_169,
      PCIN(3) => tmp_product_n_170,
      PCIN(2) => tmp_product_n_171,
      PCIN(1) => tmp_product_n_172,
      PCIN(0) => tmp_product_n_173,
      PCOUT(47 downto 0) => \NLW_tmp_product__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => RSTA,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product__0_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln317_reg_2367_reg[31]\(17),
      I1 => \add_ln317_reg_2367_reg[31]\(18),
      O => \tmp_2_reg_2303_reg[30]\(7)
    );
\tmp_product__0_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln317_reg_2367_reg[31]\(16),
      I1 => \add_ln317_reg_2367_reg[31]\(17),
      O => \tmp_2_reg_2303_reg[30]\(6)
    );
\tmp_product__0_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln317_reg_2367_reg[31]\(15),
      I1 => \add_ln317_reg_2367_reg[31]\(16),
      O => \tmp_2_reg_2303_reg[30]\(5)
    );
\tmp_product__0_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln317_reg_2367_reg[31]\(14),
      I1 => \add_ln317_reg_2367_reg[31]\(15),
      O => \tmp_2_reg_2303_reg[30]\(4)
    );
\tmp_product__0_i_6__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln317_reg_2367_reg[31]\(13),
      I1 => \add_ln317_reg_2367_reg[31]\(14),
      O => \tmp_2_reg_2303_reg[30]\(3)
    );
\tmp_product__0_i_7__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln317_reg_2367_reg[31]\(12),
      I1 => \add_ln317_reg_2367_reg[31]\(13),
      O => \tmp_2_reg_2303_reg[30]\(2)
    );
\tmp_product__0_i_8__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln317_reg_2367_reg[31]\(11),
      I1 => \add_ln317_reg_2367_reg[31]\(12),
      O => \tmp_2_reg_2303_reg[30]\(1)
    );
\tmp_product__0_i_9__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln317_reg_2367_reg[31]\(10),
      I1 => \add_ln317_reg_2367_reg[31]\(11),
      O => \tmp_2_reg_2303_reg[30]\(0)
    );
\tmp_product__1\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \^grp_encode_fu_333_ph1_o\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => add_ln317_fu_1467_p2(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => \NLW_tmp_product__1_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__1_n_78\,
      P(46) => \tmp_product__1_n_79\,
      P(45) => \tmp_product__1_n_80\,
      P(44) => \tmp_product__1_n_81\,
      P(43) => \tmp_product__1_n_82\,
      P(42) => \tmp_product__1_n_83\,
      P(41) => \tmp_product__1_n_84\,
      P(40) => \tmp_product__1_n_85\,
      P(39) => \tmp_product__1_n_86\,
      P(38) => \tmp_product__1_n_87\,
      P(37) => \tmp_product__1_n_88\,
      P(36) => \tmp_product__1_n_89\,
      P(35) => \tmp_product__1_n_90\,
      P(34) => \tmp_product__1_n_91\,
      P(33) => \tmp_product__1_n_92\,
      P(32) => \tmp_product__1_n_93\,
      P(31) => \tmp_product__1_n_94\,
      P(30) => \tmp_product__1_n_95\,
      P(29) => \tmp_product__1_n_96\,
      P(28) => \tmp_product__1_n_97\,
      P(27) => \tmp_product__1_n_98\,
      P(26) => \tmp_product__1_n_99\,
      P(25) => \tmp_product__1_n_100\,
      P(24) => \tmp_product__1_n_101\,
      P(23) => \tmp_product__1_n_102\,
      P(22) => \tmp_product__1_n_103\,
      P(21) => \tmp_product__1_n_104\,
      P(20) => \tmp_product__1_n_105\,
      P(19) => \tmp_product__1_n_106\,
      P(18) => \tmp_product__1_n_107\,
      P(17) => \tmp_product__1_n_108\,
      P(16) => \tmp_product__1_n_109\,
      P(15) => \tmp_product__1_n_110\,
      P(14) => \tmp_product__1_n_111\,
      P(13) => \tmp_product__1_n_112\,
      P(12) => \tmp_product__1_n_113\,
      P(11) => \tmp_product__1_n_114\,
      P(10) => \tmp_product__1_n_115\,
      P(9) => \tmp_product__1_n_116\,
      P(8) => \tmp_product__1_n_117\,
      P(7) => \tmp_product__1_n_118\,
      P(6) => \tmp_product__1_n_119\,
      P(5) => \tmp_product__1_n_120\,
      P(4) => \tmp_product__1_n_121\,
      P(3) => \tmp_product__1_n_122\,
      P(2) => \tmp_product__1_n_123\,
      P(1) => \tmp_product__1_n_124\,
      P(0) => \tmp_product__1_n_125\,
      PATTERNBDETECT => \NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__1_n_126\,
      PCOUT(46) => \tmp_product__1_n_127\,
      PCOUT(45) => \tmp_product__1_n_128\,
      PCOUT(44) => \tmp_product__1_n_129\,
      PCOUT(43) => \tmp_product__1_n_130\,
      PCOUT(42) => \tmp_product__1_n_131\,
      PCOUT(41) => \tmp_product__1_n_132\,
      PCOUT(40) => \tmp_product__1_n_133\,
      PCOUT(39) => \tmp_product__1_n_134\,
      PCOUT(38) => \tmp_product__1_n_135\,
      PCOUT(37) => \tmp_product__1_n_136\,
      PCOUT(36) => \tmp_product__1_n_137\,
      PCOUT(35) => \tmp_product__1_n_138\,
      PCOUT(34) => \tmp_product__1_n_139\,
      PCOUT(33) => \tmp_product__1_n_140\,
      PCOUT(32) => \tmp_product__1_n_141\,
      PCOUT(31) => \tmp_product__1_n_142\,
      PCOUT(30) => \tmp_product__1_n_143\,
      PCOUT(29) => \tmp_product__1_n_144\,
      PCOUT(28) => \tmp_product__1_n_145\,
      PCOUT(27) => \tmp_product__1_n_146\,
      PCOUT(26) => \tmp_product__1_n_147\,
      PCOUT(25) => \tmp_product__1_n_148\,
      PCOUT(24) => \tmp_product__1_n_149\,
      PCOUT(23) => \tmp_product__1_n_150\,
      PCOUT(22) => \tmp_product__1_n_151\,
      PCOUT(21) => \tmp_product__1_n_152\,
      PCOUT(20) => \tmp_product__1_n_153\,
      PCOUT(19) => \tmp_product__1_n_154\,
      PCOUT(18) => \tmp_product__1_n_155\,
      PCOUT(17) => \tmp_product__1_n_156\,
      PCOUT(16) => \tmp_product__1_n_157\,
      PCOUT(15) => \tmp_product__1_n_158\,
      PCOUT(14) => \tmp_product__1_n_159\,
      PCOUT(13) => \tmp_product__1_n_160\,
      PCOUT(12) => \tmp_product__1_n_161\,
      PCOUT(11) => \tmp_product__1_n_162\,
      PCOUT(10) => \tmp_product__1_n_163\,
      PCOUT(9) => \tmp_product__1_n_164\,
      PCOUT(8) => \tmp_product__1_n_165\,
      PCOUT(7) => \tmp_product__1_n_166\,
      PCOUT(6) => \tmp_product__1_n_167\,
      PCOUT(5) => \tmp_product__1_n_168\,
      PCOUT(4) => \tmp_product__1_n_169\,
      PCOUT(3) => \tmp_product__1_n_170\,
      PCOUT(2) => \tmp_product__1_n_171\,
      PCOUT(1) => \tmp_product__1_n_172\,
      PCOUT(0) => \tmp_product__1_n_173\,
      RSTA => RSTA,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__1_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__1_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product__1_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ph1_reg[31]\(7),
      I1 => Q(1),
      I2 => ph1(7),
      O => \^grp_encode_fu_333_ph1_o\(7)
    );
\tmp_product__1_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ph1_reg[31]\(6),
      I1 => Q(1),
      I2 => ph1(6),
      O => \^grp_encode_fu_333_ph1_o\(6)
    );
\tmp_product__1_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ph1_reg[31]\(5),
      I1 => Q(1),
      I2 => ph1(5),
      O => \^grp_encode_fu_333_ph1_o\(5)
    );
\tmp_product__1_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ph1_reg[31]\(4),
      I1 => Q(1),
      I2 => ph1(4),
      O => \^grp_encode_fu_333_ph1_o\(4)
    );
\tmp_product__1_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ph1_reg[31]\(3),
      I1 => Q(1),
      I2 => ph1(3),
      O => \^grp_encode_fu_333_ph1_o\(3)
    );
\tmp_product__1_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ph1_reg[31]\(2),
      I1 => Q(1),
      I2 => ph1(2),
      O => \^grp_encode_fu_333_ph1_o\(2)
    );
\tmp_product__1_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ph1_reg[31]\(1),
      I1 => Q(1),
      I2 => ph1(1),
      O => \^grp_encode_fu_333_ph1_o\(1)
    );
\tmp_product__1_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ph1_reg[31]\(0),
      I1 => Q(1),
      I2 => ph1(0),
      O => \^grp_encode_fu_333_ph1_o\(0)
    );
\tmp_product__1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ph1_reg[31]\(16),
      I1 => Q(1),
      I2 => ph1(16),
      O => \^grp_encode_fu_333_ph1_o\(16)
    );
\tmp_product__1_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ph1_reg[31]\(15),
      I1 => Q(1),
      I2 => ph1(15),
      O => \^grp_encode_fu_333_ph1_o\(15)
    );
\tmp_product__1_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ph1_reg[31]\(14),
      I1 => Q(1),
      I2 => ph1(14),
      O => \^grp_encode_fu_333_ph1_o\(14)
    );
\tmp_product__1_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ph1_reg[31]\(13),
      I1 => Q(1),
      I2 => ph1(13),
      O => \^grp_encode_fu_333_ph1_o\(13)
    );
\tmp_product__1_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ph1_reg[31]\(12),
      I1 => Q(1),
      I2 => ph1(12),
      O => \^grp_encode_fu_333_ph1_o\(12)
    );
\tmp_product__1_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ph1_reg[31]\(11),
      I1 => Q(1),
      I2 => ph1(11),
      O => \^grp_encode_fu_333_ph1_o\(11)
    );
\tmp_product__1_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ph1_reg[31]\(10),
      I1 => Q(1),
      I2 => ph1(10),
      O => \^grp_encode_fu_333_ph1_o\(10)
    );
\tmp_product__1_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ph1_reg[31]\(9),
      I1 => Q(1),
      I2 => ph1(9),
      O => \^grp_encode_fu_333_ph1_o\(9)
    );
\tmp_product__1_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ph1_reg[31]\(8),
      I1 => Q(1),
      I2 => ph1(8),
      O => \^grp_encode_fu_333_ph1_o\(8)
    );
\tmp_product__2\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \^grp_encode_fu_333_ph1_o\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => add_ln317_fu_1467_p2(31),
      B(16) => add_ln317_fu_1467_p2(31),
      B(15) => add_ln317_fu_1467_p2(31),
      B(14 downto 0) => add_ln317_fu_1467_p2(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__2_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__2_n_78\,
      P(46) => \tmp_product__2_n_79\,
      P(45) => \tmp_product__2_n_80\,
      P(44) => \tmp_product__2_n_81\,
      P(43) => \tmp_product__2_n_82\,
      P(42) => \tmp_product__2_n_83\,
      P(41) => \tmp_product__2_n_84\,
      P(40) => \tmp_product__2_n_85\,
      P(39) => \tmp_product__2_n_86\,
      P(38) => \tmp_product__2_n_87\,
      P(37) => \tmp_product__2_n_88\,
      P(36) => \tmp_product__2_n_89\,
      P(35) => \tmp_product__2_n_90\,
      P(34) => \tmp_product__2_n_91\,
      P(33) => \tmp_product__2_n_92\,
      P(32) => \tmp_product__2_n_93\,
      P(31) => \tmp_product__2_n_94\,
      P(30) => \tmp_product__2_n_95\,
      P(29) => \tmp_product__2_n_96\,
      P(28) => \tmp_product__2_n_97\,
      P(27) => \tmp_product__2_n_98\,
      P(26) => \tmp_product__2_n_99\,
      P(25) => \tmp_product__2_n_100\,
      P(24) => \tmp_product__2_n_101\,
      P(23) => \tmp_product__2_n_102\,
      P(22) => \tmp_product__2_n_103\,
      P(21) => \tmp_product__2_n_104\,
      P(20) => \tmp_product__2_n_105\,
      P(19) => \tmp_product__2_n_106\,
      P(18) => \tmp_product__2_n_107\,
      P(17) => \tmp_product__2_n_108\,
      P(16) => \tmp_product__2_n_109\,
      P(15) => \tmp_product__2_n_110\,
      P(14) => \tmp_product__2_n_111\,
      P(13) => \tmp_product__2_n_112\,
      P(12) => \tmp_product__2_n_113\,
      P(11) => \tmp_product__2_n_114\,
      P(10) => \tmp_product__2_n_115\,
      P(9) => \tmp_product__2_n_116\,
      P(8) => \tmp_product__2_n_117\,
      P(7) => \tmp_product__2_n_118\,
      P(6) => \tmp_product__2_n_119\,
      P(5) => \tmp_product__2_n_120\,
      P(4) => \tmp_product__2_n_121\,
      P(3) => \tmp_product__2_n_122\,
      P(2) => \tmp_product__2_n_123\,
      P(1) => \tmp_product__2_n_124\,
      P(0) => \tmp_product__2_n_125\,
      PATTERNBDETECT => \NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \tmp_product__1_n_126\,
      PCIN(46) => \tmp_product__1_n_127\,
      PCIN(45) => \tmp_product__1_n_128\,
      PCIN(44) => \tmp_product__1_n_129\,
      PCIN(43) => \tmp_product__1_n_130\,
      PCIN(42) => \tmp_product__1_n_131\,
      PCIN(41) => \tmp_product__1_n_132\,
      PCIN(40) => \tmp_product__1_n_133\,
      PCIN(39) => \tmp_product__1_n_134\,
      PCIN(38) => \tmp_product__1_n_135\,
      PCIN(37) => \tmp_product__1_n_136\,
      PCIN(36) => \tmp_product__1_n_137\,
      PCIN(35) => \tmp_product__1_n_138\,
      PCIN(34) => \tmp_product__1_n_139\,
      PCIN(33) => \tmp_product__1_n_140\,
      PCIN(32) => \tmp_product__1_n_141\,
      PCIN(31) => \tmp_product__1_n_142\,
      PCIN(30) => \tmp_product__1_n_143\,
      PCIN(29) => \tmp_product__1_n_144\,
      PCIN(28) => \tmp_product__1_n_145\,
      PCIN(27) => \tmp_product__1_n_146\,
      PCIN(26) => \tmp_product__1_n_147\,
      PCIN(25) => \tmp_product__1_n_148\,
      PCIN(24) => \tmp_product__1_n_149\,
      PCIN(23) => \tmp_product__1_n_150\,
      PCIN(22) => \tmp_product__1_n_151\,
      PCIN(21) => \tmp_product__1_n_152\,
      PCIN(20) => \tmp_product__1_n_153\,
      PCIN(19) => \tmp_product__1_n_154\,
      PCIN(18) => \tmp_product__1_n_155\,
      PCIN(17) => \tmp_product__1_n_156\,
      PCIN(16) => \tmp_product__1_n_157\,
      PCIN(15) => \tmp_product__1_n_158\,
      PCIN(14) => \tmp_product__1_n_159\,
      PCIN(13) => \tmp_product__1_n_160\,
      PCIN(12) => \tmp_product__1_n_161\,
      PCIN(11) => \tmp_product__1_n_162\,
      PCIN(10) => \tmp_product__1_n_163\,
      PCIN(9) => \tmp_product__1_n_164\,
      PCIN(8) => \tmp_product__1_n_165\,
      PCIN(7) => \tmp_product__1_n_166\,
      PCIN(6) => \tmp_product__1_n_167\,
      PCIN(5) => \tmp_product__1_n_168\,
      PCIN(4) => \tmp_product__1_n_169\,
      PCIN(3) => \tmp_product__1_n_170\,
      PCIN(2) => \tmp_product__1_n_171\,
      PCIN(1) => \tmp_product__1_n_172\,
      PCIN(0) => \tmp_product__1_n_173\,
      PCOUT(47 downto 0) => \NLW_tmp_product__2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => RSTA,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__2_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__2_XOROUT_UNCONNECTED\(7 downto 0)
    );
tmp_product_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => tmp_product_carry_n_20,
      CO(6) => tmp_product_carry_n_21,
      CO(5) => tmp_product_carry_n_22,
      CO(4) => tmp_product_carry_n_23,
      CO(3) => tmp_product_carry_n_24,
      CO(2) => tmp_product_carry_n_25,
      CO(1) => tmp_product_carry_n_26,
      CO(0) => tmp_product_carry_n_27,
      DI(7) => \tmp_product__2_n_119\,
      DI(6) => \tmp_product__2_n_120\,
      DI(5) => \tmp_product__2_n_121\,
      DI(4) => \tmp_product__2_n_122\,
      DI(3) => \tmp_product__2_n_123\,
      DI(2) => \tmp_product__2_n_124\,
      DI(1) => \tmp_product__2_n_125\,
      DI(0) => '0',
      O(7 downto 0) => NLW_tmp_product_carry_O_UNCONNECTED(7 downto 0),
      S(7) => \tmp_product_carry_i_1__3_n_20\,
      S(6) => \tmp_product_carry_i_2__3_n_20\,
      S(5) => \tmp_product_carry_i_3__3_n_20\,
      S(4) => \tmp_product_carry_i_4__3_n_20\,
      S(3) => \tmp_product_carry_i_5__3_n_20\,
      S(2) => \tmp_product_carry_i_6__3_n_20\,
      S(1) => \tmp_product_carry_i_7__2_n_20\,
      S(0) => \tmp_product__1_n_109\
    );
\tmp_product_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => tmp_product_carry_n_20,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__0_n_20\,
      CO(6) => \tmp_product_carry__0_n_21\,
      CO(5) => \tmp_product_carry__0_n_22\,
      CO(4) => \tmp_product_carry__0_n_23\,
      CO(3) => \tmp_product_carry__0_n_24\,
      CO(2) => \tmp_product_carry__0_n_25\,
      CO(1) => \tmp_product_carry__0_n_26\,
      CO(0) => \tmp_product_carry__0_n_27\,
      DI(7) => \tmp_product__2_n_111\,
      DI(6) => \tmp_product__2_n_112\,
      DI(5) => \tmp_product__2_n_113\,
      DI(4) => \tmp_product__2_n_114\,
      DI(3) => \tmp_product__2_n_115\,
      DI(2) => \tmp_product__2_n_116\,
      DI(1) => \tmp_product__2_n_117\,
      DI(0) => \tmp_product__2_n_118\,
      O(7 downto 0) => \NLW_tmp_product_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__0_i_1__2_n_20\,
      S(6) => \tmp_product_carry__0_i_2__2_n_20\,
      S(5) => \tmp_product_carry__0_i_3__2_n_20\,
      S(4) => \tmp_product_carry__0_i_4__2_n_20\,
      S(3) => \tmp_product_carry__0_i_5__2_n_20\,
      S(2) => \tmp_product_carry__0_i_6__2_n_20\,
      S(1) => \tmp_product_carry__0_i_7__2_n_20\,
      S(0) => \tmp_product_carry__0_i_8__2_n_20\
    );
\tmp_product_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_111\,
      I1 => tmp_product_n_111,
      O => \tmp_product_carry__0_i_1__2_n_20\
    );
\tmp_product_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_112\,
      I1 => tmp_product_n_112,
      O => \tmp_product_carry__0_i_2__2_n_20\
    );
\tmp_product_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_113\,
      I1 => tmp_product_n_113,
      O => \tmp_product_carry__0_i_3__2_n_20\
    );
\tmp_product_carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_114\,
      I1 => tmp_product_n_114,
      O => \tmp_product_carry__0_i_4__2_n_20\
    );
\tmp_product_carry__0_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_115\,
      I1 => tmp_product_n_115,
      O => \tmp_product_carry__0_i_5__2_n_20\
    );
\tmp_product_carry__0_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_116\,
      I1 => tmp_product_n_116,
      O => \tmp_product_carry__0_i_6__2_n_20\
    );
\tmp_product_carry__0_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_117\,
      I1 => tmp_product_n_117,
      O => \tmp_product_carry__0_i_7__2_n_20\
    );
\tmp_product_carry__0_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_118\,
      I1 => tmp_product_n_118,
      O => \tmp_product_carry__0_i_8__2_n_20\
    );
\tmp_product_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__0_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__1_n_20\,
      CO(6) => \tmp_product_carry__1_n_21\,
      CO(5) => \tmp_product_carry__1_n_22\,
      CO(4) => \tmp_product_carry__1_n_23\,
      CO(3) => \tmp_product_carry__1_n_24\,
      CO(2) => \tmp_product_carry__1_n_25\,
      CO(1) => \tmp_product_carry__1_n_26\,
      CO(0) => \tmp_product_carry__1_n_27\,
      DI(7) => \tmp_product__2_n_103\,
      DI(6) => \tmp_product__2_n_104\,
      DI(5) => \tmp_product__2_n_105\,
      DI(4) => \tmp_product__2_n_106\,
      DI(3) => \tmp_product__2_n_107\,
      DI(2) => \tmp_product__2_n_108\,
      DI(1) => \tmp_product__2_n_109\,
      DI(0) => \tmp_product__2_n_110\,
      O(7 downto 0) => \NLW_tmp_product_carry__1_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__1_i_1__2_n_20\,
      S(6) => \tmp_product_carry__1_i_2__2_n_20\,
      S(5) => \tmp_product_carry__1_i_3__2_n_20\,
      S(4) => \tmp_product_carry__1_i_4__2_n_20\,
      S(3) => \tmp_product_carry__1_i_5__2_n_20\,
      S(2) => \tmp_product_carry__1_i_6__2_n_20\,
      S(1) => \tmp_product_carry__1_i_7__2_n_20\,
      S(0) => \tmp_product_carry__1_i_8__2_n_20\
    );
\tmp_product_carry__1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_103\,
      I1 => \tmp_product__0_n_120\,
      O => \tmp_product_carry__1_i_1__2_n_20\
    );
\tmp_product_carry__1_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_104\,
      I1 => \tmp_product__0_n_121\,
      O => \tmp_product_carry__1_i_2__2_n_20\
    );
\tmp_product_carry__1_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_105\,
      I1 => \tmp_product__0_n_122\,
      O => \tmp_product_carry__1_i_3__2_n_20\
    );
\tmp_product_carry__1_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_106\,
      I1 => \tmp_product__0_n_123\,
      O => \tmp_product_carry__1_i_4__2_n_20\
    );
\tmp_product_carry__1_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_107\,
      I1 => \tmp_product__0_n_124\,
      O => \tmp_product_carry__1_i_5__2_n_20\
    );
\tmp_product_carry__1_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_108\,
      I1 => \tmp_product__0_n_125\,
      O => \tmp_product_carry__1_i_6__2_n_20\
    );
\tmp_product_carry__1_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_109\,
      I1 => tmp_product_n_109,
      O => \tmp_product_carry__1_i_7__2_n_20\
    );
\tmp_product_carry__1_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_110\,
      I1 => tmp_product_n_110,
      O => \tmp_product_carry__1_i_8__2_n_20\
    );
\tmp_product_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__1_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__2_n_20\,
      CO(6) => \tmp_product_carry__2_n_21\,
      CO(5) => \tmp_product_carry__2_n_22\,
      CO(4) => \tmp_product_carry__2_n_23\,
      CO(3) => \tmp_product_carry__2_n_24\,
      CO(2) => \tmp_product_carry__2_n_25\,
      CO(1) => \tmp_product_carry__2_n_26\,
      CO(0) => \tmp_product_carry__2_n_27\,
      DI(7) => \tmp_product__2_n_95\,
      DI(6) => \tmp_product__2_n_96\,
      DI(5) => \tmp_product__2_n_97\,
      DI(4) => \tmp_product__2_n_98\,
      DI(3) => \tmp_product__2_n_99\,
      DI(2) => \tmp_product__2_n_100\,
      DI(1) => \tmp_product__2_n_101\,
      DI(0) => \tmp_product__2_n_102\,
      O(7 downto 0) => \NLW_tmp_product_carry__2_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__2_i_1__2_n_20\,
      S(6) => \tmp_product_carry__2_i_2__2_n_20\,
      S(5) => \tmp_product_carry__2_i_3__2_n_20\,
      S(4) => \tmp_product_carry__2_i_4__2_n_20\,
      S(3) => \tmp_product_carry__2_i_5__2_n_20\,
      S(2) => \tmp_product_carry__2_i_6__2_n_20\,
      S(1) => \tmp_product_carry__2_i_7__2_n_20\,
      S(0) => \tmp_product_carry__2_i_8__2_n_20\
    );
\tmp_product_carry__2_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_95\,
      I1 => \tmp_product__0_n_112\,
      O => \tmp_product_carry__2_i_1__2_n_20\
    );
\tmp_product_carry__2_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_96\,
      I1 => \tmp_product__0_n_113\,
      O => \tmp_product_carry__2_i_2__2_n_20\
    );
\tmp_product_carry__2_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_97\,
      I1 => \tmp_product__0_n_114\,
      O => \tmp_product_carry__2_i_3__2_n_20\
    );
\tmp_product_carry__2_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_98\,
      I1 => \tmp_product__0_n_115\,
      O => \tmp_product_carry__2_i_4__2_n_20\
    );
\tmp_product_carry__2_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_99\,
      I1 => \tmp_product__0_n_116\,
      O => \tmp_product_carry__2_i_5__2_n_20\
    );
\tmp_product_carry__2_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_100\,
      I1 => \tmp_product__0_n_117\,
      O => \tmp_product_carry__2_i_6__2_n_20\
    );
\tmp_product_carry__2_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_101\,
      I1 => \tmp_product__0_n_118\,
      O => \tmp_product_carry__2_i_7__2_n_20\
    );
\tmp_product_carry__2_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_102\,
      I1 => \tmp_product__0_n_119\,
      O => \tmp_product_carry__2_i_8__2_n_20\
    );
\tmp_product_carry__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__2_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__3_n_20\,
      CO(6) => \tmp_product_carry__3_n_21\,
      CO(5) => \tmp_product_carry__3_n_22\,
      CO(4) => \tmp_product_carry__3_n_23\,
      CO(3) => \tmp_product_carry__3_n_24\,
      CO(2) => \tmp_product_carry__3_n_25\,
      CO(1) => \tmp_product_carry__3_n_26\,
      CO(0) => \tmp_product_carry__3_n_27\,
      DI(7) => \tmp_product__2_n_87\,
      DI(6) => \tmp_product__2_n_88\,
      DI(5) => \tmp_product__2_n_89\,
      DI(4) => \tmp_product__2_n_90\,
      DI(3) => \tmp_product__2_n_91\,
      DI(2) => \tmp_product__2_n_92\,
      DI(1) => \tmp_product__2_n_93\,
      DI(0) => \tmp_product__2_n_94\,
      O(7 downto 0) => \NLW_tmp_product_carry__3_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__3_i_1__2_n_20\,
      S(6) => \tmp_product_carry__3_i_2__2_n_20\,
      S(5) => \tmp_product_carry__3_i_3__2_n_20\,
      S(4) => \tmp_product_carry__3_i_4__2_n_20\,
      S(3) => \tmp_product_carry__3_i_5__2_n_20\,
      S(2) => \tmp_product_carry__3_i_6__2_n_20\,
      S(1) => \tmp_product_carry__3_i_7__2_n_20\,
      S(0) => \tmp_product_carry__3_i_8__2_n_20\
    );
\tmp_product_carry__3_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_87\,
      I1 => \tmp_product__0_n_104\,
      O => \tmp_product_carry__3_i_1__2_n_20\
    );
\tmp_product_carry__3_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_88\,
      I1 => \tmp_product__0_n_105\,
      O => \tmp_product_carry__3_i_2__2_n_20\
    );
\tmp_product_carry__3_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_89\,
      I1 => \tmp_product__0_n_106\,
      O => \tmp_product_carry__3_i_3__2_n_20\
    );
\tmp_product_carry__3_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_90\,
      I1 => \tmp_product__0_n_107\,
      O => \tmp_product_carry__3_i_4__2_n_20\
    );
\tmp_product_carry__3_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_91\,
      I1 => \tmp_product__0_n_108\,
      O => \tmp_product_carry__3_i_5__2_n_20\
    );
\tmp_product_carry__3_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_92\,
      I1 => \tmp_product__0_n_109\,
      O => \tmp_product_carry__3_i_6__2_n_20\
    );
\tmp_product_carry__3_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_93\,
      I1 => \tmp_product__0_n_110\,
      O => \tmp_product_carry__3_i_7__2_n_20\
    );
\tmp_product_carry__3_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_94\,
      I1 => \tmp_product__0_n_111\,
      O => \tmp_product_carry__3_i_8__2_n_20\
    );
\tmp_product_carry__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__3_n_20\,
      CI_TOP => '0',
      CO(7) => \NLW_tmp_product_carry__4_CO_UNCONNECTED\(7),
      CO(6) => \tmp_product_carry__4_n_21\,
      CO(5) => \tmp_product_carry__4_n_22\,
      CO(4) => \tmp_product_carry__4_n_23\,
      CO(3) => \tmp_product_carry__4_n_24\,
      CO(2) => \tmp_product_carry__4_n_25\,
      CO(1) => \tmp_product_carry__4_n_26\,
      CO(0) => \tmp_product_carry__4_n_27\,
      DI(7) => '0',
      DI(6) => \tmp_product__2_n_80\,
      DI(5) => \tmp_product__2_n_81\,
      DI(4) => \tmp_product__2_n_82\,
      DI(3) => \tmp_product__2_n_83\,
      DI(2) => \tmp_product__2_n_84\,
      DI(1) => \tmp_product__2_n_85\,
      DI(0) => \tmp_product__2_n_86\,
      O(7) => \^o\(0),
      O(6 downto 0) => \NLW_tmp_product_carry__4_O_UNCONNECTED\(6 downto 0),
      S(7) => \tmp_product_carry__4_i_1__2_n_20\,
      S(6) => \tmp_product_carry__4_i_2__2_n_20\,
      S(5) => \tmp_product_carry__4_i_3__2_n_20\,
      S(4) => \tmp_product_carry__4_i_4__2_n_20\,
      S(3) => \tmp_product_carry__4_i_5__2_n_20\,
      S(2) => \tmp_product_carry__4_i_6__2_n_20\,
      S(1) => \tmp_product_carry__4_i_7__2_n_20\,
      S(0) => \tmp_product_carry__4_i_8__2_n_20\
    );
\tmp_product_carry__4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_n_96\,
      I1 => \tmp_product__2_n_79\,
      O => \tmp_product_carry__4_i_1__2_n_20\
    );
\tmp_product_carry__4_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_80\,
      I1 => \tmp_product__0_n_97\,
      O => \tmp_product_carry__4_i_2__2_n_20\
    );
\tmp_product_carry__4_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_81\,
      I1 => \tmp_product__0_n_98\,
      O => \tmp_product_carry__4_i_3__2_n_20\
    );
\tmp_product_carry__4_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_82\,
      I1 => \tmp_product__0_n_99\,
      O => \tmp_product_carry__4_i_4__2_n_20\
    );
\tmp_product_carry__4_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_83\,
      I1 => \tmp_product__0_n_100\,
      O => \tmp_product_carry__4_i_5__2_n_20\
    );
\tmp_product_carry__4_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_84\,
      I1 => \tmp_product__0_n_101\,
      O => \tmp_product_carry__4_i_6__2_n_20\
    );
\tmp_product_carry__4_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_85\,
      I1 => \tmp_product__0_n_102\,
      O => \tmp_product_carry__4_i_7__2_n_20\
    );
\tmp_product_carry__4_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_86\,
      I1 => \tmp_product__0_n_103\,
      O => \tmp_product_carry__4_i_8__2_n_20\
    );
\tmp_product_carry_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_119\,
      I1 => tmp_product_n_119,
      O => \tmp_product_carry_i_1__3_n_20\
    );
\tmp_product_carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_120\,
      I1 => tmp_product_n_120,
      O => \tmp_product_carry_i_2__3_n_20\
    );
\tmp_product_carry_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_121\,
      I1 => tmp_product_n_121,
      O => \tmp_product_carry_i_3__3_n_20\
    );
\tmp_product_carry_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_122\,
      I1 => tmp_product_n_122,
      O => \tmp_product_carry_i_4__3_n_20\
    );
\tmp_product_carry_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_123\,
      I1 => tmp_product_n_123,
      O => \tmp_product_carry_i_5__3_n_20\
    );
\tmp_product_carry_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_124\,
      I1 => tmp_product_n_124,
      O => \tmp_product_carry_i_6__3_n_20\
    );
\tmp_product_carry_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_125\,
      I1 => tmp_product_n_125,
      O => \tmp_product_carry_i_7__2_n_20\
    );
\tmp_product_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ph1_reg[31]\(22),
      I1 => Q(1),
      I2 => ph1(22),
      O => \^b\(5)
    );
\tmp_product_i_11__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ph1_reg[31]\(21),
      I1 => Q(1),
      I2 => ph1(21),
      O => \^b\(4)
    );
\tmp_product_i_12__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ph1_reg[31]\(20),
      I1 => Q(1),
      I2 => ph1(20),
      O => \^b\(3)
    );
\tmp_product_i_13__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ph1_reg[31]\(19),
      I1 => Q(1),
      I2 => ph1(19),
      O => \^b\(2)
    );
\tmp_product_i_14__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ph1_reg[31]\(18),
      I1 => Q(1),
      I2 => ph1(18),
      O => \^b\(1)
    );
\tmp_product_i_15__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ph1_reg[31]\(17),
      I1 => Q(1),
      I2 => ph1(17),
      O => \^b\(0)
    );
\tmp_product_i_19__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln317_reg_2367_reg[31]\(9),
      I1 => \add_ln317_reg_2367_reg[31]\(10),
      O => \tmp_2_reg_2303_reg[22]\(7)
    );
\tmp_product_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ph1_reg[31]\(31),
      I1 => Q(1),
      I2 => ph1(31),
      O => \^b\(14)
    );
\tmp_product_i_20__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln317_reg_2367_reg[31]\(8),
      I1 => \add_ln317_reg_2367_reg[31]\(9),
      O => \tmp_2_reg_2303_reg[22]\(6)
    );
\tmp_product_i_21__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln317_reg_2367_reg[31]\(7),
      I1 => \add_ln317_reg_2367_reg[31]\(8),
      O => \tmp_2_reg_2303_reg[22]\(5)
    );
\tmp_product_i_22__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln317_reg_2367_reg[31]\(6),
      I1 => \add_ln317_reg_2367_reg[31]\(7),
      O => \tmp_2_reg_2303_reg[22]\(4)
    );
\tmp_product_i_23__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln317_reg_2367_reg[31]\(5),
      I1 => \add_ln317_reg_2367_reg[31]\(6),
      O => \tmp_2_reg_2303_reg[22]\(3)
    );
\tmp_product_i_24__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln317_reg_2367_reg[31]\(4),
      I1 => \add_ln317_reg_2367_reg[31]\(5),
      O => \tmp_2_reg_2303_reg[22]\(2)
    );
\tmp_product_i_25__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln317_reg_2367_reg[31]\(3),
      I1 => \add_ln317_reg_2367_reg[31]\(4),
      O => \tmp_2_reg_2303_reg[22]\(1)
    );
\tmp_product_i_26__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln317_reg_2367_reg[31]\(2),
      I1 => \add_ln317_reg_2367_reg[31]\(3),
      O => \tmp_2_reg_2303_reg[22]\(0)
    );
tmp_product_i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \add_ln317_reg_2367_reg[31]\(0),
      O => DI(0)
    );
\tmp_product_i_28__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln317_reg_2367_reg[31]\(1),
      I1 => \add_ln317_reg_2367_reg[31]\(2),
      O => \tmp_2_reg_2303_reg[14]\(1)
    );
\tmp_product_i_29__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln317_reg_2367_reg[31]\(0),
      I1 => \add_ln317_reg_2367_reg[31]\(1),
      O => \tmp_2_reg_2303_reg[14]\(0)
    );
\tmp_product_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ph1_reg[31]\(30),
      I1 => Q(1),
      I2 => ph1(30),
      O => \^b\(13)
    );
\tmp_product_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ph1_reg[31]\(29),
      I1 => Q(1),
      I2 => ph1(29),
      O => \^b\(12)
    );
\tmp_product_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ph1_reg[31]\(28),
      I1 => Q(1),
      I2 => ph1(28),
      O => \^b\(11)
    );
\tmp_product_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ph1_reg[31]\(27),
      I1 => Q(1),
      I2 => ph1(27),
      O => \^b\(10)
    );
\tmp_product_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ph1_reg[31]\(26),
      I1 => Q(1),
      I2 => ph1(26),
      O => \^b\(9)
    );
\tmp_product_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ph1_reg[31]\(25),
      I1 => Q(1),
      I2 => ph1(25),
      O => \^b\(8)
    );
\tmp_product_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ph1_reg[31]\(24),
      I1 => Q(1),
      I2 => ph1(24),
      O => \^b\(7)
    );
\tmp_product_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ph1_reg[31]\(23),
      I1 => Q(1),
      I2 => ph1(23),
      O => \^b\(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_11 is
  port (
    B : out STD_LOGIC_VECTOR ( 14 downto 0 );
    grp_encode_fu_333_ph2_o : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_clk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CEA2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    RSTA : in STD_LOGIC;
    add_ln317_fu_1467_p2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ph1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ph2 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_11 : entity is "adpcm_main_mul_32s_32s_64_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_11 is
  signal \^b\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^grp_encode_fu_333_ph2_o\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal \tmp_product__1_n_100\ : STD_LOGIC;
  signal \tmp_product__1_n_101\ : STD_LOGIC;
  signal \tmp_product__1_n_102\ : STD_LOGIC;
  signal \tmp_product__1_n_103\ : STD_LOGIC;
  signal \tmp_product__1_n_104\ : STD_LOGIC;
  signal \tmp_product__1_n_105\ : STD_LOGIC;
  signal \tmp_product__1_n_106\ : STD_LOGIC;
  signal \tmp_product__1_n_107\ : STD_LOGIC;
  signal \tmp_product__1_n_108\ : STD_LOGIC;
  signal \tmp_product__1_n_109\ : STD_LOGIC;
  signal \tmp_product__1_n_110\ : STD_LOGIC;
  signal \tmp_product__1_n_111\ : STD_LOGIC;
  signal \tmp_product__1_n_112\ : STD_LOGIC;
  signal \tmp_product__1_n_113\ : STD_LOGIC;
  signal \tmp_product__1_n_114\ : STD_LOGIC;
  signal \tmp_product__1_n_115\ : STD_LOGIC;
  signal \tmp_product__1_n_116\ : STD_LOGIC;
  signal \tmp_product__1_n_117\ : STD_LOGIC;
  signal \tmp_product__1_n_118\ : STD_LOGIC;
  signal \tmp_product__1_n_119\ : STD_LOGIC;
  signal \tmp_product__1_n_120\ : STD_LOGIC;
  signal \tmp_product__1_n_121\ : STD_LOGIC;
  signal \tmp_product__1_n_122\ : STD_LOGIC;
  signal \tmp_product__1_n_123\ : STD_LOGIC;
  signal \tmp_product__1_n_124\ : STD_LOGIC;
  signal \tmp_product__1_n_125\ : STD_LOGIC;
  signal \tmp_product__1_n_126\ : STD_LOGIC;
  signal \tmp_product__1_n_127\ : STD_LOGIC;
  signal \tmp_product__1_n_128\ : STD_LOGIC;
  signal \tmp_product__1_n_129\ : STD_LOGIC;
  signal \tmp_product__1_n_130\ : STD_LOGIC;
  signal \tmp_product__1_n_131\ : STD_LOGIC;
  signal \tmp_product__1_n_132\ : STD_LOGIC;
  signal \tmp_product__1_n_133\ : STD_LOGIC;
  signal \tmp_product__1_n_134\ : STD_LOGIC;
  signal \tmp_product__1_n_135\ : STD_LOGIC;
  signal \tmp_product__1_n_136\ : STD_LOGIC;
  signal \tmp_product__1_n_137\ : STD_LOGIC;
  signal \tmp_product__1_n_138\ : STD_LOGIC;
  signal \tmp_product__1_n_139\ : STD_LOGIC;
  signal \tmp_product__1_n_140\ : STD_LOGIC;
  signal \tmp_product__1_n_141\ : STD_LOGIC;
  signal \tmp_product__1_n_142\ : STD_LOGIC;
  signal \tmp_product__1_n_143\ : STD_LOGIC;
  signal \tmp_product__1_n_144\ : STD_LOGIC;
  signal \tmp_product__1_n_145\ : STD_LOGIC;
  signal \tmp_product__1_n_146\ : STD_LOGIC;
  signal \tmp_product__1_n_147\ : STD_LOGIC;
  signal \tmp_product__1_n_148\ : STD_LOGIC;
  signal \tmp_product__1_n_149\ : STD_LOGIC;
  signal \tmp_product__1_n_150\ : STD_LOGIC;
  signal \tmp_product__1_n_151\ : STD_LOGIC;
  signal \tmp_product__1_n_152\ : STD_LOGIC;
  signal \tmp_product__1_n_153\ : STD_LOGIC;
  signal \tmp_product__1_n_154\ : STD_LOGIC;
  signal \tmp_product__1_n_155\ : STD_LOGIC;
  signal \tmp_product__1_n_156\ : STD_LOGIC;
  signal \tmp_product__1_n_157\ : STD_LOGIC;
  signal \tmp_product__1_n_158\ : STD_LOGIC;
  signal \tmp_product__1_n_159\ : STD_LOGIC;
  signal \tmp_product__1_n_160\ : STD_LOGIC;
  signal \tmp_product__1_n_161\ : STD_LOGIC;
  signal \tmp_product__1_n_162\ : STD_LOGIC;
  signal \tmp_product__1_n_163\ : STD_LOGIC;
  signal \tmp_product__1_n_164\ : STD_LOGIC;
  signal \tmp_product__1_n_165\ : STD_LOGIC;
  signal \tmp_product__1_n_166\ : STD_LOGIC;
  signal \tmp_product__1_n_167\ : STD_LOGIC;
  signal \tmp_product__1_n_168\ : STD_LOGIC;
  signal \tmp_product__1_n_169\ : STD_LOGIC;
  signal \tmp_product__1_n_170\ : STD_LOGIC;
  signal \tmp_product__1_n_171\ : STD_LOGIC;
  signal \tmp_product__1_n_172\ : STD_LOGIC;
  signal \tmp_product__1_n_173\ : STD_LOGIC;
  signal \tmp_product__1_n_78\ : STD_LOGIC;
  signal \tmp_product__1_n_79\ : STD_LOGIC;
  signal \tmp_product__1_n_80\ : STD_LOGIC;
  signal \tmp_product__1_n_81\ : STD_LOGIC;
  signal \tmp_product__1_n_82\ : STD_LOGIC;
  signal \tmp_product__1_n_83\ : STD_LOGIC;
  signal \tmp_product__1_n_84\ : STD_LOGIC;
  signal \tmp_product__1_n_85\ : STD_LOGIC;
  signal \tmp_product__1_n_86\ : STD_LOGIC;
  signal \tmp_product__1_n_87\ : STD_LOGIC;
  signal \tmp_product__1_n_88\ : STD_LOGIC;
  signal \tmp_product__1_n_89\ : STD_LOGIC;
  signal \tmp_product__1_n_90\ : STD_LOGIC;
  signal \tmp_product__1_n_91\ : STD_LOGIC;
  signal \tmp_product__1_n_92\ : STD_LOGIC;
  signal \tmp_product__1_n_93\ : STD_LOGIC;
  signal \tmp_product__1_n_94\ : STD_LOGIC;
  signal \tmp_product__1_n_95\ : STD_LOGIC;
  signal \tmp_product__1_n_96\ : STD_LOGIC;
  signal \tmp_product__1_n_97\ : STD_LOGIC;
  signal \tmp_product__1_n_98\ : STD_LOGIC;
  signal \tmp_product__1_n_99\ : STD_LOGIC;
  signal \tmp_product__2_n_100\ : STD_LOGIC;
  signal \tmp_product__2_n_101\ : STD_LOGIC;
  signal \tmp_product__2_n_102\ : STD_LOGIC;
  signal \tmp_product__2_n_103\ : STD_LOGIC;
  signal \tmp_product__2_n_104\ : STD_LOGIC;
  signal \tmp_product__2_n_105\ : STD_LOGIC;
  signal \tmp_product__2_n_106\ : STD_LOGIC;
  signal \tmp_product__2_n_107\ : STD_LOGIC;
  signal \tmp_product__2_n_108\ : STD_LOGIC;
  signal \tmp_product__2_n_109\ : STD_LOGIC;
  signal \tmp_product__2_n_110\ : STD_LOGIC;
  signal \tmp_product__2_n_111\ : STD_LOGIC;
  signal \tmp_product__2_n_112\ : STD_LOGIC;
  signal \tmp_product__2_n_113\ : STD_LOGIC;
  signal \tmp_product__2_n_114\ : STD_LOGIC;
  signal \tmp_product__2_n_115\ : STD_LOGIC;
  signal \tmp_product__2_n_116\ : STD_LOGIC;
  signal \tmp_product__2_n_117\ : STD_LOGIC;
  signal \tmp_product__2_n_118\ : STD_LOGIC;
  signal \tmp_product__2_n_119\ : STD_LOGIC;
  signal \tmp_product__2_n_120\ : STD_LOGIC;
  signal \tmp_product__2_n_121\ : STD_LOGIC;
  signal \tmp_product__2_n_122\ : STD_LOGIC;
  signal \tmp_product__2_n_123\ : STD_LOGIC;
  signal \tmp_product__2_n_124\ : STD_LOGIC;
  signal \tmp_product__2_n_125\ : STD_LOGIC;
  signal \tmp_product__2_n_78\ : STD_LOGIC;
  signal \tmp_product__2_n_79\ : STD_LOGIC;
  signal \tmp_product__2_n_80\ : STD_LOGIC;
  signal \tmp_product__2_n_81\ : STD_LOGIC;
  signal \tmp_product__2_n_82\ : STD_LOGIC;
  signal \tmp_product__2_n_83\ : STD_LOGIC;
  signal \tmp_product__2_n_84\ : STD_LOGIC;
  signal \tmp_product__2_n_85\ : STD_LOGIC;
  signal \tmp_product__2_n_86\ : STD_LOGIC;
  signal \tmp_product__2_n_87\ : STD_LOGIC;
  signal \tmp_product__2_n_88\ : STD_LOGIC;
  signal \tmp_product__2_n_89\ : STD_LOGIC;
  signal \tmp_product__2_n_90\ : STD_LOGIC;
  signal \tmp_product__2_n_91\ : STD_LOGIC;
  signal \tmp_product__2_n_92\ : STD_LOGIC;
  signal \tmp_product__2_n_93\ : STD_LOGIC;
  signal \tmp_product__2_n_94\ : STD_LOGIC;
  signal \tmp_product__2_n_95\ : STD_LOGIC;
  signal \tmp_product__2_n_96\ : STD_LOGIC;
  signal \tmp_product__2_n_97\ : STD_LOGIC;
  signal \tmp_product__2_n_98\ : STD_LOGIC;
  signal \tmp_product__2_n_99\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_1__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_2__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_3__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_4__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_5__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_6__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_7__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_8__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_21\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_22\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_23\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_24\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_25\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_26\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_27\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_1__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_2__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_3__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_4__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_5__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_6__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_7__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_8__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_21\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_22\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_23\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_24\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_25\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_26\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_27\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_1__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_2__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_3__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_4__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_5__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_6__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_7__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_8__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_21\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_22\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_23\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_24\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_25\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_26\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_27\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_1__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_2__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_3__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_4__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_5__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_6__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_7__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_8__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_21\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_22\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_23\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_24\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_25\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_26\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_27\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_1__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_2__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_3__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_4__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_5__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_6__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_7__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_8__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_21\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_22\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_23\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_24\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_25\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_26\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_27\ : STD_LOGIC;
  signal \tmp_product_carry_i_1__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_2__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_3__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_4__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_5__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_6__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_7__1_n_20\ : STD_LOGIC;
  signal tmp_product_carry_n_20 : STD_LOGIC;
  signal tmp_product_carry_n_21 : STD_LOGIC;
  signal tmp_product_carry_n_22 : STD_LOGIC;
  signal tmp_product_carry_n_23 : STD_LOGIC;
  signal tmp_product_carry_n_24 : STD_LOGIC;
  signal tmp_product_carry_n_25 : STD_LOGIC;
  signal tmp_product_carry_n_26 : STD_LOGIC;
  signal tmp_product_carry_n_27 : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_169 : STD_LOGIC;
  signal tmp_product_n_170 : STD_LOGIC;
  signal tmp_product_n_171 : STD_LOGIC;
  signal tmp_product_n_172 : STD_LOGIC;
  signal tmp_product_n_173 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__1_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__2_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_tmp_product_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_tmp_product_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute KEEP_HIERARCHY of \tmp_product__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 15x15 4}}";
  attribute KEEP_HIERARCHY of \tmp_product__1\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__1\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product__1_i_10__2\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \tmp_product__1_i_11__2\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \tmp_product__1_i_12__2\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \tmp_product__1_i_13__2\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \tmp_product__1_i_14__2\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \tmp_product__1_i_15__2\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \tmp_product__1_i_16__2\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \tmp_product__1_i_17__2\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \tmp_product__1_i_1__2\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \tmp_product__1_i_2__2\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \tmp_product__1_i_3__2\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \tmp_product__1_i_4__2\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \tmp_product__1_i_5__2\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \tmp_product__1_i_6__2\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \tmp_product__1_i_7__2\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \tmp_product__1_i_8__2\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \tmp_product__1_i_9__2\ : label is "soft_lutpair584";
  attribute KEEP_HIERARCHY of \tmp_product__2\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__2\ : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of tmp_product_carry : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__4\ : label is 35;
  attribute SOFT_HLUTNM of \tmp_product_i_10__4\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \tmp_product_i_11__4\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \tmp_product_i_12__4\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \tmp_product_i_13__4\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \tmp_product_i_14__4\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \tmp_product_i_15__4\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \tmp_product_i_1__3\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \tmp_product_i_2__3\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \tmp_product_i_3__4\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \tmp_product_i_4__4\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \tmp_product_i_5__4\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \tmp_product_i_6__4\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \tmp_product_i_7__4\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \tmp_product_i_8__4\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \tmp_product_i_9__4\ : label is "soft_lutpair578";
begin
  B(14 downto 0) <= \^b\(14 downto 0);
  grp_encode_fu_333_ph2_o(16 downto 0) <= \^grp_encode_fu_333_ph2_o\(16 downto 0);
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => add_ln317_fu_1467_p2(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \^b\(14),
      B(16) => \^b\(14),
      B(15) => \^b\(14),
      B(14 downto 0) => \^b\(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_78,
      P(46) => tmp_product_n_79,
      P(45) => tmp_product_n_80,
      P(44) => tmp_product_n_81,
      P(43) => tmp_product_n_82,
      P(42) => tmp_product_n_83,
      P(41) => tmp_product_n_84,
      P(40) => tmp_product_n_85,
      P(39) => tmp_product_n_86,
      P(38) => tmp_product_n_87,
      P(37) => tmp_product_n_88,
      P(36) => tmp_product_n_89,
      P(35) => tmp_product_n_90,
      P(34) => tmp_product_n_91,
      P(33) => tmp_product_n_92,
      P(32) => tmp_product_n_93,
      P(31) => tmp_product_n_94,
      P(30) => tmp_product_n_95,
      P(29) => tmp_product_n_96,
      P(28) => tmp_product_n_97,
      P(27) => tmp_product_n_98,
      P(26) => tmp_product_n_99,
      P(25) => tmp_product_n_100,
      P(24) => tmp_product_n_101,
      P(23) => tmp_product_n_102,
      P(22) => tmp_product_n_103,
      P(21) => tmp_product_n_104,
      P(20) => tmp_product_n_105,
      P(19) => tmp_product_n_106,
      P(18) => tmp_product_n_107,
      P(17) => tmp_product_n_108,
      P(16) => tmp_product_n_109,
      P(15) => tmp_product_n_110,
      P(14) => tmp_product_n_111,
      P(13) => tmp_product_n_112,
      P(12) => tmp_product_n_113,
      P(11) => tmp_product_n_114,
      P(10) => tmp_product_n_115,
      P(9) => tmp_product_n_116,
      P(8) => tmp_product_n_117,
      P(7) => tmp_product_n_118,
      P(6) => tmp_product_n_119,
      P(5) => tmp_product_n_120,
      P(4) => tmp_product_n_121,
      P(3) => tmp_product_n_122,
      P(2) => tmp_product_n_123,
      P(1) => tmp_product_n_124,
      P(0) => tmp_product_n_125,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_126,
      PCOUT(46) => tmp_product_n_127,
      PCOUT(45) => tmp_product_n_128,
      PCOUT(44) => tmp_product_n_129,
      PCOUT(43) => tmp_product_n_130,
      PCOUT(42) => tmp_product_n_131,
      PCOUT(41) => tmp_product_n_132,
      PCOUT(40) => tmp_product_n_133,
      PCOUT(39) => tmp_product_n_134,
      PCOUT(38) => tmp_product_n_135,
      PCOUT(37) => tmp_product_n_136,
      PCOUT(36) => tmp_product_n_137,
      PCOUT(35) => tmp_product_n_138,
      PCOUT(34) => tmp_product_n_139,
      PCOUT(33) => tmp_product_n_140,
      PCOUT(32) => tmp_product_n_141,
      PCOUT(31) => tmp_product_n_142,
      PCOUT(30) => tmp_product_n_143,
      PCOUT(29) => tmp_product_n_144,
      PCOUT(28) => tmp_product_n_145,
      PCOUT(27) => tmp_product_n_146,
      PCOUT(26) => tmp_product_n_147,
      PCOUT(25) => tmp_product_n_148,
      PCOUT(24) => tmp_product_n_149,
      PCOUT(23) => tmp_product_n_150,
      PCOUT(22) => tmp_product_n_151,
      PCOUT(21) => tmp_product_n_152,
      PCOUT(20) => tmp_product_n_153,
      PCOUT(19) => tmp_product_n_154,
      PCOUT(18) => tmp_product_n_155,
      PCOUT(17) => tmp_product_n_156,
      PCOUT(16) => tmp_product_n_157,
      PCOUT(15) => tmp_product_n_158,
      PCOUT(14) => tmp_product_n_159,
      PCOUT(13) => tmp_product_n_160,
      PCOUT(12) => tmp_product_n_161,
      PCOUT(11) => tmp_product_n_162,
      PCOUT(10) => tmp_product_n_163,
      PCOUT(9) => tmp_product_n_164,
      PCOUT(8) => tmp_product_n_165,
      PCOUT(7) => tmp_product_n_166,
      PCOUT(6) => tmp_product_n_167,
      PCOUT(5) => tmp_product_n_168,
      PCOUT(4) => tmp_product_n_169,
      PCOUT(3) => tmp_product_n_170,
      PCOUT(2) => tmp_product_n_171,
      PCOUT(1) => tmp_product_n_172,
      PCOUT(0) => tmp_product_n_173,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => RSTA,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => \^b\(14),
      A(28) => \^b\(14),
      A(27) => \^b\(14),
      A(26) => \^b\(14),
      A(25) => \^b\(14),
      A(24) => \^b\(14),
      A(23) => \^b\(14),
      A(22) => \^b\(14),
      A(21) => \^b\(14),
      A(20) => \^b\(14),
      A(19) => \^b\(14),
      A(18) => \^b\(14),
      A(17) => \^b\(14),
      A(16) => \^b\(14),
      A(15) => \^b\(14),
      A(14 downto 0) => \^b\(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => add_ln317_fu_1467_p2(31),
      B(16) => add_ln317_fu_1467_p2(31),
      B(15) => add_ln317_fu_1467_p2(31),
      B(14 downto 0) => add_ln317_fu_1467_p2(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_78\,
      P(46) => \tmp_product__0_n_79\,
      P(45) => \tmp_product__0_n_80\,
      P(44) => \tmp_product__0_n_81\,
      P(43) => \tmp_product__0_n_82\,
      P(42) => \tmp_product__0_n_83\,
      P(41) => \tmp_product__0_n_84\,
      P(40) => \tmp_product__0_n_85\,
      P(39) => \tmp_product__0_n_86\,
      P(38) => \tmp_product__0_n_87\,
      P(37) => \tmp_product__0_n_88\,
      P(36) => \tmp_product__0_n_89\,
      P(35) => \tmp_product__0_n_90\,
      P(34) => \tmp_product__0_n_91\,
      P(33) => \tmp_product__0_n_92\,
      P(32) => \tmp_product__0_n_93\,
      P(31) => \tmp_product__0_n_94\,
      P(30) => \tmp_product__0_n_95\,
      P(29) => \tmp_product__0_n_96\,
      P(28) => \tmp_product__0_n_97\,
      P(27) => \tmp_product__0_n_98\,
      P(26) => \tmp_product__0_n_99\,
      P(25) => \tmp_product__0_n_100\,
      P(24) => \tmp_product__0_n_101\,
      P(23) => \tmp_product__0_n_102\,
      P(22) => \tmp_product__0_n_103\,
      P(21) => \tmp_product__0_n_104\,
      P(20) => \tmp_product__0_n_105\,
      P(19) => \tmp_product__0_n_106\,
      P(18) => \tmp_product__0_n_107\,
      P(17) => \tmp_product__0_n_108\,
      P(16) => \tmp_product__0_n_109\,
      P(15) => \tmp_product__0_n_110\,
      P(14) => \tmp_product__0_n_111\,
      P(13) => \tmp_product__0_n_112\,
      P(12) => \tmp_product__0_n_113\,
      P(11) => \tmp_product__0_n_114\,
      P(10) => \tmp_product__0_n_115\,
      P(9) => \tmp_product__0_n_116\,
      P(8) => \tmp_product__0_n_117\,
      P(7) => \tmp_product__0_n_118\,
      P(6) => \tmp_product__0_n_119\,
      P(5) => \tmp_product__0_n_120\,
      P(4) => \tmp_product__0_n_121\,
      P(3) => \tmp_product__0_n_122\,
      P(2) => \tmp_product__0_n_123\,
      P(1) => \tmp_product__0_n_124\,
      P(0) => \tmp_product__0_n_125\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_126,
      PCIN(46) => tmp_product_n_127,
      PCIN(45) => tmp_product_n_128,
      PCIN(44) => tmp_product_n_129,
      PCIN(43) => tmp_product_n_130,
      PCIN(42) => tmp_product_n_131,
      PCIN(41) => tmp_product_n_132,
      PCIN(40) => tmp_product_n_133,
      PCIN(39) => tmp_product_n_134,
      PCIN(38) => tmp_product_n_135,
      PCIN(37) => tmp_product_n_136,
      PCIN(36) => tmp_product_n_137,
      PCIN(35) => tmp_product_n_138,
      PCIN(34) => tmp_product_n_139,
      PCIN(33) => tmp_product_n_140,
      PCIN(32) => tmp_product_n_141,
      PCIN(31) => tmp_product_n_142,
      PCIN(30) => tmp_product_n_143,
      PCIN(29) => tmp_product_n_144,
      PCIN(28) => tmp_product_n_145,
      PCIN(27) => tmp_product_n_146,
      PCIN(26) => tmp_product_n_147,
      PCIN(25) => tmp_product_n_148,
      PCIN(24) => tmp_product_n_149,
      PCIN(23) => tmp_product_n_150,
      PCIN(22) => tmp_product_n_151,
      PCIN(21) => tmp_product_n_152,
      PCIN(20) => tmp_product_n_153,
      PCIN(19) => tmp_product_n_154,
      PCIN(18) => tmp_product_n_155,
      PCIN(17) => tmp_product_n_156,
      PCIN(16) => tmp_product_n_157,
      PCIN(15) => tmp_product_n_158,
      PCIN(14) => tmp_product_n_159,
      PCIN(13) => tmp_product_n_160,
      PCIN(12) => tmp_product_n_161,
      PCIN(11) => tmp_product_n_162,
      PCIN(10) => tmp_product_n_163,
      PCIN(9) => tmp_product_n_164,
      PCIN(8) => tmp_product_n_165,
      PCIN(7) => tmp_product_n_166,
      PCIN(6) => tmp_product_n_167,
      PCIN(5) => tmp_product_n_168,
      PCIN(4) => tmp_product_n_169,
      PCIN(3) => tmp_product_n_170,
      PCIN(2) => tmp_product_n_171,
      PCIN(1) => tmp_product_n_172,
      PCIN(0) => tmp_product_n_173,
      PCOUT(47 downto 0) => \NLW_tmp_product__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => RSTA,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product__1\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \^grp_encode_fu_333_ph2_o\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => add_ln317_fu_1467_p2(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => \NLW_tmp_product__1_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__1_n_78\,
      P(46) => \tmp_product__1_n_79\,
      P(45) => \tmp_product__1_n_80\,
      P(44) => \tmp_product__1_n_81\,
      P(43) => \tmp_product__1_n_82\,
      P(42) => \tmp_product__1_n_83\,
      P(41) => \tmp_product__1_n_84\,
      P(40) => \tmp_product__1_n_85\,
      P(39) => \tmp_product__1_n_86\,
      P(38) => \tmp_product__1_n_87\,
      P(37) => \tmp_product__1_n_88\,
      P(36) => \tmp_product__1_n_89\,
      P(35) => \tmp_product__1_n_90\,
      P(34) => \tmp_product__1_n_91\,
      P(33) => \tmp_product__1_n_92\,
      P(32) => \tmp_product__1_n_93\,
      P(31) => \tmp_product__1_n_94\,
      P(30) => \tmp_product__1_n_95\,
      P(29) => \tmp_product__1_n_96\,
      P(28) => \tmp_product__1_n_97\,
      P(27) => \tmp_product__1_n_98\,
      P(26) => \tmp_product__1_n_99\,
      P(25) => \tmp_product__1_n_100\,
      P(24) => \tmp_product__1_n_101\,
      P(23) => \tmp_product__1_n_102\,
      P(22) => \tmp_product__1_n_103\,
      P(21) => \tmp_product__1_n_104\,
      P(20) => \tmp_product__1_n_105\,
      P(19) => \tmp_product__1_n_106\,
      P(18) => \tmp_product__1_n_107\,
      P(17) => \tmp_product__1_n_108\,
      P(16) => \tmp_product__1_n_109\,
      P(15) => \tmp_product__1_n_110\,
      P(14) => \tmp_product__1_n_111\,
      P(13) => \tmp_product__1_n_112\,
      P(12) => \tmp_product__1_n_113\,
      P(11) => \tmp_product__1_n_114\,
      P(10) => \tmp_product__1_n_115\,
      P(9) => \tmp_product__1_n_116\,
      P(8) => \tmp_product__1_n_117\,
      P(7) => \tmp_product__1_n_118\,
      P(6) => \tmp_product__1_n_119\,
      P(5) => \tmp_product__1_n_120\,
      P(4) => \tmp_product__1_n_121\,
      P(3) => \tmp_product__1_n_122\,
      P(2) => \tmp_product__1_n_123\,
      P(1) => \tmp_product__1_n_124\,
      P(0) => \tmp_product__1_n_125\,
      PATTERNBDETECT => \NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__1_n_126\,
      PCOUT(46) => \tmp_product__1_n_127\,
      PCOUT(45) => \tmp_product__1_n_128\,
      PCOUT(44) => \tmp_product__1_n_129\,
      PCOUT(43) => \tmp_product__1_n_130\,
      PCOUT(42) => \tmp_product__1_n_131\,
      PCOUT(41) => \tmp_product__1_n_132\,
      PCOUT(40) => \tmp_product__1_n_133\,
      PCOUT(39) => \tmp_product__1_n_134\,
      PCOUT(38) => \tmp_product__1_n_135\,
      PCOUT(37) => \tmp_product__1_n_136\,
      PCOUT(36) => \tmp_product__1_n_137\,
      PCOUT(35) => \tmp_product__1_n_138\,
      PCOUT(34) => \tmp_product__1_n_139\,
      PCOUT(33) => \tmp_product__1_n_140\,
      PCOUT(32) => \tmp_product__1_n_141\,
      PCOUT(31) => \tmp_product__1_n_142\,
      PCOUT(30) => \tmp_product__1_n_143\,
      PCOUT(29) => \tmp_product__1_n_144\,
      PCOUT(28) => \tmp_product__1_n_145\,
      PCOUT(27) => \tmp_product__1_n_146\,
      PCOUT(26) => \tmp_product__1_n_147\,
      PCOUT(25) => \tmp_product__1_n_148\,
      PCOUT(24) => \tmp_product__1_n_149\,
      PCOUT(23) => \tmp_product__1_n_150\,
      PCOUT(22) => \tmp_product__1_n_151\,
      PCOUT(21) => \tmp_product__1_n_152\,
      PCOUT(20) => \tmp_product__1_n_153\,
      PCOUT(19) => \tmp_product__1_n_154\,
      PCOUT(18) => \tmp_product__1_n_155\,
      PCOUT(17) => \tmp_product__1_n_156\,
      PCOUT(16) => \tmp_product__1_n_157\,
      PCOUT(15) => \tmp_product__1_n_158\,
      PCOUT(14) => \tmp_product__1_n_159\,
      PCOUT(13) => \tmp_product__1_n_160\,
      PCOUT(12) => \tmp_product__1_n_161\,
      PCOUT(11) => \tmp_product__1_n_162\,
      PCOUT(10) => \tmp_product__1_n_163\,
      PCOUT(9) => \tmp_product__1_n_164\,
      PCOUT(8) => \tmp_product__1_n_165\,
      PCOUT(7) => \tmp_product__1_n_166\,
      PCOUT(6) => \tmp_product__1_n_167\,
      PCOUT(5) => \tmp_product__1_n_168\,
      PCOUT(4) => \tmp_product__1_n_169\,
      PCOUT(3) => \tmp_product__1_n_170\,
      PCOUT(2) => \tmp_product__1_n_171\,
      PCOUT(1) => \tmp_product__1_n_172\,
      PCOUT(0) => \tmp_product__1_n_173\,
      RSTA => RSTA,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__1_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__1_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product__1_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ph1(7),
      I1 => Q(1),
      I2 => ph2(7),
      O => \^grp_encode_fu_333_ph2_o\(7)
    );
\tmp_product__1_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ph1(6),
      I1 => Q(1),
      I2 => ph2(6),
      O => \^grp_encode_fu_333_ph2_o\(6)
    );
\tmp_product__1_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ph1(5),
      I1 => Q(1),
      I2 => ph2(5),
      O => \^grp_encode_fu_333_ph2_o\(5)
    );
\tmp_product__1_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ph1(4),
      I1 => Q(1),
      I2 => ph2(4),
      O => \^grp_encode_fu_333_ph2_o\(4)
    );
\tmp_product__1_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ph1(3),
      I1 => Q(1),
      I2 => ph2(3),
      O => \^grp_encode_fu_333_ph2_o\(3)
    );
\tmp_product__1_i_15__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ph1(2),
      I1 => Q(1),
      I2 => ph2(2),
      O => \^grp_encode_fu_333_ph2_o\(2)
    );
\tmp_product__1_i_16__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ph1(1),
      I1 => Q(1),
      I2 => ph2(1),
      O => \^grp_encode_fu_333_ph2_o\(1)
    );
\tmp_product__1_i_17__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ph1(0),
      I1 => Q(1),
      I2 => ph2(0),
      O => \^grp_encode_fu_333_ph2_o\(0)
    );
\tmp_product__1_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ph1(16),
      I1 => Q(1),
      I2 => ph2(16),
      O => \^grp_encode_fu_333_ph2_o\(16)
    );
\tmp_product__1_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ph1(15),
      I1 => Q(1),
      I2 => ph2(15),
      O => \^grp_encode_fu_333_ph2_o\(15)
    );
\tmp_product__1_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ph1(14),
      I1 => Q(1),
      I2 => ph2(14),
      O => \^grp_encode_fu_333_ph2_o\(14)
    );
\tmp_product__1_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ph1(13),
      I1 => Q(1),
      I2 => ph2(13),
      O => \^grp_encode_fu_333_ph2_o\(13)
    );
\tmp_product__1_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ph1(12),
      I1 => Q(1),
      I2 => ph2(12),
      O => \^grp_encode_fu_333_ph2_o\(12)
    );
\tmp_product__1_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ph1(11),
      I1 => Q(1),
      I2 => ph2(11),
      O => \^grp_encode_fu_333_ph2_o\(11)
    );
\tmp_product__1_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ph1(10),
      I1 => Q(1),
      I2 => ph2(10),
      O => \^grp_encode_fu_333_ph2_o\(10)
    );
\tmp_product__1_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ph1(9),
      I1 => Q(1),
      I2 => ph2(9),
      O => \^grp_encode_fu_333_ph2_o\(9)
    );
\tmp_product__1_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ph1(8),
      I1 => Q(1),
      I2 => ph2(8),
      O => \^grp_encode_fu_333_ph2_o\(8)
    );
\tmp_product__2\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \^grp_encode_fu_333_ph2_o\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => add_ln317_fu_1467_p2(31),
      B(16) => add_ln317_fu_1467_p2(31),
      B(15) => add_ln317_fu_1467_p2(31),
      B(14 downto 0) => add_ln317_fu_1467_p2(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__2_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__2_n_78\,
      P(46) => \tmp_product__2_n_79\,
      P(45) => \tmp_product__2_n_80\,
      P(44) => \tmp_product__2_n_81\,
      P(43) => \tmp_product__2_n_82\,
      P(42) => \tmp_product__2_n_83\,
      P(41) => \tmp_product__2_n_84\,
      P(40) => \tmp_product__2_n_85\,
      P(39) => \tmp_product__2_n_86\,
      P(38) => \tmp_product__2_n_87\,
      P(37) => \tmp_product__2_n_88\,
      P(36) => \tmp_product__2_n_89\,
      P(35) => \tmp_product__2_n_90\,
      P(34) => \tmp_product__2_n_91\,
      P(33) => \tmp_product__2_n_92\,
      P(32) => \tmp_product__2_n_93\,
      P(31) => \tmp_product__2_n_94\,
      P(30) => \tmp_product__2_n_95\,
      P(29) => \tmp_product__2_n_96\,
      P(28) => \tmp_product__2_n_97\,
      P(27) => \tmp_product__2_n_98\,
      P(26) => \tmp_product__2_n_99\,
      P(25) => \tmp_product__2_n_100\,
      P(24) => \tmp_product__2_n_101\,
      P(23) => \tmp_product__2_n_102\,
      P(22) => \tmp_product__2_n_103\,
      P(21) => \tmp_product__2_n_104\,
      P(20) => \tmp_product__2_n_105\,
      P(19) => \tmp_product__2_n_106\,
      P(18) => \tmp_product__2_n_107\,
      P(17) => \tmp_product__2_n_108\,
      P(16) => \tmp_product__2_n_109\,
      P(15) => \tmp_product__2_n_110\,
      P(14) => \tmp_product__2_n_111\,
      P(13) => \tmp_product__2_n_112\,
      P(12) => \tmp_product__2_n_113\,
      P(11) => \tmp_product__2_n_114\,
      P(10) => \tmp_product__2_n_115\,
      P(9) => \tmp_product__2_n_116\,
      P(8) => \tmp_product__2_n_117\,
      P(7) => \tmp_product__2_n_118\,
      P(6) => \tmp_product__2_n_119\,
      P(5) => \tmp_product__2_n_120\,
      P(4) => \tmp_product__2_n_121\,
      P(3) => \tmp_product__2_n_122\,
      P(2) => \tmp_product__2_n_123\,
      P(1) => \tmp_product__2_n_124\,
      P(0) => \tmp_product__2_n_125\,
      PATTERNBDETECT => \NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \tmp_product__1_n_126\,
      PCIN(46) => \tmp_product__1_n_127\,
      PCIN(45) => \tmp_product__1_n_128\,
      PCIN(44) => \tmp_product__1_n_129\,
      PCIN(43) => \tmp_product__1_n_130\,
      PCIN(42) => \tmp_product__1_n_131\,
      PCIN(41) => \tmp_product__1_n_132\,
      PCIN(40) => \tmp_product__1_n_133\,
      PCIN(39) => \tmp_product__1_n_134\,
      PCIN(38) => \tmp_product__1_n_135\,
      PCIN(37) => \tmp_product__1_n_136\,
      PCIN(36) => \tmp_product__1_n_137\,
      PCIN(35) => \tmp_product__1_n_138\,
      PCIN(34) => \tmp_product__1_n_139\,
      PCIN(33) => \tmp_product__1_n_140\,
      PCIN(32) => \tmp_product__1_n_141\,
      PCIN(31) => \tmp_product__1_n_142\,
      PCIN(30) => \tmp_product__1_n_143\,
      PCIN(29) => \tmp_product__1_n_144\,
      PCIN(28) => \tmp_product__1_n_145\,
      PCIN(27) => \tmp_product__1_n_146\,
      PCIN(26) => \tmp_product__1_n_147\,
      PCIN(25) => \tmp_product__1_n_148\,
      PCIN(24) => \tmp_product__1_n_149\,
      PCIN(23) => \tmp_product__1_n_150\,
      PCIN(22) => \tmp_product__1_n_151\,
      PCIN(21) => \tmp_product__1_n_152\,
      PCIN(20) => \tmp_product__1_n_153\,
      PCIN(19) => \tmp_product__1_n_154\,
      PCIN(18) => \tmp_product__1_n_155\,
      PCIN(17) => \tmp_product__1_n_156\,
      PCIN(16) => \tmp_product__1_n_157\,
      PCIN(15) => \tmp_product__1_n_158\,
      PCIN(14) => \tmp_product__1_n_159\,
      PCIN(13) => \tmp_product__1_n_160\,
      PCIN(12) => \tmp_product__1_n_161\,
      PCIN(11) => \tmp_product__1_n_162\,
      PCIN(10) => \tmp_product__1_n_163\,
      PCIN(9) => \tmp_product__1_n_164\,
      PCIN(8) => \tmp_product__1_n_165\,
      PCIN(7) => \tmp_product__1_n_166\,
      PCIN(6) => \tmp_product__1_n_167\,
      PCIN(5) => \tmp_product__1_n_168\,
      PCIN(4) => \tmp_product__1_n_169\,
      PCIN(3) => \tmp_product__1_n_170\,
      PCIN(2) => \tmp_product__1_n_171\,
      PCIN(1) => \tmp_product__1_n_172\,
      PCIN(0) => \tmp_product__1_n_173\,
      PCOUT(47 downto 0) => \NLW_tmp_product__2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => RSTA,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__2_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__2_XOROUT_UNCONNECTED\(7 downto 0)
    );
tmp_product_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => tmp_product_carry_n_20,
      CO(6) => tmp_product_carry_n_21,
      CO(5) => tmp_product_carry_n_22,
      CO(4) => tmp_product_carry_n_23,
      CO(3) => tmp_product_carry_n_24,
      CO(2) => tmp_product_carry_n_25,
      CO(1) => tmp_product_carry_n_26,
      CO(0) => tmp_product_carry_n_27,
      DI(7) => \tmp_product__2_n_119\,
      DI(6) => \tmp_product__2_n_120\,
      DI(5) => \tmp_product__2_n_121\,
      DI(4) => \tmp_product__2_n_122\,
      DI(3) => \tmp_product__2_n_123\,
      DI(2) => \tmp_product__2_n_124\,
      DI(1) => \tmp_product__2_n_125\,
      DI(0) => '0',
      O(7 downto 0) => NLW_tmp_product_carry_O_UNCONNECTED(7 downto 0),
      S(7) => \tmp_product_carry_i_1__2_n_20\,
      S(6) => \tmp_product_carry_i_2__2_n_20\,
      S(5) => \tmp_product_carry_i_3__2_n_20\,
      S(4) => \tmp_product_carry_i_4__2_n_20\,
      S(3) => \tmp_product_carry_i_5__2_n_20\,
      S(2) => \tmp_product_carry_i_6__2_n_20\,
      S(1) => \tmp_product_carry_i_7__1_n_20\,
      S(0) => \tmp_product__1_n_109\
    );
\tmp_product_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => tmp_product_carry_n_20,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__0_n_20\,
      CO(6) => \tmp_product_carry__0_n_21\,
      CO(5) => \tmp_product_carry__0_n_22\,
      CO(4) => \tmp_product_carry__0_n_23\,
      CO(3) => \tmp_product_carry__0_n_24\,
      CO(2) => \tmp_product_carry__0_n_25\,
      CO(1) => \tmp_product_carry__0_n_26\,
      CO(0) => \tmp_product_carry__0_n_27\,
      DI(7) => \tmp_product__2_n_111\,
      DI(6) => \tmp_product__2_n_112\,
      DI(5) => \tmp_product__2_n_113\,
      DI(4) => \tmp_product__2_n_114\,
      DI(3) => \tmp_product__2_n_115\,
      DI(2) => \tmp_product__2_n_116\,
      DI(1) => \tmp_product__2_n_117\,
      DI(0) => \tmp_product__2_n_118\,
      O(7 downto 0) => \NLW_tmp_product_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__0_i_1__1_n_20\,
      S(6) => \tmp_product_carry__0_i_2__1_n_20\,
      S(5) => \tmp_product_carry__0_i_3__1_n_20\,
      S(4) => \tmp_product_carry__0_i_4__1_n_20\,
      S(3) => \tmp_product_carry__0_i_5__1_n_20\,
      S(2) => \tmp_product_carry__0_i_6__1_n_20\,
      S(1) => \tmp_product_carry__0_i_7__1_n_20\,
      S(0) => \tmp_product_carry__0_i_8__1_n_20\
    );
\tmp_product_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_111\,
      I1 => tmp_product_n_111,
      O => \tmp_product_carry__0_i_1__1_n_20\
    );
\tmp_product_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_112\,
      I1 => tmp_product_n_112,
      O => \tmp_product_carry__0_i_2__1_n_20\
    );
\tmp_product_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_113\,
      I1 => tmp_product_n_113,
      O => \tmp_product_carry__0_i_3__1_n_20\
    );
\tmp_product_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_114\,
      I1 => tmp_product_n_114,
      O => \tmp_product_carry__0_i_4__1_n_20\
    );
\tmp_product_carry__0_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_115\,
      I1 => tmp_product_n_115,
      O => \tmp_product_carry__0_i_5__1_n_20\
    );
\tmp_product_carry__0_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_116\,
      I1 => tmp_product_n_116,
      O => \tmp_product_carry__0_i_6__1_n_20\
    );
\tmp_product_carry__0_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_117\,
      I1 => tmp_product_n_117,
      O => \tmp_product_carry__0_i_7__1_n_20\
    );
\tmp_product_carry__0_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_118\,
      I1 => tmp_product_n_118,
      O => \tmp_product_carry__0_i_8__1_n_20\
    );
\tmp_product_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__0_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__1_n_20\,
      CO(6) => \tmp_product_carry__1_n_21\,
      CO(5) => \tmp_product_carry__1_n_22\,
      CO(4) => \tmp_product_carry__1_n_23\,
      CO(3) => \tmp_product_carry__1_n_24\,
      CO(2) => \tmp_product_carry__1_n_25\,
      CO(1) => \tmp_product_carry__1_n_26\,
      CO(0) => \tmp_product_carry__1_n_27\,
      DI(7) => \tmp_product__2_n_103\,
      DI(6) => \tmp_product__2_n_104\,
      DI(5) => \tmp_product__2_n_105\,
      DI(4) => \tmp_product__2_n_106\,
      DI(3) => \tmp_product__2_n_107\,
      DI(2) => \tmp_product__2_n_108\,
      DI(1) => \tmp_product__2_n_109\,
      DI(0) => \tmp_product__2_n_110\,
      O(7 downto 0) => \NLW_tmp_product_carry__1_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__1_i_1__1_n_20\,
      S(6) => \tmp_product_carry__1_i_2__1_n_20\,
      S(5) => \tmp_product_carry__1_i_3__1_n_20\,
      S(4) => \tmp_product_carry__1_i_4__1_n_20\,
      S(3) => \tmp_product_carry__1_i_5__1_n_20\,
      S(2) => \tmp_product_carry__1_i_6__1_n_20\,
      S(1) => \tmp_product_carry__1_i_7__1_n_20\,
      S(0) => \tmp_product_carry__1_i_8__1_n_20\
    );
\tmp_product_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_103\,
      I1 => \tmp_product__0_n_120\,
      O => \tmp_product_carry__1_i_1__1_n_20\
    );
\tmp_product_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_104\,
      I1 => \tmp_product__0_n_121\,
      O => \tmp_product_carry__1_i_2__1_n_20\
    );
\tmp_product_carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_105\,
      I1 => \tmp_product__0_n_122\,
      O => \tmp_product_carry__1_i_3__1_n_20\
    );
\tmp_product_carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_106\,
      I1 => \tmp_product__0_n_123\,
      O => \tmp_product_carry__1_i_4__1_n_20\
    );
\tmp_product_carry__1_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_107\,
      I1 => \tmp_product__0_n_124\,
      O => \tmp_product_carry__1_i_5__1_n_20\
    );
\tmp_product_carry__1_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_108\,
      I1 => \tmp_product__0_n_125\,
      O => \tmp_product_carry__1_i_6__1_n_20\
    );
\tmp_product_carry__1_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_109\,
      I1 => tmp_product_n_109,
      O => \tmp_product_carry__1_i_7__1_n_20\
    );
\tmp_product_carry__1_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_110\,
      I1 => tmp_product_n_110,
      O => \tmp_product_carry__1_i_8__1_n_20\
    );
\tmp_product_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__1_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__2_n_20\,
      CO(6) => \tmp_product_carry__2_n_21\,
      CO(5) => \tmp_product_carry__2_n_22\,
      CO(4) => \tmp_product_carry__2_n_23\,
      CO(3) => \tmp_product_carry__2_n_24\,
      CO(2) => \tmp_product_carry__2_n_25\,
      CO(1) => \tmp_product_carry__2_n_26\,
      CO(0) => \tmp_product_carry__2_n_27\,
      DI(7) => \tmp_product__2_n_95\,
      DI(6) => \tmp_product__2_n_96\,
      DI(5) => \tmp_product__2_n_97\,
      DI(4) => \tmp_product__2_n_98\,
      DI(3) => \tmp_product__2_n_99\,
      DI(2) => \tmp_product__2_n_100\,
      DI(1) => \tmp_product__2_n_101\,
      DI(0) => \tmp_product__2_n_102\,
      O(7 downto 0) => \NLW_tmp_product_carry__2_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__2_i_1__1_n_20\,
      S(6) => \tmp_product_carry__2_i_2__1_n_20\,
      S(5) => \tmp_product_carry__2_i_3__1_n_20\,
      S(4) => \tmp_product_carry__2_i_4__1_n_20\,
      S(3) => \tmp_product_carry__2_i_5__1_n_20\,
      S(2) => \tmp_product_carry__2_i_6__1_n_20\,
      S(1) => \tmp_product_carry__2_i_7__1_n_20\,
      S(0) => \tmp_product_carry__2_i_8__1_n_20\
    );
\tmp_product_carry__2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_95\,
      I1 => \tmp_product__0_n_112\,
      O => \tmp_product_carry__2_i_1__1_n_20\
    );
\tmp_product_carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_96\,
      I1 => \tmp_product__0_n_113\,
      O => \tmp_product_carry__2_i_2__1_n_20\
    );
\tmp_product_carry__2_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_97\,
      I1 => \tmp_product__0_n_114\,
      O => \tmp_product_carry__2_i_3__1_n_20\
    );
\tmp_product_carry__2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_98\,
      I1 => \tmp_product__0_n_115\,
      O => \tmp_product_carry__2_i_4__1_n_20\
    );
\tmp_product_carry__2_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_99\,
      I1 => \tmp_product__0_n_116\,
      O => \tmp_product_carry__2_i_5__1_n_20\
    );
\tmp_product_carry__2_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_100\,
      I1 => \tmp_product__0_n_117\,
      O => \tmp_product_carry__2_i_6__1_n_20\
    );
\tmp_product_carry__2_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_101\,
      I1 => \tmp_product__0_n_118\,
      O => \tmp_product_carry__2_i_7__1_n_20\
    );
\tmp_product_carry__2_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_102\,
      I1 => \tmp_product__0_n_119\,
      O => \tmp_product_carry__2_i_8__1_n_20\
    );
\tmp_product_carry__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__2_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__3_n_20\,
      CO(6) => \tmp_product_carry__3_n_21\,
      CO(5) => \tmp_product_carry__3_n_22\,
      CO(4) => \tmp_product_carry__3_n_23\,
      CO(3) => \tmp_product_carry__3_n_24\,
      CO(2) => \tmp_product_carry__3_n_25\,
      CO(1) => \tmp_product_carry__3_n_26\,
      CO(0) => \tmp_product_carry__3_n_27\,
      DI(7) => \tmp_product__2_n_87\,
      DI(6) => \tmp_product__2_n_88\,
      DI(5) => \tmp_product__2_n_89\,
      DI(4) => \tmp_product__2_n_90\,
      DI(3) => \tmp_product__2_n_91\,
      DI(2) => \tmp_product__2_n_92\,
      DI(1) => \tmp_product__2_n_93\,
      DI(0) => \tmp_product__2_n_94\,
      O(7 downto 0) => \NLW_tmp_product_carry__3_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__3_i_1__1_n_20\,
      S(6) => \tmp_product_carry__3_i_2__1_n_20\,
      S(5) => \tmp_product_carry__3_i_3__1_n_20\,
      S(4) => \tmp_product_carry__3_i_4__1_n_20\,
      S(3) => \tmp_product_carry__3_i_5__1_n_20\,
      S(2) => \tmp_product_carry__3_i_6__1_n_20\,
      S(1) => \tmp_product_carry__3_i_7__1_n_20\,
      S(0) => \tmp_product_carry__3_i_8__1_n_20\
    );
\tmp_product_carry__3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_87\,
      I1 => \tmp_product__0_n_104\,
      O => \tmp_product_carry__3_i_1__1_n_20\
    );
\tmp_product_carry__3_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_88\,
      I1 => \tmp_product__0_n_105\,
      O => \tmp_product_carry__3_i_2__1_n_20\
    );
\tmp_product_carry__3_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_89\,
      I1 => \tmp_product__0_n_106\,
      O => \tmp_product_carry__3_i_3__1_n_20\
    );
\tmp_product_carry__3_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_90\,
      I1 => \tmp_product__0_n_107\,
      O => \tmp_product_carry__3_i_4__1_n_20\
    );
\tmp_product_carry__3_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_91\,
      I1 => \tmp_product__0_n_108\,
      O => \tmp_product_carry__3_i_5__1_n_20\
    );
\tmp_product_carry__3_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_92\,
      I1 => \tmp_product__0_n_109\,
      O => \tmp_product_carry__3_i_6__1_n_20\
    );
\tmp_product_carry__3_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_93\,
      I1 => \tmp_product__0_n_110\,
      O => \tmp_product_carry__3_i_7__1_n_20\
    );
\tmp_product_carry__3_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_94\,
      I1 => \tmp_product__0_n_111\,
      O => \tmp_product_carry__3_i_8__1_n_20\
    );
\tmp_product_carry__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__3_n_20\,
      CI_TOP => '0',
      CO(7) => \NLW_tmp_product_carry__4_CO_UNCONNECTED\(7),
      CO(6) => \tmp_product_carry__4_n_21\,
      CO(5) => \tmp_product_carry__4_n_22\,
      CO(4) => \tmp_product_carry__4_n_23\,
      CO(3) => \tmp_product_carry__4_n_24\,
      CO(2) => \tmp_product_carry__4_n_25\,
      CO(1) => \tmp_product_carry__4_n_26\,
      CO(0) => \tmp_product_carry__4_n_27\,
      DI(7) => '0',
      DI(6) => \tmp_product__2_n_80\,
      DI(5) => \tmp_product__2_n_81\,
      DI(4) => \tmp_product__2_n_82\,
      DI(3) => \tmp_product__2_n_83\,
      DI(2) => \tmp_product__2_n_84\,
      DI(1) => \tmp_product__2_n_85\,
      DI(0) => \tmp_product__2_n_86\,
      O(7) => ap_clk_0(0),
      O(6 downto 0) => \NLW_tmp_product_carry__4_O_UNCONNECTED\(6 downto 0),
      S(7) => \tmp_product_carry__4_i_1__1_n_20\,
      S(6) => \tmp_product_carry__4_i_2__1_n_20\,
      S(5) => \tmp_product_carry__4_i_3__1_n_20\,
      S(4) => \tmp_product_carry__4_i_4__1_n_20\,
      S(3) => \tmp_product_carry__4_i_5__1_n_20\,
      S(2) => \tmp_product_carry__4_i_6__1_n_20\,
      S(1) => \tmp_product_carry__4_i_7__1_n_20\,
      S(0) => \tmp_product_carry__4_i_8__1_n_20\
    );
\tmp_product_carry__4_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_n_96\,
      I1 => \tmp_product__2_n_79\,
      O => \tmp_product_carry__4_i_1__1_n_20\
    );
\tmp_product_carry__4_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_80\,
      I1 => \tmp_product__0_n_97\,
      O => \tmp_product_carry__4_i_2__1_n_20\
    );
\tmp_product_carry__4_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_81\,
      I1 => \tmp_product__0_n_98\,
      O => \tmp_product_carry__4_i_3__1_n_20\
    );
\tmp_product_carry__4_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_82\,
      I1 => \tmp_product__0_n_99\,
      O => \tmp_product_carry__4_i_4__1_n_20\
    );
\tmp_product_carry__4_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_83\,
      I1 => \tmp_product__0_n_100\,
      O => \tmp_product_carry__4_i_5__1_n_20\
    );
\tmp_product_carry__4_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_84\,
      I1 => \tmp_product__0_n_101\,
      O => \tmp_product_carry__4_i_6__1_n_20\
    );
\tmp_product_carry__4_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_85\,
      I1 => \tmp_product__0_n_102\,
      O => \tmp_product_carry__4_i_7__1_n_20\
    );
\tmp_product_carry__4_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_86\,
      I1 => \tmp_product__0_n_103\,
      O => \tmp_product_carry__4_i_8__1_n_20\
    );
\tmp_product_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_119\,
      I1 => tmp_product_n_119,
      O => \tmp_product_carry_i_1__2_n_20\
    );
\tmp_product_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_120\,
      I1 => tmp_product_n_120,
      O => \tmp_product_carry_i_2__2_n_20\
    );
\tmp_product_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_121\,
      I1 => tmp_product_n_121,
      O => \tmp_product_carry_i_3__2_n_20\
    );
\tmp_product_carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_122\,
      I1 => tmp_product_n_122,
      O => \tmp_product_carry_i_4__2_n_20\
    );
\tmp_product_carry_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_123\,
      I1 => tmp_product_n_123,
      O => \tmp_product_carry_i_5__2_n_20\
    );
\tmp_product_carry_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_124\,
      I1 => tmp_product_n_124,
      O => \tmp_product_carry_i_6__2_n_20\
    );
\tmp_product_carry_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_125\,
      I1 => tmp_product_n_125,
      O => \tmp_product_carry_i_7__1_n_20\
    );
\tmp_product_i_10__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ph1(22),
      I1 => Q(1),
      I2 => ph2(22),
      O => \^b\(5)
    );
\tmp_product_i_11__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ph1(21),
      I1 => Q(1),
      I2 => ph2(21),
      O => \^b\(4)
    );
\tmp_product_i_12__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ph1(20),
      I1 => Q(1),
      I2 => ph2(20),
      O => \^b\(3)
    );
\tmp_product_i_13__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ph1(19),
      I1 => Q(1),
      I2 => ph2(19),
      O => \^b\(2)
    );
\tmp_product_i_14__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ph1(18),
      I1 => Q(1),
      I2 => ph2(18),
      O => \^b\(1)
    );
\tmp_product_i_15__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ph1(17),
      I1 => Q(1),
      I2 => ph2(17),
      O => \^b\(0)
    );
\tmp_product_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ph1(31),
      I1 => Q(1),
      I2 => ph2(31),
      O => \^b\(14)
    );
\tmp_product_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ph1(30),
      I1 => Q(1),
      I2 => ph2(30),
      O => \^b\(13)
    );
\tmp_product_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ph1(29),
      I1 => Q(1),
      I2 => ph2(29),
      O => \^b\(12)
    );
\tmp_product_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ph1(28),
      I1 => Q(1),
      I2 => ph2(28),
      O => \^b\(11)
    );
\tmp_product_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ph1(27),
      I1 => Q(1),
      I2 => ph2(27),
      O => \^b\(10)
    );
\tmp_product_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ph1(26),
      I1 => Q(1),
      I2 => ph2(26),
      O => \^b\(9)
    );
\tmp_product_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ph1(25),
      I1 => Q(1),
      I2 => ph2(25),
      O => \^b\(8)
    );
\tmp_product_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ph1(24),
      I1 => Q(1),
      I2 => ph2(24),
      O => \^b\(7)
    );
\tmp_product_i_9__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ph1(23),
      I1 => Q(1),
      I2 => ph2(23),
      O => \^b\(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_21 is
  port (
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_525_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \apl2_8_reg_2188_reg[15]_i_1_0\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \reg_525_reg[14]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_525_reg[31]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_525_reg[22]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_525_reg[22]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_525_reg[31]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_fu_466_p1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 18 downto 0 );
    sext_ln580_4_fu_1084_p1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dec_al1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \apl2_reg_2157_reg[15]\ : in STD_LOGIC;
    \apl2_reg_2157_reg[15]_0\ : in STD_LOGIC;
    sext_ln580_6_fu_1530_p1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dec_ah1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \apl2_8_reg_2188_reg[15]\ : in STD_LOGIC;
    \apl2_8_reg_2188_reg[15]_0\ : in STD_LOGIC;
    dec_ph1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC_VECTOR ( 0 to 0 );
    dec_plt1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \apl2_8_reg_2188_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \apl2_reg_2157_reg[15]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \apl2_reg_2157_reg[7]\ : in STD_LOGIC;
    \apl2_reg_2157_reg[7]_0\ : in STD_LOGIC;
    \apl2_reg_2157_reg[7]_1\ : in STD_LOGIC;
    \apl2_reg_2157_reg[7]_2\ : in STD_LOGIC;
    \apl2_8_reg_2188_reg[7]\ : in STD_LOGIC;
    \apl2_8_reg_2188_reg[7]_0\ : in STD_LOGIC;
    \apl2_8_reg_2188_reg[7]_1\ : in STD_LOGIC;
    \apl2_8_reg_2188_reg[7]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_21 : entity is "adpcm_main_mul_32s_32s_64_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_21 is
  signal \^o\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \apl2_8_reg_2188[15]_i_11_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[15]_i_12_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[15]_i_13_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[15]_i_14_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[15]_i_21_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[15]_i_23_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[15]_i_25_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[15]_i_3_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[15]_i_4_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[15]_i_5_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[15]_i_6_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[15]_i_7_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[7]_i_10_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[7]_i_11_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[7]_i_12_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[7]_i_2_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[7]_i_5_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[7]_i_6_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[7]_i_7_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[7]_i_8_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[7]_i_9_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188_reg[15]_i_1_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188_reg[15]_i_1_n_21\ : STD_LOGIC;
  signal \apl2_8_reg_2188_reg[15]_i_1_n_22\ : STD_LOGIC;
  signal \apl2_8_reg_2188_reg[15]_i_1_n_23\ : STD_LOGIC;
  signal \apl2_8_reg_2188_reg[15]_i_1_n_24\ : STD_LOGIC;
  signal \apl2_8_reg_2188_reg[15]_i_1_n_25\ : STD_LOGIC;
  signal \apl2_8_reg_2188_reg[15]_i_1_n_26\ : STD_LOGIC;
  signal \apl2_8_reg_2188_reg[15]_i_1_n_27\ : STD_LOGIC;
  signal \apl2_8_reg_2188_reg[7]_i_1_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188_reg[7]_i_1_n_21\ : STD_LOGIC;
  signal \apl2_8_reg_2188_reg[7]_i_1_n_22\ : STD_LOGIC;
  signal \apl2_8_reg_2188_reg[7]_i_1_n_23\ : STD_LOGIC;
  signal \apl2_8_reg_2188_reg[7]_i_1_n_24\ : STD_LOGIC;
  signal \apl2_8_reg_2188_reg[7]_i_1_n_25\ : STD_LOGIC;
  signal \apl2_8_reg_2188_reg[7]_i_1_n_26\ : STD_LOGIC;
  signal \apl2_8_reg_2188_reg[7]_i_1_n_27\ : STD_LOGIC;
  signal \apl2_reg_2157[15]_i_11_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[15]_i_12_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[15]_i_13_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[15]_i_14_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[15]_i_21_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[15]_i_23_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[15]_i_25_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[15]_i_3_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[15]_i_4_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[15]_i_5_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[15]_i_6_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[15]_i_7_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[7]_i_10_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[7]_i_11_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[7]_i_12_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[7]_i_2_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[7]_i_5_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[7]_i_6_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[7]_i_7_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[7]_i_8_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[7]_i_9_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157_reg[15]_i_1_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157_reg[15]_i_1_n_21\ : STD_LOGIC;
  signal \apl2_reg_2157_reg[15]_i_1_n_22\ : STD_LOGIC;
  signal \apl2_reg_2157_reg[15]_i_1_n_23\ : STD_LOGIC;
  signal \apl2_reg_2157_reg[15]_i_1_n_24\ : STD_LOGIC;
  signal \apl2_reg_2157_reg[15]_i_1_n_25\ : STD_LOGIC;
  signal \apl2_reg_2157_reg[15]_i_1_n_26\ : STD_LOGIC;
  signal \apl2_reg_2157_reg[15]_i_1_n_27\ : STD_LOGIC;
  signal \apl2_reg_2157_reg[7]_i_1_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157_reg[7]_i_1_n_21\ : STD_LOGIC;
  signal \apl2_reg_2157_reg[7]_i_1_n_22\ : STD_LOGIC;
  signal \apl2_reg_2157_reg[7]_i_1_n_23\ : STD_LOGIC;
  signal \apl2_reg_2157_reg[7]_i_1_n_24\ : STD_LOGIC;
  signal \apl2_reg_2157_reg[7]_i_1_n_25\ : STD_LOGIC;
  signal \apl2_reg_2157_reg[7]_i_1_n_26\ : STD_LOGIC;
  signal \apl2_reg_2157_reg[7]_i_1_n_27\ : STD_LOGIC;
  signal grp_fu_466_p0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sext_ln574_4_fu_1047_p1 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal sext_ln574_5_fu_1493_p1 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal \tmp_product__1_n_100\ : STD_LOGIC;
  signal \tmp_product__1_n_101\ : STD_LOGIC;
  signal \tmp_product__1_n_102\ : STD_LOGIC;
  signal \tmp_product__1_n_103\ : STD_LOGIC;
  signal \tmp_product__1_n_104\ : STD_LOGIC;
  signal \tmp_product__1_n_105\ : STD_LOGIC;
  signal \tmp_product__1_n_106\ : STD_LOGIC;
  signal \tmp_product__1_n_107\ : STD_LOGIC;
  signal \tmp_product__1_n_108\ : STD_LOGIC;
  signal \tmp_product__1_n_109\ : STD_LOGIC;
  signal \tmp_product__1_n_110\ : STD_LOGIC;
  signal \tmp_product__1_n_111\ : STD_LOGIC;
  signal \tmp_product__1_n_112\ : STD_LOGIC;
  signal \tmp_product__1_n_113\ : STD_LOGIC;
  signal \tmp_product__1_n_114\ : STD_LOGIC;
  signal \tmp_product__1_n_115\ : STD_LOGIC;
  signal \tmp_product__1_n_116\ : STD_LOGIC;
  signal \tmp_product__1_n_117\ : STD_LOGIC;
  signal \tmp_product__1_n_118\ : STD_LOGIC;
  signal \tmp_product__1_n_119\ : STD_LOGIC;
  signal \tmp_product__1_n_120\ : STD_LOGIC;
  signal \tmp_product__1_n_121\ : STD_LOGIC;
  signal \tmp_product__1_n_122\ : STD_LOGIC;
  signal \tmp_product__1_n_123\ : STD_LOGIC;
  signal \tmp_product__1_n_124\ : STD_LOGIC;
  signal \tmp_product__1_n_125\ : STD_LOGIC;
  signal \tmp_product__1_n_126\ : STD_LOGIC;
  signal \tmp_product__1_n_127\ : STD_LOGIC;
  signal \tmp_product__1_n_128\ : STD_LOGIC;
  signal \tmp_product__1_n_129\ : STD_LOGIC;
  signal \tmp_product__1_n_130\ : STD_LOGIC;
  signal \tmp_product__1_n_131\ : STD_LOGIC;
  signal \tmp_product__1_n_132\ : STD_LOGIC;
  signal \tmp_product__1_n_133\ : STD_LOGIC;
  signal \tmp_product__1_n_134\ : STD_LOGIC;
  signal \tmp_product__1_n_135\ : STD_LOGIC;
  signal \tmp_product__1_n_136\ : STD_LOGIC;
  signal \tmp_product__1_n_137\ : STD_LOGIC;
  signal \tmp_product__1_n_138\ : STD_LOGIC;
  signal \tmp_product__1_n_139\ : STD_LOGIC;
  signal \tmp_product__1_n_140\ : STD_LOGIC;
  signal \tmp_product__1_n_141\ : STD_LOGIC;
  signal \tmp_product__1_n_142\ : STD_LOGIC;
  signal \tmp_product__1_n_143\ : STD_LOGIC;
  signal \tmp_product__1_n_144\ : STD_LOGIC;
  signal \tmp_product__1_n_145\ : STD_LOGIC;
  signal \tmp_product__1_n_146\ : STD_LOGIC;
  signal \tmp_product__1_n_147\ : STD_LOGIC;
  signal \tmp_product__1_n_148\ : STD_LOGIC;
  signal \tmp_product__1_n_149\ : STD_LOGIC;
  signal \tmp_product__1_n_150\ : STD_LOGIC;
  signal \tmp_product__1_n_151\ : STD_LOGIC;
  signal \tmp_product__1_n_152\ : STD_LOGIC;
  signal \tmp_product__1_n_153\ : STD_LOGIC;
  signal \tmp_product__1_n_154\ : STD_LOGIC;
  signal \tmp_product__1_n_155\ : STD_LOGIC;
  signal \tmp_product__1_n_156\ : STD_LOGIC;
  signal \tmp_product__1_n_157\ : STD_LOGIC;
  signal \tmp_product__1_n_158\ : STD_LOGIC;
  signal \tmp_product__1_n_159\ : STD_LOGIC;
  signal \tmp_product__1_n_160\ : STD_LOGIC;
  signal \tmp_product__1_n_161\ : STD_LOGIC;
  signal \tmp_product__1_n_162\ : STD_LOGIC;
  signal \tmp_product__1_n_163\ : STD_LOGIC;
  signal \tmp_product__1_n_164\ : STD_LOGIC;
  signal \tmp_product__1_n_165\ : STD_LOGIC;
  signal \tmp_product__1_n_166\ : STD_LOGIC;
  signal \tmp_product__1_n_167\ : STD_LOGIC;
  signal \tmp_product__1_n_168\ : STD_LOGIC;
  signal \tmp_product__1_n_169\ : STD_LOGIC;
  signal \tmp_product__1_n_170\ : STD_LOGIC;
  signal \tmp_product__1_n_171\ : STD_LOGIC;
  signal \tmp_product__1_n_172\ : STD_LOGIC;
  signal \tmp_product__1_n_173\ : STD_LOGIC;
  signal \tmp_product__1_n_44\ : STD_LOGIC;
  signal \tmp_product__1_n_45\ : STD_LOGIC;
  signal \tmp_product__1_n_46\ : STD_LOGIC;
  signal \tmp_product__1_n_47\ : STD_LOGIC;
  signal \tmp_product__1_n_48\ : STD_LOGIC;
  signal \tmp_product__1_n_49\ : STD_LOGIC;
  signal \tmp_product__1_n_50\ : STD_LOGIC;
  signal \tmp_product__1_n_51\ : STD_LOGIC;
  signal \tmp_product__1_n_52\ : STD_LOGIC;
  signal \tmp_product__1_n_53\ : STD_LOGIC;
  signal \tmp_product__1_n_54\ : STD_LOGIC;
  signal \tmp_product__1_n_55\ : STD_LOGIC;
  signal \tmp_product__1_n_56\ : STD_LOGIC;
  signal \tmp_product__1_n_57\ : STD_LOGIC;
  signal \tmp_product__1_n_58\ : STD_LOGIC;
  signal \tmp_product__1_n_59\ : STD_LOGIC;
  signal \tmp_product__1_n_60\ : STD_LOGIC;
  signal \tmp_product__1_n_61\ : STD_LOGIC;
  signal \tmp_product__1_n_62\ : STD_LOGIC;
  signal \tmp_product__1_n_63\ : STD_LOGIC;
  signal \tmp_product__1_n_64\ : STD_LOGIC;
  signal \tmp_product__1_n_65\ : STD_LOGIC;
  signal \tmp_product__1_n_66\ : STD_LOGIC;
  signal \tmp_product__1_n_67\ : STD_LOGIC;
  signal \tmp_product__1_n_68\ : STD_LOGIC;
  signal \tmp_product__1_n_69\ : STD_LOGIC;
  signal \tmp_product__1_n_70\ : STD_LOGIC;
  signal \tmp_product__1_n_71\ : STD_LOGIC;
  signal \tmp_product__1_n_72\ : STD_LOGIC;
  signal \tmp_product__1_n_73\ : STD_LOGIC;
  signal \tmp_product__1_n_78\ : STD_LOGIC;
  signal \tmp_product__1_n_79\ : STD_LOGIC;
  signal \tmp_product__1_n_80\ : STD_LOGIC;
  signal \tmp_product__1_n_81\ : STD_LOGIC;
  signal \tmp_product__1_n_82\ : STD_LOGIC;
  signal \tmp_product__1_n_83\ : STD_LOGIC;
  signal \tmp_product__1_n_84\ : STD_LOGIC;
  signal \tmp_product__1_n_85\ : STD_LOGIC;
  signal \tmp_product__1_n_86\ : STD_LOGIC;
  signal \tmp_product__1_n_87\ : STD_LOGIC;
  signal \tmp_product__1_n_88\ : STD_LOGIC;
  signal \tmp_product__1_n_89\ : STD_LOGIC;
  signal \tmp_product__1_n_90\ : STD_LOGIC;
  signal \tmp_product__1_n_91\ : STD_LOGIC;
  signal \tmp_product__1_n_92\ : STD_LOGIC;
  signal \tmp_product__1_n_93\ : STD_LOGIC;
  signal \tmp_product__1_n_94\ : STD_LOGIC;
  signal \tmp_product__1_n_95\ : STD_LOGIC;
  signal \tmp_product__1_n_96\ : STD_LOGIC;
  signal \tmp_product__1_n_97\ : STD_LOGIC;
  signal \tmp_product__1_n_98\ : STD_LOGIC;
  signal \tmp_product__1_n_99\ : STD_LOGIC;
  signal \tmp_product__2_n_100\ : STD_LOGIC;
  signal \tmp_product__2_n_101\ : STD_LOGIC;
  signal \tmp_product__2_n_102\ : STD_LOGIC;
  signal \tmp_product__2_n_103\ : STD_LOGIC;
  signal \tmp_product__2_n_104\ : STD_LOGIC;
  signal \tmp_product__2_n_105\ : STD_LOGIC;
  signal \tmp_product__2_n_106\ : STD_LOGIC;
  signal \tmp_product__2_n_107\ : STD_LOGIC;
  signal \tmp_product__2_n_108\ : STD_LOGIC;
  signal \tmp_product__2_n_109\ : STD_LOGIC;
  signal \tmp_product__2_n_110\ : STD_LOGIC;
  signal \tmp_product__2_n_111\ : STD_LOGIC;
  signal \tmp_product__2_n_112\ : STD_LOGIC;
  signal \tmp_product__2_n_113\ : STD_LOGIC;
  signal \tmp_product__2_n_114\ : STD_LOGIC;
  signal \tmp_product__2_n_115\ : STD_LOGIC;
  signal \tmp_product__2_n_116\ : STD_LOGIC;
  signal \tmp_product__2_n_117\ : STD_LOGIC;
  signal \tmp_product__2_n_118\ : STD_LOGIC;
  signal \tmp_product__2_n_119\ : STD_LOGIC;
  signal \tmp_product__2_n_120\ : STD_LOGIC;
  signal \tmp_product__2_n_121\ : STD_LOGIC;
  signal \tmp_product__2_n_122\ : STD_LOGIC;
  signal \tmp_product__2_n_123\ : STD_LOGIC;
  signal \tmp_product__2_n_124\ : STD_LOGIC;
  signal \tmp_product__2_n_125\ : STD_LOGIC;
  signal \tmp_product__2_n_78\ : STD_LOGIC;
  signal \tmp_product__2_n_79\ : STD_LOGIC;
  signal \tmp_product__2_n_80\ : STD_LOGIC;
  signal \tmp_product__2_n_81\ : STD_LOGIC;
  signal \tmp_product__2_n_82\ : STD_LOGIC;
  signal \tmp_product__2_n_83\ : STD_LOGIC;
  signal \tmp_product__2_n_84\ : STD_LOGIC;
  signal \tmp_product__2_n_85\ : STD_LOGIC;
  signal \tmp_product__2_n_86\ : STD_LOGIC;
  signal \tmp_product__2_n_87\ : STD_LOGIC;
  signal \tmp_product__2_n_88\ : STD_LOGIC;
  signal \tmp_product__2_n_89\ : STD_LOGIC;
  signal \tmp_product__2_n_90\ : STD_LOGIC;
  signal \tmp_product__2_n_91\ : STD_LOGIC;
  signal \tmp_product__2_n_92\ : STD_LOGIC;
  signal \tmp_product__2_n_93\ : STD_LOGIC;
  signal \tmp_product__2_n_94\ : STD_LOGIC;
  signal \tmp_product__2_n_95\ : STD_LOGIC;
  signal \tmp_product__2_n_96\ : STD_LOGIC;
  signal \tmp_product__2_n_97\ : STD_LOGIC;
  signal \tmp_product__2_n_98\ : STD_LOGIC;
  signal \tmp_product__2_n_99\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_1__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_2__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_3__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_4__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_5__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_6__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_7__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_8__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_21\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_22\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_23\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_24\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_25\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_26\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_27\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_1__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_2__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_3__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_4__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_5__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_6__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_7__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_8__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_21\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_22\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_23\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_24\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_25\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_26\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_27\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_1__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_2__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_3__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_4__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_5__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_6__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_7__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_8__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_21\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_22\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_23\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_24\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_25\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_26\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_27\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_1__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_2__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_3__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_4__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_5__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_6__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_7__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_8__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_21\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_22\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_23\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_24\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_25\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_26\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_27\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_1__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_2__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_3__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_4__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_5__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_6__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_7__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_8__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_21\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_22\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_23\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_24\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_25\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_26\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_27\ : STD_LOGIC;
  signal \tmp_product_carry_i_1__6_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_2__6_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_3__6_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_4__6_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_5__6_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_6__6_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_7__4_n_20\ : STD_LOGIC;
  signal tmp_product_carry_n_20 : STD_LOGIC;
  signal tmp_product_carry_n_21 : STD_LOGIC;
  signal tmp_product_carry_n_22 : STD_LOGIC;
  signal tmp_product_carry_n_23 : STD_LOGIC;
  signal tmp_product_carry_n_24 : STD_LOGIC;
  signal tmp_product_carry_n_25 : STD_LOGIC;
  signal tmp_product_carry_n_26 : STD_LOGIC;
  signal tmp_product_carry_n_27 : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_169 : STD_LOGIC;
  signal tmp_product_n_170 : STD_LOGIC;
  signal tmp_product_n_171 : STD_LOGIC;
  signal tmp_product_n_172 : STD_LOGIC;
  signal tmp_product_n_173 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal \NLW_apl2_8_reg_2188_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_apl2_8_reg_2188_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_apl2_reg_2157_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_apl2_reg_2157_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__1_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__2_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_tmp_product_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_tmp_product_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute KEEP_HIERARCHY of \tmp_product__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 15x15 4}}";
  attribute KEEP_HIERARCHY of \tmp_product__1\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__1\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product__1_i_10__4\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \tmp_product__1_i_11__4\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \tmp_product__1_i_12__4\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \tmp_product__1_i_13__4\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \tmp_product__1_i_14__4\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \tmp_product__1_i_15__4\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \tmp_product__1_i_16__4\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \tmp_product__1_i_17__4\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \tmp_product__1_i_1__4\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \tmp_product__1_i_2__4\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \tmp_product__1_i_3__4\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \tmp_product__1_i_4__4\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \tmp_product__1_i_5__4\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \tmp_product__1_i_6__4\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \tmp_product__1_i_7__4\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \tmp_product__1_i_8__4\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \tmp_product__1_i_9__4\ : label is "soft_lutpair217";
  attribute KEEP_HIERARCHY of \tmp_product__2\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__2\ : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of tmp_product_carry : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__4\ : label is 35;
  attribute SOFT_HLUTNM of \tmp_product_i_10__9\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \tmp_product_i_11__9\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \tmp_product_i_12__9\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \tmp_product_i_13__9\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \tmp_product_i_14__9\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \tmp_product_i_15__10\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \tmp_product_i_1__8\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \tmp_product_i_2__8\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \tmp_product_i_3__9\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \tmp_product_i_4__9\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \tmp_product_i_5__9\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \tmp_product_i_6__9\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \tmp_product_i_7__9\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \tmp_product_i_8__9\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \tmp_product_i_9__9\ : label is "soft_lutpair225";
begin
  O(0) <= \^o\(0);
\apl2_8_reg_2188[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABFAABA45405545"
    )
        port map (
      I0 => sext_ln580_6_fu_1530_p1(11),
      I1 => \^o\(0),
      I2 => dec_ah1(10),
      I3 => \apl2_8_reg_2188[15]_i_21_n_20\,
      I4 => sext_ln580_6_fu_1530_p1(10),
      I5 => sext_ln580_6_fu_1530_p1(12),
      O => \apl2_8_reg_2188[15]_i_11_n_20\
    );
\apl2_8_reg_2188[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699966699999699"
    )
        port map (
      I0 => \apl2_8_reg_2188[15]_i_4_n_20\,
      I1 => sext_ln580_6_fu_1530_p1(11),
      I2 => \^o\(0),
      I3 => dec_ah1(10),
      I4 => \apl2_8_reg_2188[15]_i_21_n_20\,
      I5 => sext_ln580_6_fu_1530_p1(10),
      O => \apl2_8_reg_2188[15]_i_12_n_20\
    );
\apl2_8_reg_2188[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996C33CC33C9669"
    )
        port map (
      I0 => \apl2_8_reg_2188[15]_i_25_n_20\,
      I1 => sext_ln580_6_fu_1530_p1(10),
      I2 => \apl2_8_reg_2188[15]_i_21_n_20\,
      I3 => dec_ah1(10),
      I4 => sext_ln580_6_fu_1530_p1(9),
      I5 => \apl2_8_reg_2188[15]_i_23_n_20\,
      O => \apl2_8_reg_2188[15]_i_13_n_20\
    );
\apl2_8_reg_2188[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BB44BB4B44B4BB4"
    )
        port map (
      I0 => \apl2_8_reg_2188[7]_i_2_n_20\,
      I1 => sext_ln580_6_fu_1530_p1(8),
      I2 => \apl2_8_reg_2188[15]_i_23_n_20\,
      I3 => sext_ln580_6_fu_1530_p1(9),
      I4 => \apl2_reg_2157_reg[15]_1\(0),
      I5 => sext_ln574_5_fu_1493_p1(8),
      O => \apl2_8_reg_2188[15]_i_14_n_20\
    );
\apl2_8_reg_2188[15]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \^o\(0),
      I1 => dec_ah1(8),
      I2 => dec_ah1(6),
      I3 => \apl2_8_reg_2188_reg[15]_0\,
      I4 => dec_ah1(7),
      I5 => dec_ah1(9),
      O => \apl2_8_reg_2188[15]_i_21_n_20\
    );
\apl2_8_reg_2188[15]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA55555556"
    )
        port map (
      I0 => dec_ah1(9),
      I1 => dec_ah1(8),
      I2 => dec_ah1(6),
      I3 => \apl2_8_reg_2188_reg[15]_0\,
      I4 => dec_ah1(7),
      I5 => \^o\(0),
      O => \apl2_8_reg_2188[15]_i_23_n_20\
    );
\apl2_8_reg_2188[15]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln580_6_fu_1530_p1(8),
      I1 => \apl2_8_reg_2188[7]_i_2_n_20\,
      O => \apl2_8_reg_2188[15]_i_25_n_20\
    );
\apl2_8_reg_2188[15]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9999999A"
    )
        port map (
      I0 => dec_ah1(8),
      I1 => \^o\(0),
      I2 => dec_ah1(7),
      I3 => \apl2_8_reg_2188_reg[15]_0\,
      I4 => dec_ah1(6),
      O => sext_ln574_5_fu_1493_p1(8)
    );
\apl2_8_reg_2188[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAABA"
    )
        port map (
      I0 => sext_ln580_6_fu_1530_p1(11),
      I1 => \^o\(0),
      I2 => dec_ah1(10),
      I3 => \apl2_8_reg_2188[15]_i_21_n_20\,
      I4 => sext_ln580_6_fu_1530_p1(10),
      O => \apl2_8_reg_2188[15]_i_3_n_20\
    );
\apl2_8_reg_2188[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8C8233832328CC2"
    )
        port map (
      I0 => sext_ln580_6_fu_1530_p1(9),
      I1 => dec_ah1(10),
      I2 => dec_ah1(9),
      I3 => \apl2_8_reg_2188_reg[15]\,
      I4 => \^o\(0),
      I5 => sext_ln580_6_fu_1530_p1(10),
      O => \apl2_8_reg_2188[15]_i_4_n_20\
    );
\apl2_8_reg_2188[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => \apl2_8_reg_2188[7]_i_2_n_20\,
      I1 => sext_ln580_6_fu_1530_p1(8),
      I2 => \apl2_8_reg_2188[15]_i_23_n_20\,
      I3 => sext_ln580_6_fu_1530_p1(9),
      O => \apl2_8_reg_2188[15]_i_5_n_20\
    );
\apl2_8_reg_2188[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \apl2_8_reg_2188[7]_i_2_n_20\,
      I1 => sext_ln580_6_fu_1530_p1(8),
      I2 => \apl2_8_reg_2188[15]_i_23_n_20\,
      I3 => sext_ln580_6_fu_1530_p1(9),
      O => \apl2_8_reg_2188[15]_i_6_n_20\
    );
\apl2_8_reg_2188[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FEFF01FF0100FE"
    )
        port map (
      I0 => dec_ah1(6),
      I1 => \apl2_8_reg_2188_reg[15]_0\,
      I2 => dec_ah1(7),
      I3 => \^o\(0),
      I4 => dec_ah1(8),
      I5 => \apl2_reg_2157_reg[15]_1\(0),
      O => \apl2_8_reg_2188[15]_i_7_n_20\
    );
\apl2_8_reg_2188[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55A9AA56"
    )
        port map (
      I0 => sext_ln580_6_fu_1530_p1(2),
      I1 => \apl2_8_reg_2188_reg[7]_0\,
      I2 => dec_ah1(1),
      I3 => \^o\(0),
      I4 => dec_ah1(2),
      O => \apl2_8_reg_2188[7]_i_10_n_20\
    );
\apl2_8_reg_2188[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => sext_ln580_6_fu_1530_p1(1),
      I1 => \apl2_8_reg_2188_reg[7]_0\,
      I2 => \^o\(0),
      I3 => dec_ah1(1),
      O => \apl2_8_reg_2188[7]_i_11_n_20\
    );
\apl2_8_reg_2188[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => sext_ln580_6_fu_1530_p1(0),
      I1 => \apl2_8_reg_2188_reg[7]\,
      I2 => \^o\(0),
      I3 => dec_ah1(0),
      O => \apl2_8_reg_2188[7]_i_12_n_20\
    );
\apl2_8_reg_2188[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6665"
    )
        port map (
      I0 => dec_ah1(7),
      I1 => \^o\(0),
      I2 => dec_ah1(6),
      I3 => \apl2_8_reg_2188_reg[15]_0\,
      O => \apl2_8_reg_2188[7]_i_2_n_20\
    );
\apl2_8_reg_2188[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \apl2_8_reg_2188[7]_i_2_n_20\,
      I1 => sext_ln580_6_fu_1530_p1(7),
      O => \apl2_8_reg_2188[7]_i_5_n_20\
    );
\apl2_8_reg_2188[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => sext_ln580_6_fu_1530_p1(6),
      I1 => \apl2_8_reg_2188_reg[15]_0\,
      I2 => \^o\(0),
      I3 => dec_ah1(6),
      O => \apl2_8_reg_2188[7]_i_6_n_20\
    );
\apl2_8_reg_2188[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => sext_ln580_6_fu_1530_p1(5),
      I1 => \apl2_8_reg_2188_reg[7]_2\,
      I2 => \^o\(0),
      I3 => dec_ah1(5),
      O => \apl2_8_reg_2188[7]_i_7_n_20\
    );
\apl2_8_reg_2188[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => sext_ln580_6_fu_1530_p1(4),
      I1 => \apl2_8_reg_2188_reg[7]_1\,
      I2 => \^o\(0),
      I3 => dec_ah1(4),
      O => \apl2_8_reg_2188[7]_i_8_n_20\
    );
\apl2_8_reg_2188[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AAA9AAAA5556"
    )
        port map (
      I0 => sext_ln580_6_fu_1530_p1(3),
      I1 => dec_ah1(1),
      I2 => \apl2_8_reg_2188_reg[7]_0\,
      I3 => dec_ah1(2),
      I4 => \^o\(0),
      I5 => dec_ah1(3),
      O => \apl2_8_reg_2188[7]_i_9_n_20\
    );
\apl2_8_reg_2188_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl2_8_reg_2188_reg[7]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \apl2_8_reg_2188_reg[15]_i_1_n_20\,
      CO(6) => \apl2_8_reg_2188_reg[15]_i_1_n_21\,
      CO(5) => \apl2_8_reg_2188_reg[15]_i_1_n_22\,
      CO(4) => \apl2_8_reg_2188_reg[15]_i_1_n_23\,
      CO(3) => \apl2_8_reg_2188_reg[15]_i_1_n_24\,
      CO(2) => \apl2_8_reg_2188_reg[15]_i_1_n_25\,
      CO(1) => \apl2_8_reg_2188_reg[15]_i_1_n_26\,
      CO(0) => \apl2_8_reg_2188_reg[15]_i_1_n_27\,
      DI(7 downto 5) => sext_ln580_6_fu_1530_p1(14 downto 12),
      DI(4) => \apl2_8_reg_2188[15]_i_3_n_20\,
      DI(3) => \apl2_8_reg_2188[15]_i_4_n_20\,
      DI(2) => \apl2_8_reg_2188[15]_i_5_n_20\,
      DI(1) => \apl2_8_reg_2188[15]_i_6_n_20\,
      DI(0) => \apl2_8_reg_2188[15]_i_7_n_20\,
      O(7 downto 0) => \apl2_8_reg_2188_reg[15]_i_1_0\(15 downto 8),
      S(7 downto 5) => \apl2_8_reg_2188_reg[15]_1\(3 downto 1),
      S(4) => \apl2_8_reg_2188[15]_i_11_n_20\,
      S(3) => \apl2_8_reg_2188[15]_i_12_n_20\,
      S(2) => \apl2_8_reg_2188[15]_i_13_n_20\,
      S(1) => \apl2_8_reg_2188[15]_i_14_n_20\,
      S(0) => \apl2_8_reg_2188_reg[15]_1\(0)
    );
\apl2_8_reg_2188_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl2_8_reg_2188_reg[15]_i_1_n_20\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_apl2_8_reg_2188_reg[16]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_apl2_8_reg_2188_reg[16]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => \apl2_8_reg_2188_reg[15]_i_1_0\(16),
      S(7 downto 0) => B"00000001"
    );
\apl2_8_reg_2188_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \apl2_8_reg_2188_reg[7]_i_1_n_20\,
      CO(6) => \apl2_8_reg_2188_reg[7]_i_1_n_21\,
      CO(5) => \apl2_8_reg_2188_reg[7]_i_1_n_22\,
      CO(4) => \apl2_8_reg_2188_reg[7]_i_1_n_23\,
      CO(3) => \apl2_8_reg_2188_reg[7]_i_1_n_24\,
      CO(2) => \apl2_8_reg_2188_reg[7]_i_1_n_25\,
      CO(1) => \apl2_8_reg_2188_reg[7]_i_1_n_26\,
      CO(0) => \apl2_8_reg_2188_reg[7]_i_1_n_27\,
      DI(7) => \apl2_8_reg_2188[7]_i_2_n_20\,
      DI(6 downto 0) => sext_ln580_6_fu_1530_p1(6 downto 0),
      O(7 downto 0) => \apl2_8_reg_2188_reg[15]_i_1_0\(7 downto 0),
      S(7) => \apl2_8_reg_2188[7]_i_5_n_20\,
      S(6) => \apl2_8_reg_2188[7]_i_6_n_20\,
      S(5) => \apl2_8_reg_2188[7]_i_7_n_20\,
      S(4) => \apl2_8_reg_2188[7]_i_8_n_20\,
      S(3) => \apl2_8_reg_2188[7]_i_9_n_20\,
      S(2) => \apl2_8_reg_2188[7]_i_10_n_20\,
      S(1) => \apl2_8_reg_2188[7]_i_11_n_20\,
      S(0) => \apl2_8_reg_2188[7]_i_12_n_20\
    );
\apl2_reg_2157[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABFAABA45405545"
    )
        port map (
      I0 => sext_ln580_4_fu_1084_p1(11),
      I1 => \^o\(0),
      I2 => dec_al1(10),
      I3 => \apl2_reg_2157[15]_i_21_n_20\,
      I4 => sext_ln580_4_fu_1084_p1(10),
      I5 => sext_ln580_4_fu_1084_p1(12),
      O => \apl2_reg_2157[15]_i_11_n_20\
    );
\apl2_reg_2157[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699966699999699"
    )
        port map (
      I0 => \apl2_reg_2157[15]_i_4_n_20\,
      I1 => sext_ln580_4_fu_1084_p1(11),
      I2 => \^o\(0),
      I3 => dec_al1(10),
      I4 => \apl2_reg_2157[15]_i_21_n_20\,
      I5 => sext_ln580_4_fu_1084_p1(10),
      O => \apl2_reg_2157[15]_i_12_n_20\
    );
\apl2_reg_2157[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996C33CC33C9669"
    )
        port map (
      I0 => \apl2_reg_2157[15]_i_25_n_20\,
      I1 => sext_ln580_4_fu_1084_p1(10),
      I2 => \apl2_reg_2157[15]_i_21_n_20\,
      I3 => dec_al1(10),
      I4 => sext_ln580_4_fu_1084_p1(9),
      I5 => \apl2_reg_2157[15]_i_23_n_20\,
      O => \apl2_reg_2157[15]_i_13_n_20\
    );
\apl2_reg_2157[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BB44BB4B44B4BB4"
    )
        port map (
      I0 => \apl2_reg_2157[7]_i_2_n_20\,
      I1 => sext_ln580_4_fu_1084_p1(8),
      I2 => \apl2_reg_2157[15]_i_23_n_20\,
      I3 => sext_ln580_4_fu_1084_p1(9),
      I4 => \apl2_reg_2157_reg[15]_1\(0),
      I5 => sext_ln574_4_fu_1047_p1(8),
      O => \apl2_reg_2157[15]_i_14_n_20\
    );
\apl2_reg_2157[15]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \^o\(0),
      I1 => dec_al1(8),
      I2 => dec_al1(6),
      I3 => \apl2_reg_2157_reg[15]_0\,
      I4 => dec_al1(7),
      I5 => dec_al1(9),
      O => \apl2_reg_2157[15]_i_21_n_20\
    );
\apl2_reg_2157[15]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA55555556"
    )
        port map (
      I0 => dec_al1(9),
      I1 => dec_al1(8),
      I2 => dec_al1(6),
      I3 => \apl2_reg_2157_reg[15]_0\,
      I4 => dec_al1(7),
      I5 => \^o\(0),
      O => \apl2_reg_2157[15]_i_23_n_20\
    );
\apl2_reg_2157[15]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln580_4_fu_1084_p1(8),
      I1 => \apl2_reg_2157[7]_i_2_n_20\,
      O => \apl2_reg_2157[15]_i_25_n_20\
    );
\apl2_reg_2157[15]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9999999A"
    )
        port map (
      I0 => dec_al1(8),
      I1 => \^o\(0),
      I2 => dec_al1(7),
      I3 => \apl2_reg_2157_reg[15]_0\,
      I4 => dec_al1(6),
      O => sext_ln574_4_fu_1047_p1(8)
    );
\apl2_reg_2157[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAABA"
    )
        port map (
      I0 => sext_ln580_4_fu_1084_p1(11),
      I1 => \^o\(0),
      I2 => dec_al1(10),
      I3 => \apl2_reg_2157[15]_i_21_n_20\,
      I4 => sext_ln580_4_fu_1084_p1(10),
      O => \apl2_reg_2157[15]_i_3_n_20\
    );
\apl2_reg_2157[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8C8233832328CC2"
    )
        port map (
      I0 => sext_ln580_4_fu_1084_p1(9),
      I1 => dec_al1(10),
      I2 => dec_al1(9),
      I3 => \apl2_reg_2157_reg[15]\,
      I4 => \^o\(0),
      I5 => sext_ln580_4_fu_1084_p1(10),
      O => \apl2_reg_2157[15]_i_4_n_20\
    );
\apl2_reg_2157[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => \apl2_reg_2157[7]_i_2_n_20\,
      I1 => sext_ln580_4_fu_1084_p1(8),
      I2 => \apl2_reg_2157[15]_i_23_n_20\,
      I3 => sext_ln580_4_fu_1084_p1(9),
      O => \apl2_reg_2157[15]_i_5_n_20\
    );
\apl2_reg_2157[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \apl2_reg_2157[7]_i_2_n_20\,
      I1 => sext_ln580_4_fu_1084_p1(8),
      I2 => \apl2_reg_2157[15]_i_23_n_20\,
      I3 => sext_ln580_4_fu_1084_p1(9),
      O => \apl2_reg_2157[15]_i_6_n_20\
    );
\apl2_reg_2157[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FEFF01FF0100FE"
    )
        port map (
      I0 => dec_al1(6),
      I1 => \apl2_reg_2157_reg[15]_0\,
      I2 => dec_al1(7),
      I3 => \^o\(0),
      I4 => dec_al1(8),
      I5 => \apl2_reg_2157_reg[15]_1\(0),
      O => \apl2_reg_2157[15]_i_7_n_20\
    );
\apl2_reg_2157[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55A9AA56"
    )
        port map (
      I0 => sext_ln580_4_fu_1084_p1(2),
      I1 => \apl2_reg_2157_reg[7]_0\,
      I2 => dec_al1(1),
      I3 => \^o\(0),
      I4 => dec_al1(2),
      O => \apl2_reg_2157[7]_i_10_n_20\
    );
\apl2_reg_2157[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => sext_ln580_4_fu_1084_p1(1),
      I1 => \apl2_reg_2157_reg[7]_0\,
      I2 => \^o\(0),
      I3 => dec_al1(1),
      O => \apl2_reg_2157[7]_i_11_n_20\
    );
\apl2_reg_2157[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => sext_ln580_4_fu_1084_p1(0),
      I1 => \apl2_reg_2157_reg[7]\,
      I2 => \^o\(0),
      I3 => dec_al1(0),
      O => \apl2_reg_2157[7]_i_12_n_20\
    );
\apl2_reg_2157[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6665"
    )
        port map (
      I0 => dec_al1(7),
      I1 => \^o\(0),
      I2 => dec_al1(6),
      I3 => \apl2_reg_2157_reg[15]_0\,
      O => \apl2_reg_2157[7]_i_2_n_20\
    );
\apl2_reg_2157[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \apl2_reg_2157[7]_i_2_n_20\,
      I1 => sext_ln580_4_fu_1084_p1(7),
      O => \apl2_reg_2157[7]_i_5_n_20\
    );
\apl2_reg_2157[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => sext_ln580_4_fu_1084_p1(6),
      I1 => \apl2_reg_2157_reg[15]_0\,
      I2 => \^o\(0),
      I3 => dec_al1(6),
      O => \apl2_reg_2157[7]_i_6_n_20\
    );
\apl2_reg_2157[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => sext_ln580_4_fu_1084_p1(5),
      I1 => \apl2_reg_2157_reg[7]_2\,
      I2 => \^o\(0),
      I3 => dec_al1(5),
      O => \apl2_reg_2157[7]_i_7_n_20\
    );
\apl2_reg_2157[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => sext_ln580_4_fu_1084_p1(4),
      I1 => \apl2_reg_2157_reg[7]_1\,
      I2 => \^o\(0),
      I3 => dec_al1(4),
      O => \apl2_reg_2157[7]_i_8_n_20\
    );
\apl2_reg_2157[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AAA9AAAA5556"
    )
        port map (
      I0 => sext_ln580_4_fu_1084_p1(3),
      I1 => dec_al1(1),
      I2 => \apl2_reg_2157_reg[7]_0\,
      I3 => dec_al1(2),
      I4 => \^o\(0),
      I5 => dec_al1(3),
      O => \apl2_reg_2157[7]_i_9_n_20\
    );
\apl2_reg_2157_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl2_reg_2157_reg[7]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \apl2_reg_2157_reg[15]_i_1_n_20\,
      CO(6) => \apl2_reg_2157_reg[15]_i_1_n_21\,
      CO(5) => \apl2_reg_2157_reg[15]_i_1_n_22\,
      CO(4) => \apl2_reg_2157_reg[15]_i_1_n_23\,
      CO(3) => \apl2_reg_2157_reg[15]_i_1_n_24\,
      CO(2) => \apl2_reg_2157_reg[15]_i_1_n_25\,
      CO(1) => \apl2_reg_2157_reg[15]_i_1_n_26\,
      CO(0) => \apl2_reg_2157_reg[15]_i_1_n_27\,
      DI(7 downto 5) => sext_ln580_4_fu_1084_p1(14 downto 12),
      DI(4) => \apl2_reg_2157[15]_i_3_n_20\,
      DI(3) => \apl2_reg_2157[15]_i_4_n_20\,
      DI(2) => \apl2_reg_2157[15]_i_5_n_20\,
      DI(1) => \apl2_reg_2157[15]_i_6_n_20\,
      DI(0) => \apl2_reg_2157[15]_i_7_n_20\,
      O(7 downto 0) => D(15 downto 8),
      S(7 downto 5) => S(3 downto 1),
      S(4) => \apl2_reg_2157[15]_i_11_n_20\,
      S(3) => \apl2_reg_2157[15]_i_12_n_20\,
      S(2) => \apl2_reg_2157[15]_i_13_n_20\,
      S(1) => \apl2_reg_2157[15]_i_14_n_20\,
      S(0) => S(0)
    );
\apl2_reg_2157_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl2_reg_2157_reg[15]_i_1_n_20\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_apl2_reg_2157_reg[16]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_apl2_reg_2157_reg[16]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => D(16),
      S(7 downto 0) => B"00000001"
    );
\apl2_reg_2157_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \apl2_reg_2157_reg[7]_i_1_n_20\,
      CO(6) => \apl2_reg_2157_reg[7]_i_1_n_21\,
      CO(5) => \apl2_reg_2157_reg[7]_i_1_n_22\,
      CO(4) => \apl2_reg_2157_reg[7]_i_1_n_23\,
      CO(3) => \apl2_reg_2157_reg[7]_i_1_n_24\,
      CO(2) => \apl2_reg_2157_reg[7]_i_1_n_25\,
      CO(1) => \apl2_reg_2157_reg[7]_i_1_n_26\,
      CO(0) => \apl2_reg_2157_reg[7]_i_1_n_27\,
      DI(7) => \apl2_reg_2157[7]_i_2_n_20\,
      DI(6 downto 0) => sext_ln580_4_fu_1084_p1(6 downto 0),
      O(7 downto 0) => D(7 downto 0),
      S(7) => \apl2_reg_2157[7]_i_5_n_20\,
      S(6) => \apl2_reg_2157[7]_i_6_n_20\,
      S(5) => \apl2_reg_2157[7]_i_7_n_20\,
      S(4) => \apl2_reg_2157[7]_i_8_n_20\,
      S(3) => \apl2_reg_2157[7]_i_9_n_20\,
      S(2) => \apl2_reg_2157[7]_i_10_n_20\,
      S(1) => \apl2_reg_2157[7]_i_11_n_20\,
      S(0) => \apl2_reg_2157[7]_i_12_n_20\
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => grp_fu_466_p1(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => grp_fu_466_p0(31),
      B(16) => grp_fu_466_p0(31),
      B(15) => grp_fu_466_p0(31),
      B(14 downto 0) => grp_fu_466_p0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_78,
      P(46) => tmp_product_n_79,
      P(45) => tmp_product_n_80,
      P(44) => tmp_product_n_81,
      P(43) => tmp_product_n_82,
      P(42) => tmp_product_n_83,
      P(41) => tmp_product_n_84,
      P(40) => tmp_product_n_85,
      P(39) => tmp_product_n_86,
      P(38) => tmp_product_n_87,
      P(37) => tmp_product_n_88,
      P(36) => tmp_product_n_89,
      P(35) => tmp_product_n_90,
      P(34) => tmp_product_n_91,
      P(33) => tmp_product_n_92,
      P(32) => tmp_product_n_93,
      P(31) => tmp_product_n_94,
      P(30) => tmp_product_n_95,
      P(29) => tmp_product_n_96,
      P(28) => tmp_product_n_97,
      P(27) => tmp_product_n_98,
      P(26) => tmp_product_n_99,
      P(25) => tmp_product_n_100,
      P(24) => tmp_product_n_101,
      P(23) => tmp_product_n_102,
      P(22) => tmp_product_n_103,
      P(21) => tmp_product_n_104,
      P(20) => tmp_product_n_105,
      P(19) => tmp_product_n_106,
      P(18) => tmp_product_n_107,
      P(17) => tmp_product_n_108,
      P(16) => tmp_product_n_109,
      P(15) => tmp_product_n_110,
      P(14) => tmp_product_n_111,
      P(13) => tmp_product_n_112,
      P(12) => tmp_product_n_113,
      P(11) => tmp_product_n_114,
      P(10) => tmp_product_n_115,
      P(9) => tmp_product_n_116,
      P(8) => tmp_product_n_117,
      P(7) => tmp_product_n_118,
      P(6) => tmp_product_n_119,
      P(5) => tmp_product_n_120,
      P(4) => tmp_product_n_121,
      P(3) => tmp_product_n_122,
      P(2) => tmp_product_n_123,
      P(1) => tmp_product_n_124,
      P(0) => tmp_product_n_125,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_126,
      PCOUT(46) => tmp_product_n_127,
      PCOUT(45) => tmp_product_n_128,
      PCOUT(44) => tmp_product_n_129,
      PCOUT(43) => tmp_product_n_130,
      PCOUT(42) => tmp_product_n_131,
      PCOUT(41) => tmp_product_n_132,
      PCOUT(40) => tmp_product_n_133,
      PCOUT(39) => tmp_product_n_134,
      PCOUT(38) => tmp_product_n_135,
      PCOUT(37) => tmp_product_n_136,
      PCOUT(36) => tmp_product_n_137,
      PCOUT(35) => tmp_product_n_138,
      PCOUT(34) => tmp_product_n_139,
      PCOUT(33) => tmp_product_n_140,
      PCOUT(32) => tmp_product_n_141,
      PCOUT(31) => tmp_product_n_142,
      PCOUT(30) => tmp_product_n_143,
      PCOUT(29) => tmp_product_n_144,
      PCOUT(28) => tmp_product_n_145,
      PCOUT(27) => tmp_product_n_146,
      PCOUT(26) => tmp_product_n_147,
      PCOUT(25) => tmp_product_n_148,
      PCOUT(24) => tmp_product_n_149,
      PCOUT(23) => tmp_product_n_150,
      PCOUT(22) => tmp_product_n_151,
      PCOUT(21) => tmp_product_n_152,
      PCOUT(20) => tmp_product_n_153,
      PCOUT(19) => tmp_product_n_154,
      PCOUT(18) => tmp_product_n_155,
      PCOUT(17) => tmp_product_n_156,
      PCOUT(16) => tmp_product_n_157,
      PCOUT(15) => tmp_product_n_158,
      PCOUT(14) => tmp_product_n_159,
      PCOUT(13) => tmp_product_n_160,
      PCOUT(12) => tmp_product_n_161,
      PCOUT(11) => tmp_product_n_162,
      PCOUT(10) => tmp_product_n_163,
      PCOUT(9) => tmp_product_n_164,
      PCOUT(8) => tmp_product_n_165,
      PCOUT(7) => tmp_product_n_166,
      PCOUT(6) => tmp_product_n_167,
      PCOUT(5) => tmp_product_n_168,
      PCOUT(4) => tmp_product_n_169,
      PCOUT(3) => tmp_product_n_170,
      PCOUT(2) => tmp_product_n_171,
      PCOUT(1) => tmp_product_n_172,
      PCOUT(0) => tmp_product_n_173,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => grp_fu_466_p0(31),
      A(28) => grp_fu_466_p0(31),
      A(27) => grp_fu_466_p0(31),
      A(26) => grp_fu_466_p0(31),
      A(25) => grp_fu_466_p0(31),
      A(24) => grp_fu_466_p0(31),
      A(23) => grp_fu_466_p0(31),
      A(22) => grp_fu_466_p0(31),
      A(21) => grp_fu_466_p0(31),
      A(20) => grp_fu_466_p0(31),
      A(19) => grp_fu_466_p0(31),
      A(18) => grp_fu_466_p0(31),
      A(17) => grp_fu_466_p0(31),
      A(16) => grp_fu_466_p0(31),
      A(15) => grp_fu_466_p0(31),
      A(14 downto 0) => grp_fu_466_p0(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => grp_fu_466_p1(31),
      B(16) => grp_fu_466_p1(31),
      B(15) => grp_fu_466_p1(31),
      B(14 downto 0) => grp_fu_466_p1(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_78\,
      P(46) => \tmp_product__0_n_79\,
      P(45) => \tmp_product__0_n_80\,
      P(44) => \tmp_product__0_n_81\,
      P(43) => \tmp_product__0_n_82\,
      P(42) => \tmp_product__0_n_83\,
      P(41) => \tmp_product__0_n_84\,
      P(40) => \tmp_product__0_n_85\,
      P(39) => \tmp_product__0_n_86\,
      P(38) => \tmp_product__0_n_87\,
      P(37) => \tmp_product__0_n_88\,
      P(36) => \tmp_product__0_n_89\,
      P(35) => \tmp_product__0_n_90\,
      P(34) => \tmp_product__0_n_91\,
      P(33) => \tmp_product__0_n_92\,
      P(32) => \tmp_product__0_n_93\,
      P(31) => \tmp_product__0_n_94\,
      P(30) => \tmp_product__0_n_95\,
      P(29) => \tmp_product__0_n_96\,
      P(28) => \tmp_product__0_n_97\,
      P(27) => \tmp_product__0_n_98\,
      P(26) => \tmp_product__0_n_99\,
      P(25) => \tmp_product__0_n_100\,
      P(24) => \tmp_product__0_n_101\,
      P(23) => \tmp_product__0_n_102\,
      P(22) => \tmp_product__0_n_103\,
      P(21) => \tmp_product__0_n_104\,
      P(20) => \tmp_product__0_n_105\,
      P(19) => \tmp_product__0_n_106\,
      P(18) => \tmp_product__0_n_107\,
      P(17) => \tmp_product__0_n_108\,
      P(16) => \tmp_product__0_n_109\,
      P(15) => \tmp_product__0_n_110\,
      P(14) => \tmp_product__0_n_111\,
      P(13) => \tmp_product__0_n_112\,
      P(12) => \tmp_product__0_n_113\,
      P(11) => \tmp_product__0_n_114\,
      P(10) => \tmp_product__0_n_115\,
      P(9) => \tmp_product__0_n_116\,
      P(8) => \tmp_product__0_n_117\,
      P(7) => \tmp_product__0_n_118\,
      P(6) => \tmp_product__0_n_119\,
      P(5) => \tmp_product__0_n_120\,
      P(4) => \tmp_product__0_n_121\,
      P(3) => \tmp_product__0_n_122\,
      P(2) => \tmp_product__0_n_123\,
      P(1) => \tmp_product__0_n_124\,
      P(0) => \tmp_product__0_n_125\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_126,
      PCIN(46) => tmp_product_n_127,
      PCIN(45) => tmp_product_n_128,
      PCIN(44) => tmp_product_n_129,
      PCIN(43) => tmp_product_n_130,
      PCIN(42) => tmp_product_n_131,
      PCIN(41) => tmp_product_n_132,
      PCIN(40) => tmp_product_n_133,
      PCIN(39) => tmp_product_n_134,
      PCIN(38) => tmp_product_n_135,
      PCIN(37) => tmp_product_n_136,
      PCIN(36) => tmp_product_n_137,
      PCIN(35) => tmp_product_n_138,
      PCIN(34) => tmp_product_n_139,
      PCIN(33) => tmp_product_n_140,
      PCIN(32) => tmp_product_n_141,
      PCIN(31) => tmp_product_n_142,
      PCIN(30) => tmp_product_n_143,
      PCIN(29) => tmp_product_n_144,
      PCIN(28) => tmp_product_n_145,
      PCIN(27) => tmp_product_n_146,
      PCIN(26) => tmp_product_n_147,
      PCIN(25) => tmp_product_n_148,
      PCIN(24) => tmp_product_n_149,
      PCIN(23) => tmp_product_n_150,
      PCIN(22) => tmp_product_n_151,
      PCIN(21) => tmp_product_n_152,
      PCIN(20) => tmp_product_n_153,
      PCIN(19) => tmp_product_n_154,
      PCIN(18) => tmp_product_n_155,
      PCIN(17) => tmp_product_n_156,
      PCIN(16) => tmp_product_n_157,
      PCIN(15) => tmp_product_n_158,
      PCIN(14) => tmp_product_n_159,
      PCIN(13) => tmp_product_n_160,
      PCIN(12) => tmp_product_n_161,
      PCIN(11) => tmp_product_n_162,
      PCIN(10) => tmp_product_n_163,
      PCIN(9) => tmp_product_n_164,
      PCIN(8) => tmp_product_n_165,
      PCIN(7) => tmp_product_n_166,
      PCIN(6) => tmp_product_n_167,
      PCIN(5) => tmp_product_n_168,
      PCIN(4) => tmp_product_n_169,
      PCIN(3) => tmp_product_n_170,
      PCIN(2) => tmp_product_n_171,
      PCIN(1) => tmp_product_n_172,
      PCIN(0) => tmp_product_n_173,
      PCOUT(47 downto 0) => \NLW_tmp_product__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product__0_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(18),
      I1 => Q(17),
      O => \reg_525_reg[31]\(7)
    );
\tmp_product__0_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(16),
      I1 => Q(17),
      O => \reg_525_reg[31]\(6)
    );
\tmp_product__0_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(15),
      I1 => Q(16),
      O => \reg_525_reg[31]\(5)
    );
\tmp_product__0_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(14),
      I1 => Q(15),
      O => \reg_525_reg[31]\(4)
    );
\tmp_product__0_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(13),
      I1 => Q(14),
      O => \reg_525_reg[31]\(3)
    );
\tmp_product__0_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(12),
      I1 => Q(13),
      O => \reg_525_reg[31]\(2)
    );
\tmp_product__0_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(11),
      I1 => Q(12),
      O => \reg_525_reg[31]\(1)
    );
\tmp_product__0_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      O => \reg_525_reg[31]\(0)
    );
\tmp_product__0_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(18),
      I1 => Q(17),
      O => \reg_525_reg[31]_0\(7)
    );
\tmp_product__0_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(16),
      I1 => Q(17),
      O => \reg_525_reg[31]_0\(6)
    );
\tmp_product__0_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(15),
      I1 => Q(16),
      O => \reg_525_reg[31]_0\(5)
    );
\tmp_product__0_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(14),
      I1 => Q(15),
      O => \reg_525_reg[31]_0\(4)
    );
\tmp_product__0_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(13),
      I1 => Q(14),
      O => \reg_525_reg[31]_0\(3)
    );
\tmp_product__0_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(12),
      I1 => Q(13),
      O => \reg_525_reg[31]_0\(2)
    );
\tmp_product__0_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(11),
      I1 => Q(12),
      O => \reg_525_reg[31]_0\(1)
    );
\tmp_product__0_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      O => \reg_525_reg[31]_0\(0)
    );
\tmp_product__1\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => grp_fu_466_p0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => \tmp_product__1_n_44\,
      ACOUT(28) => \tmp_product__1_n_45\,
      ACOUT(27) => \tmp_product__1_n_46\,
      ACOUT(26) => \tmp_product__1_n_47\,
      ACOUT(25) => \tmp_product__1_n_48\,
      ACOUT(24) => \tmp_product__1_n_49\,
      ACOUT(23) => \tmp_product__1_n_50\,
      ACOUT(22) => \tmp_product__1_n_51\,
      ACOUT(21) => \tmp_product__1_n_52\,
      ACOUT(20) => \tmp_product__1_n_53\,
      ACOUT(19) => \tmp_product__1_n_54\,
      ACOUT(18) => \tmp_product__1_n_55\,
      ACOUT(17) => \tmp_product__1_n_56\,
      ACOUT(16) => \tmp_product__1_n_57\,
      ACOUT(15) => \tmp_product__1_n_58\,
      ACOUT(14) => \tmp_product__1_n_59\,
      ACOUT(13) => \tmp_product__1_n_60\,
      ACOUT(12) => \tmp_product__1_n_61\,
      ACOUT(11) => \tmp_product__1_n_62\,
      ACOUT(10) => \tmp_product__1_n_63\,
      ACOUT(9) => \tmp_product__1_n_64\,
      ACOUT(8) => \tmp_product__1_n_65\,
      ACOUT(7) => \tmp_product__1_n_66\,
      ACOUT(6) => \tmp_product__1_n_67\,
      ACOUT(5) => \tmp_product__1_n_68\,
      ACOUT(4) => \tmp_product__1_n_69\,
      ACOUT(3) => \tmp_product__1_n_70\,
      ACOUT(2) => \tmp_product__1_n_71\,
      ACOUT(1) => \tmp_product__1_n_72\,
      ACOUT(0) => \tmp_product__1_n_73\,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => grp_fu_466_p1(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => \NLW_tmp_product__1_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__1_n_78\,
      P(46) => \tmp_product__1_n_79\,
      P(45) => \tmp_product__1_n_80\,
      P(44) => \tmp_product__1_n_81\,
      P(43) => \tmp_product__1_n_82\,
      P(42) => \tmp_product__1_n_83\,
      P(41) => \tmp_product__1_n_84\,
      P(40) => \tmp_product__1_n_85\,
      P(39) => \tmp_product__1_n_86\,
      P(38) => \tmp_product__1_n_87\,
      P(37) => \tmp_product__1_n_88\,
      P(36) => \tmp_product__1_n_89\,
      P(35) => \tmp_product__1_n_90\,
      P(34) => \tmp_product__1_n_91\,
      P(33) => \tmp_product__1_n_92\,
      P(32) => \tmp_product__1_n_93\,
      P(31) => \tmp_product__1_n_94\,
      P(30) => \tmp_product__1_n_95\,
      P(29) => \tmp_product__1_n_96\,
      P(28) => \tmp_product__1_n_97\,
      P(27) => \tmp_product__1_n_98\,
      P(26) => \tmp_product__1_n_99\,
      P(25) => \tmp_product__1_n_100\,
      P(24) => \tmp_product__1_n_101\,
      P(23) => \tmp_product__1_n_102\,
      P(22) => \tmp_product__1_n_103\,
      P(21) => \tmp_product__1_n_104\,
      P(20) => \tmp_product__1_n_105\,
      P(19) => \tmp_product__1_n_106\,
      P(18) => \tmp_product__1_n_107\,
      P(17) => \tmp_product__1_n_108\,
      P(16) => \tmp_product__1_n_109\,
      P(15) => \tmp_product__1_n_110\,
      P(14) => \tmp_product__1_n_111\,
      P(13) => \tmp_product__1_n_112\,
      P(12) => \tmp_product__1_n_113\,
      P(11) => \tmp_product__1_n_114\,
      P(10) => \tmp_product__1_n_115\,
      P(9) => \tmp_product__1_n_116\,
      P(8) => \tmp_product__1_n_117\,
      P(7) => \tmp_product__1_n_118\,
      P(6) => \tmp_product__1_n_119\,
      P(5) => \tmp_product__1_n_120\,
      P(4) => \tmp_product__1_n_121\,
      P(3) => \tmp_product__1_n_122\,
      P(2) => \tmp_product__1_n_123\,
      P(1) => \tmp_product__1_n_124\,
      P(0) => \tmp_product__1_n_125\,
      PATTERNBDETECT => \NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__1_n_126\,
      PCOUT(46) => \tmp_product__1_n_127\,
      PCOUT(45) => \tmp_product__1_n_128\,
      PCOUT(44) => \tmp_product__1_n_129\,
      PCOUT(43) => \tmp_product__1_n_130\,
      PCOUT(42) => \tmp_product__1_n_131\,
      PCOUT(41) => \tmp_product__1_n_132\,
      PCOUT(40) => \tmp_product__1_n_133\,
      PCOUT(39) => \tmp_product__1_n_134\,
      PCOUT(38) => \tmp_product__1_n_135\,
      PCOUT(37) => \tmp_product__1_n_136\,
      PCOUT(36) => \tmp_product__1_n_137\,
      PCOUT(35) => \tmp_product__1_n_138\,
      PCOUT(34) => \tmp_product__1_n_139\,
      PCOUT(33) => \tmp_product__1_n_140\,
      PCOUT(32) => \tmp_product__1_n_141\,
      PCOUT(31) => \tmp_product__1_n_142\,
      PCOUT(30) => \tmp_product__1_n_143\,
      PCOUT(29) => \tmp_product__1_n_144\,
      PCOUT(28) => \tmp_product__1_n_145\,
      PCOUT(27) => \tmp_product__1_n_146\,
      PCOUT(26) => \tmp_product__1_n_147\,
      PCOUT(25) => \tmp_product__1_n_148\,
      PCOUT(24) => \tmp_product__1_n_149\,
      PCOUT(23) => \tmp_product__1_n_150\,
      PCOUT(22) => \tmp_product__1_n_151\,
      PCOUT(21) => \tmp_product__1_n_152\,
      PCOUT(20) => \tmp_product__1_n_153\,
      PCOUT(19) => \tmp_product__1_n_154\,
      PCOUT(18) => \tmp_product__1_n_155\,
      PCOUT(17) => \tmp_product__1_n_156\,
      PCOUT(16) => \tmp_product__1_n_157\,
      PCOUT(15) => \tmp_product__1_n_158\,
      PCOUT(14) => \tmp_product__1_n_159\,
      PCOUT(13) => \tmp_product__1_n_160\,
      PCOUT(12) => \tmp_product__1_n_161\,
      PCOUT(11) => \tmp_product__1_n_162\,
      PCOUT(10) => \tmp_product__1_n_163\,
      PCOUT(9) => \tmp_product__1_n_164\,
      PCOUT(8) => \tmp_product__1_n_165\,
      PCOUT(7) => \tmp_product__1_n_166\,
      PCOUT(6) => \tmp_product__1_n_167\,
      PCOUT(5) => \tmp_product__1_n_168\,
      PCOUT(4) => \tmp_product__1_n_169\,
      PCOUT(3) => \tmp_product__1_n_170\,
      PCOUT(2) => \tmp_product__1_n_171\,
      PCOUT(1) => \tmp_product__1_n_172\,
      PCOUT(0) => \tmp_product__1_n_173\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__1_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__1_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product__1_i_10__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(7),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => dec_plt1(7),
      O => grp_fu_466_p0(7)
    );
\tmp_product__1_i_11__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(6),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => dec_plt1(6),
      O => grp_fu_466_p0(6)
    );
\tmp_product__1_i_12__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(5),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => dec_plt1(5),
      O => grp_fu_466_p0(5)
    );
\tmp_product__1_i_13__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(4),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => dec_plt1(4),
      O => grp_fu_466_p0(4)
    );
\tmp_product__1_i_14__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(3),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => dec_plt1(3),
      O => grp_fu_466_p0(3)
    );
\tmp_product__1_i_15__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(2),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => dec_plt1(2),
      O => grp_fu_466_p0(2)
    );
\tmp_product__1_i_16__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(1),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => dec_plt1(1),
      O => grp_fu_466_p0(1)
    );
\tmp_product__1_i_17__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(0),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => dec_plt1(0),
      O => grp_fu_466_p0(0)
    );
\tmp_product__1_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(16),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => dec_plt1(16),
      O => grp_fu_466_p0(16)
    );
\tmp_product__1_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(15),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => dec_plt1(15),
      O => grp_fu_466_p0(15)
    );
\tmp_product__1_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(14),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => dec_plt1(14),
      O => grp_fu_466_p0(14)
    );
\tmp_product__1_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(13),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => dec_plt1(13),
      O => grp_fu_466_p0(13)
    );
\tmp_product__1_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(12),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => dec_plt1(12),
      O => grp_fu_466_p0(12)
    );
\tmp_product__1_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(11),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => dec_plt1(11),
      O => grp_fu_466_p0(11)
    );
\tmp_product__1_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(10),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => dec_plt1(10),
      O => grp_fu_466_p0(10)
    );
\tmp_product__1_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(9),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => dec_plt1(9),
      O => grp_fu_466_p0(9)
    );
\tmp_product__1_i_9__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(8),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => dec_plt1(8),
      O => grp_fu_466_p0(8)
    );
\tmp_product__2\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => \tmp_product__1_n_44\,
      ACIN(28) => \tmp_product__1_n_45\,
      ACIN(27) => \tmp_product__1_n_46\,
      ACIN(26) => \tmp_product__1_n_47\,
      ACIN(25) => \tmp_product__1_n_48\,
      ACIN(24) => \tmp_product__1_n_49\,
      ACIN(23) => \tmp_product__1_n_50\,
      ACIN(22) => \tmp_product__1_n_51\,
      ACIN(21) => \tmp_product__1_n_52\,
      ACIN(20) => \tmp_product__1_n_53\,
      ACIN(19) => \tmp_product__1_n_54\,
      ACIN(18) => \tmp_product__1_n_55\,
      ACIN(17) => \tmp_product__1_n_56\,
      ACIN(16) => \tmp_product__1_n_57\,
      ACIN(15) => \tmp_product__1_n_58\,
      ACIN(14) => \tmp_product__1_n_59\,
      ACIN(13) => \tmp_product__1_n_60\,
      ACIN(12) => \tmp_product__1_n_61\,
      ACIN(11) => \tmp_product__1_n_62\,
      ACIN(10) => \tmp_product__1_n_63\,
      ACIN(9) => \tmp_product__1_n_64\,
      ACIN(8) => \tmp_product__1_n_65\,
      ACIN(7) => \tmp_product__1_n_66\,
      ACIN(6) => \tmp_product__1_n_67\,
      ACIN(5) => \tmp_product__1_n_68\,
      ACIN(4) => \tmp_product__1_n_69\,
      ACIN(3) => \tmp_product__1_n_70\,
      ACIN(2) => \tmp_product__1_n_71\,
      ACIN(1) => \tmp_product__1_n_72\,
      ACIN(0) => \tmp_product__1_n_73\,
      ACOUT(29 downto 0) => \NLW_tmp_product__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => grp_fu_466_p1(31),
      B(16) => grp_fu_466_p1(31),
      B(15) => grp_fu_466_p1(31),
      B(14 downto 0) => grp_fu_466_p1(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__2_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__2_n_78\,
      P(46) => \tmp_product__2_n_79\,
      P(45) => \tmp_product__2_n_80\,
      P(44) => \tmp_product__2_n_81\,
      P(43) => \tmp_product__2_n_82\,
      P(42) => \tmp_product__2_n_83\,
      P(41) => \tmp_product__2_n_84\,
      P(40) => \tmp_product__2_n_85\,
      P(39) => \tmp_product__2_n_86\,
      P(38) => \tmp_product__2_n_87\,
      P(37) => \tmp_product__2_n_88\,
      P(36) => \tmp_product__2_n_89\,
      P(35) => \tmp_product__2_n_90\,
      P(34) => \tmp_product__2_n_91\,
      P(33) => \tmp_product__2_n_92\,
      P(32) => \tmp_product__2_n_93\,
      P(31) => \tmp_product__2_n_94\,
      P(30) => \tmp_product__2_n_95\,
      P(29) => \tmp_product__2_n_96\,
      P(28) => \tmp_product__2_n_97\,
      P(27) => \tmp_product__2_n_98\,
      P(26) => \tmp_product__2_n_99\,
      P(25) => \tmp_product__2_n_100\,
      P(24) => \tmp_product__2_n_101\,
      P(23) => \tmp_product__2_n_102\,
      P(22) => \tmp_product__2_n_103\,
      P(21) => \tmp_product__2_n_104\,
      P(20) => \tmp_product__2_n_105\,
      P(19) => \tmp_product__2_n_106\,
      P(18) => \tmp_product__2_n_107\,
      P(17) => \tmp_product__2_n_108\,
      P(16) => \tmp_product__2_n_109\,
      P(15) => \tmp_product__2_n_110\,
      P(14) => \tmp_product__2_n_111\,
      P(13) => \tmp_product__2_n_112\,
      P(12) => \tmp_product__2_n_113\,
      P(11) => \tmp_product__2_n_114\,
      P(10) => \tmp_product__2_n_115\,
      P(9) => \tmp_product__2_n_116\,
      P(8) => \tmp_product__2_n_117\,
      P(7) => \tmp_product__2_n_118\,
      P(6) => \tmp_product__2_n_119\,
      P(5) => \tmp_product__2_n_120\,
      P(4) => \tmp_product__2_n_121\,
      P(3) => \tmp_product__2_n_122\,
      P(2) => \tmp_product__2_n_123\,
      P(1) => \tmp_product__2_n_124\,
      P(0) => \tmp_product__2_n_125\,
      PATTERNBDETECT => \NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \tmp_product__1_n_126\,
      PCIN(46) => \tmp_product__1_n_127\,
      PCIN(45) => \tmp_product__1_n_128\,
      PCIN(44) => \tmp_product__1_n_129\,
      PCIN(43) => \tmp_product__1_n_130\,
      PCIN(42) => \tmp_product__1_n_131\,
      PCIN(41) => \tmp_product__1_n_132\,
      PCIN(40) => \tmp_product__1_n_133\,
      PCIN(39) => \tmp_product__1_n_134\,
      PCIN(38) => \tmp_product__1_n_135\,
      PCIN(37) => \tmp_product__1_n_136\,
      PCIN(36) => \tmp_product__1_n_137\,
      PCIN(35) => \tmp_product__1_n_138\,
      PCIN(34) => \tmp_product__1_n_139\,
      PCIN(33) => \tmp_product__1_n_140\,
      PCIN(32) => \tmp_product__1_n_141\,
      PCIN(31) => \tmp_product__1_n_142\,
      PCIN(30) => \tmp_product__1_n_143\,
      PCIN(29) => \tmp_product__1_n_144\,
      PCIN(28) => \tmp_product__1_n_145\,
      PCIN(27) => \tmp_product__1_n_146\,
      PCIN(26) => \tmp_product__1_n_147\,
      PCIN(25) => \tmp_product__1_n_148\,
      PCIN(24) => \tmp_product__1_n_149\,
      PCIN(23) => \tmp_product__1_n_150\,
      PCIN(22) => \tmp_product__1_n_151\,
      PCIN(21) => \tmp_product__1_n_152\,
      PCIN(20) => \tmp_product__1_n_153\,
      PCIN(19) => \tmp_product__1_n_154\,
      PCIN(18) => \tmp_product__1_n_155\,
      PCIN(17) => \tmp_product__1_n_156\,
      PCIN(16) => \tmp_product__1_n_157\,
      PCIN(15) => \tmp_product__1_n_158\,
      PCIN(14) => \tmp_product__1_n_159\,
      PCIN(13) => \tmp_product__1_n_160\,
      PCIN(12) => \tmp_product__1_n_161\,
      PCIN(11) => \tmp_product__1_n_162\,
      PCIN(10) => \tmp_product__1_n_163\,
      PCIN(9) => \tmp_product__1_n_164\,
      PCIN(8) => \tmp_product__1_n_165\,
      PCIN(7) => \tmp_product__1_n_166\,
      PCIN(6) => \tmp_product__1_n_167\,
      PCIN(5) => \tmp_product__1_n_168\,
      PCIN(4) => \tmp_product__1_n_169\,
      PCIN(3) => \tmp_product__1_n_170\,
      PCIN(2) => \tmp_product__1_n_171\,
      PCIN(1) => \tmp_product__1_n_172\,
      PCIN(0) => \tmp_product__1_n_173\,
      PCOUT(47 downto 0) => \NLW_tmp_product__2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__2_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__2_XOROUT_UNCONNECTED\(7 downto 0)
    );
tmp_product_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => tmp_product_carry_n_20,
      CO(6) => tmp_product_carry_n_21,
      CO(5) => tmp_product_carry_n_22,
      CO(4) => tmp_product_carry_n_23,
      CO(3) => tmp_product_carry_n_24,
      CO(2) => tmp_product_carry_n_25,
      CO(1) => tmp_product_carry_n_26,
      CO(0) => tmp_product_carry_n_27,
      DI(7) => \tmp_product__2_n_119\,
      DI(6) => \tmp_product__2_n_120\,
      DI(5) => \tmp_product__2_n_121\,
      DI(4) => \tmp_product__2_n_122\,
      DI(3) => \tmp_product__2_n_123\,
      DI(2) => \tmp_product__2_n_124\,
      DI(1) => \tmp_product__2_n_125\,
      DI(0) => '0',
      O(7 downto 0) => NLW_tmp_product_carry_O_UNCONNECTED(7 downto 0),
      S(7) => \tmp_product_carry_i_1__6_n_20\,
      S(6) => \tmp_product_carry_i_2__6_n_20\,
      S(5) => \tmp_product_carry_i_3__6_n_20\,
      S(4) => \tmp_product_carry_i_4__6_n_20\,
      S(3) => \tmp_product_carry_i_5__6_n_20\,
      S(2) => \tmp_product_carry_i_6__6_n_20\,
      S(1) => \tmp_product_carry_i_7__4_n_20\,
      S(0) => \tmp_product__1_n_109\
    );
\tmp_product_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => tmp_product_carry_n_20,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__0_n_20\,
      CO(6) => \tmp_product_carry__0_n_21\,
      CO(5) => \tmp_product_carry__0_n_22\,
      CO(4) => \tmp_product_carry__0_n_23\,
      CO(3) => \tmp_product_carry__0_n_24\,
      CO(2) => \tmp_product_carry__0_n_25\,
      CO(1) => \tmp_product_carry__0_n_26\,
      CO(0) => \tmp_product_carry__0_n_27\,
      DI(7) => \tmp_product__2_n_111\,
      DI(6) => \tmp_product__2_n_112\,
      DI(5) => \tmp_product__2_n_113\,
      DI(4) => \tmp_product__2_n_114\,
      DI(3) => \tmp_product__2_n_115\,
      DI(2) => \tmp_product__2_n_116\,
      DI(1) => \tmp_product__2_n_117\,
      DI(0) => \tmp_product__2_n_118\,
      O(7 downto 0) => \NLW_tmp_product_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__0_i_1__4_n_20\,
      S(6) => \tmp_product_carry__0_i_2__4_n_20\,
      S(5) => \tmp_product_carry__0_i_3__4_n_20\,
      S(4) => \tmp_product_carry__0_i_4__4_n_20\,
      S(3) => \tmp_product_carry__0_i_5__4_n_20\,
      S(2) => \tmp_product_carry__0_i_6__4_n_20\,
      S(1) => \tmp_product_carry__0_i_7__4_n_20\,
      S(0) => \tmp_product_carry__0_i_8__4_n_20\
    );
\tmp_product_carry__0_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_111\,
      I1 => tmp_product_n_111,
      O => \tmp_product_carry__0_i_1__4_n_20\
    );
\tmp_product_carry__0_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_112\,
      I1 => tmp_product_n_112,
      O => \tmp_product_carry__0_i_2__4_n_20\
    );
\tmp_product_carry__0_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_113\,
      I1 => tmp_product_n_113,
      O => \tmp_product_carry__0_i_3__4_n_20\
    );
\tmp_product_carry__0_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_114\,
      I1 => tmp_product_n_114,
      O => \tmp_product_carry__0_i_4__4_n_20\
    );
\tmp_product_carry__0_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_115\,
      I1 => tmp_product_n_115,
      O => \tmp_product_carry__0_i_5__4_n_20\
    );
\tmp_product_carry__0_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_116\,
      I1 => tmp_product_n_116,
      O => \tmp_product_carry__0_i_6__4_n_20\
    );
\tmp_product_carry__0_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_117\,
      I1 => tmp_product_n_117,
      O => \tmp_product_carry__0_i_7__4_n_20\
    );
\tmp_product_carry__0_i_8__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_118\,
      I1 => tmp_product_n_118,
      O => \tmp_product_carry__0_i_8__4_n_20\
    );
\tmp_product_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__0_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__1_n_20\,
      CO(6) => \tmp_product_carry__1_n_21\,
      CO(5) => \tmp_product_carry__1_n_22\,
      CO(4) => \tmp_product_carry__1_n_23\,
      CO(3) => \tmp_product_carry__1_n_24\,
      CO(2) => \tmp_product_carry__1_n_25\,
      CO(1) => \tmp_product_carry__1_n_26\,
      CO(0) => \tmp_product_carry__1_n_27\,
      DI(7) => \tmp_product__2_n_103\,
      DI(6) => \tmp_product__2_n_104\,
      DI(5) => \tmp_product__2_n_105\,
      DI(4) => \tmp_product__2_n_106\,
      DI(3) => \tmp_product__2_n_107\,
      DI(2) => \tmp_product__2_n_108\,
      DI(1) => \tmp_product__2_n_109\,
      DI(0) => \tmp_product__2_n_110\,
      O(7 downto 0) => \NLW_tmp_product_carry__1_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__1_i_1__4_n_20\,
      S(6) => \tmp_product_carry__1_i_2__4_n_20\,
      S(5) => \tmp_product_carry__1_i_3__4_n_20\,
      S(4) => \tmp_product_carry__1_i_4__4_n_20\,
      S(3) => \tmp_product_carry__1_i_5__4_n_20\,
      S(2) => \tmp_product_carry__1_i_6__4_n_20\,
      S(1) => \tmp_product_carry__1_i_7__4_n_20\,
      S(0) => \tmp_product_carry__1_i_8__4_n_20\
    );
\tmp_product_carry__1_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_103\,
      I1 => \tmp_product__0_n_120\,
      O => \tmp_product_carry__1_i_1__4_n_20\
    );
\tmp_product_carry__1_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_104\,
      I1 => \tmp_product__0_n_121\,
      O => \tmp_product_carry__1_i_2__4_n_20\
    );
\tmp_product_carry__1_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_105\,
      I1 => \tmp_product__0_n_122\,
      O => \tmp_product_carry__1_i_3__4_n_20\
    );
\tmp_product_carry__1_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_106\,
      I1 => \tmp_product__0_n_123\,
      O => \tmp_product_carry__1_i_4__4_n_20\
    );
\tmp_product_carry__1_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_107\,
      I1 => \tmp_product__0_n_124\,
      O => \tmp_product_carry__1_i_5__4_n_20\
    );
\tmp_product_carry__1_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_108\,
      I1 => \tmp_product__0_n_125\,
      O => \tmp_product_carry__1_i_6__4_n_20\
    );
\tmp_product_carry__1_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_109\,
      I1 => tmp_product_n_109,
      O => \tmp_product_carry__1_i_7__4_n_20\
    );
\tmp_product_carry__1_i_8__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_110\,
      I1 => tmp_product_n_110,
      O => \tmp_product_carry__1_i_8__4_n_20\
    );
\tmp_product_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__1_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__2_n_20\,
      CO(6) => \tmp_product_carry__2_n_21\,
      CO(5) => \tmp_product_carry__2_n_22\,
      CO(4) => \tmp_product_carry__2_n_23\,
      CO(3) => \tmp_product_carry__2_n_24\,
      CO(2) => \tmp_product_carry__2_n_25\,
      CO(1) => \tmp_product_carry__2_n_26\,
      CO(0) => \tmp_product_carry__2_n_27\,
      DI(7) => \tmp_product__2_n_95\,
      DI(6) => \tmp_product__2_n_96\,
      DI(5) => \tmp_product__2_n_97\,
      DI(4) => \tmp_product__2_n_98\,
      DI(3) => \tmp_product__2_n_99\,
      DI(2) => \tmp_product__2_n_100\,
      DI(1) => \tmp_product__2_n_101\,
      DI(0) => \tmp_product__2_n_102\,
      O(7 downto 0) => \NLW_tmp_product_carry__2_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__2_i_1__4_n_20\,
      S(6) => \tmp_product_carry__2_i_2__4_n_20\,
      S(5) => \tmp_product_carry__2_i_3__4_n_20\,
      S(4) => \tmp_product_carry__2_i_4__4_n_20\,
      S(3) => \tmp_product_carry__2_i_5__4_n_20\,
      S(2) => \tmp_product_carry__2_i_6__4_n_20\,
      S(1) => \tmp_product_carry__2_i_7__4_n_20\,
      S(0) => \tmp_product_carry__2_i_8__4_n_20\
    );
\tmp_product_carry__2_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_95\,
      I1 => \tmp_product__0_n_112\,
      O => \tmp_product_carry__2_i_1__4_n_20\
    );
\tmp_product_carry__2_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_96\,
      I1 => \tmp_product__0_n_113\,
      O => \tmp_product_carry__2_i_2__4_n_20\
    );
\tmp_product_carry__2_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_97\,
      I1 => \tmp_product__0_n_114\,
      O => \tmp_product_carry__2_i_3__4_n_20\
    );
\tmp_product_carry__2_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_98\,
      I1 => \tmp_product__0_n_115\,
      O => \tmp_product_carry__2_i_4__4_n_20\
    );
\tmp_product_carry__2_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_99\,
      I1 => \tmp_product__0_n_116\,
      O => \tmp_product_carry__2_i_5__4_n_20\
    );
\tmp_product_carry__2_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_100\,
      I1 => \tmp_product__0_n_117\,
      O => \tmp_product_carry__2_i_6__4_n_20\
    );
\tmp_product_carry__2_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_101\,
      I1 => \tmp_product__0_n_118\,
      O => \tmp_product_carry__2_i_7__4_n_20\
    );
\tmp_product_carry__2_i_8__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_102\,
      I1 => \tmp_product__0_n_119\,
      O => \tmp_product_carry__2_i_8__4_n_20\
    );
\tmp_product_carry__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__2_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__3_n_20\,
      CO(6) => \tmp_product_carry__3_n_21\,
      CO(5) => \tmp_product_carry__3_n_22\,
      CO(4) => \tmp_product_carry__3_n_23\,
      CO(3) => \tmp_product_carry__3_n_24\,
      CO(2) => \tmp_product_carry__3_n_25\,
      CO(1) => \tmp_product_carry__3_n_26\,
      CO(0) => \tmp_product_carry__3_n_27\,
      DI(7) => \tmp_product__2_n_87\,
      DI(6) => \tmp_product__2_n_88\,
      DI(5) => \tmp_product__2_n_89\,
      DI(4) => \tmp_product__2_n_90\,
      DI(3) => \tmp_product__2_n_91\,
      DI(2) => \tmp_product__2_n_92\,
      DI(1) => \tmp_product__2_n_93\,
      DI(0) => \tmp_product__2_n_94\,
      O(7 downto 0) => \NLW_tmp_product_carry__3_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__3_i_1__4_n_20\,
      S(6) => \tmp_product_carry__3_i_2__4_n_20\,
      S(5) => \tmp_product_carry__3_i_3__4_n_20\,
      S(4) => \tmp_product_carry__3_i_4__4_n_20\,
      S(3) => \tmp_product_carry__3_i_5__4_n_20\,
      S(2) => \tmp_product_carry__3_i_6__4_n_20\,
      S(1) => \tmp_product_carry__3_i_7__4_n_20\,
      S(0) => \tmp_product_carry__3_i_8__4_n_20\
    );
\tmp_product_carry__3_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_87\,
      I1 => \tmp_product__0_n_104\,
      O => \tmp_product_carry__3_i_1__4_n_20\
    );
\tmp_product_carry__3_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_88\,
      I1 => \tmp_product__0_n_105\,
      O => \tmp_product_carry__3_i_2__4_n_20\
    );
\tmp_product_carry__3_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_89\,
      I1 => \tmp_product__0_n_106\,
      O => \tmp_product_carry__3_i_3__4_n_20\
    );
\tmp_product_carry__3_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_90\,
      I1 => \tmp_product__0_n_107\,
      O => \tmp_product_carry__3_i_4__4_n_20\
    );
\tmp_product_carry__3_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_91\,
      I1 => \tmp_product__0_n_108\,
      O => \tmp_product_carry__3_i_5__4_n_20\
    );
\tmp_product_carry__3_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_92\,
      I1 => \tmp_product__0_n_109\,
      O => \tmp_product_carry__3_i_6__4_n_20\
    );
\tmp_product_carry__3_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_93\,
      I1 => \tmp_product__0_n_110\,
      O => \tmp_product_carry__3_i_7__4_n_20\
    );
\tmp_product_carry__3_i_8__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_94\,
      I1 => \tmp_product__0_n_111\,
      O => \tmp_product_carry__3_i_8__4_n_20\
    );
\tmp_product_carry__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__3_n_20\,
      CI_TOP => '0',
      CO(7) => \NLW_tmp_product_carry__4_CO_UNCONNECTED\(7),
      CO(6) => \tmp_product_carry__4_n_21\,
      CO(5) => \tmp_product_carry__4_n_22\,
      CO(4) => \tmp_product_carry__4_n_23\,
      CO(3) => \tmp_product_carry__4_n_24\,
      CO(2) => \tmp_product_carry__4_n_25\,
      CO(1) => \tmp_product_carry__4_n_26\,
      CO(0) => \tmp_product_carry__4_n_27\,
      DI(7) => '0',
      DI(6) => \tmp_product__2_n_80\,
      DI(5) => \tmp_product__2_n_81\,
      DI(4) => \tmp_product__2_n_82\,
      DI(3) => \tmp_product__2_n_83\,
      DI(2) => \tmp_product__2_n_84\,
      DI(1) => \tmp_product__2_n_85\,
      DI(0) => \tmp_product__2_n_86\,
      O(7) => \^o\(0),
      O(6 downto 0) => \NLW_tmp_product_carry__4_O_UNCONNECTED\(6 downto 0),
      S(7) => \tmp_product_carry__4_i_1__4_n_20\,
      S(6) => \tmp_product_carry__4_i_2__4_n_20\,
      S(5) => \tmp_product_carry__4_i_3__4_n_20\,
      S(4) => \tmp_product_carry__4_i_4__4_n_20\,
      S(3) => \tmp_product_carry__4_i_5__4_n_20\,
      S(2) => \tmp_product_carry__4_i_6__4_n_20\,
      S(1) => \tmp_product_carry__4_i_7__4_n_20\,
      S(0) => \tmp_product_carry__4_i_8__4_n_20\
    );
\tmp_product_carry__4_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_n_96\,
      I1 => \tmp_product__2_n_79\,
      O => \tmp_product_carry__4_i_1__4_n_20\
    );
\tmp_product_carry__4_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_80\,
      I1 => \tmp_product__0_n_97\,
      O => \tmp_product_carry__4_i_2__4_n_20\
    );
\tmp_product_carry__4_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_81\,
      I1 => \tmp_product__0_n_98\,
      O => \tmp_product_carry__4_i_3__4_n_20\
    );
\tmp_product_carry__4_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_82\,
      I1 => \tmp_product__0_n_99\,
      O => \tmp_product_carry__4_i_4__4_n_20\
    );
\tmp_product_carry__4_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_83\,
      I1 => \tmp_product__0_n_100\,
      O => \tmp_product_carry__4_i_5__4_n_20\
    );
\tmp_product_carry__4_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_84\,
      I1 => \tmp_product__0_n_101\,
      O => \tmp_product_carry__4_i_6__4_n_20\
    );
\tmp_product_carry__4_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_85\,
      I1 => \tmp_product__0_n_102\,
      O => \tmp_product_carry__4_i_7__4_n_20\
    );
\tmp_product_carry__4_i_8__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_86\,
      I1 => \tmp_product__0_n_103\,
      O => \tmp_product_carry__4_i_8__4_n_20\
    );
\tmp_product_carry_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_119\,
      I1 => tmp_product_n_119,
      O => \tmp_product_carry_i_1__6_n_20\
    );
\tmp_product_carry_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_120\,
      I1 => tmp_product_n_120,
      O => \tmp_product_carry_i_2__6_n_20\
    );
\tmp_product_carry_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_121\,
      I1 => tmp_product_n_121,
      O => \tmp_product_carry_i_3__6_n_20\
    );
\tmp_product_carry_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_122\,
      I1 => tmp_product_n_122,
      O => \tmp_product_carry_i_4__6_n_20\
    );
\tmp_product_carry_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_123\,
      I1 => tmp_product_n_123,
      O => \tmp_product_carry_i_5__6_n_20\
    );
\tmp_product_carry_i_6__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_124\,
      I1 => tmp_product_n_124,
      O => \tmp_product_carry_i_6__6_n_20\
    );
\tmp_product_carry_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_125\,
      I1 => tmp_product_n_125,
      O => \tmp_product_carry_i_7__4_n_20\
    );
\tmp_product_i_10__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(22),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => dec_plt1(22),
      O => grp_fu_466_p0(22)
    );
\tmp_product_i_11__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(21),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => dec_plt1(21),
      O => grp_fu_466_p0(21)
    );
\tmp_product_i_12__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(20),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => dec_plt1(20),
      O => grp_fu_466_p0(20)
    );
\tmp_product_i_13__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(19),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => dec_plt1(19),
      O => grp_fu_466_p0(19)
    );
\tmp_product_i_14__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(18),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => dec_plt1(18),
      O => grp_fu_466_p0(18)
    );
\tmp_product_i_15__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(17),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => dec_plt1(17),
      O => grp_fu_466_p0(17)
    );
\tmp_product_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(31),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => dec_plt1(31),
      O => grp_fu_466_p0(31)
    );
\tmp_product_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(30),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => dec_plt1(30),
      O => grp_fu_466_p0(30)
    );
\tmp_product_i_39__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(9),
      I1 => Q(10),
      O => \reg_525_reg[22]\(7)
    );
\tmp_product_i_3__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(29),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => dec_plt1(29),
      O => grp_fu_466_p0(29)
    );
\tmp_product_i_40__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      O => \reg_525_reg[22]\(6)
    );
\tmp_product_i_41__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(7),
      I1 => Q(8),
      O => \reg_525_reg[22]\(5)
    );
\tmp_product_i_42__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      O => \reg_525_reg[22]\(4)
    );
\tmp_product_i_43__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      O => \reg_525_reg[22]\(3)
    );
\tmp_product_i_44__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      O => \reg_525_reg[22]\(2)
    );
\tmp_product_i_45__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => \reg_525_reg[22]\(1)
    );
\tmp_product_i_46__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => \reg_525_reg[22]\(0)
    );
tmp_product_i_47: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(9),
      I1 => Q(10),
      O => \reg_525_reg[22]_0\(7)
    );
tmp_product_i_48: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      O => \reg_525_reg[22]_0\(6)
    );
tmp_product_i_49: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(7),
      I1 => Q(8),
      O => \reg_525_reg[22]_0\(5)
    );
\tmp_product_i_4__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(28),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => dec_plt1(28),
      O => grp_fu_466_p0(28)
    );
tmp_product_i_50: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      O => \reg_525_reg[22]_0\(4)
    );
tmp_product_i_51: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      O => \reg_525_reg[22]_0\(3)
    );
tmp_product_i_52: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      O => \reg_525_reg[22]_0\(2)
    );
tmp_product_i_53: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => \reg_525_reg[22]_0\(1)
    );
tmp_product_i_54: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => \reg_525_reg[22]_0\(0)
    );
tmp_product_i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => DI(0)
    );
tmp_product_i_56: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => \reg_525_reg[14]\(1)
    );
tmp_product_i_57: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \reg_525_reg[14]\(0)
    );
\tmp_product_i_5__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(27),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => dec_plt1(27),
      O => grp_fu_466_p0(27)
    );
tmp_product_i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(2),
      O => \reg_525_reg[15]\(0)
    );
\tmp_product_i_6__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(26),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => dec_plt1(26),
      O => grp_fu_466_p0(26)
    );
\tmp_product_i_7__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(25),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => dec_plt1(25),
      O => grp_fu_466_p0(25)
    );
\tmp_product_i_8__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(24),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => dec_plt1(24),
      O => grp_fu_466_p0(24)
    );
\tmp_product_i_9__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(23),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => dec_plt1(23),
      O => grp_fu_466_p0(23)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_22 is
  port (
    \tmp_product_carry__4_i_8__3_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dec_ah1_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_466_p1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dec_ph2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    dec_plt2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dec_al1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \apl2_reg_2157_reg[15]\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    sext_ln580_4_fu_1084_p1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dec_ah1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \apl2_8_reg_2188_reg[15]\ : in STD_LOGIC;
    sext_ln580_6_fu_1530_p1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_22 : entity is "adpcm_main_mul_32s_32s_64_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_22 is
  signal grp_fu_470_p0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal \tmp_product__1_n_100\ : STD_LOGIC;
  signal \tmp_product__1_n_101\ : STD_LOGIC;
  signal \tmp_product__1_n_102\ : STD_LOGIC;
  signal \tmp_product__1_n_103\ : STD_LOGIC;
  signal \tmp_product__1_n_104\ : STD_LOGIC;
  signal \tmp_product__1_n_105\ : STD_LOGIC;
  signal \tmp_product__1_n_106\ : STD_LOGIC;
  signal \tmp_product__1_n_107\ : STD_LOGIC;
  signal \tmp_product__1_n_108\ : STD_LOGIC;
  signal \tmp_product__1_n_109\ : STD_LOGIC;
  signal \tmp_product__1_n_110\ : STD_LOGIC;
  signal \tmp_product__1_n_111\ : STD_LOGIC;
  signal \tmp_product__1_n_112\ : STD_LOGIC;
  signal \tmp_product__1_n_113\ : STD_LOGIC;
  signal \tmp_product__1_n_114\ : STD_LOGIC;
  signal \tmp_product__1_n_115\ : STD_LOGIC;
  signal \tmp_product__1_n_116\ : STD_LOGIC;
  signal \tmp_product__1_n_117\ : STD_LOGIC;
  signal \tmp_product__1_n_118\ : STD_LOGIC;
  signal \tmp_product__1_n_119\ : STD_LOGIC;
  signal \tmp_product__1_n_120\ : STD_LOGIC;
  signal \tmp_product__1_n_121\ : STD_LOGIC;
  signal \tmp_product__1_n_122\ : STD_LOGIC;
  signal \tmp_product__1_n_123\ : STD_LOGIC;
  signal \tmp_product__1_n_124\ : STD_LOGIC;
  signal \tmp_product__1_n_125\ : STD_LOGIC;
  signal \tmp_product__1_n_126\ : STD_LOGIC;
  signal \tmp_product__1_n_127\ : STD_LOGIC;
  signal \tmp_product__1_n_128\ : STD_LOGIC;
  signal \tmp_product__1_n_129\ : STD_LOGIC;
  signal \tmp_product__1_n_130\ : STD_LOGIC;
  signal \tmp_product__1_n_131\ : STD_LOGIC;
  signal \tmp_product__1_n_132\ : STD_LOGIC;
  signal \tmp_product__1_n_133\ : STD_LOGIC;
  signal \tmp_product__1_n_134\ : STD_LOGIC;
  signal \tmp_product__1_n_135\ : STD_LOGIC;
  signal \tmp_product__1_n_136\ : STD_LOGIC;
  signal \tmp_product__1_n_137\ : STD_LOGIC;
  signal \tmp_product__1_n_138\ : STD_LOGIC;
  signal \tmp_product__1_n_139\ : STD_LOGIC;
  signal \tmp_product__1_n_140\ : STD_LOGIC;
  signal \tmp_product__1_n_141\ : STD_LOGIC;
  signal \tmp_product__1_n_142\ : STD_LOGIC;
  signal \tmp_product__1_n_143\ : STD_LOGIC;
  signal \tmp_product__1_n_144\ : STD_LOGIC;
  signal \tmp_product__1_n_145\ : STD_LOGIC;
  signal \tmp_product__1_n_146\ : STD_LOGIC;
  signal \tmp_product__1_n_147\ : STD_LOGIC;
  signal \tmp_product__1_n_148\ : STD_LOGIC;
  signal \tmp_product__1_n_149\ : STD_LOGIC;
  signal \tmp_product__1_n_150\ : STD_LOGIC;
  signal \tmp_product__1_n_151\ : STD_LOGIC;
  signal \tmp_product__1_n_152\ : STD_LOGIC;
  signal \tmp_product__1_n_153\ : STD_LOGIC;
  signal \tmp_product__1_n_154\ : STD_LOGIC;
  signal \tmp_product__1_n_155\ : STD_LOGIC;
  signal \tmp_product__1_n_156\ : STD_LOGIC;
  signal \tmp_product__1_n_157\ : STD_LOGIC;
  signal \tmp_product__1_n_158\ : STD_LOGIC;
  signal \tmp_product__1_n_159\ : STD_LOGIC;
  signal \tmp_product__1_n_160\ : STD_LOGIC;
  signal \tmp_product__1_n_161\ : STD_LOGIC;
  signal \tmp_product__1_n_162\ : STD_LOGIC;
  signal \tmp_product__1_n_163\ : STD_LOGIC;
  signal \tmp_product__1_n_164\ : STD_LOGIC;
  signal \tmp_product__1_n_165\ : STD_LOGIC;
  signal \tmp_product__1_n_166\ : STD_LOGIC;
  signal \tmp_product__1_n_167\ : STD_LOGIC;
  signal \tmp_product__1_n_168\ : STD_LOGIC;
  signal \tmp_product__1_n_169\ : STD_LOGIC;
  signal \tmp_product__1_n_170\ : STD_LOGIC;
  signal \tmp_product__1_n_171\ : STD_LOGIC;
  signal \tmp_product__1_n_172\ : STD_LOGIC;
  signal \tmp_product__1_n_173\ : STD_LOGIC;
  signal \tmp_product__1_n_44\ : STD_LOGIC;
  signal \tmp_product__1_n_45\ : STD_LOGIC;
  signal \tmp_product__1_n_46\ : STD_LOGIC;
  signal \tmp_product__1_n_47\ : STD_LOGIC;
  signal \tmp_product__1_n_48\ : STD_LOGIC;
  signal \tmp_product__1_n_49\ : STD_LOGIC;
  signal \tmp_product__1_n_50\ : STD_LOGIC;
  signal \tmp_product__1_n_51\ : STD_LOGIC;
  signal \tmp_product__1_n_52\ : STD_LOGIC;
  signal \tmp_product__1_n_53\ : STD_LOGIC;
  signal \tmp_product__1_n_54\ : STD_LOGIC;
  signal \tmp_product__1_n_55\ : STD_LOGIC;
  signal \tmp_product__1_n_56\ : STD_LOGIC;
  signal \tmp_product__1_n_57\ : STD_LOGIC;
  signal \tmp_product__1_n_58\ : STD_LOGIC;
  signal \tmp_product__1_n_59\ : STD_LOGIC;
  signal \tmp_product__1_n_60\ : STD_LOGIC;
  signal \tmp_product__1_n_61\ : STD_LOGIC;
  signal \tmp_product__1_n_62\ : STD_LOGIC;
  signal \tmp_product__1_n_63\ : STD_LOGIC;
  signal \tmp_product__1_n_64\ : STD_LOGIC;
  signal \tmp_product__1_n_65\ : STD_LOGIC;
  signal \tmp_product__1_n_66\ : STD_LOGIC;
  signal \tmp_product__1_n_67\ : STD_LOGIC;
  signal \tmp_product__1_n_68\ : STD_LOGIC;
  signal \tmp_product__1_n_69\ : STD_LOGIC;
  signal \tmp_product__1_n_70\ : STD_LOGIC;
  signal \tmp_product__1_n_71\ : STD_LOGIC;
  signal \tmp_product__1_n_72\ : STD_LOGIC;
  signal \tmp_product__1_n_73\ : STD_LOGIC;
  signal \tmp_product__1_n_78\ : STD_LOGIC;
  signal \tmp_product__1_n_79\ : STD_LOGIC;
  signal \tmp_product__1_n_80\ : STD_LOGIC;
  signal \tmp_product__1_n_81\ : STD_LOGIC;
  signal \tmp_product__1_n_82\ : STD_LOGIC;
  signal \tmp_product__1_n_83\ : STD_LOGIC;
  signal \tmp_product__1_n_84\ : STD_LOGIC;
  signal \tmp_product__1_n_85\ : STD_LOGIC;
  signal \tmp_product__1_n_86\ : STD_LOGIC;
  signal \tmp_product__1_n_87\ : STD_LOGIC;
  signal \tmp_product__1_n_88\ : STD_LOGIC;
  signal \tmp_product__1_n_89\ : STD_LOGIC;
  signal \tmp_product__1_n_90\ : STD_LOGIC;
  signal \tmp_product__1_n_91\ : STD_LOGIC;
  signal \tmp_product__1_n_92\ : STD_LOGIC;
  signal \tmp_product__1_n_93\ : STD_LOGIC;
  signal \tmp_product__1_n_94\ : STD_LOGIC;
  signal \tmp_product__1_n_95\ : STD_LOGIC;
  signal \tmp_product__1_n_96\ : STD_LOGIC;
  signal \tmp_product__1_n_97\ : STD_LOGIC;
  signal \tmp_product__1_n_98\ : STD_LOGIC;
  signal \tmp_product__1_n_99\ : STD_LOGIC;
  signal \tmp_product__2_n_100\ : STD_LOGIC;
  signal \tmp_product__2_n_101\ : STD_LOGIC;
  signal \tmp_product__2_n_102\ : STD_LOGIC;
  signal \tmp_product__2_n_103\ : STD_LOGIC;
  signal \tmp_product__2_n_104\ : STD_LOGIC;
  signal \tmp_product__2_n_105\ : STD_LOGIC;
  signal \tmp_product__2_n_106\ : STD_LOGIC;
  signal \tmp_product__2_n_107\ : STD_LOGIC;
  signal \tmp_product__2_n_108\ : STD_LOGIC;
  signal \tmp_product__2_n_109\ : STD_LOGIC;
  signal \tmp_product__2_n_110\ : STD_LOGIC;
  signal \tmp_product__2_n_111\ : STD_LOGIC;
  signal \tmp_product__2_n_112\ : STD_LOGIC;
  signal \tmp_product__2_n_113\ : STD_LOGIC;
  signal \tmp_product__2_n_114\ : STD_LOGIC;
  signal \tmp_product__2_n_115\ : STD_LOGIC;
  signal \tmp_product__2_n_116\ : STD_LOGIC;
  signal \tmp_product__2_n_117\ : STD_LOGIC;
  signal \tmp_product__2_n_118\ : STD_LOGIC;
  signal \tmp_product__2_n_119\ : STD_LOGIC;
  signal \tmp_product__2_n_120\ : STD_LOGIC;
  signal \tmp_product__2_n_121\ : STD_LOGIC;
  signal \tmp_product__2_n_122\ : STD_LOGIC;
  signal \tmp_product__2_n_123\ : STD_LOGIC;
  signal \tmp_product__2_n_124\ : STD_LOGIC;
  signal \tmp_product__2_n_125\ : STD_LOGIC;
  signal \tmp_product__2_n_78\ : STD_LOGIC;
  signal \tmp_product__2_n_79\ : STD_LOGIC;
  signal \tmp_product__2_n_80\ : STD_LOGIC;
  signal \tmp_product__2_n_81\ : STD_LOGIC;
  signal \tmp_product__2_n_82\ : STD_LOGIC;
  signal \tmp_product__2_n_83\ : STD_LOGIC;
  signal \tmp_product__2_n_84\ : STD_LOGIC;
  signal \tmp_product__2_n_85\ : STD_LOGIC;
  signal \tmp_product__2_n_86\ : STD_LOGIC;
  signal \tmp_product__2_n_87\ : STD_LOGIC;
  signal \tmp_product__2_n_88\ : STD_LOGIC;
  signal \tmp_product__2_n_89\ : STD_LOGIC;
  signal \tmp_product__2_n_90\ : STD_LOGIC;
  signal \tmp_product__2_n_91\ : STD_LOGIC;
  signal \tmp_product__2_n_92\ : STD_LOGIC;
  signal \tmp_product__2_n_93\ : STD_LOGIC;
  signal \tmp_product__2_n_94\ : STD_LOGIC;
  signal \tmp_product__2_n_95\ : STD_LOGIC;
  signal \tmp_product__2_n_96\ : STD_LOGIC;
  signal \tmp_product__2_n_97\ : STD_LOGIC;
  signal \tmp_product__2_n_98\ : STD_LOGIC;
  signal \tmp_product__2_n_99\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_1__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_2__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_3__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_4__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_5__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_6__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_7__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_8__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_21\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_22\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_23\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_24\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_25\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_26\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_27\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_1__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_2__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_3__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_4__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_5__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_6__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_7__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_8__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_21\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_22\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_23\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_24\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_25\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_26\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_27\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_1__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_2__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_3__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_4__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_5__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_6__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_7__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_8__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_21\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_22\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_23\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_24\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_25\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_26\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_27\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_1__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_2__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_3__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_4__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_5__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_6__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_7__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_8__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_21\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_22\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_23\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_24\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_25\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_26\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_27\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_1__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_2__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_3__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_4__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_5__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_6__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_7__3_n_20\ : STD_LOGIC;
  signal \^tmp_product_carry__4_i_8__3_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tmp_product_carry__4_i_8__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_21\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_22\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_23\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_24\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_25\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_26\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_27\ : STD_LOGIC;
  signal \tmp_product_carry_i_1__5_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_2__5_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_3__5_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_4__5_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_5__5_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_6__5_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_7__3_n_20\ : STD_LOGIC;
  signal tmp_product_carry_n_20 : STD_LOGIC;
  signal tmp_product_carry_n_21 : STD_LOGIC;
  signal tmp_product_carry_n_22 : STD_LOGIC;
  signal tmp_product_carry_n_23 : STD_LOGIC;
  signal tmp_product_carry_n_24 : STD_LOGIC;
  signal tmp_product_carry_n_25 : STD_LOGIC;
  signal tmp_product_carry_n_26 : STD_LOGIC;
  signal tmp_product_carry_n_27 : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_169 : STD_LOGIC;
  signal tmp_product_n_170 : STD_LOGIC;
  signal tmp_product_n_171 : STD_LOGIC;
  signal tmp_product_n_172 : STD_LOGIC;
  signal tmp_product_n_173 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__1_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__2_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_tmp_product_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_tmp_product_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute KEEP_HIERARCHY of \tmp_product__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 15x15 4}}";
  attribute KEEP_HIERARCHY of \tmp_product__1\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__1\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product__1_i_10__3\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \tmp_product__1_i_11__3\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \tmp_product__1_i_12__3\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \tmp_product__1_i_13__3\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \tmp_product__1_i_14__3\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \tmp_product__1_i_15__3\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \tmp_product__1_i_16__3\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \tmp_product__1_i_17__3\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \tmp_product__1_i_1__3\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \tmp_product__1_i_2__3\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \tmp_product__1_i_3__3\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \tmp_product__1_i_4__3\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \tmp_product__1_i_5__3\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \tmp_product__1_i_6__3\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \tmp_product__1_i_7__3\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \tmp_product__1_i_8__3\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \tmp_product__1_i_9__3\ : label is "soft_lutpair233";
  attribute KEEP_HIERARCHY of \tmp_product__2\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__2\ : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of tmp_product_carry : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__4\ : label is 35;
  attribute SOFT_HLUTNM of \tmp_product_i_10__8\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \tmp_product_i_11__8\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \tmp_product_i_12__8\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \tmp_product_i_13__8\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \tmp_product_i_14__8\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \tmp_product_i_15__9\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \tmp_product_i_1__7\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \tmp_product_i_2__7\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \tmp_product_i_3__8\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \tmp_product_i_4__8\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \tmp_product_i_5__8\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \tmp_product_i_6__8\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \tmp_product_i_7__8\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \tmp_product_i_8__8\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \tmp_product_i_9__8\ : label is "soft_lutpair241";
begin
  \tmp_product_carry__4_i_8__3_0\(0) <= \^tmp_product_carry__4_i_8__3_0\(0);
\apl2_8_reg_2188[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669999999966666"
    )
        port map (
      I0 => \^tmp_product_carry__4_i_8__3_0\(0),
      I1 => dec_ah1(1),
      I2 => \apl2_8_reg_2188_reg[15]\,
      I3 => O(0),
      I4 => dec_ah1(0),
      I5 => sext_ln580_6_fu_1530_p1(0),
      O => \dec_ah1_reg[13]\(0)
    );
\apl2_reg_2157[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669999999966666"
    )
        port map (
      I0 => \^tmp_product_carry__4_i_8__3_0\(0),
      I1 => dec_al1(1),
      I2 => \apl2_reg_2157_reg[15]\,
      I3 => O(0),
      I4 => dec_al1(0),
      I5 => sext_ln580_4_fu_1084_p1(0),
      O => S(0)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => grp_fu_466_p1(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => grp_fu_470_p0(31),
      B(16) => grp_fu_470_p0(31),
      B(15) => grp_fu_470_p0(31),
      B(14 downto 0) => grp_fu_470_p0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_78,
      P(46) => tmp_product_n_79,
      P(45) => tmp_product_n_80,
      P(44) => tmp_product_n_81,
      P(43) => tmp_product_n_82,
      P(42) => tmp_product_n_83,
      P(41) => tmp_product_n_84,
      P(40) => tmp_product_n_85,
      P(39) => tmp_product_n_86,
      P(38) => tmp_product_n_87,
      P(37) => tmp_product_n_88,
      P(36) => tmp_product_n_89,
      P(35) => tmp_product_n_90,
      P(34) => tmp_product_n_91,
      P(33) => tmp_product_n_92,
      P(32) => tmp_product_n_93,
      P(31) => tmp_product_n_94,
      P(30) => tmp_product_n_95,
      P(29) => tmp_product_n_96,
      P(28) => tmp_product_n_97,
      P(27) => tmp_product_n_98,
      P(26) => tmp_product_n_99,
      P(25) => tmp_product_n_100,
      P(24) => tmp_product_n_101,
      P(23) => tmp_product_n_102,
      P(22) => tmp_product_n_103,
      P(21) => tmp_product_n_104,
      P(20) => tmp_product_n_105,
      P(19) => tmp_product_n_106,
      P(18) => tmp_product_n_107,
      P(17) => tmp_product_n_108,
      P(16) => tmp_product_n_109,
      P(15) => tmp_product_n_110,
      P(14) => tmp_product_n_111,
      P(13) => tmp_product_n_112,
      P(12) => tmp_product_n_113,
      P(11) => tmp_product_n_114,
      P(10) => tmp_product_n_115,
      P(9) => tmp_product_n_116,
      P(8) => tmp_product_n_117,
      P(7) => tmp_product_n_118,
      P(6) => tmp_product_n_119,
      P(5) => tmp_product_n_120,
      P(4) => tmp_product_n_121,
      P(3) => tmp_product_n_122,
      P(2) => tmp_product_n_123,
      P(1) => tmp_product_n_124,
      P(0) => tmp_product_n_125,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_126,
      PCOUT(46) => tmp_product_n_127,
      PCOUT(45) => tmp_product_n_128,
      PCOUT(44) => tmp_product_n_129,
      PCOUT(43) => tmp_product_n_130,
      PCOUT(42) => tmp_product_n_131,
      PCOUT(41) => tmp_product_n_132,
      PCOUT(40) => tmp_product_n_133,
      PCOUT(39) => tmp_product_n_134,
      PCOUT(38) => tmp_product_n_135,
      PCOUT(37) => tmp_product_n_136,
      PCOUT(36) => tmp_product_n_137,
      PCOUT(35) => tmp_product_n_138,
      PCOUT(34) => tmp_product_n_139,
      PCOUT(33) => tmp_product_n_140,
      PCOUT(32) => tmp_product_n_141,
      PCOUT(31) => tmp_product_n_142,
      PCOUT(30) => tmp_product_n_143,
      PCOUT(29) => tmp_product_n_144,
      PCOUT(28) => tmp_product_n_145,
      PCOUT(27) => tmp_product_n_146,
      PCOUT(26) => tmp_product_n_147,
      PCOUT(25) => tmp_product_n_148,
      PCOUT(24) => tmp_product_n_149,
      PCOUT(23) => tmp_product_n_150,
      PCOUT(22) => tmp_product_n_151,
      PCOUT(21) => tmp_product_n_152,
      PCOUT(20) => tmp_product_n_153,
      PCOUT(19) => tmp_product_n_154,
      PCOUT(18) => tmp_product_n_155,
      PCOUT(17) => tmp_product_n_156,
      PCOUT(16) => tmp_product_n_157,
      PCOUT(15) => tmp_product_n_158,
      PCOUT(14) => tmp_product_n_159,
      PCOUT(13) => tmp_product_n_160,
      PCOUT(12) => tmp_product_n_161,
      PCOUT(11) => tmp_product_n_162,
      PCOUT(10) => tmp_product_n_163,
      PCOUT(9) => tmp_product_n_164,
      PCOUT(8) => tmp_product_n_165,
      PCOUT(7) => tmp_product_n_166,
      PCOUT(6) => tmp_product_n_167,
      PCOUT(5) => tmp_product_n_168,
      PCOUT(4) => tmp_product_n_169,
      PCOUT(3) => tmp_product_n_170,
      PCOUT(2) => tmp_product_n_171,
      PCOUT(1) => tmp_product_n_172,
      PCOUT(0) => tmp_product_n_173,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => grp_fu_470_p0(31),
      A(28) => grp_fu_470_p0(31),
      A(27) => grp_fu_470_p0(31),
      A(26) => grp_fu_470_p0(31),
      A(25) => grp_fu_470_p0(31),
      A(24) => grp_fu_470_p0(31),
      A(23) => grp_fu_470_p0(31),
      A(22) => grp_fu_470_p0(31),
      A(21) => grp_fu_470_p0(31),
      A(20) => grp_fu_470_p0(31),
      A(19) => grp_fu_470_p0(31),
      A(18) => grp_fu_470_p0(31),
      A(17) => grp_fu_470_p0(31),
      A(16) => grp_fu_470_p0(31),
      A(15) => grp_fu_470_p0(31),
      A(14 downto 0) => grp_fu_470_p0(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => grp_fu_466_p1(31),
      B(16) => grp_fu_466_p1(31),
      B(15) => grp_fu_466_p1(31),
      B(14 downto 0) => grp_fu_466_p1(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_78\,
      P(46) => \tmp_product__0_n_79\,
      P(45) => \tmp_product__0_n_80\,
      P(44) => \tmp_product__0_n_81\,
      P(43) => \tmp_product__0_n_82\,
      P(42) => \tmp_product__0_n_83\,
      P(41) => \tmp_product__0_n_84\,
      P(40) => \tmp_product__0_n_85\,
      P(39) => \tmp_product__0_n_86\,
      P(38) => \tmp_product__0_n_87\,
      P(37) => \tmp_product__0_n_88\,
      P(36) => \tmp_product__0_n_89\,
      P(35) => \tmp_product__0_n_90\,
      P(34) => \tmp_product__0_n_91\,
      P(33) => \tmp_product__0_n_92\,
      P(32) => \tmp_product__0_n_93\,
      P(31) => \tmp_product__0_n_94\,
      P(30) => \tmp_product__0_n_95\,
      P(29) => \tmp_product__0_n_96\,
      P(28) => \tmp_product__0_n_97\,
      P(27) => \tmp_product__0_n_98\,
      P(26) => \tmp_product__0_n_99\,
      P(25) => \tmp_product__0_n_100\,
      P(24) => \tmp_product__0_n_101\,
      P(23) => \tmp_product__0_n_102\,
      P(22) => \tmp_product__0_n_103\,
      P(21) => \tmp_product__0_n_104\,
      P(20) => \tmp_product__0_n_105\,
      P(19) => \tmp_product__0_n_106\,
      P(18) => \tmp_product__0_n_107\,
      P(17) => \tmp_product__0_n_108\,
      P(16) => \tmp_product__0_n_109\,
      P(15) => \tmp_product__0_n_110\,
      P(14) => \tmp_product__0_n_111\,
      P(13) => \tmp_product__0_n_112\,
      P(12) => \tmp_product__0_n_113\,
      P(11) => \tmp_product__0_n_114\,
      P(10) => \tmp_product__0_n_115\,
      P(9) => \tmp_product__0_n_116\,
      P(8) => \tmp_product__0_n_117\,
      P(7) => \tmp_product__0_n_118\,
      P(6) => \tmp_product__0_n_119\,
      P(5) => \tmp_product__0_n_120\,
      P(4) => \tmp_product__0_n_121\,
      P(3) => \tmp_product__0_n_122\,
      P(2) => \tmp_product__0_n_123\,
      P(1) => \tmp_product__0_n_124\,
      P(0) => \tmp_product__0_n_125\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_126,
      PCIN(46) => tmp_product_n_127,
      PCIN(45) => tmp_product_n_128,
      PCIN(44) => tmp_product_n_129,
      PCIN(43) => tmp_product_n_130,
      PCIN(42) => tmp_product_n_131,
      PCIN(41) => tmp_product_n_132,
      PCIN(40) => tmp_product_n_133,
      PCIN(39) => tmp_product_n_134,
      PCIN(38) => tmp_product_n_135,
      PCIN(37) => tmp_product_n_136,
      PCIN(36) => tmp_product_n_137,
      PCIN(35) => tmp_product_n_138,
      PCIN(34) => tmp_product_n_139,
      PCIN(33) => tmp_product_n_140,
      PCIN(32) => tmp_product_n_141,
      PCIN(31) => tmp_product_n_142,
      PCIN(30) => tmp_product_n_143,
      PCIN(29) => tmp_product_n_144,
      PCIN(28) => tmp_product_n_145,
      PCIN(27) => tmp_product_n_146,
      PCIN(26) => tmp_product_n_147,
      PCIN(25) => tmp_product_n_148,
      PCIN(24) => tmp_product_n_149,
      PCIN(23) => tmp_product_n_150,
      PCIN(22) => tmp_product_n_151,
      PCIN(21) => tmp_product_n_152,
      PCIN(20) => tmp_product_n_153,
      PCIN(19) => tmp_product_n_154,
      PCIN(18) => tmp_product_n_155,
      PCIN(17) => tmp_product_n_156,
      PCIN(16) => tmp_product_n_157,
      PCIN(15) => tmp_product_n_158,
      PCIN(14) => tmp_product_n_159,
      PCIN(13) => tmp_product_n_160,
      PCIN(12) => tmp_product_n_161,
      PCIN(11) => tmp_product_n_162,
      PCIN(10) => tmp_product_n_163,
      PCIN(9) => tmp_product_n_164,
      PCIN(8) => tmp_product_n_165,
      PCIN(7) => tmp_product_n_166,
      PCIN(6) => tmp_product_n_167,
      PCIN(5) => tmp_product_n_168,
      PCIN(4) => tmp_product_n_169,
      PCIN(3) => tmp_product_n_170,
      PCIN(2) => tmp_product_n_171,
      PCIN(1) => tmp_product_n_172,
      PCIN(0) => tmp_product_n_173,
      PCOUT(47 downto 0) => \NLW_tmp_product__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product__1\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => grp_fu_470_p0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => \tmp_product__1_n_44\,
      ACOUT(28) => \tmp_product__1_n_45\,
      ACOUT(27) => \tmp_product__1_n_46\,
      ACOUT(26) => \tmp_product__1_n_47\,
      ACOUT(25) => \tmp_product__1_n_48\,
      ACOUT(24) => \tmp_product__1_n_49\,
      ACOUT(23) => \tmp_product__1_n_50\,
      ACOUT(22) => \tmp_product__1_n_51\,
      ACOUT(21) => \tmp_product__1_n_52\,
      ACOUT(20) => \tmp_product__1_n_53\,
      ACOUT(19) => \tmp_product__1_n_54\,
      ACOUT(18) => \tmp_product__1_n_55\,
      ACOUT(17) => \tmp_product__1_n_56\,
      ACOUT(16) => \tmp_product__1_n_57\,
      ACOUT(15) => \tmp_product__1_n_58\,
      ACOUT(14) => \tmp_product__1_n_59\,
      ACOUT(13) => \tmp_product__1_n_60\,
      ACOUT(12) => \tmp_product__1_n_61\,
      ACOUT(11) => \tmp_product__1_n_62\,
      ACOUT(10) => \tmp_product__1_n_63\,
      ACOUT(9) => \tmp_product__1_n_64\,
      ACOUT(8) => \tmp_product__1_n_65\,
      ACOUT(7) => \tmp_product__1_n_66\,
      ACOUT(6) => \tmp_product__1_n_67\,
      ACOUT(5) => \tmp_product__1_n_68\,
      ACOUT(4) => \tmp_product__1_n_69\,
      ACOUT(3) => \tmp_product__1_n_70\,
      ACOUT(2) => \tmp_product__1_n_71\,
      ACOUT(1) => \tmp_product__1_n_72\,
      ACOUT(0) => \tmp_product__1_n_73\,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => grp_fu_466_p1(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => \NLW_tmp_product__1_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__1_n_78\,
      P(46) => \tmp_product__1_n_79\,
      P(45) => \tmp_product__1_n_80\,
      P(44) => \tmp_product__1_n_81\,
      P(43) => \tmp_product__1_n_82\,
      P(42) => \tmp_product__1_n_83\,
      P(41) => \tmp_product__1_n_84\,
      P(40) => \tmp_product__1_n_85\,
      P(39) => \tmp_product__1_n_86\,
      P(38) => \tmp_product__1_n_87\,
      P(37) => \tmp_product__1_n_88\,
      P(36) => \tmp_product__1_n_89\,
      P(35) => \tmp_product__1_n_90\,
      P(34) => \tmp_product__1_n_91\,
      P(33) => \tmp_product__1_n_92\,
      P(32) => \tmp_product__1_n_93\,
      P(31) => \tmp_product__1_n_94\,
      P(30) => \tmp_product__1_n_95\,
      P(29) => \tmp_product__1_n_96\,
      P(28) => \tmp_product__1_n_97\,
      P(27) => \tmp_product__1_n_98\,
      P(26) => \tmp_product__1_n_99\,
      P(25) => \tmp_product__1_n_100\,
      P(24) => \tmp_product__1_n_101\,
      P(23) => \tmp_product__1_n_102\,
      P(22) => \tmp_product__1_n_103\,
      P(21) => \tmp_product__1_n_104\,
      P(20) => \tmp_product__1_n_105\,
      P(19) => \tmp_product__1_n_106\,
      P(18) => \tmp_product__1_n_107\,
      P(17) => \tmp_product__1_n_108\,
      P(16) => \tmp_product__1_n_109\,
      P(15) => \tmp_product__1_n_110\,
      P(14) => \tmp_product__1_n_111\,
      P(13) => \tmp_product__1_n_112\,
      P(12) => \tmp_product__1_n_113\,
      P(11) => \tmp_product__1_n_114\,
      P(10) => \tmp_product__1_n_115\,
      P(9) => \tmp_product__1_n_116\,
      P(8) => \tmp_product__1_n_117\,
      P(7) => \tmp_product__1_n_118\,
      P(6) => \tmp_product__1_n_119\,
      P(5) => \tmp_product__1_n_120\,
      P(4) => \tmp_product__1_n_121\,
      P(3) => \tmp_product__1_n_122\,
      P(2) => \tmp_product__1_n_123\,
      P(1) => \tmp_product__1_n_124\,
      P(0) => \tmp_product__1_n_125\,
      PATTERNBDETECT => \NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__1_n_126\,
      PCOUT(46) => \tmp_product__1_n_127\,
      PCOUT(45) => \tmp_product__1_n_128\,
      PCOUT(44) => \tmp_product__1_n_129\,
      PCOUT(43) => \tmp_product__1_n_130\,
      PCOUT(42) => \tmp_product__1_n_131\,
      PCOUT(41) => \tmp_product__1_n_132\,
      PCOUT(40) => \tmp_product__1_n_133\,
      PCOUT(39) => \tmp_product__1_n_134\,
      PCOUT(38) => \tmp_product__1_n_135\,
      PCOUT(37) => \tmp_product__1_n_136\,
      PCOUT(36) => \tmp_product__1_n_137\,
      PCOUT(35) => \tmp_product__1_n_138\,
      PCOUT(34) => \tmp_product__1_n_139\,
      PCOUT(33) => \tmp_product__1_n_140\,
      PCOUT(32) => \tmp_product__1_n_141\,
      PCOUT(31) => \tmp_product__1_n_142\,
      PCOUT(30) => \tmp_product__1_n_143\,
      PCOUT(29) => \tmp_product__1_n_144\,
      PCOUT(28) => \tmp_product__1_n_145\,
      PCOUT(27) => \tmp_product__1_n_146\,
      PCOUT(26) => \tmp_product__1_n_147\,
      PCOUT(25) => \tmp_product__1_n_148\,
      PCOUT(24) => \tmp_product__1_n_149\,
      PCOUT(23) => \tmp_product__1_n_150\,
      PCOUT(22) => \tmp_product__1_n_151\,
      PCOUT(21) => \tmp_product__1_n_152\,
      PCOUT(20) => \tmp_product__1_n_153\,
      PCOUT(19) => \tmp_product__1_n_154\,
      PCOUT(18) => \tmp_product__1_n_155\,
      PCOUT(17) => \tmp_product__1_n_156\,
      PCOUT(16) => \tmp_product__1_n_157\,
      PCOUT(15) => \tmp_product__1_n_158\,
      PCOUT(14) => \tmp_product__1_n_159\,
      PCOUT(13) => \tmp_product__1_n_160\,
      PCOUT(12) => \tmp_product__1_n_161\,
      PCOUT(11) => \tmp_product__1_n_162\,
      PCOUT(10) => \tmp_product__1_n_163\,
      PCOUT(9) => \tmp_product__1_n_164\,
      PCOUT(8) => \tmp_product__1_n_165\,
      PCOUT(7) => \tmp_product__1_n_166\,
      PCOUT(6) => \tmp_product__1_n_167\,
      PCOUT(5) => \tmp_product__1_n_168\,
      PCOUT(4) => \tmp_product__1_n_169\,
      PCOUT(3) => \tmp_product__1_n_170\,
      PCOUT(2) => \tmp_product__1_n_171\,
      PCOUT(1) => \tmp_product__1_n_172\,
      PCOUT(0) => \tmp_product__1_n_173\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__1_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__1_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product__1_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph2(7),
      I1 => Q(0),
      I2 => dec_plt2(7),
      O => grp_fu_470_p0(7)
    );
\tmp_product__1_i_11__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph2(6),
      I1 => Q(0),
      I2 => dec_plt2(6),
      O => grp_fu_470_p0(6)
    );
\tmp_product__1_i_12__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph2(5),
      I1 => Q(0),
      I2 => dec_plt2(5),
      O => grp_fu_470_p0(5)
    );
\tmp_product__1_i_13__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph2(4),
      I1 => Q(0),
      I2 => dec_plt2(4),
      O => grp_fu_470_p0(4)
    );
\tmp_product__1_i_14__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph2(3),
      I1 => Q(0),
      I2 => dec_plt2(3),
      O => grp_fu_470_p0(3)
    );
\tmp_product__1_i_15__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph2(2),
      I1 => Q(0),
      I2 => dec_plt2(2),
      O => grp_fu_470_p0(2)
    );
\tmp_product__1_i_16__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph2(1),
      I1 => Q(0),
      I2 => dec_plt2(1),
      O => grp_fu_470_p0(1)
    );
\tmp_product__1_i_17__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph2(0),
      I1 => Q(0),
      I2 => dec_plt2(0),
      O => grp_fu_470_p0(0)
    );
\tmp_product__1_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph2(16),
      I1 => Q(0),
      I2 => dec_plt2(16),
      O => grp_fu_470_p0(16)
    );
\tmp_product__1_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph2(15),
      I1 => Q(0),
      I2 => dec_plt2(15),
      O => grp_fu_470_p0(15)
    );
\tmp_product__1_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph2(14),
      I1 => Q(0),
      I2 => dec_plt2(14),
      O => grp_fu_470_p0(14)
    );
\tmp_product__1_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph2(13),
      I1 => Q(0),
      I2 => dec_plt2(13),
      O => grp_fu_470_p0(13)
    );
\tmp_product__1_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph2(12),
      I1 => Q(0),
      I2 => dec_plt2(12),
      O => grp_fu_470_p0(12)
    );
\tmp_product__1_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph2(11),
      I1 => Q(0),
      I2 => dec_plt2(11),
      O => grp_fu_470_p0(11)
    );
\tmp_product__1_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph2(10),
      I1 => Q(0),
      I2 => dec_plt2(10),
      O => grp_fu_470_p0(10)
    );
\tmp_product__1_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph2(9),
      I1 => Q(0),
      I2 => dec_plt2(9),
      O => grp_fu_470_p0(9)
    );
\tmp_product__1_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph2(8),
      I1 => Q(0),
      I2 => dec_plt2(8),
      O => grp_fu_470_p0(8)
    );
\tmp_product__2\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => \tmp_product__1_n_44\,
      ACIN(28) => \tmp_product__1_n_45\,
      ACIN(27) => \tmp_product__1_n_46\,
      ACIN(26) => \tmp_product__1_n_47\,
      ACIN(25) => \tmp_product__1_n_48\,
      ACIN(24) => \tmp_product__1_n_49\,
      ACIN(23) => \tmp_product__1_n_50\,
      ACIN(22) => \tmp_product__1_n_51\,
      ACIN(21) => \tmp_product__1_n_52\,
      ACIN(20) => \tmp_product__1_n_53\,
      ACIN(19) => \tmp_product__1_n_54\,
      ACIN(18) => \tmp_product__1_n_55\,
      ACIN(17) => \tmp_product__1_n_56\,
      ACIN(16) => \tmp_product__1_n_57\,
      ACIN(15) => \tmp_product__1_n_58\,
      ACIN(14) => \tmp_product__1_n_59\,
      ACIN(13) => \tmp_product__1_n_60\,
      ACIN(12) => \tmp_product__1_n_61\,
      ACIN(11) => \tmp_product__1_n_62\,
      ACIN(10) => \tmp_product__1_n_63\,
      ACIN(9) => \tmp_product__1_n_64\,
      ACIN(8) => \tmp_product__1_n_65\,
      ACIN(7) => \tmp_product__1_n_66\,
      ACIN(6) => \tmp_product__1_n_67\,
      ACIN(5) => \tmp_product__1_n_68\,
      ACIN(4) => \tmp_product__1_n_69\,
      ACIN(3) => \tmp_product__1_n_70\,
      ACIN(2) => \tmp_product__1_n_71\,
      ACIN(1) => \tmp_product__1_n_72\,
      ACIN(0) => \tmp_product__1_n_73\,
      ACOUT(29 downto 0) => \NLW_tmp_product__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => grp_fu_466_p1(31),
      B(16) => grp_fu_466_p1(31),
      B(15) => grp_fu_466_p1(31),
      B(14 downto 0) => grp_fu_466_p1(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__2_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__2_n_78\,
      P(46) => \tmp_product__2_n_79\,
      P(45) => \tmp_product__2_n_80\,
      P(44) => \tmp_product__2_n_81\,
      P(43) => \tmp_product__2_n_82\,
      P(42) => \tmp_product__2_n_83\,
      P(41) => \tmp_product__2_n_84\,
      P(40) => \tmp_product__2_n_85\,
      P(39) => \tmp_product__2_n_86\,
      P(38) => \tmp_product__2_n_87\,
      P(37) => \tmp_product__2_n_88\,
      P(36) => \tmp_product__2_n_89\,
      P(35) => \tmp_product__2_n_90\,
      P(34) => \tmp_product__2_n_91\,
      P(33) => \tmp_product__2_n_92\,
      P(32) => \tmp_product__2_n_93\,
      P(31) => \tmp_product__2_n_94\,
      P(30) => \tmp_product__2_n_95\,
      P(29) => \tmp_product__2_n_96\,
      P(28) => \tmp_product__2_n_97\,
      P(27) => \tmp_product__2_n_98\,
      P(26) => \tmp_product__2_n_99\,
      P(25) => \tmp_product__2_n_100\,
      P(24) => \tmp_product__2_n_101\,
      P(23) => \tmp_product__2_n_102\,
      P(22) => \tmp_product__2_n_103\,
      P(21) => \tmp_product__2_n_104\,
      P(20) => \tmp_product__2_n_105\,
      P(19) => \tmp_product__2_n_106\,
      P(18) => \tmp_product__2_n_107\,
      P(17) => \tmp_product__2_n_108\,
      P(16) => \tmp_product__2_n_109\,
      P(15) => \tmp_product__2_n_110\,
      P(14) => \tmp_product__2_n_111\,
      P(13) => \tmp_product__2_n_112\,
      P(12) => \tmp_product__2_n_113\,
      P(11) => \tmp_product__2_n_114\,
      P(10) => \tmp_product__2_n_115\,
      P(9) => \tmp_product__2_n_116\,
      P(8) => \tmp_product__2_n_117\,
      P(7) => \tmp_product__2_n_118\,
      P(6) => \tmp_product__2_n_119\,
      P(5) => \tmp_product__2_n_120\,
      P(4) => \tmp_product__2_n_121\,
      P(3) => \tmp_product__2_n_122\,
      P(2) => \tmp_product__2_n_123\,
      P(1) => \tmp_product__2_n_124\,
      P(0) => \tmp_product__2_n_125\,
      PATTERNBDETECT => \NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \tmp_product__1_n_126\,
      PCIN(46) => \tmp_product__1_n_127\,
      PCIN(45) => \tmp_product__1_n_128\,
      PCIN(44) => \tmp_product__1_n_129\,
      PCIN(43) => \tmp_product__1_n_130\,
      PCIN(42) => \tmp_product__1_n_131\,
      PCIN(41) => \tmp_product__1_n_132\,
      PCIN(40) => \tmp_product__1_n_133\,
      PCIN(39) => \tmp_product__1_n_134\,
      PCIN(38) => \tmp_product__1_n_135\,
      PCIN(37) => \tmp_product__1_n_136\,
      PCIN(36) => \tmp_product__1_n_137\,
      PCIN(35) => \tmp_product__1_n_138\,
      PCIN(34) => \tmp_product__1_n_139\,
      PCIN(33) => \tmp_product__1_n_140\,
      PCIN(32) => \tmp_product__1_n_141\,
      PCIN(31) => \tmp_product__1_n_142\,
      PCIN(30) => \tmp_product__1_n_143\,
      PCIN(29) => \tmp_product__1_n_144\,
      PCIN(28) => \tmp_product__1_n_145\,
      PCIN(27) => \tmp_product__1_n_146\,
      PCIN(26) => \tmp_product__1_n_147\,
      PCIN(25) => \tmp_product__1_n_148\,
      PCIN(24) => \tmp_product__1_n_149\,
      PCIN(23) => \tmp_product__1_n_150\,
      PCIN(22) => \tmp_product__1_n_151\,
      PCIN(21) => \tmp_product__1_n_152\,
      PCIN(20) => \tmp_product__1_n_153\,
      PCIN(19) => \tmp_product__1_n_154\,
      PCIN(18) => \tmp_product__1_n_155\,
      PCIN(17) => \tmp_product__1_n_156\,
      PCIN(16) => \tmp_product__1_n_157\,
      PCIN(15) => \tmp_product__1_n_158\,
      PCIN(14) => \tmp_product__1_n_159\,
      PCIN(13) => \tmp_product__1_n_160\,
      PCIN(12) => \tmp_product__1_n_161\,
      PCIN(11) => \tmp_product__1_n_162\,
      PCIN(10) => \tmp_product__1_n_163\,
      PCIN(9) => \tmp_product__1_n_164\,
      PCIN(8) => \tmp_product__1_n_165\,
      PCIN(7) => \tmp_product__1_n_166\,
      PCIN(6) => \tmp_product__1_n_167\,
      PCIN(5) => \tmp_product__1_n_168\,
      PCIN(4) => \tmp_product__1_n_169\,
      PCIN(3) => \tmp_product__1_n_170\,
      PCIN(2) => \tmp_product__1_n_171\,
      PCIN(1) => \tmp_product__1_n_172\,
      PCIN(0) => \tmp_product__1_n_173\,
      PCOUT(47 downto 0) => \NLW_tmp_product__2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__2_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__2_XOROUT_UNCONNECTED\(7 downto 0)
    );
tmp_product_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => tmp_product_carry_n_20,
      CO(6) => tmp_product_carry_n_21,
      CO(5) => tmp_product_carry_n_22,
      CO(4) => tmp_product_carry_n_23,
      CO(3) => tmp_product_carry_n_24,
      CO(2) => tmp_product_carry_n_25,
      CO(1) => tmp_product_carry_n_26,
      CO(0) => tmp_product_carry_n_27,
      DI(7) => \tmp_product__2_n_119\,
      DI(6) => \tmp_product__2_n_120\,
      DI(5) => \tmp_product__2_n_121\,
      DI(4) => \tmp_product__2_n_122\,
      DI(3) => \tmp_product__2_n_123\,
      DI(2) => \tmp_product__2_n_124\,
      DI(1) => \tmp_product__2_n_125\,
      DI(0) => '0',
      O(7 downto 0) => NLW_tmp_product_carry_O_UNCONNECTED(7 downto 0),
      S(7) => \tmp_product_carry_i_1__5_n_20\,
      S(6) => \tmp_product_carry_i_2__5_n_20\,
      S(5) => \tmp_product_carry_i_3__5_n_20\,
      S(4) => \tmp_product_carry_i_4__5_n_20\,
      S(3) => \tmp_product_carry_i_5__5_n_20\,
      S(2) => \tmp_product_carry_i_6__5_n_20\,
      S(1) => \tmp_product_carry_i_7__3_n_20\,
      S(0) => \tmp_product__1_n_109\
    );
\tmp_product_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => tmp_product_carry_n_20,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__0_n_20\,
      CO(6) => \tmp_product_carry__0_n_21\,
      CO(5) => \tmp_product_carry__0_n_22\,
      CO(4) => \tmp_product_carry__0_n_23\,
      CO(3) => \tmp_product_carry__0_n_24\,
      CO(2) => \tmp_product_carry__0_n_25\,
      CO(1) => \tmp_product_carry__0_n_26\,
      CO(0) => \tmp_product_carry__0_n_27\,
      DI(7) => \tmp_product__2_n_111\,
      DI(6) => \tmp_product__2_n_112\,
      DI(5) => \tmp_product__2_n_113\,
      DI(4) => \tmp_product__2_n_114\,
      DI(3) => \tmp_product__2_n_115\,
      DI(2) => \tmp_product__2_n_116\,
      DI(1) => \tmp_product__2_n_117\,
      DI(0) => \tmp_product__2_n_118\,
      O(7 downto 0) => \NLW_tmp_product_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__0_i_1__3_n_20\,
      S(6) => \tmp_product_carry__0_i_2__3_n_20\,
      S(5) => \tmp_product_carry__0_i_3__3_n_20\,
      S(4) => \tmp_product_carry__0_i_4__3_n_20\,
      S(3) => \tmp_product_carry__0_i_5__3_n_20\,
      S(2) => \tmp_product_carry__0_i_6__3_n_20\,
      S(1) => \tmp_product_carry__0_i_7__3_n_20\,
      S(0) => \tmp_product_carry__0_i_8__3_n_20\
    );
\tmp_product_carry__0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_111\,
      I1 => tmp_product_n_111,
      O => \tmp_product_carry__0_i_1__3_n_20\
    );
\tmp_product_carry__0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_112\,
      I1 => tmp_product_n_112,
      O => \tmp_product_carry__0_i_2__3_n_20\
    );
\tmp_product_carry__0_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_113\,
      I1 => tmp_product_n_113,
      O => \tmp_product_carry__0_i_3__3_n_20\
    );
\tmp_product_carry__0_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_114\,
      I1 => tmp_product_n_114,
      O => \tmp_product_carry__0_i_4__3_n_20\
    );
\tmp_product_carry__0_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_115\,
      I1 => tmp_product_n_115,
      O => \tmp_product_carry__0_i_5__3_n_20\
    );
\tmp_product_carry__0_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_116\,
      I1 => tmp_product_n_116,
      O => \tmp_product_carry__0_i_6__3_n_20\
    );
\tmp_product_carry__0_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_117\,
      I1 => tmp_product_n_117,
      O => \tmp_product_carry__0_i_7__3_n_20\
    );
\tmp_product_carry__0_i_8__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_118\,
      I1 => tmp_product_n_118,
      O => \tmp_product_carry__0_i_8__3_n_20\
    );
\tmp_product_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__0_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__1_n_20\,
      CO(6) => \tmp_product_carry__1_n_21\,
      CO(5) => \tmp_product_carry__1_n_22\,
      CO(4) => \tmp_product_carry__1_n_23\,
      CO(3) => \tmp_product_carry__1_n_24\,
      CO(2) => \tmp_product_carry__1_n_25\,
      CO(1) => \tmp_product_carry__1_n_26\,
      CO(0) => \tmp_product_carry__1_n_27\,
      DI(7) => \tmp_product__2_n_103\,
      DI(6) => \tmp_product__2_n_104\,
      DI(5) => \tmp_product__2_n_105\,
      DI(4) => \tmp_product__2_n_106\,
      DI(3) => \tmp_product__2_n_107\,
      DI(2) => \tmp_product__2_n_108\,
      DI(1) => \tmp_product__2_n_109\,
      DI(0) => \tmp_product__2_n_110\,
      O(7 downto 0) => \NLW_tmp_product_carry__1_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__1_i_1__3_n_20\,
      S(6) => \tmp_product_carry__1_i_2__3_n_20\,
      S(5) => \tmp_product_carry__1_i_3__3_n_20\,
      S(4) => \tmp_product_carry__1_i_4__3_n_20\,
      S(3) => \tmp_product_carry__1_i_5__3_n_20\,
      S(2) => \tmp_product_carry__1_i_6__3_n_20\,
      S(1) => \tmp_product_carry__1_i_7__3_n_20\,
      S(0) => \tmp_product_carry__1_i_8__3_n_20\
    );
\tmp_product_carry__1_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_103\,
      I1 => \tmp_product__0_n_120\,
      O => \tmp_product_carry__1_i_1__3_n_20\
    );
\tmp_product_carry__1_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_104\,
      I1 => \tmp_product__0_n_121\,
      O => \tmp_product_carry__1_i_2__3_n_20\
    );
\tmp_product_carry__1_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_105\,
      I1 => \tmp_product__0_n_122\,
      O => \tmp_product_carry__1_i_3__3_n_20\
    );
\tmp_product_carry__1_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_106\,
      I1 => \tmp_product__0_n_123\,
      O => \tmp_product_carry__1_i_4__3_n_20\
    );
\tmp_product_carry__1_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_107\,
      I1 => \tmp_product__0_n_124\,
      O => \tmp_product_carry__1_i_5__3_n_20\
    );
\tmp_product_carry__1_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_108\,
      I1 => \tmp_product__0_n_125\,
      O => \tmp_product_carry__1_i_6__3_n_20\
    );
\tmp_product_carry__1_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_109\,
      I1 => tmp_product_n_109,
      O => \tmp_product_carry__1_i_7__3_n_20\
    );
\tmp_product_carry__1_i_8__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_110\,
      I1 => tmp_product_n_110,
      O => \tmp_product_carry__1_i_8__3_n_20\
    );
\tmp_product_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__1_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__2_n_20\,
      CO(6) => \tmp_product_carry__2_n_21\,
      CO(5) => \tmp_product_carry__2_n_22\,
      CO(4) => \tmp_product_carry__2_n_23\,
      CO(3) => \tmp_product_carry__2_n_24\,
      CO(2) => \tmp_product_carry__2_n_25\,
      CO(1) => \tmp_product_carry__2_n_26\,
      CO(0) => \tmp_product_carry__2_n_27\,
      DI(7) => \tmp_product__2_n_95\,
      DI(6) => \tmp_product__2_n_96\,
      DI(5) => \tmp_product__2_n_97\,
      DI(4) => \tmp_product__2_n_98\,
      DI(3) => \tmp_product__2_n_99\,
      DI(2) => \tmp_product__2_n_100\,
      DI(1) => \tmp_product__2_n_101\,
      DI(0) => \tmp_product__2_n_102\,
      O(7 downto 0) => \NLW_tmp_product_carry__2_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__2_i_1__3_n_20\,
      S(6) => \tmp_product_carry__2_i_2__3_n_20\,
      S(5) => \tmp_product_carry__2_i_3__3_n_20\,
      S(4) => \tmp_product_carry__2_i_4__3_n_20\,
      S(3) => \tmp_product_carry__2_i_5__3_n_20\,
      S(2) => \tmp_product_carry__2_i_6__3_n_20\,
      S(1) => \tmp_product_carry__2_i_7__3_n_20\,
      S(0) => \tmp_product_carry__2_i_8__3_n_20\
    );
\tmp_product_carry__2_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_95\,
      I1 => \tmp_product__0_n_112\,
      O => \tmp_product_carry__2_i_1__3_n_20\
    );
\tmp_product_carry__2_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_96\,
      I1 => \tmp_product__0_n_113\,
      O => \tmp_product_carry__2_i_2__3_n_20\
    );
\tmp_product_carry__2_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_97\,
      I1 => \tmp_product__0_n_114\,
      O => \tmp_product_carry__2_i_3__3_n_20\
    );
\tmp_product_carry__2_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_98\,
      I1 => \tmp_product__0_n_115\,
      O => \tmp_product_carry__2_i_4__3_n_20\
    );
\tmp_product_carry__2_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_99\,
      I1 => \tmp_product__0_n_116\,
      O => \tmp_product_carry__2_i_5__3_n_20\
    );
\tmp_product_carry__2_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_100\,
      I1 => \tmp_product__0_n_117\,
      O => \tmp_product_carry__2_i_6__3_n_20\
    );
\tmp_product_carry__2_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_101\,
      I1 => \tmp_product__0_n_118\,
      O => \tmp_product_carry__2_i_7__3_n_20\
    );
\tmp_product_carry__2_i_8__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_102\,
      I1 => \tmp_product__0_n_119\,
      O => \tmp_product_carry__2_i_8__3_n_20\
    );
\tmp_product_carry__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__2_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__3_n_20\,
      CO(6) => \tmp_product_carry__3_n_21\,
      CO(5) => \tmp_product_carry__3_n_22\,
      CO(4) => \tmp_product_carry__3_n_23\,
      CO(3) => \tmp_product_carry__3_n_24\,
      CO(2) => \tmp_product_carry__3_n_25\,
      CO(1) => \tmp_product_carry__3_n_26\,
      CO(0) => \tmp_product_carry__3_n_27\,
      DI(7) => \tmp_product__2_n_87\,
      DI(6) => \tmp_product__2_n_88\,
      DI(5) => \tmp_product__2_n_89\,
      DI(4) => \tmp_product__2_n_90\,
      DI(3) => \tmp_product__2_n_91\,
      DI(2) => \tmp_product__2_n_92\,
      DI(1) => \tmp_product__2_n_93\,
      DI(0) => \tmp_product__2_n_94\,
      O(7 downto 0) => \NLW_tmp_product_carry__3_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__3_i_1__3_n_20\,
      S(6) => \tmp_product_carry__3_i_2__3_n_20\,
      S(5) => \tmp_product_carry__3_i_3__3_n_20\,
      S(4) => \tmp_product_carry__3_i_4__3_n_20\,
      S(3) => \tmp_product_carry__3_i_5__3_n_20\,
      S(2) => \tmp_product_carry__3_i_6__3_n_20\,
      S(1) => \tmp_product_carry__3_i_7__3_n_20\,
      S(0) => \tmp_product_carry__3_i_8__3_n_20\
    );
\tmp_product_carry__3_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_87\,
      I1 => \tmp_product__0_n_104\,
      O => \tmp_product_carry__3_i_1__3_n_20\
    );
\tmp_product_carry__3_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_88\,
      I1 => \tmp_product__0_n_105\,
      O => \tmp_product_carry__3_i_2__3_n_20\
    );
\tmp_product_carry__3_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_89\,
      I1 => \tmp_product__0_n_106\,
      O => \tmp_product_carry__3_i_3__3_n_20\
    );
\tmp_product_carry__3_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_90\,
      I1 => \tmp_product__0_n_107\,
      O => \tmp_product_carry__3_i_4__3_n_20\
    );
\tmp_product_carry__3_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_91\,
      I1 => \tmp_product__0_n_108\,
      O => \tmp_product_carry__3_i_5__3_n_20\
    );
\tmp_product_carry__3_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_92\,
      I1 => \tmp_product__0_n_109\,
      O => \tmp_product_carry__3_i_6__3_n_20\
    );
\tmp_product_carry__3_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_93\,
      I1 => \tmp_product__0_n_110\,
      O => \tmp_product_carry__3_i_7__3_n_20\
    );
\tmp_product_carry__3_i_8__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_94\,
      I1 => \tmp_product__0_n_111\,
      O => \tmp_product_carry__3_i_8__3_n_20\
    );
\tmp_product_carry__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__3_n_20\,
      CI_TOP => '0',
      CO(7) => \NLW_tmp_product_carry__4_CO_UNCONNECTED\(7),
      CO(6) => \tmp_product_carry__4_n_21\,
      CO(5) => \tmp_product_carry__4_n_22\,
      CO(4) => \tmp_product_carry__4_n_23\,
      CO(3) => \tmp_product_carry__4_n_24\,
      CO(2) => \tmp_product_carry__4_n_25\,
      CO(1) => \tmp_product_carry__4_n_26\,
      CO(0) => \tmp_product_carry__4_n_27\,
      DI(7) => '0',
      DI(6) => \tmp_product__2_n_80\,
      DI(5) => \tmp_product__2_n_81\,
      DI(4) => \tmp_product__2_n_82\,
      DI(3) => \tmp_product__2_n_83\,
      DI(2) => \tmp_product__2_n_84\,
      DI(1) => \tmp_product__2_n_85\,
      DI(0) => \tmp_product__2_n_86\,
      O(7) => \^tmp_product_carry__4_i_8__3_0\(0),
      O(6 downto 0) => \NLW_tmp_product_carry__4_O_UNCONNECTED\(6 downto 0),
      S(7) => \tmp_product_carry__4_i_1__3_n_20\,
      S(6) => \tmp_product_carry__4_i_2__3_n_20\,
      S(5) => \tmp_product_carry__4_i_3__3_n_20\,
      S(4) => \tmp_product_carry__4_i_4__3_n_20\,
      S(3) => \tmp_product_carry__4_i_5__3_n_20\,
      S(2) => \tmp_product_carry__4_i_6__3_n_20\,
      S(1) => \tmp_product_carry__4_i_7__3_n_20\,
      S(0) => \tmp_product_carry__4_i_8__3_n_20\
    );
\tmp_product_carry__4_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_n_96\,
      I1 => \tmp_product__2_n_79\,
      O => \tmp_product_carry__4_i_1__3_n_20\
    );
\tmp_product_carry__4_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_80\,
      I1 => \tmp_product__0_n_97\,
      O => \tmp_product_carry__4_i_2__3_n_20\
    );
\tmp_product_carry__4_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_81\,
      I1 => \tmp_product__0_n_98\,
      O => \tmp_product_carry__4_i_3__3_n_20\
    );
\tmp_product_carry__4_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_82\,
      I1 => \tmp_product__0_n_99\,
      O => \tmp_product_carry__4_i_4__3_n_20\
    );
\tmp_product_carry__4_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_83\,
      I1 => \tmp_product__0_n_100\,
      O => \tmp_product_carry__4_i_5__3_n_20\
    );
\tmp_product_carry__4_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_84\,
      I1 => \tmp_product__0_n_101\,
      O => \tmp_product_carry__4_i_6__3_n_20\
    );
\tmp_product_carry__4_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_85\,
      I1 => \tmp_product__0_n_102\,
      O => \tmp_product_carry__4_i_7__3_n_20\
    );
\tmp_product_carry__4_i_8__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_86\,
      I1 => \tmp_product__0_n_103\,
      O => \tmp_product_carry__4_i_8__3_n_20\
    );
\tmp_product_carry_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_119\,
      I1 => tmp_product_n_119,
      O => \tmp_product_carry_i_1__5_n_20\
    );
\tmp_product_carry_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_120\,
      I1 => tmp_product_n_120,
      O => \tmp_product_carry_i_2__5_n_20\
    );
\tmp_product_carry_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_121\,
      I1 => tmp_product_n_121,
      O => \tmp_product_carry_i_3__5_n_20\
    );
\tmp_product_carry_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_122\,
      I1 => tmp_product_n_122,
      O => \tmp_product_carry_i_4__5_n_20\
    );
\tmp_product_carry_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_123\,
      I1 => tmp_product_n_123,
      O => \tmp_product_carry_i_5__5_n_20\
    );
\tmp_product_carry_i_6__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_124\,
      I1 => tmp_product_n_124,
      O => \tmp_product_carry_i_6__5_n_20\
    );
\tmp_product_carry_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_125\,
      I1 => tmp_product_n_125,
      O => \tmp_product_carry_i_7__3_n_20\
    );
\tmp_product_i_10__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph2(22),
      I1 => Q(0),
      I2 => dec_plt2(22),
      O => grp_fu_470_p0(22)
    );
\tmp_product_i_11__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph2(21),
      I1 => Q(0),
      I2 => dec_plt2(21),
      O => grp_fu_470_p0(21)
    );
\tmp_product_i_12__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph2(20),
      I1 => Q(0),
      I2 => dec_plt2(20),
      O => grp_fu_470_p0(20)
    );
\tmp_product_i_13__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph2(19),
      I1 => Q(0),
      I2 => dec_plt2(19),
      O => grp_fu_470_p0(19)
    );
\tmp_product_i_14__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph2(18),
      I1 => Q(0),
      I2 => dec_plt2(18),
      O => grp_fu_470_p0(18)
    );
\tmp_product_i_15__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph2(17),
      I1 => Q(0),
      I2 => dec_plt2(17),
      O => grp_fu_470_p0(17)
    );
\tmp_product_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph2(31),
      I1 => Q(0),
      I2 => dec_plt2(31),
      O => grp_fu_470_p0(31)
    );
\tmp_product_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph2(30),
      I1 => Q(0),
      I2 => dec_plt2(30),
      O => grp_fu_470_p0(30)
    );
\tmp_product_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph2(29),
      I1 => Q(0),
      I2 => dec_plt2(29),
      O => grp_fu_470_p0(29)
    );
\tmp_product_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph2(28),
      I1 => Q(0),
      I2 => dec_plt2(28),
      O => grp_fu_470_p0(28)
    );
\tmp_product_i_5__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph2(27),
      I1 => Q(0),
      I2 => dec_plt2(27),
      O => grp_fu_470_p0(27)
    );
\tmp_product_i_6__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph2(26),
      I1 => Q(0),
      I2 => dec_plt2(26),
      O => grp_fu_470_p0(26)
    );
\tmp_product_i_7__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph2(25),
      I1 => Q(0),
      I2 => dec_plt2(25),
      O => grp_fu_470_p0(25)
    );
\tmp_product_i_8__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph2(24),
      I1 => Q(0),
      I2 => dec_plt2(24),
      O => grp_fu_470_p0(24)
    );
\tmp_product_i_9__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph2(23),
      I1 => Q(0),
      I2 => dec_plt2(23),
      O => grp_fu_470_p0(23)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_9 is
  port (
    B : out STD_LOGIC_VECTOR ( 14 downto 0 );
    grp_encode_fu_333_plt2_o : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_clk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CEA2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    RSTA : in STD_LOGIC;
    add_ln290_fu_1248_p2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    plt1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    plt2 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_9 : entity is "adpcm_main_mul_32s_32s_64_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_9 is
  signal \^b\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^grp_encode_fu_333_plt2_o\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal \tmp_product__1_n_100\ : STD_LOGIC;
  signal \tmp_product__1_n_101\ : STD_LOGIC;
  signal \tmp_product__1_n_102\ : STD_LOGIC;
  signal \tmp_product__1_n_103\ : STD_LOGIC;
  signal \tmp_product__1_n_104\ : STD_LOGIC;
  signal \tmp_product__1_n_105\ : STD_LOGIC;
  signal \tmp_product__1_n_106\ : STD_LOGIC;
  signal \tmp_product__1_n_107\ : STD_LOGIC;
  signal \tmp_product__1_n_108\ : STD_LOGIC;
  signal \tmp_product__1_n_109\ : STD_LOGIC;
  signal \tmp_product__1_n_110\ : STD_LOGIC;
  signal \tmp_product__1_n_111\ : STD_LOGIC;
  signal \tmp_product__1_n_112\ : STD_LOGIC;
  signal \tmp_product__1_n_113\ : STD_LOGIC;
  signal \tmp_product__1_n_114\ : STD_LOGIC;
  signal \tmp_product__1_n_115\ : STD_LOGIC;
  signal \tmp_product__1_n_116\ : STD_LOGIC;
  signal \tmp_product__1_n_117\ : STD_LOGIC;
  signal \tmp_product__1_n_118\ : STD_LOGIC;
  signal \tmp_product__1_n_119\ : STD_LOGIC;
  signal \tmp_product__1_n_120\ : STD_LOGIC;
  signal \tmp_product__1_n_121\ : STD_LOGIC;
  signal \tmp_product__1_n_122\ : STD_LOGIC;
  signal \tmp_product__1_n_123\ : STD_LOGIC;
  signal \tmp_product__1_n_124\ : STD_LOGIC;
  signal \tmp_product__1_n_125\ : STD_LOGIC;
  signal \tmp_product__1_n_126\ : STD_LOGIC;
  signal \tmp_product__1_n_127\ : STD_LOGIC;
  signal \tmp_product__1_n_128\ : STD_LOGIC;
  signal \tmp_product__1_n_129\ : STD_LOGIC;
  signal \tmp_product__1_n_130\ : STD_LOGIC;
  signal \tmp_product__1_n_131\ : STD_LOGIC;
  signal \tmp_product__1_n_132\ : STD_LOGIC;
  signal \tmp_product__1_n_133\ : STD_LOGIC;
  signal \tmp_product__1_n_134\ : STD_LOGIC;
  signal \tmp_product__1_n_135\ : STD_LOGIC;
  signal \tmp_product__1_n_136\ : STD_LOGIC;
  signal \tmp_product__1_n_137\ : STD_LOGIC;
  signal \tmp_product__1_n_138\ : STD_LOGIC;
  signal \tmp_product__1_n_139\ : STD_LOGIC;
  signal \tmp_product__1_n_140\ : STD_LOGIC;
  signal \tmp_product__1_n_141\ : STD_LOGIC;
  signal \tmp_product__1_n_142\ : STD_LOGIC;
  signal \tmp_product__1_n_143\ : STD_LOGIC;
  signal \tmp_product__1_n_144\ : STD_LOGIC;
  signal \tmp_product__1_n_145\ : STD_LOGIC;
  signal \tmp_product__1_n_146\ : STD_LOGIC;
  signal \tmp_product__1_n_147\ : STD_LOGIC;
  signal \tmp_product__1_n_148\ : STD_LOGIC;
  signal \tmp_product__1_n_149\ : STD_LOGIC;
  signal \tmp_product__1_n_150\ : STD_LOGIC;
  signal \tmp_product__1_n_151\ : STD_LOGIC;
  signal \tmp_product__1_n_152\ : STD_LOGIC;
  signal \tmp_product__1_n_153\ : STD_LOGIC;
  signal \tmp_product__1_n_154\ : STD_LOGIC;
  signal \tmp_product__1_n_155\ : STD_LOGIC;
  signal \tmp_product__1_n_156\ : STD_LOGIC;
  signal \tmp_product__1_n_157\ : STD_LOGIC;
  signal \tmp_product__1_n_158\ : STD_LOGIC;
  signal \tmp_product__1_n_159\ : STD_LOGIC;
  signal \tmp_product__1_n_160\ : STD_LOGIC;
  signal \tmp_product__1_n_161\ : STD_LOGIC;
  signal \tmp_product__1_n_162\ : STD_LOGIC;
  signal \tmp_product__1_n_163\ : STD_LOGIC;
  signal \tmp_product__1_n_164\ : STD_LOGIC;
  signal \tmp_product__1_n_165\ : STD_LOGIC;
  signal \tmp_product__1_n_166\ : STD_LOGIC;
  signal \tmp_product__1_n_167\ : STD_LOGIC;
  signal \tmp_product__1_n_168\ : STD_LOGIC;
  signal \tmp_product__1_n_169\ : STD_LOGIC;
  signal \tmp_product__1_n_170\ : STD_LOGIC;
  signal \tmp_product__1_n_171\ : STD_LOGIC;
  signal \tmp_product__1_n_172\ : STD_LOGIC;
  signal \tmp_product__1_n_173\ : STD_LOGIC;
  signal \tmp_product__1_n_78\ : STD_LOGIC;
  signal \tmp_product__1_n_79\ : STD_LOGIC;
  signal \tmp_product__1_n_80\ : STD_LOGIC;
  signal \tmp_product__1_n_81\ : STD_LOGIC;
  signal \tmp_product__1_n_82\ : STD_LOGIC;
  signal \tmp_product__1_n_83\ : STD_LOGIC;
  signal \tmp_product__1_n_84\ : STD_LOGIC;
  signal \tmp_product__1_n_85\ : STD_LOGIC;
  signal \tmp_product__1_n_86\ : STD_LOGIC;
  signal \tmp_product__1_n_87\ : STD_LOGIC;
  signal \tmp_product__1_n_88\ : STD_LOGIC;
  signal \tmp_product__1_n_89\ : STD_LOGIC;
  signal \tmp_product__1_n_90\ : STD_LOGIC;
  signal \tmp_product__1_n_91\ : STD_LOGIC;
  signal \tmp_product__1_n_92\ : STD_LOGIC;
  signal \tmp_product__1_n_93\ : STD_LOGIC;
  signal \tmp_product__1_n_94\ : STD_LOGIC;
  signal \tmp_product__1_n_95\ : STD_LOGIC;
  signal \tmp_product__1_n_96\ : STD_LOGIC;
  signal \tmp_product__1_n_97\ : STD_LOGIC;
  signal \tmp_product__1_n_98\ : STD_LOGIC;
  signal \tmp_product__1_n_99\ : STD_LOGIC;
  signal \tmp_product__2_n_100\ : STD_LOGIC;
  signal \tmp_product__2_n_101\ : STD_LOGIC;
  signal \tmp_product__2_n_102\ : STD_LOGIC;
  signal \tmp_product__2_n_103\ : STD_LOGIC;
  signal \tmp_product__2_n_104\ : STD_LOGIC;
  signal \tmp_product__2_n_105\ : STD_LOGIC;
  signal \tmp_product__2_n_106\ : STD_LOGIC;
  signal \tmp_product__2_n_107\ : STD_LOGIC;
  signal \tmp_product__2_n_108\ : STD_LOGIC;
  signal \tmp_product__2_n_109\ : STD_LOGIC;
  signal \tmp_product__2_n_110\ : STD_LOGIC;
  signal \tmp_product__2_n_111\ : STD_LOGIC;
  signal \tmp_product__2_n_112\ : STD_LOGIC;
  signal \tmp_product__2_n_113\ : STD_LOGIC;
  signal \tmp_product__2_n_114\ : STD_LOGIC;
  signal \tmp_product__2_n_115\ : STD_LOGIC;
  signal \tmp_product__2_n_116\ : STD_LOGIC;
  signal \tmp_product__2_n_117\ : STD_LOGIC;
  signal \tmp_product__2_n_118\ : STD_LOGIC;
  signal \tmp_product__2_n_119\ : STD_LOGIC;
  signal \tmp_product__2_n_120\ : STD_LOGIC;
  signal \tmp_product__2_n_121\ : STD_LOGIC;
  signal \tmp_product__2_n_122\ : STD_LOGIC;
  signal \tmp_product__2_n_123\ : STD_LOGIC;
  signal \tmp_product__2_n_124\ : STD_LOGIC;
  signal \tmp_product__2_n_125\ : STD_LOGIC;
  signal \tmp_product__2_n_78\ : STD_LOGIC;
  signal \tmp_product__2_n_79\ : STD_LOGIC;
  signal \tmp_product__2_n_80\ : STD_LOGIC;
  signal \tmp_product__2_n_81\ : STD_LOGIC;
  signal \tmp_product__2_n_82\ : STD_LOGIC;
  signal \tmp_product__2_n_83\ : STD_LOGIC;
  signal \tmp_product__2_n_84\ : STD_LOGIC;
  signal \tmp_product__2_n_85\ : STD_LOGIC;
  signal \tmp_product__2_n_86\ : STD_LOGIC;
  signal \tmp_product__2_n_87\ : STD_LOGIC;
  signal \tmp_product__2_n_88\ : STD_LOGIC;
  signal \tmp_product__2_n_89\ : STD_LOGIC;
  signal \tmp_product__2_n_90\ : STD_LOGIC;
  signal \tmp_product__2_n_91\ : STD_LOGIC;
  signal \tmp_product__2_n_92\ : STD_LOGIC;
  signal \tmp_product__2_n_93\ : STD_LOGIC;
  signal \tmp_product__2_n_94\ : STD_LOGIC;
  signal \tmp_product__2_n_95\ : STD_LOGIC;
  signal \tmp_product__2_n_96\ : STD_LOGIC;
  signal \tmp_product__2_n_97\ : STD_LOGIC;
  signal \tmp_product__2_n_98\ : STD_LOGIC;
  signal \tmp_product__2_n_99\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_5_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_6_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_7_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_8_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_21\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_22\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_23\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_24\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_25\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_26\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_27\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_5_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_6_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_7_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_8_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_21\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_22\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_23\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_24\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_25\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_26\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_27\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_5_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_6_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_7_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_8_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_21\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_22\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_23\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_24\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_25\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_26\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_27\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_5_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_6_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_7_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_8_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_21\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_22\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_23\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_24\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_25\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_26\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_27\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_5_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_6_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_7_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_8_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_21\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_22\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_23\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_24\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_25\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_26\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_27\ : STD_LOGIC;
  signal \tmp_product_carry_i_1__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_2__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_3__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_4__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_5__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_6__0_n_20\ : STD_LOGIC;
  signal tmp_product_carry_i_7_n_20 : STD_LOGIC;
  signal tmp_product_carry_n_20 : STD_LOGIC;
  signal tmp_product_carry_n_21 : STD_LOGIC;
  signal tmp_product_carry_n_22 : STD_LOGIC;
  signal tmp_product_carry_n_23 : STD_LOGIC;
  signal tmp_product_carry_n_24 : STD_LOGIC;
  signal tmp_product_carry_n_25 : STD_LOGIC;
  signal tmp_product_carry_n_26 : STD_LOGIC;
  signal tmp_product_carry_n_27 : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_169 : STD_LOGIC;
  signal tmp_product_n_170 : STD_LOGIC;
  signal tmp_product_n_171 : STD_LOGIC;
  signal tmp_product_n_172 : STD_LOGIC;
  signal tmp_product_n_173 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__1_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__2_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_tmp_product_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_tmp_product_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute KEEP_HIERARCHY of \tmp_product__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 15x15 4}}";
  attribute KEEP_HIERARCHY of \tmp_product__1\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__1\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product__1_i_10__0\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \tmp_product__1_i_11__0\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \tmp_product__1_i_12__0\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \tmp_product__1_i_13__0\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \tmp_product__1_i_14__0\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \tmp_product__1_i_15__0\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \tmp_product__1_i_16__0\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \tmp_product__1_i_17__0\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \tmp_product__1_i_1__0\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \tmp_product__1_i_2__0\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \tmp_product__1_i_3__0\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \tmp_product__1_i_4__0\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \tmp_product__1_i_5__0\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \tmp_product__1_i_6__0\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \tmp_product__1_i_7__0\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \tmp_product__1_i_8__0\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \tmp_product__1_i_9__0\ : label is "soft_lutpair550";
  attribute KEEP_HIERARCHY of \tmp_product__2\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__2\ : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of tmp_product_carry : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__4\ : label is 35;
  attribute SOFT_HLUTNM of \tmp_product_i_10__2\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \tmp_product_i_11__2\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \tmp_product_i_12__2\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \tmp_product_i_13__2\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \tmp_product_i_14__2\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \tmp_product_i_15__2\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \tmp_product_i_16__1\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \tmp_product_i_17__1\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \tmp_product_i_3__2\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \tmp_product_i_4__2\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \tmp_product_i_5__2\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \tmp_product_i_6__2\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \tmp_product_i_7__2\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \tmp_product_i_8__2\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \tmp_product_i_9__2\ : label is "soft_lutpair542";
begin
  B(14 downto 0) <= \^b\(14 downto 0);
  grp_encode_fu_333_plt2_o(16 downto 0) <= \^grp_encode_fu_333_plt2_o\(16 downto 0);
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => add_ln290_fu_1248_p2(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \^b\(14),
      B(16) => \^b\(14),
      B(15) => \^b\(14),
      B(14 downto 0) => \^b\(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_78,
      P(46) => tmp_product_n_79,
      P(45) => tmp_product_n_80,
      P(44) => tmp_product_n_81,
      P(43) => tmp_product_n_82,
      P(42) => tmp_product_n_83,
      P(41) => tmp_product_n_84,
      P(40) => tmp_product_n_85,
      P(39) => tmp_product_n_86,
      P(38) => tmp_product_n_87,
      P(37) => tmp_product_n_88,
      P(36) => tmp_product_n_89,
      P(35) => tmp_product_n_90,
      P(34) => tmp_product_n_91,
      P(33) => tmp_product_n_92,
      P(32) => tmp_product_n_93,
      P(31) => tmp_product_n_94,
      P(30) => tmp_product_n_95,
      P(29) => tmp_product_n_96,
      P(28) => tmp_product_n_97,
      P(27) => tmp_product_n_98,
      P(26) => tmp_product_n_99,
      P(25) => tmp_product_n_100,
      P(24) => tmp_product_n_101,
      P(23) => tmp_product_n_102,
      P(22) => tmp_product_n_103,
      P(21) => tmp_product_n_104,
      P(20) => tmp_product_n_105,
      P(19) => tmp_product_n_106,
      P(18) => tmp_product_n_107,
      P(17) => tmp_product_n_108,
      P(16) => tmp_product_n_109,
      P(15) => tmp_product_n_110,
      P(14) => tmp_product_n_111,
      P(13) => tmp_product_n_112,
      P(12) => tmp_product_n_113,
      P(11) => tmp_product_n_114,
      P(10) => tmp_product_n_115,
      P(9) => tmp_product_n_116,
      P(8) => tmp_product_n_117,
      P(7) => tmp_product_n_118,
      P(6) => tmp_product_n_119,
      P(5) => tmp_product_n_120,
      P(4) => tmp_product_n_121,
      P(3) => tmp_product_n_122,
      P(2) => tmp_product_n_123,
      P(1) => tmp_product_n_124,
      P(0) => tmp_product_n_125,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_126,
      PCOUT(46) => tmp_product_n_127,
      PCOUT(45) => tmp_product_n_128,
      PCOUT(44) => tmp_product_n_129,
      PCOUT(43) => tmp_product_n_130,
      PCOUT(42) => tmp_product_n_131,
      PCOUT(41) => tmp_product_n_132,
      PCOUT(40) => tmp_product_n_133,
      PCOUT(39) => tmp_product_n_134,
      PCOUT(38) => tmp_product_n_135,
      PCOUT(37) => tmp_product_n_136,
      PCOUT(36) => tmp_product_n_137,
      PCOUT(35) => tmp_product_n_138,
      PCOUT(34) => tmp_product_n_139,
      PCOUT(33) => tmp_product_n_140,
      PCOUT(32) => tmp_product_n_141,
      PCOUT(31) => tmp_product_n_142,
      PCOUT(30) => tmp_product_n_143,
      PCOUT(29) => tmp_product_n_144,
      PCOUT(28) => tmp_product_n_145,
      PCOUT(27) => tmp_product_n_146,
      PCOUT(26) => tmp_product_n_147,
      PCOUT(25) => tmp_product_n_148,
      PCOUT(24) => tmp_product_n_149,
      PCOUT(23) => tmp_product_n_150,
      PCOUT(22) => tmp_product_n_151,
      PCOUT(21) => tmp_product_n_152,
      PCOUT(20) => tmp_product_n_153,
      PCOUT(19) => tmp_product_n_154,
      PCOUT(18) => tmp_product_n_155,
      PCOUT(17) => tmp_product_n_156,
      PCOUT(16) => tmp_product_n_157,
      PCOUT(15) => tmp_product_n_158,
      PCOUT(14) => tmp_product_n_159,
      PCOUT(13) => tmp_product_n_160,
      PCOUT(12) => tmp_product_n_161,
      PCOUT(11) => tmp_product_n_162,
      PCOUT(10) => tmp_product_n_163,
      PCOUT(9) => tmp_product_n_164,
      PCOUT(8) => tmp_product_n_165,
      PCOUT(7) => tmp_product_n_166,
      PCOUT(6) => tmp_product_n_167,
      PCOUT(5) => tmp_product_n_168,
      PCOUT(4) => tmp_product_n_169,
      PCOUT(3) => tmp_product_n_170,
      PCOUT(2) => tmp_product_n_171,
      PCOUT(1) => tmp_product_n_172,
      PCOUT(0) => tmp_product_n_173,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => RSTA,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => \^b\(14),
      A(28) => \^b\(14),
      A(27) => \^b\(14),
      A(26) => \^b\(14),
      A(25) => \^b\(14),
      A(24) => \^b\(14),
      A(23) => \^b\(14),
      A(22) => \^b\(14),
      A(21) => \^b\(14),
      A(20) => \^b\(14),
      A(19) => \^b\(14),
      A(18) => \^b\(14),
      A(17) => \^b\(14),
      A(16) => \^b\(14),
      A(15) => \^b\(14),
      A(14 downto 0) => \^b\(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => add_ln290_fu_1248_p2(31),
      B(16) => add_ln290_fu_1248_p2(31),
      B(15) => add_ln290_fu_1248_p2(31),
      B(14 downto 0) => add_ln290_fu_1248_p2(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_78\,
      P(46) => \tmp_product__0_n_79\,
      P(45) => \tmp_product__0_n_80\,
      P(44) => \tmp_product__0_n_81\,
      P(43) => \tmp_product__0_n_82\,
      P(42) => \tmp_product__0_n_83\,
      P(41) => \tmp_product__0_n_84\,
      P(40) => \tmp_product__0_n_85\,
      P(39) => \tmp_product__0_n_86\,
      P(38) => \tmp_product__0_n_87\,
      P(37) => \tmp_product__0_n_88\,
      P(36) => \tmp_product__0_n_89\,
      P(35) => \tmp_product__0_n_90\,
      P(34) => \tmp_product__0_n_91\,
      P(33) => \tmp_product__0_n_92\,
      P(32) => \tmp_product__0_n_93\,
      P(31) => \tmp_product__0_n_94\,
      P(30) => \tmp_product__0_n_95\,
      P(29) => \tmp_product__0_n_96\,
      P(28) => \tmp_product__0_n_97\,
      P(27) => \tmp_product__0_n_98\,
      P(26) => \tmp_product__0_n_99\,
      P(25) => \tmp_product__0_n_100\,
      P(24) => \tmp_product__0_n_101\,
      P(23) => \tmp_product__0_n_102\,
      P(22) => \tmp_product__0_n_103\,
      P(21) => \tmp_product__0_n_104\,
      P(20) => \tmp_product__0_n_105\,
      P(19) => \tmp_product__0_n_106\,
      P(18) => \tmp_product__0_n_107\,
      P(17) => \tmp_product__0_n_108\,
      P(16) => \tmp_product__0_n_109\,
      P(15) => \tmp_product__0_n_110\,
      P(14) => \tmp_product__0_n_111\,
      P(13) => \tmp_product__0_n_112\,
      P(12) => \tmp_product__0_n_113\,
      P(11) => \tmp_product__0_n_114\,
      P(10) => \tmp_product__0_n_115\,
      P(9) => \tmp_product__0_n_116\,
      P(8) => \tmp_product__0_n_117\,
      P(7) => \tmp_product__0_n_118\,
      P(6) => \tmp_product__0_n_119\,
      P(5) => \tmp_product__0_n_120\,
      P(4) => \tmp_product__0_n_121\,
      P(3) => \tmp_product__0_n_122\,
      P(2) => \tmp_product__0_n_123\,
      P(1) => \tmp_product__0_n_124\,
      P(0) => \tmp_product__0_n_125\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_126,
      PCIN(46) => tmp_product_n_127,
      PCIN(45) => tmp_product_n_128,
      PCIN(44) => tmp_product_n_129,
      PCIN(43) => tmp_product_n_130,
      PCIN(42) => tmp_product_n_131,
      PCIN(41) => tmp_product_n_132,
      PCIN(40) => tmp_product_n_133,
      PCIN(39) => tmp_product_n_134,
      PCIN(38) => tmp_product_n_135,
      PCIN(37) => tmp_product_n_136,
      PCIN(36) => tmp_product_n_137,
      PCIN(35) => tmp_product_n_138,
      PCIN(34) => tmp_product_n_139,
      PCIN(33) => tmp_product_n_140,
      PCIN(32) => tmp_product_n_141,
      PCIN(31) => tmp_product_n_142,
      PCIN(30) => tmp_product_n_143,
      PCIN(29) => tmp_product_n_144,
      PCIN(28) => tmp_product_n_145,
      PCIN(27) => tmp_product_n_146,
      PCIN(26) => tmp_product_n_147,
      PCIN(25) => tmp_product_n_148,
      PCIN(24) => tmp_product_n_149,
      PCIN(23) => tmp_product_n_150,
      PCIN(22) => tmp_product_n_151,
      PCIN(21) => tmp_product_n_152,
      PCIN(20) => tmp_product_n_153,
      PCIN(19) => tmp_product_n_154,
      PCIN(18) => tmp_product_n_155,
      PCIN(17) => tmp_product_n_156,
      PCIN(16) => tmp_product_n_157,
      PCIN(15) => tmp_product_n_158,
      PCIN(14) => tmp_product_n_159,
      PCIN(13) => tmp_product_n_160,
      PCIN(12) => tmp_product_n_161,
      PCIN(11) => tmp_product_n_162,
      PCIN(10) => tmp_product_n_163,
      PCIN(9) => tmp_product_n_164,
      PCIN(8) => tmp_product_n_165,
      PCIN(7) => tmp_product_n_166,
      PCIN(6) => tmp_product_n_167,
      PCIN(5) => tmp_product_n_168,
      PCIN(4) => tmp_product_n_169,
      PCIN(3) => tmp_product_n_170,
      PCIN(2) => tmp_product_n_171,
      PCIN(1) => tmp_product_n_172,
      PCIN(0) => tmp_product_n_173,
      PCOUT(47 downto 0) => \NLW_tmp_product__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => RSTA,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product__1\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \^grp_encode_fu_333_plt2_o\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => add_ln290_fu_1248_p2(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => \NLW_tmp_product__1_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__1_n_78\,
      P(46) => \tmp_product__1_n_79\,
      P(45) => \tmp_product__1_n_80\,
      P(44) => \tmp_product__1_n_81\,
      P(43) => \tmp_product__1_n_82\,
      P(42) => \tmp_product__1_n_83\,
      P(41) => \tmp_product__1_n_84\,
      P(40) => \tmp_product__1_n_85\,
      P(39) => \tmp_product__1_n_86\,
      P(38) => \tmp_product__1_n_87\,
      P(37) => \tmp_product__1_n_88\,
      P(36) => \tmp_product__1_n_89\,
      P(35) => \tmp_product__1_n_90\,
      P(34) => \tmp_product__1_n_91\,
      P(33) => \tmp_product__1_n_92\,
      P(32) => \tmp_product__1_n_93\,
      P(31) => \tmp_product__1_n_94\,
      P(30) => \tmp_product__1_n_95\,
      P(29) => \tmp_product__1_n_96\,
      P(28) => \tmp_product__1_n_97\,
      P(27) => \tmp_product__1_n_98\,
      P(26) => \tmp_product__1_n_99\,
      P(25) => \tmp_product__1_n_100\,
      P(24) => \tmp_product__1_n_101\,
      P(23) => \tmp_product__1_n_102\,
      P(22) => \tmp_product__1_n_103\,
      P(21) => \tmp_product__1_n_104\,
      P(20) => \tmp_product__1_n_105\,
      P(19) => \tmp_product__1_n_106\,
      P(18) => \tmp_product__1_n_107\,
      P(17) => \tmp_product__1_n_108\,
      P(16) => \tmp_product__1_n_109\,
      P(15) => \tmp_product__1_n_110\,
      P(14) => \tmp_product__1_n_111\,
      P(13) => \tmp_product__1_n_112\,
      P(12) => \tmp_product__1_n_113\,
      P(11) => \tmp_product__1_n_114\,
      P(10) => \tmp_product__1_n_115\,
      P(9) => \tmp_product__1_n_116\,
      P(8) => \tmp_product__1_n_117\,
      P(7) => \tmp_product__1_n_118\,
      P(6) => \tmp_product__1_n_119\,
      P(5) => \tmp_product__1_n_120\,
      P(4) => \tmp_product__1_n_121\,
      P(3) => \tmp_product__1_n_122\,
      P(2) => \tmp_product__1_n_123\,
      P(1) => \tmp_product__1_n_124\,
      P(0) => \tmp_product__1_n_125\,
      PATTERNBDETECT => \NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__1_n_126\,
      PCOUT(46) => \tmp_product__1_n_127\,
      PCOUT(45) => \tmp_product__1_n_128\,
      PCOUT(44) => \tmp_product__1_n_129\,
      PCOUT(43) => \tmp_product__1_n_130\,
      PCOUT(42) => \tmp_product__1_n_131\,
      PCOUT(41) => \tmp_product__1_n_132\,
      PCOUT(40) => \tmp_product__1_n_133\,
      PCOUT(39) => \tmp_product__1_n_134\,
      PCOUT(38) => \tmp_product__1_n_135\,
      PCOUT(37) => \tmp_product__1_n_136\,
      PCOUT(36) => \tmp_product__1_n_137\,
      PCOUT(35) => \tmp_product__1_n_138\,
      PCOUT(34) => \tmp_product__1_n_139\,
      PCOUT(33) => \tmp_product__1_n_140\,
      PCOUT(32) => \tmp_product__1_n_141\,
      PCOUT(31) => \tmp_product__1_n_142\,
      PCOUT(30) => \tmp_product__1_n_143\,
      PCOUT(29) => \tmp_product__1_n_144\,
      PCOUT(28) => \tmp_product__1_n_145\,
      PCOUT(27) => \tmp_product__1_n_146\,
      PCOUT(26) => \tmp_product__1_n_147\,
      PCOUT(25) => \tmp_product__1_n_148\,
      PCOUT(24) => \tmp_product__1_n_149\,
      PCOUT(23) => \tmp_product__1_n_150\,
      PCOUT(22) => \tmp_product__1_n_151\,
      PCOUT(21) => \tmp_product__1_n_152\,
      PCOUT(20) => \tmp_product__1_n_153\,
      PCOUT(19) => \tmp_product__1_n_154\,
      PCOUT(18) => \tmp_product__1_n_155\,
      PCOUT(17) => \tmp_product__1_n_156\,
      PCOUT(16) => \tmp_product__1_n_157\,
      PCOUT(15) => \tmp_product__1_n_158\,
      PCOUT(14) => \tmp_product__1_n_159\,
      PCOUT(13) => \tmp_product__1_n_160\,
      PCOUT(12) => \tmp_product__1_n_161\,
      PCOUT(11) => \tmp_product__1_n_162\,
      PCOUT(10) => \tmp_product__1_n_163\,
      PCOUT(9) => \tmp_product__1_n_164\,
      PCOUT(8) => \tmp_product__1_n_165\,
      PCOUT(7) => \tmp_product__1_n_166\,
      PCOUT(6) => \tmp_product__1_n_167\,
      PCOUT(5) => \tmp_product__1_n_168\,
      PCOUT(4) => \tmp_product__1_n_169\,
      PCOUT(3) => \tmp_product__1_n_170\,
      PCOUT(2) => \tmp_product__1_n_171\,
      PCOUT(1) => \tmp_product__1_n_172\,
      PCOUT(0) => \tmp_product__1_n_173\,
      RSTA => RSTA,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__1_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__1_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product__1_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => plt1(7),
      I1 => Q(1),
      I2 => plt2(7),
      O => \^grp_encode_fu_333_plt2_o\(7)
    );
\tmp_product__1_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => plt1(6),
      I1 => Q(1),
      I2 => plt2(6),
      O => \^grp_encode_fu_333_plt2_o\(6)
    );
\tmp_product__1_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => plt1(5),
      I1 => Q(1),
      I2 => plt2(5),
      O => \^grp_encode_fu_333_plt2_o\(5)
    );
\tmp_product__1_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => plt1(4),
      I1 => Q(1),
      I2 => plt2(4),
      O => \^grp_encode_fu_333_plt2_o\(4)
    );
\tmp_product__1_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => plt1(3),
      I1 => Q(1),
      I2 => plt2(3),
      O => \^grp_encode_fu_333_plt2_o\(3)
    );
\tmp_product__1_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => plt1(2),
      I1 => Q(1),
      I2 => plt2(2),
      O => \^grp_encode_fu_333_plt2_o\(2)
    );
\tmp_product__1_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => plt1(1),
      I1 => Q(1),
      I2 => plt2(1),
      O => \^grp_encode_fu_333_plt2_o\(1)
    );
\tmp_product__1_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => plt1(0),
      I1 => Q(1),
      I2 => plt2(0),
      O => \^grp_encode_fu_333_plt2_o\(0)
    );
\tmp_product__1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => plt1(16),
      I1 => Q(1),
      I2 => plt2(16),
      O => \^grp_encode_fu_333_plt2_o\(16)
    );
\tmp_product__1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => plt1(15),
      I1 => Q(1),
      I2 => plt2(15),
      O => \^grp_encode_fu_333_plt2_o\(15)
    );
\tmp_product__1_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => plt1(14),
      I1 => Q(1),
      I2 => plt2(14),
      O => \^grp_encode_fu_333_plt2_o\(14)
    );
\tmp_product__1_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => plt1(13),
      I1 => Q(1),
      I2 => plt2(13),
      O => \^grp_encode_fu_333_plt2_o\(13)
    );
\tmp_product__1_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => plt1(12),
      I1 => Q(1),
      I2 => plt2(12),
      O => \^grp_encode_fu_333_plt2_o\(12)
    );
\tmp_product__1_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => plt1(11),
      I1 => Q(1),
      I2 => plt2(11),
      O => \^grp_encode_fu_333_plt2_o\(11)
    );
\tmp_product__1_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => plt1(10),
      I1 => Q(1),
      I2 => plt2(10),
      O => \^grp_encode_fu_333_plt2_o\(10)
    );
\tmp_product__1_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => plt1(9),
      I1 => Q(1),
      I2 => plt2(9),
      O => \^grp_encode_fu_333_plt2_o\(9)
    );
\tmp_product__1_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => plt1(8),
      I1 => Q(1),
      I2 => plt2(8),
      O => \^grp_encode_fu_333_plt2_o\(8)
    );
\tmp_product__2\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \^grp_encode_fu_333_plt2_o\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => add_ln290_fu_1248_p2(31),
      B(16) => add_ln290_fu_1248_p2(31),
      B(15) => add_ln290_fu_1248_p2(31),
      B(14 downto 0) => add_ln290_fu_1248_p2(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__2_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__2_n_78\,
      P(46) => \tmp_product__2_n_79\,
      P(45) => \tmp_product__2_n_80\,
      P(44) => \tmp_product__2_n_81\,
      P(43) => \tmp_product__2_n_82\,
      P(42) => \tmp_product__2_n_83\,
      P(41) => \tmp_product__2_n_84\,
      P(40) => \tmp_product__2_n_85\,
      P(39) => \tmp_product__2_n_86\,
      P(38) => \tmp_product__2_n_87\,
      P(37) => \tmp_product__2_n_88\,
      P(36) => \tmp_product__2_n_89\,
      P(35) => \tmp_product__2_n_90\,
      P(34) => \tmp_product__2_n_91\,
      P(33) => \tmp_product__2_n_92\,
      P(32) => \tmp_product__2_n_93\,
      P(31) => \tmp_product__2_n_94\,
      P(30) => \tmp_product__2_n_95\,
      P(29) => \tmp_product__2_n_96\,
      P(28) => \tmp_product__2_n_97\,
      P(27) => \tmp_product__2_n_98\,
      P(26) => \tmp_product__2_n_99\,
      P(25) => \tmp_product__2_n_100\,
      P(24) => \tmp_product__2_n_101\,
      P(23) => \tmp_product__2_n_102\,
      P(22) => \tmp_product__2_n_103\,
      P(21) => \tmp_product__2_n_104\,
      P(20) => \tmp_product__2_n_105\,
      P(19) => \tmp_product__2_n_106\,
      P(18) => \tmp_product__2_n_107\,
      P(17) => \tmp_product__2_n_108\,
      P(16) => \tmp_product__2_n_109\,
      P(15) => \tmp_product__2_n_110\,
      P(14) => \tmp_product__2_n_111\,
      P(13) => \tmp_product__2_n_112\,
      P(12) => \tmp_product__2_n_113\,
      P(11) => \tmp_product__2_n_114\,
      P(10) => \tmp_product__2_n_115\,
      P(9) => \tmp_product__2_n_116\,
      P(8) => \tmp_product__2_n_117\,
      P(7) => \tmp_product__2_n_118\,
      P(6) => \tmp_product__2_n_119\,
      P(5) => \tmp_product__2_n_120\,
      P(4) => \tmp_product__2_n_121\,
      P(3) => \tmp_product__2_n_122\,
      P(2) => \tmp_product__2_n_123\,
      P(1) => \tmp_product__2_n_124\,
      P(0) => \tmp_product__2_n_125\,
      PATTERNBDETECT => \NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \tmp_product__1_n_126\,
      PCIN(46) => \tmp_product__1_n_127\,
      PCIN(45) => \tmp_product__1_n_128\,
      PCIN(44) => \tmp_product__1_n_129\,
      PCIN(43) => \tmp_product__1_n_130\,
      PCIN(42) => \tmp_product__1_n_131\,
      PCIN(41) => \tmp_product__1_n_132\,
      PCIN(40) => \tmp_product__1_n_133\,
      PCIN(39) => \tmp_product__1_n_134\,
      PCIN(38) => \tmp_product__1_n_135\,
      PCIN(37) => \tmp_product__1_n_136\,
      PCIN(36) => \tmp_product__1_n_137\,
      PCIN(35) => \tmp_product__1_n_138\,
      PCIN(34) => \tmp_product__1_n_139\,
      PCIN(33) => \tmp_product__1_n_140\,
      PCIN(32) => \tmp_product__1_n_141\,
      PCIN(31) => \tmp_product__1_n_142\,
      PCIN(30) => \tmp_product__1_n_143\,
      PCIN(29) => \tmp_product__1_n_144\,
      PCIN(28) => \tmp_product__1_n_145\,
      PCIN(27) => \tmp_product__1_n_146\,
      PCIN(26) => \tmp_product__1_n_147\,
      PCIN(25) => \tmp_product__1_n_148\,
      PCIN(24) => \tmp_product__1_n_149\,
      PCIN(23) => \tmp_product__1_n_150\,
      PCIN(22) => \tmp_product__1_n_151\,
      PCIN(21) => \tmp_product__1_n_152\,
      PCIN(20) => \tmp_product__1_n_153\,
      PCIN(19) => \tmp_product__1_n_154\,
      PCIN(18) => \tmp_product__1_n_155\,
      PCIN(17) => \tmp_product__1_n_156\,
      PCIN(16) => \tmp_product__1_n_157\,
      PCIN(15) => \tmp_product__1_n_158\,
      PCIN(14) => \tmp_product__1_n_159\,
      PCIN(13) => \tmp_product__1_n_160\,
      PCIN(12) => \tmp_product__1_n_161\,
      PCIN(11) => \tmp_product__1_n_162\,
      PCIN(10) => \tmp_product__1_n_163\,
      PCIN(9) => \tmp_product__1_n_164\,
      PCIN(8) => \tmp_product__1_n_165\,
      PCIN(7) => \tmp_product__1_n_166\,
      PCIN(6) => \tmp_product__1_n_167\,
      PCIN(5) => \tmp_product__1_n_168\,
      PCIN(4) => \tmp_product__1_n_169\,
      PCIN(3) => \tmp_product__1_n_170\,
      PCIN(2) => \tmp_product__1_n_171\,
      PCIN(1) => \tmp_product__1_n_172\,
      PCIN(0) => \tmp_product__1_n_173\,
      PCOUT(47 downto 0) => \NLW_tmp_product__2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => RSTA,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__2_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__2_XOROUT_UNCONNECTED\(7 downto 0)
    );
tmp_product_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => tmp_product_carry_n_20,
      CO(6) => tmp_product_carry_n_21,
      CO(5) => tmp_product_carry_n_22,
      CO(4) => tmp_product_carry_n_23,
      CO(3) => tmp_product_carry_n_24,
      CO(2) => tmp_product_carry_n_25,
      CO(1) => tmp_product_carry_n_26,
      CO(0) => tmp_product_carry_n_27,
      DI(7) => \tmp_product__2_n_119\,
      DI(6) => \tmp_product__2_n_120\,
      DI(5) => \tmp_product__2_n_121\,
      DI(4) => \tmp_product__2_n_122\,
      DI(3) => \tmp_product__2_n_123\,
      DI(2) => \tmp_product__2_n_124\,
      DI(1) => \tmp_product__2_n_125\,
      DI(0) => '0',
      O(7 downto 0) => NLW_tmp_product_carry_O_UNCONNECTED(7 downto 0),
      S(7) => \tmp_product_carry_i_1__0_n_20\,
      S(6) => \tmp_product_carry_i_2__0_n_20\,
      S(5) => \tmp_product_carry_i_3__0_n_20\,
      S(4) => \tmp_product_carry_i_4__0_n_20\,
      S(3) => \tmp_product_carry_i_5__0_n_20\,
      S(2) => \tmp_product_carry_i_6__0_n_20\,
      S(1) => tmp_product_carry_i_7_n_20,
      S(0) => \tmp_product__1_n_109\
    );
\tmp_product_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => tmp_product_carry_n_20,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__0_n_20\,
      CO(6) => \tmp_product_carry__0_n_21\,
      CO(5) => \tmp_product_carry__0_n_22\,
      CO(4) => \tmp_product_carry__0_n_23\,
      CO(3) => \tmp_product_carry__0_n_24\,
      CO(2) => \tmp_product_carry__0_n_25\,
      CO(1) => \tmp_product_carry__0_n_26\,
      CO(0) => \tmp_product_carry__0_n_27\,
      DI(7) => \tmp_product__2_n_111\,
      DI(6) => \tmp_product__2_n_112\,
      DI(5) => \tmp_product__2_n_113\,
      DI(4) => \tmp_product__2_n_114\,
      DI(3) => \tmp_product__2_n_115\,
      DI(2) => \tmp_product__2_n_116\,
      DI(1) => \tmp_product__2_n_117\,
      DI(0) => \tmp_product__2_n_118\,
      O(7 downto 0) => \NLW_tmp_product_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__0_i_1_n_20\,
      S(6) => \tmp_product_carry__0_i_2_n_20\,
      S(5) => \tmp_product_carry__0_i_3_n_20\,
      S(4) => \tmp_product_carry__0_i_4_n_20\,
      S(3) => \tmp_product_carry__0_i_5_n_20\,
      S(2) => \tmp_product_carry__0_i_6_n_20\,
      S(1) => \tmp_product_carry__0_i_7_n_20\,
      S(0) => \tmp_product_carry__0_i_8_n_20\
    );
\tmp_product_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_111\,
      I1 => tmp_product_n_111,
      O => \tmp_product_carry__0_i_1_n_20\
    );
\tmp_product_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_112\,
      I1 => tmp_product_n_112,
      O => \tmp_product_carry__0_i_2_n_20\
    );
\tmp_product_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_113\,
      I1 => tmp_product_n_113,
      O => \tmp_product_carry__0_i_3_n_20\
    );
\tmp_product_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_114\,
      I1 => tmp_product_n_114,
      O => \tmp_product_carry__0_i_4_n_20\
    );
\tmp_product_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_115\,
      I1 => tmp_product_n_115,
      O => \tmp_product_carry__0_i_5_n_20\
    );
\tmp_product_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_116\,
      I1 => tmp_product_n_116,
      O => \tmp_product_carry__0_i_6_n_20\
    );
\tmp_product_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_117\,
      I1 => tmp_product_n_117,
      O => \tmp_product_carry__0_i_7_n_20\
    );
\tmp_product_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_118\,
      I1 => tmp_product_n_118,
      O => \tmp_product_carry__0_i_8_n_20\
    );
\tmp_product_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__0_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__1_n_20\,
      CO(6) => \tmp_product_carry__1_n_21\,
      CO(5) => \tmp_product_carry__1_n_22\,
      CO(4) => \tmp_product_carry__1_n_23\,
      CO(3) => \tmp_product_carry__1_n_24\,
      CO(2) => \tmp_product_carry__1_n_25\,
      CO(1) => \tmp_product_carry__1_n_26\,
      CO(0) => \tmp_product_carry__1_n_27\,
      DI(7) => \tmp_product__2_n_103\,
      DI(6) => \tmp_product__2_n_104\,
      DI(5) => \tmp_product__2_n_105\,
      DI(4) => \tmp_product__2_n_106\,
      DI(3) => \tmp_product__2_n_107\,
      DI(2) => \tmp_product__2_n_108\,
      DI(1) => \tmp_product__2_n_109\,
      DI(0) => \tmp_product__2_n_110\,
      O(7 downto 0) => \NLW_tmp_product_carry__1_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__1_i_1_n_20\,
      S(6) => \tmp_product_carry__1_i_2_n_20\,
      S(5) => \tmp_product_carry__1_i_3_n_20\,
      S(4) => \tmp_product_carry__1_i_4_n_20\,
      S(3) => \tmp_product_carry__1_i_5_n_20\,
      S(2) => \tmp_product_carry__1_i_6_n_20\,
      S(1) => \tmp_product_carry__1_i_7_n_20\,
      S(0) => \tmp_product_carry__1_i_8_n_20\
    );
\tmp_product_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_103\,
      I1 => \tmp_product__0_n_120\,
      O => \tmp_product_carry__1_i_1_n_20\
    );
\tmp_product_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_104\,
      I1 => \tmp_product__0_n_121\,
      O => \tmp_product_carry__1_i_2_n_20\
    );
\tmp_product_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_105\,
      I1 => \tmp_product__0_n_122\,
      O => \tmp_product_carry__1_i_3_n_20\
    );
\tmp_product_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_106\,
      I1 => \tmp_product__0_n_123\,
      O => \tmp_product_carry__1_i_4_n_20\
    );
\tmp_product_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_107\,
      I1 => \tmp_product__0_n_124\,
      O => \tmp_product_carry__1_i_5_n_20\
    );
\tmp_product_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_108\,
      I1 => \tmp_product__0_n_125\,
      O => \tmp_product_carry__1_i_6_n_20\
    );
\tmp_product_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_109\,
      I1 => tmp_product_n_109,
      O => \tmp_product_carry__1_i_7_n_20\
    );
\tmp_product_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_110\,
      I1 => tmp_product_n_110,
      O => \tmp_product_carry__1_i_8_n_20\
    );
\tmp_product_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__1_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__2_n_20\,
      CO(6) => \tmp_product_carry__2_n_21\,
      CO(5) => \tmp_product_carry__2_n_22\,
      CO(4) => \tmp_product_carry__2_n_23\,
      CO(3) => \tmp_product_carry__2_n_24\,
      CO(2) => \tmp_product_carry__2_n_25\,
      CO(1) => \tmp_product_carry__2_n_26\,
      CO(0) => \tmp_product_carry__2_n_27\,
      DI(7) => \tmp_product__2_n_95\,
      DI(6) => \tmp_product__2_n_96\,
      DI(5) => \tmp_product__2_n_97\,
      DI(4) => \tmp_product__2_n_98\,
      DI(3) => \tmp_product__2_n_99\,
      DI(2) => \tmp_product__2_n_100\,
      DI(1) => \tmp_product__2_n_101\,
      DI(0) => \tmp_product__2_n_102\,
      O(7 downto 0) => \NLW_tmp_product_carry__2_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__2_i_1_n_20\,
      S(6) => \tmp_product_carry__2_i_2_n_20\,
      S(5) => \tmp_product_carry__2_i_3_n_20\,
      S(4) => \tmp_product_carry__2_i_4_n_20\,
      S(3) => \tmp_product_carry__2_i_5_n_20\,
      S(2) => \tmp_product_carry__2_i_6_n_20\,
      S(1) => \tmp_product_carry__2_i_7_n_20\,
      S(0) => \tmp_product_carry__2_i_8_n_20\
    );
\tmp_product_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_95\,
      I1 => \tmp_product__0_n_112\,
      O => \tmp_product_carry__2_i_1_n_20\
    );
\tmp_product_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_96\,
      I1 => \tmp_product__0_n_113\,
      O => \tmp_product_carry__2_i_2_n_20\
    );
\tmp_product_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_97\,
      I1 => \tmp_product__0_n_114\,
      O => \tmp_product_carry__2_i_3_n_20\
    );
\tmp_product_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_98\,
      I1 => \tmp_product__0_n_115\,
      O => \tmp_product_carry__2_i_4_n_20\
    );
\tmp_product_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_99\,
      I1 => \tmp_product__0_n_116\,
      O => \tmp_product_carry__2_i_5_n_20\
    );
\tmp_product_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_100\,
      I1 => \tmp_product__0_n_117\,
      O => \tmp_product_carry__2_i_6_n_20\
    );
\tmp_product_carry__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_101\,
      I1 => \tmp_product__0_n_118\,
      O => \tmp_product_carry__2_i_7_n_20\
    );
\tmp_product_carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_102\,
      I1 => \tmp_product__0_n_119\,
      O => \tmp_product_carry__2_i_8_n_20\
    );
\tmp_product_carry__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__2_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__3_n_20\,
      CO(6) => \tmp_product_carry__3_n_21\,
      CO(5) => \tmp_product_carry__3_n_22\,
      CO(4) => \tmp_product_carry__3_n_23\,
      CO(3) => \tmp_product_carry__3_n_24\,
      CO(2) => \tmp_product_carry__3_n_25\,
      CO(1) => \tmp_product_carry__3_n_26\,
      CO(0) => \tmp_product_carry__3_n_27\,
      DI(7) => \tmp_product__2_n_87\,
      DI(6) => \tmp_product__2_n_88\,
      DI(5) => \tmp_product__2_n_89\,
      DI(4) => \tmp_product__2_n_90\,
      DI(3) => \tmp_product__2_n_91\,
      DI(2) => \tmp_product__2_n_92\,
      DI(1) => \tmp_product__2_n_93\,
      DI(0) => \tmp_product__2_n_94\,
      O(7 downto 0) => \NLW_tmp_product_carry__3_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__3_i_1_n_20\,
      S(6) => \tmp_product_carry__3_i_2_n_20\,
      S(5) => \tmp_product_carry__3_i_3_n_20\,
      S(4) => \tmp_product_carry__3_i_4_n_20\,
      S(3) => \tmp_product_carry__3_i_5_n_20\,
      S(2) => \tmp_product_carry__3_i_6_n_20\,
      S(1) => \tmp_product_carry__3_i_7_n_20\,
      S(0) => \tmp_product_carry__3_i_8_n_20\
    );
\tmp_product_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_87\,
      I1 => \tmp_product__0_n_104\,
      O => \tmp_product_carry__3_i_1_n_20\
    );
\tmp_product_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_88\,
      I1 => \tmp_product__0_n_105\,
      O => \tmp_product_carry__3_i_2_n_20\
    );
\tmp_product_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_89\,
      I1 => \tmp_product__0_n_106\,
      O => \tmp_product_carry__3_i_3_n_20\
    );
\tmp_product_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_90\,
      I1 => \tmp_product__0_n_107\,
      O => \tmp_product_carry__3_i_4_n_20\
    );
\tmp_product_carry__3_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_91\,
      I1 => \tmp_product__0_n_108\,
      O => \tmp_product_carry__3_i_5_n_20\
    );
\tmp_product_carry__3_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_92\,
      I1 => \tmp_product__0_n_109\,
      O => \tmp_product_carry__3_i_6_n_20\
    );
\tmp_product_carry__3_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_93\,
      I1 => \tmp_product__0_n_110\,
      O => \tmp_product_carry__3_i_7_n_20\
    );
\tmp_product_carry__3_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_94\,
      I1 => \tmp_product__0_n_111\,
      O => \tmp_product_carry__3_i_8_n_20\
    );
\tmp_product_carry__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__3_n_20\,
      CI_TOP => '0',
      CO(7) => \NLW_tmp_product_carry__4_CO_UNCONNECTED\(7),
      CO(6) => \tmp_product_carry__4_n_21\,
      CO(5) => \tmp_product_carry__4_n_22\,
      CO(4) => \tmp_product_carry__4_n_23\,
      CO(3) => \tmp_product_carry__4_n_24\,
      CO(2) => \tmp_product_carry__4_n_25\,
      CO(1) => \tmp_product_carry__4_n_26\,
      CO(0) => \tmp_product_carry__4_n_27\,
      DI(7) => '0',
      DI(6) => \tmp_product__2_n_80\,
      DI(5) => \tmp_product__2_n_81\,
      DI(4) => \tmp_product__2_n_82\,
      DI(3) => \tmp_product__2_n_83\,
      DI(2) => \tmp_product__2_n_84\,
      DI(1) => \tmp_product__2_n_85\,
      DI(0) => \tmp_product__2_n_86\,
      O(7) => ap_clk_0(0),
      O(6 downto 0) => \NLW_tmp_product_carry__4_O_UNCONNECTED\(6 downto 0),
      S(7) => \tmp_product_carry__4_i_1_n_20\,
      S(6) => \tmp_product_carry__4_i_2_n_20\,
      S(5) => \tmp_product_carry__4_i_3_n_20\,
      S(4) => \tmp_product_carry__4_i_4_n_20\,
      S(3) => \tmp_product_carry__4_i_5_n_20\,
      S(2) => \tmp_product_carry__4_i_6_n_20\,
      S(1) => \tmp_product_carry__4_i_7_n_20\,
      S(0) => \tmp_product_carry__4_i_8_n_20\
    );
\tmp_product_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_n_96\,
      I1 => \tmp_product__2_n_79\,
      O => \tmp_product_carry__4_i_1_n_20\
    );
\tmp_product_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_80\,
      I1 => \tmp_product__0_n_97\,
      O => \tmp_product_carry__4_i_2_n_20\
    );
\tmp_product_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_81\,
      I1 => \tmp_product__0_n_98\,
      O => \tmp_product_carry__4_i_3_n_20\
    );
\tmp_product_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_82\,
      I1 => \tmp_product__0_n_99\,
      O => \tmp_product_carry__4_i_4_n_20\
    );
\tmp_product_carry__4_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_83\,
      I1 => \tmp_product__0_n_100\,
      O => \tmp_product_carry__4_i_5_n_20\
    );
\tmp_product_carry__4_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_84\,
      I1 => \tmp_product__0_n_101\,
      O => \tmp_product_carry__4_i_6_n_20\
    );
\tmp_product_carry__4_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_85\,
      I1 => \tmp_product__0_n_102\,
      O => \tmp_product_carry__4_i_7_n_20\
    );
\tmp_product_carry__4_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_86\,
      I1 => \tmp_product__0_n_103\,
      O => \tmp_product_carry__4_i_8_n_20\
    );
\tmp_product_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_119\,
      I1 => tmp_product_n_119,
      O => \tmp_product_carry_i_1__0_n_20\
    );
\tmp_product_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_120\,
      I1 => tmp_product_n_120,
      O => \tmp_product_carry_i_2__0_n_20\
    );
\tmp_product_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_121\,
      I1 => tmp_product_n_121,
      O => \tmp_product_carry_i_3__0_n_20\
    );
\tmp_product_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_122\,
      I1 => tmp_product_n_122,
      O => \tmp_product_carry_i_4__0_n_20\
    );
\tmp_product_carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_123\,
      I1 => tmp_product_n_123,
      O => \tmp_product_carry_i_5__0_n_20\
    );
\tmp_product_carry_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_124\,
      I1 => tmp_product_n_124,
      O => \tmp_product_carry_i_6__0_n_20\
    );
tmp_product_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_125\,
      I1 => tmp_product_n_125,
      O => tmp_product_carry_i_7_n_20
    );
\tmp_product_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => plt1(24),
      I1 => Q(1),
      I2 => plt2(24),
      O => \^b\(7)
    );
\tmp_product_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => plt1(23),
      I1 => Q(1),
      I2 => plt2(23),
      O => \^b\(6)
    );
\tmp_product_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => plt1(22),
      I1 => Q(1),
      I2 => plt2(22),
      O => \^b\(5)
    );
\tmp_product_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => plt1(21),
      I1 => Q(1),
      I2 => plt2(21),
      O => \^b\(4)
    );
\tmp_product_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => plt1(20),
      I1 => Q(1),
      I2 => plt2(20),
      O => \^b\(3)
    );
\tmp_product_i_15__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => plt1(19),
      I1 => Q(1),
      I2 => plt2(19),
      O => \^b\(2)
    );
\tmp_product_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => plt1(18),
      I1 => Q(1),
      I2 => plt2(18),
      O => \^b\(1)
    );
\tmp_product_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => plt1(17),
      I1 => Q(1),
      I2 => plt2(17),
      O => \^b\(0)
    );
\tmp_product_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => plt1(31),
      I1 => Q(1),
      I2 => plt2(31),
      O => \^b\(14)
    );
\tmp_product_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => plt1(30),
      I1 => Q(1),
      I2 => plt2(30),
      O => \^b\(13)
    );
\tmp_product_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => plt1(29),
      I1 => Q(1),
      I2 => plt2(29),
      O => \^b\(12)
    );
\tmp_product_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => plt1(28),
      I1 => Q(1),
      I2 => plt2(28),
      O => \^b\(11)
    );
\tmp_product_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => plt1(27),
      I1 => Q(1),
      I2 => plt2(27),
      O => \^b\(10)
    );
\tmp_product_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => plt1(26),
      I1 => Q(1),
      I2 => plt2(26),
      O => \^b\(9)
    );
\tmp_product_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => plt1(25),
      I1 => Q(1),
      I2 => plt2(25),
      O => \^b\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_7s_39_1_1 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tqmf_load_2_reg_2214_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sext_ln244_1_fu_584_p1 : out STD_LOGIC_VECTOR ( 34 downto 0 );
    \tqmf_load_2_reg_2214_reg[29]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln255_1_reg_2209_reg[44]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \trunc_ln255_1_reg_2209_reg[43]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \trunc_ln1_reg_2238_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_product_carry_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    P : in STD_LOGIC_VECTOR ( 0 to 0 );
    xb_4_fu_812_p2 : in STD_LOGIC_VECTOR ( 37 downto 0 );
    \trunc_ln1_reg_2238_reg[31]\ : in STD_LOGIC_VECTOR ( 37 downto 0 );
    \trunc_ln2_reg_2243_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \trunc_ln2_reg_2243_reg[1]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \trunc_ln2_reg_2243_reg[25]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln2_reg_2243_reg[25]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln2_reg_2243_reg[31]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \trunc_ln2_reg_2243_reg[31]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \trunc_ln1_reg_2238_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln1_reg_2238_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln1_reg_2238_reg[31]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \trunc_ln1_reg_2238_reg[31]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_7s_39_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_7s_39_1_1 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_fu_498_p0 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \^sext_ln244_1_fu_584_p1\ : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal \tmp_product__14_carry__0_i_10_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_11_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_12_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_13_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_14_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_15_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_16_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_17_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_18_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_19_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_1_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_20_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_21_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_22_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_23_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_24_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_2_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_3_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_4_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_5_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_6_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_7_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_8_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_9_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_21\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_22\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_23\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_24\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_25\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_26\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_27\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_10_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_11_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_12_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_13_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_14_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_15_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_16_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_17_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_18_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_19_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_1_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_20_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_21_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_22_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_2_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_3_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_4_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_5_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_6_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_7_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_8_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_9_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_21\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_22\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_23\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_24\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_25\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_26\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_27\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_10_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_11_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_12_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_13_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_14_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_15_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_16_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_17_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_19_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_1_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_21_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_22_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_2_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_3_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_4_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_5_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_6_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_7_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_8_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_9_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_21\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_22\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_23\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_24\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_25\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_26\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_27\ : STD_LOGIC;
  signal \tmp_product__14_carry__3_n_26\ : STD_LOGIC;
  signal \tmp_product__14_carry__3_n_27\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_10_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_11_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_12_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_13_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_14_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_15_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_16_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_17_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_18_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_19_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_1_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_20_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_21_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_22_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_2_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_3_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_4_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_5_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_6_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_7_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_9_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_21\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_22\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_23\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_24\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_25\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_26\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_27\ : STD_LOGIC;
  signal \tmp_product__8_carry_i_1_n_20\ : STD_LOGIC;
  signal \tmp_product__8_carry_i_2_n_20\ : STD_LOGIC;
  signal \tmp_product__8_carry_i_3_n_20\ : STD_LOGIC;
  signal \tmp_product__8_carry_i_4_n_20\ : STD_LOGIC;
  signal \tmp_product__8_carry_n_26\ : STD_LOGIC;
  signal \tmp_product__8_carry_n_27\ : STD_LOGIC;
  signal \tmp_product__8_carry_n_35\ : STD_LOGIC;
  signal tmp_product_carry_i_1_n_20 : STD_LOGIC;
  signal tmp_product_carry_i_2_n_20 : STD_LOGIC;
  signal tmp_product_carry_i_3_n_20 : STD_LOGIC;
  signal tmp_product_carry_i_4_n_20 : STD_LOGIC;
  signal tmp_product_carry_i_5_n_20 : STD_LOGIC;
  signal tmp_product_carry_i_6_n_20 : STD_LOGIC;
  signal tmp_product_carry_n_25 : STD_LOGIC;
  signal tmp_product_carry_n_26 : STD_LOGIC;
  signal tmp_product_carry_n_27 : STD_LOGIC;
  signal tmp_product_carry_n_32 : STD_LOGIC;
  signal tmp_product_carry_n_33 : STD_LOGIC;
  signal tmp_product_carry_n_34 : STD_LOGIC;
  signal tmp_product_carry_n_35 : STD_LOGIC;
  signal \^tqmf_load_2_reg_2214_reg[29]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \trunc_ln1_reg_2238[0]_i_10_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[0]_i_11_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[0]_i_12_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[0]_i_13_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[0]_i_14_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[0]_i_15_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[0]_i_16_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[0]_i_17_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[0]_i_18_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[0]_i_19_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[0]_i_20_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[0]_i_21_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[0]_i_26_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[0]_i_27_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[0]_i_28_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[0]_i_29_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[0]_i_3_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[0]_i_4_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[0]_i_5_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[0]_i_6_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[0]_i_7_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[0]_i_8_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[0]_i_9_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[16]_i_10_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[16]_i_11_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[16]_i_12_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[16]_i_13_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[16]_i_14_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[16]_i_15_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[16]_i_16_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[16]_i_17_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[16]_i_2_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[16]_i_3_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[16]_i_4_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[16]_i_5_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[16]_i_6_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[16]_i_7_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[16]_i_8_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[16]_i_9_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[24]_i_10_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[24]_i_11_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[24]_i_12_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[24]_i_13_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[24]_i_14_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[24]_i_15_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[24]_i_16_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[24]_i_17_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[24]_i_2_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[24]_i_3_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[24]_i_4_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[24]_i_5_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[24]_i_6_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[24]_i_7_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[24]_i_8_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[24]_i_9_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[31]_i_14_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[31]_i_7_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[8]_i_10_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[8]_i_11_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[8]_i_12_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[8]_i_13_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[8]_i_14_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[8]_i_15_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[8]_i_16_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[8]_i_17_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[8]_i_2_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[8]_i_3_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[8]_i_4_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[8]_i_5_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[8]_i_6_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[8]_i_7_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[8]_i_8_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[8]_i_9_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[0]_i_1_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[0]_i_1_n_21\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[0]_i_1_n_22\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[0]_i_1_n_23\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[0]_i_1_n_24\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[0]_i_1_n_25\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[0]_i_1_n_26\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[0]_i_1_n_27\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[0]_i_2_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[0]_i_2_n_21\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[0]_i_2_n_22\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[0]_i_2_n_23\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[0]_i_2_n_24\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[0]_i_2_n_25\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[0]_i_2_n_26\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[0]_i_2_n_27\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[16]_i_1_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[16]_i_1_n_21\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[16]_i_1_n_22\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[16]_i_1_n_23\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[16]_i_1_n_24\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[16]_i_1_n_25\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[16]_i_1_n_26\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[16]_i_1_n_27\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[24]_i_1_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[24]_i_1_n_21\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[24]_i_1_n_22\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[24]_i_1_n_23\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[24]_i_1_n_24\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[24]_i_1_n_25\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[24]_i_1_n_26\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[24]_i_1_n_27\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[31]_i_1_n_22\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[31]_i_1_n_23\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[31]_i_1_n_24\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[31]_i_1_n_25\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[31]_i_1_n_26\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[31]_i_1_n_27\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[8]_i_1_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[8]_i_1_n_21\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[8]_i_1_n_22\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[8]_i_1_n_23\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[8]_i_1_n_24\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[8]_i_1_n_25\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[8]_i_1_n_26\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238_reg[8]_i_1_n_27\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[17]_i_10_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[17]_i_11_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[17]_i_12_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[17]_i_13_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[17]_i_14_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[17]_i_15_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[17]_i_16_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[17]_i_17_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[17]_i_2_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[17]_i_3_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[17]_i_4_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[17]_i_5_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[17]_i_6_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[17]_i_7_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[17]_i_8_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[17]_i_9_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_10_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_11_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_12_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_13_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_14_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_15_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_16_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_17_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_18_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_19_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_20_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_21_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_22_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_23_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_27_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_28_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_29_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_30_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_31_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_3_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_4_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_5_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_6_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_7_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_8_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_9_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[25]_i_11_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[25]_i_12_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[25]_i_13_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[25]_i_14_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[25]_i_15_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[25]_i_16_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[25]_i_17_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[25]_i_3_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[25]_i_4_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[25]_i_5_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[25]_i_6_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[25]_i_7_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[25]_i_8_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[25]_i_9_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[9]_i_10_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[9]_i_11_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[9]_i_12_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[9]_i_13_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[9]_i_14_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[9]_i_15_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[9]_i_16_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[9]_i_17_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[9]_i_2_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[9]_i_3_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[9]_i_4_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[9]_i_5_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[9]_i_6_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[9]_i_7_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[9]_i_8_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[9]_i_9_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[17]_i_1_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[17]_i_1_n_21\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[17]_i_1_n_22\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[17]_i_1_n_23\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[17]_i_1_n_24\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[17]_i_1_n_25\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[17]_i_1_n_26\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[17]_i_1_n_27\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[1]_i_1_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[1]_i_1_n_21\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[1]_i_1_n_22\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[1]_i_1_n_23\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[1]_i_1_n_24\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[1]_i_1_n_25\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[1]_i_1_n_26\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[1]_i_1_n_27\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[1]_i_2_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[1]_i_2_n_21\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[1]_i_2_n_22\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[1]_i_2_n_23\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[1]_i_2_n_24\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[1]_i_2_n_25\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[1]_i_2_n_26\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[1]_i_2_n_27\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[25]_i_1_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[25]_i_1_n_21\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[25]_i_1_n_22\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[25]_i_1_n_23\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[25]_i_1_n_24\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[25]_i_1_n_25\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[25]_i_1_n_26\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[25]_i_1_n_27\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[31]_i_1_n_23\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[31]_i_1_n_24\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[31]_i_1_n_25\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[31]_i_1_n_26\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[31]_i_1_n_27\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[9]_i_1_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[9]_i_1_n_21\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[9]_i_1_n_22\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[9]_i_1_n_23\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[9]_i_1_n_24\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[9]_i_1_n_25\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[9]_i_1_n_26\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[9]_i_1_n_27\ : STD_LOGIC;
  signal \NLW_tmp_product__14_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_tmp_product__14_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_tmp_product__8_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_tmp_product__8_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_tmp_product_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_tmp_product_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_trunc_ln1_reg_2238_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_trunc_ln1_reg_2238_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_trunc_ln1_reg_2238_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_trunc_ln1_reg_2238_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_trunc_ln2_reg_2243_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_trunc_ln2_reg_2243_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_trunc_ln2_reg_2243_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_trunc_ln2_reg_2243_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \tmp_product__14_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product__14_carry__0\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_17\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_18\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_19\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_20\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_21\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_22\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_23\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_24\ : label is "soft_lutpair598";
  attribute ADDER_THRESHOLD of \tmp_product__14_carry__1\ : label is 35;
  attribute SOFT_HLUTNM of \tmp_product__14_carry__1_i_17\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__1_i_18\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__1_i_19\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__1_i_20\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__1_i_21\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__1_i_22\ : label is "soft_lutpair600";
  attribute ADDER_THRESHOLD of \tmp_product__14_carry__2\ : label is 35;
  attribute SOFT_HLUTNM of \tmp_product__14_carry__2_i_17\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__2_i_18\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__2_i_19\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__2_i_22\ : label is "soft_lutpair589";
  attribute ADDER_THRESHOLD of \tmp_product__14_carry__3\ : label is 35;
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_17\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_18\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_19\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_20\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_21\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_22\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_23\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_24\ : label is "soft_lutpair597";
  attribute HLUTNM : string;
  attribute HLUTNM of \trunc_ln1_reg_2238[24]_i_10\ : label is "lutpair0";
  attribute HLUTNM of \trunc_ln1_reg_2238[31]_i_14\ : label is "lutpair1";
  attribute HLUTNM of \trunc_ln1_reg_2238[31]_i_7\ : label is "lutpair0";
  attribute ADDER_THRESHOLD of \trunc_ln1_reg_2238_reg[0]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1_reg_2238_reg[0]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1_reg_2238_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1_reg_2238_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1_reg_2238_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1_reg_2238_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln2_reg_2243_reg[17]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln2_reg_2243_reg[1]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln2_reg_2243_reg[1]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln2_reg_2243_reg[25]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln2_reg_2243_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln2_reg_2243_reg[9]_i_1\ : label is 35;
begin
  CO(0) <= \^co\(0);
  O(1 downto 0) <= \^o\(1 downto 0);
  sext_ln244_1_fu_584_p1(34 downto 0) <= \^sext_ln244_1_fu_584_p1\(34 downto 0);
  \tqmf_load_2_reg_2214_reg[29]\(2 downto 0) <= \^tqmf_load_2_reg_2214_reg[29]\(2 downto 0);
\tmp_product__14_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \tmp_product__14_carry_n_20\,
      CO(6) => \tmp_product__14_carry_n_21\,
      CO(5) => \tmp_product__14_carry_n_22\,
      CO(4) => \tmp_product__14_carry_n_23\,
      CO(3) => \tmp_product__14_carry_n_24\,
      CO(2) => \tmp_product__14_carry_n_25\,
      CO(1) => \tmp_product__14_carry_n_26\,
      CO(0) => \tmp_product__14_carry_n_27\,
      DI(7) => \tmp_product__14_carry_i_1_n_20\,
      DI(6) => \tmp_product__14_carry_i_2_n_20\,
      DI(5) => \tmp_product__14_carry_i_3_n_20\,
      DI(4) => \tmp_product__14_carry_i_4_n_20\,
      DI(3) => \tmp_product__14_carry_i_5_n_20\,
      DI(2) => \tmp_product__14_carry_i_6_n_20\,
      DI(1) => \tmp_product__14_carry_i_7_n_20\,
      DI(0) => grp_fu_498_p0(2),
      O(7 downto 0) => \^sext_ln244_1_fu_584_p1\(7 downto 0),
      S(7) => \tmp_product__14_carry_i_9_n_20\,
      S(6) => \tmp_product__14_carry_i_10_n_20\,
      S(5) => \tmp_product__14_carry_i_11_n_20\,
      S(4) => \tmp_product__14_carry_i_12_n_20\,
      S(3) => \tmp_product__14_carry_i_13_n_20\,
      S(2) => \tmp_product__14_carry_i_14_n_20\,
      S(1) => \tmp_product__14_carry_i_15_n_20\,
      S(0) => \tmp_product__14_carry_i_16_n_20\
    );
\tmp_product__14_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product__14_carry_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product__14_carry__0_n_20\,
      CO(6) => \tmp_product__14_carry__0_n_21\,
      CO(5) => \tmp_product__14_carry__0_n_22\,
      CO(4) => \tmp_product__14_carry__0_n_23\,
      CO(3) => \tmp_product__14_carry__0_n_24\,
      CO(2) => \tmp_product__14_carry__0_n_25\,
      CO(1) => \tmp_product__14_carry__0_n_26\,
      CO(0) => \tmp_product__14_carry__0_n_27\,
      DI(7) => \tmp_product__14_carry__0_i_1_n_20\,
      DI(6) => \tmp_product__14_carry__0_i_2_n_20\,
      DI(5) => \tmp_product__14_carry__0_i_3_n_20\,
      DI(4) => \tmp_product__14_carry__0_i_4_n_20\,
      DI(3) => \tmp_product__14_carry__0_i_5_n_20\,
      DI(2) => \tmp_product__14_carry__0_i_6_n_20\,
      DI(1) => \tmp_product__14_carry__0_i_7_n_20\,
      DI(0) => \tmp_product__14_carry__0_i_8_n_20\,
      O(7 downto 0) => \^sext_ln244_1_fu_584_p1\(15 downto 8),
      S(7) => \tmp_product__14_carry__0_i_9_n_20\,
      S(6) => \tmp_product__14_carry__0_i_10_n_20\,
      S(5) => \tmp_product__14_carry__0_i_11_n_20\,
      S(4) => \tmp_product__14_carry__0_i_12_n_20\,
      S(3) => \tmp_product__14_carry__0_i_13_n_20\,
      S(2) => \tmp_product__14_carry__0_i_14_n_20\,
      S(1) => \tmp_product__14_carry__0_i_15_n_20\,
      S(0) => \tmp_product__14_carry__0_i_16_n_20\
    );
\tmp_product__14_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => tmp_product_carry_0(12),
      I1 => Q(1),
      I2 => DOUTBDOUT(12),
      I3 => DOUTBDOUT(14),
      I4 => tmp_product_carry_0(14),
      I5 => \tmp_product__14_carry__0_i_17_n_20\,
      O => \tmp_product__14_carry__0_i_1_n_20\
    );
\tmp_product__14_carry__0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_2_n_20\,
      I1 => \tmp_product__14_carry__0_i_22_n_20\,
      I2 => \tmp_product__14_carry__0_i_17_n_20\,
      I3 => tmp_product_carry_0(12),
      I4 => Q(1),
      I5 => DOUTBDOUT(12),
      O => \tmp_product__14_carry__0_i_10_n_20\
    );
\tmp_product__14_carry__0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_3_n_20\,
      I1 => \tmp_product__14_carry__0_i_18_n_20\,
      I2 => \tmp_product__14_carry__0_i_20_n_20\,
      I3 => tmp_product_carry_0(11),
      I4 => Q(1),
      I5 => DOUTBDOUT(11),
      O => \tmp_product__14_carry__0_i_11_n_20\
    );
\tmp_product__14_carry__0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_4_n_20\,
      I1 => \tmp_product__14_carry__0_i_19_n_20\,
      I2 => \tmp_product__14_carry__0_i_22_n_20\,
      I3 => tmp_product_carry_0(10),
      I4 => Q(1),
      I5 => DOUTBDOUT(10),
      O => \tmp_product__14_carry__0_i_12_n_20\
    );
\tmp_product__14_carry__0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_5_n_20\,
      I1 => \tmp_product__14_carry__0_i_23_n_20\,
      I2 => \tmp_product__14_carry__0_i_18_n_20\,
      I3 => tmp_product_carry_0(9),
      I4 => Q(1),
      I5 => DOUTBDOUT(9),
      O => \tmp_product__14_carry__0_i_13_n_20\
    );
\tmp_product__14_carry__0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_6_n_20\,
      I1 => \tmp_product__14_carry__0_i_24_n_20\,
      I2 => \tmp_product__14_carry__0_i_19_n_20\,
      I3 => tmp_product_carry_0(8),
      I4 => Q(1),
      I5 => DOUTBDOUT(8),
      O => \tmp_product__14_carry__0_i_14_n_20\
    );
\tmp_product__14_carry__0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_7_n_20\,
      I1 => \tmp_product__14_carry_i_21_n_20\,
      I2 => \tmp_product__14_carry__0_i_23_n_20\,
      I3 => tmp_product_carry_0(7),
      I4 => Q(1),
      I5 => DOUTBDOUT(7),
      O => \tmp_product__14_carry__0_i_15_n_20\
    );
\tmp_product__14_carry__0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_8_n_20\,
      I1 => \tmp_product__14_carry_i_17_n_20\,
      I2 => \tmp_product__14_carry__0_i_24_n_20\,
      I3 => tmp_product_carry_0(6),
      I4 => Q(1),
      I5 => DOUTBDOUT(6),
      O => \tmp_product__14_carry__0_i_16_n_20\
    );
\tmp_product__14_carry__0_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(16),
      I1 => Q(1),
      I2 => DOUTBDOUT(16),
      O => \tmp_product__14_carry__0_i_17_n_20\
    );
\tmp_product__14_carry__0_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(13),
      I1 => Q(1),
      I2 => DOUTBDOUT(13),
      O => \tmp_product__14_carry__0_i_18_n_20\
    );
\tmp_product__14_carry__0_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(12),
      I1 => Q(1),
      I2 => DOUTBDOUT(12),
      O => \tmp_product__14_carry__0_i_19_n_20\
    );
\tmp_product__14_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => tmp_product_carry_0(15),
      I1 => Q(1),
      I2 => DOUTBDOUT(15),
      I3 => DOUTBDOUT(11),
      I4 => tmp_product_carry_0(11),
      I5 => \tmp_product__14_carry__0_i_18_n_20\,
      O => \tmp_product__14_carry__0_i_2_n_20\
    );
\tmp_product__14_carry__0_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(15),
      I1 => Q(1),
      I2 => DOUTBDOUT(15),
      O => \tmp_product__14_carry__0_i_20_n_20\
    );
\tmp_product__14_carry__0_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(17),
      I1 => Q(1),
      I2 => DOUTBDOUT(17),
      O => \tmp_product__14_carry__0_i_21_n_20\
    );
\tmp_product__14_carry__0_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(14),
      I1 => Q(1),
      I2 => DOUTBDOUT(14),
      O => \tmp_product__14_carry__0_i_22_n_20\
    );
\tmp_product__14_carry__0_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(11),
      I1 => Q(1),
      I2 => DOUTBDOUT(11),
      O => \tmp_product__14_carry__0_i_23_n_20\
    );
\tmp_product__14_carry__0_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(10),
      I1 => Q(1),
      I2 => DOUTBDOUT(10),
      O => \tmp_product__14_carry__0_i_24_n_20\
    );
\tmp_product__14_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => tmp_product_carry_0(14),
      I1 => Q(1),
      I2 => DOUTBDOUT(14),
      I3 => DOUTBDOUT(10),
      I4 => tmp_product_carry_0(10),
      I5 => \tmp_product__14_carry__0_i_19_n_20\,
      O => \tmp_product__14_carry__0_i_3_n_20\
    );
\tmp_product__14_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => tmp_product_carry_0(9),
      I1 => Q(1),
      I2 => DOUTBDOUT(9),
      I3 => DOUTBDOUT(11),
      I4 => tmp_product_carry_0(11),
      I5 => \tmp_product__14_carry__0_i_18_n_20\,
      O => \tmp_product__14_carry__0_i_4_n_20\
    );
\tmp_product__14_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => tmp_product_carry_0(8),
      I1 => Q(1),
      I2 => DOUTBDOUT(8),
      I3 => DOUTBDOUT(10),
      I4 => tmp_product_carry_0(10),
      I5 => \tmp_product__14_carry__0_i_19_n_20\,
      O => \tmp_product__14_carry__0_i_5_n_20\
    );
\tmp_product__14_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => tmp_product_carry_0(11),
      I1 => Q(1),
      I2 => DOUTBDOUT(11),
      I3 => DOUTBDOUT(7),
      I4 => tmp_product_carry_0(7),
      I5 => \tmp_product__14_carry_i_21_n_20\,
      O => \tmp_product__14_carry__0_i_6_n_20\
    );
\tmp_product__14_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => tmp_product_carry_0(10),
      I1 => Q(1),
      I2 => DOUTBDOUT(10),
      I3 => DOUTBDOUT(6),
      I4 => tmp_product_carry_0(6),
      I5 => \tmp_product__14_carry_i_17_n_20\,
      O => \tmp_product__14_carry__0_i_7_n_20\
    );
\tmp_product__14_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => tmp_product_carry_0(5),
      I1 => Q(1),
      I2 => DOUTBDOUT(5),
      I3 => DOUTBDOUT(7),
      I4 => tmp_product_carry_0(7),
      I5 => \tmp_product__14_carry_i_21_n_20\,
      O => \tmp_product__14_carry__0_i_8_n_20\
    );
\tmp_product__14_carry__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_1_n_20\,
      I1 => \tmp_product__14_carry__0_i_20_n_20\,
      I2 => \tmp_product__14_carry__0_i_21_n_20\,
      I3 => tmp_product_carry_0(13),
      I4 => Q(1),
      I5 => DOUTBDOUT(13),
      O => \tmp_product__14_carry__0_i_9_n_20\
    );
\tmp_product__14_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product__14_carry__0_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product__14_carry__1_n_20\,
      CO(6) => \tmp_product__14_carry__1_n_21\,
      CO(5) => \tmp_product__14_carry__1_n_22\,
      CO(4) => \tmp_product__14_carry__1_n_23\,
      CO(3) => \tmp_product__14_carry__1_n_24\,
      CO(2) => \tmp_product__14_carry__1_n_25\,
      CO(1) => \tmp_product__14_carry__1_n_26\,
      CO(0) => \tmp_product__14_carry__1_n_27\,
      DI(7) => \tmp_product__14_carry__1_i_1_n_20\,
      DI(6) => \tmp_product__14_carry__1_i_2_n_20\,
      DI(5) => \tmp_product__14_carry__1_i_3_n_20\,
      DI(4) => \tmp_product__14_carry__1_i_4_n_20\,
      DI(3) => \tmp_product__14_carry__1_i_5_n_20\,
      DI(2) => \tmp_product__14_carry__1_i_6_n_20\,
      DI(1) => \tmp_product__14_carry__1_i_7_n_20\,
      DI(0) => \tmp_product__14_carry__1_i_8_n_20\,
      O(7 downto 0) => \^sext_ln244_1_fu_584_p1\(23 downto 16),
      S(7) => \tmp_product__14_carry__1_i_9_n_20\,
      S(6) => \tmp_product__14_carry__1_i_10_n_20\,
      S(5) => \tmp_product__14_carry__1_i_11_n_20\,
      S(4) => \tmp_product__14_carry__1_i_12_n_20\,
      S(3) => \tmp_product__14_carry__1_i_13_n_20\,
      S(2) => \tmp_product__14_carry__1_i_14_n_20\,
      S(1) => \tmp_product__14_carry__1_i_15_n_20\,
      S(0) => \tmp_product__14_carry__1_i_16_n_20\
    );
\tmp_product__14_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5DD445050DD44"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_17_n_20\,
      I1 => DOUTBDOUT(22),
      I2 => tmp_product_carry_0(22),
      I3 => DOUTBDOUT(24),
      I4 => Q(1),
      I5 => tmp_product_carry_0(24),
      O => \tmp_product__14_carry__1_i_1_n_20\
    );
\tmp_product__14_carry__1_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95956A656A6A959"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_2_n_20\,
      I1 => DOUTBDOUT(22),
      I2 => Q(1),
      I3 => tmp_product_carry_0(22),
      I4 => \tmp_product__14_carry__1_i_20_n_20\,
      I5 => \tmp_product__14_carry__1_i_17_n_20\,
      O => \tmp_product__14_carry__1_i_10_n_20\
    );
\tmp_product__14_carry__1_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996669666699969"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_3_n_20\,
      I1 => \tmp_product__14_carry__1_i_18_n_20\,
      I2 => DOUTBDOUT(23),
      I3 => Q(1),
      I4 => tmp_product_carry_0(23),
      I5 => \tmp_product__14_carry__1_i_21_n_20\,
      O => \tmp_product__14_carry__1_i_11_n_20\
    );
\tmp_product__14_carry__1_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996669666699969"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_4_n_20\,
      I1 => \tmp_product__14_carry__1_i_17_n_20\,
      I2 => DOUTBDOUT(22),
      I3 => Q(1),
      I4 => tmp_product_carry_0(22),
      I5 => \tmp_product__14_carry__1_i_22_n_20\,
      O => \tmp_product__14_carry__1_i_12_n_20\
    );
\tmp_product__14_carry__1_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_5_n_20\,
      I1 => \tmp_product__14_carry__1_i_21_n_20\,
      I2 => \tmp_product__14_carry__1_i_18_n_20\,
      I3 => tmp_product_carry_0(17),
      I4 => Q(1),
      I5 => DOUTBDOUT(17),
      O => \tmp_product__14_carry__1_i_13_n_20\
    );
\tmp_product__14_carry__1_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_6_n_20\,
      I1 => \tmp_product__14_carry__1_i_22_n_20\,
      I2 => \tmp_product__14_carry__1_i_17_n_20\,
      I3 => tmp_product_carry_0(16),
      I4 => Q(1),
      I5 => DOUTBDOUT(16),
      O => \tmp_product__14_carry__1_i_14_n_20\
    );
\tmp_product__14_carry__1_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_7_n_20\,
      I1 => \tmp_product__14_carry__0_i_21_n_20\,
      I2 => \tmp_product__14_carry__1_i_21_n_20\,
      I3 => tmp_product_carry_0(15),
      I4 => Q(1),
      I5 => DOUTBDOUT(15),
      O => \tmp_product__14_carry__1_i_15_n_20\
    );
\tmp_product__14_carry__1_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_8_n_20\,
      I1 => \tmp_product__14_carry__0_i_17_n_20\,
      I2 => \tmp_product__14_carry__1_i_22_n_20\,
      I3 => tmp_product_carry_0(14),
      I4 => Q(1),
      I5 => DOUTBDOUT(14),
      O => \tmp_product__14_carry__1_i_16_n_20\
    );
\tmp_product__14_carry__1_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(20),
      I1 => Q(1),
      I2 => DOUTBDOUT(20),
      O => \tmp_product__14_carry__1_i_17_n_20\
    );
\tmp_product__14_carry__1_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(21),
      I1 => Q(1),
      I2 => DOUTBDOUT(21),
      O => \tmp_product__14_carry__1_i_18_n_20\
    );
\tmp_product__14_carry__1_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(25),
      I1 => Q(1),
      I2 => DOUTBDOUT(25),
      O => \tmp_product__14_carry__1_i_19_n_20\
    );
\tmp_product__14_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => tmp_product_carry_0(23),
      I1 => Q(1),
      I2 => DOUTBDOUT(23),
      I3 => DOUTBDOUT(19),
      I4 => tmp_product_carry_0(19),
      I5 => \tmp_product__14_carry__1_i_18_n_20\,
      O => \tmp_product__14_carry__1_i_2_n_20\
    );
\tmp_product__14_carry__1_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(24),
      I1 => Q(1),
      I2 => DOUTBDOUT(24),
      O => \tmp_product__14_carry__1_i_20_n_20\
    );
\tmp_product__14_carry__1_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(19),
      I1 => Q(1),
      I2 => DOUTBDOUT(19),
      O => \tmp_product__14_carry__1_i_21_n_20\
    );
\tmp_product__14_carry__1_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(18),
      I1 => Q(1),
      I2 => DOUTBDOUT(18),
      O => \tmp_product__14_carry__1_i_22_n_20\
    );
\tmp_product__14_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => tmp_product_carry_0(22),
      I1 => Q(1),
      I2 => DOUTBDOUT(22),
      I3 => DOUTBDOUT(18),
      I4 => tmp_product_carry_0(18),
      I5 => \tmp_product__14_carry__1_i_17_n_20\,
      O => \tmp_product__14_carry__1_i_3_n_20\
    );
\tmp_product__14_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => tmp_product_carry_0(17),
      I1 => Q(1),
      I2 => DOUTBDOUT(17),
      I3 => DOUTBDOUT(19),
      I4 => tmp_product_carry_0(19),
      I5 => \tmp_product__14_carry__1_i_18_n_20\,
      O => \tmp_product__14_carry__1_i_4_n_20\
    );
\tmp_product__14_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => tmp_product_carry_0(16),
      I1 => Q(1),
      I2 => DOUTBDOUT(16),
      I3 => DOUTBDOUT(18),
      I4 => tmp_product_carry_0(18),
      I5 => \tmp_product__14_carry__1_i_17_n_20\,
      O => \tmp_product__14_carry__1_i_5_n_20\
    );
\tmp_product__14_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => tmp_product_carry_0(19),
      I1 => Q(1),
      I2 => DOUTBDOUT(19),
      I3 => DOUTBDOUT(15),
      I4 => tmp_product_carry_0(15),
      I5 => \tmp_product__14_carry__0_i_21_n_20\,
      O => \tmp_product__14_carry__1_i_6_n_20\
    );
\tmp_product__14_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => tmp_product_carry_0(18),
      I1 => Q(1),
      I2 => DOUTBDOUT(18),
      I3 => DOUTBDOUT(14),
      I4 => tmp_product_carry_0(14),
      I5 => \tmp_product__14_carry__0_i_17_n_20\,
      O => \tmp_product__14_carry__1_i_7_n_20\
    );
\tmp_product__14_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => tmp_product_carry_0(13),
      I1 => Q(1),
      I2 => DOUTBDOUT(13),
      I3 => DOUTBDOUT(15),
      I4 => tmp_product_carry_0(15),
      I5 => \tmp_product__14_carry__0_i_21_n_20\,
      O => \tmp_product__14_carry__1_i_8_n_20\
    );
\tmp_product__14_carry__1_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95956A656A6A959"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_1_n_20\,
      I1 => DOUTBDOUT(23),
      I2 => Q(1),
      I3 => tmp_product_carry_0(23),
      I4 => \tmp_product__14_carry__1_i_19_n_20\,
      I5 => \tmp_product__14_carry__1_i_18_n_20\,
      O => \tmp_product__14_carry__1_i_9_n_20\
    );
\tmp_product__14_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product__14_carry__1_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product__14_carry__2_n_20\,
      CO(6) => \tmp_product__14_carry__2_n_21\,
      CO(5) => \tmp_product__14_carry__2_n_22\,
      CO(4) => \tmp_product__14_carry__2_n_23\,
      CO(3) => \tmp_product__14_carry__2_n_24\,
      CO(2) => \tmp_product__14_carry__2_n_25\,
      CO(1) => \tmp_product__14_carry__2_n_26\,
      CO(0) => \tmp_product__14_carry__2_n_27\,
      DI(7) => \tmp_product__14_carry__2_i_1_n_20\,
      DI(6) => \tmp_product__14_carry__2_i_2_n_20\,
      DI(5) => \tmp_product__14_carry__2_i_3_n_20\,
      DI(4) => \tmp_product__14_carry__2_i_4_n_20\,
      DI(3) => \tmp_product__14_carry__2_i_5_n_20\,
      DI(2) => \tmp_product__14_carry__2_i_6_n_20\,
      DI(1) => \tmp_product__14_carry__2_i_7_n_20\,
      DI(0) => \tmp_product__14_carry__2_i_8_n_20\,
      O(7 downto 0) => \^sext_ln244_1_fu_584_p1\(31 downto 24),
      S(7) => \tmp_product__14_carry__2_i_9_n_20\,
      S(6) => \tmp_product__14_carry__2_i_10_n_20\,
      S(5) => \tmp_product__14_carry__2_i_11_n_20\,
      S(4) => \tmp_product__14_carry__2_i_12_n_20\,
      S(3) => \tmp_product__14_carry__2_i_13_n_20\,
      S(2) => \tmp_product__14_carry__2_i_14_n_20\,
      S(1) => \tmp_product__14_carry__2_i_15_n_20\,
      S(0) => \tmp_product__14_carry__2_i_16_n_20\
    );
\tmp_product__14_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B2B200B20000B2"
    )
        port map (
      I0 => \tmp_product__8_carry_n_35\,
      I1 => \tmp_product__14_carry__2_i_17_n_20\,
      I2 => tmp_product_carry_n_32,
      I3 => \^o\(0),
      I4 => \^co\(0),
      I5 => \^tqmf_load_2_reg_2214_reg[29]\(1),
      O => \tmp_product__14_carry__2_i_1_n_20\
    );
\tmp_product__14_carry__2_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C96C93C9"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_21_n_20\,
      I1 => \tmp_product__14_carry__2_i_22_n_20\,
      I2 => \tmp_product__8_carry_n_35\,
      I3 => \tmp_product__14_carry__2_i_17_n_20\,
      I4 => tmp_product_carry_n_32,
      O => \tmp_product__14_carry__2_i_10_n_20\
    );
\tmp_product__14_carry__2_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_3_n_20\,
      I1 => \tmp_product__8_carry_n_35\,
      I2 => tmp_product_carry_n_32,
      I3 => \tmp_product__14_carry__2_i_17_n_20\,
      I4 => \tmp_product__14_carry__2_i_21_n_20\,
      O => \tmp_product__14_carry__2_i_11_n_20\
    );
\tmp_product__14_carry__2_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996699669969669"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_4_n_20\,
      I1 => \tmp_product__14_carry__2_i_19_n_20\,
      I2 => tmp_product_carry_n_33,
      I3 => \^tqmf_load_2_reg_2214_reg[29]\(1),
      I4 => tmp_product_carry_n_34,
      I5 => \tmp_product__14_carry__2_i_17_n_20\,
      O => \tmp_product__14_carry__2_i_12_n_20\
    );
\tmp_product__14_carry__2_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969669696996"
    )
        port map (
      I0 => tmp_product_carry_n_34,
      I1 => \tmp_product__14_carry__2_i_17_n_20\,
      I2 => \tmp_product__14_carry__1_i_19_n_20\,
      I3 => \tmp_product__14_carry__2_i_19_n_20\,
      I4 => tmp_product_carry_n_35,
      I5 => \tmp_product__14_carry__1_i_20_n_20\,
      O => \tmp_product__14_carry__2_i_13_n_20\
    );
\tmp_product__14_carry__2_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_6_n_20\,
      I1 => tmp_product_carry_n_35,
      I2 => \tmp_product__14_carry__2_i_19_n_20\,
      I3 => tmp_product_carry_0(24),
      I4 => Q(1),
      I5 => DOUTBDOUT(24),
      O => \tmp_product__14_carry__2_i_14_n_20\
    );
\tmp_product__14_carry__2_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996669666699969"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_7_n_20\,
      I1 => \tmp_product__14_carry__2_i_17_n_20\,
      I2 => DOUTBDOUT(23),
      I3 => Q(1),
      I4 => tmp_product_carry_0(23),
      I5 => \tmp_product__14_carry__1_i_19_n_20\,
      O => \tmp_product__14_carry__2_i_15_n_20\
    );
\tmp_product__14_carry__2_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996669666699969"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_8_n_20\,
      I1 => \tmp_product__14_carry__2_i_19_n_20\,
      I2 => DOUTBDOUT(22),
      I3 => Q(1),
      I4 => tmp_product_carry_0(22),
      I5 => \tmp_product__14_carry__1_i_20_n_20\,
      O => \tmp_product__14_carry__2_i_16_n_20\
    );
\tmp_product__14_carry__2_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(27),
      I1 => Q(1),
      I2 => DOUTBDOUT(27),
      O => \tmp_product__14_carry__2_i_17_n_20\
    );
\tmp_product__14_carry__2_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(28),
      I1 => Q(1),
      I2 => DOUTBDOUT(28),
      O => \^tqmf_load_2_reg_2214_reg[29]\(1)
    );
\tmp_product__14_carry__2_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(26),
      I1 => Q(1),
      I2 => DOUTBDOUT(26),
      O => \tmp_product__14_carry__2_i_19_n_20\
    );
\tmp_product__14_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B2B200B20000B2"
    )
        port map (
      I0 => \^tqmf_load_2_reg_2214_reg[29]\(1),
      I1 => \tmp_product__14_carry__2_i_19_n_20\,
      I2 => tmp_product_carry_n_33,
      I3 => \tmp_product__8_carry_n_35\,
      I4 => tmp_product_carry_n_32,
      I5 => \tmp_product__14_carry__2_i_17_n_20\,
      O => \tmp_product__14_carry__2_i_2_n_20\
    );
\tmp_product__14_carry__2_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(29),
      I1 => Q(1),
      I2 => DOUTBDOUT(29),
      O => \^tqmf_load_2_reg_2214_reg[29]\(2)
    );
\tmp_product__14_carry__2_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFBB220A0ABB22"
    )
        port map (
      I0 => tmp_product_carry_n_33,
      I1 => DOUTBDOUT(26),
      I2 => tmp_product_carry_0(26),
      I3 => DOUTBDOUT(28),
      I4 => Q(1),
      I5 => tmp_product_carry_0(28),
      O => \tmp_product__14_carry__2_i_21_n_20\
    );
\tmp_product__14_carry__2_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => DOUTBDOUT(28),
      I1 => Q(1),
      I2 => tmp_product_carry_0(28),
      I3 => \^co\(0),
      I4 => \^o\(0),
      O => \tmp_product__14_carry__2_i_22_n_20\
    );
\tmp_product__14_carry__2_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EE0E00E"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_17_n_20\,
      I1 => tmp_product_carry_n_34,
      I2 => \^tqmf_load_2_reg_2214_reg[29]\(1),
      I3 => tmp_product_carry_n_33,
      I4 => \tmp_product__14_carry__2_i_19_n_20\,
      O => \tmp_product__14_carry__2_i_3_n_20\
    );
\tmp_product__14_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3055300003000355"
    )
        port map (
      I0 => DOUTBDOUT(25),
      I1 => tmp_product_carry_0(25),
      I2 => tmp_product_carry_0(27),
      I3 => Q(1),
      I4 => DOUTBDOUT(27),
      I5 => tmp_product_carry_n_34,
      O => \tmp_product__14_carry__2_i_4_n_20\
    );
\tmp_product__14_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3AAC3553C553CAA"
    )
        port map (
      I0 => DOUTBDOUT(25),
      I1 => tmp_product_carry_0(25),
      I2 => tmp_product_carry_0(27),
      I3 => Q(1),
      I4 => DOUTBDOUT(27),
      I5 => tmp_product_carry_n_34,
      O => \tmp_product__14_carry__2_i_5_n_20\
    );
\tmp_product__14_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => tmp_product_carry_0(27),
      I1 => Q(1),
      I2 => DOUTBDOUT(27),
      I3 => DOUTBDOUT(23),
      I4 => tmp_product_carry_0(23),
      I5 => \tmp_product__14_carry__1_i_19_n_20\,
      O => \tmp_product__14_carry__2_i_6_n_20\
    );
\tmp_product__14_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFBB220A0ABB22"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_19_n_20\,
      I1 => DOUTBDOUT(22),
      I2 => tmp_product_carry_0(22),
      I3 => DOUTBDOUT(24),
      I4 => Q(1),
      I5 => tmp_product_carry_0(24),
      O => \tmp_product__14_carry__2_i_7_n_20\
    );
\tmp_product__14_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5DD445050DD44"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_18_n_20\,
      I1 => DOUTBDOUT(23),
      I2 => tmp_product_carry_0(23),
      I3 => DOUTBDOUT(25),
      I4 => Q(1),
      I5 => tmp_product_carry_0(25),
      O => \tmp_product__14_carry__2_i_8_n_20\
    );
\tmp_product__14_carry__2_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696699669966969"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_1_n_20\,
      I1 => \^o\(1),
      I2 => \^tqmf_load_2_reg_2214_reg[29]\(2),
      I3 => \^tqmf_load_2_reg_2214_reg[29]\(1),
      I4 => \^o\(0),
      I5 => \^co\(0),
      O => \tmp_product__14_carry__2_i_9_n_20\
    );
\tmp_product__14_carry__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product__14_carry__2_n_20\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_tmp_product__14_carry__3_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \tmp_product__14_carry__3_n_26\,
      CO(0) => \tmp_product__14_carry__3_n_27\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => DI(1 downto 0),
      O(7 downto 3) => \NLW_tmp_product__14_carry__3_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => \^sext_ln244_1_fu_584_p1\(34 downto 32),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => S(2 downto 0)
    );
\tmp_product__14_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => tmp_product_carry_0(4),
      I1 => Q(1),
      I2 => DOUTBDOUT(4),
      I3 => DOUTBDOUT(6),
      I4 => tmp_product_carry_0(6),
      I5 => \tmp_product__14_carry_i_17_n_20\,
      O => \tmp_product__14_carry_i_1_n_20\
    );
\tmp_product__14_carry_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry_i_2_n_20\,
      I1 => \tmp_product__14_carry_i_19_n_20\,
      I2 => \tmp_product__14_carry_i_17_n_20\,
      I3 => tmp_product_carry_0(4),
      I4 => Q(1),
      I5 => DOUTBDOUT(4),
      O => \tmp_product__14_carry_i_10_n_20\
    );
\tmp_product__14_carry_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996669666699969"
    )
        port map (
      I0 => \tmp_product__14_carry_i_3_n_20\,
      I1 => \tmp_product__14_carry_i_18_n_20\,
      I2 => DOUTBDOUT(3),
      I3 => Q(1),
      I4 => tmp_product_carry_0(3),
      I5 => \tmp_product__14_carry_i_20_n_20\,
      O => \tmp_product__14_carry_i_11_n_20\
    );
\tmp_product__14_carry_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996669666699969"
    )
        port map (
      I0 => \tmp_product__14_carry_i_4_n_20\,
      I1 => \tmp_product__14_carry_i_19_n_20\,
      I2 => DOUTBDOUT(2),
      I3 => Q(1),
      I4 => tmp_product_carry_0(2),
      I5 => \tmp_product__14_carry_i_22_n_20\,
      O => \tmp_product__14_carry_i_12_n_20\
    );
\tmp_product__14_carry_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry_i_5_n_20\,
      I1 => grp_fu_498_p0(3),
      I2 => \tmp_product__14_carry_i_20_n_20\,
      I3 => tmp_product_carry_0(1),
      I4 => Q(1),
      I5 => DOUTBDOUT(1),
      O => \tmp_product__14_carry_i_13_n_20\
    );
\tmp_product__14_carry_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => tmp_product_carry_0(4),
      I1 => Q(1),
      I2 => DOUTBDOUT(4),
      I3 => tmp_product_carry_0(2),
      I4 => DOUTBDOUT(2),
      I5 => \^tqmf_load_2_reg_2214_reg[29]\(0),
      O => \tmp_product__14_carry_i_14_n_20\
    );
\tmp_product__14_carry_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => DOUTBDOUT(3),
      I1 => tmp_product_carry_0(3),
      I2 => DOUTBDOUT(1),
      I3 => Q(1),
      I4 => tmp_product_carry_0(1),
      O => \tmp_product__14_carry_i_15_n_20\
    );
\tmp_product__14_carry_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => DOUTBDOUT(2),
      I1 => tmp_product_carry_0(2),
      I2 => DOUTBDOUT(0),
      I3 => Q(1),
      I4 => tmp_product_carry_0(0),
      O => \tmp_product__14_carry_i_16_n_20\
    );
\tmp_product__14_carry_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(8),
      I1 => Q(1),
      I2 => DOUTBDOUT(8),
      O => \tmp_product__14_carry_i_17_n_20\
    );
\tmp_product__14_carry_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(7),
      I1 => Q(1),
      I2 => DOUTBDOUT(7),
      O => \tmp_product__14_carry_i_18_n_20\
    );
\tmp_product__14_carry_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(6),
      I1 => Q(1),
      I2 => DOUTBDOUT(6),
      O => \tmp_product__14_carry_i_19_n_20\
    );
\tmp_product__14_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFBB220A0ABB22"
    )
        port map (
      I0 => \tmp_product__14_carry_i_18_n_20\,
      I1 => DOUTBDOUT(3),
      I2 => tmp_product_carry_0(3),
      I3 => DOUTBDOUT(5),
      I4 => Q(1),
      I5 => tmp_product_carry_0(5),
      O => \tmp_product__14_carry_i_2_n_20\
    );
\tmp_product__14_carry_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(5),
      I1 => Q(1),
      I2 => DOUTBDOUT(5),
      O => \tmp_product__14_carry_i_20_n_20\
    );
\tmp_product__14_carry_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(9),
      I1 => Q(1),
      I2 => DOUTBDOUT(9),
      O => \tmp_product__14_carry_i_21_n_20\
    );
\tmp_product__14_carry_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(4),
      I1 => Q(1),
      I2 => DOUTBDOUT(4),
      O => \tmp_product__14_carry_i_22_n_20\
    );
\tmp_product__14_carry_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(3),
      I1 => Q(1),
      I2 => DOUTBDOUT(3),
      O => grp_fu_498_p0(3)
    );
\tmp_product__14_carry_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(0),
      I1 => Q(1),
      I2 => DOUTBDOUT(0),
      O => \^tqmf_load_2_reg_2214_reg[29]\(0)
    );
\tmp_product__14_carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFBB220A0ABB22"
    )
        port map (
      I0 => \tmp_product__14_carry_i_19_n_20\,
      I1 => DOUTBDOUT(2),
      I2 => tmp_product_carry_0(2),
      I3 => DOUTBDOUT(4),
      I4 => Q(1),
      I5 => tmp_product_carry_0(4),
      O => \tmp_product__14_carry_i_3_n_20\
    );
\tmp_product__14_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => tmp_product_carry_0(1),
      I1 => Q(1),
      I2 => DOUTBDOUT(1),
      I3 => DOUTBDOUT(3),
      I4 => tmp_product_carry_0(3),
      I5 => \tmp_product__14_carry_i_20_n_20\,
      O => \tmp_product__14_carry_i_4_n_20\
    );
\tmp_product__14_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => DOUTBDOUT(2),
      I1 => tmp_product_carry_0(2),
      I2 => DOUTBDOUT(4),
      I3 => Q(1),
      I4 => tmp_product_carry_0(4),
      O => \tmp_product__14_carry_i_5_n_20\
    );
\tmp_product__14_carry_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => DOUTBDOUT(2),
      I1 => tmp_product_carry_0(2),
      I2 => DOUTBDOUT(4),
      I3 => Q(1),
      I4 => tmp_product_carry_0(4),
      O => \tmp_product__14_carry_i_6_n_20\
    );
\tmp_product__14_carry_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(3),
      I1 => Q(1),
      I2 => DOUTBDOUT(3),
      O => \tmp_product__14_carry_i_7_n_20\
    );
\tmp_product__14_carry_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(2),
      I1 => Q(1),
      I2 => DOUTBDOUT(2),
      O => grp_fu_498_p0(2)
    );
\tmp_product__14_carry_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry_i_1_n_20\,
      I1 => \tmp_product__14_carry_i_18_n_20\,
      I2 => \tmp_product__14_carry_i_21_n_20\,
      I3 => tmp_product_carry_0(5),
      I4 => Q(1),
      I5 => DOUTBDOUT(5),
      O => \tmp_product__14_carry_i_9_n_20\
    );
\tmp_product__8_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_tmp_product__8_carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \tqmf_load_2_reg_2214_reg[30]\(0),
      CO(2) => \NLW_tmp_product__8_carry_CO_UNCONNECTED\(2),
      CO(1) => \tmp_product__8_carry_n_26\,
      CO(0) => \tmp_product__8_carry_n_27\,
      DI(7 downto 2) => B"000000",
      DI(1) => \tmp_product__8_carry_i_1_n_20\,
      DI(0) => '0',
      O(7 downto 3) => \NLW_tmp_product__8_carry_O_UNCONNECTED\(7 downto 3),
      O(2 downto 1) => \^o\(1 downto 0),
      O(0) => \tmp_product__8_carry_n_35\,
      S(7 downto 3) => B"00001",
      S(2) => \tmp_product__8_carry_i_2_n_20\,
      S(1) => \tmp_product__8_carry_i_3_n_20\,
      S(0) => \tmp_product__8_carry_i_4_n_20\
    );
\tmp_product__8_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(30),
      I1 => Q(1),
      I2 => DOUTBDOUT(30),
      O => \tmp_product__8_carry_i_1_n_20\
    );
\tmp_product__8_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => DOUTBDOUT(31),
      I1 => Q(1),
      I2 => tmp_product_carry_0(31),
      O => \tmp_product__8_carry_i_2_n_20\
    );
\tmp_product__8_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => DOUTBDOUT(30),
      I1 => Q(1),
      I2 => tmp_product_carry_0(30),
      O => \tmp_product__8_carry_i_3_n_20\
    );
\tmp_product__8_carry_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(29),
      I1 => Q(1),
      I2 => DOUTBDOUT(29),
      O => \tmp_product__8_carry_i_4_n_20\
    );
tmp_product_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => NLW_tmp_product_carry_CO_UNCONNECTED(7 downto 5),
      CO(4) => \^co\(0),
      CO(3) => NLW_tmp_product_carry_CO_UNCONNECTED(3),
      CO(2) => tmp_product_carry_n_25,
      CO(1) => tmp_product_carry_n_26,
      CO(0) => tmp_product_carry_n_27,
      DI(7 downto 3) => B"00000",
      DI(2) => tmp_product_carry_i_1_n_20,
      DI(1) => tmp_product_carry_i_2_n_20,
      DI(0) => '0',
      O(7 downto 4) => NLW_tmp_product_carry_O_UNCONNECTED(7 downto 4),
      O(3) => tmp_product_carry_n_32,
      O(2) => tmp_product_carry_n_33,
      O(1) => tmp_product_carry_n_34,
      O(0) => tmp_product_carry_n_35,
      S(7 downto 4) => B"0001",
      S(3) => tmp_product_carry_i_3_n_20,
      S(2) => tmp_product_carry_i_4_n_20,
      S(1) => tmp_product_carry_i_5_n_20,
      S(0) => tmp_product_carry_i_6_n_20
    );
tmp_product_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(30),
      I1 => Q(1),
      I2 => DOUTBDOUT(30),
      O => tmp_product_carry_i_1_n_20
    );
tmp_product_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(29),
      I1 => Q(1),
      I2 => DOUTBDOUT(29),
      O => tmp_product_carry_i_2_n_20
    );
tmp_product_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => DOUTBDOUT(31),
      I1 => Q(1),
      I2 => tmp_product_carry_0(31),
      O => tmp_product_carry_i_3_n_20
    );
tmp_product_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => DOUTBDOUT(30),
      I1 => Q(1),
      I2 => tmp_product_carry_0(30),
      O => tmp_product_carry_i_4_n_20
    );
tmp_product_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => DOUTBDOUT(29),
      I1 => Q(1),
      I2 => tmp_product_carry_0(29),
      O => tmp_product_carry_i_5_n_20
    );
tmp_product_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(28),
      I1 => Q(1),
      I2 => DOUTBDOUT(28),
      O => tmp_product_carry_i_6_n_20
    );
\trunc_ln1_reg_2238[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_812_p2(4),
      I1 => \trunc_ln1_reg_2238_reg[31]\(4),
      I2 => \^sext_ln244_1_fu_584_p1\(3),
      O => \trunc_ln1_reg_2238[0]_i_10_n_20\
    );
\trunc_ln1_reg_2238[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_584_p1\(10),
      I1 => \trunc_ln1_reg_2238_reg[31]\(11),
      I2 => xb_4_fu_812_p2(11),
      I3 => \^sext_ln244_1_fu_584_p1\(11),
      I4 => \trunc_ln1_reg_2238_reg[31]\(12),
      I5 => xb_4_fu_812_p2(12),
      O => \trunc_ln1_reg_2238[0]_i_11_n_20\
    );
\trunc_ln1_reg_2238[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_584_p1\(9),
      I1 => \trunc_ln1_reg_2238_reg[31]\(10),
      I2 => xb_4_fu_812_p2(10),
      I3 => \^sext_ln244_1_fu_584_p1\(10),
      I4 => \trunc_ln1_reg_2238_reg[31]\(11),
      I5 => xb_4_fu_812_p2(11),
      O => \trunc_ln1_reg_2238[0]_i_12_n_20\
    );
\trunc_ln1_reg_2238[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_584_p1\(8),
      I1 => \trunc_ln1_reg_2238_reg[31]\(9),
      I2 => xb_4_fu_812_p2(9),
      I3 => \^sext_ln244_1_fu_584_p1\(9),
      I4 => \trunc_ln1_reg_2238_reg[31]\(10),
      I5 => xb_4_fu_812_p2(10),
      O => \trunc_ln1_reg_2238[0]_i_13_n_20\
    );
\trunc_ln1_reg_2238[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_584_p1\(7),
      I1 => \trunc_ln1_reg_2238_reg[31]\(8),
      I2 => xb_4_fu_812_p2(8),
      I3 => \^sext_ln244_1_fu_584_p1\(8),
      I4 => \trunc_ln1_reg_2238_reg[31]\(9),
      I5 => xb_4_fu_812_p2(9),
      O => \trunc_ln1_reg_2238[0]_i_14_n_20\
    );
\trunc_ln1_reg_2238[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_584_p1\(6),
      I1 => \trunc_ln1_reg_2238_reg[31]\(7),
      I2 => xb_4_fu_812_p2(7),
      I3 => \^sext_ln244_1_fu_584_p1\(7),
      I4 => \trunc_ln1_reg_2238_reg[31]\(8),
      I5 => xb_4_fu_812_p2(8),
      O => \trunc_ln1_reg_2238[0]_i_15_n_20\
    );
\trunc_ln1_reg_2238[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_584_p1\(5),
      I1 => \trunc_ln1_reg_2238_reg[31]\(6),
      I2 => xb_4_fu_812_p2(6),
      I3 => \^sext_ln244_1_fu_584_p1\(6),
      I4 => \trunc_ln1_reg_2238_reg[31]\(7),
      I5 => xb_4_fu_812_p2(7),
      O => \trunc_ln1_reg_2238[0]_i_16_n_20\
    );
\trunc_ln1_reg_2238[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_584_p1\(4),
      I1 => \trunc_ln1_reg_2238_reg[31]\(5),
      I2 => xb_4_fu_812_p2(5),
      I3 => \^sext_ln244_1_fu_584_p1\(5),
      I4 => \trunc_ln1_reg_2238_reg[31]\(6),
      I5 => xb_4_fu_812_p2(6),
      O => \trunc_ln1_reg_2238[0]_i_17_n_20\
    );
\trunc_ln1_reg_2238[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_584_p1\(3),
      I1 => \trunc_ln1_reg_2238_reg[31]\(4),
      I2 => xb_4_fu_812_p2(4),
      I3 => \^sext_ln244_1_fu_584_p1\(4),
      I4 => \trunc_ln1_reg_2238_reg[31]\(5),
      I5 => xb_4_fu_812_p2(5),
      O => \trunc_ln1_reg_2238[0]_i_18_n_20\
    );
\trunc_ln1_reg_2238[0]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_812_p2(3),
      I1 => \trunc_ln1_reg_2238_reg[31]\(3),
      I2 => \^sext_ln244_1_fu_584_p1\(2),
      O => \trunc_ln1_reg_2238[0]_i_19_n_20\
    );
\trunc_ln1_reg_2238[0]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_812_p2(2),
      I1 => \trunc_ln1_reg_2238_reg[31]\(2),
      I2 => \^sext_ln244_1_fu_584_p1\(1),
      O => \trunc_ln1_reg_2238[0]_i_20_n_20\
    );
\trunc_ln1_reg_2238[0]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_812_p2(1),
      I1 => \trunc_ln1_reg_2238_reg[31]\(1),
      I2 => \^sext_ln244_1_fu_584_p1\(0),
      O => \trunc_ln1_reg_2238[0]_i_21_n_20\
    );
\trunc_ln1_reg_2238[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_584_p1\(2),
      I1 => \trunc_ln1_reg_2238_reg[31]\(3),
      I2 => xb_4_fu_812_p2(3),
      I3 => \^sext_ln244_1_fu_584_p1\(3),
      I4 => \trunc_ln1_reg_2238_reg[31]\(4),
      I5 => xb_4_fu_812_p2(4),
      O => \trunc_ln1_reg_2238[0]_i_26_n_20\
    );
\trunc_ln1_reg_2238[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_584_p1\(1),
      I1 => \trunc_ln1_reg_2238_reg[31]\(2),
      I2 => xb_4_fu_812_p2(2),
      I3 => \^sext_ln244_1_fu_584_p1\(2),
      I4 => \trunc_ln1_reg_2238_reg[31]\(3),
      I5 => xb_4_fu_812_p2(3),
      O => \trunc_ln1_reg_2238[0]_i_27_n_20\
    );
\trunc_ln1_reg_2238[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_584_p1\(0),
      I1 => \trunc_ln1_reg_2238_reg[31]\(1),
      I2 => xb_4_fu_812_p2(1),
      I3 => \^sext_ln244_1_fu_584_p1\(1),
      I4 => \trunc_ln1_reg_2238_reg[31]\(2),
      I5 => xb_4_fu_812_p2(2),
      O => \trunc_ln1_reg_2238[0]_i_28_n_20\
    );
\trunc_ln1_reg_2238[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => xb_4_fu_812_p2(0),
      I1 => \trunc_ln1_reg_2238_reg[0]_i_2_0\(0),
      I2 => \trunc_ln1_reg_2238_reg[31]\(0),
      I3 => \^sext_ln244_1_fu_584_p1\(0),
      I4 => \trunc_ln1_reg_2238_reg[31]\(1),
      I5 => xb_4_fu_812_p2(1),
      O => \trunc_ln1_reg_2238[0]_i_29_n_20\
    );
\trunc_ln1_reg_2238[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_812_p2(11),
      I1 => \trunc_ln1_reg_2238_reg[31]\(11),
      I2 => \^sext_ln244_1_fu_584_p1\(10),
      O => \trunc_ln1_reg_2238[0]_i_3_n_20\
    );
\trunc_ln1_reg_2238[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_812_p2(10),
      I1 => \trunc_ln1_reg_2238_reg[31]\(10),
      I2 => \^sext_ln244_1_fu_584_p1\(9),
      O => \trunc_ln1_reg_2238[0]_i_4_n_20\
    );
\trunc_ln1_reg_2238[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_812_p2(9),
      I1 => \trunc_ln1_reg_2238_reg[31]\(9),
      I2 => \^sext_ln244_1_fu_584_p1\(8),
      O => \trunc_ln1_reg_2238[0]_i_5_n_20\
    );
\trunc_ln1_reg_2238[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_812_p2(8),
      I1 => \trunc_ln1_reg_2238_reg[31]\(8),
      I2 => \^sext_ln244_1_fu_584_p1\(7),
      O => \trunc_ln1_reg_2238[0]_i_6_n_20\
    );
\trunc_ln1_reg_2238[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_812_p2(7),
      I1 => \trunc_ln1_reg_2238_reg[31]\(7),
      I2 => \^sext_ln244_1_fu_584_p1\(6),
      O => \trunc_ln1_reg_2238[0]_i_7_n_20\
    );
\trunc_ln1_reg_2238[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_812_p2(6),
      I1 => \trunc_ln1_reg_2238_reg[31]\(6),
      I2 => \^sext_ln244_1_fu_584_p1\(5),
      O => \trunc_ln1_reg_2238[0]_i_8_n_20\
    );
\trunc_ln1_reg_2238[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_812_p2(5),
      I1 => \trunc_ln1_reg_2238_reg[31]\(5),
      I2 => \^sext_ln244_1_fu_584_p1\(4),
      O => \trunc_ln1_reg_2238[0]_i_9_n_20\
    );
\trunc_ln1_reg_2238[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_584_p1\(26),
      I1 => \trunc_ln1_reg_2238_reg[31]\(27),
      I2 => xb_4_fu_812_p2(27),
      I3 => \^sext_ln244_1_fu_584_p1\(27),
      I4 => \trunc_ln1_reg_2238_reg[31]\(28),
      I5 => xb_4_fu_812_p2(28),
      O => \trunc_ln1_reg_2238[16]_i_10_n_20\
    );
\trunc_ln1_reg_2238[16]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_584_p1\(25),
      I1 => \trunc_ln1_reg_2238_reg[31]\(26),
      I2 => xb_4_fu_812_p2(26),
      I3 => \^sext_ln244_1_fu_584_p1\(26),
      I4 => \trunc_ln1_reg_2238_reg[31]\(27),
      I5 => xb_4_fu_812_p2(27),
      O => \trunc_ln1_reg_2238[16]_i_11_n_20\
    );
\trunc_ln1_reg_2238[16]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_584_p1\(24),
      I1 => \trunc_ln1_reg_2238_reg[31]\(25),
      I2 => xb_4_fu_812_p2(25),
      I3 => \^sext_ln244_1_fu_584_p1\(25),
      I4 => \trunc_ln1_reg_2238_reg[31]\(26),
      I5 => xb_4_fu_812_p2(26),
      O => \trunc_ln1_reg_2238[16]_i_12_n_20\
    );
\trunc_ln1_reg_2238[16]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_584_p1\(23),
      I1 => \trunc_ln1_reg_2238_reg[31]\(24),
      I2 => xb_4_fu_812_p2(24),
      I3 => \^sext_ln244_1_fu_584_p1\(24),
      I4 => \trunc_ln1_reg_2238_reg[31]\(25),
      I5 => xb_4_fu_812_p2(25),
      O => \trunc_ln1_reg_2238[16]_i_13_n_20\
    );
\trunc_ln1_reg_2238[16]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_584_p1\(22),
      I1 => \trunc_ln1_reg_2238_reg[31]\(23),
      I2 => xb_4_fu_812_p2(23),
      I3 => \^sext_ln244_1_fu_584_p1\(23),
      I4 => \trunc_ln1_reg_2238_reg[31]\(24),
      I5 => xb_4_fu_812_p2(24),
      O => \trunc_ln1_reg_2238[16]_i_14_n_20\
    );
\trunc_ln1_reg_2238[16]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_584_p1\(21),
      I1 => \trunc_ln1_reg_2238_reg[31]\(22),
      I2 => xb_4_fu_812_p2(22),
      I3 => \^sext_ln244_1_fu_584_p1\(22),
      I4 => \trunc_ln1_reg_2238_reg[31]\(23),
      I5 => xb_4_fu_812_p2(23),
      O => \trunc_ln1_reg_2238[16]_i_15_n_20\
    );
\trunc_ln1_reg_2238[16]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_584_p1\(20),
      I1 => \trunc_ln1_reg_2238_reg[31]\(21),
      I2 => xb_4_fu_812_p2(21),
      I3 => \^sext_ln244_1_fu_584_p1\(21),
      I4 => \trunc_ln1_reg_2238_reg[31]\(22),
      I5 => xb_4_fu_812_p2(22),
      O => \trunc_ln1_reg_2238[16]_i_16_n_20\
    );
\trunc_ln1_reg_2238[16]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_584_p1\(19),
      I1 => \trunc_ln1_reg_2238_reg[31]\(20),
      I2 => xb_4_fu_812_p2(20),
      I3 => \^sext_ln244_1_fu_584_p1\(20),
      I4 => \trunc_ln1_reg_2238_reg[31]\(21),
      I5 => xb_4_fu_812_p2(21),
      O => \trunc_ln1_reg_2238[16]_i_17_n_20\
    );
\trunc_ln1_reg_2238[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_812_p2(27),
      I1 => \trunc_ln1_reg_2238_reg[31]\(27),
      I2 => \^sext_ln244_1_fu_584_p1\(26),
      O => \trunc_ln1_reg_2238[16]_i_2_n_20\
    );
\trunc_ln1_reg_2238[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_812_p2(26),
      I1 => \trunc_ln1_reg_2238_reg[31]\(26),
      I2 => \^sext_ln244_1_fu_584_p1\(25),
      O => \trunc_ln1_reg_2238[16]_i_3_n_20\
    );
\trunc_ln1_reg_2238[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_812_p2(25),
      I1 => \trunc_ln1_reg_2238_reg[31]\(25),
      I2 => \^sext_ln244_1_fu_584_p1\(24),
      O => \trunc_ln1_reg_2238[16]_i_4_n_20\
    );
\trunc_ln1_reg_2238[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_812_p2(24),
      I1 => \trunc_ln1_reg_2238_reg[31]\(24),
      I2 => \^sext_ln244_1_fu_584_p1\(23),
      O => \trunc_ln1_reg_2238[16]_i_5_n_20\
    );
\trunc_ln1_reg_2238[16]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_812_p2(23),
      I1 => \trunc_ln1_reg_2238_reg[31]\(23),
      I2 => \^sext_ln244_1_fu_584_p1\(22),
      O => \trunc_ln1_reg_2238[16]_i_6_n_20\
    );
\trunc_ln1_reg_2238[16]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_812_p2(22),
      I1 => \trunc_ln1_reg_2238_reg[31]\(22),
      I2 => \^sext_ln244_1_fu_584_p1\(21),
      O => \trunc_ln1_reg_2238[16]_i_7_n_20\
    );
\trunc_ln1_reg_2238[16]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_812_p2(21),
      I1 => \trunc_ln1_reg_2238_reg[31]\(21),
      I2 => \^sext_ln244_1_fu_584_p1\(20),
      O => \trunc_ln1_reg_2238[16]_i_8_n_20\
    );
\trunc_ln1_reg_2238[16]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_812_p2(20),
      I1 => \trunc_ln1_reg_2238_reg[31]\(20),
      I2 => \^sext_ln244_1_fu_584_p1\(19),
      O => \trunc_ln1_reg_2238[16]_i_9_n_20\
    );
\trunc_ln1_reg_2238[24]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => \trunc_ln1_reg_2238_reg[31]\(35),
      I1 => \^sext_ln244_1_fu_584_p1\(34),
      I2 => xb_4_fu_812_p2(36),
      I3 => \trunc_ln1_reg_2238_reg[31]\(36),
      I4 => \trunc_ln1_reg_2238[24]_i_2_n_20\,
      O => \trunc_ln1_reg_2238[24]_i_10_n_20\
    );
\trunc_ln1_reg_2238[24]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => xb_4_fu_812_p2(35),
      I1 => \trunc_ln1_reg_2238_reg[31]\(35),
      I2 => \^sext_ln244_1_fu_584_p1\(34),
      I3 => \^sext_ln244_1_fu_584_p1\(33),
      I4 => \trunc_ln1_reg_2238_reg[31]\(34),
      I5 => xb_4_fu_812_p2(34),
      O => \trunc_ln1_reg_2238[24]_i_11_n_20\
    );
\trunc_ln1_reg_2238[24]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_584_p1\(32),
      I1 => \trunc_ln1_reg_2238_reg[31]\(33),
      I2 => xb_4_fu_812_p2(33),
      I3 => \^sext_ln244_1_fu_584_p1\(33),
      I4 => \trunc_ln1_reg_2238_reg[31]\(34),
      I5 => xb_4_fu_812_p2(34),
      O => \trunc_ln1_reg_2238[24]_i_12_n_20\
    );
\trunc_ln1_reg_2238[24]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_584_p1\(31),
      I1 => \trunc_ln1_reg_2238_reg[31]\(32),
      I2 => xb_4_fu_812_p2(32),
      I3 => \^sext_ln244_1_fu_584_p1\(32),
      I4 => \trunc_ln1_reg_2238_reg[31]\(33),
      I5 => xb_4_fu_812_p2(33),
      O => \trunc_ln1_reg_2238[24]_i_13_n_20\
    );
\trunc_ln1_reg_2238[24]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_584_p1\(30),
      I1 => \trunc_ln1_reg_2238_reg[31]\(31),
      I2 => xb_4_fu_812_p2(31),
      I3 => \^sext_ln244_1_fu_584_p1\(31),
      I4 => \trunc_ln1_reg_2238_reg[31]\(32),
      I5 => xb_4_fu_812_p2(32),
      O => \trunc_ln1_reg_2238[24]_i_14_n_20\
    );
\trunc_ln1_reg_2238[24]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_584_p1\(29),
      I1 => \trunc_ln1_reg_2238_reg[31]\(30),
      I2 => xb_4_fu_812_p2(30),
      I3 => \^sext_ln244_1_fu_584_p1\(30),
      I4 => \trunc_ln1_reg_2238_reg[31]\(31),
      I5 => xb_4_fu_812_p2(31),
      O => \trunc_ln1_reg_2238[24]_i_15_n_20\
    );
\trunc_ln1_reg_2238[24]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_584_p1\(28),
      I1 => \trunc_ln1_reg_2238_reg[31]\(29),
      I2 => xb_4_fu_812_p2(29),
      I3 => \^sext_ln244_1_fu_584_p1\(29),
      I4 => \trunc_ln1_reg_2238_reg[31]\(30),
      I5 => xb_4_fu_812_p2(30),
      O => \trunc_ln1_reg_2238[24]_i_16_n_20\
    );
\trunc_ln1_reg_2238[24]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_584_p1\(27),
      I1 => \trunc_ln1_reg_2238_reg[31]\(28),
      I2 => xb_4_fu_812_p2(28),
      I3 => \^sext_ln244_1_fu_584_p1\(28),
      I4 => \trunc_ln1_reg_2238_reg[31]\(29),
      I5 => xb_4_fu_812_p2(29),
      O => \trunc_ln1_reg_2238[24]_i_17_n_20\
    );
\trunc_ln1_reg_2238[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \trunc_ln1_reg_2238_reg[31]\(35),
      I1 => \^sext_ln244_1_fu_584_p1\(34),
      I2 => xb_4_fu_812_p2(35),
      O => \trunc_ln1_reg_2238[24]_i_2_n_20\
    );
\trunc_ln1_reg_2238[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^sext_ln244_1_fu_584_p1\(34),
      I1 => \trunc_ln1_reg_2238_reg[31]\(35),
      I2 => xb_4_fu_812_p2(35),
      O => \trunc_ln1_reg_2238[24]_i_3_n_20\
    );
\trunc_ln1_reg_2238[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_812_p2(33),
      I1 => \trunc_ln1_reg_2238_reg[31]\(33),
      I2 => \^sext_ln244_1_fu_584_p1\(32),
      O => \trunc_ln1_reg_2238[24]_i_4_n_20\
    );
\trunc_ln1_reg_2238[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_812_p2(32),
      I1 => \trunc_ln1_reg_2238_reg[31]\(32),
      I2 => \^sext_ln244_1_fu_584_p1\(31),
      O => \trunc_ln1_reg_2238[24]_i_5_n_20\
    );
\trunc_ln1_reg_2238[24]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_812_p2(31),
      I1 => \trunc_ln1_reg_2238_reg[31]\(31),
      I2 => \^sext_ln244_1_fu_584_p1\(30),
      O => \trunc_ln1_reg_2238[24]_i_6_n_20\
    );
\trunc_ln1_reg_2238[24]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_812_p2(30),
      I1 => \trunc_ln1_reg_2238_reg[31]\(30),
      I2 => \^sext_ln244_1_fu_584_p1\(29),
      O => \trunc_ln1_reg_2238[24]_i_7_n_20\
    );
\trunc_ln1_reg_2238[24]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_812_p2(29),
      I1 => \trunc_ln1_reg_2238_reg[31]\(29),
      I2 => \^sext_ln244_1_fu_584_p1\(28),
      O => \trunc_ln1_reg_2238[24]_i_8_n_20\
    );
\trunc_ln1_reg_2238[24]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_812_p2(28),
      I1 => \trunc_ln1_reg_2238_reg[31]\(28),
      I2 => \^sext_ln244_1_fu_584_p1\(27),
      O => \trunc_ln1_reg_2238[24]_i_9_n_20\
    );
\trunc_ln1_reg_2238[31]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E11E1EE1"
    )
        port map (
      I0 => xb_4_fu_812_p2(36),
      I1 => \trunc_ln1_reg_2238_reg[31]\(36),
      I2 => xb_4_fu_812_p2(37),
      I3 => \trunc_ln1_reg_2238_reg[31]\(37),
      I4 => \trunc_ln1_reg_2238[31]_i_7_n_20\,
      O => \trunc_ln1_reg_2238[31]_i_14_n_20\
    );
\trunc_ln1_reg_2238[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B00B"
    )
        port map (
      I0 => \trunc_ln1_reg_2238_reg[31]\(35),
      I1 => \^sext_ln244_1_fu_584_p1\(34),
      I2 => xb_4_fu_812_p2(36),
      I3 => \trunc_ln1_reg_2238_reg[31]\(36),
      O => \trunc_ln1_reg_2238[31]_i_7_n_20\
    );
\trunc_ln1_reg_2238[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_584_p1\(18),
      I1 => \trunc_ln1_reg_2238_reg[31]\(19),
      I2 => xb_4_fu_812_p2(19),
      I3 => \^sext_ln244_1_fu_584_p1\(19),
      I4 => \trunc_ln1_reg_2238_reg[31]\(20),
      I5 => xb_4_fu_812_p2(20),
      O => \trunc_ln1_reg_2238[8]_i_10_n_20\
    );
\trunc_ln1_reg_2238[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_584_p1\(17),
      I1 => \trunc_ln1_reg_2238_reg[31]\(18),
      I2 => xb_4_fu_812_p2(18),
      I3 => \^sext_ln244_1_fu_584_p1\(18),
      I4 => \trunc_ln1_reg_2238_reg[31]\(19),
      I5 => xb_4_fu_812_p2(19),
      O => \trunc_ln1_reg_2238[8]_i_11_n_20\
    );
\trunc_ln1_reg_2238[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_584_p1\(16),
      I1 => \trunc_ln1_reg_2238_reg[31]\(17),
      I2 => xb_4_fu_812_p2(17),
      I3 => \^sext_ln244_1_fu_584_p1\(17),
      I4 => \trunc_ln1_reg_2238_reg[31]\(18),
      I5 => xb_4_fu_812_p2(18),
      O => \trunc_ln1_reg_2238[8]_i_12_n_20\
    );
\trunc_ln1_reg_2238[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_584_p1\(15),
      I1 => \trunc_ln1_reg_2238_reg[31]\(16),
      I2 => xb_4_fu_812_p2(16),
      I3 => \^sext_ln244_1_fu_584_p1\(16),
      I4 => \trunc_ln1_reg_2238_reg[31]\(17),
      I5 => xb_4_fu_812_p2(17),
      O => \trunc_ln1_reg_2238[8]_i_13_n_20\
    );
\trunc_ln1_reg_2238[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_584_p1\(14),
      I1 => \trunc_ln1_reg_2238_reg[31]\(15),
      I2 => xb_4_fu_812_p2(15),
      I3 => \^sext_ln244_1_fu_584_p1\(15),
      I4 => \trunc_ln1_reg_2238_reg[31]\(16),
      I5 => xb_4_fu_812_p2(16),
      O => \trunc_ln1_reg_2238[8]_i_14_n_20\
    );
\trunc_ln1_reg_2238[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_584_p1\(13),
      I1 => \trunc_ln1_reg_2238_reg[31]\(14),
      I2 => xb_4_fu_812_p2(14),
      I3 => \^sext_ln244_1_fu_584_p1\(14),
      I4 => \trunc_ln1_reg_2238_reg[31]\(15),
      I5 => xb_4_fu_812_p2(15),
      O => \trunc_ln1_reg_2238[8]_i_15_n_20\
    );
\trunc_ln1_reg_2238[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_584_p1\(12),
      I1 => \trunc_ln1_reg_2238_reg[31]\(13),
      I2 => xb_4_fu_812_p2(13),
      I3 => \^sext_ln244_1_fu_584_p1\(13),
      I4 => \trunc_ln1_reg_2238_reg[31]\(14),
      I5 => xb_4_fu_812_p2(14),
      O => \trunc_ln1_reg_2238[8]_i_16_n_20\
    );
\trunc_ln1_reg_2238[8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_584_p1\(11),
      I1 => \trunc_ln1_reg_2238_reg[31]\(12),
      I2 => xb_4_fu_812_p2(12),
      I3 => \^sext_ln244_1_fu_584_p1\(12),
      I4 => \trunc_ln1_reg_2238_reg[31]\(13),
      I5 => xb_4_fu_812_p2(13),
      O => \trunc_ln1_reg_2238[8]_i_17_n_20\
    );
\trunc_ln1_reg_2238[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_812_p2(19),
      I1 => \trunc_ln1_reg_2238_reg[31]\(19),
      I2 => \^sext_ln244_1_fu_584_p1\(18),
      O => \trunc_ln1_reg_2238[8]_i_2_n_20\
    );
\trunc_ln1_reg_2238[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_812_p2(18),
      I1 => \trunc_ln1_reg_2238_reg[31]\(18),
      I2 => \^sext_ln244_1_fu_584_p1\(17),
      O => \trunc_ln1_reg_2238[8]_i_3_n_20\
    );
\trunc_ln1_reg_2238[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_812_p2(17),
      I1 => \trunc_ln1_reg_2238_reg[31]\(17),
      I2 => \^sext_ln244_1_fu_584_p1\(16),
      O => \trunc_ln1_reg_2238[8]_i_4_n_20\
    );
\trunc_ln1_reg_2238[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_812_p2(16),
      I1 => \trunc_ln1_reg_2238_reg[31]\(16),
      I2 => \^sext_ln244_1_fu_584_p1\(15),
      O => \trunc_ln1_reg_2238[8]_i_5_n_20\
    );
\trunc_ln1_reg_2238[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_812_p2(15),
      I1 => \trunc_ln1_reg_2238_reg[31]\(15),
      I2 => \^sext_ln244_1_fu_584_p1\(14),
      O => \trunc_ln1_reg_2238[8]_i_6_n_20\
    );
\trunc_ln1_reg_2238[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_812_p2(14),
      I1 => \trunc_ln1_reg_2238_reg[31]\(14),
      I2 => \^sext_ln244_1_fu_584_p1\(13),
      O => \trunc_ln1_reg_2238[8]_i_7_n_20\
    );
\trunc_ln1_reg_2238[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_812_p2(13),
      I1 => \trunc_ln1_reg_2238_reg[31]\(13),
      I2 => \^sext_ln244_1_fu_584_p1\(12),
      O => \trunc_ln1_reg_2238[8]_i_8_n_20\
    );
\trunc_ln1_reg_2238[8]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_812_p2(12),
      I1 => \trunc_ln1_reg_2238_reg[31]\(12),
      I2 => \^sext_ln244_1_fu_584_p1\(11),
      O => \trunc_ln1_reg_2238[8]_i_9_n_20\
    );
\trunc_ln1_reg_2238_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln1_reg_2238_reg[0]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \trunc_ln1_reg_2238_reg[0]_i_1_n_20\,
      CO(6) => \trunc_ln1_reg_2238_reg[0]_i_1_n_21\,
      CO(5) => \trunc_ln1_reg_2238_reg[0]_i_1_n_22\,
      CO(4) => \trunc_ln1_reg_2238_reg[0]_i_1_n_23\,
      CO(3) => \trunc_ln1_reg_2238_reg[0]_i_1_n_24\,
      CO(2) => \trunc_ln1_reg_2238_reg[0]_i_1_n_25\,
      CO(1) => \trunc_ln1_reg_2238_reg[0]_i_1_n_26\,
      CO(0) => \trunc_ln1_reg_2238_reg[0]_i_1_n_27\,
      DI(7) => \trunc_ln1_reg_2238[0]_i_3_n_20\,
      DI(6) => \trunc_ln1_reg_2238[0]_i_4_n_20\,
      DI(5) => \trunc_ln1_reg_2238[0]_i_5_n_20\,
      DI(4) => \trunc_ln1_reg_2238[0]_i_6_n_20\,
      DI(3) => \trunc_ln1_reg_2238[0]_i_7_n_20\,
      DI(2) => \trunc_ln1_reg_2238[0]_i_8_n_20\,
      DI(1) => \trunc_ln1_reg_2238[0]_i_9_n_20\,
      DI(0) => \trunc_ln1_reg_2238[0]_i_10_n_20\,
      O(7) => \trunc_ln255_1_reg_2209_reg[43]\(0),
      O(6 downto 0) => \NLW_trunc_ln1_reg_2238_reg[0]_i_1_O_UNCONNECTED\(6 downto 0),
      S(7) => \trunc_ln1_reg_2238[0]_i_11_n_20\,
      S(6) => \trunc_ln1_reg_2238[0]_i_12_n_20\,
      S(5) => \trunc_ln1_reg_2238[0]_i_13_n_20\,
      S(4) => \trunc_ln1_reg_2238[0]_i_14_n_20\,
      S(3) => \trunc_ln1_reg_2238[0]_i_15_n_20\,
      S(2) => \trunc_ln1_reg_2238[0]_i_16_n_20\,
      S(1) => \trunc_ln1_reg_2238[0]_i_17_n_20\,
      S(0) => \trunc_ln1_reg_2238[0]_i_18_n_20\
    );
\trunc_ln1_reg_2238_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \trunc_ln1_reg_2238_reg[0]_i_2_n_20\,
      CO(6) => \trunc_ln1_reg_2238_reg[0]_i_2_n_21\,
      CO(5) => \trunc_ln1_reg_2238_reg[0]_i_2_n_22\,
      CO(4) => \trunc_ln1_reg_2238_reg[0]_i_2_n_23\,
      CO(3) => \trunc_ln1_reg_2238_reg[0]_i_2_n_24\,
      CO(2) => \trunc_ln1_reg_2238_reg[0]_i_2_n_25\,
      CO(1) => \trunc_ln1_reg_2238_reg[0]_i_2_n_26\,
      CO(0) => \trunc_ln1_reg_2238_reg[0]_i_2_n_27\,
      DI(7) => \trunc_ln1_reg_2238[0]_i_19_n_20\,
      DI(6) => \trunc_ln1_reg_2238[0]_i_20_n_20\,
      DI(5) => \trunc_ln1_reg_2238[0]_i_21_n_20\,
      DI(4 downto 1) => \trunc_ln1_reg_2238_reg[0]\(3 downto 0),
      DI(0) => '0',
      O(7 downto 0) => \NLW_trunc_ln1_reg_2238_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \trunc_ln1_reg_2238[0]_i_26_n_20\,
      S(6) => \trunc_ln1_reg_2238[0]_i_27_n_20\,
      S(5) => \trunc_ln1_reg_2238[0]_i_28_n_20\,
      S(4) => \trunc_ln1_reg_2238[0]_i_29_n_20\,
      S(3 downto 0) => \trunc_ln1_reg_2238_reg[0]_0\(3 downto 0)
    );
\trunc_ln1_reg_2238_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln1_reg_2238_reg[8]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \trunc_ln1_reg_2238_reg[16]_i_1_n_20\,
      CO(6) => \trunc_ln1_reg_2238_reg[16]_i_1_n_21\,
      CO(5) => \trunc_ln1_reg_2238_reg[16]_i_1_n_22\,
      CO(4) => \trunc_ln1_reg_2238_reg[16]_i_1_n_23\,
      CO(3) => \trunc_ln1_reg_2238_reg[16]_i_1_n_24\,
      CO(2) => \trunc_ln1_reg_2238_reg[16]_i_1_n_25\,
      CO(1) => \trunc_ln1_reg_2238_reg[16]_i_1_n_26\,
      CO(0) => \trunc_ln1_reg_2238_reg[16]_i_1_n_27\,
      DI(7) => \trunc_ln1_reg_2238[16]_i_2_n_20\,
      DI(6) => \trunc_ln1_reg_2238[16]_i_3_n_20\,
      DI(5) => \trunc_ln1_reg_2238[16]_i_4_n_20\,
      DI(4) => \trunc_ln1_reg_2238[16]_i_5_n_20\,
      DI(3) => \trunc_ln1_reg_2238[16]_i_6_n_20\,
      DI(2) => \trunc_ln1_reg_2238[16]_i_7_n_20\,
      DI(1) => \trunc_ln1_reg_2238[16]_i_8_n_20\,
      DI(0) => \trunc_ln1_reg_2238[16]_i_9_n_20\,
      O(7 downto 0) => \trunc_ln255_1_reg_2209_reg[43]\(16 downto 9),
      S(7) => \trunc_ln1_reg_2238[16]_i_10_n_20\,
      S(6) => \trunc_ln1_reg_2238[16]_i_11_n_20\,
      S(5) => \trunc_ln1_reg_2238[16]_i_12_n_20\,
      S(4) => \trunc_ln1_reg_2238[16]_i_13_n_20\,
      S(3) => \trunc_ln1_reg_2238[16]_i_14_n_20\,
      S(2) => \trunc_ln1_reg_2238[16]_i_15_n_20\,
      S(1) => \trunc_ln1_reg_2238[16]_i_16_n_20\,
      S(0) => \trunc_ln1_reg_2238[16]_i_17_n_20\
    );
\trunc_ln1_reg_2238_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln1_reg_2238_reg[16]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \trunc_ln1_reg_2238_reg[24]_i_1_n_20\,
      CO(6) => \trunc_ln1_reg_2238_reg[24]_i_1_n_21\,
      CO(5) => \trunc_ln1_reg_2238_reg[24]_i_1_n_22\,
      CO(4) => \trunc_ln1_reg_2238_reg[24]_i_1_n_23\,
      CO(3) => \trunc_ln1_reg_2238_reg[24]_i_1_n_24\,
      CO(2) => \trunc_ln1_reg_2238_reg[24]_i_1_n_25\,
      CO(1) => \trunc_ln1_reg_2238_reg[24]_i_1_n_26\,
      CO(0) => \trunc_ln1_reg_2238_reg[24]_i_1_n_27\,
      DI(7) => \trunc_ln1_reg_2238[24]_i_2_n_20\,
      DI(6) => \trunc_ln1_reg_2238[24]_i_3_n_20\,
      DI(5) => \trunc_ln1_reg_2238[24]_i_4_n_20\,
      DI(4) => \trunc_ln1_reg_2238[24]_i_5_n_20\,
      DI(3) => \trunc_ln1_reg_2238[24]_i_6_n_20\,
      DI(2) => \trunc_ln1_reg_2238[24]_i_7_n_20\,
      DI(1) => \trunc_ln1_reg_2238[24]_i_8_n_20\,
      DI(0) => \trunc_ln1_reg_2238[24]_i_9_n_20\,
      O(7 downto 0) => \trunc_ln255_1_reg_2209_reg[43]\(24 downto 17),
      S(7) => \trunc_ln1_reg_2238[24]_i_10_n_20\,
      S(6) => \trunc_ln1_reg_2238[24]_i_11_n_20\,
      S(5) => \trunc_ln1_reg_2238[24]_i_12_n_20\,
      S(4) => \trunc_ln1_reg_2238[24]_i_13_n_20\,
      S(3) => \trunc_ln1_reg_2238[24]_i_14_n_20\,
      S(2) => \trunc_ln1_reg_2238[24]_i_15_n_20\,
      S(1) => \trunc_ln1_reg_2238[24]_i_16_n_20\,
      S(0) => \trunc_ln1_reg_2238[24]_i_17_n_20\
    );
\trunc_ln1_reg_2238_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln1_reg_2238_reg[24]_i_1_n_20\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_trunc_ln1_reg_2238_reg[31]_i_1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \trunc_ln1_reg_2238_reg[31]_i_1_n_22\,
      CO(4) => \trunc_ln1_reg_2238_reg[31]_i_1_n_23\,
      CO(3) => \trunc_ln1_reg_2238_reg[31]_i_1_n_24\,
      CO(2) => \trunc_ln1_reg_2238_reg[31]_i_1_n_25\,
      CO(1) => \trunc_ln1_reg_2238_reg[31]_i_1_n_26\,
      CO(0) => \trunc_ln1_reg_2238_reg[31]_i_1_n_27\,
      DI(7 downto 6) => B"00",
      DI(5 downto 1) => \trunc_ln1_reg_2238_reg[31]_0\(4 downto 0),
      DI(0) => \trunc_ln1_reg_2238[31]_i_7_n_20\,
      O(7) => \NLW_trunc_ln1_reg_2238_reg[31]_i_1_O_UNCONNECTED\(7),
      O(6 downto 0) => \trunc_ln255_1_reg_2209_reg[43]\(31 downto 25),
      S(7) => '0',
      S(6 downto 1) => \trunc_ln1_reg_2238_reg[31]_1\(5 downto 0),
      S(0) => \trunc_ln1_reg_2238[31]_i_14_n_20\
    );
\trunc_ln1_reg_2238_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln1_reg_2238_reg[0]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \trunc_ln1_reg_2238_reg[8]_i_1_n_20\,
      CO(6) => \trunc_ln1_reg_2238_reg[8]_i_1_n_21\,
      CO(5) => \trunc_ln1_reg_2238_reg[8]_i_1_n_22\,
      CO(4) => \trunc_ln1_reg_2238_reg[8]_i_1_n_23\,
      CO(3) => \trunc_ln1_reg_2238_reg[8]_i_1_n_24\,
      CO(2) => \trunc_ln1_reg_2238_reg[8]_i_1_n_25\,
      CO(1) => \trunc_ln1_reg_2238_reg[8]_i_1_n_26\,
      CO(0) => \trunc_ln1_reg_2238_reg[8]_i_1_n_27\,
      DI(7) => \trunc_ln1_reg_2238[8]_i_2_n_20\,
      DI(6) => \trunc_ln1_reg_2238[8]_i_3_n_20\,
      DI(5) => \trunc_ln1_reg_2238[8]_i_4_n_20\,
      DI(4) => \trunc_ln1_reg_2238[8]_i_5_n_20\,
      DI(3) => \trunc_ln1_reg_2238[8]_i_6_n_20\,
      DI(2) => \trunc_ln1_reg_2238[8]_i_7_n_20\,
      DI(1) => \trunc_ln1_reg_2238[8]_i_8_n_20\,
      DI(0) => \trunc_ln1_reg_2238[8]_i_9_n_20\,
      O(7 downto 0) => \trunc_ln255_1_reg_2209_reg[43]\(8 downto 1),
      S(7) => \trunc_ln1_reg_2238[8]_i_10_n_20\,
      S(6) => \trunc_ln1_reg_2238[8]_i_11_n_20\,
      S(5) => \trunc_ln1_reg_2238[8]_i_12_n_20\,
      S(4) => \trunc_ln1_reg_2238[8]_i_13_n_20\,
      S(3) => \trunc_ln1_reg_2238[8]_i_14_n_20\,
      S(2) => \trunc_ln1_reg_2238[8]_i_15_n_20\,
      S(1) => \trunc_ln1_reg_2238[8]_i_16_n_20\,
      S(0) => \trunc_ln1_reg_2238[8]_i_17_n_20\
    );
\trunc_ln2_reg_2243[17]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_812_p2(28),
      I1 => \trunc_ln1_reg_2238_reg[31]\(28),
      I2 => \^sext_ln244_1_fu_584_p1\(27),
      I3 => \^sext_ln244_1_fu_584_p1\(28),
      I4 => \trunc_ln1_reg_2238_reg[31]\(29),
      I5 => xb_4_fu_812_p2(29),
      O => \trunc_ln2_reg_2243[17]_i_10_n_20\
    );
\trunc_ln2_reg_2243[17]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_812_p2(27),
      I1 => \trunc_ln1_reg_2238_reg[31]\(27),
      I2 => \^sext_ln244_1_fu_584_p1\(26),
      I3 => \^sext_ln244_1_fu_584_p1\(27),
      I4 => \trunc_ln1_reg_2238_reg[31]\(28),
      I5 => xb_4_fu_812_p2(28),
      O => \trunc_ln2_reg_2243[17]_i_11_n_20\
    );
\trunc_ln2_reg_2243[17]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_812_p2(26),
      I1 => \trunc_ln1_reg_2238_reg[31]\(26),
      I2 => \^sext_ln244_1_fu_584_p1\(25),
      I3 => \^sext_ln244_1_fu_584_p1\(26),
      I4 => \trunc_ln1_reg_2238_reg[31]\(27),
      I5 => xb_4_fu_812_p2(27),
      O => \trunc_ln2_reg_2243[17]_i_12_n_20\
    );
\trunc_ln2_reg_2243[17]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_812_p2(25),
      I1 => \trunc_ln1_reg_2238_reg[31]\(25),
      I2 => \^sext_ln244_1_fu_584_p1\(24),
      I3 => \^sext_ln244_1_fu_584_p1\(25),
      I4 => \trunc_ln1_reg_2238_reg[31]\(26),
      I5 => xb_4_fu_812_p2(26),
      O => \trunc_ln2_reg_2243[17]_i_13_n_20\
    );
\trunc_ln2_reg_2243[17]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_812_p2(24),
      I1 => \trunc_ln1_reg_2238_reg[31]\(24),
      I2 => \^sext_ln244_1_fu_584_p1\(23),
      I3 => \^sext_ln244_1_fu_584_p1\(24),
      I4 => \trunc_ln1_reg_2238_reg[31]\(25),
      I5 => xb_4_fu_812_p2(25),
      O => \trunc_ln2_reg_2243[17]_i_14_n_20\
    );
\trunc_ln2_reg_2243[17]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_812_p2(23),
      I1 => \trunc_ln1_reg_2238_reg[31]\(23),
      I2 => \^sext_ln244_1_fu_584_p1\(22),
      I3 => \^sext_ln244_1_fu_584_p1\(23),
      I4 => \trunc_ln1_reg_2238_reg[31]\(24),
      I5 => xb_4_fu_812_p2(24),
      O => \trunc_ln2_reg_2243[17]_i_15_n_20\
    );
\trunc_ln2_reg_2243[17]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_812_p2(22),
      I1 => \trunc_ln1_reg_2238_reg[31]\(22),
      I2 => \^sext_ln244_1_fu_584_p1\(21),
      I3 => \^sext_ln244_1_fu_584_p1\(22),
      I4 => \trunc_ln1_reg_2238_reg[31]\(23),
      I5 => xb_4_fu_812_p2(23),
      O => \trunc_ln2_reg_2243[17]_i_16_n_20\
    );
\trunc_ln2_reg_2243[17]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_812_p2(21),
      I1 => \trunc_ln1_reg_2238_reg[31]\(21),
      I2 => \^sext_ln244_1_fu_584_p1\(20),
      I3 => \^sext_ln244_1_fu_584_p1\(21),
      I4 => \trunc_ln1_reg_2238_reg[31]\(22),
      I5 => xb_4_fu_812_p2(22),
      O => \trunc_ln2_reg_2243[17]_i_17_n_20\
    );
\trunc_ln2_reg_2243[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_812_p2(29),
      I1 => \trunc_ln1_reg_2238_reg[31]\(29),
      I2 => \^sext_ln244_1_fu_584_p1\(28),
      O => \trunc_ln2_reg_2243[17]_i_2_n_20\
    );
\trunc_ln2_reg_2243[17]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_812_p2(28),
      I1 => \trunc_ln1_reg_2238_reg[31]\(28),
      I2 => \^sext_ln244_1_fu_584_p1\(27),
      O => \trunc_ln2_reg_2243[17]_i_3_n_20\
    );
\trunc_ln2_reg_2243[17]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_812_p2(27),
      I1 => \trunc_ln1_reg_2238_reg[31]\(27),
      I2 => \^sext_ln244_1_fu_584_p1\(26),
      O => \trunc_ln2_reg_2243[17]_i_4_n_20\
    );
\trunc_ln2_reg_2243[17]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_812_p2(26),
      I1 => \trunc_ln1_reg_2238_reg[31]\(26),
      I2 => \^sext_ln244_1_fu_584_p1\(25),
      O => \trunc_ln2_reg_2243[17]_i_5_n_20\
    );
\trunc_ln2_reg_2243[17]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_812_p2(25),
      I1 => \trunc_ln1_reg_2238_reg[31]\(25),
      I2 => \^sext_ln244_1_fu_584_p1\(24),
      O => \trunc_ln2_reg_2243[17]_i_6_n_20\
    );
\trunc_ln2_reg_2243[17]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_812_p2(24),
      I1 => \trunc_ln1_reg_2238_reg[31]\(24),
      I2 => \^sext_ln244_1_fu_584_p1\(23),
      O => \trunc_ln2_reg_2243[17]_i_7_n_20\
    );
\trunc_ln2_reg_2243[17]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_812_p2(23),
      I1 => \trunc_ln1_reg_2238_reg[31]\(23),
      I2 => \^sext_ln244_1_fu_584_p1\(22),
      O => \trunc_ln2_reg_2243[17]_i_8_n_20\
    );
\trunc_ln2_reg_2243[17]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_812_p2(22),
      I1 => \trunc_ln1_reg_2238_reg[31]\(22),
      I2 => \^sext_ln244_1_fu_584_p1\(21),
      O => \trunc_ln2_reg_2243[17]_i_9_n_20\
    );
\trunc_ln2_reg_2243[1]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_812_p2(6),
      I1 => \trunc_ln1_reg_2238_reg[31]\(6),
      I2 => \^sext_ln244_1_fu_584_p1\(5),
      O => \trunc_ln2_reg_2243[1]_i_10_n_20\
    );
\trunc_ln2_reg_2243[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_812_p2(12),
      I1 => \trunc_ln1_reg_2238_reg[31]\(12),
      I2 => \^sext_ln244_1_fu_584_p1\(11),
      I3 => \^sext_ln244_1_fu_584_p1\(12),
      I4 => \trunc_ln1_reg_2238_reg[31]\(13),
      I5 => xb_4_fu_812_p2(13),
      O => \trunc_ln2_reg_2243[1]_i_11_n_20\
    );
\trunc_ln2_reg_2243[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_812_p2(11),
      I1 => \trunc_ln1_reg_2238_reg[31]\(11),
      I2 => \^sext_ln244_1_fu_584_p1\(10),
      I3 => \^sext_ln244_1_fu_584_p1\(11),
      I4 => \trunc_ln1_reg_2238_reg[31]\(12),
      I5 => xb_4_fu_812_p2(12),
      O => \trunc_ln2_reg_2243[1]_i_12_n_20\
    );
\trunc_ln2_reg_2243[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_812_p2(10),
      I1 => \trunc_ln1_reg_2238_reg[31]\(10),
      I2 => \^sext_ln244_1_fu_584_p1\(9),
      I3 => \^sext_ln244_1_fu_584_p1\(10),
      I4 => \trunc_ln1_reg_2238_reg[31]\(11),
      I5 => xb_4_fu_812_p2(11),
      O => \trunc_ln2_reg_2243[1]_i_13_n_20\
    );
\trunc_ln2_reg_2243[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_812_p2(9),
      I1 => \trunc_ln1_reg_2238_reg[31]\(9),
      I2 => \^sext_ln244_1_fu_584_p1\(8),
      I3 => \^sext_ln244_1_fu_584_p1\(9),
      I4 => \trunc_ln1_reg_2238_reg[31]\(10),
      I5 => xb_4_fu_812_p2(10),
      O => \trunc_ln2_reg_2243[1]_i_14_n_20\
    );
\trunc_ln2_reg_2243[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_812_p2(8),
      I1 => \trunc_ln1_reg_2238_reg[31]\(8),
      I2 => \^sext_ln244_1_fu_584_p1\(7),
      I3 => \^sext_ln244_1_fu_584_p1\(8),
      I4 => \trunc_ln1_reg_2238_reg[31]\(9),
      I5 => xb_4_fu_812_p2(9),
      O => \trunc_ln2_reg_2243[1]_i_15_n_20\
    );
\trunc_ln2_reg_2243[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_812_p2(7),
      I1 => \trunc_ln1_reg_2238_reg[31]\(7),
      I2 => \^sext_ln244_1_fu_584_p1\(6),
      I3 => \^sext_ln244_1_fu_584_p1\(7),
      I4 => \trunc_ln1_reg_2238_reg[31]\(8),
      I5 => xb_4_fu_812_p2(8),
      O => \trunc_ln2_reg_2243[1]_i_16_n_20\
    );
\trunc_ln2_reg_2243[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_812_p2(6),
      I1 => \trunc_ln1_reg_2238_reg[31]\(6),
      I2 => \^sext_ln244_1_fu_584_p1\(5),
      I3 => \^sext_ln244_1_fu_584_p1\(6),
      I4 => \trunc_ln1_reg_2238_reg[31]\(7),
      I5 => xb_4_fu_812_p2(7),
      O => \trunc_ln2_reg_2243[1]_i_17_n_20\
    );
\trunc_ln2_reg_2243[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_812_p2(5),
      I1 => \trunc_ln1_reg_2238_reg[31]\(5),
      I2 => \^sext_ln244_1_fu_584_p1\(4),
      I3 => \^sext_ln244_1_fu_584_p1\(5),
      I4 => \trunc_ln1_reg_2238_reg[31]\(6),
      I5 => xb_4_fu_812_p2(6),
      O => \trunc_ln2_reg_2243[1]_i_18_n_20\
    );
\trunc_ln2_reg_2243[1]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_812_p2(5),
      I1 => \trunc_ln1_reg_2238_reg[31]\(5),
      I2 => \^sext_ln244_1_fu_584_p1\(4),
      O => \trunc_ln2_reg_2243[1]_i_19_n_20\
    );
\trunc_ln2_reg_2243[1]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_812_p2(4),
      I1 => \trunc_ln1_reg_2238_reg[31]\(4),
      I2 => \^sext_ln244_1_fu_584_p1\(3),
      O => \trunc_ln2_reg_2243[1]_i_20_n_20\
    );
\trunc_ln2_reg_2243[1]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_812_p2(3),
      I1 => \trunc_ln1_reg_2238_reg[31]\(3),
      I2 => \^sext_ln244_1_fu_584_p1\(2),
      O => \trunc_ln2_reg_2243[1]_i_21_n_20\
    );
\trunc_ln2_reg_2243[1]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_812_p2(2),
      I1 => \trunc_ln1_reg_2238_reg[31]\(2),
      I2 => \^sext_ln244_1_fu_584_p1\(1),
      O => \trunc_ln2_reg_2243[1]_i_22_n_20\
    );
\trunc_ln2_reg_2243[1]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_812_p2(1),
      I1 => \trunc_ln1_reg_2238_reg[31]\(1),
      I2 => \^sext_ln244_1_fu_584_p1\(0),
      O => \trunc_ln2_reg_2243[1]_i_23_n_20\
    );
\trunc_ln2_reg_2243[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_812_p2(4),
      I1 => \trunc_ln1_reg_2238_reg[31]\(4),
      I2 => \^sext_ln244_1_fu_584_p1\(3),
      I3 => \^sext_ln244_1_fu_584_p1\(4),
      I4 => \trunc_ln1_reg_2238_reg[31]\(5),
      I5 => xb_4_fu_812_p2(5),
      O => \trunc_ln2_reg_2243[1]_i_27_n_20\
    );
\trunc_ln2_reg_2243[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_812_p2(3),
      I1 => \trunc_ln1_reg_2238_reg[31]\(3),
      I2 => \^sext_ln244_1_fu_584_p1\(2),
      I3 => \^sext_ln244_1_fu_584_p1\(3),
      I4 => \trunc_ln1_reg_2238_reg[31]\(4),
      I5 => xb_4_fu_812_p2(4),
      O => \trunc_ln2_reg_2243[1]_i_28_n_20\
    );
\trunc_ln2_reg_2243[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_812_p2(2),
      I1 => \trunc_ln1_reg_2238_reg[31]\(2),
      I2 => \^sext_ln244_1_fu_584_p1\(1),
      I3 => \^sext_ln244_1_fu_584_p1\(2),
      I4 => \trunc_ln1_reg_2238_reg[31]\(3),
      I5 => xb_4_fu_812_p2(3),
      O => \trunc_ln2_reg_2243[1]_i_29_n_20\
    );
\trunc_ln2_reg_2243[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_812_p2(13),
      I1 => \trunc_ln1_reg_2238_reg[31]\(13),
      I2 => \^sext_ln244_1_fu_584_p1\(12),
      O => \trunc_ln2_reg_2243[1]_i_3_n_20\
    );
\trunc_ln2_reg_2243[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_812_p2(1),
      I1 => \trunc_ln1_reg_2238_reg[31]\(1),
      I2 => \^sext_ln244_1_fu_584_p1\(0),
      I3 => \^sext_ln244_1_fu_584_p1\(1),
      I4 => \trunc_ln1_reg_2238_reg[31]\(2),
      I5 => xb_4_fu_812_p2(2),
      O => \trunc_ln2_reg_2243[1]_i_30_n_20\
    );
\trunc_ln2_reg_2243[1]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_812_p2(0),
      I1 => \trunc_ln1_reg_2238_reg[0]_i_2_0\(0),
      I2 => \trunc_ln1_reg_2238_reg[31]\(0),
      I3 => \^sext_ln244_1_fu_584_p1\(0),
      I4 => \trunc_ln1_reg_2238_reg[31]\(1),
      I5 => xb_4_fu_812_p2(1),
      O => \trunc_ln2_reg_2243[1]_i_31_n_20\
    );
\trunc_ln2_reg_2243[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_812_p2(12),
      I1 => \trunc_ln1_reg_2238_reg[31]\(12),
      I2 => \^sext_ln244_1_fu_584_p1\(11),
      O => \trunc_ln2_reg_2243[1]_i_4_n_20\
    );
\trunc_ln2_reg_2243[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_812_p2(11),
      I1 => \trunc_ln1_reg_2238_reg[31]\(11),
      I2 => \^sext_ln244_1_fu_584_p1\(10),
      O => \trunc_ln2_reg_2243[1]_i_5_n_20\
    );
\trunc_ln2_reg_2243[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_812_p2(10),
      I1 => \trunc_ln1_reg_2238_reg[31]\(10),
      I2 => \^sext_ln244_1_fu_584_p1\(9),
      O => \trunc_ln2_reg_2243[1]_i_6_n_20\
    );
\trunc_ln2_reg_2243[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_812_p2(9),
      I1 => \trunc_ln1_reg_2238_reg[31]\(9),
      I2 => \^sext_ln244_1_fu_584_p1\(8),
      O => \trunc_ln2_reg_2243[1]_i_7_n_20\
    );
\trunc_ln2_reg_2243[1]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_812_p2(8),
      I1 => \trunc_ln1_reg_2238_reg[31]\(8),
      I2 => \^sext_ln244_1_fu_584_p1\(7),
      O => \trunc_ln2_reg_2243[1]_i_8_n_20\
    );
\trunc_ln2_reg_2243[1]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_812_p2(7),
      I1 => \trunc_ln1_reg_2238_reg[31]\(7),
      I2 => \^sext_ln244_1_fu_584_p1\(6),
      O => \trunc_ln2_reg_2243[1]_i_9_n_20\
    );
\trunc_ln2_reg_2243[25]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C36996C3"
    )
        port map (
      I0 => \^sext_ln244_1_fu_584_p1\(34),
      I1 => xb_4_fu_812_p2(36),
      I2 => \trunc_ln1_reg_2238_reg[31]\(36),
      I3 => \trunc_ln1_reg_2238_reg[31]\(35),
      I4 => xb_4_fu_812_p2(35),
      O => \trunc_ln2_reg_2243[25]_i_11_n_20\
    );
\trunc_ln2_reg_2243[25]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696699669966969"
    )
        port map (
      I0 => \^sext_ln244_1_fu_584_p1\(34),
      I1 => \trunc_ln1_reg_2238_reg[31]\(35),
      I2 => xb_4_fu_812_p2(35),
      I3 => xb_4_fu_812_p2(34),
      I4 => \trunc_ln1_reg_2238_reg[31]\(34),
      I5 => \^sext_ln244_1_fu_584_p1\(33),
      O => \trunc_ln2_reg_2243[25]_i_12_n_20\
    );
\trunc_ln2_reg_2243[25]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_812_p2(33),
      I1 => \trunc_ln1_reg_2238_reg[31]\(33),
      I2 => \^sext_ln244_1_fu_584_p1\(32),
      I3 => \^sext_ln244_1_fu_584_p1\(33),
      I4 => \trunc_ln1_reg_2238_reg[31]\(34),
      I5 => xb_4_fu_812_p2(34),
      O => \trunc_ln2_reg_2243[25]_i_13_n_20\
    );
\trunc_ln2_reg_2243[25]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_812_p2(32),
      I1 => \trunc_ln1_reg_2238_reg[31]\(32),
      I2 => \^sext_ln244_1_fu_584_p1\(31),
      I3 => \^sext_ln244_1_fu_584_p1\(32),
      I4 => \trunc_ln1_reg_2238_reg[31]\(33),
      I5 => xb_4_fu_812_p2(33),
      O => \trunc_ln2_reg_2243[25]_i_14_n_20\
    );
\trunc_ln2_reg_2243[25]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_812_p2(31),
      I1 => \trunc_ln1_reg_2238_reg[31]\(31),
      I2 => \^sext_ln244_1_fu_584_p1\(30),
      I3 => \^sext_ln244_1_fu_584_p1\(31),
      I4 => \trunc_ln1_reg_2238_reg[31]\(32),
      I5 => xb_4_fu_812_p2(32),
      O => \trunc_ln2_reg_2243[25]_i_15_n_20\
    );
\trunc_ln2_reg_2243[25]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_812_p2(30),
      I1 => \trunc_ln1_reg_2238_reg[31]\(30),
      I2 => \^sext_ln244_1_fu_584_p1\(29),
      I3 => \^sext_ln244_1_fu_584_p1\(30),
      I4 => \trunc_ln1_reg_2238_reg[31]\(31),
      I5 => xb_4_fu_812_p2(31),
      O => \trunc_ln2_reg_2243[25]_i_16_n_20\
    );
\trunc_ln2_reg_2243[25]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_812_p2(29),
      I1 => \trunc_ln1_reg_2238_reg[31]\(29),
      I2 => \^sext_ln244_1_fu_584_p1\(28),
      I3 => \^sext_ln244_1_fu_584_p1\(29),
      I4 => \trunc_ln1_reg_2238_reg[31]\(30),
      I5 => xb_4_fu_812_p2(30),
      O => \trunc_ln2_reg_2243[25]_i_17_n_20\
    );
\trunc_ln2_reg_2243[25]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => xb_4_fu_812_p2(35),
      I1 => \trunc_ln1_reg_2238_reg[31]\(35),
      I2 => \^sext_ln244_1_fu_584_p1\(34),
      O => \trunc_ln2_reg_2243[25]_i_3_n_20\
    );
\trunc_ln2_reg_2243[25]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_812_p2(35),
      I1 => \trunc_ln1_reg_2238_reg[31]\(35),
      I2 => \^sext_ln244_1_fu_584_p1\(34),
      O => \trunc_ln2_reg_2243[25]_i_4_n_20\
    );
\trunc_ln2_reg_2243[25]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_812_p2(34),
      I1 => \trunc_ln1_reg_2238_reg[31]\(34),
      I2 => \^sext_ln244_1_fu_584_p1\(33),
      O => \trunc_ln2_reg_2243[25]_i_5_n_20\
    );
\trunc_ln2_reg_2243[25]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_812_p2(33),
      I1 => \trunc_ln1_reg_2238_reg[31]\(33),
      I2 => \^sext_ln244_1_fu_584_p1\(32),
      O => \trunc_ln2_reg_2243[25]_i_6_n_20\
    );
\trunc_ln2_reg_2243[25]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_812_p2(32),
      I1 => \trunc_ln1_reg_2238_reg[31]\(32),
      I2 => \^sext_ln244_1_fu_584_p1\(31),
      O => \trunc_ln2_reg_2243[25]_i_7_n_20\
    );
\trunc_ln2_reg_2243[25]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_812_p2(31),
      I1 => \trunc_ln1_reg_2238_reg[31]\(31),
      I2 => \^sext_ln244_1_fu_584_p1\(30),
      O => \trunc_ln2_reg_2243[25]_i_8_n_20\
    );
\trunc_ln2_reg_2243[25]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_812_p2(30),
      I1 => \trunc_ln1_reg_2238_reg[31]\(30),
      I2 => \^sext_ln244_1_fu_584_p1\(29),
      O => \trunc_ln2_reg_2243[25]_i_9_n_20\
    );
\trunc_ln2_reg_2243[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_812_p2(20),
      I1 => \trunc_ln1_reg_2238_reg[31]\(20),
      I2 => \^sext_ln244_1_fu_584_p1\(19),
      I3 => \^sext_ln244_1_fu_584_p1\(20),
      I4 => \trunc_ln1_reg_2238_reg[31]\(21),
      I5 => xb_4_fu_812_p2(21),
      O => \trunc_ln2_reg_2243[9]_i_10_n_20\
    );
\trunc_ln2_reg_2243[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_812_p2(19),
      I1 => \trunc_ln1_reg_2238_reg[31]\(19),
      I2 => \^sext_ln244_1_fu_584_p1\(18),
      I3 => \^sext_ln244_1_fu_584_p1\(19),
      I4 => \trunc_ln1_reg_2238_reg[31]\(20),
      I5 => xb_4_fu_812_p2(20),
      O => \trunc_ln2_reg_2243[9]_i_11_n_20\
    );
\trunc_ln2_reg_2243[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_812_p2(18),
      I1 => \trunc_ln1_reg_2238_reg[31]\(18),
      I2 => \^sext_ln244_1_fu_584_p1\(17),
      I3 => \^sext_ln244_1_fu_584_p1\(18),
      I4 => \trunc_ln1_reg_2238_reg[31]\(19),
      I5 => xb_4_fu_812_p2(19),
      O => \trunc_ln2_reg_2243[9]_i_12_n_20\
    );
\trunc_ln2_reg_2243[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_812_p2(17),
      I1 => \trunc_ln1_reg_2238_reg[31]\(17),
      I2 => \^sext_ln244_1_fu_584_p1\(16),
      I3 => \^sext_ln244_1_fu_584_p1\(17),
      I4 => \trunc_ln1_reg_2238_reg[31]\(18),
      I5 => xb_4_fu_812_p2(18),
      O => \trunc_ln2_reg_2243[9]_i_13_n_20\
    );
\trunc_ln2_reg_2243[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_812_p2(16),
      I1 => \trunc_ln1_reg_2238_reg[31]\(16),
      I2 => \^sext_ln244_1_fu_584_p1\(15),
      I3 => \^sext_ln244_1_fu_584_p1\(16),
      I4 => \trunc_ln1_reg_2238_reg[31]\(17),
      I5 => xb_4_fu_812_p2(17),
      O => \trunc_ln2_reg_2243[9]_i_14_n_20\
    );
\trunc_ln2_reg_2243[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_812_p2(15),
      I1 => \trunc_ln1_reg_2238_reg[31]\(15),
      I2 => \^sext_ln244_1_fu_584_p1\(14),
      I3 => \^sext_ln244_1_fu_584_p1\(15),
      I4 => \trunc_ln1_reg_2238_reg[31]\(16),
      I5 => xb_4_fu_812_p2(16),
      O => \trunc_ln2_reg_2243[9]_i_15_n_20\
    );
\trunc_ln2_reg_2243[9]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_812_p2(14),
      I1 => \trunc_ln1_reg_2238_reg[31]\(14),
      I2 => \^sext_ln244_1_fu_584_p1\(13),
      I3 => \^sext_ln244_1_fu_584_p1\(14),
      I4 => \trunc_ln1_reg_2238_reg[31]\(15),
      I5 => xb_4_fu_812_p2(15),
      O => \trunc_ln2_reg_2243[9]_i_16_n_20\
    );
\trunc_ln2_reg_2243[9]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_812_p2(13),
      I1 => \trunc_ln1_reg_2238_reg[31]\(13),
      I2 => \^sext_ln244_1_fu_584_p1\(12),
      I3 => \^sext_ln244_1_fu_584_p1\(13),
      I4 => \trunc_ln1_reg_2238_reg[31]\(14),
      I5 => xb_4_fu_812_p2(14),
      O => \trunc_ln2_reg_2243[9]_i_17_n_20\
    );
\trunc_ln2_reg_2243[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_812_p2(21),
      I1 => \trunc_ln1_reg_2238_reg[31]\(21),
      I2 => \^sext_ln244_1_fu_584_p1\(20),
      O => \trunc_ln2_reg_2243[9]_i_2_n_20\
    );
\trunc_ln2_reg_2243[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_812_p2(20),
      I1 => \trunc_ln1_reg_2238_reg[31]\(20),
      I2 => \^sext_ln244_1_fu_584_p1\(19),
      O => \trunc_ln2_reg_2243[9]_i_3_n_20\
    );
\trunc_ln2_reg_2243[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_812_p2(19),
      I1 => \trunc_ln1_reg_2238_reg[31]\(19),
      I2 => \^sext_ln244_1_fu_584_p1\(18),
      O => \trunc_ln2_reg_2243[9]_i_4_n_20\
    );
\trunc_ln2_reg_2243[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_812_p2(18),
      I1 => \trunc_ln1_reg_2238_reg[31]\(18),
      I2 => \^sext_ln244_1_fu_584_p1\(17),
      O => \trunc_ln2_reg_2243[9]_i_5_n_20\
    );
\trunc_ln2_reg_2243[9]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_812_p2(17),
      I1 => \trunc_ln1_reg_2238_reg[31]\(17),
      I2 => \^sext_ln244_1_fu_584_p1\(16),
      O => \trunc_ln2_reg_2243[9]_i_6_n_20\
    );
\trunc_ln2_reg_2243[9]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_812_p2(16),
      I1 => \trunc_ln1_reg_2238_reg[31]\(16),
      I2 => \^sext_ln244_1_fu_584_p1\(15),
      O => \trunc_ln2_reg_2243[9]_i_7_n_20\
    );
\trunc_ln2_reg_2243[9]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_812_p2(15),
      I1 => \trunc_ln1_reg_2238_reg[31]\(15),
      I2 => \^sext_ln244_1_fu_584_p1\(14),
      O => \trunc_ln2_reg_2243[9]_i_8_n_20\
    );
\trunc_ln2_reg_2243[9]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_812_p2(14),
      I1 => \trunc_ln1_reg_2238_reg[31]\(14),
      I2 => \^sext_ln244_1_fu_584_p1\(13),
      O => \trunc_ln2_reg_2243[9]_i_9_n_20\
    );
\trunc_ln2_reg_2243_reg[17]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln2_reg_2243_reg[9]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \trunc_ln2_reg_2243_reg[17]_i_1_n_20\,
      CO(6) => \trunc_ln2_reg_2243_reg[17]_i_1_n_21\,
      CO(5) => \trunc_ln2_reg_2243_reg[17]_i_1_n_22\,
      CO(4) => \trunc_ln2_reg_2243_reg[17]_i_1_n_23\,
      CO(3) => \trunc_ln2_reg_2243_reg[17]_i_1_n_24\,
      CO(2) => \trunc_ln2_reg_2243_reg[17]_i_1_n_25\,
      CO(1) => \trunc_ln2_reg_2243_reg[17]_i_1_n_26\,
      CO(0) => \trunc_ln2_reg_2243_reg[17]_i_1_n_27\,
      DI(7) => \trunc_ln2_reg_2243[17]_i_2_n_20\,
      DI(6) => \trunc_ln2_reg_2243[17]_i_3_n_20\,
      DI(5) => \trunc_ln2_reg_2243[17]_i_4_n_20\,
      DI(4) => \trunc_ln2_reg_2243[17]_i_5_n_20\,
      DI(3) => \trunc_ln2_reg_2243[17]_i_6_n_20\,
      DI(2) => \trunc_ln2_reg_2243[17]_i_7_n_20\,
      DI(1) => \trunc_ln2_reg_2243[17]_i_8_n_20\,
      DI(0) => \trunc_ln2_reg_2243[17]_i_9_n_20\,
      O(7 downto 0) => \trunc_ln255_1_reg_2209_reg[44]\(17 downto 10),
      S(7) => \trunc_ln2_reg_2243[17]_i_10_n_20\,
      S(6) => \trunc_ln2_reg_2243[17]_i_11_n_20\,
      S(5) => \trunc_ln2_reg_2243[17]_i_12_n_20\,
      S(4) => \trunc_ln2_reg_2243[17]_i_13_n_20\,
      S(3) => \trunc_ln2_reg_2243[17]_i_14_n_20\,
      S(2) => \trunc_ln2_reg_2243[17]_i_15_n_20\,
      S(1) => \trunc_ln2_reg_2243[17]_i_16_n_20\,
      S(0) => \trunc_ln2_reg_2243[17]_i_17_n_20\
    );
\trunc_ln2_reg_2243_reg[1]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln2_reg_2243_reg[1]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \trunc_ln2_reg_2243_reg[1]_i_1_n_20\,
      CO(6) => \trunc_ln2_reg_2243_reg[1]_i_1_n_21\,
      CO(5) => \trunc_ln2_reg_2243_reg[1]_i_1_n_22\,
      CO(4) => \trunc_ln2_reg_2243_reg[1]_i_1_n_23\,
      CO(3) => \trunc_ln2_reg_2243_reg[1]_i_1_n_24\,
      CO(2) => \trunc_ln2_reg_2243_reg[1]_i_1_n_25\,
      CO(1) => \trunc_ln2_reg_2243_reg[1]_i_1_n_26\,
      CO(0) => \trunc_ln2_reg_2243_reg[1]_i_1_n_27\,
      DI(7) => \trunc_ln2_reg_2243[1]_i_3_n_20\,
      DI(6) => \trunc_ln2_reg_2243[1]_i_4_n_20\,
      DI(5) => \trunc_ln2_reg_2243[1]_i_5_n_20\,
      DI(4) => \trunc_ln2_reg_2243[1]_i_6_n_20\,
      DI(3) => \trunc_ln2_reg_2243[1]_i_7_n_20\,
      DI(2) => \trunc_ln2_reg_2243[1]_i_8_n_20\,
      DI(1) => \trunc_ln2_reg_2243[1]_i_9_n_20\,
      DI(0) => \trunc_ln2_reg_2243[1]_i_10_n_20\,
      O(7 downto 6) => \trunc_ln255_1_reg_2209_reg[44]\(1 downto 0),
      O(5 downto 0) => \NLW_trunc_ln2_reg_2243_reg[1]_i_1_O_UNCONNECTED\(5 downto 0),
      S(7) => \trunc_ln2_reg_2243[1]_i_11_n_20\,
      S(6) => \trunc_ln2_reg_2243[1]_i_12_n_20\,
      S(5) => \trunc_ln2_reg_2243[1]_i_13_n_20\,
      S(4) => \trunc_ln2_reg_2243[1]_i_14_n_20\,
      S(3) => \trunc_ln2_reg_2243[1]_i_15_n_20\,
      S(2) => \trunc_ln2_reg_2243[1]_i_16_n_20\,
      S(1) => \trunc_ln2_reg_2243[1]_i_17_n_20\,
      S(0) => \trunc_ln2_reg_2243[1]_i_18_n_20\
    );
\trunc_ln2_reg_2243_reg[1]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \trunc_ln2_reg_2243_reg[1]_i_2_n_20\,
      CO(6) => \trunc_ln2_reg_2243_reg[1]_i_2_n_21\,
      CO(5) => \trunc_ln2_reg_2243_reg[1]_i_2_n_22\,
      CO(4) => \trunc_ln2_reg_2243_reg[1]_i_2_n_23\,
      CO(3) => \trunc_ln2_reg_2243_reg[1]_i_2_n_24\,
      CO(2) => \trunc_ln2_reg_2243_reg[1]_i_2_n_25\,
      CO(1) => \trunc_ln2_reg_2243_reg[1]_i_2_n_26\,
      CO(0) => \trunc_ln2_reg_2243_reg[1]_i_2_n_27\,
      DI(7) => \trunc_ln2_reg_2243[1]_i_19_n_20\,
      DI(6) => \trunc_ln2_reg_2243[1]_i_20_n_20\,
      DI(5) => \trunc_ln2_reg_2243[1]_i_21_n_20\,
      DI(4) => \trunc_ln2_reg_2243[1]_i_22_n_20\,
      DI(3) => \trunc_ln2_reg_2243[1]_i_23_n_20\,
      DI(2 downto 0) => \trunc_ln2_reg_2243_reg[1]\(2 downto 0),
      O(7 downto 0) => \NLW_trunc_ln2_reg_2243_reg[1]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \trunc_ln2_reg_2243[1]_i_27_n_20\,
      S(6) => \trunc_ln2_reg_2243[1]_i_28_n_20\,
      S(5) => \trunc_ln2_reg_2243[1]_i_29_n_20\,
      S(4) => \trunc_ln2_reg_2243[1]_i_30_n_20\,
      S(3) => \trunc_ln2_reg_2243[1]_i_31_n_20\,
      S(2 downto 0) => \trunc_ln2_reg_2243_reg[1]_0\(2 downto 0)
    );
\trunc_ln2_reg_2243_reg[25]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln2_reg_2243_reg[17]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \trunc_ln2_reg_2243_reg[25]_i_1_n_20\,
      CO(6) => \trunc_ln2_reg_2243_reg[25]_i_1_n_21\,
      CO(5) => \trunc_ln2_reg_2243_reg[25]_i_1_n_22\,
      CO(4) => \trunc_ln2_reg_2243_reg[25]_i_1_n_23\,
      CO(3) => \trunc_ln2_reg_2243_reg[25]_i_1_n_24\,
      CO(2) => \trunc_ln2_reg_2243_reg[25]_i_1_n_25\,
      CO(1) => \trunc_ln2_reg_2243_reg[25]_i_1_n_26\,
      CO(0) => \trunc_ln2_reg_2243_reg[25]_i_1_n_27\,
      DI(7) => \trunc_ln2_reg_2243_reg[25]\(0),
      DI(6) => \trunc_ln2_reg_2243[25]_i_3_n_20\,
      DI(5) => \trunc_ln2_reg_2243[25]_i_4_n_20\,
      DI(4) => \trunc_ln2_reg_2243[25]_i_5_n_20\,
      DI(3) => \trunc_ln2_reg_2243[25]_i_6_n_20\,
      DI(2) => \trunc_ln2_reg_2243[25]_i_7_n_20\,
      DI(1) => \trunc_ln2_reg_2243[25]_i_8_n_20\,
      DI(0) => \trunc_ln2_reg_2243[25]_i_9_n_20\,
      O(7 downto 0) => \trunc_ln255_1_reg_2209_reg[44]\(25 downto 18),
      S(7) => \trunc_ln2_reg_2243_reg[25]_0\(0),
      S(6) => \trunc_ln2_reg_2243[25]_i_11_n_20\,
      S(5) => \trunc_ln2_reg_2243[25]_i_12_n_20\,
      S(4) => \trunc_ln2_reg_2243[25]_i_13_n_20\,
      S(3) => \trunc_ln2_reg_2243[25]_i_14_n_20\,
      S(2) => \trunc_ln2_reg_2243[25]_i_15_n_20\,
      S(1) => \trunc_ln2_reg_2243[25]_i_16_n_20\,
      S(0) => \trunc_ln2_reg_2243[25]_i_17_n_20\
    );
\trunc_ln2_reg_2243_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln2_reg_2243_reg[25]_i_1_n_20\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_trunc_ln2_reg_2243_reg[31]_i_1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \trunc_ln2_reg_2243_reg[31]_i_1_n_23\,
      CO(3) => \trunc_ln2_reg_2243_reg[31]_i_1_n_24\,
      CO(2) => \trunc_ln2_reg_2243_reg[31]_i_1_n_25\,
      CO(1) => \trunc_ln2_reg_2243_reg[31]_i_1_n_26\,
      CO(0) => \trunc_ln2_reg_2243_reg[31]_i_1_n_27\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => \trunc_ln2_reg_2243_reg[31]\(4 downto 0),
      O(7 downto 6) => \NLW_trunc_ln2_reg_2243_reg[31]_i_1_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => \trunc_ln255_1_reg_2209_reg[44]\(31 downto 26),
      S(7 downto 6) => B"00",
      S(5 downto 0) => \trunc_ln2_reg_2243_reg[31]_0\(5 downto 0)
    );
\trunc_ln2_reg_2243_reg[9]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln2_reg_2243_reg[1]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \trunc_ln2_reg_2243_reg[9]_i_1_n_20\,
      CO(6) => \trunc_ln2_reg_2243_reg[9]_i_1_n_21\,
      CO(5) => \trunc_ln2_reg_2243_reg[9]_i_1_n_22\,
      CO(4) => \trunc_ln2_reg_2243_reg[9]_i_1_n_23\,
      CO(3) => \trunc_ln2_reg_2243_reg[9]_i_1_n_24\,
      CO(2) => \trunc_ln2_reg_2243_reg[9]_i_1_n_25\,
      CO(1) => \trunc_ln2_reg_2243_reg[9]_i_1_n_26\,
      CO(0) => \trunc_ln2_reg_2243_reg[9]_i_1_n_27\,
      DI(7) => \trunc_ln2_reg_2243[9]_i_2_n_20\,
      DI(6) => \trunc_ln2_reg_2243[9]_i_3_n_20\,
      DI(5) => \trunc_ln2_reg_2243[9]_i_4_n_20\,
      DI(4) => \trunc_ln2_reg_2243[9]_i_5_n_20\,
      DI(3) => \trunc_ln2_reg_2243[9]_i_6_n_20\,
      DI(2) => \trunc_ln2_reg_2243[9]_i_7_n_20\,
      DI(1) => \trunc_ln2_reg_2243[9]_i_8_n_20\,
      DI(0) => \trunc_ln2_reg_2243[9]_i_9_n_20\,
      O(7 downto 0) => \trunc_ln255_1_reg_2209_reg[44]\(9 downto 2),
      S(7) => \trunc_ln2_reg_2243[9]_i_10_n_20\,
      S(6) => \trunc_ln2_reg_2243[9]_i_11_n_20\,
      S(5) => \trunc_ln2_reg_2243[9]_i_12_n_20\,
      S(4) => \trunc_ln2_reg_2243[9]_i_13_n_20\,
      S(3) => \trunc_ln2_reg_2243[9]_i_14_n_20\,
      S(2) => \trunc_ln2_reg_2243[9]_i_15_n_20\,
      S(1) => \trunc_ln2_reg_2243[9]_i_16_n_20\,
      S(0) => \trunc_ln2_reg_2243[9]_i_17_n_20\
    );
\xb_1_fu_282[40]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_584_p1\(34),
      I1 => Q(0),
      I2 => D(0),
      I3 => P(0),
      O => \ap_CS_fsm_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_7s_39_1_1_23 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sext_ln333_1_fu_1772_p1 : out STD_LOGIC_VECTOR ( 34 downto 0 );
    \q0_reg[29]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \xa2_2_fu_254_reg[45]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sext_ln386_fu_1767_p1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \xout1_reg[27]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xa2_2_fu_254_reg[45]_0\ : in STD_LOGIC;
    xa2_2_fu_254_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    P : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \add_ln379_reg_2205_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_product__14_carry_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \xout1_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \xout1_reg[31]\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \xout1_reg[27]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xout1_reg[27]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xout1_reg[31]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_7s_39_1_1_23 : entity is "adpcm_main_mul_32s_7s_39_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_7s_39_1_1_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_7s_39_1_1_23 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \add_ln379_reg_2205[15]_i_2_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_2205[15]_i_3_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_2205[15]_i_4_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_2205[15]_i_5_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_2205[15]_i_6_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_2205[15]_i_7_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_2205[15]_i_8_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_2205[15]_i_9_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_2205[23]_i_2_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_2205[23]_i_3_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_2205[23]_i_4_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_2205[23]_i_5_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_2205[23]_i_6_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_2205[23]_i_7_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_2205[23]_i_8_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_2205[23]_i_9_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_2205[31]_i_2_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_2205[31]_i_3_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_2205[31]_i_4_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_2205[31]_i_5_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_2205[31]_i_6_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_2205[31]_i_7_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_2205[31]_i_8_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_2205[31]_i_9_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_2205[7]_i_2_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_2205[7]_i_3_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_2205[7]_i_4_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_2205[7]_i_5_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_2205[7]_i_6_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_2205[7]_i_7_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_2205[7]_i_8_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_2205[7]_i_9_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_2205_reg[15]_i_1_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_2205_reg[15]_i_1_n_21\ : STD_LOGIC;
  signal \add_ln379_reg_2205_reg[15]_i_1_n_22\ : STD_LOGIC;
  signal \add_ln379_reg_2205_reg[15]_i_1_n_23\ : STD_LOGIC;
  signal \add_ln379_reg_2205_reg[15]_i_1_n_24\ : STD_LOGIC;
  signal \add_ln379_reg_2205_reg[15]_i_1_n_25\ : STD_LOGIC;
  signal \add_ln379_reg_2205_reg[15]_i_1_n_26\ : STD_LOGIC;
  signal \add_ln379_reg_2205_reg[15]_i_1_n_27\ : STD_LOGIC;
  signal \add_ln379_reg_2205_reg[23]_i_1_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_2205_reg[23]_i_1_n_21\ : STD_LOGIC;
  signal \add_ln379_reg_2205_reg[23]_i_1_n_22\ : STD_LOGIC;
  signal \add_ln379_reg_2205_reg[23]_i_1_n_23\ : STD_LOGIC;
  signal \add_ln379_reg_2205_reg[23]_i_1_n_24\ : STD_LOGIC;
  signal \add_ln379_reg_2205_reg[23]_i_1_n_25\ : STD_LOGIC;
  signal \add_ln379_reg_2205_reg[23]_i_1_n_26\ : STD_LOGIC;
  signal \add_ln379_reg_2205_reg[23]_i_1_n_27\ : STD_LOGIC;
  signal \add_ln379_reg_2205_reg[31]_i_1_n_21\ : STD_LOGIC;
  signal \add_ln379_reg_2205_reg[31]_i_1_n_22\ : STD_LOGIC;
  signal \add_ln379_reg_2205_reg[31]_i_1_n_23\ : STD_LOGIC;
  signal \add_ln379_reg_2205_reg[31]_i_1_n_24\ : STD_LOGIC;
  signal \add_ln379_reg_2205_reg[31]_i_1_n_25\ : STD_LOGIC;
  signal \add_ln379_reg_2205_reg[31]_i_1_n_26\ : STD_LOGIC;
  signal \add_ln379_reg_2205_reg[31]_i_1_n_27\ : STD_LOGIC;
  signal \add_ln379_reg_2205_reg[7]_i_1_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_2205_reg[7]_i_1_n_21\ : STD_LOGIC;
  signal \add_ln379_reg_2205_reg[7]_i_1_n_22\ : STD_LOGIC;
  signal \add_ln379_reg_2205_reg[7]_i_1_n_23\ : STD_LOGIC;
  signal \add_ln379_reg_2205_reg[7]_i_1_n_24\ : STD_LOGIC;
  signal \add_ln379_reg_2205_reg[7]_i_1_n_25\ : STD_LOGIC;
  signal \add_ln379_reg_2205_reg[7]_i_1_n_26\ : STD_LOGIC;
  signal \add_ln379_reg_2205_reg[7]_i_1_n_27\ : STD_LOGIC;
  signal grp_fu_474_p0 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \^q0_reg[29]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^sext_ln333_1_fu_1772_p1\ : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal \^sext_ln386_fu_1767_p1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp_product__14_carry__0_i_10__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_11__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_12__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_13__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_14__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_15__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_16__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_17__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_18__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_19__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_1__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_20__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_21__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_22__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_23__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_24__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_2__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_3__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_4__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_5__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_6__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_7__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_8__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_9__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_21\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_22\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_23\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_24\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_25\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_26\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_27\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_10__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_11__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_12__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_13__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_14__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_15__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_16__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_17__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_18__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_19__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_1__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_20__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_21__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_22__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_2__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_3__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_4__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_5__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_6__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_7__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_8__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_9__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_21\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_22\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_23\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_24\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_25\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_26\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_27\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_10__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_11__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_12__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_13__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_14__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_15__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_16__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_17__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_19__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_1__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_21__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_22__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_2__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_3__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_4__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_5__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_6__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_7__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_8__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_9__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_21\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_22\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_23\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_24\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_25\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_26\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_27\ : STD_LOGIC;
  signal \tmp_product__14_carry__3_n_26\ : STD_LOGIC;
  signal \tmp_product__14_carry__3_n_27\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_10__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_11__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_12__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_13__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_14__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_15__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_16__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_17__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_18__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_19__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_1__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_20__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_21__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_22__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_2__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_3__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_4__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_5__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_6__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_7__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_9__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_21\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_22\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_23\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_24\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_25\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_26\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_27\ : STD_LOGIC;
  signal \tmp_product__8_carry_i_1__0_n_20\ : STD_LOGIC;
  signal \tmp_product__8_carry_i_2__0_n_20\ : STD_LOGIC;
  signal \tmp_product__8_carry_i_3__0_n_20\ : STD_LOGIC;
  signal \tmp_product__8_carry_i_4__0_n_20\ : STD_LOGIC;
  signal \tmp_product__8_carry_n_26\ : STD_LOGIC;
  signal \tmp_product__8_carry_n_27\ : STD_LOGIC;
  signal \tmp_product__8_carry_n_35\ : STD_LOGIC;
  signal \tmp_product_carry_i_1__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_2__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_3__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_4__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_5__4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_6__4_n_20\ : STD_LOGIC;
  signal tmp_product_carry_n_25 : STD_LOGIC;
  signal tmp_product_carry_n_26 : STD_LOGIC;
  signal tmp_product_carry_n_27 : STD_LOGIC;
  signal tmp_product_carry_n_32 : STD_LOGIC;
  signal tmp_product_carry_n_33 : STD_LOGIC;
  signal tmp_product_carry_n_34 : STD_LOGIC;
  signal tmp_product_carry_n_35 : STD_LOGIC;
  signal \xout1[11]_i_2_n_20\ : STD_LOGIC;
  signal \xout1[11]_i_3_n_20\ : STD_LOGIC;
  signal \xout1[11]_i_4_n_20\ : STD_LOGIC;
  signal \xout1[11]_i_5_n_20\ : STD_LOGIC;
  signal \xout1[11]_i_6_n_20\ : STD_LOGIC;
  signal \xout1[11]_i_7_n_20\ : STD_LOGIC;
  signal \xout1[11]_i_8_n_20\ : STD_LOGIC;
  signal \xout1[11]_i_9_n_20\ : STD_LOGIC;
  signal \xout1[19]_i_2_n_20\ : STD_LOGIC;
  signal \xout1[19]_i_3_n_20\ : STD_LOGIC;
  signal \xout1[19]_i_4_n_20\ : STD_LOGIC;
  signal \xout1[19]_i_5_n_20\ : STD_LOGIC;
  signal \xout1[19]_i_6_n_20\ : STD_LOGIC;
  signal \xout1[19]_i_7_n_20\ : STD_LOGIC;
  signal \xout1[19]_i_8_n_20\ : STD_LOGIC;
  signal \xout1[19]_i_9_n_20\ : STD_LOGIC;
  signal \xout1[27]_i_10_n_20\ : STD_LOGIC;
  signal \xout1[27]_i_6_n_20\ : STD_LOGIC;
  signal \xout1[27]_i_7_n_20\ : STD_LOGIC;
  signal \xout1[27]_i_8_n_20\ : STD_LOGIC;
  signal \xout1[27]_i_9_n_20\ : STD_LOGIC;
  signal \xout1[3]_i_10_n_20\ : STD_LOGIC;
  signal \xout1[3]_i_13_n_20\ : STD_LOGIC;
  signal \xout1[3]_i_14_n_20\ : STD_LOGIC;
  signal \xout1[3]_i_15_n_20\ : STD_LOGIC;
  signal \xout1[3]_i_16_n_20\ : STD_LOGIC;
  signal \xout1[3]_i_17_n_20\ : STD_LOGIC;
  signal \xout1[3]_i_18_n_20\ : STD_LOGIC;
  signal \xout1[3]_i_3_n_20\ : STD_LOGIC;
  signal \xout1[3]_i_4_n_20\ : STD_LOGIC;
  signal \xout1[3]_i_5_n_20\ : STD_LOGIC;
  signal \xout1[3]_i_6_n_20\ : STD_LOGIC;
  signal \xout1[3]_i_7_n_20\ : STD_LOGIC;
  signal \xout1[3]_i_8_n_20\ : STD_LOGIC;
  signal \xout1[3]_i_9_n_20\ : STD_LOGIC;
  signal \xout1_reg[11]_i_1_n_20\ : STD_LOGIC;
  signal \xout1_reg[11]_i_1_n_21\ : STD_LOGIC;
  signal \xout1_reg[11]_i_1_n_22\ : STD_LOGIC;
  signal \xout1_reg[11]_i_1_n_23\ : STD_LOGIC;
  signal \xout1_reg[11]_i_1_n_24\ : STD_LOGIC;
  signal \xout1_reg[11]_i_1_n_25\ : STD_LOGIC;
  signal \xout1_reg[11]_i_1_n_26\ : STD_LOGIC;
  signal \xout1_reg[11]_i_1_n_27\ : STD_LOGIC;
  signal \xout1_reg[19]_i_1_n_20\ : STD_LOGIC;
  signal \xout1_reg[19]_i_1_n_21\ : STD_LOGIC;
  signal \xout1_reg[19]_i_1_n_22\ : STD_LOGIC;
  signal \xout1_reg[19]_i_1_n_23\ : STD_LOGIC;
  signal \xout1_reg[19]_i_1_n_24\ : STD_LOGIC;
  signal \xout1_reg[19]_i_1_n_25\ : STD_LOGIC;
  signal \xout1_reg[19]_i_1_n_26\ : STD_LOGIC;
  signal \xout1_reg[19]_i_1_n_27\ : STD_LOGIC;
  signal \xout1_reg[27]_i_1_n_20\ : STD_LOGIC;
  signal \xout1_reg[27]_i_1_n_21\ : STD_LOGIC;
  signal \xout1_reg[27]_i_1_n_22\ : STD_LOGIC;
  signal \xout1_reg[27]_i_1_n_23\ : STD_LOGIC;
  signal \xout1_reg[27]_i_1_n_24\ : STD_LOGIC;
  signal \xout1_reg[27]_i_1_n_25\ : STD_LOGIC;
  signal \xout1_reg[27]_i_1_n_26\ : STD_LOGIC;
  signal \xout1_reg[27]_i_1_n_27\ : STD_LOGIC;
  signal \xout1_reg[31]_i_1_n_25\ : STD_LOGIC;
  signal \xout1_reg[31]_i_1_n_26\ : STD_LOGIC;
  signal \xout1_reg[31]_i_1_n_27\ : STD_LOGIC;
  signal \xout1_reg[3]_i_1_n_20\ : STD_LOGIC;
  signal \xout1_reg[3]_i_1_n_21\ : STD_LOGIC;
  signal \xout1_reg[3]_i_1_n_22\ : STD_LOGIC;
  signal \xout1_reg[3]_i_1_n_23\ : STD_LOGIC;
  signal \xout1_reg[3]_i_1_n_24\ : STD_LOGIC;
  signal \xout1_reg[3]_i_1_n_25\ : STD_LOGIC;
  signal \xout1_reg[3]_i_1_n_26\ : STD_LOGIC;
  signal \xout1_reg[3]_i_1_n_27\ : STD_LOGIC;
  signal \xout1_reg[3]_i_2_n_20\ : STD_LOGIC;
  signal \xout1_reg[3]_i_2_n_21\ : STD_LOGIC;
  signal \xout1_reg[3]_i_2_n_22\ : STD_LOGIC;
  signal \xout1_reg[3]_i_2_n_23\ : STD_LOGIC;
  signal \xout1_reg[3]_i_2_n_24\ : STD_LOGIC;
  signal \xout1_reg[3]_i_2_n_25\ : STD_LOGIC;
  signal \xout1_reg[3]_i_2_n_26\ : STD_LOGIC;
  signal \xout1_reg[3]_i_2_n_27\ : STD_LOGIC;
  signal \NLW_add_ln379_reg_2205_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_tmp_product__14_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_tmp_product__14_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_tmp_product__8_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_tmp_product__8_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_tmp_product_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_tmp_product_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_xout1_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_xout1_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_xout1_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xout1_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln379_reg_2205_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln379_reg_2205_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln379_reg_2205_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln379_reg_2205_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product__14_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product__14_carry__0\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_17__0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_18__0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_19__0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_20__0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_21__0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_22__0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_23__0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_24__0\ : label is "soft_lutpair255";
  attribute ADDER_THRESHOLD of \tmp_product__14_carry__1\ : label is 35;
  attribute SOFT_HLUTNM of \tmp_product__14_carry__1_i_17__0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__1_i_18__0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__1_i_19__0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__1_i_20__0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__1_i_21__0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__1_i_22__0\ : label is "soft_lutpair254";
  attribute ADDER_THRESHOLD of \tmp_product__14_carry__2\ : label is 35;
  attribute SOFT_HLUTNM of \tmp_product__14_carry__2_i_17__0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__2_i_18__0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__2_i_19__0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__2_i_20__0\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__2_i_22__0\ : label is "soft_lutpair245";
  attribute ADDER_THRESHOLD of \tmp_product__14_carry__3\ : label is 35;
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_17__0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_18__0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_19__0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_20__0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_21__0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_22__0\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_23__0\ : label is "soft_lutpair257";
  attribute ADDER_THRESHOLD of \xout1_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \xout1_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \xout1_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \xout1_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \xout1_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \xout1_reg[3]_i_2\ : label is 35;
begin
  CO(0) <= \^co\(0);
  O(1 downto 0) <= \^o\(1 downto 0);
  \q0_reg[29]\(1 downto 0) <= \^q0_reg[29]\(1 downto 0);
  sext_ln333_1_fu_1772_p1(34 downto 0) <= \^sext_ln333_1_fu_1772_p1\(34 downto 0);
  sext_ln386_fu_1767_p1(31 downto 0) <= \^sext_ln386_fu_1767_p1\(31 downto 0);
\add_ln379_reg_2205[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_2205_reg[31]\(15),
      I1 => Q(15),
      O => \add_ln379_reg_2205[15]_i_2_n_20\
    );
\add_ln379_reg_2205[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_2205_reg[31]\(14),
      I1 => Q(14),
      O => \add_ln379_reg_2205[15]_i_3_n_20\
    );
\add_ln379_reg_2205[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_2205_reg[31]\(13),
      I1 => Q(13),
      O => \add_ln379_reg_2205[15]_i_4_n_20\
    );
\add_ln379_reg_2205[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_2205_reg[31]\(12),
      I1 => Q(12),
      O => \add_ln379_reg_2205[15]_i_5_n_20\
    );
\add_ln379_reg_2205[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_2205_reg[31]\(11),
      I1 => Q(11),
      O => \add_ln379_reg_2205[15]_i_6_n_20\
    );
\add_ln379_reg_2205[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_2205_reg[31]\(10),
      I1 => Q(10),
      O => \add_ln379_reg_2205[15]_i_7_n_20\
    );
\add_ln379_reg_2205[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_2205_reg[31]\(9),
      I1 => Q(9),
      O => \add_ln379_reg_2205[15]_i_8_n_20\
    );
\add_ln379_reg_2205[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_2205_reg[31]\(8),
      I1 => Q(8),
      O => \add_ln379_reg_2205[15]_i_9_n_20\
    );
\add_ln379_reg_2205[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_2205_reg[31]\(23),
      I1 => Q(23),
      O => \add_ln379_reg_2205[23]_i_2_n_20\
    );
\add_ln379_reg_2205[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_2205_reg[31]\(22),
      I1 => Q(22),
      O => \add_ln379_reg_2205[23]_i_3_n_20\
    );
\add_ln379_reg_2205[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_2205_reg[31]\(21),
      I1 => Q(21),
      O => \add_ln379_reg_2205[23]_i_4_n_20\
    );
\add_ln379_reg_2205[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_2205_reg[31]\(20),
      I1 => Q(20),
      O => \add_ln379_reg_2205[23]_i_5_n_20\
    );
\add_ln379_reg_2205[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_2205_reg[31]\(19),
      I1 => Q(19),
      O => \add_ln379_reg_2205[23]_i_6_n_20\
    );
\add_ln379_reg_2205[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_2205_reg[31]\(18),
      I1 => Q(18),
      O => \add_ln379_reg_2205[23]_i_7_n_20\
    );
\add_ln379_reg_2205[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_2205_reg[31]\(17),
      I1 => Q(17),
      O => \add_ln379_reg_2205[23]_i_8_n_20\
    );
\add_ln379_reg_2205[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_2205_reg[31]\(16),
      I1 => Q(16),
      O => \add_ln379_reg_2205[23]_i_9_n_20\
    );
\add_ln379_reg_2205[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(31),
      I1 => \add_ln379_reg_2205_reg[31]\(31),
      O => \add_ln379_reg_2205[31]_i_2_n_20\
    );
\add_ln379_reg_2205[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_2205_reg[31]\(30),
      I1 => Q(30),
      O => \add_ln379_reg_2205[31]_i_3_n_20\
    );
\add_ln379_reg_2205[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_2205_reg[31]\(29),
      I1 => Q(29),
      O => \add_ln379_reg_2205[31]_i_4_n_20\
    );
\add_ln379_reg_2205[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_2205_reg[31]\(28),
      I1 => Q(28),
      O => \add_ln379_reg_2205[31]_i_5_n_20\
    );
\add_ln379_reg_2205[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_2205_reg[31]\(27),
      I1 => Q(27),
      O => \add_ln379_reg_2205[31]_i_6_n_20\
    );
\add_ln379_reg_2205[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_2205_reg[31]\(26),
      I1 => Q(26),
      O => \add_ln379_reg_2205[31]_i_7_n_20\
    );
\add_ln379_reg_2205[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_2205_reg[31]\(25),
      I1 => Q(25),
      O => \add_ln379_reg_2205[31]_i_8_n_20\
    );
\add_ln379_reg_2205[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_2205_reg[31]\(24),
      I1 => Q(24),
      O => \add_ln379_reg_2205[31]_i_9_n_20\
    );
\add_ln379_reg_2205[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_2205_reg[31]\(7),
      I1 => Q(7),
      O => \add_ln379_reg_2205[7]_i_2_n_20\
    );
\add_ln379_reg_2205[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_2205_reg[31]\(6),
      I1 => Q(6),
      O => \add_ln379_reg_2205[7]_i_3_n_20\
    );
\add_ln379_reg_2205[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_2205_reg[31]\(5),
      I1 => Q(5),
      O => \add_ln379_reg_2205[7]_i_4_n_20\
    );
\add_ln379_reg_2205[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_2205_reg[31]\(4),
      I1 => Q(4),
      O => \add_ln379_reg_2205[7]_i_5_n_20\
    );
\add_ln379_reg_2205[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_2205_reg[31]\(3),
      I1 => Q(3),
      O => \add_ln379_reg_2205[7]_i_6_n_20\
    );
\add_ln379_reg_2205[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_2205_reg[31]\(2),
      I1 => Q(2),
      O => \add_ln379_reg_2205[7]_i_7_n_20\
    );
\add_ln379_reg_2205[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_2205_reg[31]\(1),
      I1 => Q(1),
      O => \add_ln379_reg_2205[7]_i_8_n_20\
    );
\add_ln379_reg_2205[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_2205_reg[31]\(0),
      I1 => Q(0),
      O => \add_ln379_reg_2205[7]_i_9_n_20\
    );
\add_ln379_reg_2205_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln379_reg_2205_reg[7]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \add_ln379_reg_2205_reg[15]_i_1_n_20\,
      CO(6) => \add_ln379_reg_2205_reg[15]_i_1_n_21\,
      CO(5) => \add_ln379_reg_2205_reg[15]_i_1_n_22\,
      CO(4) => \add_ln379_reg_2205_reg[15]_i_1_n_23\,
      CO(3) => \add_ln379_reg_2205_reg[15]_i_1_n_24\,
      CO(2) => \add_ln379_reg_2205_reg[15]_i_1_n_25\,
      CO(1) => \add_ln379_reg_2205_reg[15]_i_1_n_26\,
      CO(0) => \add_ln379_reg_2205_reg[15]_i_1_n_27\,
      DI(7 downto 0) => \add_ln379_reg_2205_reg[31]\(15 downto 8),
      O(7 downto 0) => \^sext_ln386_fu_1767_p1\(15 downto 8),
      S(7) => \add_ln379_reg_2205[15]_i_2_n_20\,
      S(6) => \add_ln379_reg_2205[15]_i_3_n_20\,
      S(5) => \add_ln379_reg_2205[15]_i_4_n_20\,
      S(4) => \add_ln379_reg_2205[15]_i_5_n_20\,
      S(3) => \add_ln379_reg_2205[15]_i_6_n_20\,
      S(2) => \add_ln379_reg_2205[15]_i_7_n_20\,
      S(1) => \add_ln379_reg_2205[15]_i_8_n_20\,
      S(0) => \add_ln379_reg_2205[15]_i_9_n_20\
    );
\add_ln379_reg_2205_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln379_reg_2205_reg[15]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \add_ln379_reg_2205_reg[23]_i_1_n_20\,
      CO(6) => \add_ln379_reg_2205_reg[23]_i_1_n_21\,
      CO(5) => \add_ln379_reg_2205_reg[23]_i_1_n_22\,
      CO(4) => \add_ln379_reg_2205_reg[23]_i_1_n_23\,
      CO(3) => \add_ln379_reg_2205_reg[23]_i_1_n_24\,
      CO(2) => \add_ln379_reg_2205_reg[23]_i_1_n_25\,
      CO(1) => \add_ln379_reg_2205_reg[23]_i_1_n_26\,
      CO(0) => \add_ln379_reg_2205_reg[23]_i_1_n_27\,
      DI(7 downto 0) => \add_ln379_reg_2205_reg[31]\(23 downto 16),
      O(7 downto 0) => \^sext_ln386_fu_1767_p1\(23 downto 16),
      S(7) => \add_ln379_reg_2205[23]_i_2_n_20\,
      S(6) => \add_ln379_reg_2205[23]_i_3_n_20\,
      S(5) => \add_ln379_reg_2205[23]_i_4_n_20\,
      S(4) => \add_ln379_reg_2205[23]_i_5_n_20\,
      S(3) => \add_ln379_reg_2205[23]_i_6_n_20\,
      S(2) => \add_ln379_reg_2205[23]_i_7_n_20\,
      S(1) => \add_ln379_reg_2205[23]_i_8_n_20\,
      S(0) => \add_ln379_reg_2205[23]_i_9_n_20\
    );
\add_ln379_reg_2205_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln379_reg_2205_reg[23]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \NLW_add_ln379_reg_2205_reg[31]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \add_ln379_reg_2205_reg[31]_i_1_n_21\,
      CO(5) => \add_ln379_reg_2205_reg[31]_i_1_n_22\,
      CO(4) => \add_ln379_reg_2205_reg[31]_i_1_n_23\,
      CO(3) => \add_ln379_reg_2205_reg[31]_i_1_n_24\,
      CO(2) => \add_ln379_reg_2205_reg[31]_i_1_n_25\,
      CO(1) => \add_ln379_reg_2205_reg[31]_i_1_n_26\,
      CO(0) => \add_ln379_reg_2205_reg[31]_i_1_n_27\,
      DI(7) => '0',
      DI(6 downto 0) => \add_ln379_reg_2205_reg[31]\(30 downto 24),
      O(7 downto 0) => \^sext_ln386_fu_1767_p1\(31 downto 24),
      S(7) => \add_ln379_reg_2205[31]_i_2_n_20\,
      S(6) => \add_ln379_reg_2205[31]_i_3_n_20\,
      S(5) => \add_ln379_reg_2205[31]_i_4_n_20\,
      S(4) => \add_ln379_reg_2205[31]_i_5_n_20\,
      S(3) => \add_ln379_reg_2205[31]_i_6_n_20\,
      S(2) => \add_ln379_reg_2205[31]_i_7_n_20\,
      S(1) => \add_ln379_reg_2205[31]_i_8_n_20\,
      S(0) => \add_ln379_reg_2205[31]_i_9_n_20\
    );
\add_ln379_reg_2205_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln379_reg_2205_reg[7]_i_1_n_20\,
      CO(6) => \add_ln379_reg_2205_reg[7]_i_1_n_21\,
      CO(5) => \add_ln379_reg_2205_reg[7]_i_1_n_22\,
      CO(4) => \add_ln379_reg_2205_reg[7]_i_1_n_23\,
      CO(3) => \add_ln379_reg_2205_reg[7]_i_1_n_24\,
      CO(2) => \add_ln379_reg_2205_reg[7]_i_1_n_25\,
      CO(1) => \add_ln379_reg_2205_reg[7]_i_1_n_26\,
      CO(0) => \add_ln379_reg_2205_reg[7]_i_1_n_27\,
      DI(7 downto 0) => \add_ln379_reg_2205_reg[31]\(7 downto 0),
      O(7 downto 0) => \^sext_ln386_fu_1767_p1\(7 downto 0),
      S(7) => \add_ln379_reg_2205[7]_i_2_n_20\,
      S(6) => \add_ln379_reg_2205[7]_i_3_n_20\,
      S(5) => \add_ln379_reg_2205[7]_i_4_n_20\,
      S(4) => \add_ln379_reg_2205[7]_i_5_n_20\,
      S(3) => \add_ln379_reg_2205[7]_i_6_n_20\,
      S(2) => \add_ln379_reg_2205[7]_i_7_n_20\,
      S(1) => \add_ln379_reg_2205[7]_i_8_n_20\,
      S(0) => \add_ln379_reg_2205[7]_i_9_n_20\
    );
\tmp_product__14_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \tmp_product__14_carry_n_20\,
      CO(6) => \tmp_product__14_carry_n_21\,
      CO(5) => \tmp_product__14_carry_n_22\,
      CO(4) => \tmp_product__14_carry_n_23\,
      CO(3) => \tmp_product__14_carry_n_24\,
      CO(2) => \tmp_product__14_carry_n_25\,
      CO(1) => \tmp_product__14_carry_n_26\,
      CO(0) => \tmp_product__14_carry_n_27\,
      DI(7) => \tmp_product__14_carry_i_1__0_n_20\,
      DI(6) => \tmp_product__14_carry_i_2__0_n_20\,
      DI(5) => \tmp_product__14_carry_i_3__0_n_20\,
      DI(4) => \tmp_product__14_carry_i_4__0_n_20\,
      DI(3) => \tmp_product__14_carry_i_5__0_n_20\,
      DI(2) => \tmp_product__14_carry_i_6__0_n_20\,
      DI(1) => \tmp_product__14_carry_i_7__0_n_20\,
      DI(0) => grp_fu_474_p0(2),
      O(7 downto 0) => \^sext_ln333_1_fu_1772_p1\(7 downto 0),
      S(7) => \tmp_product__14_carry_i_9__0_n_20\,
      S(6) => \tmp_product__14_carry_i_10__0_n_20\,
      S(5) => \tmp_product__14_carry_i_11__0_n_20\,
      S(4) => \tmp_product__14_carry_i_12__0_n_20\,
      S(3) => \tmp_product__14_carry_i_13__0_n_20\,
      S(2) => \tmp_product__14_carry_i_14__0_n_20\,
      S(1) => \tmp_product__14_carry_i_15__0_n_20\,
      S(0) => \tmp_product__14_carry_i_16__0_n_20\
    );
\tmp_product__14_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product__14_carry_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product__14_carry__0_n_20\,
      CO(6) => \tmp_product__14_carry__0_n_21\,
      CO(5) => \tmp_product__14_carry__0_n_22\,
      CO(4) => \tmp_product__14_carry__0_n_23\,
      CO(3) => \tmp_product__14_carry__0_n_24\,
      CO(2) => \tmp_product__14_carry__0_n_25\,
      CO(1) => \tmp_product__14_carry__0_n_26\,
      CO(0) => \tmp_product__14_carry__0_n_27\,
      DI(7) => \tmp_product__14_carry__0_i_1__0_n_20\,
      DI(6) => \tmp_product__14_carry__0_i_2__0_n_20\,
      DI(5) => \tmp_product__14_carry__0_i_3__0_n_20\,
      DI(4) => \tmp_product__14_carry__0_i_4__0_n_20\,
      DI(3) => \tmp_product__14_carry__0_i_5__0_n_20\,
      DI(2) => \tmp_product__14_carry__0_i_6__0_n_20\,
      DI(1) => \tmp_product__14_carry__0_i_7__0_n_20\,
      DI(0) => \tmp_product__14_carry__0_i_8__0_n_20\,
      O(7 downto 0) => \^sext_ln333_1_fu_1772_p1\(15 downto 8),
      S(7) => \tmp_product__14_carry__0_i_9__0_n_20\,
      S(6) => \tmp_product__14_carry__0_i_10__0_n_20\,
      S(5) => \tmp_product__14_carry__0_i_11__0_n_20\,
      S(4) => \tmp_product__14_carry__0_i_12__0_n_20\,
      S(3) => \tmp_product__14_carry__0_i_13__0_n_20\,
      S(2) => \tmp_product__14_carry__0_i_14__0_n_20\,
      S(1) => \tmp_product__14_carry__0_i_15__0_n_20\,
      S(0) => \tmp_product__14_carry__0_i_16__0_n_20\
    );
\tmp_product__14_carry__0_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_2__0_n_20\,
      I1 => \tmp_product__14_carry__0_i_22__0_n_20\,
      I2 => \tmp_product__14_carry__0_i_17__0_n_20\,
      I3 => q0(12),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => \^sext_ln386_fu_1767_p1\(12),
      O => \tmp_product__14_carry__0_i_10__0_n_20\
    );
\tmp_product__14_carry__0_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_3__0_n_20\,
      I1 => \tmp_product__14_carry__0_i_18__0_n_20\,
      I2 => \tmp_product__14_carry__0_i_20__0_n_20\,
      I3 => q0(11),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => \^sext_ln386_fu_1767_p1\(11),
      O => \tmp_product__14_carry__0_i_11__0_n_20\
    );
\tmp_product__14_carry__0_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_4__0_n_20\,
      I1 => \tmp_product__14_carry__0_i_19__0_n_20\,
      I2 => \tmp_product__14_carry__0_i_22__0_n_20\,
      I3 => q0(10),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => \^sext_ln386_fu_1767_p1\(10),
      O => \tmp_product__14_carry__0_i_12__0_n_20\
    );
\tmp_product__14_carry__0_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_5__0_n_20\,
      I1 => \tmp_product__14_carry__0_i_23__0_n_20\,
      I2 => \tmp_product__14_carry__0_i_18__0_n_20\,
      I3 => q0(9),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => \^sext_ln386_fu_1767_p1\(9),
      O => \tmp_product__14_carry__0_i_13__0_n_20\
    );
\tmp_product__14_carry__0_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_6__0_n_20\,
      I1 => \tmp_product__14_carry__0_i_24__0_n_20\,
      I2 => \tmp_product__14_carry__0_i_19__0_n_20\,
      I3 => q0(8),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => \^sext_ln386_fu_1767_p1\(8),
      O => \tmp_product__14_carry__0_i_14__0_n_20\
    );
\tmp_product__14_carry__0_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_7__0_n_20\,
      I1 => \tmp_product__14_carry_i_21__0_n_20\,
      I2 => \tmp_product__14_carry__0_i_23__0_n_20\,
      I3 => q0(7),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => \^sext_ln386_fu_1767_p1\(7),
      O => \tmp_product__14_carry__0_i_15__0_n_20\
    );
\tmp_product__14_carry__0_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_8__0_n_20\,
      I1 => \tmp_product__14_carry_i_17__0_n_20\,
      I2 => \tmp_product__14_carry__0_i_24__0_n_20\,
      I3 => q0(6),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => \^sext_ln386_fu_1767_p1\(6),
      O => \tmp_product__14_carry__0_i_16__0_n_20\
    );
\tmp_product__14_carry__0_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(16),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(16),
      O => \tmp_product__14_carry__0_i_17__0_n_20\
    );
\tmp_product__14_carry__0_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(13),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(13),
      O => \tmp_product__14_carry__0_i_18__0_n_20\
    );
\tmp_product__14_carry__0_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(12),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(12),
      O => \tmp_product__14_carry__0_i_19__0_n_20\
    );
\tmp_product__14_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => q0(12),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(12),
      I3 => \^sext_ln386_fu_1767_p1\(14),
      I4 => q0(14),
      I5 => \tmp_product__14_carry__0_i_17__0_n_20\,
      O => \tmp_product__14_carry__0_i_1__0_n_20\
    );
\tmp_product__14_carry__0_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(15),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(15),
      O => \tmp_product__14_carry__0_i_20__0_n_20\
    );
\tmp_product__14_carry__0_i_21__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(17),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(17),
      O => \tmp_product__14_carry__0_i_21__0_n_20\
    );
\tmp_product__14_carry__0_i_22__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(14),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(14),
      O => \tmp_product__14_carry__0_i_22__0_n_20\
    );
\tmp_product__14_carry__0_i_23__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(11),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(11),
      O => \tmp_product__14_carry__0_i_23__0_n_20\
    );
\tmp_product__14_carry__0_i_24__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(10),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(10),
      O => \tmp_product__14_carry__0_i_24__0_n_20\
    );
\tmp_product__14_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => q0(15),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(15),
      I3 => \^sext_ln386_fu_1767_p1\(11),
      I4 => q0(11),
      I5 => \tmp_product__14_carry__0_i_18__0_n_20\,
      O => \tmp_product__14_carry__0_i_2__0_n_20\
    );
\tmp_product__14_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => q0(14),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(14),
      I3 => \^sext_ln386_fu_1767_p1\(10),
      I4 => q0(10),
      I5 => \tmp_product__14_carry__0_i_19__0_n_20\,
      O => \tmp_product__14_carry__0_i_3__0_n_20\
    );
\tmp_product__14_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => q0(9),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(9),
      I3 => \^sext_ln386_fu_1767_p1\(11),
      I4 => q0(11),
      I5 => \tmp_product__14_carry__0_i_18__0_n_20\,
      O => \tmp_product__14_carry__0_i_4__0_n_20\
    );
\tmp_product__14_carry__0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => q0(8),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(8),
      I3 => \^sext_ln386_fu_1767_p1\(10),
      I4 => q0(10),
      I5 => \tmp_product__14_carry__0_i_19__0_n_20\,
      O => \tmp_product__14_carry__0_i_5__0_n_20\
    );
\tmp_product__14_carry__0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => q0(11),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(11),
      I3 => \^sext_ln386_fu_1767_p1\(7),
      I4 => q0(7),
      I5 => \tmp_product__14_carry_i_21__0_n_20\,
      O => \tmp_product__14_carry__0_i_6__0_n_20\
    );
\tmp_product__14_carry__0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => q0(10),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(10),
      I3 => \^sext_ln386_fu_1767_p1\(6),
      I4 => q0(6),
      I5 => \tmp_product__14_carry_i_17__0_n_20\,
      O => \tmp_product__14_carry__0_i_7__0_n_20\
    );
\tmp_product__14_carry__0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => q0(5),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(5),
      I3 => \^sext_ln386_fu_1767_p1\(7),
      I4 => q0(7),
      I5 => \tmp_product__14_carry_i_21__0_n_20\,
      O => \tmp_product__14_carry__0_i_8__0_n_20\
    );
\tmp_product__14_carry__0_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_1__0_n_20\,
      I1 => \tmp_product__14_carry__0_i_20__0_n_20\,
      I2 => \tmp_product__14_carry__0_i_21__0_n_20\,
      I3 => q0(13),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => \^sext_ln386_fu_1767_p1\(13),
      O => \tmp_product__14_carry__0_i_9__0_n_20\
    );
\tmp_product__14_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product__14_carry__0_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product__14_carry__1_n_20\,
      CO(6) => \tmp_product__14_carry__1_n_21\,
      CO(5) => \tmp_product__14_carry__1_n_22\,
      CO(4) => \tmp_product__14_carry__1_n_23\,
      CO(3) => \tmp_product__14_carry__1_n_24\,
      CO(2) => \tmp_product__14_carry__1_n_25\,
      CO(1) => \tmp_product__14_carry__1_n_26\,
      CO(0) => \tmp_product__14_carry__1_n_27\,
      DI(7) => \tmp_product__14_carry__1_i_1__0_n_20\,
      DI(6) => \tmp_product__14_carry__1_i_2__0_n_20\,
      DI(5) => \tmp_product__14_carry__1_i_3__0_n_20\,
      DI(4) => \tmp_product__14_carry__1_i_4__0_n_20\,
      DI(3) => \tmp_product__14_carry__1_i_5__0_n_20\,
      DI(2) => \tmp_product__14_carry__1_i_6__0_n_20\,
      DI(1) => \tmp_product__14_carry__1_i_7__0_n_20\,
      DI(0) => \tmp_product__14_carry__1_i_8__0_n_20\,
      O(7 downto 0) => \^sext_ln333_1_fu_1772_p1\(23 downto 16),
      S(7) => \tmp_product__14_carry__1_i_9__0_n_20\,
      S(6) => \tmp_product__14_carry__1_i_10__0_n_20\,
      S(5) => \tmp_product__14_carry__1_i_11__0_n_20\,
      S(4) => \tmp_product__14_carry__1_i_12__0_n_20\,
      S(3) => \tmp_product__14_carry__1_i_13__0_n_20\,
      S(2) => \tmp_product__14_carry__1_i_14__0_n_20\,
      S(1) => \tmp_product__14_carry__1_i_15__0_n_20\,
      S(0) => \tmp_product__14_carry__1_i_16__0_n_20\
    );
\tmp_product__14_carry__1_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95956A656A6A959"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_2__0_n_20\,
      I1 => \^sext_ln386_fu_1767_p1\(22),
      I2 => \tmp_product__14_carry_0\(0),
      I3 => q0(22),
      I4 => \tmp_product__14_carry__1_i_20__0_n_20\,
      I5 => \tmp_product__14_carry__1_i_17__0_n_20\,
      O => \tmp_product__14_carry__1_i_10__0_n_20\
    );
\tmp_product__14_carry__1_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996669666699969"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_3__0_n_20\,
      I1 => \tmp_product__14_carry__1_i_18__0_n_20\,
      I2 => \^sext_ln386_fu_1767_p1\(23),
      I3 => \tmp_product__14_carry_0\(0),
      I4 => q0(23),
      I5 => \tmp_product__14_carry__1_i_21__0_n_20\,
      O => \tmp_product__14_carry__1_i_11__0_n_20\
    );
\tmp_product__14_carry__1_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996669666699969"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_4__0_n_20\,
      I1 => \tmp_product__14_carry__1_i_17__0_n_20\,
      I2 => \^sext_ln386_fu_1767_p1\(22),
      I3 => \tmp_product__14_carry_0\(0),
      I4 => q0(22),
      I5 => \tmp_product__14_carry__1_i_22__0_n_20\,
      O => \tmp_product__14_carry__1_i_12__0_n_20\
    );
\tmp_product__14_carry__1_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_5__0_n_20\,
      I1 => \tmp_product__14_carry__1_i_21__0_n_20\,
      I2 => \tmp_product__14_carry__1_i_18__0_n_20\,
      I3 => q0(17),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => \^sext_ln386_fu_1767_p1\(17),
      O => \tmp_product__14_carry__1_i_13__0_n_20\
    );
\tmp_product__14_carry__1_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_6__0_n_20\,
      I1 => \tmp_product__14_carry__1_i_22__0_n_20\,
      I2 => \tmp_product__14_carry__1_i_17__0_n_20\,
      I3 => q0(16),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => \^sext_ln386_fu_1767_p1\(16),
      O => \tmp_product__14_carry__1_i_14__0_n_20\
    );
\tmp_product__14_carry__1_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_7__0_n_20\,
      I1 => \tmp_product__14_carry__0_i_21__0_n_20\,
      I2 => \tmp_product__14_carry__1_i_21__0_n_20\,
      I3 => q0(15),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => \^sext_ln386_fu_1767_p1\(15),
      O => \tmp_product__14_carry__1_i_15__0_n_20\
    );
\tmp_product__14_carry__1_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_8__0_n_20\,
      I1 => \tmp_product__14_carry__0_i_17__0_n_20\,
      I2 => \tmp_product__14_carry__1_i_22__0_n_20\,
      I3 => q0(14),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => \^sext_ln386_fu_1767_p1\(14),
      O => \tmp_product__14_carry__1_i_16__0_n_20\
    );
\tmp_product__14_carry__1_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(20),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(20),
      O => \tmp_product__14_carry__1_i_17__0_n_20\
    );
\tmp_product__14_carry__1_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(21),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(21),
      O => \tmp_product__14_carry__1_i_18__0_n_20\
    );
\tmp_product__14_carry__1_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(25),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(25),
      O => \tmp_product__14_carry__1_i_19__0_n_20\
    );
\tmp_product__14_carry__1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5DD445050DD44"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_17__0_n_20\,
      I1 => \^sext_ln386_fu_1767_p1\(22),
      I2 => q0(22),
      I3 => \^sext_ln386_fu_1767_p1\(24),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => q0(24),
      O => \tmp_product__14_carry__1_i_1__0_n_20\
    );
\tmp_product__14_carry__1_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(24),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(24),
      O => \tmp_product__14_carry__1_i_20__0_n_20\
    );
\tmp_product__14_carry__1_i_21__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(19),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(19),
      O => \tmp_product__14_carry__1_i_21__0_n_20\
    );
\tmp_product__14_carry__1_i_22__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(18),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(18),
      O => \tmp_product__14_carry__1_i_22__0_n_20\
    );
\tmp_product__14_carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => q0(23),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(23),
      I3 => \^sext_ln386_fu_1767_p1\(19),
      I4 => q0(19),
      I5 => \tmp_product__14_carry__1_i_18__0_n_20\,
      O => \tmp_product__14_carry__1_i_2__0_n_20\
    );
\tmp_product__14_carry__1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => q0(22),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(22),
      I3 => \^sext_ln386_fu_1767_p1\(18),
      I4 => q0(18),
      I5 => \tmp_product__14_carry__1_i_17__0_n_20\,
      O => \tmp_product__14_carry__1_i_3__0_n_20\
    );
\tmp_product__14_carry__1_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => q0(17),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(17),
      I3 => \^sext_ln386_fu_1767_p1\(19),
      I4 => q0(19),
      I5 => \tmp_product__14_carry__1_i_18__0_n_20\,
      O => \tmp_product__14_carry__1_i_4__0_n_20\
    );
\tmp_product__14_carry__1_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => q0(16),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(16),
      I3 => \^sext_ln386_fu_1767_p1\(18),
      I4 => q0(18),
      I5 => \tmp_product__14_carry__1_i_17__0_n_20\,
      O => \tmp_product__14_carry__1_i_5__0_n_20\
    );
\tmp_product__14_carry__1_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => q0(19),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(19),
      I3 => \^sext_ln386_fu_1767_p1\(15),
      I4 => q0(15),
      I5 => \tmp_product__14_carry__0_i_21__0_n_20\,
      O => \tmp_product__14_carry__1_i_6__0_n_20\
    );
\tmp_product__14_carry__1_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => q0(18),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(18),
      I3 => \^sext_ln386_fu_1767_p1\(14),
      I4 => q0(14),
      I5 => \tmp_product__14_carry__0_i_17__0_n_20\,
      O => \tmp_product__14_carry__1_i_7__0_n_20\
    );
\tmp_product__14_carry__1_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => q0(13),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(13),
      I3 => \^sext_ln386_fu_1767_p1\(15),
      I4 => q0(15),
      I5 => \tmp_product__14_carry__0_i_21__0_n_20\,
      O => \tmp_product__14_carry__1_i_8__0_n_20\
    );
\tmp_product__14_carry__1_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95956A656A6A959"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_1__0_n_20\,
      I1 => \^sext_ln386_fu_1767_p1\(23),
      I2 => \tmp_product__14_carry_0\(0),
      I3 => q0(23),
      I4 => \tmp_product__14_carry__1_i_19__0_n_20\,
      I5 => \tmp_product__14_carry__1_i_18__0_n_20\,
      O => \tmp_product__14_carry__1_i_9__0_n_20\
    );
\tmp_product__14_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product__14_carry__1_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product__14_carry__2_n_20\,
      CO(6) => \tmp_product__14_carry__2_n_21\,
      CO(5) => \tmp_product__14_carry__2_n_22\,
      CO(4) => \tmp_product__14_carry__2_n_23\,
      CO(3) => \tmp_product__14_carry__2_n_24\,
      CO(2) => \tmp_product__14_carry__2_n_25\,
      CO(1) => \tmp_product__14_carry__2_n_26\,
      CO(0) => \tmp_product__14_carry__2_n_27\,
      DI(7) => \tmp_product__14_carry__2_i_1__0_n_20\,
      DI(6) => \tmp_product__14_carry__2_i_2__0_n_20\,
      DI(5) => \tmp_product__14_carry__2_i_3__0_n_20\,
      DI(4) => \tmp_product__14_carry__2_i_4__0_n_20\,
      DI(3) => \tmp_product__14_carry__2_i_5__0_n_20\,
      DI(2) => \tmp_product__14_carry__2_i_6__0_n_20\,
      DI(1) => \tmp_product__14_carry__2_i_7__0_n_20\,
      DI(0) => \tmp_product__14_carry__2_i_8__0_n_20\,
      O(7 downto 0) => \^sext_ln333_1_fu_1772_p1\(31 downto 24),
      S(7) => \tmp_product__14_carry__2_i_9__0_n_20\,
      S(6) => \tmp_product__14_carry__2_i_10__0_n_20\,
      S(5) => \tmp_product__14_carry__2_i_11__0_n_20\,
      S(4) => \tmp_product__14_carry__2_i_12__0_n_20\,
      S(3) => \tmp_product__14_carry__2_i_13__0_n_20\,
      S(2) => \tmp_product__14_carry__2_i_14__0_n_20\,
      S(1) => \tmp_product__14_carry__2_i_15__0_n_20\,
      S(0) => \tmp_product__14_carry__2_i_16__0_n_20\
    );
\tmp_product__14_carry__2_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C96C93C9"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_21__0_n_20\,
      I1 => \tmp_product__14_carry__2_i_22__0_n_20\,
      I2 => \tmp_product__8_carry_n_35\,
      I3 => \tmp_product__14_carry__2_i_17__0_n_20\,
      I4 => tmp_product_carry_n_32,
      O => \tmp_product__14_carry__2_i_10__0_n_20\
    );
\tmp_product__14_carry__2_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_3__0_n_20\,
      I1 => \tmp_product__8_carry_n_35\,
      I2 => tmp_product_carry_n_32,
      I3 => \tmp_product__14_carry__2_i_17__0_n_20\,
      I4 => \tmp_product__14_carry__2_i_21__0_n_20\,
      O => \tmp_product__14_carry__2_i_11__0_n_20\
    );
\tmp_product__14_carry__2_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996699669969669"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_4__0_n_20\,
      I1 => \tmp_product__14_carry__2_i_19__0_n_20\,
      I2 => tmp_product_carry_n_33,
      I3 => \^q0_reg[29]\(0),
      I4 => tmp_product_carry_n_34,
      I5 => \tmp_product__14_carry__2_i_17__0_n_20\,
      O => \tmp_product__14_carry__2_i_12__0_n_20\
    );
\tmp_product__14_carry__2_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969669696996"
    )
        port map (
      I0 => tmp_product_carry_n_34,
      I1 => \tmp_product__14_carry__2_i_17__0_n_20\,
      I2 => \tmp_product__14_carry__1_i_19__0_n_20\,
      I3 => \tmp_product__14_carry__2_i_19__0_n_20\,
      I4 => tmp_product_carry_n_35,
      I5 => \tmp_product__14_carry__1_i_20__0_n_20\,
      O => \tmp_product__14_carry__2_i_13__0_n_20\
    );
\tmp_product__14_carry__2_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_6__0_n_20\,
      I1 => tmp_product_carry_n_35,
      I2 => \tmp_product__14_carry__2_i_19__0_n_20\,
      I3 => q0(24),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => \^sext_ln386_fu_1767_p1\(24),
      O => \tmp_product__14_carry__2_i_14__0_n_20\
    );
\tmp_product__14_carry__2_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996669666699969"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_7__0_n_20\,
      I1 => \tmp_product__14_carry__2_i_17__0_n_20\,
      I2 => \^sext_ln386_fu_1767_p1\(23),
      I3 => \tmp_product__14_carry_0\(0),
      I4 => q0(23),
      I5 => \tmp_product__14_carry__1_i_19__0_n_20\,
      O => \tmp_product__14_carry__2_i_15__0_n_20\
    );
\tmp_product__14_carry__2_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996669666699969"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_8__0_n_20\,
      I1 => \tmp_product__14_carry__2_i_19__0_n_20\,
      I2 => \^sext_ln386_fu_1767_p1\(22),
      I3 => \tmp_product__14_carry_0\(0),
      I4 => q0(22),
      I5 => \tmp_product__14_carry__1_i_20__0_n_20\,
      O => \tmp_product__14_carry__2_i_16__0_n_20\
    );
\tmp_product__14_carry__2_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(27),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(27),
      O => \tmp_product__14_carry__2_i_17__0_n_20\
    );
\tmp_product__14_carry__2_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(28),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(28),
      O => \^q0_reg[29]\(0)
    );
\tmp_product__14_carry__2_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(26),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(26),
      O => \tmp_product__14_carry__2_i_19__0_n_20\
    );
\tmp_product__14_carry__2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B2B200B20000B2"
    )
        port map (
      I0 => \tmp_product__8_carry_n_35\,
      I1 => \tmp_product__14_carry__2_i_17__0_n_20\,
      I2 => tmp_product_carry_n_32,
      I3 => \^o\(0),
      I4 => \^co\(0),
      I5 => \^q0_reg[29]\(0),
      O => \tmp_product__14_carry__2_i_1__0_n_20\
    );
\tmp_product__14_carry__2_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(29),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(29),
      O => \^q0_reg[29]\(1)
    );
\tmp_product__14_carry__2_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFBB220A0ABB22"
    )
        port map (
      I0 => tmp_product_carry_n_33,
      I1 => \^sext_ln386_fu_1767_p1\(26),
      I2 => q0(26),
      I3 => \^sext_ln386_fu_1767_p1\(28),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => q0(28),
      O => \tmp_product__14_carry__2_i_21__0_n_20\
    );
\tmp_product__14_carry__2_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => \^sext_ln386_fu_1767_p1\(28),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => q0(28),
      I3 => \^co\(0),
      I4 => \^o\(0),
      O => \tmp_product__14_carry__2_i_22__0_n_20\
    );
\tmp_product__14_carry__2_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B2B200B20000B2"
    )
        port map (
      I0 => \^q0_reg[29]\(0),
      I1 => \tmp_product__14_carry__2_i_19__0_n_20\,
      I2 => tmp_product_carry_n_33,
      I3 => \tmp_product__8_carry_n_35\,
      I4 => tmp_product_carry_n_32,
      I5 => \tmp_product__14_carry__2_i_17__0_n_20\,
      O => \tmp_product__14_carry__2_i_2__0_n_20\
    );
\tmp_product__14_carry__2_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EE0E00E"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_17__0_n_20\,
      I1 => tmp_product_carry_n_34,
      I2 => \^q0_reg[29]\(0),
      I3 => tmp_product_carry_n_33,
      I4 => \tmp_product__14_carry__2_i_19__0_n_20\,
      O => \tmp_product__14_carry__2_i_3__0_n_20\
    );
\tmp_product__14_carry__2_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3055300003000355"
    )
        port map (
      I0 => \^sext_ln386_fu_1767_p1\(25),
      I1 => q0(25),
      I2 => q0(27),
      I3 => \tmp_product__14_carry_0\(0),
      I4 => \^sext_ln386_fu_1767_p1\(27),
      I5 => tmp_product_carry_n_34,
      O => \tmp_product__14_carry__2_i_4__0_n_20\
    );
\tmp_product__14_carry__2_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3AAC3553C553CAA"
    )
        port map (
      I0 => \^sext_ln386_fu_1767_p1\(25),
      I1 => q0(25),
      I2 => q0(27),
      I3 => \tmp_product__14_carry_0\(0),
      I4 => \^sext_ln386_fu_1767_p1\(27),
      I5 => tmp_product_carry_n_34,
      O => \tmp_product__14_carry__2_i_5__0_n_20\
    );
\tmp_product__14_carry__2_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => q0(27),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(27),
      I3 => \^sext_ln386_fu_1767_p1\(23),
      I4 => q0(23),
      I5 => \tmp_product__14_carry__1_i_19__0_n_20\,
      O => \tmp_product__14_carry__2_i_6__0_n_20\
    );
\tmp_product__14_carry__2_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFBB220A0ABB22"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_19__0_n_20\,
      I1 => \^sext_ln386_fu_1767_p1\(22),
      I2 => q0(22),
      I3 => \^sext_ln386_fu_1767_p1\(24),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => q0(24),
      O => \tmp_product__14_carry__2_i_7__0_n_20\
    );
\tmp_product__14_carry__2_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5DD445050DD44"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_18__0_n_20\,
      I1 => \^sext_ln386_fu_1767_p1\(23),
      I2 => q0(23),
      I3 => \^sext_ln386_fu_1767_p1\(25),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => q0(25),
      O => \tmp_product__14_carry__2_i_8__0_n_20\
    );
\tmp_product__14_carry__2_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696699669966969"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_1__0_n_20\,
      I1 => \^o\(1),
      I2 => \^q0_reg[29]\(1),
      I3 => \^q0_reg[29]\(0),
      I4 => \^o\(0),
      I5 => \^co\(0),
      O => \tmp_product__14_carry__2_i_9__0_n_20\
    );
\tmp_product__14_carry__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product__14_carry__2_n_20\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_tmp_product__14_carry__3_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \tmp_product__14_carry__3_n_26\,
      CO(0) => \tmp_product__14_carry__3_n_27\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => \xout1_reg[27]\(1 downto 0),
      O(7 downto 3) => \NLW_tmp_product__14_carry__3_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => \^sext_ln333_1_fu_1772_p1\(34 downto 32),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => S(2 downto 0)
    );
\tmp_product__14_carry_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry_i_2__0_n_20\,
      I1 => \tmp_product__14_carry_i_19__0_n_20\,
      I2 => \tmp_product__14_carry_i_17__0_n_20\,
      I3 => q0(4),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => \^sext_ln386_fu_1767_p1\(4),
      O => \tmp_product__14_carry_i_10__0_n_20\
    );
\tmp_product__14_carry_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996669666699969"
    )
        port map (
      I0 => \tmp_product__14_carry_i_3__0_n_20\,
      I1 => \tmp_product__14_carry_i_18__0_n_20\,
      I2 => \^sext_ln386_fu_1767_p1\(3),
      I3 => \tmp_product__14_carry_0\(0),
      I4 => q0(3),
      I5 => \tmp_product__14_carry_i_20__0_n_20\,
      O => \tmp_product__14_carry_i_11__0_n_20\
    );
\tmp_product__14_carry_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996669666699969"
    )
        port map (
      I0 => \tmp_product__14_carry_i_4__0_n_20\,
      I1 => \tmp_product__14_carry_i_19__0_n_20\,
      I2 => \^sext_ln386_fu_1767_p1\(2),
      I3 => \tmp_product__14_carry_0\(0),
      I4 => q0(2),
      I5 => \tmp_product__14_carry_i_22__0_n_20\,
      O => \tmp_product__14_carry_i_12__0_n_20\
    );
\tmp_product__14_carry_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry_i_5__0_n_20\,
      I1 => grp_fu_474_p0(3),
      I2 => \tmp_product__14_carry_i_20__0_n_20\,
      I3 => q0(1),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => \^sext_ln386_fu_1767_p1\(1),
      O => \tmp_product__14_carry_i_13__0_n_20\
    );
\tmp_product__14_carry_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999A55A6666A55A"
    )
        port map (
      I0 => \tmp_product__14_carry_i_22__0_n_20\,
      I1 => q0(2),
      I2 => \^sext_ln386_fu_1767_p1\(2),
      I3 => \^sext_ln386_fu_1767_p1\(0),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => q0(0),
      O => \tmp_product__14_carry_i_14__0_n_20\
    );
\tmp_product__14_carry_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^sext_ln386_fu_1767_p1\(3),
      I1 => q0(3),
      I2 => \^sext_ln386_fu_1767_p1\(1),
      I3 => \tmp_product__14_carry_0\(0),
      I4 => q0(1),
      O => \tmp_product__14_carry_i_15__0_n_20\
    );
\tmp_product__14_carry_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^sext_ln386_fu_1767_p1\(2),
      I1 => q0(2),
      I2 => \^sext_ln386_fu_1767_p1\(0),
      I3 => \tmp_product__14_carry_0\(0),
      I4 => q0(0),
      O => \tmp_product__14_carry_i_16__0_n_20\
    );
\tmp_product__14_carry_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(8),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(8),
      O => \tmp_product__14_carry_i_17__0_n_20\
    );
\tmp_product__14_carry_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(7),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(7),
      O => \tmp_product__14_carry_i_18__0_n_20\
    );
\tmp_product__14_carry_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(6),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(6),
      O => \tmp_product__14_carry_i_19__0_n_20\
    );
\tmp_product__14_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => q0(4),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(4),
      I3 => \^sext_ln386_fu_1767_p1\(6),
      I4 => q0(6),
      I5 => \tmp_product__14_carry_i_17__0_n_20\,
      O => \tmp_product__14_carry_i_1__0_n_20\
    );
\tmp_product__14_carry_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(5),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(5),
      O => \tmp_product__14_carry_i_20__0_n_20\
    );
\tmp_product__14_carry_i_21__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(9),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(9),
      O => \tmp_product__14_carry_i_21__0_n_20\
    );
\tmp_product__14_carry_i_22__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(4),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(4),
      O => \tmp_product__14_carry_i_22__0_n_20\
    );
\tmp_product__14_carry_i_23__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(3),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(3),
      O => grp_fu_474_p0(3)
    );
\tmp_product__14_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFBB220A0ABB22"
    )
        port map (
      I0 => \tmp_product__14_carry_i_18__0_n_20\,
      I1 => \^sext_ln386_fu_1767_p1\(3),
      I2 => q0(3),
      I3 => \^sext_ln386_fu_1767_p1\(5),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => q0(5),
      O => \tmp_product__14_carry_i_2__0_n_20\
    );
\tmp_product__14_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFBB220A0ABB22"
    )
        port map (
      I0 => \tmp_product__14_carry_i_19__0_n_20\,
      I1 => \^sext_ln386_fu_1767_p1\(2),
      I2 => q0(2),
      I3 => \^sext_ln386_fu_1767_p1\(4),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => q0(4),
      O => \tmp_product__14_carry_i_3__0_n_20\
    );
\tmp_product__14_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => q0(1),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(1),
      I3 => \^sext_ln386_fu_1767_p1\(3),
      I4 => q0(3),
      I5 => \tmp_product__14_carry_i_20__0_n_20\,
      O => \tmp_product__14_carry_i_4__0_n_20\
    );
\tmp_product__14_carry_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \^sext_ln386_fu_1767_p1\(2),
      I1 => q0(2),
      I2 => \^sext_ln386_fu_1767_p1\(4),
      I3 => \tmp_product__14_carry_0\(0),
      I4 => q0(4),
      O => \tmp_product__14_carry_i_5__0_n_20\
    );
\tmp_product__14_carry_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^sext_ln386_fu_1767_p1\(2),
      I1 => q0(2),
      I2 => \^sext_ln386_fu_1767_p1\(4),
      I3 => \tmp_product__14_carry_0\(0),
      I4 => q0(4),
      O => \tmp_product__14_carry_i_6__0_n_20\
    );
\tmp_product__14_carry_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(3),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(3),
      O => \tmp_product__14_carry_i_7__0_n_20\
    );
\tmp_product__14_carry_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(2),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(2),
      O => grp_fu_474_p0(2)
    );
\tmp_product__14_carry_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry_i_1__0_n_20\,
      I1 => \tmp_product__14_carry_i_18__0_n_20\,
      I2 => \tmp_product__14_carry_i_21__0_n_20\,
      I3 => q0(5),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => \^sext_ln386_fu_1767_p1\(5),
      O => \tmp_product__14_carry_i_9__0_n_20\
    );
\tmp_product__8_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_tmp_product__8_carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \q0_reg[30]\(0),
      CO(2) => \NLW_tmp_product__8_carry_CO_UNCONNECTED\(2),
      CO(1) => \tmp_product__8_carry_n_26\,
      CO(0) => \tmp_product__8_carry_n_27\,
      DI(7 downto 2) => B"000000",
      DI(1) => \tmp_product__8_carry_i_1__0_n_20\,
      DI(0) => '0',
      O(7 downto 3) => \NLW_tmp_product__8_carry_O_UNCONNECTED\(7 downto 3),
      O(2 downto 1) => \^o\(1 downto 0),
      O(0) => \tmp_product__8_carry_n_35\,
      S(7 downto 3) => B"00001",
      S(2) => \tmp_product__8_carry_i_2__0_n_20\,
      S(1) => \tmp_product__8_carry_i_3__0_n_20\,
      S(0) => \tmp_product__8_carry_i_4__0_n_20\
    );
\tmp_product__8_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(30),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(30),
      O => \tmp_product__8_carry_i_1__0_n_20\
    );
\tmp_product__8_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^sext_ln386_fu_1767_p1\(31),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => q0(31),
      O => \tmp_product__8_carry_i_2__0_n_20\
    );
\tmp_product__8_carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^sext_ln386_fu_1767_p1\(30),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => q0(30),
      O => \tmp_product__8_carry_i_3__0_n_20\
    );
\tmp_product__8_carry_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(29),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(29),
      O => \tmp_product__8_carry_i_4__0_n_20\
    );
tmp_product_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => NLW_tmp_product_carry_CO_UNCONNECTED(7 downto 5),
      CO(4) => \^co\(0),
      CO(3) => NLW_tmp_product_carry_CO_UNCONNECTED(3),
      CO(2) => tmp_product_carry_n_25,
      CO(1) => tmp_product_carry_n_26,
      CO(0) => tmp_product_carry_n_27,
      DI(7 downto 3) => B"00000",
      DI(2) => \tmp_product_carry_i_1__4_n_20\,
      DI(1) => \tmp_product_carry_i_2__4_n_20\,
      DI(0) => '0',
      O(7 downto 4) => NLW_tmp_product_carry_O_UNCONNECTED(7 downto 4),
      O(3) => tmp_product_carry_n_32,
      O(2) => tmp_product_carry_n_33,
      O(1) => tmp_product_carry_n_34,
      O(0) => tmp_product_carry_n_35,
      S(7 downto 4) => B"0001",
      S(3) => \tmp_product_carry_i_3__4_n_20\,
      S(2) => \tmp_product_carry_i_4__4_n_20\,
      S(1) => \tmp_product_carry_i_5__4_n_20\,
      S(0) => \tmp_product_carry_i_6__4_n_20\
    );
\tmp_product_carry_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(30),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(30),
      O => \tmp_product_carry_i_1__4_n_20\
    );
\tmp_product_carry_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(29),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(29),
      O => \tmp_product_carry_i_2__4_n_20\
    );
\tmp_product_carry_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^sext_ln386_fu_1767_p1\(31),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => q0(31),
      O => \tmp_product_carry_i_3__4_n_20\
    );
\tmp_product_carry_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^sext_ln386_fu_1767_p1\(30),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => q0(30),
      O => \tmp_product_carry_i_4__4_n_20\
    );
\tmp_product_carry_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^sext_ln386_fu_1767_p1\(29),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => q0(29),
      O => \tmp_product_carry_i_5__4_n_20\
    );
\tmp_product_carry_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(28),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_1767_p1\(28),
      O => \tmp_product_carry_i_6__4_n_20\
    );
\xa2_2_fu_254[40]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \^sext_ln333_1_fu_1772_p1\(34),
      I1 => \xa2_2_fu_254_reg[45]_0\,
      I2 => xa2_2_fu_254_reg(0),
      I3 => P(0),
      O => \xa2_2_fu_254_reg[45]\(0)
    );
\xout1[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_1772_p1\(21),
      I1 => \xout1_reg[31]\(21),
      O => \xout1[11]_i_2_n_20\
    );
\xout1[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_1772_p1\(20),
      I1 => \xout1_reg[31]\(20),
      O => \xout1[11]_i_3_n_20\
    );
\xout1[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_1772_p1\(19),
      I1 => \xout1_reg[31]\(19),
      O => \xout1[11]_i_4_n_20\
    );
\xout1[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_1772_p1\(18),
      I1 => \xout1_reg[31]\(18),
      O => \xout1[11]_i_5_n_20\
    );
\xout1[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_1772_p1\(17),
      I1 => \xout1_reg[31]\(17),
      O => \xout1[11]_i_6_n_20\
    );
\xout1[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_1772_p1\(16),
      I1 => \xout1_reg[31]\(16),
      O => \xout1[11]_i_7_n_20\
    );
\xout1[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_1772_p1\(15),
      I1 => \xout1_reg[31]\(15),
      O => \xout1[11]_i_8_n_20\
    );
\xout1[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_1772_p1\(14),
      I1 => \xout1_reg[31]\(14),
      O => \xout1[11]_i_9_n_20\
    );
\xout1[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_1772_p1\(29),
      I1 => \xout1_reg[31]\(29),
      O => \xout1[19]_i_2_n_20\
    );
\xout1[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_1772_p1\(28),
      I1 => \xout1_reg[31]\(28),
      O => \xout1[19]_i_3_n_20\
    );
\xout1[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_1772_p1\(27),
      I1 => \xout1_reg[31]\(27),
      O => \xout1[19]_i_4_n_20\
    );
\xout1[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_1772_p1\(26),
      I1 => \xout1_reg[31]\(26),
      O => \xout1[19]_i_5_n_20\
    );
\xout1[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_1772_p1\(25),
      I1 => \xout1_reg[31]\(25),
      O => \xout1[19]_i_6_n_20\
    );
\xout1[19]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_1772_p1\(24),
      I1 => \xout1_reg[31]\(24),
      O => \xout1[19]_i_7_n_20\
    );
\xout1[19]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_1772_p1\(23),
      I1 => \xout1_reg[31]\(23),
      O => \xout1[19]_i_8_n_20\
    );
\xout1[19]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_1772_p1\(22),
      I1 => \xout1_reg[31]\(22),
      O => \xout1[19]_i_9_n_20\
    );
\xout1[27]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_1772_p1\(30),
      I1 => \xout1_reg[31]\(30),
      O => \xout1[27]_i_10_n_20\
    );
\xout1[27]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \xout1_reg[31]\(34),
      I1 => \^sext_ln333_1_fu_1772_p1\(34),
      O => \xout1[27]_i_6_n_20\
    );
\xout1[27]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_1772_p1\(33),
      I1 => \xout1_reg[31]\(33),
      O => \xout1[27]_i_7_n_20\
    );
\xout1[27]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_1772_p1\(32),
      I1 => \xout1_reg[31]\(32),
      O => \xout1[27]_i_8_n_20\
    );
\xout1[27]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_1772_p1\(31),
      I1 => \xout1_reg[31]\(31),
      O => \xout1[27]_i_9_n_20\
    );
\xout1[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_1772_p1\(6),
      I1 => \xout1_reg[31]\(6),
      O => \xout1[3]_i_10_n_20\
    );
\xout1[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_1772_p1\(5),
      I1 => \xout1_reg[31]\(5),
      O => \xout1[3]_i_13_n_20\
    );
\xout1[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_1772_p1\(4),
      I1 => \xout1_reg[31]\(4),
      O => \xout1[3]_i_14_n_20\
    );
\xout1[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_1772_p1\(3),
      I1 => \xout1_reg[31]\(3),
      O => \xout1[3]_i_15_n_20\
    );
\xout1[3]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_1772_p1\(2),
      I1 => \xout1_reg[31]\(2),
      O => \xout1[3]_i_16_n_20\
    );
\xout1[3]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_1772_p1\(1),
      I1 => \xout1_reg[31]\(1),
      O => \xout1[3]_i_17_n_20\
    );
\xout1[3]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_1772_p1\(0),
      I1 => \xout1_reg[31]\(0),
      O => \xout1[3]_i_18_n_20\
    );
\xout1[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_1772_p1\(13),
      I1 => \xout1_reg[31]\(13),
      O => \xout1[3]_i_3_n_20\
    );
\xout1[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_1772_p1\(12),
      I1 => \xout1_reg[31]\(12),
      O => \xout1[3]_i_4_n_20\
    );
\xout1[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_1772_p1\(11),
      I1 => \xout1_reg[31]\(11),
      O => \xout1[3]_i_5_n_20\
    );
\xout1[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_1772_p1\(10),
      I1 => \xout1_reg[31]\(10),
      O => \xout1[3]_i_6_n_20\
    );
\xout1[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_1772_p1\(9),
      I1 => \xout1_reg[31]\(9),
      O => \xout1[3]_i_7_n_20\
    );
\xout1[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_1772_p1\(8),
      I1 => \xout1_reg[31]\(8),
      O => \xout1[3]_i_8_n_20\
    );
\xout1[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_1772_p1\(7),
      I1 => \xout1_reg[31]\(7),
      O => \xout1[3]_i_9_n_20\
    );
\xout1_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xout1_reg[3]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \xout1_reg[11]_i_1_n_20\,
      CO(6) => \xout1_reg[11]_i_1_n_21\,
      CO(5) => \xout1_reg[11]_i_1_n_22\,
      CO(4) => \xout1_reg[11]_i_1_n_23\,
      CO(3) => \xout1_reg[11]_i_1_n_24\,
      CO(2) => \xout1_reg[11]_i_1_n_25\,
      CO(1) => \xout1_reg[11]_i_1_n_26\,
      CO(0) => \xout1_reg[11]_i_1_n_27\,
      DI(7 downto 0) => \^sext_ln333_1_fu_1772_p1\(21 downto 14),
      O(7 downto 0) => D(11 downto 4),
      S(7) => \xout1[11]_i_2_n_20\,
      S(6) => \xout1[11]_i_3_n_20\,
      S(5) => \xout1[11]_i_4_n_20\,
      S(4) => \xout1[11]_i_5_n_20\,
      S(3) => \xout1[11]_i_6_n_20\,
      S(2) => \xout1[11]_i_7_n_20\,
      S(1) => \xout1[11]_i_8_n_20\,
      S(0) => \xout1[11]_i_9_n_20\
    );
\xout1_reg[19]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xout1_reg[11]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \xout1_reg[19]_i_1_n_20\,
      CO(6) => \xout1_reg[19]_i_1_n_21\,
      CO(5) => \xout1_reg[19]_i_1_n_22\,
      CO(4) => \xout1_reg[19]_i_1_n_23\,
      CO(3) => \xout1_reg[19]_i_1_n_24\,
      CO(2) => \xout1_reg[19]_i_1_n_25\,
      CO(1) => \xout1_reg[19]_i_1_n_26\,
      CO(0) => \xout1_reg[19]_i_1_n_27\,
      DI(7 downto 0) => \^sext_ln333_1_fu_1772_p1\(29 downto 22),
      O(7 downto 0) => D(19 downto 12),
      S(7) => \xout1[19]_i_2_n_20\,
      S(6) => \xout1[19]_i_3_n_20\,
      S(5) => \xout1[19]_i_4_n_20\,
      S(4) => \xout1[19]_i_5_n_20\,
      S(3) => \xout1[19]_i_6_n_20\,
      S(2) => \xout1[19]_i_7_n_20\,
      S(1) => \xout1[19]_i_8_n_20\,
      S(0) => \xout1[19]_i_9_n_20\
    );
\xout1_reg[27]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xout1_reg[19]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \xout1_reg[27]_i_1_n_20\,
      CO(6) => \xout1_reg[27]_i_1_n_21\,
      CO(5) => \xout1_reg[27]_i_1_n_22\,
      CO(4) => \xout1_reg[27]_i_1_n_23\,
      CO(3) => \xout1_reg[27]_i_1_n_24\,
      CO(2) => \xout1_reg[27]_i_1_n_25\,
      CO(1) => \xout1_reg[27]_i_1_n_26\,
      CO(0) => \xout1_reg[27]_i_1_n_27\,
      DI(7 downto 5) => \xout1_reg[31]\(36 downto 34),
      DI(4) => \xout1_reg[27]_0\(0),
      DI(3 downto 0) => \^sext_ln333_1_fu_1772_p1\(33 downto 30),
      O(7 downto 0) => D(27 downto 20),
      S(7 downto 5) => \xout1_reg[27]_1\(2 downto 0),
      S(4) => \xout1[27]_i_6_n_20\,
      S(3) => \xout1[27]_i_7_n_20\,
      S(2) => \xout1[27]_i_8_n_20\,
      S(1) => \xout1[27]_i_9_n_20\,
      S(0) => \xout1[27]_i_10_n_20\
    );
\xout1_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xout1_reg[27]_i_1_n_20\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_xout1_reg[31]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \xout1_reg[31]_i_1_n_25\,
      CO(1) => \xout1_reg[31]_i_1_n_26\,
      CO(0) => \xout1_reg[31]_i_1_n_27\,
      DI(7 downto 3) => B"00000",
      DI(2 downto 0) => \xout1_reg[31]\(39 downto 37),
      O(7 downto 4) => \NLW_xout1_reg[31]_i_1_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => D(31 downto 28),
      S(7 downto 4) => B"0000",
      S(3 downto 0) => \xout1_reg[31]_0\(3 downto 0)
    );
\xout1_reg[3]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xout1_reg[3]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \xout1_reg[3]_i_1_n_20\,
      CO(6) => \xout1_reg[3]_i_1_n_21\,
      CO(5) => \xout1_reg[3]_i_1_n_22\,
      CO(4) => \xout1_reg[3]_i_1_n_23\,
      CO(3) => \xout1_reg[3]_i_1_n_24\,
      CO(2) => \xout1_reg[3]_i_1_n_25\,
      CO(1) => \xout1_reg[3]_i_1_n_26\,
      CO(0) => \xout1_reg[3]_i_1_n_27\,
      DI(7 downto 0) => \^sext_ln333_1_fu_1772_p1\(13 downto 6),
      O(7 downto 4) => D(3 downto 0),
      O(3 downto 0) => \NLW_xout1_reg[3]_i_1_O_UNCONNECTED\(3 downto 0),
      S(7) => \xout1[3]_i_3_n_20\,
      S(6) => \xout1[3]_i_4_n_20\,
      S(5) => \xout1[3]_i_5_n_20\,
      S(4) => \xout1[3]_i_6_n_20\,
      S(3) => \xout1[3]_i_7_n_20\,
      S(2) => \xout1[3]_i_8_n_20\,
      S(1) => \xout1[3]_i_9_n_20\,
      S(0) => \xout1[3]_i_10_n_20\
    );
\xout1_reg[3]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \xout1_reg[3]_i_2_n_20\,
      CO(6) => \xout1_reg[3]_i_2_n_21\,
      CO(5) => \xout1_reg[3]_i_2_n_22\,
      CO(4) => \xout1_reg[3]_i_2_n_23\,
      CO(3) => \xout1_reg[3]_i_2_n_24\,
      CO(2) => \xout1_reg[3]_i_2_n_25\,
      CO(1) => \xout1_reg[3]_i_2_n_26\,
      CO(0) => \xout1_reg[3]_i_2_n_27\,
      DI(7 downto 2) => \^sext_ln333_1_fu_1772_p1\(5 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      O(7 downto 0) => \NLW_xout1_reg[3]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \xout1[3]_i_13_n_20\,
      S(6) => \xout1[3]_i_14_n_20\,
      S(5) => \xout1[3]_i_15_n_20\,
      S(4) => \xout1[3]_i_16_n_20\,
      S(3) => \xout1[3]_i_17_n_20\,
      S(2) => \xout1[3]_i_18_n_20\,
      S(1 downto 0) => \xout1_reg[3]\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mux_4_2_14_1_1 is
  port (
    B : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mux_4_2_14_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mux_4_2_14_1_1 is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of tmp_product_i_1 : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of tmp_product_i_2 : label is "soft_lutpair258";
begin
tmp_product_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => B(1)
    );
tmp_product_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => B(0)
    );
\trunc_ln522_2_reg_2129[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => DI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_quantl_quant26bt_neg_ROM_AUTO_1R is
  port (
    \q0_reg[5]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \trunc_ln225_reg_645_reg[5]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    A : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ril_2_fu_203_p3 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[10]\ : in STD_LOGIC;
    tmp_reg_217 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \il_assign_reg_2288_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_return_preg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_quantl_quant26bt_neg_ROM_AUTO_1R;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_quantl_quant26bt_neg_ROM_AUTO_1R is
  signal \^q0_reg[5]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal qq4_code4_table_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal quant26bt_neg_q0 : STD_LOGIC_VECTOR ( 5 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_return_preg[1]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \ap_return_preg[2]_i_1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \ap_return_preg[3]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \ap_return_preg[4]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \ap_return_preg[5]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \il_assign_reg_2288[1]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \il_assign_reg_2288[2]_i_1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \il_assign_reg_2288[3]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \il_assign_reg_2288[4]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \il_assign_reg_2288[5]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \tmp_product_i_16__9\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \tmp_product_i_17__8\ : label is "soft_lutpair426";
begin
  \q0_reg[5]_0\(4 downto 0) <= \^q0_reg[5]_0\(4 downto 0);
\ap_return_preg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quant26bt_neg_q0(1),
      I1 => tmp_reg_217,
      I2 => Q(0),
      O => ril_2_fu_203_p3(0)
    );
\ap_return_preg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quant26bt_neg_q0(2),
      I1 => tmp_reg_217,
      I2 => Q(1),
      O => ril_2_fu_203_p3(1)
    );
\ap_return_preg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quant26bt_neg_q0(3),
      I1 => tmp_reg_217,
      I2 => Q(2),
      O => ril_2_fu_203_p3(2)
    );
\ap_return_preg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quant26bt_neg_q0(4),
      I1 => tmp_reg_217,
      I2 => Q(3),
      O => ril_2_fu_203_p3(3)
    );
\ap_return_preg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quant26bt_neg_q0(5),
      I1 => tmp_reg_217,
      I2 => Q(4),
      O => ril_2_fu_203_p3(4)
    );
\il_assign_reg_2288[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => quant26bt_neg_q0(1),
      I1 => tmp_reg_217,
      I2 => Q(0),
      I3 => \il_assign_reg_2288_reg[5]\(1),
      I4 => ap_return_preg(0),
      O => \^q0_reg[5]_0\(0)
    );
\il_assign_reg_2288[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => quant26bt_neg_q0(2),
      I1 => tmp_reg_217,
      I2 => Q(1),
      I3 => \il_assign_reg_2288_reg[5]\(1),
      I4 => ap_return_preg(1),
      O => \^q0_reg[5]_0\(1)
    );
\il_assign_reg_2288[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => quant26bt_neg_q0(3),
      I1 => tmp_reg_217,
      I2 => Q(2),
      I3 => \il_assign_reg_2288_reg[5]\(1),
      I4 => ap_return_preg(2),
      O => \^q0_reg[5]_0\(2)
    );
\il_assign_reg_2288[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => quant26bt_neg_q0(4),
      I1 => tmp_reg_217,
      I2 => Q(3),
      I3 => \il_assign_reg_2288_reg[5]\(1),
      I4 => ap_return_preg(3),
      O => \^q0_reg[5]_0\(3)
    );
\il_assign_reg_2288[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => quant26bt_neg_q0(5),
      I1 => tmp_reg_217,
      I2 => Q(4),
      I3 => \il_assign_reg_2288_reg[5]\(1),
      I4 => ap_return_preg(4),
      O => \^q0_reg[5]_0\(4)
    );
\q0[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000B8B8470047"
    )
        port map (
      I0 => \q0_reg[12]\(3),
      I1 => \q0_reg[10]\,
      I2 => \^q0_reg[5]_0\(4),
      I3 => qq4_code4_table_address0(2),
      I4 => qq4_code4_table_address0(1),
      I5 => qq4_code4_table_address0(0),
      O => \trunc_ln225_reg_645_reg[5]\(8)
    );
\q0[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB80000000047FF"
    )
        port map (
      I0 => \q0_reg[12]\(3),
      I1 => \q0_reg[10]\,
      I2 => \^q0_reg[5]_0\(4),
      I3 => qq4_code4_table_address0(0),
      I4 => qq4_code4_table_address0(2),
      I5 => qq4_code4_table_address0(1),
      O => \trunc_ln225_reg_645_reg[5]\(9)
    );
\q0[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8000000000047"
    )
        port map (
      I0 => \q0_reg[12]\(3),
      I1 => \q0_reg[10]\,
      I2 => \^q0_reg[5]_0\(4),
      I3 => qq4_code4_table_address0(0),
      I4 => qq4_code4_table_address0(2),
      I5 => qq4_code4_table_address0(1),
      O => \trunc_ln225_reg_645_reg[5]\(10)
    );
\q0[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFF47FFB8"
    )
        port map (
      I0 => \q0_reg[12]\(3),
      I1 => \q0_reg[10]\,
      I2 => \^q0_reg[5]_0\(4),
      I3 => qq4_code4_table_address0(1),
      I4 => qq4_code4_table_address0(2),
      I5 => qq4_code4_table_address0(0),
      O => \trunc_ln225_reg_645_reg[5]\(0)
    );
\q0[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B80047FFB847B847"
    )
        port map (
      I0 => \q0_reg[12]\(3),
      I1 => \q0_reg[10]\,
      I2 => \^q0_reg[5]_0\(4),
      I3 => qq4_code4_table_address0(0),
      I4 => qq4_code4_table_address0(1),
      I5 => qq4_code4_table_address0(2),
      O => \trunc_ln225_reg_645_reg[5]\(1)
    );
\q0[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFB847FFFF00"
    )
        port map (
      I0 => \q0_reg[12]\(3),
      I1 => \q0_reg[10]\,
      I2 => \^q0_reg[5]_0\(4),
      I3 => qq4_code4_table_address0(2),
      I4 => qq4_code4_table_address0(1),
      I5 => qq4_code4_table_address0(0),
      O => \trunc_ln225_reg_645_reg[5]\(2)
    );
\q0[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0047B80047B80000"
    )
        port map (
      I0 => \q0_reg[12]\(3),
      I1 => \q0_reg[10]\,
      I2 => \^q0_reg[5]_0\(4),
      I3 => qq4_code4_table_address0(0),
      I4 => qq4_code4_table_address0(1),
      I5 => qq4_code4_table_address0(2),
      O => \trunc_ln225_reg_645_reg[5]\(3)
    );
\q0[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFFFF47B8B8"
    )
        port map (
      I0 => \q0_reg[12]\(3),
      I1 => \q0_reg[10]\,
      I2 => \^q0_reg[5]_0\(4),
      I3 => qq4_code4_table_address0(2),
      I4 => qq4_code4_table_address0(1),
      I5 => qq4_code4_table_address0(0),
      O => \trunc_ln225_reg_645_reg[5]\(4)
    );
\q0[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB847B80047FFFF"
    )
        port map (
      I0 => \q0_reg[12]\(3),
      I1 => \q0_reg[10]\,
      I2 => \^q0_reg[5]_0\(4),
      I3 => qq4_code4_table_address0(0),
      I4 => qq4_code4_table_address0(1),
      I5 => qq4_code4_table_address0(2),
      O => \trunc_ln225_reg_645_reg[5]\(5)
    );
\q0[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B847B84700FF"
    )
        port map (
      I0 => \q0_reg[12]\(3),
      I1 => \q0_reg[10]\,
      I2 => \^q0_reg[5]_0\(4),
      I3 => qq4_code4_table_address0(1),
      I4 => qq4_code4_table_address0(2),
      I5 => qq4_code4_table_address0(0),
      O => \trunc_ln225_reg_645_reg[5]\(6)
    );
\q0[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB847B8000047FF"
    )
        port map (
      I0 => \q0_reg[12]\(3),
      I1 => \q0_reg[10]\,
      I2 => \^q0_reg[5]_0\(4),
      I3 => qq4_code4_table_address0(0),
      I4 => qq4_code4_table_address0(2),
      I5 => qq4_code4_table_address0(1),
      O => \trunc_ln225_reg_645_reg[5]\(7)
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \il_assign_reg_2288_reg[5]\(0),
      D => D(0),
      Q => quant26bt_neg_q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \il_assign_reg_2288_reg[5]\(0),
      D => D(1),
      Q => quant26bt_neg_q0(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \il_assign_reg_2288_reg[5]\(0),
      D => D(2),
      Q => quant26bt_neg_q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \il_assign_reg_2288_reg[5]\(0),
      D => D(3),
      Q => quant26bt_neg_q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \il_assign_reg_2288_reg[5]\(0),
      D => D(4),
      Q => quant26bt_neg_q0(5),
      R => '0'
    );
\tmp_product_i_10__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFF4700B800B8"
    )
        port map (
      I0 => \q0_reg[12]\(3),
      I1 => \q0_reg[10]\,
      I2 => \^q0_reg[5]_0\(4),
      I3 => qq4_code4_table_address0(0),
      I4 => qq4_code4_table_address0(2),
      I5 => qq4_code4_table_address0(1),
      O => A(4)
    );
\tmp_product_i_11__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"474747B8470047B8"
    )
        port map (
      I0 => \q0_reg[12]\(3),
      I1 => \q0_reg[10]\,
      I2 => \^q0_reg[5]_0\(4),
      I3 => qq4_code4_table_address0(2),
      I4 => qq4_code4_table_address0(1),
      I5 => qq4_code4_table_address0(0),
      O => A(3)
    );
\tmp_product_i_12__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF47474747B8B8"
    )
        port map (
      I0 => \q0_reg[12]\(3),
      I1 => \q0_reg[10]\,
      I2 => \^q0_reg[5]_0\(4),
      I3 => qq4_code4_table_address0(0),
      I4 => qq4_code4_table_address0(2),
      I5 => qq4_code4_table_address0(1),
      O => A(2)
    );
\tmp_product_i_13__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFF47B8FF0000"
    )
        port map (
      I0 => \q0_reg[12]\(3),
      I1 => \q0_reg[10]\,
      I2 => \^q0_reg[5]_0\(4),
      I3 => qq4_code4_table_address0(1),
      I4 => qq4_code4_table_address0(2),
      I5 => qq4_code4_table_address0(0),
      O => A(1)
    );
\tmp_product_i_14__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B847474700B8B8"
    )
        port map (
      I0 => \q0_reg[12]\(3),
      I1 => \q0_reg[10]\,
      I2 => \^q0_reg[5]_0\(4),
      I3 => qq4_code4_table_address0(1),
      I4 => qq4_code4_table_address0(2),
      I5 => qq4_code4_table_address0(0),
      O => A(0)
    );
\tmp_product_i_16__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg[12]\(1),
      I1 => \q0_reg[10]\,
      I2 => \^q0_reg[5]_0\(2),
      O => qq4_code4_table_address0(1)
    );
\tmp_product_i_17__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg[12]\(0),
      I1 => \q0_reg[10]\,
      I2 => \^q0_reg[5]_0\(1),
      O => qq4_code4_table_address0(0)
    );
\tmp_product_i_18__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg[12]\(2),
      I1 => \q0_reg[10]\,
      I2 => \^q0_reg[5]_0\(3),
      O => qq4_code4_table_address0(2)
    );
\tmp_product_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4747474747474700"
    )
        port map (
      I0 => \q0_reg[12]\(3),
      I1 => \q0_reg[10]\,
      I2 => \^q0_reg[5]_0\(4),
      I3 => qq4_code4_table_address0(1),
      I4 => qq4_code4_table_address0(0),
      I5 => qq4_code4_table_address0(2),
      O => A(12)
    );
\tmp_product_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47474747474700B8"
    )
        port map (
      I0 => \q0_reg[12]\(3),
      I1 => \q0_reg[10]\,
      I2 => \^q0_reg[5]_0\(4),
      I3 => qq4_code4_table_address0(0),
      I4 => qq4_code4_table_address0(1),
      I5 => qq4_code4_table_address0(2),
      O => A(11)
    );
\tmp_product_i_4__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"470047FF47B84700"
    )
        port map (
      I0 => \q0_reg[12]\(3),
      I1 => \q0_reg[10]\,
      I2 => \^q0_reg[5]_0\(4),
      I3 => qq4_code4_table_address0(2),
      I4 => qq4_code4_table_address0(1),
      I5 => qq4_code4_table_address0(0),
      O => A(10)
    );
\tmp_product_i_5__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47B80000"
    )
        port map (
      I0 => \q0_reg[12]\(3),
      I1 => \q0_reg[10]\,
      I2 => \^q0_reg[5]_0\(4),
      I3 => qq4_code4_table_address0(1),
      I4 => qq4_code4_table_address0(2),
      I5 => qq4_code4_table_address0(0),
      O => A(9)
    );
\tmp_product_i_6__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FF47FF0000B8"
    )
        port map (
      I0 => \q0_reg[12]\(3),
      I1 => \q0_reg[10]\,
      I2 => \^q0_reg[5]_0\(4),
      I3 => qq4_code4_table_address0(0),
      I4 => qq4_code4_table_address0(2),
      I5 => qq4_code4_table_address0(1),
      O => A(8)
    );
\tmp_product_i_7__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF4747474700B8"
    )
        port map (
      I0 => \q0_reg[12]\(3),
      I1 => \q0_reg[10]\,
      I2 => \^q0_reg[5]_0\(4),
      I3 => qq4_code4_table_address0(0),
      I4 => qq4_code4_table_address0(2),
      I5 => qq4_code4_table_address0(1),
      O => A(7)
    );
\tmp_product_i_8__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFB800B847B8"
    )
        port map (
      I0 => \q0_reg[12]\(3),
      I1 => \q0_reg[10]\,
      I2 => \^q0_reg[5]_0\(4),
      I3 => qq4_code4_table_address0(2),
      I4 => qq4_code4_table_address0(1),
      I5 => qq4_code4_table_address0(0),
      O => A(6)
    );
\tmp_product_i_9__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"470047FF470047B8"
    )
        port map (
      I0 => \q0_reg[12]\(3),
      I1 => \q0_reg[10]\,
      I2 => \^q0_reg[5]_0\(4),
      I3 => qq4_code4_table_address0(2),
      I4 => qq4_code4_table_address0(0),
      I5 => qq4_code4_table_address0(1),
      O => A(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_quantl_quant26bt_pos_ROM_AUTO_1R is
  port (
    quant26bt_pos_q0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \ap_CS_fsm_reg[3]_i_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_preg : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_quantl_quant26bt_pos_ROM_AUTO_1R;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_quantl_quant26bt_pos_ROM_AUTO_1R is
  signal \^quant26bt_pos_q0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
begin
  quant26bt_pos_q0(5 downto 0) <= \^quant26bt_pos_q0\(5 downto 0);
\ap_CS_fsm[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_2\(2),
      I1 => \ap_CS_fsm_reg[3]_i_2\(3),
      O => DI(1)
    );
\ap_CS_fsm[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_2\(0),
      I1 => \ap_CS_fsm_reg[3]_i_2\(1),
      O => DI(0)
    );
\ap_CS_fsm[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_2\(14),
      I1 => \ap_CS_fsm_reg[3]_i_2\(15),
      O => S(7)
    );
\ap_CS_fsm[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_2\(12),
      I1 => \ap_CS_fsm_reg[3]_i_2\(13),
      O => S(6)
    );
\ap_CS_fsm[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_2\(10),
      I1 => \ap_CS_fsm_reg[3]_i_2\(11),
      O => S(5)
    );
\ap_CS_fsm[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_2\(8),
      I1 => \ap_CS_fsm_reg[3]_i_2\(9),
      O => S(4)
    );
\ap_CS_fsm[3]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_2\(6),
      I1 => \ap_CS_fsm_reg[3]_i_2\(7),
      O => S(3)
    );
\ap_CS_fsm[3]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_2\(4),
      I1 => \ap_CS_fsm_reg[3]_i_2\(5),
      O => S(2)
    );
\ap_CS_fsm[3]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_2\(2),
      I1 => \ap_CS_fsm_reg[3]_i_2\(3),
      O => S(1)
    );
\ap_CS_fsm[3]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_2\(0),
      I1 => \ap_CS_fsm_reg[3]_i_2\(1),
      O => S(0)
    );
\ap_CS_fsm[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_2\(14),
      I1 => \ap_CS_fsm_reg[3]_i_2\(15),
      O => DI(7)
    );
\ap_CS_fsm[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_2\(12),
      I1 => \ap_CS_fsm_reg[3]_i_2\(13),
      O => DI(6)
    );
\ap_CS_fsm[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_2\(10),
      I1 => \ap_CS_fsm_reg[3]_i_2\(11),
      O => DI(5)
    );
\ap_CS_fsm[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_2\(8),
      I1 => \ap_CS_fsm_reg[3]_i_2\(9),
      O => DI(4)
    );
\ap_CS_fsm[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_2\(6),
      I1 => \ap_CS_fsm_reg[3]_i_2\(7),
      O => DI(3)
    );
\ap_CS_fsm[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_2\(4),
      I1 => \ap_CS_fsm_reg[3]_i_2\(5),
      O => DI(2)
    );
\il_assign_reg_2288[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^quant26bt_pos_q0\(0),
      I1 => Q(1),
      I2 => ap_return_preg(0),
      O => \q0_reg[0]_0\(0)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_1\,
      Q => \^quant26bt_pos_q0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => D(0),
      Q => \^quant26bt_pos_q0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => D(1),
      Q => \^quant26bt_pos_q0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => D(2),
      Q => \^quant26bt_pos_q0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => D(3),
      Q => \^quant26bt_pos_q0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => D(4),
      Q => \^quant26bt_pos_q0\(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_reset is
  port (
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    CEA2 : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[0]_1\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[0]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_3\ : out STD_LOGIC;
    \i_fu_142_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_reset_fu_243_dec_del_bph_we0 : out STD_LOGIC;
    \i_2_fu_146_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \i_3_fu_150_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \i_4_fu_154_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[0]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    grp_reset_fu_243_ap_start_reg_reg : out STD_LOGIC;
    grp_reset_fu_243_ap_start_reg_reg_0 : out STD_LOGIC;
    grp_reset_fu_243_ap_start_reg_reg_1 : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    ap_start_0 : out STD_LOGIC;
    grp_reset_fu_243_ap_start_reg_reg_2 : out STD_LOGIC;
    grp_reset_fu_243_ap_start_reg_reg_3 : out STD_LOGIC;
    grp_reset_fu_243_ap_start_reg_reg_4 : out STD_LOGIC;
    RSTA : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_8\ : out STD_LOGIC;
    \rh2_reg[30]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_reset_fu_243_ap_start_reg : in STD_LOGIC;
    grp_encode_fu_333_rh2_o_ap_vld : in STD_LOGIC;
    \ph2_reg[0]\ : in STD_LOGIC;
    \rlt2_reg[30]\ : in STD_LOGIC;
    encoded_we0 : in STD_LOGIC;
    \dec_deth_reg[4]\ : in STD_LOGIC;
    \dec_ah1_reg[15]\ : in STD_LOGIC;
    grp_decode_fu_399_dec_ah2_o_ap_vld : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    \dec_ph2_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \al1_reg[15]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[31]\ : in STD_LOGIC;
    CEB2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_reset;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_reset is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln427_fu_518_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln436_fu_551_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln445_fu_584_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln451_fu_614_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ap_CS_fsm[2]_i_2_n_20\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ap_NS_fsm10_out : STD_LOGIC;
  signal ap_NS_fsm11_out : STD_LOGIC;
  signal \^grp_reset_fu_243_dec_del_bph_we0\ : STD_LOGIC;
  signal grp_reset_fu_243_dec_nbh_ap_vld : STD_LOGIC;
  signal grp_reset_fu_243_tqmf_we0 : STD_LOGIC;
  signal \^i_2_fu_146_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^i_3_fu_150_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \i_4_fu_154[3]_i_1_n_20\ : STD_LOGIC;
  signal \i_4_fu_154[3]_i_2_n_20\ : STD_LOGIC;
  signal \^i_4_fu_154_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^i_fu_142_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ram_reg_0_15_0_0_i_7_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_91_n_20 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \al1[15]_i_1\ : label is "soft_lutpair716";
  attribute SOFT_HLUTNM of \al1[15]_i_2\ : label is "soft_lutpair716";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__8\ : label is "soft_lutpair719";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__6\ : label is "soft_lutpair719";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2\ : label is "soft_lutpair718";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute SOFT_HLUTNM of \dec_ah1[15]_i_1\ : label is "soft_lutpair712";
  attribute SOFT_HLUTNM of \dec_ah1[15]_i_2\ : label is "soft_lutpair712";
  attribute SOFT_HLUTNM of \dec_nbl[14]_i_1\ : label is "soft_lutpair717";
  attribute SOFT_HLUTNM of \dec_nbl[14]_i_2\ : label is "soft_lutpair717";
  attribute SOFT_HLUTNM of \dec_rlt1[30]_i_1\ : label is "soft_lutpair714";
  attribute SOFT_HLUTNM of \dec_rlt1[30]_i_2\ : label is "soft_lutpair714";
  attribute SOFT_HLUTNM of \i_2_fu_146[1]_i_1\ : label is "soft_lutpair724";
  attribute SOFT_HLUTNM of \i_2_fu_146[2]_i_3\ : label is "soft_lutpair724";
  attribute SOFT_HLUTNM of \i_3_fu_150[0]_i_1\ : label is "soft_lutpair725";
  attribute SOFT_HLUTNM of \i_3_fu_150[1]_i_1\ : label is "soft_lutpair725";
  attribute SOFT_HLUTNM of \i_3_fu_150[2]_i_1\ : label is "soft_lutpair721";
  attribute SOFT_HLUTNM of \i_3_fu_150[3]_i_1\ : label is "soft_lutpair721";
  attribute SOFT_HLUTNM of \i_3_fu_150[4]_i_3\ : label is "soft_lutpair710";
  attribute SOFT_HLUTNM of \i_4_fu_154[0]_i_1\ : label is "soft_lutpair726";
  attribute SOFT_HLUTNM of \i_4_fu_154[1]_i_1\ : label is "soft_lutpair726";
  attribute SOFT_HLUTNM of \i_4_fu_154[2]_i_1\ : label is "soft_lutpair722";
  attribute SOFT_HLUTNM of \i_4_fu_154[3]_i_3\ : label is "soft_lutpair722";
  attribute SOFT_HLUTNM of \i_fu_142[1]_i_1\ : label is "soft_lutpair723";
  attribute SOFT_HLUTNM of \i_fu_142[2]_i_3\ : label is "soft_lutpair723";
  attribute SOFT_HLUTNM of ram_reg_0_15_0_0_i_7 : label is "soft_lutpair718";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_91 : label is "soft_lutpair710";
  attribute SOFT_HLUTNM of \rh2[30]_i_1\ : label is "soft_lutpair711";
  attribute SOFT_HLUTNM of \rh2[30]_i_2\ : label is "soft_lutpair711";
  attribute SOFT_HLUTNM of \rlt1[30]_i_1\ : label is "soft_lutpair715";
  attribute SOFT_HLUTNM of \rlt1[30]_i_2\ : label is "soft_lutpair715";
  attribute SOFT_HLUTNM of \rlt2[30]_i_1\ : label is "soft_lutpair713";
  attribute SOFT_HLUTNM of \rlt2[30]_i_2\ : label is "soft_lutpair713";
  attribute SOFT_HLUTNM of \tmp_product_i_1__12\ : label is "soft_lutpair720";
  attribute SOFT_HLUTNM of \tmp_product_i_2__14\ : label is "soft_lutpair720";
begin
  E(0) <= \^e\(0);
  Q(4 downto 0) <= \^q\(4 downto 0);
  grp_reset_fu_243_dec_del_bph_we0 <= \^grp_reset_fu_243_dec_del_bph_we0\;
  \i_2_fu_146_reg[2]_0\(2 downto 0) <= \^i_2_fu_146_reg[2]_0\(2 downto 0);
  \i_3_fu_150_reg[4]_0\(4 downto 0) <= \^i_3_fu_150_reg[4]_0\(4 downto 0);
  \i_4_fu_154_reg[3]_0\(3 downto 0) <= \^i_4_fu_154_reg[3]_0\(3 downto 0);
  \i_fu_142_reg[2]_0\(2 downto 0) <= \^i_fu_142_reg[2]_0\(2 downto 0);
\al1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808080"
    )
        port map (
      I0 => grp_reset_fu_243_ap_start_reg,
      I1 => \rh2_reg[30]\(1),
      I2 => \^q\(0),
      I3 => \rh2_reg[30]\(2),
      I4 => \al1_reg[15]\(1),
      O => grp_reset_fu_243_ap_start_reg_reg_3
    );
\al1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rh2_reg[30]\(1),
      I2 => grp_reset_fu_243_ap_start_reg,
      I3 => \rh2_reg[30]\(2),
      I4 => \al1_reg[15]\(1),
      O => \ap_CS_fsm_reg[0]_6\
    );
\ap_CS_fsm[0]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => grp_reset_fu_243_ap_start_reg,
      I1 => \^q\(0),
      I2 => \ap_CS_fsm[2]_i_2_n_20\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F888F8F8F8F8F8"
    )
        port map (
      I0 => grp_reset_fu_243_ap_start_reg,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^i_fu_142_reg[2]_0\(2),
      I4 => \^i_fu_142_reg[2]_0\(0),
      I5 => \^i_fu_142_reg[2]_0\(1),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80A080A080A0"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2_n_20\,
      I1 => grp_reset_fu_243_ap_start_reg,
      I2 => \rh2_reg[30]\(1),
      I3 => \^q\(0),
      I4 => ap_start,
      I5 => \rh2_reg[30]\(0),
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAEEEE"
    )
        port map (
      I0 => encoded_we0,
      I1 => \rh2_reg[30]\(1),
      I2 => grp_reset_fu_243_ap_start_reg,
      I3 => \^q\(0),
      I4 => \ap_CS_fsm[2]_i_2_n_20\,
      O => D(1)
    );
\ap_CS_fsm[2]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => \^i_fu_142_reg[2]_0\(2),
      I1 => \^i_fu_142_reg[2]_0\(0),
      I2 => \^i_fu_142_reg[2]_0\(1),
      I3 => \^q\(1),
      I4 => \^grp_reset_fu_243_dec_del_bph_we0\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => \^i_4_fu_154_reg[3]_0\(0),
      I1 => \^i_4_fu_154_reg[3]_0\(1),
      I2 => \^i_4_fu_154_reg[3]_0\(2),
      I3 => \^i_4_fu_154_reg[3]_0\(3),
      I4 => \^q\(4),
      O => \ap_CS_fsm[2]_i_2_n_20\
    );
\ap_CS_fsm[3]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => \^i_2_fu_146_reg[2]_0\(2),
      I1 => \^i_2_fu_146_reg[2]_0\(0),
      I2 => \^i_2_fu_146_reg[2]_0\(1),
      I3 => \^q\(2),
      I4 => grp_reset_fu_243_tqmf_we0,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAEEEEEEEEEEEEE"
    )
        port map (
      I0 => \i_4_fu_154[3]_i_1_n_20\,
      I1 => \^q\(4),
      I2 => \^i_4_fu_154_reg[3]_0\(3),
      I3 => \^i_4_fu_154_reg[3]_0\(2),
      I4 => \^i_4_fu_154_reg[3]_0\(1),
      I5 => \^i_4_fu_154_reg[3]_0\(0),
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(1),
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^q\(2),
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^q\(3),
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => \^q\(4),
      R => ap_rst
    );
\dec_ah1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808080"
    )
        port map (
      I0 => grp_reset_fu_243_ap_start_reg,
      I1 => \rh2_reg[30]\(1),
      I2 => \^q\(0),
      I3 => \dec_ah1_reg[15]\,
      I4 => grp_decode_fu_399_dec_ah2_o_ap_vld,
      O => grp_reset_fu_243_ap_start_reg_reg_1
    );
\dec_ah1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rh2_reg[30]\(1),
      I2 => grp_reset_fu_243_ap_start_reg,
      I3 => \dec_ah1_reg[15]\,
      I4 => grp_decode_fu_399_dec_ah2_o_ap_vld,
      O => \ap_CS_fsm_reg[0]_3\
    );
\dec_nbl[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808080"
    )
        port map (
      I0 => grp_reset_fu_243_ap_start_reg,
      I1 => \rh2_reg[30]\(1),
      I2 => \^q\(0),
      I3 => \dec_ah1_reg[15]\,
      I4 => \dec_ph2_reg[0]\(0),
      O => grp_reset_fu_243_ap_start_reg_reg_2
    );
\dec_nbl[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rh2_reg[30]\(1),
      I2 => grp_reset_fu_243_ap_start_reg,
      I3 => \dec_ah1_reg[15]\,
      I4 => \dec_ph2_reg[0]\(0),
      O => \ap_CS_fsm_reg[0]_4\
    );
\dec_rlt1[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808080"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rh2_reg[30]\(1),
      I2 => grp_reset_fu_243_ap_start_reg,
      I3 => \dec_ah1_reg[15]\,
      I4 => \dec_ph2_reg[0]\(1),
      O => \ap_CS_fsm_reg[0]_8\
    );
\dec_rlt1[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rh2_reg[30]\(1),
      I2 => grp_reset_fu_243_ap_start_reg,
      I3 => \dec_ah1_reg[15]\,
      I4 => \dec_ph2_reg[0]\(1),
      O => \ap_CS_fsm_reg[0]_5\
    );
\dec_rlt2[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rh2_reg[30]\(1),
      I2 => grp_reset_fu_243_ap_start_reg,
      I3 => \dec_deth_reg[4]\,
      O => \ap_CS_fsm_reg[0]_2\
    );
grp_reset_fu_243_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ap_start,
      I1 => \rh2_reg[30]\(0),
      I2 => \ap_CS_fsm[2]_i_2_n_20\,
      I3 => grp_reset_fu_243_ap_start_reg,
      O => ap_start_0
    );
\i_2_fu_146[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^i_2_fu_146_reg[2]_0\(0),
      O => add_ln436_fu_551_p2(0)
    );
\i_2_fu_146[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i_2_fu_146_reg[2]_0\(0),
      I1 => \^i_2_fu_146_reg[2]_0\(1),
      O => add_ln436_fu_551_p2(1)
    );
\i_2_fu_146[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^i_fu_142_reg[2]_0\(1),
      I2 => \^i_fu_142_reg[2]_0\(0),
      I3 => \^i_fu_142_reg[2]_0\(2),
      O => ap_NS_fsm11_out
    );
\i_2_fu_146[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \^i_2_fu_146_reg[2]_0\(1),
      I1 => \^i_2_fu_146_reg[2]_0\(0),
      I2 => \^i_2_fu_146_reg[2]_0\(2),
      I3 => \^q\(2),
      O => \^grp_reset_fu_243_dec_del_bph_we0\
    );
\i_2_fu_146[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^i_2_fu_146_reg[2]_0\(1),
      I1 => \^i_2_fu_146_reg[2]_0\(0),
      I2 => \^i_2_fu_146_reg[2]_0\(2),
      O => add_ln436_fu_551_p2(2)
    );
\i_2_fu_146_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_reset_fu_243_dec_del_bph_we0\,
      D => add_ln436_fu_551_p2(0),
      Q => \^i_2_fu_146_reg[2]_0\(0),
      R => ap_NS_fsm11_out
    );
\i_2_fu_146_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_reset_fu_243_dec_del_bph_we0\,
      D => add_ln436_fu_551_p2(1),
      Q => \^i_2_fu_146_reg[2]_0\(1),
      R => ap_NS_fsm11_out
    );
\i_2_fu_146_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_reset_fu_243_dec_del_bph_we0\,
      D => add_ln436_fu_551_p2(2),
      Q => \^i_2_fu_146_reg[2]_0\(2),
      R => ap_NS_fsm11_out
    );
\i_3_fu_150[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^i_3_fu_150_reg[4]_0\(0),
      O => add_ln445_fu_584_p2(0)
    );
\i_3_fu_150[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i_3_fu_150_reg[4]_0\(0),
      I1 => \^i_3_fu_150_reg[4]_0\(1),
      O => add_ln445_fu_584_p2(1)
    );
\i_3_fu_150[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^i_3_fu_150_reg[4]_0\(1),
      I1 => \^i_3_fu_150_reg[4]_0\(0),
      I2 => \^i_3_fu_150_reg[4]_0\(2),
      O => add_ln445_fu_584_p2(2)
    );
\i_3_fu_150[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78F0"
    )
        port map (
      I0 => \^i_3_fu_150_reg[4]_0\(0),
      I1 => \^i_3_fu_150_reg[4]_0\(1),
      I2 => \^i_3_fu_150_reg[4]_0\(3),
      I3 => \^i_3_fu_150_reg[4]_0\(2),
      O => add_ln445_fu_584_p2(3)
    );
\i_3_fu_150[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^i_2_fu_146_reg[2]_0\(1),
      I2 => \^i_2_fu_146_reg[2]_0\(0),
      I3 => \^i_2_fu_146_reg[2]_0\(2),
      O => ap_NS_fsm10_out
    );
\i_3_fu_150[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000000"
    )
        port map (
      I0 => \^i_3_fu_150_reg[4]_0\(1),
      I1 => \^i_3_fu_150_reg[4]_0\(3),
      I2 => \^i_3_fu_150_reg[4]_0\(4),
      I3 => \^i_3_fu_150_reg[4]_0\(2),
      I4 => \^i_3_fu_150_reg[4]_0\(0),
      I5 => \^q\(3),
      O => grp_reset_fu_243_tqmf_we0
    );
\i_3_fu_150[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6CCCCCCC"
    )
        port map (
      I0 => \^i_3_fu_150_reg[4]_0\(2),
      I1 => \^i_3_fu_150_reg[4]_0\(4),
      I2 => \^i_3_fu_150_reg[4]_0\(1),
      I3 => \^i_3_fu_150_reg[4]_0\(0),
      I4 => \^i_3_fu_150_reg[4]_0\(3),
      O => add_ln445_fu_584_p2(4)
    );
\i_3_fu_150_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_tqmf_we0,
      D => add_ln445_fu_584_p2(0),
      Q => \^i_3_fu_150_reg[4]_0\(0),
      R => ap_NS_fsm10_out
    );
\i_3_fu_150_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_tqmf_we0,
      D => add_ln445_fu_584_p2(1),
      Q => \^i_3_fu_150_reg[4]_0\(1),
      R => ap_NS_fsm10_out
    );
\i_3_fu_150_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_tqmf_we0,
      D => add_ln445_fu_584_p2(2),
      Q => \^i_3_fu_150_reg[4]_0\(2),
      R => ap_NS_fsm10_out
    );
\i_3_fu_150_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_tqmf_we0,
      D => add_ln445_fu_584_p2(3),
      Q => \^i_3_fu_150_reg[4]_0\(3),
      R => ap_NS_fsm10_out
    );
\i_3_fu_150_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_tqmf_we0,
      D => add_ln445_fu_584_p2(4),
      Q => \^i_3_fu_150_reg[4]_0\(4),
      R => ap_NS_fsm10_out
    );
\i_4_fu_154[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^i_4_fu_154_reg[3]_0\(0),
      O => add_ln451_fu_614_p2(0)
    );
\i_4_fu_154[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i_4_fu_154_reg[3]_0\(0),
      I1 => \^i_4_fu_154_reg[3]_0\(1),
      O => add_ln451_fu_614_p2(1)
    );
\i_4_fu_154[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^i_4_fu_154_reg[3]_0\(1),
      I1 => \^i_4_fu_154_reg[3]_0\(0),
      I2 => \^i_4_fu_154_reg[3]_0\(2),
      O => add_ln451_fu_614_p2(2)
    );
\i_4_fu_154[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^i_3_fu_150_reg[4]_0\(1),
      I2 => \^i_3_fu_150_reg[4]_0\(3),
      I3 => \^i_3_fu_150_reg[4]_0\(4),
      I4 => \^i_3_fu_150_reg[4]_0\(2),
      I5 => \^i_3_fu_150_reg[4]_0\(0),
      O => \i_4_fu_154[3]_i_1_n_20\
    );
\i_4_fu_154[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0000"
    )
        port map (
      I0 => \^i_4_fu_154_reg[3]_0\(0),
      I1 => \^i_4_fu_154_reg[3]_0\(1),
      I2 => \^i_4_fu_154_reg[3]_0\(2),
      I3 => \^i_4_fu_154_reg[3]_0\(3),
      I4 => \^q\(4),
      O => \i_4_fu_154[3]_i_2_n_20\
    );
\i_4_fu_154[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6CCC"
    )
        port map (
      I0 => \^i_4_fu_154_reg[3]_0\(2),
      I1 => \^i_4_fu_154_reg[3]_0\(3),
      I2 => \^i_4_fu_154_reg[3]_0\(0),
      I3 => \^i_4_fu_154_reg[3]_0\(1),
      O => add_ln451_fu_614_p2(3)
    );
\i_4_fu_154_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \i_4_fu_154[3]_i_2_n_20\,
      D => add_ln451_fu_614_p2(0),
      Q => \^i_4_fu_154_reg[3]_0\(0),
      R => \i_4_fu_154[3]_i_1_n_20\
    );
\i_4_fu_154_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \i_4_fu_154[3]_i_2_n_20\,
      D => add_ln451_fu_614_p2(1),
      Q => \^i_4_fu_154_reg[3]_0\(1),
      R => \i_4_fu_154[3]_i_1_n_20\
    );
\i_4_fu_154_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \i_4_fu_154[3]_i_2_n_20\,
      D => add_ln451_fu_614_p2(2),
      Q => \^i_4_fu_154_reg[3]_0\(2),
      R => \i_4_fu_154[3]_i_1_n_20\
    );
\i_4_fu_154_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \i_4_fu_154[3]_i_2_n_20\,
      D => add_ln451_fu_614_p2(3),
      Q => \^i_4_fu_154_reg[3]_0\(3),
      R => \i_4_fu_154[3]_i_1_n_20\
    );
\i_fu_142[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^i_fu_142_reg[2]_0\(0),
      O => add_ln427_fu_518_p2(0)
    );
\i_fu_142[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i_fu_142_reg[2]_0\(0),
      I1 => \^i_fu_142_reg[2]_0\(1),
      O => add_ln427_fu_518_p2(1)
    );
\i_fu_142[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => grp_reset_fu_243_ap_start_reg,
      O => grp_reset_fu_243_dec_nbh_ap_vld
    );
\i_fu_142[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \^i_fu_142_reg[2]_0\(1),
      I1 => \^i_fu_142_reg[2]_0\(0),
      I2 => \^i_fu_142_reg[2]_0\(2),
      I3 => \^q\(1),
      O => \^e\(0)
    );
\i_fu_142[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^i_fu_142_reg[2]_0\(1),
      I1 => \^i_fu_142_reg[2]_0\(0),
      I2 => \^i_fu_142_reg[2]_0\(2),
      O => add_ln427_fu_518_p2(2)
    );
\i_fu_142_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => add_ln427_fu_518_p2(0),
      Q => \^i_fu_142_reg[2]_0\(0),
      R => grp_reset_fu_243_dec_nbh_ap_vld
    );
\i_fu_142_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => add_ln427_fu_518_p2(1),
      Q => \^i_fu_142_reg[2]_0\(1),
      R => grp_reset_fu_243_dec_nbh_ap_vld
    );
\i_fu_142_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => add_ln427_fu_518_p2(2),
      Q => \^i_fu_142_reg[2]_0\(2),
      R => grp_reset_fu_243_dec_nbh_ap_vld
    );
\q0[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \rh2_reg[30]\(2),
      I1 => \rh2_reg[30]\(1),
      I2 => \^q\(2),
      O => \ap_CS_fsm_reg[4]_0\
    );
ram_reg_0_15_0_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800F8F000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \rh2_reg[30]\(1),
      I2 => \dec_ah1_reg[15]\,
      I3 => ram_reg_0_15_0_0_i_7_n_20,
      I4 => \q0_reg[31]\,
      I5 => CEB2,
      O => p_0_in
    );
ram_reg_0_15_0_0_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^i_4_fu_154_reg[3]_0\(3),
      I1 => \^i_4_fu_154_reg[3]_0\(2),
      I2 => \^i_4_fu_154_reg[3]_0\(1),
      I3 => \^i_4_fu_154_reg[3]_0\(0),
      O => ram_reg_0_15_0_0_i_7_n_20
    );
ram_reg_bram_0_i_78: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800080"
    )
        port map (
      I0 => ram_reg_bram_0_i_91_n_20,
      I1 => \rh2_reg[30]\(1),
      I2 => \^q\(3),
      I3 => \rh2_reg[30]\(2),
      I4 => \rlt2_reg[30]\,
      O => WEBWE(0)
    );
ram_reg_bram_0_i_91: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \^i_3_fu_150_reg[4]_0\(0),
      I1 => \^i_3_fu_150_reg[4]_0\(2),
      I2 => \^i_3_fu_150_reg[4]_0\(4),
      I3 => \^i_3_fu_150_reg[4]_0\(3),
      I4 => \^i_3_fu_150_reg[4]_0\(1),
      O => ram_reg_bram_0_i_91_n_20
    );
\rh2[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808080"
    )
        port map (
      I0 => grp_reset_fu_243_ap_start_reg,
      I1 => \rh2_reg[30]\(1),
      I2 => \^q\(0),
      I3 => \rh2_reg[30]\(2),
      I4 => grp_encode_fu_333_rh2_o_ap_vld,
      O => grp_reset_fu_243_ap_start_reg_reg
    );
\rh2[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rh2_reg[30]\(1),
      I2 => grp_reset_fu_243_ap_start_reg,
      I3 => \rh2_reg[30]\(2),
      I4 => grp_encode_fu_333_rh2_o_ap_vld,
      O => \ap_CS_fsm_reg[0]_0\
    );
\rlt1[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808080"
    )
        port map (
      I0 => grp_reset_fu_243_ap_start_reg,
      I1 => \rh2_reg[30]\(1),
      I2 => \^q\(0),
      I3 => \rh2_reg[30]\(2),
      I4 => \al1_reg[15]\(0),
      O => grp_reset_fu_243_ap_start_reg_reg_4
    );
\rlt1[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rh2_reg[30]\(1),
      I2 => grp_reset_fu_243_ap_start_reg,
      I3 => \rh2_reg[30]\(2),
      I4 => \al1_reg[15]\(0),
      O => \ap_CS_fsm_reg[0]_7\
    );
\rlt2[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808080"
    )
        port map (
      I0 => grp_reset_fu_243_ap_start_reg,
      I1 => \rh2_reg[30]\(1),
      I2 => \^q\(0),
      I3 => \rh2_reg[30]\(2),
      I4 => \rlt2_reg[30]\,
      O => grp_reset_fu_243_ap_start_reg_reg_0
    );
\rlt2[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rh2_reg[30]\(1),
      I2 => grp_reset_fu_243_ap_start_reg,
      I3 => \rh2_reg[30]\(2),
      I4 => \rlt2_reg[30]\,
      O => \ap_CS_fsm_reg[0]_1\
    );
\tmp_product_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rh2_reg[30]\(1),
      I2 => grp_reset_fu_243_ap_start_reg,
      I3 => \ph2_reg[0]\,
      O => CEA2
    );
\tmp_product_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rh2_reg[30]\(1),
      I2 => grp_reset_fu_243_ap_start_reg,
      I3 => \ph2_reg[0]\,
      O => RSTA
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_tqmf_RAM_AUTO_1R1W is
  port (
    DOUTADOUT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sext_ln244_fu_575_p1 : out STD_LOGIC_VECTOR ( 33 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    tqmf_ce1 : in STD_LOGIC;
    tqmf_ce0 : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_bram_0_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_5 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_tqmf_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_tqmf_RAM_AUTO_1R1W is
  signal \^doutadout\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^doutbdout\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_encode_fu_333_tqmf_d1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ram_reg_bram_0_i_45__2_n_20\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_46__2_n_20\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_47__2_n_20\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_48__2_n_20\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_49__2_n_20\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_50__1_n_20\ : STD_LOGIC;
  signal ram_reg_bram_0_i_51_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_52_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_53_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_54_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_55_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_56_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_57_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_58_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_59_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_60_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_61_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_62_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_63_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_64_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_65_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_66_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_67_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_68_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_69_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_70_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_71_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_72_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_73_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_74_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_75_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_76_n_20 : STD_LOGIC;
  signal \xa_1_fu_278[0]_i_19_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[0]_i_20_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[0]_i_21_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[0]_i_22_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[0]_i_23_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[0]_i_24_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[0]_i_25_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[16]_i_19_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[16]_i_20_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[16]_i_21_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[16]_i_22_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[16]_i_23_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[16]_i_24_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[16]_i_25_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[16]_i_26_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[24]_i_19_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[24]_i_20_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[24]_i_21_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[24]_i_22_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[24]_i_23_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[24]_i_24_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[24]_i_25_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[24]_i_26_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[32]_i_19_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[32]_i_20_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[32]_i_21_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[8]_i_19_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[8]_i_20_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[8]_i_21_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[8]_i_22_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[8]_i_23_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[8]_i_24_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[8]_i_25_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278[8]_i_26_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[0]_i_18_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[0]_i_18_n_21\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[0]_i_18_n_22\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[0]_i_18_n_23\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[0]_i_18_n_24\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[0]_i_18_n_25\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[0]_i_18_n_26\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[0]_i_18_n_27\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[16]_i_18_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[16]_i_18_n_21\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[16]_i_18_n_22\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[16]_i_18_n_23\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[16]_i_18_n_24\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[16]_i_18_n_25\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[16]_i_18_n_26\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[16]_i_18_n_27\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[24]_i_18_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[24]_i_18_n_21\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[24]_i_18_n_22\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[24]_i_18_n_23\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[24]_i_18_n_24\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[24]_i_18_n_25\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[24]_i_18_n_26\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[24]_i_18_n_27\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[32]_i_18_n_25\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[32]_i_18_n_26\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[32]_i_18_n_27\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[8]_i_18_n_20\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[8]_i_18_n_21\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[8]_i_18_n_22\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[8]_i_18_n_23\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[8]_i_18_n_24\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[8]_i_18_n_25\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[8]_i_18_n_26\ : STD_LOGIC;
  signal \xa_1_fu_278_reg[8]_i_18_n_27\ : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_xa_1_fu_278_reg[0]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_xa_1_fu_278_reg[32]_i_18_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_xa_1_fu_278_reg[32]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/tqmf_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 23;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 31;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_13__1\ : label is "soft_lutpair740";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_14__1\ : label is "soft_lutpair734";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_15__1\ : label is "soft_lutpair738";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_16__1\ : label is "soft_lutpair746";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_17__1\ : label is "soft_lutpair737";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_18__1\ : label is "soft_lutpair746";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_19__1\ : label is "soft_lutpair736";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_20__1\ : label is "soft_lutpair739";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_21__1\ : label is "soft_lutpair741";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_22__1\ : label is "soft_lutpair737";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_23__1\ : label is "soft_lutpair744";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_24 : label is "soft_lutpair745";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_25 : label is "soft_lutpair745";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_26 : label is "soft_lutpair744";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_27 : label is "soft_lutpair742";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_28 : label is "soft_lutpair742";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_29 : label is "soft_lutpair736";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_30 : label is "soft_lutpair743";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_31 : label is "soft_lutpair741";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_32 : label is "soft_lutpair743";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_33 : label is "soft_lutpair738";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_34 : label is "soft_lutpair740";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_35 : label is "soft_lutpair735";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_36 : label is "soft_lutpair739";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_37 : label is "soft_lutpair734";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_38 : label is "soft_lutpair735";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_39 : label is "soft_lutpair733";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_40 : label is "soft_lutpair732";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_41 : label is "soft_lutpair733";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_42__1\ : label is "soft_lutpair732";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_43__1\ : label is "soft_lutpair731";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_44__1\ : label is "soft_lutpair731";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_45__2\ : label is "soft_lutpair749";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_46__2\ : label is "soft_lutpair747";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_47__2\ : label is "soft_lutpair757";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_48__2\ : label is "soft_lutpair762";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_49__2\ : label is "soft_lutpair750";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_50__1\ : label is "soft_lutpair759";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_51 : label is "soft_lutpair761";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_52 : label is "soft_lutpair755";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_53 : label is "soft_lutpair752";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_54 : label is "soft_lutpair753";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_55 : label is "soft_lutpair757";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_56 : label is "soft_lutpair758";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_57 : label is "soft_lutpair762";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_58 : label is "soft_lutpair760";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_59 : label is "soft_lutpair761";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_60 : label is "soft_lutpair748";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_61 : label is "soft_lutpair750";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_62 : label is "soft_lutpair749";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_63 : label is "soft_lutpair754";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_64 : label is "soft_lutpair754";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_65 : label is "soft_lutpair751";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_66 : label is "soft_lutpair760";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_67 : label is "soft_lutpair758";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_68 : label is "soft_lutpair759";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_69 : label is "soft_lutpair747";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_70 : label is "soft_lutpair756";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_71 : label is "soft_lutpair756";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_72 : label is "soft_lutpair755";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_73 : label is "soft_lutpair753";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_74 : label is "soft_lutpair752";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_75 : label is "soft_lutpair751";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_76 : label is "soft_lutpair748";
begin
  DOUTADOUT(31 downto 0) <= \^doutadout\(31 downto 0);
  DOUTBDOUT(31 downto 0) <= \^doutbdout\(31 downto 0);
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 10) => B"00000",
      ADDRARDADDR(9 downto 5) => ram_reg_bram_0_0(4 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 10) => B"00000",
      ADDRBWRADDR(9 downto 5) => ram_reg_bram_0_1(4 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 0) => grp_encode_fu_333_tqmf_d1(31 downto 0),
      DINBDIN(31) => \ram_reg_bram_0_i_45__2_n_20\,
      DINBDIN(30) => \ram_reg_bram_0_i_46__2_n_20\,
      DINBDIN(29) => \ram_reg_bram_0_i_47__2_n_20\,
      DINBDIN(28) => \ram_reg_bram_0_i_48__2_n_20\,
      DINBDIN(27) => \ram_reg_bram_0_i_49__2_n_20\,
      DINBDIN(26) => \ram_reg_bram_0_i_50__1_n_20\,
      DINBDIN(25) => ram_reg_bram_0_i_51_n_20,
      DINBDIN(24) => ram_reg_bram_0_i_52_n_20,
      DINBDIN(23) => ram_reg_bram_0_i_53_n_20,
      DINBDIN(22) => ram_reg_bram_0_i_54_n_20,
      DINBDIN(21) => ram_reg_bram_0_i_55_n_20,
      DINBDIN(20) => ram_reg_bram_0_i_56_n_20,
      DINBDIN(19) => ram_reg_bram_0_i_57_n_20,
      DINBDIN(18) => ram_reg_bram_0_i_58_n_20,
      DINBDIN(17) => ram_reg_bram_0_i_59_n_20,
      DINBDIN(16) => ram_reg_bram_0_i_60_n_20,
      DINBDIN(15) => ram_reg_bram_0_i_61_n_20,
      DINBDIN(14) => ram_reg_bram_0_i_62_n_20,
      DINBDIN(13) => ram_reg_bram_0_i_63_n_20,
      DINBDIN(12) => ram_reg_bram_0_i_64_n_20,
      DINBDIN(11) => ram_reg_bram_0_i_65_n_20,
      DINBDIN(10) => ram_reg_bram_0_i_66_n_20,
      DINBDIN(9) => ram_reg_bram_0_i_67_n_20,
      DINBDIN(8) => ram_reg_bram_0_i_68_n_20,
      DINBDIN(7) => ram_reg_bram_0_i_69_n_20,
      DINBDIN(6) => ram_reg_bram_0_i_70_n_20,
      DINBDIN(5) => ram_reg_bram_0_i_71_n_20,
      DINBDIN(4) => ram_reg_bram_0_i_72_n_20,
      DINBDIN(3) => ram_reg_bram_0_i_73_n_20,
      DINBDIN(2) => ram_reg_bram_0_i_74_n_20,
      DINBDIN(1) => ram_reg_bram_0_i_75_n_20,
      DINBDIN(0) => ram_reg_bram_0_i_76_n_20,
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \^doutadout\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \^doutbdout\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => tqmf_ce1,
      ENBWREN => tqmf_ce0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => ram_reg_bram_0_2(0),
      WEA(2) => ram_reg_bram_0_2(0),
      WEA(1) => ram_reg_bram_0_2(0),
      WEA(0) => ram_reg_bram_0_2(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\ram_reg_bram_0_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(31),
      I1 => Q(0),
      I2 => ram_reg_bram_0_3(31),
      O => grp_encode_fu_333_tqmf_d1(31)
    );
\ram_reg_bram_0_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(30),
      I1 => Q(0),
      I2 => ram_reg_bram_0_3(30),
      O => grp_encode_fu_333_tqmf_d1(30)
    );
\ram_reg_bram_0_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(29),
      I1 => Q(0),
      I2 => ram_reg_bram_0_3(29),
      O => grp_encode_fu_333_tqmf_d1(29)
    );
\ram_reg_bram_0_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(28),
      I1 => Q(0),
      I2 => ram_reg_bram_0_3(28),
      O => grp_encode_fu_333_tqmf_d1(28)
    );
\ram_reg_bram_0_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(27),
      I1 => Q(0),
      I2 => ram_reg_bram_0_3(27),
      O => grp_encode_fu_333_tqmf_d1(27)
    );
\ram_reg_bram_0_i_18__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(26),
      I1 => Q(0),
      I2 => ram_reg_bram_0_3(26),
      O => grp_encode_fu_333_tqmf_d1(26)
    );
\ram_reg_bram_0_i_19__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(25),
      I1 => Q(0),
      I2 => ram_reg_bram_0_3(25),
      O => grp_encode_fu_333_tqmf_d1(25)
    );
\ram_reg_bram_0_i_20__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(24),
      I1 => Q(0),
      I2 => ram_reg_bram_0_3(24),
      O => grp_encode_fu_333_tqmf_d1(24)
    );
\ram_reg_bram_0_i_21__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(23),
      I1 => Q(0),
      I2 => ram_reg_bram_0_3(23),
      O => grp_encode_fu_333_tqmf_d1(23)
    );
\ram_reg_bram_0_i_22__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(22),
      I1 => Q(0),
      I2 => ram_reg_bram_0_3(22),
      O => grp_encode_fu_333_tqmf_d1(22)
    );
\ram_reg_bram_0_i_23__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(21),
      I1 => Q(0),
      I2 => ram_reg_bram_0_3(21),
      O => grp_encode_fu_333_tqmf_d1(21)
    );
ram_reg_bram_0_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(20),
      I1 => Q(0),
      I2 => ram_reg_bram_0_3(20),
      O => grp_encode_fu_333_tqmf_d1(20)
    );
ram_reg_bram_0_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(19),
      I1 => Q(0),
      I2 => ram_reg_bram_0_3(19),
      O => grp_encode_fu_333_tqmf_d1(19)
    );
ram_reg_bram_0_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(18),
      I1 => Q(0),
      I2 => ram_reg_bram_0_3(18),
      O => grp_encode_fu_333_tqmf_d1(18)
    );
ram_reg_bram_0_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(17),
      I1 => Q(0),
      I2 => ram_reg_bram_0_3(17),
      O => grp_encode_fu_333_tqmf_d1(17)
    );
ram_reg_bram_0_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(16),
      I1 => Q(0),
      I2 => ram_reg_bram_0_3(16),
      O => grp_encode_fu_333_tqmf_d1(16)
    );
ram_reg_bram_0_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(15),
      I1 => Q(0),
      I2 => ram_reg_bram_0_3(15),
      O => grp_encode_fu_333_tqmf_d1(15)
    );
ram_reg_bram_0_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(14),
      I1 => Q(0),
      I2 => ram_reg_bram_0_3(14),
      O => grp_encode_fu_333_tqmf_d1(14)
    );
ram_reg_bram_0_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(13),
      I1 => Q(0),
      I2 => ram_reg_bram_0_3(13),
      O => grp_encode_fu_333_tqmf_d1(13)
    );
ram_reg_bram_0_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(12),
      I1 => Q(0),
      I2 => ram_reg_bram_0_3(12),
      O => grp_encode_fu_333_tqmf_d1(12)
    );
ram_reg_bram_0_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(11),
      I1 => Q(0),
      I2 => ram_reg_bram_0_3(11),
      O => grp_encode_fu_333_tqmf_d1(11)
    );
ram_reg_bram_0_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(10),
      I1 => Q(0),
      I2 => ram_reg_bram_0_3(10),
      O => grp_encode_fu_333_tqmf_d1(10)
    );
ram_reg_bram_0_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(9),
      I1 => Q(0),
      I2 => ram_reg_bram_0_3(9),
      O => grp_encode_fu_333_tqmf_d1(9)
    );
ram_reg_bram_0_i_36: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(8),
      I1 => Q(0),
      I2 => ram_reg_bram_0_3(8),
      O => grp_encode_fu_333_tqmf_d1(8)
    );
ram_reg_bram_0_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(7),
      I1 => Q(0),
      I2 => ram_reg_bram_0_3(7),
      O => grp_encode_fu_333_tqmf_d1(7)
    );
ram_reg_bram_0_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(6),
      I1 => Q(0),
      I2 => ram_reg_bram_0_3(6),
      O => grp_encode_fu_333_tqmf_d1(6)
    );
ram_reg_bram_0_i_39: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(5),
      I1 => Q(0),
      I2 => ram_reg_bram_0_3(5),
      O => grp_encode_fu_333_tqmf_d1(5)
    );
ram_reg_bram_0_i_40: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(4),
      I1 => Q(0),
      I2 => ram_reg_bram_0_3(4),
      O => grp_encode_fu_333_tqmf_d1(4)
    );
ram_reg_bram_0_i_41: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(3),
      I1 => Q(0),
      I2 => ram_reg_bram_0_3(3),
      O => grp_encode_fu_333_tqmf_d1(3)
    );
\ram_reg_bram_0_i_42__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(2),
      I1 => Q(0),
      I2 => ram_reg_bram_0_3(2),
      O => grp_encode_fu_333_tqmf_d1(2)
    );
\ram_reg_bram_0_i_43__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(1),
      I1 => Q(0),
      I2 => ram_reg_bram_0_3(1),
      O => grp_encode_fu_333_tqmf_d1(1)
    );
\ram_reg_bram_0_i_44__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(0),
      I1 => Q(0),
      I2 => ram_reg_bram_0_3(0),
      O => grp_encode_fu_333_tqmf_d1(0)
    );
\ram_reg_bram_0_i_45__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(0),
      I1 => ram_reg_bram_0_5(31),
      O => \ram_reg_bram_0_i_45__2_n_20\
    );
\ram_reg_bram_0_i_46__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(0),
      I1 => ram_reg_bram_0_5(30),
      O => \ram_reg_bram_0_i_46__2_n_20\
    );
\ram_reg_bram_0_i_47__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(0),
      I1 => ram_reg_bram_0_5(29),
      O => \ram_reg_bram_0_i_47__2_n_20\
    );
\ram_reg_bram_0_i_48__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(0),
      I1 => ram_reg_bram_0_5(28),
      O => \ram_reg_bram_0_i_48__2_n_20\
    );
\ram_reg_bram_0_i_49__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(0),
      I1 => ram_reg_bram_0_5(27),
      O => \ram_reg_bram_0_i_49__2_n_20\
    );
\ram_reg_bram_0_i_50__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(0),
      I1 => ram_reg_bram_0_5(26),
      O => \ram_reg_bram_0_i_50__1_n_20\
    );
ram_reg_bram_0_i_51: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(0),
      I1 => ram_reg_bram_0_5(25),
      O => ram_reg_bram_0_i_51_n_20
    );
ram_reg_bram_0_i_52: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(0),
      I1 => ram_reg_bram_0_5(24),
      O => ram_reg_bram_0_i_52_n_20
    );
ram_reg_bram_0_i_53: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(0),
      I1 => ram_reg_bram_0_5(23),
      O => ram_reg_bram_0_i_53_n_20
    );
ram_reg_bram_0_i_54: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(0),
      I1 => ram_reg_bram_0_5(22),
      O => ram_reg_bram_0_i_54_n_20
    );
ram_reg_bram_0_i_55: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(0),
      I1 => ram_reg_bram_0_5(21),
      O => ram_reg_bram_0_i_55_n_20
    );
ram_reg_bram_0_i_56: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(0),
      I1 => ram_reg_bram_0_5(20),
      O => ram_reg_bram_0_i_56_n_20
    );
ram_reg_bram_0_i_57: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(0),
      I1 => ram_reg_bram_0_5(19),
      O => ram_reg_bram_0_i_57_n_20
    );
ram_reg_bram_0_i_58: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(0),
      I1 => ram_reg_bram_0_5(18),
      O => ram_reg_bram_0_i_58_n_20
    );
ram_reg_bram_0_i_59: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(0),
      I1 => ram_reg_bram_0_5(17),
      O => ram_reg_bram_0_i_59_n_20
    );
ram_reg_bram_0_i_60: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(0),
      I1 => ram_reg_bram_0_5(16),
      O => ram_reg_bram_0_i_60_n_20
    );
ram_reg_bram_0_i_61: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(0),
      I1 => ram_reg_bram_0_5(15),
      O => ram_reg_bram_0_i_61_n_20
    );
ram_reg_bram_0_i_62: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(0),
      I1 => ram_reg_bram_0_5(14),
      O => ram_reg_bram_0_i_62_n_20
    );
ram_reg_bram_0_i_63: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(0),
      I1 => ram_reg_bram_0_5(13),
      O => ram_reg_bram_0_i_63_n_20
    );
ram_reg_bram_0_i_64: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(0),
      I1 => ram_reg_bram_0_5(12),
      O => ram_reg_bram_0_i_64_n_20
    );
ram_reg_bram_0_i_65: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(0),
      I1 => ram_reg_bram_0_5(11),
      O => ram_reg_bram_0_i_65_n_20
    );
ram_reg_bram_0_i_66: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(0),
      I1 => ram_reg_bram_0_5(10),
      O => ram_reg_bram_0_i_66_n_20
    );
ram_reg_bram_0_i_67: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(0),
      I1 => ram_reg_bram_0_5(9),
      O => ram_reg_bram_0_i_67_n_20
    );
ram_reg_bram_0_i_68: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(0),
      I1 => ram_reg_bram_0_5(8),
      O => ram_reg_bram_0_i_68_n_20
    );
ram_reg_bram_0_i_69: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(0),
      I1 => ram_reg_bram_0_5(7),
      O => ram_reg_bram_0_i_69_n_20
    );
ram_reg_bram_0_i_70: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(0),
      I1 => ram_reg_bram_0_5(6),
      O => ram_reg_bram_0_i_70_n_20
    );
ram_reg_bram_0_i_71: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(0),
      I1 => ram_reg_bram_0_5(5),
      O => ram_reg_bram_0_i_71_n_20
    );
ram_reg_bram_0_i_72: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(0),
      I1 => ram_reg_bram_0_5(4),
      O => ram_reg_bram_0_i_72_n_20
    );
ram_reg_bram_0_i_73: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(0),
      I1 => ram_reg_bram_0_5(3),
      O => ram_reg_bram_0_i_73_n_20
    );
ram_reg_bram_0_i_74: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(0),
      I1 => ram_reg_bram_0_5(2),
      O => ram_reg_bram_0_i_74_n_20
    );
ram_reg_bram_0_i_75: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(0),
      I1 => ram_reg_bram_0_5(1),
      O => ram_reg_bram_0_i_75_n_20
    );
ram_reg_bram_0_i_76: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(0),
      I1 => ram_reg_bram_0_5(0),
      O => ram_reg_bram_0_i_76_n_20
    );
\xa_1_fu_278[0]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doutadout\(0),
      O => \xa_1_fu_278[0]_i_19_n_20\
    );
\xa_1_fu_278[0]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(4),
      I1 => \^doutadout\(6),
      O => \xa_1_fu_278[0]_i_20_n_20\
    );
\xa_1_fu_278[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(3),
      I1 => \^doutadout\(5),
      O => \xa_1_fu_278[0]_i_21_n_20\
    );
\xa_1_fu_278[0]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(2),
      I1 => \^doutadout\(4),
      O => \xa_1_fu_278[0]_i_22_n_20\
    );
\xa_1_fu_278[0]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(1),
      I1 => \^doutadout\(3),
      O => \xa_1_fu_278[0]_i_23_n_20\
    );
\xa_1_fu_278[0]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(0),
      I1 => \^doutadout\(2),
      O => \xa_1_fu_278[0]_i_24_n_20\
    );
\xa_1_fu_278[0]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doutadout\(1),
      O => \xa_1_fu_278[0]_i_25_n_20\
    );
\xa_1_fu_278[16]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(20),
      I1 => \^doutadout\(22),
      O => \xa_1_fu_278[16]_i_19_n_20\
    );
\xa_1_fu_278[16]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(19),
      I1 => \^doutadout\(21),
      O => \xa_1_fu_278[16]_i_20_n_20\
    );
\xa_1_fu_278[16]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(18),
      I1 => \^doutadout\(20),
      O => \xa_1_fu_278[16]_i_21_n_20\
    );
\xa_1_fu_278[16]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(17),
      I1 => \^doutadout\(19),
      O => \xa_1_fu_278[16]_i_22_n_20\
    );
\xa_1_fu_278[16]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(16),
      I1 => \^doutadout\(18),
      O => \xa_1_fu_278[16]_i_23_n_20\
    );
\xa_1_fu_278[16]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(15),
      I1 => \^doutadout\(17),
      O => \xa_1_fu_278[16]_i_24_n_20\
    );
\xa_1_fu_278[16]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(14),
      I1 => \^doutadout\(16),
      O => \xa_1_fu_278[16]_i_25_n_20\
    );
\xa_1_fu_278[16]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(13),
      I1 => \^doutadout\(15),
      O => \xa_1_fu_278[16]_i_26_n_20\
    );
\xa_1_fu_278[24]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(28),
      I1 => \^doutadout\(30),
      O => \xa_1_fu_278[24]_i_19_n_20\
    );
\xa_1_fu_278[24]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(27),
      I1 => \^doutadout\(29),
      O => \xa_1_fu_278[24]_i_20_n_20\
    );
\xa_1_fu_278[24]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(26),
      I1 => \^doutadout\(28),
      O => \xa_1_fu_278[24]_i_21_n_20\
    );
\xa_1_fu_278[24]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(25),
      I1 => \^doutadout\(27),
      O => \xa_1_fu_278[24]_i_22_n_20\
    );
\xa_1_fu_278[24]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(24),
      I1 => \^doutadout\(26),
      O => \xa_1_fu_278[24]_i_23_n_20\
    );
\xa_1_fu_278[24]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(23),
      I1 => \^doutadout\(25),
      O => \xa_1_fu_278[24]_i_24_n_20\
    );
\xa_1_fu_278[24]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(22),
      I1 => \^doutadout\(24),
      O => \xa_1_fu_278[24]_i_25_n_20\
    );
\xa_1_fu_278[24]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(21),
      I1 => \^doutadout\(23),
      O => \xa_1_fu_278[24]_i_26_n_20\
    );
\xa_1_fu_278[32]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(30),
      I1 => \^doutadout\(31),
      O => \xa_1_fu_278[32]_i_19_n_20\
    );
\xa_1_fu_278[32]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(31),
      I1 => \^doutadout\(30),
      O => \xa_1_fu_278[32]_i_20_n_20\
    );
\xa_1_fu_278[32]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(31),
      I1 => \^doutadout\(29),
      O => \xa_1_fu_278[32]_i_21_n_20\
    );
\xa_1_fu_278[8]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(12),
      I1 => \^doutadout\(14),
      O => \xa_1_fu_278[8]_i_19_n_20\
    );
\xa_1_fu_278[8]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(11),
      I1 => \^doutadout\(13),
      O => \xa_1_fu_278[8]_i_20_n_20\
    );
\xa_1_fu_278[8]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(10),
      I1 => \^doutadout\(12),
      O => \xa_1_fu_278[8]_i_21_n_20\
    );
\xa_1_fu_278[8]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(9),
      I1 => \^doutadout\(11),
      O => \xa_1_fu_278[8]_i_22_n_20\
    );
\xa_1_fu_278[8]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(8),
      I1 => \^doutadout\(10),
      O => \xa_1_fu_278[8]_i_23_n_20\
    );
\xa_1_fu_278[8]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(7),
      I1 => \^doutadout\(9),
      O => \xa_1_fu_278[8]_i_24_n_20\
    );
\xa_1_fu_278[8]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(6),
      I1 => \^doutadout\(8),
      O => \xa_1_fu_278[8]_i_25_n_20\
    );
\xa_1_fu_278[8]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(5),
      I1 => \^doutadout\(7),
      O => \xa_1_fu_278[8]_i_26_n_20\
    );
\xa_1_fu_278_reg[0]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \xa_1_fu_278_reg[0]_i_18_n_20\,
      CO(6) => \xa_1_fu_278_reg[0]_i_18_n_21\,
      CO(5) => \xa_1_fu_278_reg[0]_i_18_n_22\,
      CO(4) => \xa_1_fu_278_reg[0]_i_18_n_23\,
      CO(3) => \xa_1_fu_278_reg[0]_i_18_n_24\,
      CO(2) => \xa_1_fu_278_reg[0]_i_18_n_25\,
      CO(1) => \xa_1_fu_278_reg[0]_i_18_n_26\,
      CO(0) => \xa_1_fu_278_reg[0]_i_18_n_27\,
      DI(7 downto 3) => \^doutadout\(4 downto 0),
      DI(2) => '0',
      DI(1) => \xa_1_fu_278[0]_i_19_n_20\,
      DI(0) => '0',
      O(7 downto 1) => sext_ln244_fu_575_p1(6 downto 0),
      O(0) => \NLW_xa_1_fu_278_reg[0]_i_18_O_UNCONNECTED\(0),
      S(7) => \xa_1_fu_278[0]_i_20_n_20\,
      S(6) => \xa_1_fu_278[0]_i_21_n_20\,
      S(5) => \xa_1_fu_278[0]_i_22_n_20\,
      S(4) => \xa_1_fu_278[0]_i_23_n_20\,
      S(3) => \xa_1_fu_278[0]_i_24_n_20\,
      S(2) => \xa_1_fu_278[0]_i_25_n_20\,
      S(1) => \^doutadout\(0),
      S(0) => '0'
    );
\xa_1_fu_278_reg[16]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa_1_fu_278_reg[8]_i_18_n_20\,
      CI_TOP => '0',
      CO(7) => \xa_1_fu_278_reg[16]_i_18_n_20\,
      CO(6) => \xa_1_fu_278_reg[16]_i_18_n_21\,
      CO(5) => \xa_1_fu_278_reg[16]_i_18_n_22\,
      CO(4) => \xa_1_fu_278_reg[16]_i_18_n_23\,
      CO(3) => \xa_1_fu_278_reg[16]_i_18_n_24\,
      CO(2) => \xa_1_fu_278_reg[16]_i_18_n_25\,
      CO(1) => \xa_1_fu_278_reg[16]_i_18_n_26\,
      CO(0) => \xa_1_fu_278_reg[16]_i_18_n_27\,
      DI(7 downto 0) => \^doutadout\(20 downto 13),
      O(7 downto 0) => sext_ln244_fu_575_p1(22 downto 15),
      S(7) => \xa_1_fu_278[16]_i_19_n_20\,
      S(6) => \xa_1_fu_278[16]_i_20_n_20\,
      S(5) => \xa_1_fu_278[16]_i_21_n_20\,
      S(4) => \xa_1_fu_278[16]_i_22_n_20\,
      S(3) => \xa_1_fu_278[16]_i_23_n_20\,
      S(2) => \xa_1_fu_278[16]_i_24_n_20\,
      S(1) => \xa_1_fu_278[16]_i_25_n_20\,
      S(0) => \xa_1_fu_278[16]_i_26_n_20\
    );
\xa_1_fu_278_reg[24]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa_1_fu_278_reg[16]_i_18_n_20\,
      CI_TOP => '0',
      CO(7) => \xa_1_fu_278_reg[24]_i_18_n_20\,
      CO(6) => \xa_1_fu_278_reg[24]_i_18_n_21\,
      CO(5) => \xa_1_fu_278_reg[24]_i_18_n_22\,
      CO(4) => \xa_1_fu_278_reg[24]_i_18_n_23\,
      CO(3) => \xa_1_fu_278_reg[24]_i_18_n_24\,
      CO(2) => \xa_1_fu_278_reg[24]_i_18_n_25\,
      CO(1) => \xa_1_fu_278_reg[24]_i_18_n_26\,
      CO(0) => \xa_1_fu_278_reg[24]_i_18_n_27\,
      DI(7 downto 0) => \^doutadout\(28 downto 21),
      O(7 downto 0) => sext_ln244_fu_575_p1(30 downto 23),
      S(7) => \xa_1_fu_278[24]_i_19_n_20\,
      S(6) => \xa_1_fu_278[24]_i_20_n_20\,
      S(5) => \xa_1_fu_278[24]_i_21_n_20\,
      S(4) => \xa_1_fu_278[24]_i_22_n_20\,
      S(3) => \xa_1_fu_278[24]_i_23_n_20\,
      S(2) => \xa_1_fu_278[24]_i_24_n_20\,
      S(1) => \xa_1_fu_278[24]_i_25_n_20\,
      S(0) => \xa_1_fu_278[24]_i_26_n_20\
    );
\xa_1_fu_278_reg[32]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa_1_fu_278_reg[24]_i_18_n_20\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_xa_1_fu_278_reg[32]_i_18_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \xa_1_fu_278_reg[32]_i_18_n_25\,
      CO(1) => \xa_1_fu_278_reg[32]_i_18_n_26\,
      CO(0) => \xa_1_fu_278_reg[32]_i_18_n_27\,
      DI(7 downto 3) => B"00000",
      DI(2) => \^doutadout\(30),
      DI(1) => \^doutadout\(31),
      DI(0) => \^doutadout\(29),
      O(7 downto 4) => \NLW_xa_1_fu_278_reg[32]_i_18_O_UNCONNECTED\(7 downto 4),
      O(3) => O(0),
      O(2 downto 0) => sext_ln244_fu_575_p1(33 downto 31),
      S(7 downto 3) => B"00001",
      S(2) => \xa_1_fu_278[32]_i_19_n_20\,
      S(1) => \xa_1_fu_278[32]_i_20_n_20\,
      S(0) => \xa_1_fu_278[32]_i_21_n_20\
    );
\xa_1_fu_278_reg[8]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa_1_fu_278_reg[0]_i_18_n_20\,
      CI_TOP => '0',
      CO(7) => \xa_1_fu_278_reg[8]_i_18_n_20\,
      CO(6) => \xa_1_fu_278_reg[8]_i_18_n_21\,
      CO(5) => \xa_1_fu_278_reg[8]_i_18_n_22\,
      CO(4) => \xa_1_fu_278_reg[8]_i_18_n_23\,
      CO(3) => \xa_1_fu_278_reg[8]_i_18_n_24\,
      CO(2) => \xa_1_fu_278_reg[8]_i_18_n_25\,
      CO(1) => \xa_1_fu_278_reg[8]_i_18_n_26\,
      CO(0) => \xa_1_fu_278_reg[8]_i_18_n_27\,
      DI(7 downto 0) => \^doutadout\(12 downto 5),
      O(7 downto 0) => sext_ln244_fu_575_p1(14 downto 7),
      S(7) => \xa_1_fu_278[8]_i_19_n_20\,
      S(6) => \xa_1_fu_278[8]_i_20_n_20\,
      S(5) => \xa_1_fu_278[8]_i_21_n_20\,
      S(4) => \xa_1_fu_278[8]_i_22_n_20\,
      S(3) => \xa_1_fu_278[8]_i_23_n_20\,
      S(2) => \xa_1_fu_278[8]_i_24_n_20\,
      S(1) => \xa_1_fu_278[8]_i_25_n_20\,
      S(0) => \xa_1_fu_278[8]_i_26_n_20\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_wl_code_table_ROM_AUTO_1R is
  port (
    grp_encode_fu_333_nbl_o : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \q0_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_decode_fu_399_dec_nbl_o : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \q0_reg[11]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[7]_rep\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    nbl : in STD_LOGIC_VECTOR ( 14 downto 0 );
    sext_ln512_fu_1165_p1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sext_ln512_fu_659_p1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \dec_nbl_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dec_nbl : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \trunc_ln12_reg_2119_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln12_reg_2119_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q1_reg[0]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_wl_code_table_ROM_AUTO_1R;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_wl_code_table_ROM_AUTO_1R is
  signal \dec_nbl[8]_i_10_n_20\ : STD_LOGIC;
  signal \dec_nbl[8]_i_3_n_20\ : STD_LOGIC;
  signal \dec_nbl[8]_i_4_n_20\ : STD_LOGIC;
  signal \dec_nbl[8]_i_5_n_20\ : STD_LOGIC;
  signal \dec_nbl[8]_i_6_n_20\ : STD_LOGIC;
  signal \dec_nbl[8]_i_7_n_20\ : STD_LOGIC;
  signal \dec_nbl[8]_i_8_n_20\ : STD_LOGIC;
  signal \dec_nbl[8]_i_9_n_20\ : STD_LOGIC;
  signal \dec_nbl_reg[8]_i_2_n_20\ : STD_LOGIC;
  signal \dec_nbl_reg[8]_i_2_n_21\ : STD_LOGIC;
  signal \dec_nbl_reg[8]_i_2_n_22\ : STD_LOGIC;
  signal \dec_nbl_reg[8]_i_2_n_23\ : STD_LOGIC;
  signal \dec_nbl_reg[8]_i_2_n_24\ : STD_LOGIC;
  signal \dec_nbl_reg[8]_i_2_n_25\ : STD_LOGIC;
  signal \dec_nbl_reg[8]_i_2_n_26\ : STD_LOGIC;
  signal \dec_nbl_reg[8]_i_2_n_27\ : STD_LOGIC;
  signal \grp_decode_fu_399/sext_ln509_fu_673_p1\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \grp_encode_fu_333/sext_ln509_fu_1179_p1\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal ilb_table_address1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \nbl[8]_i_10_n_20\ : STD_LOGIC;
  signal \nbl[8]_i_3_n_20\ : STD_LOGIC;
  signal \nbl[8]_i_4_n_20\ : STD_LOGIC;
  signal \nbl[8]_i_5_n_20\ : STD_LOGIC;
  signal \nbl[8]_i_6_n_20\ : STD_LOGIC;
  signal \nbl[8]_i_7_n_20\ : STD_LOGIC;
  signal \nbl[8]_i_8_n_20\ : STD_LOGIC;
  signal \nbl[8]_i_9_n_20\ : STD_LOGIC;
  signal \nbl_reg[8]_i_2_n_20\ : STD_LOGIC;
  signal \nbl_reg[8]_i_2_n_21\ : STD_LOGIC;
  signal \nbl_reg[8]_i_2_n_22\ : STD_LOGIC;
  signal \nbl_reg[8]_i_2_n_23\ : STD_LOGIC;
  signal \nbl_reg[8]_i_2_n_24\ : STD_LOGIC;
  signal \nbl_reg[8]_i_2_n_25\ : STD_LOGIC;
  signal \nbl_reg[8]_i_2_n_26\ : STD_LOGIC;
  signal \nbl_reg[8]_i_2_n_27\ : STD_LOGIC;
  signal \^q0_reg[11]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \q1[10]_i_10_n_20\ : STD_LOGIC;
  signal \q1[10]_i_11_n_20\ : STD_LOGIC;
  signal \q1[10]_i_7_n_20\ : STD_LOGIC;
  signal \q1[10]_i_8_n_20\ : STD_LOGIC;
  signal \q1[10]_i_9_n_20\ : STD_LOGIC;
  signal \trunc_ln12_reg_2119[2]_i_2_n_20\ : STD_LOGIC;
  signal \trunc_ln12_reg_2119[2]_i_3_n_20\ : STD_LOGIC;
  signal \trunc_ln12_reg_2119[2]_i_4_n_20\ : STD_LOGIC;
  signal \trunc_ln12_reg_2119[2]_i_5_n_20\ : STD_LOGIC;
  signal \trunc_ln12_reg_2119[2]_i_6_n_20\ : STD_LOGIC;
  signal \trunc_ln12_reg_2119[3]_i_10_n_20\ : STD_LOGIC;
  signal \trunc_ln12_reg_2119[3]_i_11_n_20\ : STD_LOGIC;
  signal \trunc_ln12_reg_2119[3]_i_8_n_20\ : STD_LOGIC;
  signal \trunc_ln12_reg_2119[3]_i_9_n_20\ : STD_LOGIC;
  signal \trunc_ln12_reg_2119_reg[3]_i_2_n_20\ : STD_LOGIC;
  signal \trunc_ln12_reg_2119_reg[3]_i_2_n_22\ : STD_LOGIC;
  signal \trunc_ln12_reg_2119_reg[3]_i_2_n_23\ : STD_LOGIC;
  signal \trunc_ln12_reg_2119_reg[3]_i_2_n_24\ : STD_LOGIC;
  signal \trunc_ln12_reg_2119_reg[3]_i_2_n_25\ : STD_LOGIC;
  signal \trunc_ln12_reg_2119_reg[3]_i_2_n_26\ : STD_LOGIC;
  signal \trunc_ln12_reg_2119_reg[3]_i_2_n_27\ : STD_LOGIC;
  signal \trunc_ln8_reg_2331[2]_i_2_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_2331[2]_i_3_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_2331[2]_i_4_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_2331[2]_i_5_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_2331[2]_i_6_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_2331[3]_i_10_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_2331[3]_i_11_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_2331[3]_i_8_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_2331[3]_i_9_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_2331_reg[3]_i_2_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_2331_reg[3]_i_2_n_22\ : STD_LOGIC;
  signal \trunc_ln8_reg_2331_reg[3]_i_2_n_23\ : STD_LOGIC;
  signal \trunc_ln8_reg_2331_reg[3]_i_2_n_24\ : STD_LOGIC;
  signal \trunc_ln8_reg_2331_reg[3]_i_2_n_25\ : STD_LOGIC;
  signal \trunc_ln8_reg_2331_reg[3]_i_2_n_26\ : STD_LOGIC;
  signal \trunc_ln8_reg_2331_reg[3]_i_2_n_27\ : STD_LOGIC;
  signal wl_code_table_q0 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \NLW_trunc_ln12_reg_2119_reg[3]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \NLW_trunc_ln12_reg_2119_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_trunc_ln8_reg_2331_reg[3]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \NLW_trunc_ln8_reg_2331_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dec_nbl[11]_i_1\ : label is "soft_lutpair770";
  attribute SOFT_HLUTNM of \dec_nbl[12]_i_1\ : label is "soft_lutpair771";
  attribute SOFT_HLUTNM of \dec_nbl[13]_i_1\ : label is "soft_lutpair772";
  attribute SOFT_HLUTNM of \dec_nbl[14]_i_3\ : label is "soft_lutpair778";
  attribute SOFT_HLUTNM of \nbl[10]_i_1\ : label is "soft_lutpair775";
  attribute SOFT_HLUTNM of \nbl[13]_i_1\ : label is "soft_lutpair776";
  attribute SOFT_HLUTNM of \nbl[14]_i_1\ : label is "soft_lutpair777";
  attribute SOFT_HLUTNM of \nbl[7]_i_1\ : label is "soft_lutpair773";
  attribute SOFT_HLUTNM of \nbl[8]_i_1\ : label is "soft_lutpair774";
  attribute SOFT_HLUTNM of \q1[10]_i_10\ : label is "soft_lutpair774";
  attribute SOFT_HLUTNM of \q1[10]_i_11\ : label is "soft_lutpair775";
  attribute SOFT_HLUTNM of \q1[10]_i_1__0\ : label is "soft_lutpair764";
  attribute SOFT_HLUTNM of \q1[10]_i_7\ : label is "soft_lutpair769";
  attribute SOFT_HLUTNM of \q1[10]_i_8\ : label is "soft_lutpair773";
  attribute SOFT_HLUTNM of \q1[10]_i_9\ : label is "soft_lutpair768";
  attribute SOFT_HLUTNM of \q1[1]_i_1__0\ : label is "soft_lutpair767";
  attribute SOFT_HLUTNM of \q1[2]_i_1__0\ : label is "soft_lutpair767";
  attribute SOFT_HLUTNM of \q1[3]_i_1__0\ : label is "soft_lutpair766";
  attribute SOFT_HLUTNM of \q1[4]_i_1__0\ : label is "soft_lutpair765";
  attribute SOFT_HLUTNM of \q1[5]_i_1__0\ : label is "soft_lutpair766";
  attribute SOFT_HLUTNM of \q1[6]_i_1__0\ : label is "soft_lutpair765";
  attribute SOFT_HLUTNM of \q1[7]_i_1__0\ : label is "soft_lutpair763";
  attribute SOFT_HLUTNM of \q1[8]_i_1\ : label is "soft_lutpair764";
  attribute SOFT_HLUTNM of \q1[9]_i_1__0\ : label is "soft_lutpair763";
  attribute SOFT_HLUTNM of \trunc_ln12_reg_2119[0]_i_1\ : label is "soft_lutpair770";
  attribute SOFT_HLUTNM of \trunc_ln12_reg_2119[1]_i_1\ : label is "soft_lutpair771";
  attribute SOFT_HLUTNM of \trunc_ln12_reg_2119[2]_i_1\ : label is "soft_lutpair772";
  attribute SOFT_HLUTNM of \trunc_ln12_reg_2119[3]_i_1\ : label is "soft_lutpair778";
  attribute SOFT_HLUTNM of \trunc_ln8_reg_2331[1]_i_1\ : label is "soft_lutpair779";
  attribute SOFT_HLUTNM of \trunc_ln8_reg_2331[2]_i_1\ : label is "soft_lutpair776";
  attribute SOFT_HLUTNM of \trunc_ln8_reg_2331[2]_i_3\ : label is "soft_lutpair779";
  attribute SOFT_HLUTNM of \trunc_ln8_reg_2331[2]_i_5\ : label is "soft_lutpair768";
  attribute SOFT_HLUTNM of \trunc_ln8_reg_2331[2]_i_6\ : label is "soft_lutpair769";
  attribute SOFT_HLUTNM of \trunc_ln8_reg_2331[3]_i_1\ : label is "soft_lutpair777";
begin
  \q0_reg[11]_0\(3 downto 0) <= \^q0_reg[11]_0\(3 downto 0);
\dec_nbl[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => sext_ln512_fu_659_p1(0),
      I1 => \trunc_ln12_reg_2119_reg[3]_i_2_n_20\,
      I2 => \trunc_ln12_reg_2119[2]_i_2_n_20\,
      I3 => \dec_nbl_reg[0]\(0),
      I4 => dec_nbl(0),
      O => grp_decode_fu_399_dec_nbl_o(0)
    );
\dec_nbl[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \grp_decode_fu_399/sext_ln509_fu_673_p1\(10),
      I1 => \trunc_ln12_reg_2119_reg[3]_i_2_n_20\,
      I2 => \trunc_ln12_reg_2119[2]_i_2_n_20\,
      I3 => \dec_nbl_reg[0]\(0),
      I4 => dec_nbl(10),
      O => grp_decode_fu_399_dec_nbl_o(10)
    );
\dec_nbl[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FFB000"
    )
        port map (
      I0 => \grp_decode_fu_399/sext_ln509_fu_673_p1\(11),
      I1 => \trunc_ln12_reg_2119[2]_i_2_n_20\,
      I2 => \trunc_ln12_reg_2119_reg[3]_i_2_n_20\,
      I3 => \dec_nbl_reg[0]\(0),
      I4 => dec_nbl(11),
      O => grp_decode_fu_399_dec_nbl_o(11)
    );
\dec_nbl[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \grp_decode_fu_399/sext_ln509_fu_673_p1\(12),
      I1 => \trunc_ln12_reg_2119_reg[3]_i_2_n_20\,
      I2 => \trunc_ln12_reg_2119[2]_i_2_n_20\,
      I3 => \dec_nbl_reg[0]\(0),
      I4 => dec_nbl(12),
      O => grp_decode_fu_399_dec_nbl_o(12)
    );
\dec_nbl[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \grp_decode_fu_399/sext_ln509_fu_673_p1\(13),
      I1 => \trunc_ln12_reg_2119_reg[3]_i_2_n_20\,
      I2 => \trunc_ln12_reg_2119[2]_i_2_n_20\,
      I3 => \dec_nbl_reg[0]\(0),
      I4 => dec_nbl(13),
      O => grp_decode_fu_399_dec_nbl_o(13)
    );
\dec_nbl[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => \trunc_ln12_reg_2119_reg[3]_i_2_n_20\,
      I1 => \grp_decode_fu_399/sext_ln509_fu_673_p1\(14),
      I2 => \grp_decode_fu_399/sext_ln509_fu_673_p1\(15),
      I3 => \dec_nbl_reg[0]\(0),
      I4 => dec_nbl(14),
      O => grp_decode_fu_399_dec_nbl_o(14)
    );
\dec_nbl[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \grp_decode_fu_399/sext_ln509_fu_673_p1\(1),
      I1 => \trunc_ln12_reg_2119_reg[3]_i_2_n_20\,
      I2 => \trunc_ln12_reg_2119[2]_i_2_n_20\,
      I3 => \dec_nbl_reg[0]\(0),
      I4 => dec_nbl(1),
      O => grp_decode_fu_399_dec_nbl_o(1)
    );
\dec_nbl[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \grp_decode_fu_399/sext_ln509_fu_673_p1\(2),
      I1 => \trunc_ln12_reg_2119_reg[3]_i_2_n_20\,
      I2 => \trunc_ln12_reg_2119[2]_i_2_n_20\,
      I3 => \dec_nbl_reg[0]\(0),
      I4 => dec_nbl(2),
      O => grp_decode_fu_399_dec_nbl_o(2)
    );
\dec_nbl[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \grp_decode_fu_399/sext_ln509_fu_673_p1\(3),
      I1 => \trunc_ln12_reg_2119_reg[3]_i_2_n_20\,
      I2 => \trunc_ln12_reg_2119[2]_i_2_n_20\,
      I3 => \dec_nbl_reg[0]\(0),
      I4 => dec_nbl(3),
      O => grp_decode_fu_399_dec_nbl_o(3)
    );
\dec_nbl[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \grp_decode_fu_399/sext_ln509_fu_673_p1\(4),
      I1 => \trunc_ln12_reg_2119_reg[3]_i_2_n_20\,
      I2 => \trunc_ln12_reg_2119[2]_i_2_n_20\,
      I3 => \dec_nbl_reg[0]\(0),
      I4 => dec_nbl(4),
      O => grp_decode_fu_399_dec_nbl_o(4)
    );
\dec_nbl[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \grp_decode_fu_399/sext_ln509_fu_673_p1\(5),
      I1 => \trunc_ln12_reg_2119_reg[3]_i_2_n_20\,
      I2 => \trunc_ln12_reg_2119[2]_i_2_n_20\,
      I3 => \dec_nbl_reg[0]\(0),
      I4 => dec_nbl(5),
      O => grp_decode_fu_399_dec_nbl_o(5)
    );
\dec_nbl[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \grp_decode_fu_399/sext_ln509_fu_673_p1\(6),
      I1 => \trunc_ln12_reg_2119_reg[3]_i_2_n_20\,
      I2 => \trunc_ln12_reg_2119[2]_i_2_n_20\,
      I3 => \dec_nbl_reg[0]\(0),
      I4 => dec_nbl(6),
      O => grp_decode_fu_399_dec_nbl_o(6)
    );
\dec_nbl[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \grp_decode_fu_399/sext_ln509_fu_673_p1\(7),
      I1 => \trunc_ln12_reg_2119_reg[3]_i_2_n_20\,
      I2 => \trunc_ln12_reg_2119[2]_i_2_n_20\,
      I3 => \dec_nbl_reg[0]\(0),
      I4 => dec_nbl(7),
      O => grp_decode_fu_399_dec_nbl_o(7)
    );
\dec_nbl[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \grp_decode_fu_399/sext_ln509_fu_673_p1\(8),
      I1 => \trunc_ln12_reg_2119_reg[3]_i_2_n_20\,
      I2 => \trunc_ln12_reg_2119[2]_i_2_n_20\,
      I3 => \dec_nbl_reg[0]\(0),
      I4 => dec_nbl(8),
      O => grp_decode_fu_399_dec_nbl_o(8)
    );
\dec_nbl[8]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wl_code_table_q0(1),
      I1 => sext_ln512_fu_659_p1(1),
      O => \dec_nbl[8]_i_10_n_20\
    );
\dec_nbl[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wl_code_table_q0(8),
      I1 => sext_ln512_fu_659_p1(8),
      O => \dec_nbl[8]_i_3_n_20\
    );
\dec_nbl[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wl_code_table_q0(7),
      I1 => sext_ln512_fu_659_p1(7),
      O => \dec_nbl[8]_i_4_n_20\
    );
\dec_nbl[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wl_code_table_q0(8),
      I1 => sext_ln512_fu_659_p1(6),
      O => \dec_nbl[8]_i_5_n_20\
    );
\dec_nbl[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wl_code_table_q0(5),
      I1 => sext_ln512_fu_659_p1(5),
      O => \dec_nbl[8]_i_6_n_20\
    );
\dec_nbl[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wl_code_table_q0(4),
      I1 => sext_ln512_fu_659_p1(4),
      O => \dec_nbl[8]_i_7_n_20\
    );
\dec_nbl[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wl_code_table_q0(3),
      I1 => sext_ln512_fu_659_p1(3),
      O => \dec_nbl[8]_i_8_n_20\
    );
\dec_nbl[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wl_code_table_q0(2),
      I1 => sext_ln512_fu_659_p1(2),
      O => \dec_nbl[8]_i_9_n_20\
    );
\dec_nbl[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \grp_decode_fu_399/sext_ln509_fu_673_p1\(9),
      I1 => \trunc_ln12_reg_2119_reg[3]_i_2_n_20\,
      I2 => \trunc_ln12_reg_2119[2]_i_2_n_20\,
      I3 => \dec_nbl_reg[0]\(0),
      I4 => dec_nbl(9),
      O => grp_decode_fu_399_dec_nbl_o(9)
    );
\dec_nbl_reg[8]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \dec_nbl_reg[8]_i_2_n_20\,
      CO(6) => \dec_nbl_reg[8]_i_2_n_21\,
      CO(5) => \dec_nbl_reg[8]_i_2_n_22\,
      CO(4) => \dec_nbl_reg[8]_i_2_n_23\,
      CO(3) => \dec_nbl_reg[8]_i_2_n_24\,
      CO(2) => \dec_nbl_reg[8]_i_2_n_25\,
      CO(1) => \dec_nbl_reg[8]_i_2_n_26\,
      CO(0) => \dec_nbl_reg[8]_i_2_n_27\,
      DI(7 downto 6) => wl_code_table_q0(8 downto 7),
      DI(5) => wl_code_table_q0(8),
      DI(4 downto 0) => wl_code_table_q0(5 downto 1),
      O(7 downto 0) => \grp_decode_fu_399/sext_ln509_fu_673_p1\(8 downto 1),
      S(7) => \dec_nbl[8]_i_3_n_20\,
      S(6) => \dec_nbl[8]_i_4_n_20\,
      S(5) => \dec_nbl[8]_i_5_n_20\,
      S(4) => \dec_nbl[8]_i_6_n_20\,
      S(3) => \dec_nbl[8]_i_7_n_20\,
      S(2) => \dec_nbl[8]_i_8_n_20\,
      S(1) => \dec_nbl[8]_i_9_n_20\,
      S(0) => \dec_nbl[8]_i_10_n_20\
    );
\nbl[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => sext_ln512_fu_1165_p1(0),
      I1 => \trunc_ln8_reg_2331_reg[3]_i_2_n_20\,
      I2 => \trunc_ln8_reg_2331[2]_i_2_n_20\,
      I3 => Q(0),
      I4 => nbl(0),
      O => grp_encode_fu_333_nbl_o(0)
    );
\nbl[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(10),
      I1 => \trunc_ln8_reg_2331_reg[3]_i_2_n_20\,
      I2 => \trunc_ln8_reg_2331[2]_i_2_n_20\,
      I3 => Q(0),
      I4 => nbl(10),
      O => grp_encode_fu_333_nbl_o(10)
    );
\nbl[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0_reg[11]_0\(0),
      I1 => Q(0),
      I2 => nbl(11),
      O => grp_encode_fu_333_nbl_o(11)
    );
\nbl[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10000000"
    )
        port map (
      I0 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(14),
      I1 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(15),
      I2 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(12),
      I3 => \trunc_ln8_reg_2331_reg[3]_i_2_n_20\,
      I4 => Q(0),
      I5 => nbl(12),
      O => grp_encode_fu_333_nbl_o(12)
    );
\nbl[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(13),
      I1 => \trunc_ln8_reg_2331_reg[3]_i_2_n_20\,
      I2 => \trunc_ln8_reg_2331[2]_i_2_n_20\,
      I3 => Q(0),
      I4 => nbl(13),
      O => grp_encode_fu_333_nbl_o(13)
    );
\nbl[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => \trunc_ln8_reg_2331_reg[3]_i_2_n_20\,
      I1 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(14),
      I2 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(15),
      I3 => Q(0),
      I4 => nbl(14),
      O => grp_encode_fu_333_nbl_o(14)
    );
\nbl[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(1),
      I1 => \trunc_ln8_reg_2331_reg[3]_i_2_n_20\,
      I2 => \trunc_ln8_reg_2331[2]_i_2_n_20\,
      I3 => Q(0),
      I4 => nbl(1),
      O => grp_encode_fu_333_nbl_o(1)
    );
\nbl[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(2),
      I1 => \trunc_ln8_reg_2331_reg[3]_i_2_n_20\,
      I2 => \trunc_ln8_reg_2331[2]_i_2_n_20\,
      I3 => Q(0),
      I4 => nbl(2),
      O => grp_encode_fu_333_nbl_o(2)
    );
\nbl[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(3),
      I1 => \trunc_ln8_reg_2331_reg[3]_i_2_n_20\,
      I2 => \trunc_ln8_reg_2331[2]_i_2_n_20\,
      I3 => Q(0),
      I4 => nbl(3),
      O => grp_encode_fu_333_nbl_o(3)
    );
\nbl[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(4),
      I1 => \trunc_ln8_reg_2331_reg[3]_i_2_n_20\,
      I2 => \trunc_ln8_reg_2331[2]_i_2_n_20\,
      I3 => Q(0),
      I4 => nbl(4),
      O => grp_encode_fu_333_nbl_o(4)
    );
\nbl[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(5),
      I1 => \trunc_ln8_reg_2331_reg[3]_i_2_n_20\,
      I2 => \trunc_ln8_reg_2331[2]_i_2_n_20\,
      I3 => Q(0),
      I4 => nbl(5),
      O => grp_encode_fu_333_nbl_o(5)
    );
\nbl[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(6),
      I1 => \trunc_ln8_reg_2331_reg[3]_i_2_n_20\,
      I2 => \trunc_ln8_reg_2331[2]_i_2_n_20\,
      I3 => Q(0),
      I4 => nbl(6),
      O => grp_encode_fu_333_nbl_o(6)
    );
\nbl[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(7),
      I1 => \trunc_ln8_reg_2331_reg[3]_i_2_n_20\,
      I2 => \trunc_ln8_reg_2331[2]_i_2_n_20\,
      I3 => Q(0),
      I4 => nbl(7),
      O => grp_encode_fu_333_nbl_o(7)
    );
\nbl[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(8),
      I1 => \trunc_ln8_reg_2331_reg[3]_i_2_n_20\,
      I2 => \trunc_ln8_reg_2331[2]_i_2_n_20\,
      I3 => Q(0),
      I4 => nbl(8),
      O => grp_encode_fu_333_nbl_o(8)
    );
\nbl[8]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wl_code_table_q0(1),
      I1 => sext_ln512_fu_1165_p1(1),
      O => \nbl[8]_i_10_n_20\
    );
\nbl[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wl_code_table_q0(8),
      I1 => sext_ln512_fu_1165_p1(8),
      O => \nbl[8]_i_3_n_20\
    );
\nbl[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wl_code_table_q0(7),
      I1 => sext_ln512_fu_1165_p1(7),
      O => \nbl[8]_i_4_n_20\
    );
\nbl[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wl_code_table_q0(8),
      I1 => sext_ln512_fu_1165_p1(6),
      O => \nbl[8]_i_5_n_20\
    );
\nbl[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wl_code_table_q0(5),
      I1 => sext_ln512_fu_1165_p1(5),
      O => \nbl[8]_i_6_n_20\
    );
\nbl[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wl_code_table_q0(4),
      I1 => sext_ln512_fu_1165_p1(4),
      O => \nbl[8]_i_7_n_20\
    );
\nbl[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wl_code_table_q0(3),
      I1 => sext_ln512_fu_1165_p1(3),
      O => \nbl[8]_i_8_n_20\
    );
\nbl[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wl_code_table_q0(2),
      I1 => sext_ln512_fu_1165_p1(2),
      O => \nbl[8]_i_9_n_20\
    );
\nbl[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(9),
      I1 => \trunc_ln8_reg_2331_reg[3]_i_2_n_20\,
      I2 => \trunc_ln8_reg_2331[2]_i_2_n_20\,
      I3 => Q(0),
      I4 => nbl(9),
      O => grp_encode_fu_333_nbl_o(9)
    );
\nbl_reg[8]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \nbl_reg[8]_i_2_n_20\,
      CO(6) => \nbl_reg[8]_i_2_n_21\,
      CO(5) => \nbl_reg[8]_i_2_n_22\,
      CO(4) => \nbl_reg[8]_i_2_n_23\,
      CO(3) => \nbl_reg[8]_i_2_n_24\,
      CO(2) => \nbl_reg[8]_i_2_n_25\,
      CO(1) => \nbl_reg[8]_i_2_n_26\,
      CO(0) => \nbl_reg[8]_i_2_n_27\,
      DI(7 downto 6) => wl_code_table_q0(8 downto 7),
      DI(5) => wl_code_table_q0(8),
      DI(4 downto 0) => wl_code_table_q0(5 downto 1),
      O(7 downto 0) => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(8 downto 1),
      S(7) => \nbl[8]_i_3_n_20\,
      S(6) => \nbl[8]_i_4_n_20\,
      S(5) => \nbl[8]_i_5_n_20\,
      S(4) => \nbl[8]_i_6_n_20\,
      S(3) => \nbl[8]_i_7_n_20\,
      S(2) => \nbl[8]_i_8_n_20\,
      S(1) => \nbl[8]_i_9_n_20\,
      S(0) => \nbl[8]_i_10_n_20\
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => wl_code_table_q0(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => wl_code_table_q0(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => wl_code_table_q0(12),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => wl_code_table_q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => wl_code_table_q0(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => wl_code_table_q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => wl_code_table_q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => wl_code_table_q0(5),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => wl_code_table_q0(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => wl_code_table_q0(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => wl_code_table_q0(9),
      R => '0'
    );
\q1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"306F0154"
    )
        port map (
      I0 => ilb_table_address1(4),
      I1 => ilb_table_address1(3),
      I2 => ilb_table_address1(0),
      I3 => ilb_table_address1(2),
      I4 => ilb_table_address1(1),
      O => \ap_CS_fsm_reg[7]_rep\(0)
    );
\q1[10]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \trunc_ln8_reg_2331_reg[3]_i_2_n_20\,
      I1 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(8),
      O => \q1[10]_i_10_n_20\
    );
\q1[10]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \trunc_ln8_reg_2331_reg[3]_i_2_n_20\,
      I1 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(10),
      O => \q1[10]_i_11_n_20\
    );
\q1[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEA0000"
    )
        port map (
      I0 => ilb_table_address1(3),
      I1 => ilb_table_address1(1),
      I2 => ilb_table_address1(0),
      I3 => ilb_table_address1(2),
      I4 => ilb_table_address1(4),
      O => \ap_CS_fsm_reg[7]_rep\(10)
    );
\q1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF800080008000"
    )
        port map (
      I0 => \grp_decode_fu_399/sext_ln509_fu_673_p1\(9),
      I1 => \trunc_ln12_reg_2119_reg[3]_i_2_n_20\,
      I2 => \trunc_ln12_reg_2119[2]_i_2_n_20\,
      I3 => \q1_reg[0]\,
      I4 => \q1[10]_i_7_n_20\,
      I5 => \trunc_ln8_reg_2331[2]_i_2_n_20\,
      O => ilb_table_address1(3)
    );
\q1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF800080008000"
    )
        port map (
      I0 => \grp_decode_fu_399/sext_ln509_fu_673_p1\(7),
      I1 => \trunc_ln12_reg_2119_reg[3]_i_2_n_20\,
      I2 => \trunc_ln12_reg_2119[2]_i_2_n_20\,
      I3 => \q1_reg[0]\,
      I4 => \q1[10]_i_8_n_20\,
      I5 => \trunc_ln8_reg_2331[2]_i_2_n_20\,
      O => ilb_table_address1(1)
    );
\q1[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF800080008000"
    )
        port map (
      I0 => \grp_decode_fu_399/sext_ln509_fu_673_p1\(6),
      I1 => \trunc_ln12_reg_2119_reg[3]_i_2_n_20\,
      I2 => \trunc_ln12_reg_2119[2]_i_2_n_20\,
      I3 => \q1_reg[0]\,
      I4 => \q1[10]_i_9_n_20\,
      I5 => \trunc_ln8_reg_2331[2]_i_2_n_20\,
      O => ilb_table_address1(0)
    );
\q1[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF800080008000"
    )
        port map (
      I0 => \grp_decode_fu_399/sext_ln509_fu_673_p1\(8),
      I1 => \trunc_ln12_reg_2119_reg[3]_i_2_n_20\,
      I2 => \trunc_ln12_reg_2119[2]_i_2_n_20\,
      I3 => \q1_reg[0]\,
      I4 => \q1[10]_i_10_n_20\,
      I5 => \trunc_ln8_reg_2331[2]_i_2_n_20\,
      O => ilb_table_address1(2)
    );
\q1[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF800080008000"
    )
        port map (
      I0 => \grp_decode_fu_399/sext_ln509_fu_673_p1\(10),
      I1 => \trunc_ln12_reg_2119_reg[3]_i_2_n_20\,
      I2 => \trunc_ln12_reg_2119[2]_i_2_n_20\,
      I3 => \q1_reg[0]\,
      I4 => \q1[10]_i_11_n_20\,
      I5 => \trunc_ln8_reg_2331[2]_i_2_n_20\,
      O => ilb_table_address1(4)
    );
\q1[10]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \trunc_ln8_reg_2331_reg[3]_i_2_n_20\,
      I1 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(9),
      O => \q1[10]_i_7_n_20\
    );
\q1[10]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \trunc_ln8_reg_2331_reg[3]_i_2_n_20\,
      I1 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(7),
      O => \q1[10]_i_8_n_20\
    );
\q1[10]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \trunc_ln8_reg_2331_reg[3]_i_2_n_20\,
      I1 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(6),
      O => \q1[10]_i_9_n_20\
    );
\q1[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7ED27504"
    )
        port map (
      I0 => ilb_table_address1(4),
      I1 => ilb_table_address1(3),
      I2 => ilb_table_address1(0),
      I3 => ilb_table_address1(1),
      I4 => ilb_table_address1(2),
      O => \ap_CS_fsm_reg[7]_rep\(1)
    );
\q1[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15AACC18"
    )
        port map (
      I0 => ilb_table_address1(4),
      I1 => ilb_table_address1(3),
      I2 => ilb_table_address1(0),
      I3 => ilb_table_address1(1),
      I4 => ilb_table_address1(2),
      O => \ap_CS_fsm_reg[7]_rep\(2)
    );
\q1[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B9F51D90"
    )
        port map (
      I0 => ilb_table_address1(4),
      I1 => ilb_table_address1(3),
      I2 => ilb_table_address1(2),
      I3 => ilb_table_address1(1),
      I4 => ilb_table_address1(0),
      O => \ap_CS_fsm_reg[7]_rep\(3)
    );
\q1[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4AE6D33A"
    )
        port map (
      I0 => ilb_table_address1(4),
      I1 => ilb_table_address1(3),
      I2 => ilb_table_address1(2),
      I3 => ilb_table_address1(1),
      I4 => ilb_table_address1(0),
      O => \ap_CS_fsm_reg[7]_rep\(4)
    );
\q1[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2449D58"
    )
        port map (
      I0 => ilb_table_address1(4),
      I1 => ilb_table_address1(3),
      I2 => ilb_table_address1(0),
      I3 => ilb_table_address1(2),
      I4 => ilb_table_address1(1),
      O => \ap_CS_fsm_reg[7]_rep\(5)
    );
\q1[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E96878A"
    )
        port map (
      I0 => ilb_table_address1(4),
      I1 => ilb_table_address1(3),
      I2 => ilb_table_address1(0),
      I3 => ilb_table_address1(1),
      I4 => ilb_table_address1(2),
      O => \ap_CS_fsm_reg[7]_rep\(6)
    );
\q1[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8616F9E4"
    )
        port map (
      I0 => ilb_table_address1(4),
      I1 => ilb_table_address1(3),
      I2 => ilb_table_address1(0),
      I3 => ilb_table_address1(2),
      I4 => ilb_table_address1(1),
      O => \ap_CS_fsm_reg[7]_rep\(7)
    );
\q1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ED0012FA"
    )
        port map (
      I0 => ilb_table_address1(4),
      I1 => ilb_table_address1(0),
      I2 => ilb_table_address1(3),
      I3 => ilb_table_address1(1),
      I4 => ilb_table_address1(2),
      O => \ap_CS_fsm_reg[7]_rep\(8)
    );
\q1[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FECC0222"
    )
        port map (
      I0 => ilb_table_address1(4),
      I1 => ilb_table_address1(2),
      I2 => ilb_table_address1(0),
      I3 => ilb_table_address1(1),
      I4 => ilb_table_address1(3),
      O => \ap_CS_fsm_reg[7]_rep\(9)
    );
\trunc_ln12_reg_2119[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => \grp_decode_fu_399/sext_ln509_fu_673_p1\(11),
      I1 => \trunc_ln12_reg_2119[2]_i_2_n_20\,
      I2 => \trunc_ln12_reg_2119_reg[3]_i_2_n_20\,
      O => \q0_reg[11]_1\(0)
    );
\trunc_ln12_reg_2119[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \grp_decode_fu_399/sext_ln509_fu_673_p1\(12),
      I1 => \trunc_ln12_reg_2119_reg[3]_i_2_n_20\,
      I2 => \trunc_ln12_reg_2119[2]_i_2_n_20\,
      O => \q0_reg[11]_1\(1)
    );
\trunc_ln12_reg_2119[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \grp_decode_fu_399/sext_ln509_fu_673_p1\(13),
      I1 => \trunc_ln12_reg_2119_reg[3]_i_2_n_20\,
      I2 => \trunc_ln12_reg_2119[2]_i_2_n_20\,
      O => \q0_reg[11]_1\(2)
    );
\trunc_ln12_reg_2119[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111F1F1F1F1F1F1F"
    )
        port map (
      I0 => \grp_decode_fu_399/sext_ln509_fu_673_p1\(14),
      I1 => \grp_decode_fu_399/sext_ln509_fu_673_p1\(15),
      I2 => \trunc_ln12_reg_2119[2]_i_3_n_20\,
      I3 => \trunc_ln12_reg_2119[2]_i_4_n_20\,
      I4 => \grp_decode_fu_399/sext_ln509_fu_673_p1\(11),
      I5 => \trunc_ln12_reg_2119_reg[3]_i_2_n_20\,
      O => \trunc_ln12_reg_2119[2]_i_2_n_20\
    );
\trunc_ln12_reg_2119[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC8"
    )
        port map (
      I0 => \grp_decode_fu_399/sext_ln509_fu_673_p1\(13),
      I1 => \trunc_ln12_reg_2119_reg[3]_i_2_n_20\,
      I2 => \grp_decode_fu_399/sext_ln509_fu_673_p1\(12),
      I3 => \grp_decode_fu_399/sext_ln509_fu_673_p1\(15),
      O => \trunc_ln12_reg_2119[2]_i_3_n_20\
    );
\trunc_ln12_reg_2119[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0E0FFFFFFFF"
    )
        port map (
      I0 => \grp_decode_fu_399/sext_ln509_fu_673_p1\(2),
      I1 => \grp_decode_fu_399/sext_ln509_fu_673_p1\(3),
      I2 => \trunc_ln12_reg_2119_reg[3]_i_2_n_20\,
      I3 => \grp_decode_fu_399/sext_ln509_fu_673_p1\(1),
      I4 => \trunc_ln12_reg_2119[2]_i_5_n_20\,
      I5 => \trunc_ln12_reg_2119[2]_i_6_n_20\,
      O => \trunc_ln12_reg_2119[2]_i_4_n_20\
    );
\trunc_ln12_reg_2119[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0E0"
    )
        port map (
      I0 => \grp_decode_fu_399/sext_ln509_fu_673_p1\(4),
      I1 => \grp_decode_fu_399/sext_ln509_fu_673_p1\(5),
      I2 => \trunc_ln12_reg_2119_reg[3]_i_2_n_20\,
      I3 => \grp_decode_fu_399/sext_ln509_fu_673_p1\(7),
      I4 => \grp_decode_fu_399/sext_ln509_fu_673_p1\(6),
      O => \trunc_ln12_reg_2119[2]_i_5_n_20\
    );
\trunc_ln12_reg_2119[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F0F1F"
    )
        port map (
      I0 => \grp_decode_fu_399/sext_ln509_fu_673_p1\(8),
      I1 => \grp_decode_fu_399/sext_ln509_fu_673_p1\(9),
      I2 => \trunc_ln12_reg_2119_reg[3]_i_2_n_20\,
      I3 => sext_ln512_fu_659_p1(0),
      I4 => \grp_decode_fu_399/sext_ln509_fu_673_p1\(10),
      O => \trunc_ln12_reg_2119[2]_i_6_n_20\
    );
\trunc_ln12_reg_2119[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \trunc_ln12_reg_2119_reg[3]_i_2_n_20\,
      I1 => \grp_decode_fu_399/sext_ln509_fu_673_p1\(14),
      I2 => \grp_decode_fu_399/sext_ln509_fu_673_p1\(15),
      O => \q0_reg[11]_1\(3)
    );
\trunc_ln12_reg_2119[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wl_code_table_q0(10),
      I1 => sext_ln512_fu_659_p1(10),
      O => \trunc_ln12_reg_2119[3]_i_10_n_20\
    );
\trunc_ln12_reg_2119[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wl_code_table_q0(9),
      I1 => sext_ln512_fu_659_p1(9),
      O => \trunc_ln12_reg_2119[3]_i_11_n_20\
    );
\trunc_ln12_reg_2119[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln512_fu_659_p1(12),
      I1 => wl_code_table_q0(12),
      O => \trunc_ln12_reg_2119[3]_i_8_n_20\
    );
\trunc_ln12_reg_2119[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wl_code_table_q0(11),
      I1 => sext_ln512_fu_659_p1(11),
      O => \trunc_ln12_reg_2119[3]_i_9_n_20\
    );
\trunc_ln12_reg_2119_reg[3]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_nbl_reg[8]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \trunc_ln12_reg_2119_reg[3]_i_2_n_20\,
      CO(6) => \NLW_trunc_ln12_reg_2119_reg[3]_i_2_CO_UNCONNECTED\(6),
      CO(5) => \trunc_ln12_reg_2119_reg[3]_i_2_n_22\,
      CO(4) => \trunc_ln12_reg_2119_reg[3]_i_2_n_23\,
      CO(3) => \trunc_ln12_reg_2119_reg[3]_i_2_n_24\,
      CO(2) => \trunc_ln12_reg_2119_reg[3]_i_2_n_25\,
      CO(1) => \trunc_ln12_reg_2119_reg[3]_i_2_n_26\,
      CO(0) => \trunc_ln12_reg_2119_reg[3]_i_2_n_27\,
      DI(7) => '0',
      DI(6 downto 4) => sext_ln512_fu_659_p1(14 downto 12),
      DI(3) => \trunc_ln12_reg_2119_reg[3]\(0),
      DI(2 downto 0) => wl_code_table_q0(11 downto 9),
      O(7) => \NLW_trunc_ln12_reg_2119_reg[3]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => \grp_decode_fu_399/sext_ln509_fu_673_p1\(15 downto 9),
      S(7) => '1',
      S(6 downto 4) => \trunc_ln12_reg_2119_reg[3]_0\(2 downto 0),
      S(3) => \trunc_ln12_reg_2119[3]_i_8_n_20\,
      S(2) => \trunc_ln12_reg_2119[3]_i_9_n_20\,
      S(1) => \trunc_ln12_reg_2119[3]_i_10_n_20\,
      S(0) => \trunc_ln12_reg_2119[3]_i_11_n_20\
    );
\trunc_ln8_reg_2331[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC8CCC8CCC8CC88"
    )
        port map (
      I0 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(11),
      I1 => \trunc_ln8_reg_2331_reg[3]_i_2_n_20\,
      I2 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(14),
      I3 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(15),
      I4 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(13),
      I5 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(12),
      O => \^q0_reg[11]_0\(0)
    );
\trunc_ln8_reg_2331[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(14),
      I1 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(15),
      I2 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(12),
      I3 => \trunc_ln8_reg_2331_reg[3]_i_2_n_20\,
      O => \^q0_reg[11]_0\(1)
    );
\trunc_ln8_reg_2331[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(13),
      I1 => \trunc_ln8_reg_2331_reg[3]_i_2_n_20\,
      I2 => \trunc_ln8_reg_2331[2]_i_2_n_20\,
      O => \^q0_reg[11]_0\(2)
    );
\trunc_ln8_reg_2331[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111F1F1F1F1F1F1F"
    )
        port map (
      I0 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(14),
      I1 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(15),
      I2 => \trunc_ln8_reg_2331[2]_i_3_n_20\,
      I3 => \trunc_ln8_reg_2331[2]_i_4_n_20\,
      I4 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(11),
      I5 => \trunc_ln8_reg_2331_reg[3]_i_2_n_20\,
      O => \trunc_ln8_reg_2331[2]_i_2_n_20\
    );
\trunc_ln8_reg_2331[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC8"
    )
        port map (
      I0 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(13),
      I1 => \trunc_ln8_reg_2331_reg[3]_i_2_n_20\,
      I2 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(12),
      I3 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(15),
      O => \trunc_ln8_reg_2331[2]_i_3_n_20\
    );
\trunc_ln8_reg_2331[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0E0FFFFFFFF"
    )
        port map (
      I0 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(3),
      I1 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(2),
      I2 => \trunc_ln8_reg_2331_reg[3]_i_2_n_20\,
      I3 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(1),
      I4 => \trunc_ln8_reg_2331[2]_i_5_n_20\,
      I5 => \trunc_ln8_reg_2331[2]_i_6_n_20\,
      O => \trunc_ln8_reg_2331[2]_i_4_n_20\
    );
\trunc_ln8_reg_2331[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0E0"
    )
        port map (
      I0 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(6),
      I1 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(7),
      I2 => \trunc_ln8_reg_2331_reg[3]_i_2_n_20\,
      I3 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(4),
      I4 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(5),
      O => \trunc_ln8_reg_2331[2]_i_5_n_20\
    );
\trunc_ln8_reg_2331[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F0F1F"
    )
        port map (
      I0 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(8),
      I1 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(9),
      I2 => \trunc_ln8_reg_2331_reg[3]_i_2_n_20\,
      I3 => sext_ln512_fu_1165_p1(0),
      I4 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(10),
      O => \trunc_ln8_reg_2331[2]_i_6_n_20\
    );
\trunc_ln8_reg_2331[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \trunc_ln8_reg_2331_reg[3]_i_2_n_20\,
      I1 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(14),
      I2 => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(15),
      O => \^q0_reg[11]_0\(3)
    );
\trunc_ln8_reg_2331[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wl_code_table_q0(10),
      I1 => sext_ln512_fu_1165_p1(10),
      O => \trunc_ln8_reg_2331[3]_i_10_n_20\
    );
\trunc_ln8_reg_2331[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wl_code_table_q0(9),
      I1 => sext_ln512_fu_1165_p1(9),
      O => \trunc_ln8_reg_2331[3]_i_11_n_20\
    );
\trunc_ln8_reg_2331[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln512_fu_1165_p1(12),
      I1 => wl_code_table_q0(12),
      O => \trunc_ln8_reg_2331[3]_i_8_n_20\
    );
\trunc_ln8_reg_2331[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wl_code_table_q0(11),
      I1 => sext_ln512_fu_1165_p1(11),
      O => \trunc_ln8_reg_2331[3]_i_9_n_20\
    );
\trunc_ln8_reg_2331_reg[3]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \nbl_reg[8]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \trunc_ln8_reg_2331_reg[3]_i_2_n_20\,
      CO(6) => \NLW_trunc_ln8_reg_2331_reg[3]_i_2_CO_UNCONNECTED\(6),
      CO(5) => \trunc_ln8_reg_2331_reg[3]_i_2_n_22\,
      CO(4) => \trunc_ln8_reg_2331_reg[3]_i_2_n_23\,
      CO(3) => \trunc_ln8_reg_2331_reg[3]_i_2_n_24\,
      CO(2) => \trunc_ln8_reg_2331_reg[3]_i_2_n_25\,
      CO(1) => \trunc_ln8_reg_2331_reg[3]_i_2_n_26\,
      CO(0) => \trunc_ln8_reg_2331_reg[3]_i_2_n_27\,
      DI(7) => '0',
      DI(6 downto 4) => sext_ln512_fu_1165_p1(14 downto 12),
      DI(3) => DI(0),
      DI(2 downto 0) => wl_code_table_q0(11 downto 9),
      O(7) => \NLW_trunc_ln8_reg_2331_reg[3]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => \grp_encode_fu_333/sext_ln509_fu_1179_p1\(15 downto 9),
      S(7) => '1',
      S(6 downto 4) => S(2 downto 0),
      S(3) => \trunc_ln8_reg_2331[3]_i_8_n_20\,
      S(2) => \trunc_ln8_reg_2331[3]_i_9_n_20\,
      S(1) => \trunc_ln8_reg_2331[3]_i_10_n_20\,
      S(0) => \trunc_ln8_reg_2331[3]_i_11_n_20\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_filtez is
  port (
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    grp_filtez_fu_430_ap_start_reg_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_encode_fu_333_rh2_o_ap_vld : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    delay_bph_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[10]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[10]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[10]_2\ : out STD_LOGIC;
    O126 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_525_reg[30]\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \zl_1_fu_36_reg[45]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    icmp_ln311_fu_1091_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O127 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_filtez_fu_430_ap_done : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_filtez_fu_430_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[7]_0\ : in STD_LOGIC;
    grp_upzero_fu_452_bli_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[31]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_upzero_fu_452_dlti_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_upzero_fu_461_bli_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_upzero_fu_461_dlti_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \sub_ln285_reg_2269_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_11_reg_2313_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \trunc_ln304_reg_2308_reg[30]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bpl_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_filtez;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_filtez is
  signal \^o126\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln464_fu_148_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ap_CS_fsm_reg_n_20_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal \^grp_encode_fu_333_rh2_o_ap_vld\ : STD_LOGIC;
  signal grp_filtez_fu_430_ap_ready : STD_LOGIC;
  signal i_02_fu_40 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i_02_fu_400 : STD_LOGIC;
  signal i_fu_142_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \icmp_ln311_reg_2321[0]_i_10_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_11_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_12_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_13_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_14_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_15_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_16_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_17_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_18_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_19_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_20_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_21_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_22_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_23_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_24_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_25_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_26_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_27_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_28_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_29_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_30_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_31_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_32_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_33_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_34_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_3_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_44_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_45_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_46_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_47_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_48_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_49_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_4_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_50_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_51_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_52_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_53_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_54_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_55_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_56_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_57_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_58_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_59_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_5_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_60_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_61_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_62_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_63_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_64_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_65_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_66_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_67_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_68_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_69_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_6_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_70_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_71_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_72_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_73_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_74_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_75_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_76_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_77_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_78_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_79_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_7_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_80_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_8_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321[0]_i_9_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_1_n_21\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_1_n_22\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_1_n_23\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_1_n_24\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_1_n_25\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_1_n_26\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_1_n_27\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_2_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_2_n_21\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_2_n_22\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_2_n_23\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_2_n_24\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_2_n_25\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_2_n_26\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_2_n_27\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_35_n_22\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_35_n_23\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_35_n_24\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_35_n_25\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_35_n_26\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_35_n_27\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_36_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_36_n_21\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_36_n_22\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_36_n_23\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_36_n_24\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_36_n_25\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_36_n_26\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_36_n_27\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_37_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_37_n_21\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_37_n_22\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_37_n_23\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_37_n_24\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_37_n_25\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_37_n_26\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_37_n_27\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_39_n_20\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_39_n_21\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_39_n_22\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_39_n_23\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_39_n_24\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_39_n_25\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_39_n_26\ : STD_LOGIC;
  signal \icmp_ln311_reg_2321_reg[0]_i_39_n_27\ : STD_LOGIC;
  signal idx_fu_32 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m_3_fu_1083_p3 : STD_LOGIC_VECTOR ( 11 downto 3 );
  signal m_fu_1077_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal mul_16s_32s_48_1_1_U44_n_20 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_21 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_22 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_23 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_24 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_25 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_26 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_27 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_28 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_29 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_30 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_31 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_32 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_33 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_34 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_35 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_36 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_37 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_38 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_39 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_40 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_41 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_42 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_43 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_44 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_45 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_46 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_47 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_48 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_49 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_50 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_51 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_52 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_53 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_54 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_55 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_56 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_57 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_58 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_59 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_60 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_61 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_62 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_63 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_64 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_65 : STD_LOGIC;
  signal \^reg_525_reg[30]\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \sub_ln285_reg_2269[15]_i_2_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_2269[15]_i_3_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_2269[15]_i_4_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_2269[15]_i_5_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_2269[15]_i_6_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_2269[15]_i_7_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_2269[15]_i_8_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_2269[15]_i_9_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_2269[23]_i_2_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_2269[23]_i_3_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_2269[23]_i_4_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_2269[23]_i_5_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_2269[23]_i_6_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_2269[23]_i_7_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_2269[23]_i_8_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_2269[23]_i_9_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_2269[31]_i_2_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_2269[31]_i_3_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_2269[31]_i_4_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_2269[31]_i_5_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_2269[31]_i_6_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_2269[31]_i_7_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_2269[31]_i_8_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_2269[31]_i_9_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_2269[7]_i_2_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_2269[7]_i_3_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_2269[7]_i_4_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_2269[7]_i_5_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_2269[7]_i_6_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_2269[7]_i_7_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_2269[7]_i_8_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_2269[7]_i_9_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_2269_reg[15]_i_1_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_2269_reg[15]_i_1_n_21\ : STD_LOGIC;
  signal \sub_ln285_reg_2269_reg[15]_i_1_n_22\ : STD_LOGIC;
  signal \sub_ln285_reg_2269_reg[15]_i_1_n_23\ : STD_LOGIC;
  signal \sub_ln285_reg_2269_reg[15]_i_1_n_24\ : STD_LOGIC;
  signal \sub_ln285_reg_2269_reg[15]_i_1_n_25\ : STD_LOGIC;
  signal \sub_ln285_reg_2269_reg[15]_i_1_n_26\ : STD_LOGIC;
  signal \sub_ln285_reg_2269_reg[15]_i_1_n_27\ : STD_LOGIC;
  signal \sub_ln285_reg_2269_reg[23]_i_1_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_2269_reg[23]_i_1_n_21\ : STD_LOGIC;
  signal \sub_ln285_reg_2269_reg[23]_i_1_n_22\ : STD_LOGIC;
  signal \sub_ln285_reg_2269_reg[23]_i_1_n_23\ : STD_LOGIC;
  signal \sub_ln285_reg_2269_reg[23]_i_1_n_24\ : STD_LOGIC;
  signal \sub_ln285_reg_2269_reg[23]_i_1_n_25\ : STD_LOGIC;
  signal \sub_ln285_reg_2269_reg[23]_i_1_n_26\ : STD_LOGIC;
  signal \sub_ln285_reg_2269_reg[23]_i_1_n_27\ : STD_LOGIC;
  signal \sub_ln285_reg_2269_reg[31]_i_1_n_21\ : STD_LOGIC;
  signal \sub_ln285_reg_2269_reg[31]_i_1_n_22\ : STD_LOGIC;
  signal \sub_ln285_reg_2269_reg[31]_i_1_n_23\ : STD_LOGIC;
  signal \sub_ln285_reg_2269_reg[31]_i_1_n_24\ : STD_LOGIC;
  signal \sub_ln285_reg_2269_reg[31]_i_1_n_25\ : STD_LOGIC;
  signal \sub_ln285_reg_2269_reg[31]_i_1_n_26\ : STD_LOGIC;
  signal \sub_ln285_reg_2269_reg[31]_i_1_n_27\ : STD_LOGIC;
  signal \sub_ln285_reg_2269_reg[7]_i_1_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_2269_reg[7]_i_1_n_21\ : STD_LOGIC;
  signal \sub_ln285_reg_2269_reg[7]_i_1_n_22\ : STD_LOGIC;
  signal \sub_ln285_reg_2269_reg[7]_i_1_n_23\ : STD_LOGIC;
  signal \sub_ln285_reg_2269_reg[7]_i_1_n_24\ : STD_LOGIC;
  signal \sub_ln285_reg_2269_reg[7]_i_1_n_25\ : STD_LOGIC;
  signal \sub_ln285_reg_2269_reg[7]_i_1_n_26\ : STD_LOGIC;
  signal \sub_ln285_reg_2269_reg[7]_i_1_n_27\ : STD_LOGIC;
  signal \sub_ln304_fu_1036_p2__0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \tmp_11_reg_2313[0]_i_10_n_20\ : STD_LOGIC;
  signal \tmp_11_reg_2313[0]_i_12_n_20\ : STD_LOGIC;
  signal \tmp_11_reg_2313[0]_i_13_n_20\ : STD_LOGIC;
  signal \tmp_11_reg_2313[0]_i_14_n_20\ : STD_LOGIC;
  signal \tmp_11_reg_2313[0]_i_15_n_20\ : STD_LOGIC;
  signal \tmp_11_reg_2313[0]_i_16_n_20\ : STD_LOGIC;
  signal \tmp_11_reg_2313[0]_i_17_n_20\ : STD_LOGIC;
  signal \tmp_11_reg_2313[0]_i_18_n_20\ : STD_LOGIC;
  signal \tmp_11_reg_2313[0]_i_19_n_20\ : STD_LOGIC;
  signal \tmp_11_reg_2313[0]_i_21_n_20\ : STD_LOGIC;
  signal \tmp_11_reg_2313[0]_i_22_n_20\ : STD_LOGIC;
  signal \tmp_11_reg_2313[0]_i_23_n_20\ : STD_LOGIC;
  signal \tmp_11_reg_2313[0]_i_24_n_20\ : STD_LOGIC;
  signal \tmp_11_reg_2313[0]_i_25_n_20\ : STD_LOGIC;
  signal \tmp_11_reg_2313[0]_i_26_n_20\ : STD_LOGIC;
  signal \tmp_11_reg_2313[0]_i_27_n_20\ : STD_LOGIC;
  signal \tmp_11_reg_2313[0]_i_28_n_20\ : STD_LOGIC;
  signal \tmp_11_reg_2313[0]_i_29_n_20\ : STD_LOGIC;
  signal \tmp_11_reg_2313[0]_i_30_n_20\ : STD_LOGIC;
  signal \tmp_11_reg_2313[0]_i_31_n_20\ : STD_LOGIC;
  signal \tmp_11_reg_2313[0]_i_32_n_20\ : STD_LOGIC;
  signal \tmp_11_reg_2313[0]_i_33_n_20\ : STD_LOGIC;
  signal \tmp_11_reg_2313[0]_i_34_n_20\ : STD_LOGIC;
  signal \tmp_11_reg_2313[0]_i_35_n_20\ : STD_LOGIC;
  signal \tmp_11_reg_2313[0]_i_36_n_20\ : STD_LOGIC;
  signal \tmp_11_reg_2313[0]_i_3_n_20\ : STD_LOGIC;
  signal \tmp_11_reg_2313[0]_i_4_n_20\ : STD_LOGIC;
  signal \tmp_11_reg_2313[0]_i_5_n_20\ : STD_LOGIC;
  signal \tmp_11_reg_2313[0]_i_6_n_20\ : STD_LOGIC;
  signal \tmp_11_reg_2313[0]_i_7_n_20\ : STD_LOGIC;
  signal \tmp_11_reg_2313[0]_i_8_n_20\ : STD_LOGIC;
  signal \tmp_11_reg_2313[0]_i_9_n_20\ : STD_LOGIC;
  signal \tmp_11_reg_2313_reg[0]_i_11_n_20\ : STD_LOGIC;
  signal \tmp_11_reg_2313_reg[0]_i_11_n_21\ : STD_LOGIC;
  signal \tmp_11_reg_2313_reg[0]_i_11_n_22\ : STD_LOGIC;
  signal \tmp_11_reg_2313_reg[0]_i_11_n_23\ : STD_LOGIC;
  signal \tmp_11_reg_2313_reg[0]_i_11_n_24\ : STD_LOGIC;
  signal \tmp_11_reg_2313_reg[0]_i_11_n_25\ : STD_LOGIC;
  signal \tmp_11_reg_2313_reg[0]_i_11_n_26\ : STD_LOGIC;
  signal \tmp_11_reg_2313_reg[0]_i_11_n_27\ : STD_LOGIC;
  signal \tmp_11_reg_2313_reg[0]_i_1_n_21\ : STD_LOGIC;
  signal \tmp_11_reg_2313_reg[0]_i_1_n_22\ : STD_LOGIC;
  signal \tmp_11_reg_2313_reg[0]_i_1_n_23\ : STD_LOGIC;
  signal \tmp_11_reg_2313_reg[0]_i_1_n_24\ : STD_LOGIC;
  signal \tmp_11_reg_2313_reg[0]_i_1_n_25\ : STD_LOGIC;
  signal \tmp_11_reg_2313_reg[0]_i_1_n_26\ : STD_LOGIC;
  signal \tmp_11_reg_2313_reg[0]_i_1_n_27\ : STD_LOGIC;
  signal \tmp_11_reg_2313_reg[0]_i_20_n_20\ : STD_LOGIC;
  signal \tmp_11_reg_2313_reg[0]_i_20_n_21\ : STD_LOGIC;
  signal \tmp_11_reg_2313_reg[0]_i_20_n_22\ : STD_LOGIC;
  signal \tmp_11_reg_2313_reg[0]_i_20_n_23\ : STD_LOGIC;
  signal \tmp_11_reg_2313_reg[0]_i_20_n_24\ : STD_LOGIC;
  signal \tmp_11_reg_2313_reg[0]_i_20_n_25\ : STD_LOGIC;
  signal \tmp_11_reg_2313_reg[0]_i_20_n_26\ : STD_LOGIC;
  signal \tmp_11_reg_2313_reg[0]_i_20_n_27\ : STD_LOGIC;
  signal \tmp_11_reg_2313_reg[0]_i_2_n_20\ : STD_LOGIC;
  signal \tmp_11_reg_2313_reg[0]_i_2_n_21\ : STD_LOGIC;
  signal \tmp_11_reg_2313_reg[0]_i_2_n_22\ : STD_LOGIC;
  signal \tmp_11_reg_2313_reg[0]_i_2_n_23\ : STD_LOGIC;
  signal \tmp_11_reg_2313_reg[0]_i_2_n_24\ : STD_LOGIC;
  signal \tmp_11_reg_2313_reg[0]_i_2_n_25\ : STD_LOGIC;
  signal \tmp_11_reg_2313_reg[0]_i_2_n_26\ : STD_LOGIC;
  signal \tmp_11_reg_2313_reg[0]_i_2_n_27\ : STD_LOGIC;
  signal \trunc_ln285_fu_927_p1__0\ : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \trunc_ln285_reg_2264[15]_i_2_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264[15]_i_3_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264[15]_i_4_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264[15]_i_5_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264[15]_i_6_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264[15]_i_7_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264[15]_i_8_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264[15]_i_9_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264[23]_i_2_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264[23]_i_3_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264[23]_i_4_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264[23]_i_5_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264[23]_i_6_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264[23]_i_7_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264[23]_i_8_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264[23]_i_9_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264[30]_i_2_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264[30]_i_3_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264[30]_i_4_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264[30]_i_5_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264[30]_i_6_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264[30]_i_7_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264[30]_i_8_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264[30]_i_9_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264[7]_i_2_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264[7]_i_3_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264[7]_i_4_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264[7]_i_5_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264[7]_i_6_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264[7]_i_7_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264[7]_i_8_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264[7]_i_9_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264_reg[15]_i_1_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264_reg[15]_i_1_n_21\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264_reg[15]_i_1_n_22\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264_reg[15]_i_1_n_23\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264_reg[15]_i_1_n_24\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264_reg[15]_i_1_n_25\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264_reg[15]_i_1_n_26\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264_reg[15]_i_1_n_27\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264_reg[23]_i_1_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264_reg[23]_i_1_n_21\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264_reg[23]_i_1_n_22\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264_reg[23]_i_1_n_23\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264_reg[23]_i_1_n_24\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264_reg[23]_i_1_n_25\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264_reg[23]_i_1_n_26\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264_reg[23]_i_1_n_27\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264_reg[30]_i_1_n_21\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264_reg[30]_i_1_n_22\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264_reg[30]_i_1_n_23\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264_reg[30]_i_1_n_24\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264_reg[30]_i_1_n_25\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264_reg[30]_i_1_n_26\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264_reg[30]_i_1_n_27\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264_reg[7]_i_1_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264_reg[7]_i_1_n_21\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264_reg[7]_i_1_n_22\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264_reg[7]_i_1_n_23\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264_reg[7]_i_1_n_24\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264_reg[7]_i_1_n_25\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264_reg[7]_i_1_n_26\ : STD_LOGIC;
  signal \trunc_ln285_reg_2264_reg[7]_i_1_n_27\ : STD_LOGIC;
  signal zl_1_fu_36 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^zl_1_fu_36_reg[45]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_icmp_ln311_reg_2321_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_icmp_ln311_reg_2321_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_icmp_ln311_reg_2321_reg[0]_i_35_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_icmp_ln311_reg_2321_reg[0]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_sub_ln285_reg_2269_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_tmp_11_reg_2313_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_trunc_ln285_reg_2264_reg[30]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_2\ : label is "soft_lutpair404";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of grp_filtez_fu_430_ap_start_reg_i_1 : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \i_02_fu_40[1]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \i_02_fu_40[2]_i_3\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \icmp_ln311_reg_2321[0]_i_38\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \icmp_ln311_reg_2321[0]_i_40\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \icmp_ln311_reg_2321[0]_i_41\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \icmp_ln311_reg_2321[0]_i_42\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \icmp_ln311_reg_2321[0]_i_43\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \icmp_ln311_reg_2321[0]_i_44\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \icmp_ln311_reg_2321[0]_i_45\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \icmp_ln311_reg_2321[0]_i_46\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \icmp_ln311_reg_2321[0]_i_47\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \icmp_ln311_reg_2321[0]_i_48\ : label is "soft_lutpair398";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln311_reg_2321_reg[0]_i_1\ : label is 14;
  attribute COMPARATOR_THRESHOLD of \icmp_ln311_reg_2321_reg[0]_i_2\ : label is 14;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \icmp_ln311_reg_2321_reg[0]_i_35\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln311_reg_2321_reg[0]_i_36\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln311_reg_2321_reg[0]_i_37\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln311_reg_2321_reg[0]_i_39\ : label is 35;
  attribute SOFT_HLUTNM of \idx_fu_32[1]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \idx_fu_32[2]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_44 : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \reg_525[31]_i_3\ : label is "soft_lutpair403";
  attribute ADDER_THRESHOLD of \sub_ln285_reg_2269_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln285_reg_2269_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln285_reg_2269_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln285_reg_2269_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_11_reg_2313_reg[0]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_11_reg_2313_reg[0]_i_11\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_11_reg_2313_reg[0]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_11_reg_2313_reg[0]_i_20\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln285_reg_2264_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln285_reg_2264_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln285_reg_2264_reg[30]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln285_reg_2264_reg[7]_i_1\ : label is 35;
begin
  O126(0) <= \^o126\(0);
  grp_encode_fu_333_rh2_o_ap_vld <= \^grp_encode_fu_333_rh2_o_ap_vld\;
  \reg_525_reg[30]\(30 downto 0) <= \^reg_525_reg[30]\(30 downto 0);
  \zl_1_fu_36_reg[45]_0\(31 downto 0) <= \^zl_1_fu_36_reg[45]_0\(31 downto 0);
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40FF400000FF00"
    )
        port map (
      I0 => i_02_fu_40(0),
      I1 => i_02_fu_40(2),
      I2 => i_02_fu_40(1),
      I3 => \ap_CS_fsm_reg_n_20_[0]\,
      I4 => grp_filtez_fu_430_ap_start_reg,
      I5 => ap_CS_fsm_state3,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_CS_fsm_state4,
      I2 => grp_filtez_fu_430_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_20_[0]\,
      I4 => ap_CS_fsm_state3,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_CS_fsm_state4,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => i_02_fu_40(1),
      I2 => i_02_fu_40(2),
      I3 => i_02_fu_40(0),
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[7]_0\,
      I1 => grp_filtez_fu_430_ap_ready,
      I2 => grp_filtez_fu_430_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_20_[0]\,
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => i_02_fu_40(0),
      I1 => i_02_fu_40(2),
      I2 => i_02_fu_40(1),
      I3 => ap_CS_fsm_state3,
      O => grp_filtez_fu_430_ap_ready
    );
\ap_CS_fsm[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800080"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => i_02_fu_40(1),
      I2 => i_02_fu_40(2),
      I3 => i_02_fu_40(0),
      I4 => grp_filtez_fu_430_ap_start_reg,
      I5 => \ap_CS_fsm_reg_n_20_[0]\,
      O => grp_filtez_fu_430_ap_done
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_20_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst
    );
grp_filtez_fu_430_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE0C"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_20_[0]\,
      I1 => grp_filtez_fu_430_ap_start_reg,
      I2 => grp_filtez_fu_430_ap_ready,
      I3 => Q(1),
      I4 => \ap_CS_fsm_reg[7]_0\,
      O => \ap_CS_fsm_reg[0]_0\
    );
\i_02_fu_40[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_02_fu_40(0),
      O => i_fu_142_p2(0)
    );
\i_02_fu_40[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_02_fu_40(0),
      I1 => i_02_fu_40(1),
      O => i_fu_142_p2(1)
    );
\i_02_fu_40[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_filtez_fu_430_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_20_[0]\,
      O => ap_NS_fsm1
    );
\i_02_fu_40[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => i_02_fu_40(0),
      I2 => i_02_fu_40(2),
      I3 => i_02_fu_40(1),
      O => i_02_fu_400
    );
\i_02_fu_40[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_02_fu_40(0),
      I1 => i_02_fu_40(1),
      I2 => i_02_fu_40(2),
      O => i_fu_142_p2(2)
    );
\i_02_fu_40_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_02_fu_400,
      D => i_fu_142_p2(0),
      Q => i_02_fu_40(0),
      S => ap_NS_fsm1
    );
\i_02_fu_40_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_02_fu_400,
      D => i_fu_142_p2(1),
      Q => i_02_fu_40(1),
      R => ap_NS_fsm1
    );
\i_02_fu_40_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_02_fu_400,
      D => i_fu_142_p2(2),
      Q => i_02_fu_40(2),
      R => ap_NS_fsm1
    );
\icmp_ln311_reg_2321[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCAAFC"
    )
        port map (
      I0 => m_fu_1077_p2(16),
      I1 => \sub_ln304_fu_1036_p2__0\(16),
      I2 => \sub_ln304_fu_1036_p2__0\(17),
      I3 => \^o126\(0),
      I4 => m_fu_1077_p2(17),
      O => \icmp_ln311_reg_2321[0]_i_10_n_20\
    );
\icmp_ln311_reg_2321[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(30),
      I1 => m_fu_1077_p2(30),
      I2 => m_fu_1077_p2(31),
      I3 => \^o126\(0),
      O => \icmp_ln311_reg_2321[0]_i_11_n_20\
    );
\icmp_ln311_reg_2321[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(28),
      I1 => m_fu_1077_p2(28),
      I2 => \sub_ln304_fu_1036_p2__0\(29),
      I3 => \^o126\(0),
      I4 => m_fu_1077_p2(29),
      O => \icmp_ln311_reg_2321[0]_i_12_n_20\
    );
\icmp_ln311_reg_2321[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(26),
      I1 => m_fu_1077_p2(26),
      I2 => \sub_ln304_fu_1036_p2__0\(27),
      I3 => \^o126\(0),
      I4 => m_fu_1077_p2(27),
      O => \icmp_ln311_reg_2321[0]_i_13_n_20\
    );
\icmp_ln311_reg_2321[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(24),
      I1 => m_fu_1077_p2(24),
      I2 => \sub_ln304_fu_1036_p2__0\(25),
      I3 => \^o126\(0),
      I4 => m_fu_1077_p2(25),
      O => \icmp_ln311_reg_2321[0]_i_14_n_20\
    );
\icmp_ln311_reg_2321[0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(22),
      I1 => m_fu_1077_p2(22),
      I2 => \sub_ln304_fu_1036_p2__0\(23),
      I3 => \^o126\(0),
      I4 => m_fu_1077_p2(23),
      O => \icmp_ln311_reg_2321[0]_i_15_n_20\
    );
\icmp_ln311_reg_2321[0]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(20),
      I1 => m_fu_1077_p2(20),
      I2 => \sub_ln304_fu_1036_p2__0\(21),
      I3 => \^o126\(0),
      I4 => m_fu_1077_p2(21),
      O => \icmp_ln311_reg_2321[0]_i_16_n_20\
    );
\icmp_ln311_reg_2321[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(18),
      I1 => m_fu_1077_p2(18),
      I2 => \sub_ln304_fu_1036_p2__0\(19),
      I3 => \^o126\(0),
      I4 => m_fu_1077_p2(19),
      O => \icmp_ln311_reg_2321[0]_i_17_n_20\
    );
\icmp_ln311_reg_2321[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(16),
      I1 => m_fu_1077_p2(16),
      I2 => \sub_ln304_fu_1036_p2__0\(17),
      I3 => \^o126\(0),
      I4 => m_fu_1077_p2(17),
      O => \icmp_ln311_reg_2321[0]_i_18_n_20\
    );
\icmp_ln311_reg_2321[0]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCAAFC"
    )
        port map (
      I0 => m_fu_1077_p2(14),
      I1 => \sub_ln304_fu_1036_p2__0\(14),
      I2 => \sub_ln304_fu_1036_p2__0\(15),
      I3 => \^o126\(0),
      I4 => m_fu_1077_p2(15),
      O => \icmp_ln311_reg_2321[0]_i_19_n_20\
    );
\icmp_ln311_reg_2321[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0A0C0CFF0A"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(12),
      I1 => m_fu_1077_p2(12),
      I2 => P(12),
      I3 => \sub_ln304_fu_1036_p2__0\(13),
      I4 => \^o126\(0),
      I5 => m_fu_1077_p2(13),
      O => \icmp_ln311_reg_2321[0]_i_20_n_20\
    );
\icmp_ln311_reg_2321[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(10),
      I1 => \^o126\(0),
      I2 => m_fu_1077_p2(10),
      I3 => P(10),
      I4 => P(11),
      I5 => m_3_fu_1083_p3(11),
      O => \icmp_ln311_reg_2321[0]_i_21_n_20\
    );
\icmp_ln311_reg_2321[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(8),
      I1 => \^o126\(0),
      I2 => m_fu_1077_p2(8),
      I3 => P(8),
      I4 => P(9),
      I5 => m_3_fu_1083_p3(9),
      O => \icmp_ln311_reg_2321[0]_i_22_n_20\
    );
\icmp_ln311_reg_2321[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(6),
      I1 => \^o126\(0),
      I2 => m_fu_1077_p2(6),
      I3 => P(6),
      I4 => P(7),
      I5 => m_3_fu_1083_p3(7),
      O => \icmp_ln311_reg_2321[0]_i_23_n_20\
    );
\icmp_ln311_reg_2321[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(4),
      I1 => \^o126\(0),
      I2 => m_fu_1077_p2(4),
      I3 => P(4),
      I4 => P(5),
      I5 => m_3_fu_1083_p3(5),
      O => \icmp_ln311_reg_2321[0]_i_24_n_20\
    );
\icmp_ln311_reg_2321[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(2),
      I1 => \^o126\(0),
      I2 => m_fu_1077_p2(2),
      I3 => P(2),
      I4 => P(3),
      I5 => m_3_fu_1083_p3(3),
      O => \icmp_ln311_reg_2321[0]_i_25_n_20\
    );
\icmp_ln311_reg_2321[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(0),
      I1 => P(0),
      I2 => P(1),
      I3 => m_fu_1077_p2(1),
      I4 => \^o126\(0),
      I5 => \sub_ln304_fu_1036_p2__0\(1),
      O => \icmp_ln311_reg_2321[0]_i_26_n_20\
    );
\icmp_ln311_reg_2321[0]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(14),
      I1 => m_fu_1077_p2(14),
      I2 => \sub_ln304_fu_1036_p2__0\(15),
      I3 => \^o126\(0),
      I4 => m_fu_1077_p2(15),
      O => \icmp_ln311_reg_2321[0]_i_27_n_20\
    );
\icmp_ln311_reg_2321[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000C3A5A500C3"
    )
        port map (
      I0 => m_fu_1077_p2(12),
      I1 => \sub_ln304_fu_1036_p2__0\(12),
      I2 => P(12),
      I3 => \sub_ln304_fu_1036_p2__0\(13),
      I4 => \^o126\(0),
      I5 => m_fu_1077_p2(13),
      O => \icmp_ln311_reg_2321[0]_i_28_n_20\
    );
\icmp_ln311_reg_2321[0]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8470000"
    )
        port map (
      I0 => m_fu_1077_p2(10),
      I1 => \^o126\(0),
      I2 => \sub_ln304_fu_1036_p2__0\(10),
      I3 => P(10),
      I4 => \icmp_ln311_reg_2321[0]_i_44_n_20\,
      O => \icmp_ln311_reg_2321[0]_i_29_n_20\
    );
\icmp_ln311_reg_2321[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAA"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(30),
      I1 => m_fu_1077_p2(30),
      I2 => m_fu_1077_p2(31),
      I3 => \^o126\(0),
      O => \icmp_ln311_reg_2321[0]_i_3_n_20\
    );
\icmp_ln311_reg_2321[0]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8470000"
    )
        port map (
      I0 => m_fu_1077_p2(8),
      I1 => \^o126\(0),
      I2 => \sub_ln304_fu_1036_p2__0\(8),
      I3 => P(8),
      I4 => \icmp_ln311_reg_2321[0]_i_45_n_20\,
      O => \icmp_ln311_reg_2321[0]_i_30_n_20\
    );
\icmp_ln311_reg_2321[0]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8470000"
    )
        port map (
      I0 => m_fu_1077_p2(6),
      I1 => \^o126\(0),
      I2 => \sub_ln304_fu_1036_p2__0\(6),
      I3 => P(6),
      I4 => \icmp_ln311_reg_2321[0]_i_46_n_20\,
      O => \icmp_ln311_reg_2321[0]_i_31_n_20\
    );
\icmp_ln311_reg_2321[0]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8470000"
    )
        port map (
      I0 => m_fu_1077_p2(4),
      I1 => \^o126\(0),
      I2 => \sub_ln304_fu_1036_p2__0\(4),
      I3 => P(4),
      I4 => \icmp_ln311_reg_2321[0]_i_47_n_20\,
      O => \icmp_ln311_reg_2321[0]_i_32_n_20\
    );
\icmp_ln311_reg_2321[0]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8470000"
    )
        port map (
      I0 => m_fu_1077_p2(2),
      I1 => \^o126\(0),
      I2 => \sub_ln304_fu_1036_p2__0\(2),
      I3 => P(2),
      I4 => \icmp_ln311_reg_2321[0]_i_48_n_20\,
      O => \icmp_ln311_reg_2321[0]_i_33_n_20\
    );
\icmp_ln311_reg_2321[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(0),
      I1 => P(0),
      I2 => m_fu_1077_p2(1),
      I3 => \^o126\(0),
      I4 => \sub_ln304_fu_1036_p2__0\(1),
      I5 => P(1),
      O => \icmp_ln311_reg_2321[0]_i_34_n_20\
    );
\icmp_ln311_reg_2321[0]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_1077_p2(11),
      I1 => \^o126\(0),
      I2 => \sub_ln304_fu_1036_p2__0\(11),
      O => m_3_fu_1083_p3(11)
    );
\icmp_ln311_reg_2321[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCAAFC"
    )
        port map (
      I0 => m_fu_1077_p2(28),
      I1 => \sub_ln304_fu_1036_p2__0\(28),
      I2 => \sub_ln304_fu_1036_p2__0\(29),
      I3 => \^o126\(0),
      I4 => m_fu_1077_p2(29),
      O => \icmp_ln311_reg_2321[0]_i_4_n_20\
    );
\icmp_ln311_reg_2321[0]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_1077_p2(9),
      I1 => \^o126\(0),
      I2 => \sub_ln304_fu_1036_p2__0\(9),
      O => m_3_fu_1083_p3(9)
    );
\icmp_ln311_reg_2321[0]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_1077_p2(7),
      I1 => \^o126\(0),
      I2 => \sub_ln304_fu_1036_p2__0\(7),
      O => m_3_fu_1083_p3(7)
    );
\icmp_ln311_reg_2321[0]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_1077_p2(5),
      I1 => \^o126\(0),
      I2 => \sub_ln304_fu_1036_p2__0\(5),
      O => m_3_fu_1083_p3(5)
    );
\icmp_ln311_reg_2321[0]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_1077_p2(3),
      I1 => \^o126\(0),
      I2 => \sub_ln304_fu_1036_p2__0\(3),
      O => m_3_fu_1083_p3(3)
    );
\icmp_ln311_reg_2321[0]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => P(11),
      I1 => \sub_ln304_fu_1036_p2__0\(11),
      I2 => \^o126\(0),
      I3 => m_fu_1077_p2(11),
      O => \icmp_ln311_reg_2321[0]_i_44_n_20\
    );
\icmp_ln311_reg_2321[0]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => P(9),
      I1 => \sub_ln304_fu_1036_p2__0\(9),
      I2 => \^o126\(0),
      I3 => m_fu_1077_p2(9),
      O => \icmp_ln311_reg_2321[0]_i_45_n_20\
    );
\icmp_ln311_reg_2321[0]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => P(7),
      I1 => \sub_ln304_fu_1036_p2__0\(7),
      I2 => \^o126\(0),
      I3 => m_fu_1077_p2(7),
      O => \icmp_ln311_reg_2321[0]_i_46_n_20\
    );
\icmp_ln311_reg_2321[0]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => P(5),
      I1 => \sub_ln304_fu_1036_p2__0\(5),
      I2 => \^o126\(0),
      I3 => m_fu_1077_p2(5),
      O => \icmp_ln311_reg_2321[0]_i_47_n_20\
    );
\icmp_ln311_reg_2321[0]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => P(3),
      I1 => \sub_ln304_fu_1036_p2__0\(3),
      I2 => \^o126\(0),
      I3 => m_fu_1077_p2(3),
      O => \icmp_ln311_reg_2321[0]_i_48_n_20\
    );
\icmp_ln311_reg_2321[0]_i_49\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o126\(0),
      O => \icmp_ln311_reg_2321[0]_i_49_n_20\
    );
\icmp_ln311_reg_2321[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCAAFC"
    )
        port map (
      I0 => m_fu_1077_p2(26),
      I1 => \sub_ln304_fu_1036_p2__0\(26),
      I2 => \sub_ln304_fu_1036_p2__0\(27),
      I3 => \^o126\(0),
      I4 => m_fu_1077_p2(27),
      O => \icmp_ln311_reg_2321[0]_i_5_n_20\
    );
\icmp_ln311_reg_2321[0]_i_50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(30),
      O => \icmp_ln311_reg_2321[0]_i_50_n_20\
    );
\icmp_ln311_reg_2321[0]_i_51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(29),
      O => \icmp_ln311_reg_2321[0]_i_51_n_20\
    );
\icmp_ln311_reg_2321[0]_i_52\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(28),
      O => \icmp_ln311_reg_2321[0]_i_52_n_20\
    );
\icmp_ln311_reg_2321[0]_i_53\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(27),
      O => \icmp_ln311_reg_2321[0]_i_53_n_20\
    );
\icmp_ln311_reg_2321[0]_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(26),
      O => \icmp_ln311_reg_2321[0]_i_54_n_20\
    );
\icmp_ln311_reg_2321[0]_i_55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(25),
      O => \icmp_ln311_reg_2321[0]_i_55_n_20\
    );
\icmp_ln311_reg_2321[0]_i_56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(24),
      O => \icmp_ln311_reg_2321[0]_i_56_n_20\
    );
\icmp_ln311_reg_2321[0]_i_57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(23),
      O => \icmp_ln311_reg_2321[0]_i_57_n_20\
    );
\icmp_ln311_reg_2321[0]_i_58\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(22),
      O => \icmp_ln311_reg_2321[0]_i_58_n_20\
    );
\icmp_ln311_reg_2321[0]_i_59\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(21),
      O => \icmp_ln311_reg_2321[0]_i_59_n_20\
    );
\icmp_ln311_reg_2321[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCAAFC"
    )
        port map (
      I0 => m_fu_1077_p2(24),
      I1 => \sub_ln304_fu_1036_p2__0\(24),
      I2 => \sub_ln304_fu_1036_p2__0\(25),
      I3 => \^o126\(0),
      I4 => m_fu_1077_p2(25),
      O => \icmp_ln311_reg_2321[0]_i_6_n_20\
    );
\icmp_ln311_reg_2321[0]_i_60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(20),
      O => \icmp_ln311_reg_2321[0]_i_60_n_20\
    );
\icmp_ln311_reg_2321[0]_i_61\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(19),
      O => \icmp_ln311_reg_2321[0]_i_61_n_20\
    );
\icmp_ln311_reg_2321[0]_i_62\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(18),
      O => \icmp_ln311_reg_2321[0]_i_62_n_20\
    );
\icmp_ln311_reg_2321[0]_i_63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(17),
      O => \icmp_ln311_reg_2321[0]_i_63_n_20\
    );
\icmp_ln311_reg_2321[0]_i_64\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(16),
      O => \icmp_ln311_reg_2321[0]_i_64_n_20\
    );
\icmp_ln311_reg_2321[0]_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(15),
      O => \icmp_ln311_reg_2321[0]_i_65_n_20\
    );
\icmp_ln311_reg_2321[0]_i_66\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(14),
      O => \icmp_ln311_reg_2321[0]_i_66_n_20\
    );
\icmp_ln311_reg_2321[0]_i_67\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(13),
      O => \icmp_ln311_reg_2321[0]_i_67_n_20\
    );
\icmp_ln311_reg_2321[0]_i_68\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(12),
      O => \icmp_ln311_reg_2321[0]_i_68_n_20\
    );
\icmp_ln311_reg_2321[0]_i_69\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(11),
      O => \icmp_ln311_reg_2321[0]_i_69_n_20\
    );
\icmp_ln311_reg_2321[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCAAFC"
    )
        port map (
      I0 => m_fu_1077_p2(22),
      I1 => \sub_ln304_fu_1036_p2__0\(22),
      I2 => \sub_ln304_fu_1036_p2__0\(23),
      I3 => \^o126\(0),
      I4 => m_fu_1077_p2(23),
      O => \icmp_ln311_reg_2321[0]_i_7_n_20\
    );
\icmp_ln311_reg_2321[0]_i_70\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(10),
      O => \icmp_ln311_reg_2321[0]_i_70_n_20\
    );
\icmp_ln311_reg_2321[0]_i_71\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(9),
      O => \icmp_ln311_reg_2321[0]_i_71_n_20\
    );
\icmp_ln311_reg_2321[0]_i_72\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(0),
      O => \icmp_ln311_reg_2321[0]_i_72_n_20\
    );
\icmp_ln311_reg_2321[0]_i_73\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(8),
      O => \icmp_ln311_reg_2321[0]_i_73_n_20\
    );
\icmp_ln311_reg_2321[0]_i_74\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(7),
      O => \icmp_ln311_reg_2321[0]_i_74_n_20\
    );
\icmp_ln311_reg_2321[0]_i_75\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(6),
      O => \icmp_ln311_reg_2321[0]_i_75_n_20\
    );
\icmp_ln311_reg_2321[0]_i_76\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(5),
      O => \icmp_ln311_reg_2321[0]_i_76_n_20\
    );
\icmp_ln311_reg_2321[0]_i_77\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(4),
      O => \icmp_ln311_reg_2321[0]_i_77_n_20\
    );
\icmp_ln311_reg_2321[0]_i_78\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(3),
      O => \icmp_ln311_reg_2321[0]_i_78_n_20\
    );
\icmp_ln311_reg_2321[0]_i_79\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(2),
      O => \icmp_ln311_reg_2321[0]_i_79_n_20\
    );
\icmp_ln311_reg_2321[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCAAFC"
    )
        port map (
      I0 => m_fu_1077_p2(20),
      I1 => \sub_ln304_fu_1036_p2__0\(20),
      I2 => \sub_ln304_fu_1036_p2__0\(21),
      I3 => \^o126\(0),
      I4 => m_fu_1077_p2(21),
      O => \icmp_ln311_reg_2321[0]_i_8_n_20\
    );
\icmp_ln311_reg_2321[0]_i_80\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln304_fu_1036_p2__0\(1),
      O => \icmp_ln311_reg_2321[0]_i_80_n_20\
    );
\icmp_ln311_reg_2321[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCAAFC"
    )
        port map (
      I0 => m_fu_1077_p2(18),
      I1 => \sub_ln304_fu_1036_p2__0\(18),
      I2 => \sub_ln304_fu_1036_p2__0\(19),
      I3 => \^o126\(0),
      I4 => m_fu_1077_p2(19),
      O => \icmp_ln311_reg_2321[0]_i_9_n_20\
    );
\icmp_ln311_reg_2321_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \icmp_ln311_reg_2321_reg[0]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => icmp_ln311_fu_1091_p2(0),
      CO(6) => \icmp_ln311_reg_2321_reg[0]_i_1_n_21\,
      CO(5) => \icmp_ln311_reg_2321_reg[0]_i_1_n_22\,
      CO(4) => \icmp_ln311_reg_2321_reg[0]_i_1_n_23\,
      CO(3) => \icmp_ln311_reg_2321_reg[0]_i_1_n_24\,
      CO(2) => \icmp_ln311_reg_2321_reg[0]_i_1_n_25\,
      CO(1) => \icmp_ln311_reg_2321_reg[0]_i_1_n_26\,
      CO(0) => \icmp_ln311_reg_2321_reg[0]_i_1_n_27\,
      DI(7) => \icmp_ln311_reg_2321[0]_i_3_n_20\,
      DI(6) => \icmp_ln311_reg_2321[0]_i_4_n_20\,
      DI(5) => \icmp_ln311_reg_2321[0]_i_5_n_20\,
      DI(4) => \icmp_ln311_reg_2321[0]_i_6_n_20\,
      DI(3) => \icmp_ln311_reg_2321[0]_i_7_n_20\,
      DI(2) => \icmp_ln311_reg_2321[0]_i_8_n_20\,
      DI(1) => \icmp_ln311_reg_2321[0]_i_9_n_20\,
      DI(0) => \icmp_ln311_reg_2321[0]_i_10_n_20\,
      O(7 downto 0) => \NLW_icmp_ln311_reg_2321_reg[0]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7) => \icmp_ln311_reg_2321[0]_i_11_n_20\,
      S(6) => \icmp_ln311_reg_2321[0]_i_12_n_20\,
      S(5) => \icmp_ln311_reg_2321[0]_i_13_n_20\,
      S(4) => \icmp_ln311_reg_2321[0]_i_14_n_20\,
      S(3) => \icmp_ln311_reg_2321[0]_i_15_n_20\,
      S(2) => \icmp_ln311_reg_2321[0]_i_16_n_20\,
      S(1) => \icmp_ln311_reg_2321[0]_i_17_n_20\,
      S(0) => \icmp_ln311_reg_2321[0]_i_18_n_20\
    );
\icmp_ln311_reg_2321_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \icmp_ln311_reg_2321_reg[0]_i_2_n_20\,
      CO(6) => \icmp_ln311_reg_2321_reg[0]_i_2_n_21\,
      CO(5) => \icmp_ln311_reg_2321_reg[0]_i_2_n_22\,
      CO(4) => \icmp_ln311_reg_2321_reg[0]_i_2_n_23\,
      CO(3) => \icmp_ln311_reg_2321_reg[0]_i_2_n_24\,
      CO(2) => \icmp_ln311_reg_2321_reg[0]_i_2_n_25\,
      CO(1) => \icmp_ln311_reg_2321_reg[0]_i_2_n_26\,
      CO(0) => \icmp_ln311_reg_2321_reg[0]_i_2_n_27\,
      DI(7) => \icmp_ln311_reg_2321[0]_i_19_n_20\,
      DI(6) => \icmp_ln311_reg_2321[0]_i_20_n_20\,
      DI(5) => \icmp_ln311_reg_2321[0]_i_21_n_20\,
      DI(4) => \icmp_ln311_reg_2321[0]_i_22_n_20\,
      DI(3) => \icmp_ln311_reg_2321[0]_i_23_n_20\,
      DI(2) => \icmp_ln311_reg_2321[0]_i_24_n_20\,
      DI(1) => \icmp_ln311_reg_2321[0]_i_25_n_20\,
      DI(0) => \icmp_ln311_reg_2321[0]_i_26_n_20\,
      O(7 downto 0) => \NLW_icmp_ln311_reg_2321_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \icmp_ln311_reg_2321[0]_i_27_n_20\,
      S(6) => \icmp_ln311_reg_2321[0]_i_28_n_20\,
      S(5) => \icmp_ln311_reg_2321[0]_i_29_n_20\,
      S(4) => \icmp_ln311_reg_2321[0]_i_30_n_20\,
      S(3) => \icmp_ln311_reg_2321[0]_i_31_n_20\,
      S(2) => \icmp_ln311_reg_2321[0]_i_32_n_20\,
      S(1) => \icmp_ln311_reg_2321[0]_i_33_n_20\,
      S(0) => \icmp_ln311_reg_2321[0]_i_34_n_20\
    );
\icmp_ln311_reg_2321_reg[0]_i_35\: unisim.vcomponents.CARRY8
     port map (
      CI => \icmp_ln311_reg_2321_reg[0]_i_36_n_20\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_icmp_ln311_reg_2321_reg[0]_i_35_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \icmp_ln311_reg_2321_reg[0]_i_35_n_22\,
      CO(4) => \icmp_ln311_reg_2321_reg[0]_i_35_n_23\,
      CO(3) => \icmp_ln311_reg_2321_reg[0]_i_35_n_24\,
      CO(2) => \icmp_ln311_reg_2321_reg[0]_i_35_n_25\,
      CO(1) => \icmp_ln311_reg_2321_reg[0]_i_35_n_26\,
      CO(0) => \icmp_ln311_reg_2321_reg[0]_i_35_n_27\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_icmp_ln311_reg_2321_reg[0]_i_35_O_UNCONNECTED\(7),
      O(6 downto 0) => m_fu_1077_p2(31 downto 25),
      S(7) => '0',
      S(6) => \icmp_ln311_reg_2321[0]_i_49_n_20\,
      S(5) => \icmp_ln311_reg_2321[0]_i_50_n_20\,
      S(4) => \icmp_ln311_reg_2321[0]_i_51_n_20\,
      S(3) => \icmp_ln311_reg_2321[0]_i_52_n_20\,
      S(2) => \icmp_ln311_reg_2321[0]_i_53_n_20\,
      S(1) => \icmp_ln311_reg_2321[0]_i_54_n_20\,
      S(0) => \icmp_ln311_reg_2321[0]_i_55_n_20\
    );
\icmp_ln311_reg_2321_reg[0]_i_36\: unisim.vcomponents.CARRY8
     port map (
      CI => \icmp_ln311_reg_2321_reg[0]_i_37_n_20\,
      CI_TOP => '0',
      CO(7) => \icmp_ln311_reg_2321_reg[0]_i_36_n_20\,
      CO(6) => \icmp_ln311_reg_2321_reg[0]_i_36_n_21\,
      CO(5) => \icmp_ln311_reg_2321_reg[0]_i_36_n_22\,
      CO(4) => \icmp_ln311_reg_2321_reg[0]_i_36_n_23\,
      CO(3) => \icmp_ln311_reg_2321_reg[0]_i_36_n_24\,
      CO(2) => \icmp_ln311_reg_2321_reg[0]_i_36_n_25\,
      CO(1) => \icmp_ln311_reg_2321_reg[0]_i_36_n_26\,
      CO(0) => \icmp_ln311_reg_2321_reg[0]_i_36_n_27\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => m_fu_1077_p2(24 downto 17),
      S(7) => \icmp_ln311_reg_2321[0]_i_56_n_20\,
      S(6) => \icmp_ln311_reg_2321[0]_i_57_n_20\,
      S(5) => \icmp_ln311_reg_2321[0]_i_58_n_20\,
      S(4) => \icmp_ln311_reg_2321[0]_i_59_n_20\,
      S(3) => \icmp_ln311_reg_2321[0]_i_60_n_20\,
      S(2) => \icmp_ln311_reg_2321[0]_i_61_n_20\,
      S(1) => \icmp_ln311_reg_2321[0]_i_62_n_20\,
      S(0) => \icmp_ln311_reg_2321[0]_i_63_n_20\
    );
\icmp_ln311_reg_2321_reg[0]_i_37\: unisim.vcomponents.CARRY8
     port map (
      CI => \icmp_ln311_reg_2321_reg[0]_i_39_n_20\,
      CI_TOP => '0',
      CO(7) => \icmp_ln311_reg_2321_reg[0]_i_37_n_20\,
      CO(6) => \icmp_ln311_reg_2321_reg[0]_i_37_n_21\,
      CO(5) => \icmp_ln311_reg_2321_reg[0]_i_37_n_22\,
      CO(4) => \icmp_ln311_reg_2321_reg[0]_i_37_n_23\,
      CO(3) => \icmp_ln311_reg_2321_reg[0]_i_37_n_24\,
      CO(2) => \icmp_ln311_reg_2321_reg[0]_i_37_n_25\,
      CO(1) => \icmp_ln311_reg_2321_reg[0]_i_37_n_26\,
      CO(0) => \icmp_ln311_reg_2321_reg[0]_i_37_n_27\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => m_fu_1077_p2(16 downto 9),
      S(7) => \icmp_ln311_reg_2321[0]_i_64_n_20\,
      S(6) => \icmp_ln311_reg_2321[0]_i_65_n_20\,
      S(5) => \icmp_ln311_reg_2321[0]_i_66_n_20\,
      S(4) => \icmp_ln311_reg_2321[0]_i_67_n_20\,
      S(3) => \icmp_ln311_reg_2321[0]_i_68_n_20\,
      S(2) => \icmp_ln311_reg_2321[0]_i_69_n_20\,
      S(1) => \icmp_ln311_reg_2321[0]_i_70_n_20\,
      S(0) => \icmp_ln311_reg_2321[0]_i_71_n_20\
    );
\icmp_ln311_reg_2321_reg[0]_i_39\: unisim.vcomponents.CARRY8
     port map (
      CI => \icmp_ln311_reg_2321[0]_i_72_n_20\,
      CI_TOP => '0',
      CO(7) => \icmp_ln311_reg_2321_reg[0]_i_39_n_20\,
      CO(6) => \icmp_ln311_reg_2321_reg[0]_i_39_n_21\,
      CO(5) => \icmp_ln311_reg_2321_reg[0]_i_39_n_22\,
      CO(4) => \icmp_ln311_reg_2321_reg[0]_i_39_n_23\,
      CO(3) => \icmp_ln311_reg_2321_reg[0]_i_39_n_24\,
      CO(2) => \icmp_ln311_reg_2321_reg[0]_i_39_n_25\,
      CO(1) => \icmp_ln311_reg_2321_reg[0]_i_39_n_26\,
      CO(0) => \icmp_ln311_reg_2321_reg[0]_i_39_n_27\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => m_fu_1077_p2(8 downto 1),
      S(7) => \icmp_ln311_reg_2321[0]_i_73_n_20\,
      S(6) => \icmp_ln311_reg_2321[0]_i_74_n_20\,
      S(5) => \icmp_ln311_reg_2321[0]_i_75_n_20\,
      S(4) => \icmp_ln311_reg_2321[0]_i_76_n_20\,
      S(3) => \icmp_ln311_reg_2321[0]_i_77_n_20\,
      S(2) => \icmp_ln311_reg_2321[0]_i_78_n_20\,
      S(1) => \icmp_ln311_reg_2321[0]_i_79_n_20\,
      S(0) => \icmp_ln311_reg_2321[0]_i_80_n_20\
    );
\idx_fu_32[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx_fu_32(0),
      O => add_ln464_fu_148_p2(0)
    );
\idx_fu_32[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => idx_fu_32(0),
      I1 => idx_fu_32(1),
      O => add_ln464_fu_148_p2(1)
    );
\idx_fu_32[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => idx_fu_32(0),
      I1 => idx_fu_32(1),
      I2 => idx_fu_32(2),
      O => add_ln464_fu_148_p2(2)
    );
\idx_fu_32_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_02_fu_400,
      D => add_ln464_fu_148_p2(0),
      Q => idx_fu_32(0),
      S => ap_NS_fsm1
    );
\idx_fu_32_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_02_fu_400,
      D => add_ln464_fu_148_p2(1),
      Q => idx_fu_32(1),
      R => ap_NS_fsm1
    );
\idx_fu_32_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_02_fu_400,
      D => add_ln464_fu_148_p2(2),
      Q => idx_fu_32(2),
      R => ap_NS_fsm1
    );
mul_16s_32s_48_1_1_U44: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_32s_48_1_1
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      Q(0) => ap_CS_fsm_state2,
      bpl_q0(31 downto 0) => bpl_q0(31 downto 0),
      \out\(45) => mul_16s_32s_48_1_1_U44_n_20,
      \out\(44) => mul_16s_32s_48_1_1_U44_n_21,
      \out\(43) => mul_16s_32s_48_1_1_U44_n_22,
      \out\(42) => mul_16s_32s_48_1_1_U44_n_23,
      \out\(41) => mul_16s_32s_48_1_1_U44_n_24,
      \out\(40) => mul_16s_32s_48_1_1_U44_n_25,
      \out\(39) => mul_16s_32s_48_1_1_U44_n_26,
      \out\(38) => mul_16s_32s_48_1_1_U44_n_27,
      \out\(37) => mul_16s_32s_48_1_1_U44_n_28,
      \out\(36) => mul_16s_32s_48_1_1_U44_n_29,
      \out\(35) => mul_16s_32s_48_1_1_U44_n_30,
      \out\(34) => mul_16s_32s_48_1_1_U44_n_31,
      \out\(33) => mul_16s_32s_48_1_1_U44_n_32,
      \out\(32) => mul_16s_32s_48_1_1_U44_n_33,
      \out\(31) => mul_16s_32s_48_1_1_U44_n_34,
      \out\(30) => mul_16s_32s_48_1_1_U44_n_35,
      \out\(29) => mul_16s_32s_48_1_1_U44_n_36,
      \out\(28) => mul_16s_32s_48_1_1_U44_n_37,
      \out\(27) => mul_16s_32s_48_1_1_U44_n_38,
      \out\(26) => mul_16s_32s_48_1_1_U44_n_39,
      \out\(25) => mul_16s_32s_48_1_1_U44_n_40,
      \out\(24) => mul_16s_32s_48_1_1_U44_n_41,
      \out\(23) => mul_16s_32s_48_1_1_U44_n_42,
      \out\(22) => mul_16s_32s_48_1_1_U44_n_43,
      \out\(21) => mul_16s_32s_48_1_1_U44_n_44,
      \out\(20) => mul_16s_32s_48_1_1_U44_n_45,
      \out\(19) => mul_16s_32s_48_1_1_U44_n_46,
      \out\(18) => mul_16s_32s_48_1_1_U44_n_47,
      \out\(17) => mul_16s_32s_48_1_1_U44_n_48,
      \out\(16) => mul_16s_32s_48_1_1_U44_n_49,
      \out\(15) => mul_16s_32s_48_1_1_U44_n_50,
      \out\(14) => mul_16s_32s_48_1_1_U44_n_51,
      \out\(13) => mul_16s_32s_48_1_1_U44_n_52,
      \out\(12) => mul_16s_32s_48_1_1_U44_n_53,
      \out\(11) => mul_16s_32s_48_1_1_U44_n_54,
      \out\(10) => mul_16s_32s_48_1_1_U44_n_55,
      \out\(9) => mul_16s_32s_48_1_1_U44_n_56,
      \out\(8) => mul_16s_32s_48_1_1_U44_n_57,
      \out\(7) => mul_16s_32s_48_1_1_U44_n_58,
      \out\(6) => mul_16s_32s_48_1_1_U44_n_59,
      \out\(5) => mul_16s_32s_48_1_1_U44_n_60,
      \out\(4) => mul_16s_32s_48_1_1_U44_n_61,
      \out\(3) => mul_16s_32s_48_1_1_U44_n_62,
      \out\(2) => mul_16s_32s_48_1_1_U44_n_63,
      \out\(1) => mul_16s_32s_48_1_1_U44_n_64,
      \out\(0) => mul_16s_32s_48_1_1_U44_n_65,
      \zl_1_fu_36_reg[45]\(45 downto 14) => \^zl_1_fu_36_reg[45]_0\(31 downto 0),
      \zl_1_fu_36_reg[45]\(13 downto 0) => zl_1_fu_36(13 downto 0)
    );
ram_reg_0_7_0_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_452_bli_address0(0),
      I1 => Q(3),
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(0),
      I4 => ram_reg_bram_0(0),
      I5 => \q0_reg[31]\(0),
      O => \ap_CS_fsm_reg[10]\
    );
\ram_reg_0_7_0_0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_461_bli_address0(0),
      I1 => Q(3),
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(0),
      I4 => ram_reg_bram_0(0),
      I5 => \q0_reg[31]\(0),
      O => delay_bph_address0(0)
    );
ram_reg_0_7_0_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_452_bli_address0(1),
      I1 => Q(3),
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(1),
      I4 => ram_reg_bram_0(0),
      I5 => \q0_reg[31]\(1),
      O => \ap_CS_fsm_reg[10]_1\
    );
\ram_reg_0_7_0_0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_461_bli_address0(1),
      I1 => Q(3),
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(1),
      I4 => ram_reg_bram_0(0),
      I5 => \q0_reg[31]\(1),
      O => delay_bph_address0(1)
    );
ram_reg_0_7_0_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_452_bli_address0(2),
      I1 => Q(3),
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(2),
      I4 => ram_reg_bram_0(0),
      I5 => \q0_reg[31]\(2),
      O => \ap_CS_fsm_reg[10]_2\
    );
\ram_reg_0_7_0_0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_461_bli_address0(2),
      I1 => Q(3),
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(2),
      I4 => ram_reg_bram_0(0),
      I5 => \q0_reg[31]\(2),
      O => delay_bph_address0(2)
    );
ram_reg_bram_0_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => Q(1),
      I1 => grp_filtez_fu_430_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_20_[0]\,
      I3 => ap_CS_fsm_state3,
      O => \ap_CS_fsm_reg[7]\
    );
\ram_reg_bram_0_i_44__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => grp_filtez_fu_430_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_20_[0]\,
      I2 => ap_CS_fsm_state3,
      I3 => Q(2),
      O => grp_filtez_fu_430_ap_start_reg_reg
    );
\ram_reg_bram_0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_452_dlti_address0(2),
      I1 => Q(3),
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(2),
      I4 => ram_reg_bram_0(0),
      I5 => ram_reg_bram_0_0(2),
      O => ADDRBWRADDR(2)
    );
\ram_reg_bram_0_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_461_dlti_address0(2),
      I1 => Q(3),
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(2),
      I4 => ram_reg_bram_0(0),
      I5 => ram_reg_bram_0_0(2),
      O => \ap_CS_fsm_reg[10]_0\(2)
    );
\ram_reg_bram_0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_452_dlti_address0(1),
      I1 => Q(3),
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(1),
      I4 => ram_reg_bram_0(0),
      I5 => ram_reg_bram_0_0(1),
      O => ADDRBWRADDR(1)
    );
\ram_reg_bram_0_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_461_dlti_address0(1),
      I1 => Q(3),
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(1),
      I4 => ram_reg_bram_0(0),
      I5 => ram_reg_bram_0_0(1),
      O => \ap_CS_fsm_reg[10]_0\(1)
    );
\ram_reg_bram_0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_452_dlti_address0(0),
      I1 => Q(3),
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(0),
      I4 => ram_reg_bram_0(0),
      I5 => ram_reg_bram_0_0(0),
      O => ADDRBWRADDR(0)
    );
\ram_reg_bram_0_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_461_dlti_address0(0),
      I1 => Q(3),
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(0),
      I4 => ram_reg_bram_0(0),
      I5 => ram_reg_bram_0_0(0),
      O => \ap_CS_fsm_reg[10]_0\(0)
    );
\reg_525[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => \^grp_encode_fu_333_rh2_o_ap_vld\,
      O => E(0)
    );
\reg_525[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_20_[0]\,
      I1 => grp_filtez_fu_430_ap_start_reg,
      I2 => grp_filtez_fu_430_ap_ready,
      I3 => Q(1),
      O => \^grp_encode_fu_333_rh2_o_ap_vld\
    );
\sub_ln285_reg_2269[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_2269_reg[31]\(15),
      I1 => \^reg_525_reg[30]\(15),
      O => \sub_ln285_reg_2269[15]_i_2_n_20\
    );
\sub_ln285_reg_2269[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_2269_reg[31]\(14),
      I1 => \^reg_525_reg[30]\(14),
      O => \sub_ln285_reg_2269[15]_i_3_n_20\
    );
\sub_ln285_reg_2269[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_2269_reg[31]\(13),
      I1 => \^reg_525_reg[30]\(13),
      O => \sub_ln285_reg_2269[15]_i_4_n_20\
    );
\sub_ln285_reg_2269[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_2269_reg[31]\(12),
      I1 => \^reg_525_reg[30]\(12),
      O => \sub_ln285_reg_2269[15]_i_5_n_20\
    );
\sub_ln285_reg_2269[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_2269_reg[31]\(11),
      I1 => \^reg_525_reg[30]\(11),
      O => \sub_ln285_reg_2269[15]_i_6_n_20\
    );
\sub_ln285_reg_2269[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_2269_reg[31]\(10),
      I1 => \^reg_525_reg[30]\(10),
      O => \sub_ln285_reg_2269[15]_i_7_n_20\
    );
\sub_ln285_reg_2269[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_2269_reg[31]\(9),
      I1 => \^reg_525_reg[30]\(9),
      O => \sub_ln285_reg_2269[15]_i_8_n_20\
    );
\sub_ln285_reg_2269[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_2269_reg[31]\(8),
      I1 => \^reg_525_reg[30]\(8),
      O => \sub_ln285_reg_2269[15]_i_9_n_20\
    );
\sub_ln285_reg_2269[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_2269_reg[31]\(23),
      I1 => \^reg_525_reg[30]\(23),
      O => \sub_ln285_reg_2269[23]_i_2_n_20\
    );
\sub_ln285_reg_2269[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_2269_reg[31]\(22),
      I1 => \^reg_525_reg[30]\(22),
      O => \sub_ln285_reg_2269[23]_i_3_n_20\
    );
\sub_ln285_reg_2269[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_2269_reg[31]\(21),
      I1 => \^reg_525_reg[30]\(21),
      O => \sub_ln285_reg_2269[23]_i_4_n_20\
    );
\sub_ln285_reg_2269[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_2269_reg[31]\(20),
      I1 => \^reg_525_reg[30]\(20),
      O => \sub_ln285_reg_2269[23]_i_5_n_20\
    );
\sub_ln285_reg_2269[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_2269_reg[31]\(19),
      I1 => \^reg_525_reg[30]\(19),
      O => \sub_ln285_reg_2269[23]_i_6_n_20\
    );
\sub_ln285_reg_2269[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_2269_reg[31]\(18),
      I1 => \^reg_525_reg[30]\(18),
      O => \sub_ln285_reg_2269[23]_i_7_n_20\
    );
\sub_ln285_reg_2269[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_2269_reg[31]\(17),
      I1 => \^reg_525_reg[30]\(17),
      O => \sub_ln285_reg_2269[23]_i_8_n_20\
    );
\sub_ln285_reg_2269[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_2269_reg[31]\(16),
      I1 => \^reg_525_reg[30]\(16),
      O => \sub_ln285_reg_2269[23]_i_9_n_20\
    );
\sub_ln285_reg_2269[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_2269_reg[31]\(31),
      I1 => \trunc_ln285_fu_927_p1__0\(31),
      O => \sub_ln285_reg_2269[31]_i_2_n_20\
    );
\sub_ln285_reg_2269[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_2269_reg[31]\(30),
      I1 => \^reg_525_reg[30]\(30),
      O => \sub_ln285_reg_2269[31]_i_3_n_20\
    );
\sub_ln285_reg_2269[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_2269_reg[31]\(29),
      I1 => \^reg_525_reg[30]\(29),
      O => \sub_ln285_reg_2269[31]_i_4_n_20\
    );
\sub_ln285_reg_2269[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_2269_reg[31]\(28),
      I1 => \^reg_525_reg[30]\(28),
      O => \sub_ln285_reg_2269[31]_i_5_n_20\
    );
\sub_ln285_reg_2269[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_2269_reg[31]\(27),
      I1 => \^reg_525_reg[30]\(27),
      O => \sub_ln285_reg_2269[31]_i_6_n_20\
    );
\sub_ln285_reg_2269[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_2269_reg[31]\(26),
      I1 => \^reg_525_reg[30]\(26),
      O => \sub_ln285_reg_2269[31]_i_7_n_20\
    );
\sub_ln285_reg_2269[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_2269_reg[31]\(25),
      I1 => \^reg_525_reg[30]\(25),
      O => \sub_ln285_reg_2269[31]_i_8_n_20\
    );
\sub_ln285_reg_2269[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_2269_reg[31]\(24),
      I1 => \^reg_525_reg[30]\(24),
      O => \sub_ln285_reg_2269[31]_i_9_n_20\
    );
\sub_ln285_reg_2269[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_2269_reg[31]\(7),
      I1 => \^reg_525_reg[30]\(7),
      O => \sub_ln285_reg_2269[7]_i_2_n_20\
    );
\sub_ln285_reg_2269[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_2269_reg[31]\(6),
      I1 => \^reg_525_reg[30]\(6),
      O => \sub_ln285_reg_2269[7]_i_3_n_20\
    );
\sub_ln285_reg_2269[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_2269_reg[31]\(5),
      I1 => \^reg_525_reg[30]\(5),
      O => \sub_ln285_reg_2269[7]_i_4_n_20\
    );
\sub_ln285_reg_2269[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_2269_reg[31]\(4),
      I1 => \^reg_525_reg[30]\(4),
      O => \sub_ln285_reg_2269[7]_i_5_n_20\
    );
\sub_ln285_reg_2269[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_2269_reg[31]\(3),
      I1 => \^reg_525_reg[30]\(3),
      O => \sub_ln285_reg_2269[7]_i_6_n_20\
    );
\sub_ln285_reg_2269[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_2269_reg[31]\(2),
      I1 => \^reg_525_reg[30]\(2),
      O => \sub_ln285_reg_2269[7]_i_7_n_20\
    );
\sub_ln285_reg_2269[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_2269_reg[31]\(1),
      I1 => \^reg_525_reg[30]\(1),
      O => \sub_ln285_reg_2269[7]_i_8_n_20\
    );
\sub_ln285_reg_2269[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_2269_reg[31]\(0),
      I1 => \^reg_525_reg[30]\(0),
      O => \sub_ln285_reg_2269[7]_i_9_n_20\
    );
\sub_ln285_reg_2269_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sub_ln285_reg_2269_reg[7]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \sub_ln285_reg_2269_reg[15]_i_1_n_20\,
      CO(6) => \sub_ln285_reg_2269_reg[15]_i_1_n_21\,
      CO(5) => \sub_ln285_reg_2269_reg[15]_i_1_n_22\,
      CO(4) => \sub_ln285_reg_2269_reg[15]_i_1_n_23\,
      CO(3) => \sub_ln285_reg_2269_reg[15]_i_1_n_24\,
      CO(2) => \sub_ln285_reg_2269_reg[15]_i_1_n_25\,
      CO(1) => \sub_ln285_reg_2269_reg[15]_i_1_n_26\,
      CO(0) => \sub_ln285_reg_2269_reg[15]_i_1_n_27\,
      DI(7 downto 0) => \sub_ln285_reg_2269_reg[31]\(15 downto 8),
      O(7 downto 0) => O127(15 downto 8),
      S(7) => \sub_ln285_reg_2269[15]_i_2_n_20\,
      S(6) => \sub_ln285_reg_2269[15]_i_3_n_20\,
      S(5) => \sub_ln285_reg_2269[15]_i_4_n_20\,
      S(4) => \sub_ln285_reg_2269[15]_i_5_n_20\,
      S(3) => \sub_ln285_reg_2269[15]_i_6_n_20\,
      S(2) => \sub_ln285_reg_2269[15]_i_7_n_20\,
      S(1) => \sub_ln285_reg_2269[15]_i_8_n_20\,
      S(0) => \sub_ln285_reg_2269[15]_i_9_n_20\
    );
\sub_ln285_reg_2269_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sub_ln285_reg_2269_reg[15]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \sub_ln285_reg_2269_reg[23]_i_1_n_20\,
      CO(6) => \sub_ln285_reg_2269_reg[23]_i_1_n_21\,
      CO(5) => \sub_ln285_reg_2269_reg[23]_i_1_n_22\,
      CO(4) => \sub_ln285_reg_2269_reg[23]_i_1_n_23\,
      CO(3) => \sub_ln285_reg_2269_reg[23]_i_1_n_24\,
      CO(2) => \sub_ln285_reg_2269_reg[23]_i_1_n_25\,
      CO(1) => \sub_ln285_reg_2269_reg[23]_i_1_n_26\,
      CO(0) => \sub_ln285_reg_2269_reg[23]_i_1_n_27\,
      DI(7 downto 0) => \sub_ln285_reg_2269_reg[31]\(23 downto 16),
      O(7 downto 0) => O127(23 downto 16),
      S(7) => \sub_ln285_reg_2269[23]_i_2_n_20\,
      S(6) => \sub_ln285_reg_2269[23]_i_3_n_20\,
      S(5) => \sub_ln285_reg_2269[23]_i_4_n_20\,
      S(4) => \sub_ln285_reg_2269[23]_i_5_n_20\,
      S(3) => \sub_ln285_reg_2269[23]_i_6_n_20\,
      S(2) => \sub_ln285_reg_2269[23]_i_7_n_20\,
      S(1) => \sub_ln285_reg_2269[23]_i_8_n_20\,
      S(0) => \sub_ln285_reg_2269[23]_i_9_n_20\
    );
\sub_ln285_reg_2269_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sub_ln285_reg_2269_reg[23]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \NLW_sub_ln285_reg_2269_reg[31]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \sub_ln285_reg_2269_reg[31]_i_1_n_21\,
      CO(5) => \sub_ln285_reg_2269_reg[31]_i_1_n_22\,
      CO(4) => \sub_ln285_reg_2269_reg[31]_i_1_n_23\,
      CO(3) => \sub_ln285_reg_2269_reg[31]_i_1_n_24\,
      CO(2) => \sub_ln285_reg_2269_reg[31]_i_1_n_25\,
      CO(1) => \sub_ln285_reg_2269_reg[31]_i_1_n_26\,
      CO(0) => \sub_ln285_reg_2269_reg[31]_i_1_n_27\,
      DI(7) => '0',
      DI(6 downto 0) => \sub_ln285_reg_2269_reg[31]\(30 downto 24),
      O(7 downto 0) => O127(31 downto 24),
      S(7) => \sub_ln285_reg_2269[31]_i_2_n_20\,
      S(6) => \sub_ln285_reg_2269[31]_i_3_n_20\,
      S(5) => \sub_ln285_reg_2269[31]_i_4_n_20\,
      S(4) => \sub_ln285_reg_2269[31]_i_5_n_20\,
      S(3) => \sub_ln285_reg_2269[31]_i_6_n_20\,
      S(2) => \sub_ln285_reg_2269[31]_i_7_n_20\,
      S(1) => \sub_ln285_reg_2269[31]_i_8_n_20\,
      S(0) => \sub_ln285_reg_2269[31]_i_9_n_20\
    );
\sub_ln285_reg_2269_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \sub_ln285_reg_2269_reg[7]_i_1_n_20\,
      CO(6) => \sub_ln285_reg_2269_reg[7]_i_1_n_21\,
      CO(5) => \sub_ln285_reg_2269_reg[7]_i_1_n_22\,
      CO(4) => \sub_ln285_reg_2269_reg[7]_i_1_n_23\,
      CO(3) => \sub_ln285_reg_2269_reg[7]_i_1_n_24\,
      CO(2) => \sub_ln285_reg_2269_reg[7]_i_1_n_25\,
      CO(1) => \sub_ln285_reg_2269_reg[7]_i_1_n_26\,
      CO(0) => \sub_ln285_reg_2269_reg[7]_i_1_n_27\,
      DI(7 downto 0) => \sub_ln285_reg_2269_reg[31]\(7 downto 0),
      O(7 downto 0) => O127(7 downto 0),
      S(7) => \sub_ln285_reg_2269[7]_i_2_n_20\,
      S(6) => \sub_ln285_reg_2269[7]_i_3_n_20\,
      S(5) => \sub_ln285_reg_2269[7]_i_4_n_20\,
      S(4) => \sub_ln285_reg_2269[7]_i_5_n_20\,
      S(3) => \sub_ln285_reg_2269[7]_i_6_n_20\,
      S(2) => \sub_ln285_reg_2269[7]_i_7_n_20\,
      S(1) => \sub_ln285_reg_2269[7]_i_8_n_20\,
      S(0) => \sub_ln285_reg_2269[7]_i_9_n_20\
    );
\tmp_11_reg_2313[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_11_reg_2313_reg[0]\(24),
      I1 => \^reg_525_reg[30]\(24),
      O => \tmp_11_reg_2313[0]_i_10_n_20\
    );
\tmp_11_reg_2313[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_11_reg_2313_reg[0]\(23),
      I1 => \^reg_525_reg[30]\(23),
      O => \tmp_11_reg_2313[0]_i_12_n_20\
    );
\tmp_11_reg_2313[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_11_reg_2313_reg[0]\(22),
      I1 => \^reg_525_reg[30]\(22),
      O => \tmp_11_reg_2313[0]_i_13_n_20\
    );
\tmp_11_reg_2313[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_11_reg_2313_reg[0]\(21),
      I1 => \^reg_525_reg[30]\(21),
      O => \tmp_11_reg_2313[0]_i_14_n_20\
    );
\tmp_11_reg_2313[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_11_reg_2313_reg[0]\(20),
      I1 => \^reg_525_reg[30]\(20),
      O => \tmp_11_reg_2313[0]_i_15_n_20\
    );
\tmp_11_reg_2313[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_11_reg_2313_reg[0]\(19),
      I1 => \^reg_525_reg[30]\(19),
      O => \tmp_11_reg_2313[0]_i_16_n_20\
    );
\tmp_11_reg_2313[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_11_reg_2313_reg[0]\(18),
      I1 => \^reg_525_reg[30]\(18),
      O => \tmp_11_reg_2313[0]_i_17_n_20\
    );
\tmp_11_reg_2313[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_11_reg_2313_reg[0]\(17),
      I1 => \^reg_525_reg[30]\(17),
      O => \tmp_11_reg_2313[0]_i_18_n_20\
    );
\tmp_11_reg_2313[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_11_reg_2313_reg[0]\(16),
      I1 => \^reg_525_reg[30]\(16),
      O => \tmp_11_reg_2313[0]_i_19_n_20\
    );
\tmp_11_reg_2313[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_11_reg_2313_reg[0]\(15),
      I1 => \^reg_525_reg[30]\(15),
      O => \tmp_11_reg_2313[0]_i_21_n_20\
    );
\tmp_11_reg_2313[0]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_11_reg_2313_reg[0]\(14),
      I1 => \^reg_525_reg[30]\(14),
      O => \tmp_11_reg_2313[0]_i_22_n_20\
    );
\tmp_11_reg_2313[0]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_11_reg_2313_reg[0]\(13),
      I1 => \^reg_525_reg[30]\(13),
      O => \tmp_11_reg_2313[0]_i_23_n_20\
    );
\tmp_11_reg_2313[0]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_11_reg_2313_reg[0]\(12),
      I1 => \^reg_525_reg[30]\(12),
      O => \tmp_11_reg_2313[0]_i_24_n_20\
    );
\tmp_11_reg_2313[0]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_11_reg_2313_reg[0]\(11),
      I1 => \^reg_525_reg[30]\(11),
      O => \tmp_11_reg_2313[0]_i_25_n_20\
    );
\tmp_11_reg_2313[0]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_11_reg_2313_reg[0]\(10),
      I1 => \^reg_525_reg[30]\(10),
      O => \tmp_11_reg_2313[0]_i_26_n_20\
    );
\tmp_11_reg_2313[0]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_11_reg_2313_reg[0]\(9),
      I1 => \^reg_525_reg[30]\(9),
      O => \tmp_11_reg_2313[0]_i_27_n_20\
    );
\tmp_11_reg_2313[0]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_11_reg_2313_reg[0]\(8),
      I1 => \^reg_525_reg[30]\(8),
      O => \tmp_11_reg_2313[0]_i_28_n_20\
    );
\tmp_11_reg_2313[0]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_11_reg_2313_reg[0]\(7),
      I1 => \^reg_525_reg[30]\(7),
      O => \tmp_11_reg_2313[0]_i_29_n_20\
    );
\tmp_11_reg_2313[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_11_reg_2313_reg[0]\(31),
      I1 => \trunc_ln285_fu_927_p1__0\(31),
      O => \tmp_11_reg_2313[0]_i_3_n_20\
    );
\tmp_11_reg_2313[0]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_11_reg_2313_reg[0]\(6),
      I1 => \^reg_525_reg[30]\(6),
      O => \tmp_11_reg_2313[0]_i_30_n_20\
    );
\tmp_11_reg_2313[0]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_11_reg_2313_reg[0]\(5),
      I1 => \^reg_525_reg[30]\(5),
      O => \tmp_11_reg_2313[0]_i_31_n_20\
    );
\tmp_11_reg_2313[0]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_11_reg_2313_reg[0]\(4),
      I1 => \^reg_525_reg[30]\(4),
      O => \tmp_11_reg_2313[0]_i_32_n_20\
    );
\tmp_11_reg_2313[0]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_11_reg_2313_reg[0]\(3),
      I1 => \^reg_525_reg[30]\(3),
      O => \tmp_11_reg_2313[0]_i_33_n_20\
    );
\tmp_11_reg_2313[0]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_11_reg_2313_reg[0]\(2),
      I1 => \^reg_525_reg[30]\(2),
      O => \tmp_11_reg_2313[0]_i_34_n_20\
    );
\tmp_11_reg_2313[0]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_11_reg_2313_reg[0]\(1),
      I1 => \^reg_525_reg[30]\(1),
      O => \tmp_11_reg_2313[0]_i_35_n_20\
    );
\tmp_11_reg_2313[0]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_11_reg_2313_reg[0]\(0),
      I1 => \^reg_525_reg[30]\(0),
      O => \tmp_11_reg_2313[0]_i_36_n_20\
    );
\tmp_11_reg_2313[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_11_reg_2313_reg[0]\(30),
      I1 => \^reg_525_reg[30]\(30),
      O => \tmp_11_reg_2313[0]_i_4_n_20\
    );
\tmp_11_reg_2313[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_11_reg_2313_reg[0]\(29),
      I1 => \^reg_525_reg[30]\(29),
      O => \tmp_11_reg_2313[0]_i_5_n_20\
    );
\tmp_11_reg_2313[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_11_reg_2313_reg[0]\(28),
      I1 => \^reg_525_reg[30]\(28),
      O => \tmp_11_reg_2313[0]_i_6_n_20\
    );
\tmp_11_reg_2313[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_11_reg_2313_reg[0]\(27),
      I1 => \^reg_525_reg[30]\(27),
      O => \tmp_11_reg_2313[0]_i_7_n_20\
    );
\tmp_11_reg_2313[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_11_reg_2313_reg[0]\(26),
      I1 => \^reg_525_reg[30]\(26),
      O => \tmp_11_reg_2313[0]_i_8_n_20\
    );
\tmp_11_reg_2313[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_11_reg_2313_reg[0]\(25),
      I1 => \^reg_525_reg[30]\(25),
      O => \tmp_11_reg_2313[0]_i_9_n_20\
    );
\tmp_11_reg_2313_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_11_reg_2313_reg[0]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \NLW_tmp_11_reg_2313_reg[0]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \tmp_11_reg_2313_reg[0]_i_1_n_21\,
      CO(5) => \tmp_11_reg_2313_reg[0]_i_1_n_22\,
      CO(4) => \tmp_11_reg_2313_reg[0]_i_1_n_23\,
      CO(3) => \tmp_11_reg_2313_reg[0]_i_1_n_24\,
      CO(2) => \tmp_11_reg_2313_reg[0]_i_1_n_25\,
      CO(1) => \tmp_11_reg_2313_reg[0]_i_1_n_26\,
      CO(0) => \tmp_11_reg_2313_reg[0]_i_1_n_27\,
      DI(7) => '0',
      DI(6 downto 0) => \tmp_11_reg_2313_reg[0]\(30 downto 24),
      O(7) => \^o126\(0),
      O(6 downto 0) => \sub_ln304_fu_1036_p2__0\(30 downto 24),
      S(7) => \tmp_11_reg_2313[0]_i_3_n_20\,
      S(6) => \tmp_11_reg_2313[0]_i_4_n_20\,
      S(5) => \tmp_11_reg_2313[0]_i_5_n_20\,
      S(4) => \tmp_11_reg_2313[0]_i_6_n_20\,
      S(3) => \tmp_11_reg_2313[0]_i_7_n_20\,
      S(2) => \tmp_11_reg_2313[0]_i_8_n_20\,
      S(1) => \tmp_11_reg_2313[0]_i_9_n_20\,
      S(0) => \tmp_11_reg_2313[0]_i_10_n_20\
    );
\tmp_11_reg_2313_reg[0]_i_11\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_11_reg_2313_reg[0]_i_20_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_11_reg_2313_reg[0]_i_11_n_20\,
      CO(6) => \tmp_11_reg_2313_reg[0]_i_11_n_21\,
      CO(5) => \tmp_11_reg_2313_reg[0]_i_11_n_22\,
      CO(4) => \tmp_11_reg_2313_reg[0]_i_11_n_23\,
      CO(3) => \tmp_11_reg_2313_reg[0]_i_11_n_24\,
      CO(2) => \tmp_11_reg_2313_reg[0]_i_11_n_25\,
      CO(1) => \tmp_11_reg_2313_reg[0]_i_11_n_26\,
      CO(0) => \tmp_11_reg_2313_reg[0]_i_11_n_27\,
      DI(7 downto 0) => \tmp_11_reg_2313_reg[0]\(15 downto 8),
      O(7 downto 0) => \sub_ln304_fu_1036_p2__0\(15 downto 8),
      S(7) => \tmp_11_reg_2313[0]_i_21_n_20\,
      S(6) => \tmp_11_reg_2313[0]_i_22_n_20\,
      S(5) => \tmp_11_reg_2313[0]_i_23_n_20\,
      S(4) => \tmp_11_reg_2313[0]_i_24_n_20\,
      S(3) => \tmp_11_reg_2313[0]_i_25_n_20\,
      S(2) => \tmp_11_reg_2313[0]_i_26_n_20\,
      S(1) => \tmp_11_reg_2313[0]_i_27_n_20\,
      S(0) => \tmp_11_reg_2313[0]_i_28_n_20\
    );
\tmp_11_reg_2313_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_11_reg_2313_reg[0]_i_11_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_11_reg_2313_reg[0]_i_2_n_20\,
      CO(6) => \tmp_11_reg_2313_reg[0]_i_2_n_21\,
      CO(5) => \tmp_11_reg_2313_reg[0]_i_2_n_22\,
      CO(4) => \tmp_11_reg_2313_reg[0]_i_2_n_23\,
      CO(3) => \tmp_11_reg_2313_reg[0]_i_2_n_24\,
      CO(2) => \tmp_11_reg_2313_reg[0]_i_2_n_25\,
      CO(1) => \tmp_11_reg_2313_reg[0]_i_2_n_26\,
      CO(0) => \tmp_11_reg_2313_reg[0]_i_2_n_27\,
      DI(7 downto 0) => \tmp_11_reg_2313_reg[0]\(23 downto 16),
      O(7 downto 0) => \sub_ln304_fu_1036_p2__0\(23 downto 16),
      S(7) => \tmp_11_reg_2313[0]_i_12_n_20\,
      S(6) => \tmp_11_reg_2313[0]_i_13_n_20\,
      S(5) => \tmp_11_reg_2313[0]_i_14_n_20\,
      S(4) => \tmp_11_reg_2313[0]_i_15_n_20\,
      S(3) => \tmp_11_reg_2313[0]_i_16_n_20\,
      S(2) => \tmp_11_reg_2313[0]_i_17_n_20\,
      S(1) => \tmp_11_reg_2313[0]_i_18_n_20\,
      S(0) => \tmp_11_reg_2313[0]_i_19_n_20\
    );
\tmp_11_reg_2313_reg[0]_i_20\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \tmp_11_reg_2313_reg[0]_i_20_n_20\,
      CO(6) => \tmp_11_reg_2313_reg[0]_i_20_n_21\,
      CO(5) => \tmp_11_reg_2313_reg[0]_i_20_n_22\,
      CO(4) => \tmp_11_reg_2313_reg[0]_i_20_n_23\,
      CO(3) => \tmp_11_reg_2313_reg[0]_i_20_n_24\,
      CO(2) => \tmp_11_reg_2313_reg[0]_i_20_n_25\,
      CO(1) => \tmp_11_reg_2313_reg[0]_i_20_n_26\,
      CO(0) => \tmp_11_reg_2313_reg[0]_i_20_n_27\,
      DI(7 downto 0) => \tmp_11_reg_2313_reg[0]\(7 downto 0),
      O(7 downto 0) => \sub_ln304_fu_1036_p2__0\(7 downto 0),
      S(7) => \tmp_11_reg_2313[0]_i_29_n_20\,
      S(6) => \tmp_11_reg_2313[0]_i_30_n_20\,
      S(5) => \tmp_11_reg_2313[0]_i_31_n_20\,
      S(4) => \tmp_11_reg_2313[0]_i_32_n_20\,
      S(3) => \tmp_11_reg_2313[0]_i_33_n_20\,
      S(2) => \tmp_11_reg_2313[0]_i_34_n_20\,
      S(1) => \tmp_11_reg_2313[0]_i_35_n_20\,
      S(0) => \tmp_11_reg_2313[0]_i_36_n_20\
    );
\trunc_ln285_reg_2264[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_2308_reg[30]\(15),
      I1 => \^zl_1_fu_36_reg[45]_0\(15),
      O => \trunc_ln285_reg_2264[15]_i_2_n_20\
    );
\trunc_ln285_reg_2264[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_2308_reg[30]\(14),
      I1 => \^zl_1_fu_36_reg[45]_0\(14),
      O => \trunc_ln285_reg_2264[15]_i_3_n_20\
    );
\trunc_ln285_reg_2264[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_2308_reg[30]\(13),
      I1 => \^zl_1_fu_36_reg[45]_0\(13),
      O => \trunc_ln285_reg_2264[15]_i_4_n_20\
    );
\trunc_ln285_reg_2264[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_2308_reg[30]\(12),
      I1 => \^zl_1_fu_36_reg[45]_0\(12),
      O => \trunc_ln285_reg_2264[15]_i_5_n_20\
    );
\trunc_ln285_reg_2264[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_2308_reg[30]\(11),
      I1 => \^zl_1_fu_36_reg[45]_0\(11),
      O => \trunc_ln285_reg_2264[15]_i_6_n_20\
    );
\trunc_ln285_reg_2264[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_2308_reg[30]\(10),
      I1 => \^zl_1_fu_36_reg[45]_0\(10),
      O => \trunc_ln285_reg_2264[15]_i_7_n_20\
    );
\trunc_ln285_reg_2264[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_2308_reg[30]\(9),
      I1 => \^zl_1_fu_36_reg[45]_0\(9),
      O => \trunc_ln285_reg_2264[15]_i_8_n_20\
    );
\trunc_ln285_reg_2264[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_2308_reg[30]\(8),
      I1 => \^zl_1_fu_36_reg[45]_0\(8),
      O => \trunc_ln285_reg_2264[15]_i_9_n_20\
    );
\trunc_ln285_reg_2264[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_2308_reg[30]\(23),
      I1 => \^zl_1_fu_36_reg[45]_0\(23),
      O => \trunc_ln285_reg_2264[23]_i_2_n_20\
    );
\trunc_ln285_reg_2264[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_2308_reg[30]\(22),
      I1 => \^zl_1_fu_36_reg[45]_0\(22),
      O => \trunc_ln285_reg_2264[23]_i_3_n_20\
    );
\trunc_ln285_reg_2264[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_2308_reg[30]\(21),
      I1 => \^zl_1_fu_36_reg[45]_0\(21),
      O => \trunc_ln285_reg_2264[23]_i_4_n_20\
    );
\trunc_ln285_reg_2264[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_2308_reg[30]\(20),
      I1 => \^zl_1_fu_36_reg[45]_0\(20),
      O => \trunc_ln285_reg_2264[23]_i_5_n_20\
    );
\trunc_ln285_reg_2264[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_2308_reg[30]\(19),
      I1 => \^zl_1_fu_36_reg[45]_0\(19),
      O => \trunc_ln285_reg_2264[23]_i_6_n_20\
    );
\trunc_ln285_reg_2264[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_2308_reg[30]\(18),
      I1 => \^zl_1_fu_36_reg[45]_0\(18),
      O => \trunc_ln285_reg_2264[23]_i_7_n_20\
    );
\trunc_ln285_reg_2264[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_2308_reg[30]\(17),
      I1 => \^zl_1_fu_36_reg[45]_0\(17),
      O => \trunc_ln285_reg_2264[23]_i_8_n_20\
    );
\trunc_ln285_reg_2264[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_2308_reg[30]\(16),
      I1 => \^zl_1_fu_36_reg[45]_0\(16),
      O => \trunc_ln285_reg_2264[23]_i_9_n_20\
    );
\trunc_ln285_reg_2264[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_2308_reg[30]\(31),
      I1 => \^zl_1_fu_36_reg[45]_0\(31),
      O => \trunc_ln285_reg_2264[30]_i_2_n_20\
    );
\trunc_ln285_reg_2264[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_2308_reg[30]\(30),
      I1 => \^zl_1_fu_36_reg[45]_0\(30),
      O => \trunc_ln285_reg_2264[30]_i_3_n_20\
    );
\trunc_ln285_reg_2264[30]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_2308_reg[30]\(29),
      I1 => \^zl_1_fu_36_reg[45]_0\(29),
      O => \trunc_ln285_reg_2264[30]_i_4_n_20\
    );
\trunc_ln285_reg_2264[30]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_2308_reg[30]\(28),
      I1 => \^zl_1_fu_36_reg[45]_0\(28),
      O => \trunc_ln285_reg_2264[30]_i_5_n_20\
    );
\trunc_ln285_reg_2264[30]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_2308_reg[30]\(27),
      I1 => \^zl_1_fu_36_reg[45]_0\(27),
      O => \trunc_ln285_reg_2264[30]_i_6_n_20\
    );
\trunc_ln285_reg_2264[30]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_2308_reg[30]\(26),
      I1 => \^zl_1_fu_36_reg[45]_0\(26),
      O => \trunc_ln285_reg_2264[30]_i_7_n_20\
    );
\trunc_ln285_reg_2264[30]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_2308_reg[30]\(25),
      I1 => \^zl_1_fu_36_reg[45]_0\(25),
      O => \trunc_ln285_reg_2264[30]_i_8_n_20\
    );
\trunc_ln285_reg_2264[30]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_2308_reg[30]\(24),
      I1 => \^zl_1_fu_36_reg[45]_0\(24),
      O => \trunc_ln285_reg_2264[30]_i_9_n_20\
    );
\trunc_ln285_reg_2264[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_2308_reg[30]\(7),
      I1 => \^zl_1_fu_36_reg[45]_0\(7),
      O => \trunc_ln285_reg_2264[7]_i_2_n_20\
    );
\trunc_ln285_reg_2264[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_2308_reg[30]\(6),
      I1 => \^zl_1_fu_36_reg[45]_0\(6),
      O => \trunc_ln285_reg_2264[7]_i_3_n_20\
    );
\trunc_ln285_reg_2264[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_2308_reg[30]\(5),
      I1 => \^zl_1_fu_36_reg[45]_0\(5),
      O => \trunc_ln285_reg_2264[7]_i_4_n_20\
    );
\trunc_ln285_reg_2264[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_2308_reg[30]\(4),
      I1 => \^zl_1_fu_36_reg[45]_0\(4),
      O => \trunc_ln285_reg_2264[7]_i_5_n_20\
    );
\trunc_ln285_reg_2264[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_2308_reg[30]\(3),
      I1 => \^zl_1_fu_36_reg[45]_0\(3),
      O => \trunc_ln285_reg_2264[7]_i_6_n_20\
    );
\trunc_ln285_reg_2264[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_2308_reg[30]\(2),
      I1 => \^zl_1_fu_36_reg[45]_0\(2),
      O => \trunc_ln285_reg_2264[7]_i_7_n_20\
    );
\trunc_ln285_reg_2264[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_2308_reg[30]\(1),
      I1 => \^zl_1_fu_36_reg[45]_0\(1),
      O => \trunc_ln285_reg_2264[7]_i_8_n_20\
    );
\trunc_ln285_reg_2264[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_2308_reg[30]\(0),
      I1 => \^zl_1_fu_36_reg[45]_0\(0),
      O => \trunc_ln285_reg_2264[7]_i_9_n_20\
    );
\trunc_ln285_reg_2264_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln285_reg_2264_reg[7]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \trunc_ln285_reg_2264_reg[15]_i_1_n_20\,
      CO(6) => \trunc_ln285_reg_2264_reg[15]_i_1_n_21\,
      CO(5) => \trunc_ln285_reg_2264_reg[15]_i_1_n_22\,
      CO(4) => \trunc_ln285_reg_2264_reg[15]_i_1_n_23\,
      CO(3) => \trunc_ln285_reg_2264_reg[15]_i_1_n_24\,
      CO(2) => \trunc_ln285_reg_2264_reg[15]_i_1_n_25\,
      CO(1) => \trunc_ln285_reg_2264_reg[15]_i_1_n_26\,
      CO(0) => \trunc_ln285_reg_2264_reg[15]_i_1_n_27\,
      DI(7 downto 0) => \trunc_ln304_reg_2308_reg[30]\(15 downto 8),
      O(7 downto 0) => \^reg_525_reg[30]\(15 downto 8),
      S(7) => \trunc_ln285_reg_2264[15]_i_2_n_20\,
      S(6) => \trunc_ln285_reg_2264[15]_i_3_n_20\,
      S(5) => \trunc_ln285_reg_2264[15]_i_4_n_20\,
      S(4) => \trunc_ln285_reg_2264[15]_i_5_n_20\,
      S(3) => \trunc_ln285_reg_2264[15]_i_6_n_20\,
      S(2) => \trunc_ln285_reg_2264[15]_i_7_n_20\,
      S(1) => \trunc_ln285_reg_2264[15]_i_8_n_20\,
      S(0) => \trunc_ln285_reg_2264[15]_i_9_n_20\
    );
\trunc_ln285_reg_2264_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln285_reg_2264_reg[15]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \trunc_ln285_reg_2264_reg[23]_i_1_n_20\,
      CO(6) => \trunc_ln285_reg_2264_reg[23]_i_1_n_21\,
      CO(5) => \trunc_ln285_reg_2264_reg[23]_i_1_n_22\,
      CO(4) => \trunc_ln285_reg_2264_reg[23]_i_1_n_23\,
      CO(3) => \trunc_ln285_reg_2264_reg[23]_i_1_n_24\,
      CO(2) => \trunc_ln285_reg_2264_reg[23]_i_1_n_25\,
      CO(1) => \trunc_ln285_reg_2264_reg[23]_i_1_n_26\,
      CO(0) => \trunc_ln285_reg_2264_reg[23]_i_1_n_27\,
      DI(7 downto 0) => \trunc_ln304_reg_2308_reg[30]\(23 downto 16),
      O(7 downto 0) => \^reg_525_reg[30]\(23 downto 16),
      S(7) => \trunc_ln285_reg_2264[23]_i_2_n_20\,
      S(6) => \trunc_ln285_reg_2264[23]_i_3_n_20\,
      S(5) => \trunc_ln285_reg_2264[23]_i_4_n_20\,
      S(4) => \trunc_ln285_reg_2264[23]_i_5_n_20\,
      S(3) => \trunc_ln285_reg_2264[23]_i_6_n_20\,
      S(2) => \trunc_ln285_reg_2264[23]_i_7_n_20\,
      S(1) => \trunc_ln285_reg_2264[23]_i_8_n_20\,
      S(0) => \trunc_ln285_reg_2264[23]_i_9_n_20\
    );
\trunc_ln285_reg_2264_reg[30]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln285_reg_2264_reg[23]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \NLW_trunc_ln285_reg_2264_reg[30]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \trunc_ln285_reg_2264_reg[30]_i_1_n_21\,
      CO(5) => \trunc_ln285_reg_2264_reg[30]_i_1_n_22\,
      CO(4) => \trunc_ln285_reg_2264_reg[30]_i_1_n_23\,
      CO(3) => \trunc_ln285_reg_2264_reg[30]_i_1_n_24\,
      CO(2) => \trunc_ln285_reg_2264_reg[30]_i_1_n_25\,
      CO(1) => \trunc_ln285_reg_2264_reg[30]_i_1_n_26\,
      CO(0) => \trunc_ln285_reg_2264_reg[30]_i_1_n_27\,
      DI(7) => '0',
      DI(6 downto 0) => \trunc_ln304_reg_2308_reg[30]\(30 downto 24),
      O(7) => \trunc_ln285_fu_927_p1__0\(31),
      O(6 downto 0) => \^reg_525_reg[30]\(30 downto 24),
      S(7) => \trunc_ln285_reg_2264[30]_i_2_n_20\,
      S(6) => \trunc_ln285_reg_2264[30]_i_3_n_20\,
      S(5) => \trunc_ln285_reg_2264[30]_i_4_n_20\,
      S(4) => \trunc_ln285_reg_2264[30]_i_5_n_20\,
      S(3) => \trunc_ln285_reg_2264[30]_i_6_n_20\,
      S(2) => \trunc_ln285_reg_2264[30]_i_7_n_20\,
      S(1) => \trunc_ln285_reg_2264[30]_i_8_n_20\,
      S(0) => \trunc_ln285_reg_2264[30]_i_9_n_20\
    );
\trunc_ln285_reg_2264_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \trunc_ln285_reg_2264_reg[7]_i_1_n_20\,
      CO(6) => \trunc_ln285_reg_2264_reg[7]_i_1_n_21\,
      CO(5) => \trunc_ln285_reg_2264_reg[7]_i_1_n_22\,
      CO(4) => \trunc_ln285_reg_2264_reg[7]_i_1_n_23\,
      CO(3) => \trunc_ln285_reg_2264_reg[7]_i_1_n_24\,
      CO(2) => \trunc_ln285_reg_2264_reg[7]_i_1_n_25\,
      CO(1) => \trunc_ln285_reg_2264_reg[7]_i_1_n_26\,
      CO(0) => \trunc_ln285_reg_2264_reg[7]_i_1_n_27\,
      DI(7 downto 0) => \trunc_ln304_reg_2308_reg[30]\(7 downto 0),
      O(7 downto 0) => \^reg_525_reg[30]\(7 downto 0),
      S(7) => \trunc_ln285_reg_2264[7]_i_2_n_20\,
      S(6) => \trunc_ln285_reg_2264[7]_i_3_n_20\,
      S(5) => \trunc_ln285_reg_2264[7]_i_4_n_20\,
      S(4) => \trunc_ln285_reg_2264[7]_i_5_n_20\,
      S(3) => \trunc_ln285_reg_2264[7]_i_6_n_20\,
      S(2) => \trunc_ln285_reg_2264[7]_i_7_n_20\,
      S(1) => \trunc_ln285_reg_2264[7]_i_8_n_20\,
      S(0) => \trunc_ln285_reg_2264[7]_i_9_n_20\
    );
\zl_1_fu_36_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_65,
      Q => zl_1_fu_36(0),
      R => '0'
    );
\zl_1_fu_36_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_55,
      Q => zl_1_fu_36(10),
      R => '0'
    );
\zl_1_fu_36_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_54,
      Q => zl_1_fu_36(11),
      R => '0'
    );
\zl_1_fu_36_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_53,
      Q => zl_1_fu_36(12),
      R => '0'
    );
\zl_1_fu_36_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_52,
      Q => zl_1_fu_36(13),
      R => '0'
    );
\zl_1_fu_36_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_51,
      Q => \^zl_1_fu_36_reg[45]_0\(0),
      R => '0'
    );
\zl_1_fu_36_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_50,
      Q => \^zl_1_fu_36_reg[45]_0\(1),
      R => '0'
    );
\zl_1_fu_36_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_49,
      Q => \^zl_1_fu_36_reg[45]_0\(2),
      R => '0'
    );
\zl_1_fu_36_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_48,
      Q => \^zl_1_fu_36_reg[45]_0\(3),
      R => '0'
    );
\zl_1_fu_36_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_47,
      Q => \^zl_1_fu_36_reg[45]_0\(4),
      R => '0'
    );
\zl_1_fu_36_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_46,
      Q => \^zl_1_fu_36_reg[45]_0\(5),
      R => '0'
    );
\zl_1_fu_36_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_64,
      Q => zl_1_fu_36(1),
      R => '0'
    );
\zl_1_fu_36_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_45,
      Q => \^zl_1_fu_36_reg[45]_0\(6),
      R => '0'
    );
\zl_1_fu_36_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_44,
      Q => \^zl_1_fu_36_reg[45]_0\(7),
      R => '0'
    );
\zl_1_fu_36_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_43,
      Q => \^zl_1_fu_36_reg[45]_0\(8),
      R => '0'
    );
\zl_1_fu_36_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_42,
      Q => \^zl_1_fu_36_reg[45]_0\(9),
      R => '0'
    );
\zl_1_fu_36_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_41,
      Q => \^zl_1_fu_36_reg[45]_0\(10),
      R => '0'
    );
\zl_1_fu_36_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_40,
      Q => \^zl_1_fu_36_reg[45]_0\(11),
      R => '0'
    );
\zl_1_fu_36_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_39,
      Q => \^zl_1_fu_36_reg[45]_0\(12),
      R => '0'
    );
\zl_1_fu_36_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_38,
      Q => \^zl_1_fu_36_reg[45]_0\(13),
      R => '0'
    );
\zl_1_fu_36_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_37,
      Q => \^zl_1_fu_36_reg[45]_0\(14),
      R => '0'
    );
\zl_1_fu_36_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_36,
      Q => \^zl_1_fu_36_reg[45]_0\(15),
      R => '0'
    );
\zl_1_fu_36_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_63,
      Q => zl_1_fu_36(2),
      R => '0'
    );
\zl_1_fu_36_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_35,
      Q => \^zl_1_fu_36_reg[45]_0\(16),
      R => '0'
    );
\zl_1_fu_36_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_34,
      Q => \^zl_1_fu_36_reg[45]_0\(17),
      R => '0'
    );
\zl_1_fu_36_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_33,
      Q => \^zl_1_fu_36_reg[45]_0\(18),
      R => '0'
    );
\zl_1_fu_36_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_32,
      Q => \^zl_1_fu_36_reg[45]_0\(19),
      R => '0'
    );
\zl_1_fu_36_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_31,
      Q => \^zl_1_fu_36_reg[45]_0\(20),
      R => '0'
    );
\zl_1_fu_36_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_30,
      Q => \^zl_1_fu_36_reg[45]_0\(21),
      R => '0'
    );
\zl_1_fu_36_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_29,
      Q => \^zl_1_fu_36_reg[45]_0\(22),
      R => '0'
    );
\zl_1_fu_36_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_28,
      Q => \^zl_1_fu_36_reg[45]_0\(23),
      R => '0'
    );
\zl_1_fu_36_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_27,
      Q => \^zl_1_fu_36_reg[45]_0\(24),
      R => '0'
    );
\zl_1_fu_36_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_26,
      Q => \^zl_1_fu_36_reg[45]_0\(25),
      R => '0'
    );
\zl_1_fu_36_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_62,
      Q => zl_1_fu_36(3),
      R => '0'
    );
\zl_1_fu_36_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_25,
      Q => \^zl_1_fu_36_reg[45]_0\(26),
      R => '0'
    );
\zl_1_fu_36_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_24,
      Q => \^zl_1_fu_36_reg[45]_0\(27),
      R => '0'
    );
\zl_1_fu_36_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_23,
      Q => \^zl_1_fu_36_reg[45]_0\(28),
      R => '0'
    );
\zl_1_fu_36_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_22,
      Q => \^zl_1_fu_36_reg[45]_0\(29),
      R => '0'
    );
\zl_1_fu_36_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_21,
      Q => \^zl_1_fu_36_reg[45]_0\(30),
      R => '0'
    );
\zl_1_fu_36_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_20,
      Q => \^zl_1_fu_36_reg[45]_0\(31),
      R => '0'
    );
\zl_1_fu_36_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_61,
      Q => zl_1_fu_36(4),
      R => '0'
    );
\zl_1_fu_36_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_60,
      Q => zl_1_fu_36(5),
      R => '0'
    );
\zl_1_fu_36_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_59,
      Q => zl_1_fu_36(6),
      R => '0'
    );
\zl_1_fu_36_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_58,
      Q => zl_1_fu_36(7),
      R => '0'
    );
\zl_1_fu_36_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_57,
      Q => zl_1_fu_36(8),
      R => '0'
    );
\zl_1_fu_36_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_56,
      Q => zl_1_fu_36(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_filtez_13 is
  port (
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    grp_filtez_fu_433_ap_start_reg_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_decode_fu_399_ap_start_reg_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dec_del_bph_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_2\ : out STD_LOGIC;
    \zl_1_fu_36_reg[45]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_filtez_fu_433_ap_done : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_filtez_fu_433_ap_start_reg : in STD_LOGIC;
    grp_decode_fu_399_ap_start_reg : in STD_LOGIC;
    \q0_reg[1]\ : in STD_LOGIC;
    \q0_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_upzero_fu_443_bli_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[31]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_upzero_fu_443_dlti_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bpl_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_filtez_13 : entity is "adpcm_main_filtez";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_filtez_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_filtez_13 is
  signal add_ln464_fu_148_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ap_CS_fsm_reg_n_20_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal grp_filtez_fu_433_ap_ready : STD_LOGIC;
  signal i_02_fu_40 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i_02_fu_400 : STD_LOGIC;
  signal i_fu_142_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal idx_fu_32 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mul_16s_32s_48_1_1_U44_n_20 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_21 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_22 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_23 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_24 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_25 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_26 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_27 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_28 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_29 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_30 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_31 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_32 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_33 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_34 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_35 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_36 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_37 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_38 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_39 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_40 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_41 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_42 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_43 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_44 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_45 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_46 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_47 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_48 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_49 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_50 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_51 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_52 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_53 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_54 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_55 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_56 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_57 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_58 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_59 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_60 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_61 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_62 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_63 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_64 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_65 : STD_LOGIC;
  signal zl_1_fu_36 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^zl_1_fu_36_reg[45]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__4\ : label is "soft_lutpair81";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \i_02_fu_40[1]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \i_02_fu_40[2]_i_3__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \idx_fu_32[1]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \idx_fu_32[2]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_44__2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_8__2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \tmp_product_i_15__6\ : label is "soft_lutpair81";
begin
  \zl_1_fu_36_reg[45]_0\(31 downto 0) <= \^zl_1_fu_36_reg[45]_0\(31 downto 0);
\ap_CS_fsm[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40FF400000FF00"
    )
        port map (
      I0 => i_02_fu_40(0),
      I1 => i_02_fu_40(2),
      I2 => i_02_fu_40(1),
      I3 => \ap_CS_fsm_reg_n_20_[0]\,
      I4 => grp_filtez_fu_433_ap_start_reg,
      I5 => ap_CS_fsm_state3,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_CS_fsm_state4,
      I2 => grp_filtez_fu_433_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_20_[0]\,
      I4 => ap_CS_fsm_state3,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F88888888"
    )
        port map (
      I0 => Q(0),
      I1 => grp_decode_fu_399_ap_start_reg,
      I2 => grp_filtez_fu_433_ap_ready,
      I3 => grp_filtez_fu_433_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_20_[0]\,
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_CS_fsm_state4,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_20_[0]\,
      I1 => grp_filtez_fu_433_ap_start_reg,
      I2 => grp_filtez_fu_433_ap_ready,
      I3 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => i_02_fu_40(1),
      I2 => i_02_fu_40(2),
      I3 => i_02_fu_40(0),
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800080"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => i_02_fu_40(1),
      I2 => i_02_fu_40(2),
      I3 => i_02_fu_40(0),
      I4 => grp_filtez_fu_433_ap_start_reg,
      I5 => \ap_CS_fsm_reg_n_20_[0]\,
      O => grp_filtez_fu_433_ap_done
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_20_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst
    );
grp_filtez_fu_433_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD5FFC0"
    )
        port map (
      I0 => grp_filtez_fu_433_ap_ready,
      I1 => grp_decode_fu_399_ap_start_reg,
      I2 => Q(0),
      I3 => Q(2),
      I4 => grp_filtez_fu_433_ap_start_reg,
      O => grp_decode_fu_399_ap_start_reg_reg
    );
\i_02_fu_40[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_02_fu_40(0),
      O => i_fu_142_p2(0)
    );
\i_02_fu_40[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_02_fu_40(0),
      I1 => i_02_fu_40(1),
      O => i_fu_142_p2(1)
    );
\i_02_fu_40[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_filtez_fu_433_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_20_[0]\,
      O => ap_NS_fsm1
    );
\i_02_fu_40[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => i_02_fu_40(0),
      I2 => i_02_fu_40(2),
      I3 => i_02_fu_40(1),
      O => i_02_fu_400
    );
\i_02_fu_40[2]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_02_fu_40(0),
      I1 => i_02_fu_40(1),
      I2 => i_02_fu_40(2),
      O => i_fu_142_p2(2)
    );
\i_02_fu_40_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_02_fu_400,
      D => i_fu_142_p2(0),
      Q => i_02_fu_40(0),
      S => ap_NS_fsm1
    );
\i_02_fu_40_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_02_fu_400,
      D => i_fu_142_p2(1),
      Q => i_02_fu_40(1),
      R => ap_NS_fsm1
    );
\i_02_fu_40_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_02_fu_400,
      D => i_fu_142_p2(2),
      Q => i_02_fu_40(2),
      R => ap_NS_fsm1
    );
\idx_fu_32[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx_fu_32(0),
      O => add_ln464_fu_148_p2(0)
    );
\idx_fu_32[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => idx_fu_32(0),
      I1 => idx_fu_32(1),
      O => add_ln464_fu_148_p2(1)
    );
\idx_fu_32[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => idx_fu_32(0),
      I1 => idx_fu_32(1),
      I2 => idx_fu_32(2),
      O => add_ln464_fu_148_p2(2)
    );
\idx_fu_32_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_02_fu_400,
      D => add_ln464_fu_148_p2(0),
      Q => idx_fu_32(0),
      S => ap_NS_fsm1
    );
\idx_fu_32_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_02_fu_400,
      D => add_ln464_fu_148_p2(1),
      Q => idx_fu_32(1),
      R => ap_NS_fsm1
    );
\idx_fu_32_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_02_fu_400,
      D => add_ln464_fu_148_p2(2),
      Q => idx_fu_32(2),
      R => ap_NS_fsm1
    );
mul_16s_32s_48_1_1_U44: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_32s_48_1_1_25
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      Q(0) => ap_CS_fsm_state2,
      bpl_q0(31 downto 0) => bpl_q0(31 downto 0),
      \out\(45) => mul_16s_32s_48_1_1_U44_n_20,
      \out\(44) => mul_16s_32s_48_1_1_U44_n_21,
      \out\(43) => mul_16s_32s_48_1_1_U44_n_22,
      \out\(42) => mul_16s_32s_48_1_1_U44_n_23,
      \out\(41) => mul_16s_32s_48_1_1_U44_n_24,
      \out\(40) => mul_16s_32s_48_1_1_U44_n_25,
      \out\(39) => mul_16s_32s_48_1_1_U44_n_26,
      \out\(38) => mul_16s_32s_48_1_1_U44_n_27,
      \out\(37) => mul_16s_32s_48_1_1_U44_n_28,
      \out\(36) => mul_16s_32s_48_1_1_U44_n_29,
      \out\(35) => mul_16s_32s_48_1_1_U44_n_30,
      \out\(34) => mul_16s_32s_48_1_1_U44_n_31,
      \out\(33) => mul_16s_32s_48_1_1_U44_n_32,
      \out\(32) => mul_16s_32s_48_1_1_U44_n_33,
      \out\(31) => mul_16s_32s_48_1_1_U44_n_34,
      \out\(30) => mul_16s_32s_48_1_1_U44_n_35,
      \out\(29) => mul_16s_32s_48_1_1_U44_n_36,
      \out\(28) => mul_16s_32s_48_1_1_U44_n_37,
      \out\(27) => mul_16s_32s_48_1_1_U44_n_38,
      \out\(26) => mul_16s_32s_48_1_1_U44_n_39,
      \out\(25) => mul_16s_32s_48_1_1_U44_n_40,
      \out\(24) => mul_16s_32s_48_1_1_U44_n_41,
      \out\(23) => mul_16s_32s_48_1_1_U44_n_42,
      \out\(22) => mul_16s_32s_48_1_1_U44_n_43,
      \out\(21) => mul_16s_32s_48_1_1_U44_n_44,
      \out\(20) => mul_16s_32s_48_1_1_U44_n_45,
      \out\(19) => mul_16s_32s_48_1_1_U44_n_46,
      \out\(18) => mul_16s_32s_48_1_1_U44_n_47,
      \out\(17) => mul_16s_32s_48_1_1_U44_n_48,
      \out\(16) => mul_16s_32s_48_1_1_U44_n_49,
      \out\(15) => mul_16s_32s_48_1_1_U44_n_50,
      \out\(14) => mul_16s_32s_48_1_1_U44_n_51,
      \out\(13) => mul_16s_32s_48_1_1_U44_n_52,
      \out\(12) => mul_16s_32s_48_1_1_U44_n_53,
      \out\(11) => mul_16s_32s_48_1_1_U44_n_54,
      \out\(10) => mul_16s_32s_48_1_1_U44_n_55,
      \out\(9) => mul_16s_32s_48_1_1_U44_n_56,
      \out\(8) => mul_16s_32s_48_1_1_U44_n_57,
      \out\(7) => mul_16s_32s_48_1_1_U44_n_58,
      \out\(6) => mul_16s_32s_48_1_1_U44_n_59,
      \out\(5) => mul_16s_32s_48_1_1_U44_n_60,
      \out\(4) => mul_16s_32s_48_1_1_U44_n_61,
      \out\(3) => mul_16s_32s_48_1_1_U44_n_62,
      \out\(2) => mul_16s_32s_48_1_1_U44_n_63,
      \out\(1) => mul_16s_32s_48_1_1_U44_n_64,
      \out\(0) => mul_16s_32s_48_1_1_U44_n_65,
      \zl_1_fu_36_reg[45]\(45 downto 14) => \^zl_1_fu_36_reg[45]_0\(31 downto 0),
      \zl_1_fu_36_reg[45]\(13 downto 0) => zl_1_fu_36(13 downto 0)
    );
\ram_reg_0_7_0_0_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_443_bli_address0(0),
      I1 => Q(4),
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(0),
      I4 => ram_reg_bram_0(0),
      I5 => \q0_reg[31]\(0),
      O => dec_del_bph_address0(0)
    );
\ram_reg_0_7_0_0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_443_bli_address0(0),
      I1 => Q(3),
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(0),
      I4 => ram_reg_bram_0(0),
      I5 => \q0_reg[31]\(0),
      O => \ap_CS_fsm_reg[3]_0\
    );
\ram_reg_0_7_0_0_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_443_bli_address0(1),
      I1 => Q(4),
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(1),
      I4 => ram_reg_bram_0(0),
      I5 => \q0_reg[31]\(1),
      O => dec_del_bph_address0(1)
    );
\ram_reg_0_7_0_0_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_443_bli_address0(1),
      I1 => Q(3),
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(1),
      I4 => ram_reg_bram_0(0),
      I5 => \q0_reg[31]\(1),
      O => \ap_CS_fsm_reg[3]_1\
    );
\ram_reg_0_7_0_0_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_443_bli_address0(2),
      I1 => Q(4),
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(2),
      I4 => ram_reg_bram_0(0),
      I5 => \q0_reg[31]\(2),
      O => dec_del_bph_address0(2)
    );
\ram_reg_0_7_0_0_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_443_bli_address0(2),
      I1 => Q(3),
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(2),
      I4 => ram_reg_bram_0(0),
      I5 => \q0_reg[31]\(2),
      O => \ap_CS_fsm_reg[3]_2\
    );
\ram_reg_bram_0_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_443_dlti_address0(2),
      I1 => Q(4),
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(2),
      I4 => ram_reg_bram_0(0),
      I5 => ram_reg_bram_0_0(2),
      O => \ap_CS_fsm_reg[5]\(2)
    );
\ram_reg_bram_0_i_44__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => Q(1),
      I1 => grp_filtez_fu_433_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_20_[0]\,
      I3 => ap_CS_fsm_state3,
      O => \ap_CS_fsm_reg[1]_0\
    );
\ram_reg_bram_0_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_443_dlti_address0(1),
      I1 => Q(4),
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(1),
      I4 => ram_reg_bram_0(0),
      I5 => ram_reg_bram_0_0(1),
      O => \ap_CS_fsm_reg[5]\(1)
    );
\ram_reg_bram_0_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_443_dlti_address0(0),
      I1 => Q(4),
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(0),
      I4 => ram_reg_bram_0(0),
      I5 => ram_reg_bram_0_0(0),
      O => \ap_CS_fsm_reg[5]\(0)
    );
\ram_reg_bram_0_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_443_dlti_address0(2),
      I1 => Q(3),
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(2),
      I4 => ram_reg_bram_0(0),
      I5 => ram_reg_bram_0_0(2),
      O => ADDRBWRADDR(2)
    );
\ram_reg_bram_0_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_443_dlti_address0(1),
      I1 => Q(3),
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(1),
      I4 => ram_reg_bram_0(0),
      I5 => ram_reg_bram_0_0(1),
      O => ADDRBWRADDR(1)
    );
\ram_reg_bram_0_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_443_dlti_address0(0),
      I1 => Q(3),
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(0),
      I4 => ram_reg_bram_0(0),
      I5 => ram_reg_bram_0_0(0),
      O => ADDRBWRADDR(0)
    );
\ram_reg_bram_0_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => grp_filtez_fu_433_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_20_[0]\,
      I2 => ap_CS_fsm_state3,
      I3 => Q(3),
      O => grp_filtez_fu_433_ap_start_reg_reg
    );
\tmp_product_i_15__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => i_02_fu_40(0),
      I1 => i_02_fu_40(2),
      I2 => i_02_fu_40(1),
      I3 => ap_CS_fsm_state3,
      O => grp_filtez_fu_433_ap_ready
    );
\tmp_product_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F200FFFFF2000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_20_[0]\,
      I1 => grp_filtez_fu_433_ap_start_reg,
      I2 => grp_filtez_fu_433_ap_ready,
      I3 => Q(1),
      I4 => \q0_reg[1]\,
      I5 => \q0_reg[1]_0\(0),
      O => E(0)
    );
\zl_1_fu_36_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_65,
      Q => zl_1_fu_36(0),
      R => '0'
    );
\zl_1_fu_36_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_55,
      Q => zl_1_fu_36(10),
      R => '0'
    );
\zl_1_fu_36_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_54,
      Q => zl_1_fu_36(11),
      R => '0'
    );
\zl_1_fu_36_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_53,
      Q => zl_1_fu_36(12),
      R => '0'
    );
\zl_1_fu_36_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_52,
      Q => zl_1_fu_36(13),
      R => '0'
    );
\zl_1_fu_36_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_51,
      Q => \^zl_1_fu_36_reg[45]_0\(0),
      R => '0'
    );
\zl_1_fu_36_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_50,
      Q => \^zl_1_fu_36_reg[45]_0\(1),
      R => '0'
    );
\zl_1_fu_36_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_49,
      Q => \^zl_1_fu_36_reg[45]_0\(2),
      R => '0'
    );
\zl_1_fu_36_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_48,
      Q => \^zl_1_fu_36_reg[45]_0\(3),
      R => '0'
    );
\zl_1_fu_36_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_47,
      Q => \^zl_1_fu_36_reg[45]_0\(4),
      R => '0'
    );
\zl_1_fu_36_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_46,
      Q => \^zl_1_fu_36_reg[45]_0\(5),
      R => '0'
    );
\zl_1_fu_36_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_64,
      Q => zl_1_fu_36(1),
      R => '0'
    );
\zl_1_fu_36_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_45,
      Q => \^zl_1_fu_36_reg[45]_0\(6),
      R => '0'
    );
\zl_1_fu_36_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_44,
      Q => \^zl_1_fu_36_reg[45]_0\(7),
      R => '0'
    );
\zl_1_fu_36_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_43,
      Q => \^zl_1_fu_36_reg[45]_0\(8),
      R => '0'
    );
\zl_1_fu_36_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_42,
      Q => \^zl_1_fu_36_reg[45]_0\(9),
      R => '0'
    );
\zl_1_fu_36_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_41,
      Q => \^zl_1_fu_36_reg[45]_0\(10),
      R => '0'
    );
\zl_1_fu_36_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_40,
      Q => \^zl_1_fu_36_reg[45]_0\(11),
      R => '0'
    );
\zl_1_fu_36_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_39,
      Q => \^zl_1_fu_36_reg[45]_0\(12),
      R => '0'
    );
\zl_1_fu_36_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_38,
      Q => \^zl_1_fu_36_reg[45]_0\(13),
      R => '0'
    );
\zl_1_fu_36_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_37,
      Q => \^zl_1_fu_36_reg[45]_0\(14),
      R => '0'
    );
\zl_1_fu_36_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_36,
      Q => \^zl_1_fu_36_reg[45]_0\(15),
      R => '0'
    );
\zl_1_fu_36_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_63,
      Q => zl_1_fu_36(2),
      R => '0'
    );
\zl_1_fu_36_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_35,
      Q => \^zl_1_fu_36_reg[45]_0\(16),
      R => '0'
    );
\zl_1_fu_36_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_34,
      Q => \^zl_1_fu_36_reg[45]_0\(17),
      R => '0'
    );
\zl_1_fu_36_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_33,
      Q => \^zl_1_fu_36_reg[45]_0\(18),
      R => '0'
    );
\zl_1_fu_36_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_32,
      Q => \^zl_1_fu_36_reg[45]_0\(19),
      R => '0'
    );
\zl_1_fu_36_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_31,
      Q => \^zl_1_fu_36_reg[45]_0\(20),
      R => '0'
    );
\zl_1_fu_36_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_30,
      Q => \^zl_1_fu_36_reg[45]_0\(21),
      R => '0'
    );
\zl_1_fu_36_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_29,
      Q => \^zl_1_fu_36_reg[45]_0\(22),
      R => '0'
    );
\zl_1_fu_36_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_28,
      Q => \^zl_1_fu_36_reg[45]_0\(23),
      R => '0'
    );
\zl_1_fu_36_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_27,
      Q => \^zl_1_fu_36_reg[45]_0\(24),
      R => '0'
    );
\zl_1_fu_36_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_26,
      Q => \^zl_1_fu_36_reg[45]_0\(25),
      R => '0'
    );
\zl_1_fu_36_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_62,
      Q => zl_1_fu_36(3),
      R => '0'
    );
\zl_1_fu_36_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_25,
      Q => \^zl_1_fu_36_reg[45]_0\(26),
      R => '0'
    );
\zl_1_fu_36_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_24,
      Q => \^zl_1_fu_36_reg[45]_0\(27),
      R => '0'
    );
\zl_1_fu_36_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_23,
      Q => \^zl_1_fu_36_reg[45]_0\(28),
      R => '0'
    );
\zl_1_fu_36_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_22,
      Q => \^zl_1_fu_36_reg[45]_0\(29),
      R => '0'
    );
\zl_1_fu_36_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_21,
      Q => \^zl_1_fu_36_reg[45]_0\(30),
      R => '0'
    );
\zl_1_fu_36_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_20,
      Q => \^zl_1_fu_36_reg[45]_0\(31),
      R => '0'
    );
\zl_1_fu_36_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_61,
      Q => zl_1_fu_36(4),
      R => '0'
    );
\zl_1_fu_36_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_60,
      Q => zl_1_fu_36(5),
      R => '0'
    );
\zl_1_fu_36_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_59,
      Q => zl_1_fu_36(6),
      R => '0'
    );
\zl_1_fu_36_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_58,
      Q => zl_1_fu_36(7),
      R => '0'
    );
\zl_1_fu_36_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_57,
      Q => zl_1_fu_36(8),
      R => '0'
    );
\zl_1_fu_36_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_56,
      Q => zl_1_fu_36(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_quantl is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \trunc_ln225_reg_645_reg[5]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    A : out STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_filtez_fu_430_ap_done : in STD_LOGIC;
    grp_quantl_fu_440_ap_start_reg : in STD_LOGIC;
    grp_encode_fu_333_rh2_o_ap_vld : in STD_LOGIC;
    \il_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[10]\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    detl : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \tmp_reg_217_reg[0]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_quantl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_quantl is
  signal add_ln493_fu_154_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln493_reg_239 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_NS_fsm10_out : STD_LOGIC;
  signal ap_return_preg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal grp_quantl_fu_440_ap_ready : STD_LOGIC;
  signal icmp_ln493_fu_148_p2 : STD_LOGIC;
  signal \icmp_ln493_reg_235_reg_n_20_[0]\ : STD_LOGIC;
  signal m_2_reg_222 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \m_2_reg_222[15]_i_2_n_20\ : STD_LOGIC;
  signal \m_2_reg_222[15]_i_3_n_20\ : STD_LOGIC;
  signal \m_2_reg_222[15]_i_4_n_20\ : STD_LOGIC;
  signal \m_2_reg_222[15]_i_5_n_20\ : STD_LOGIC;
  signal \m_2_reg_222[15]_i_6_n_20\ : STD_LOGIC;
  signal \m_2_reg_222[15]_i_7_n_20\ : STD_LOGIC;
  signal \m_2_reg_222[15]_i_8_n_20\ : STD_LOGIC;
  signal \m_2_reg_222[15]_i_9_n_20\ : STD_LOGIC;
  signal \m_2_reg_222[23]_i_2_n_20\ : STD_LOGIC;
  signal \m_2_reg_222[23]_i_3_n_20\ : STD_LOGIC;
  signal \m_2_reg_222[23]_i_4_n_20\ : STD_LOGIC;
  signal \m_2_reg_222[23]_i_5_n_20\ : STD_LOGIC;
  signal \m_2_reg_222[23]_i_6_n_20\ : STD_LOGIC;
  signal \m_2_reg_222[23]_i_7_n_20\ : STD_LOGIC;
  signal \m_2_reg_222[23]_i_8_n_20\ : STD_LOGIC;
  signal \m_2_reg_222[23]_i_9_n_20\ : STD_LOGIC;
  signal \m_2_reg_222[31]_i_2_n_20\ : STD_LOGIC;
  signal \m_2_reg_222[31]_i_3_n_20\ : STD_LOGIC;
  signal \m_2_reg_222[31]_i_4_n_20\ : STD_LOGIC;
  signal \m_2_reg_222[31]_i_5_n_20\ : STD_LOGIC;
  signal \m_2_reg_222[31]_i_6_n_20\ : STD_LOGIC;
  signal \m_2_reg_222[31]_i_7_n_20\ : STD_LOGIC;
  signal \m_2_reg_222[31]_i_8_n_20\ : STD_LOGIC;
  signal \m_2_reg_222[7]_i_2_n_20\ : STD_LOGIC;
  signal \m_2_reg_222[7]_i_3_n_20\ : STD_LOGIC;
  signal \m_2_reg_222[7]_i_4_n_20\ : STD_LOGIC;
  signal \m_2_reg_222[7]_i_5_n_20\ : STD_LOGIC;
  signal \m_2_reg_222[7]_i_6_n_20\ : STD_LOGIC;
  signal \m_2_reg_222[7]_i_7_n_20\ : STD_LOGIC;
  signal \m_2_reg_222[7]_i_8_n_20\ : STD_LOGIC;
  signal \m_2_reg_222[7]_i_9_n_20\ : STD_LOGIC;
  signal \m_2_reg_222_reg[15]_i_1_n_20\ : STD_LOGIC;
  signal \m_2_reg_222_reg[15]_i_1_n_21\ : STD_LOGIC;
  signal \m_2_reg_222_reg[15]_i_1_n_22\ : STD_LOGIC;
  signal \m_2_reg_222_reg[15]_i_1_n_23\ : STD_LOGIC;
  signal \m_2_reg_222_reg[15]_i_1_n_24\ : STD_LOGIC;
  signal \m_2_reg_222_reg[15]_i_1_n_25\ : STD_LOGIC;
  signal \m_2_reg_222_reg[15]_i_1_n_26\ : STD_LOGIC;
  signal \m_2_reg_222_reg[15]_i_1_n_27\ : STD_LOGIC;
  signal \m_2_reg_222_reg[15]_i_1_n_28\ : STD_LOGIC;
  signal \m_2_reg_222_reg[15]_i_1_n_29\ : STD_LOGIC;
  signal \m_2_reg_222_reg[15]_i_1_n_30\ : STD_LOGIC;
  signal \m_2_reg_222_reg[15]_i_1_n_31\ : STD_LOGIC;
  signal \m_2_reg_222_reg[15]_i_1_n_32\ : STD_LOGIC;
  signal \m_2_reg_222_reg[15]_i_1_n_33\ : STD_LOGIC;
  signal \m_2_reg_222_reg[15]_i_1_n_34\ : STD_LOGIC;
  signal \m_2_reg_222_reg[15]_i_1_n_35\ : STD_LOGIC;
  signal \m_2_reg_222_reg[23]_i_1_n_20\ : STD_LOGIC;
  signal \m_2_reg_222_reg[23]_i_1_n_21\ : STD_LOGIC;
  signal \m_2_reg_222_reg[23]_i_1_n_22\ : STD_LOGIC;
  signal \m_2_reg_222_reg[23]_i_1_n_23\ : STD_LOGIC;
  signal \m_2_reg_222_reg[23]_i_1_n_24\ : STD_LOGIC;
  signal \m_2_reg_222_reg[23]_i_1_n_25\ : STD_LOGIC;
  signal \m_2_reg_222_reg[23]_i_1_n_26\ : STD_LOGIC;
  signal \m_2_reg_222_reg[23]_i_1_n_27\ : STD_LOGIC;
  signal \m_2_reg_222_reg[23]_i_1_n_28\ : STD_LOGIC;
  signal \m_2_reg_222_reg[23]_i_1_n_29\ : STD_LOGIC;
  signal \m_2_reg_222_reg[23]_i_1_n_30\ : STD_LOGIC;
  signal \m_2_reg_222_reg[23]_i_1_n_31\ : STD_LOGIC;
  signal \m_2_reg_222_reg[23]_i_1_n_32\ : STD_LOGIC;
  signal \m_2_reg_222_reg[23]_i_1_n_33\ : STD_LOGIC;
  signal \m_2_reg_222_reg[23]_i_1_n_34\ : STD_LOGIC;
  signal \m_2_reg_222_reg[23]_i_1_n_35\ : STD_LOGIC;
  signal \m_2_reg_222_reg[31]_i_1_n_20\ : STD_LOGIC;
  signal \m_2_reg_222_reg[31]_i_1_n_22\ : STD_LOGIC;
  signal \m_2_reg_222_reg[31]_i_1_n_23\ : STD_LOGIC;
  signal \m_2_reg_222_reg[31]_i_1_n_24\ : STD_LOGIC;
  signal \m_2_reg_222_reg[31]_i_1_n_25\ : STD_LOGIC;
  signal \m_2_reg_222_reg[31]_i_1_n_26\ : STD_LOGIC;
  signal \m_2_reg_222_reg[31]_i_1_n_27\ : STD_LOGIC;
  signal \m_2_reg_222_reg[31]_i_1_n_29\ : STD_LOGIC;
  signal \m_2_reg_222_reg[31]_i_1_n_30\ : STD_LOGIC;
  signal \m_2_reg_222_reg[31]_i_1_n_31\ : STD_LOGIC;
  signal \m_2_reg_222_reg[31]_i_1_n_32\ : STD_LOGIC;
  signal \m_2_reg_222_reg[31]_i_1_n_33\ : STD_LOGIC;
  signal \m_2_reg_222_reg[31]_i_1_n_34\ : STD_LOGIC;
  signal \m_2_reg_222_reg[31]_i_1_n_35\ : STD_LOGIC;
  signal \m_2_reg_222_reg[7]_i_1_n_20\ : STD_LOGIC;
  signal \m_2_reg_222_reg[7]_i_1_n_21\ : STD_LOGIC;
  signal \m_2_reg_222_reg[7]_i_1_n_22\ : STD_LOGIC;
  signal \m_2_reg_222_reg[7]_i_1_n_23\ : STD_LOGIC;
  signal \m_2_reg_222_reg[7]_i_1_n_24\ : STD_LOGIC;
  signal \m_2_reg_222_reg[7]_i_1_n_25\ : STD_LOGIC;
  signal \m_2_reg_222_reg[7]_i_1_n_26\ : STD_LOGIC;
  signal \m_2_reg_222_reg[7]_i_1_n_27\ : STD_LOGIC;
  signal \m_2_reg_222_reg[7]_i_1_n_28\ : STD_LOGIC;
  signal \m_2_reg_222_reg[7]_i_1_n_29\ : STD_LOGIC;
  signal \m_2_reg_222_reg[7]_i_1_n_30\ : STD_LOGIC;
  signal \m_2_reg_222_reg[7]_i_1_n_31\ : STD_LOGIC;
  signal \m_2_reg_222_reg[7]_i_1_n_32\ : STD_LOGIC;
  signal \m_2_reg_222_reg[7]_i_1_n_33\ : STD_LOGIC;
  signal \m_2_reg_222_reg[7]_i_1_n_34\ : STD_LOGIC;
  signal \m_2_reg_222_reg[7]_i_1_n_35\ : STD_LOGIC;
  signal mil_02_reg_103 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal mil_02_reg_1030 : STD_LOGIC;
  signal mil_02_reg_1031 : STD_LOGIC;
  signal mil_fu_48 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal mul_15ns_15ns_30_1_1_U48_n_24 : STD_LOGIC;
  signal mul_15ns_15ns_30_1_1_U48_n_25 : STD_LOGIC;
  signal mul_15ns_15ns_30_1_1_U48_n_26 : STD_LOGIC;
  signal mul_15ns_15ns_30_1_1_U48_n_27 : STD_LOGIC;
  signal mul_15ns_15ns_30_1_1_U48_n_28 : STD_LOGIC;
  signal mul_15ns_15ns_30_1_1_U48_n_29 : STD_LOGIC;
  signal mul_15ns_15ns_30_1_1_U48_n_30 : STD_LOGIC;
  signal mul_15ns_15ns_30_1_1_U48_n_31 : STD_LOGIC;
  signal mul_15ns_15ns_30_1_1_U48_n_32 : STD_LOGIC;
  signal mul_15ns_15ns_30_1_1_U48_n_33 : STD_LOGIC;
  signal mul_15ns_15ns_30_1_1_U48_n_34 : STD_LOGIC;
  signal quant26bt_pos_U_n_26 : STD_LOGIC;
  signal quant26bt_pos_U_n_27 : STD_LOGIC;
  signal quant26bt_pos_U_n_28 : STD_LOGIC;
  signal quant26bt_pos_U_n_29 : STD_LOGIC;
  signal quant26bt_pos_U_n_30 : STD_LOGIC;
  signal quant26bt_pos_U_n_31 : STD_LOGIC;
  signal quant26bt_pos_U_n_32 : STD_LOGIC;
  signal quant26bt_pos_U_n_33 : STD_LOGIC;
  signal quant26bt_pos_U_n_34 : STD_LOGIC;
  signal quant26bt_pos_U_n_35 : STD_LOGIC;
  signal quant26bt_pos_U_n_36 : STD_LOGIC;
  signal quant26bt_pos_U_n_37 : STD_LOGIC;
  signal quant26bt_pos_U_n_38 : STD_LOGIC;
  signal quant26bt_pos_U_n_39 : STD_LOGIC;
  signal quant26bt_pos_U_n_40 : STD_LOGIC;
  signal quant26bt_pos_U_n_41 : STD_LOGIC;
  signal quant26bt_pos_q0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ril_2_fu_203_p3 : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal tmp_reg_217 : STD_LOGIC;
  signal \NLW_m_2_reg_222_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \NLW_m_2_reg_222_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln493_reg_239[0]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \add_ln493_reg_239[1]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \add_ln493_reg_239[2]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \add_ln493_reg_239[3]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \add_ln493_reg_239[4]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__0\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_1\ : label is "soft_lutpair427";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \icmp_ln493_reg_235[0]_i_1\ : label is "soft_lutpair428";
begin
\add_ln493_reg_239[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mil_fu_48(0),
      O => add_ln493_fu_154_p2(0)
    );
\add_ln493_reg_239[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mil_fu_48(0),
      I1 => mil_fu_48(1),
      O => add_ln493_fu_154_p2(1)
    );
\add_ln493_reg_239[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => mil_fu_48(0),
      I1 => mil_fu_48(1),
      I2 => mil_fu_48(2),
      O => add_ln493_fu_154_p2(2)
    );
\add_ln493_reg_239[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => mil_fu_48(1),
      I1 => mil_fu_48(0),
      I2 => mil_fu_48(2),
      I3 => mil_fu_48(3),
      O => add_ln493_fu_154_p2(3)
    );
\add_ln493_reg_239[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => mil_fu_48(2),
      I1 => mil_fu_48(0),
      I2 => mil_fu_48(1),
      I3 => mil_fu_48(3),
      I4 => mil_fu_48(4),
      O => add_ln493_fu_154_p2(4)
    );
\add_ln493_reg_239_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln493_fu_154_p2(0),
      Q => add_ln493_reg_239(0),
      R => '0'
    );
\add_ln493_reg_239_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln493_fu_154_p2(1),
      Q => add_ln493_reg_239(1),
      R => '0'
    );
\add_ln493_reg_239_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln493_fu_154_p2(2),
      Q => add_ln493_reg_239(2),
      R => '0'
    );
\add_ln493_reg_239_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln493_fu_154_p2(3),
      Q => add_ln493_reg_239(3),
      R => '0'
    );
\add_ln493_reg_239_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln493_fu_154_p2(4),
      Q => add_ln493_reg_239(4),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => grp_quantl_fu_440_ap_ready,
      I1 => grp_quantl_fu_440_ap_start_reg,
      I2 => ap_CS_fsm_state1,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88888888"
    )
        port map (
      I0 => Q(0),
      I1 => grp_filtez_fu_430_ap_done,
      I2 => ap_CS_fsm_state1,
      I3 => grp_quantl_fu_440_ap_start_reg,
      I4 => grp_quantl_fu_440_ap_ready,
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A880000"
    )
        port map (
      I0 => Q(1),
      I1 => grp_quantl_fu_440_ap_ready,
      I2 => grp_quantl_fu_440_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => grp_filtez_fu_430_ap_done,
      O => D(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_state1,
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state2,
      Q => ap_CS_fsm_state3,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => grp_quantl_fu_440_ap_ready,
      R => ap_rst
    );
\ap_return_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_quantl_fu_440_ap_ready,
      D => quant26bt_pos_q0(0),
      Q => ap_return_preg(0),
      R => ap_rst
    );
\ap_return_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_quantl_fu_440_ap_ready,
      D => ril_2_fu_203_p3(1),
      Q => ap_return_preg(1),
      R => ap_rst
    );
\ap_return_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_quantl_fu_440_ap_ready,
      D => ril_2_fu_203_p3(2),
      Q => ap_return_preg(2),
      R => ap_rst
    );
\ap_return_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_quantl_fu_440_ap_ready,
      D => ril_2_fu_203_p3(3),
      Q => ap_return_preg(3),
      R => ap_rst
    );
\ap_return_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_quantl_fu_440_ap_ready,
      D => ril_2_fu_203_p3(4),
      Q => ap_return_preg(4),
      R => ap_rst
    );
\ap_return_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_quantl_fu_440_ap_ready,
      D => ril_2_fu_203_p3(5),
      Q => ap_return_preg(5),
      R => ap_rst
    );
grp_quantl_fu_440_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_quantl_fu_440_ap_ready,
      I1 => grp_encode_fu_333_rh2_o_ap_vld,
      I2 => grp_quantl_fu_440_ap_start_reg,
      O => \ap_CS_fsm_reg[3]_0\
    );
\icmp_ln493_reg_235[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => mil_fu_48(0),
      I1 => mil_fu_48(3),
      I2 => mil_fu_48(4),
      I3 => mil_fu_48(1),
      I4 => mil_fu_48(2),
      O => icmp_ln493_fu_148_p2
    );
\icmp_ln493_reg_235_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => icmp_ln493_fu_148_p2,
      Q => \icmp_ln493_reg_235_reg_n_20_[0]\,
      R => '0'
    );
\il[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA08000000000000"
    )
        port map (
      I0 => grp_filtez_fu_430_ap_done,
      I1 => ap_CS_fsm_state1,
      I2 => grp_quantl_fu_440_ap_start_reg,
      I3 => grp_quantl_fu_440_ap_ready,
      I4 => Q(1),
      I5 => \il_reg[0]\(0),
      O => \ap_CS_fsm_reg[0]_0\(0)
    );
\m_2_reg_222[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_217_reg[0]_0\(31),
      I1 => \tmp_reg_217_reg[0]_0\(15),
      O => \m_2_reg_222[15]_i_2_n_20\
    );
\m_2_reg_222[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_217_reg[0]_0\(31),
      I1 => \tmp_reg_217_reg[0]_0\(14),
      O => \m_2_reg_222[15]_i_3_n_20\
    );
\m_2_reg_222[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_217_reg[0]_0\(31),
      I1 => \tmp_reg_217_reg[0]_0\(13),
      O => \m_2_reg_222[15]_i_4_n_20\
    );
\m_2_reg_222[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_217_reg[0]_0\(31),
      I1 => \tmp_reg_217_reg[0]_0\(12),
      O => \m_2_reg_222[15]_i_5_n_20\
    );
\m_2_reg_222[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_217_reg[0]_0\(31),
      I1 => \tmp_reg_217_reg[0]_0\(11),
      O => \m_2_reg_222[15]_i_6_n_20\
    );
\m_2_reg_222[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_217_reg[0]_0\(31),
      I1 => \tmp_reg_217_reg[0]_0\(10),
      O => \m_2_reg_222[15]_i_7_n_20\
    );
\m_2_reg_222[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_217_reg[0]_0\(31),
      I1 => \tmp_reg_217_reg[0]_0\(9),
      O => \m_2_reg_222[15]_i_8_n_20\
    );
\m_2_reg_222[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_217_reg[0]_0\(31),
      I1 => \tmp_reg_217_reg[0]_0\(8),
      O => \m_2_reg_222[15]_i_9_n_20\
    );
\m_2_reg_222[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_217_reg[0]_0\(31),
      I1 => \tmp_reg_217_reg[0]_0\(23),
      O => \m_2_reg_222[23]_i_2_n_20\
    );
\m_2_reg_222[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_217_reg[0]_0\(31),
      I1 => \tmp_reg_217_reg[0]_0\(22),
      O => \m_2_reg_222[23]_i_3_n_20\
    );
\m_2_reg_222[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_217_reg[0]_0\(31),
      I1 => \tmp_reg_217_reg[0]_0\(21),
      O => \m_2_reg_222[23]_i_4_n_20\
    );
\m_2_reg_222[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_217_reg[0]_0\(31),
      I1 => \tmp_reg_217_reg[0]_0\(20),
      O => \m_2_reg_222[23]_i_5_n_20\
    );
\m_2_reg_222[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_217_reg[0]_0\(31),
      I1 => \tmp_reg_217_reg[0]_0\(19),
      O => \m_2_reg_222[23]_i_6_n_20\
    );
\m_2_reg_222[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_217_reg[0]_0\(31),
      I1 => \tmp_reg_217_reg[0]_0\(18),
      O => \m_2_reg_222[23]_i_7_n_20\
    );
\m_2_reg_222[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_217_reg[0]_0\(31),
      I1 => \tmp_reg_217_reg[0]_0\(17),
      O => \m_2_reg_222[23]_i_8_n_20\
    );
\m_2_reg_222[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_217_reg[0]_0\(31),
      I1 => \tmp_reg_217_reg[0]_0\(16),
      O => \m_2_reg_222[23]_i_9_n_20\
    );
\m_2_reg_222[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_217_reg[0]_0\(31),
      I1 => \tmp_reg_217_reg[0]_0\(30),
      O => \m_2_reg_222[31]_i_2_n_20\
    );
\m_2_reg_222[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_217_reg[0]_0\(31),
      I1 => \tmp_reg_217_reg[0]_0\(29),
      O => \m_2_reg_222[31]_i_3_n_20\
    );
\m_2_reg_222[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_217_reg[0]_0\(31),
      I1 => \tmp_reg_217_reg[0]_0\(28),
      O => \m_2_reg_222[31]_i_4_n_20\
    );
\m_2_reg_222[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_217_reg[0]_0\(31),
      I1 => \tmp_reg_217_reg[0]_0\(27),
      O => \m_2_reg_222[31]_i_5_n_20\
    );
\m_2_reg_222[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_217_reg[0]_0\(31),
      I1 => \tmp_reg_217_reg[0]_0\(26),
      O => \m_2_reg_222[31]_i_6_n_20\
    );
\m_2_reg_222[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_217_reg[0]_0\(31),
      I1 => \tmp_reg_217_reg[0]_0\(25),
      O => \m_2_reg_222[31]_i_7_n_20\
    );
\m_2_reg_222[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_217_reg[0]_0\(31),
      I1 => \tmp_reg_217_reg[0]_0\(24),
      O => \m_2_reg_222[31]_i_8_n_20\
    );
\m_2_reg_222[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_217_reg[0]_0\(31),
      I1 => \tmp_reg_217_reg[0]_0\(7),
      O => \m_2_reg_222[7]_i_2_n_20\
    );
\m_2_reg_222[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_217_reg[0]_0\(31),
      I1 => \tmp_reg_217_reg[0]_0\(6),
      O => \m_2_reg_222[7]_i_3_n_20\
    );
\m_2_reg_222[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_217_reg[0]_0\(31),
      I1 => \tmp_reg_217_reg[0]_0\(5),
      O => \m_2_reg_222[7]_i_4_n_20\
    );
\m_2_reg_222[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_217_reg[0]_0\(31),
      I1 => \tmp_reg_217_reg[0]_0\(4),
      O => \m_2_reg_222[7]_i_5_n_20\
    );
\m_2_reg_222[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_217_reg[0]_0\(31),
      I1 => \tmp_reg_217_reg[0]_0\(3),
      O => \m_2_reg_222[7]_i_6_n_20\
    );
\m_2_reg_222[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_217_reg[0]_0\(31),
      I1 => \tmp_reg_217_reg[0]_0\(2),
      O => \m_2_reg_222[7]_i_7_n_20\
    );
\m_2_reg_222[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_217_reg[0]_0\(31),
      I1 => \tmp_reg_217_reg[0]_0\(1),
      O => \m_2_reg_222[7]_i_8_n_20\
    );
\m_2_reg_222[7]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_reg_217_reg[0]_0\(0),
      O => \m_2_reg_222[7]_i_9_n_20\
    );
\m_2_reg_222_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \m_2_reg_222_reg[7]_i_1_n_35\,
      Q => m_2_reg_222(0),
      R => '0'
    );
\m_2_reg_222_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \m_2_reg_222_reg[15]_i_1_n_33\,
      Q => m_2_reg_222(10),
      R => '0'
    );
\m_2_reg_222_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \m_2_reg_222_reg[15]_i_1_n_32\,
      Q => m_2_reg_222(11),
      R => '0'
    );
\m_2_reg_222_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \m_2_reg_222_reg[15]_i_1_n_31\,
      Q => m_2_reg_222(12),
      R => '0'
    );
\m_2_reg_222_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \m_2_reg_222_reg[15]_i_1_n_30\,
      Q => m_2_reg_222(13),
      R => '0'
    );
\m_2_reg_222_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \m_2_reg_222_reg[15]_i_1_n_29\,
      Q => m_2_reg_222(14),
      R => '0'
    );
\m_2_reg_222_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \m_2_reg_222_reg[15]_i_1_n_28\,
      Q => m_2_reg_222(15),
      R => '0'
    );
\m_2_reg_222_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \m_2_reg_222_reg[7]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \m_2_reg_222_reg[15]_i_1_n_20\,
      CO(6) => \m_2_reg_222_reg[15]_i_1_n_21\,
      CO(5) => \m_2_reg_222_reg[15]_i_1_n_22\,
      CO(4) => \m_2_reg_222_reg[15]_i_1_n_23\,
      CO(3) => \m_2_reg_222_reg[15]_i_1_n_24\,
      CO(2) => \m_2_reg_222_reg[15]_i_1_n_25\,
      CO(1) => \m_2_reg_222_reg[15]_i_1_n_26\,
      CO(0) => \m_2_reg_222_reg[15]_i_1_n_27\,
      DI(7 downto 0) => B"00000000",
      O(7) => \m_2_reg_222_reg[15]_i_1_n_28\,
      O(6) => \m_2_reg_222_reg[15]_i_1_n_29\,
      O(5) => \m_2_reg_222_reg[15]_i_1_n_30\,
      O(4) => \m_2_reg_222_reg[15]_i_1_n_31\,
      O(3) => \m_2_reg_222_reg[15]_i_1_n_32\,
      O(2) => \m_2_reg_222_reg[15]_i_1_n_33\,
      O(1) => \m_2_reg_222_reg[15]_i_1_n_34\,
      O(0) => \m_2_reg_222_reg[15]_i_1_n_35\,
      S(7) => \m_2_reg_222[15]_i_2_n_20\,
      S(6) => \m_2_reg_222[15]_i_3_n_20\,
      S(5) => \m_2_reg_222[15]_i_4_n_20\,
      S(4) => \m_2_reg_222[15]_i_5_n_20\,
      S(3) => \m_2_reg_222[15]_i_6_n_20\,
      S(2) => \m_2_reg_222[15]_i_7_n_20\,
      S(1) => \m_2_reg_222[15]_i_8_n_20\,
      S(0) => \m_2_reg_222[15]_i_9_n_20\
    );
\m_2_reg_222_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \m_2_reg_222_reg[23]_i_1_n_35\,
      Q => m_2_reg_222(16),
      R => '0'
    );
\m_2_reg_222_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \m_2_reg_222_reg[23]_i_1_n_34\,
      Q => m_2_reg_222(17),
      R => '0'
    );
\m_2_reg_222_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \m_2_reg_222_reg[23]_i_1_n_33\,
      Q => m_2_reg_222(18),
      R => '0'
    );
\m_2_reg_222_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \m_2_reg_222_reg[23]_i_1_n_32\,
      Q => m_2_reg_222(19),
      R => '0'
    );
\m_2_reg_222_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \m_2_reg_222_reg[7]_i_1_n_34\,
      Q => m_2_reg_222(1),
      R => '0'
    );
\m_2_reg_222_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \m_2_reg_222_reg[23]_i_1_n_31\,
      Q => m_2_reg_222(20),
      R => '0'
    );
\m_2_reg_222_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \m_2_reg_222_reg[23]_i_1_n_30\,
      Q => m_2_reg_222(21),
      R => '0'
    );
\m_2_reg_222_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \m_2_reg_222_reg[23]_i_1_n_29\,
      Q => m_2_reg_222(22),
      R => '0'
    );
\m_2_reg_222_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \m_2_reg_222_reg[23]_i_1_n_28\,
      Q => m_2_reg_222(23),
      R => '0'
    );
\m_2_reg_222_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \m_2_reg_222_reg[15]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \m_2_reg_222_reg[23]_i_1_n_20\,
      CO(6) => \m_2_reg_222_reg[23]_i_1_n_21\,
      CO(5) => \m_2_reg_222_reg[23]_i_1_n_22\,
      CO(4) => \m_2_reg_222_reg[23]_i_1_n_23\,
      CO(3) => \m_2_reg_222_reg[23]_i_1_n_24\,
      CO(2) => \m_2_reg_222_reg[23]_i_1_n_25\,
      CO(1) => \m_2_reg_222_reg[23]_i_1_n_26\,
      CO(0) => \m_2_reg_222_reg[23]_i_1_n_27\,
      DI(7 downto 0) => B"00000000",
      O(7) => \m_2_reg_222_reg[23]_i_1_n_28\,
      O(6) => \m_2_reg_222_reg[23]_i_1_n_29\,
      O(5) => \m_2_reg_222_reg[23]_i_1_n_30\,
      O(4) => \m_2_reg_222_reg[23]_i_1_n_31\,
      O(3) => \m_2_reg_222_reg[23]_i_1_n_32\,
      O(2) => \m_2_reg_222_reg[23]_i_1_n_33\,
      O(1) => \m_2_reg_222_reg[23]_i_1_n_34\,
      O(0) => \m_2_reg_222_reg[23]_i_1_n_35\,
      S(7) => \m_2_reg_222[23]_i_2_n_20\,
      S(6) => \m_2_reg_222[23]_i_3_n_20\,
      S(5) => \m_2_reg_222[23]_i_4_n_20\,
      S(4) => \m_2_reg_222[23]_i_5_n_20\,
      S(3) => \m_2_reg_222[23]_i_6_n_20\,
      S(2) => \m_2_reg_222[23]_i_7_n_20\,
      S(1) => \m_2_reg_222[23]_i_8_n_20\,
      S(0) => \m_2_reg_222[23]_i_9_n_20\
    );
\m_2_reg_222_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \m_2_reg_222_reg[31]_i_1_n_35\,
      Q => m_2_reg_222(24),
      R => '0'
    );
\m_2_reg_222_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \m_2_reg_222_reg[31]_i_1_n_34\,
      Q => m_2_reg_222(25),
      R => '0'
    );
\m_2_reg_222_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \m_2_reg_222_reg[31]_i_1_n_33\,
      Q => m_2_reg_222(26),
      R => '0'
    );
\m_2_reg_222_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \m_2_reg_222_reg[31]_i_1_n_32\,
      Q => m_2_reg_222(27),
      R => '0'
    );
\m_2_reg_222_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \m_2_reg_222_reg[31]_i_1_n_31\,
      Q => m_2_reg_222(28),
      R => '0'
    );
\m_2_reg_222_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \m_2_reg_222_reg[31]_i_1_n_30\,
      Q => m_2_reg_222(29),
      R => '0'
    );
\m_2_reg_222_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \m_2_reg_222_reg[7]_i_1_n_33\,
      Q => m_2_reg_222(2),
      R => '0'
    );
\m_2_reg_222_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \m_2_reg_222_reg[31]_i_1_n_29\,
      Q => m_2_reg_222(30),
      R => '0'
    );
\m_2_reg_222_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \m_2_reg_222_reg[31]_i_1_n_20\,
      Q => m_2_reg_222(31),
      R => '0'
    );
\m_2_reg_222_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \m_2_reg_222_reg[23]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \m_2_reg_222_reg[31]_i_1_n_20\,
      CO(6) => \NLW_m_2_reg_222_reg[31]_i_1_CO_UNCONNECTED\(6),
      CO(5) => \m_2_reg_222_reg[31]_i_1_n_22\,
      CO(4) => \m_2_reg_222_reg[31]_i_1_n_23\,
      CO(3) => \m_2_reg_222_reg[31]_i_1_n_24\,
      CO(2) => \m_2_reg_222_reg[31]_i_1_n_25\,
      CO(1) => \m_2_reg_222_reg[31]_i_1_n_26\,
      CO(0) => \m_2_reg_222_reg[31]_i_1_n_27\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_m_2_reg_222_reg[31]_i_1_O_UNCONNECTED\(7),
      O(6) => \m_2_reg_222_reg[31]_i_1_n_29\,
      O(5) => \m_2_reg_222_reg[31]_i_1_n_30\,
      O(4) => \m_2_reg_222_reg[31]_i_1_n_31\,
      O(3) => \m_2_reg_222_reg[31]_i_1_n_32\,
      O(2) => \m_2_reg_222_reg[31]_i_1_n_33\,
      O(1) => \m_2_reg_222_reg[31]_i_1_n_34\,
      O(0) => \m_2_reg_222_reg[31]_i_1_n_35\,
      S(7) => '1',
      S(6) => \m_2_reg_222[31]_i_2_n_20\,
      S(5) => \m_2_reg_222[31]_i_3_n_20\,
      S(4) => \m_2_reg_222[31]_i_4_n_20\,
      S(3) => \m_2_reg_222[31]_i_5_n_20\,
      S(2) => \m_2_reg_222[31]_i_6_n_20\,
      S(1) => \m_2_reg_222[31]_i_7_n_20\,
      S(0) => \m_2_reg_222[31]_i_8_n_20\
    );
\m_2_reg_222_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \m_2_reg_222_reg[7]_i_1_n_32\,
      Q => m_2_reg_222(3),
      R => '0'
    );
\m_2_reg_222_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \m_2_reg_222_reg[7]_i_1_n_31\,
      Q => m_2_reg_222(4),
      R => '0'
    );
\m_2_reg_222_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \m_2_reg_222_reg[7]_i_1_n_30\,
      Q => m_2_reg_222(5),
      R => '0'
    );
\m_2_reg_222_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \m_2_reg_222_reg[7]_i_1_n_29\,
      Q => m_2_reg_222(6),
      R => '0'
    );
\m_2_reg_222_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \m_2_reg_222_reg[7]_i_1_n_28\,
      Q => m_2_reg_222(7),
      R => '0'
    );
\m_2_reg_222_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \m_2_reg_222_reg[7]_i_1_n_20\,
      CO(6) => \m_2_reg_222_reg[7]_i_1_n_21\,
      CO(5) => \m_2_reg_222_reg[7]_i_1_n_22\,
      CO(4) => \m_2_reg_222_reg[7]_i_1_n_23\,
      CO(3) => \m_2_reg_222_reg[7]_i_1_n_24\,
      CO(2) => \m_2_reg_222_reg[7]_i_1_n_25\,
      CO(1) => \m_2_reg_222_reg[7]_i_1_n_26\,
      CO(0) => \m_2_reg_222_reg[7]_i_1_n_27\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \tmp_reg_217_reg[0]_0\(31),
      O(7) => \m_2_reg_222_reg[7]_i_1_n_28\,
      O(6) => \m_2_reg_222_reg[7]_i_1_n_29\,
      O(5) => \m_2_reg_222_reg[7]_i_1_n_30\,
      O(4) => \m_2_reg_222_reg[7]_i_1_n_31\,
      O(3) => \m_2_reg_222_reg[7]_i_1_n_32\,
      O(2) => \m_2_reg_222_reg[7]_i_1_n_33\,
      O(1) => \m_2_reg_222_reg[7]_i_1_n_34\,
      O(0) => \m_2_reg_222_reg[7]_i_1_n_35\,
      S(7) => \m_2_reg_222[7]_i_2_n_20\,
      S(6) => \m_2_reg_222[7]_i_3_n_20\,
      S(5) => \m_2_reg_222[7]_i_4_n_20\,
      S(4) => \m_2_reg_222[7]_i_5_n_20\,
      S(3) => \m_2_reg_222[7]_i_6_n_20\,
      S(2) => \m_2_reg_222[7]_i_7_n_20\,
      S(1) => \m_2_reg_222[7]_i_8_n_20\,
      S(0) => \m_2_reg_222[7]_i_9_n_20\
    );
\m_2_reg_222_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \m_2_reg_222_reg[15]_i_1_n_35\,
      Q => m_2_reg_222(8),
      R => '0'
    );
\m_2_reg_222_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \m_2_reg_222_reg[15]_i_1_n_34\,
      Q => m_2_reg_222(9),
      R => '0'
    );
\mil_02_reg_103[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => mil_fu_48(2),
      I2 => mil_fu_48(1),
      I3 => mil_fu_48(4),
      I4 => mil_fu_48(3),
      I5 => mil_fu_48(0),
      O => mil_02_reg_1030
    );
\mil_02_reg_103_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mil_02_reg_1031,
      D => mil_fu_48(0),
      Q => mil_02_reg_103(0),
      R => mil_02_reg_1030
    );
\mil_02_reg_103_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => mil_02_reg_1031,
      D => mil_fu_48(1),
      Q => mil_02_reg_103(1),
      S => mil_02_reg_1030
    );
\mil_02_reg_103_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => mil_02_reg_1031,
      D => mil_fu_48(2),
      Q => mil_02_reg_103(2),
      S => mil_02_reg_1030
    );
\mil_02_reg_103_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => mil_02_reg_1031,
      D => mil_fu_48(3),
      Q => mil_02_reg_103(3),
      S => mil_02_reg_1030
    );
\mil_02_reg_103_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => mil_02_reg_1031,
      D => mil_fu_48(4),
      Q => mil_02_reg_103(4),
      S => mil_02_reg_1030
    );
\mil_fu_48[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_quantl_fu_440_ap_start_reg,
      I1 => ap_CS_fsm_state1,
      O => ap_NS_fsm10_out
    );
\mil_fu_48_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln493_reg_239(0),
      Q => mil_fu_48(0),
      R => ap_NS_fsm10_out
    );
\mil_fu_48_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln493_reg_239(1),
      Q => mil_fu_48(1),
      R => ap_NS_fsm10_out
    );
\mil_fu_48_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln493_reg_239(2),
      Q => mil_fu_48(2),
      R => ap_NS_fsm10_out
    );
\mil_fu_48_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln493_reg_239(3),
      Q => mil_fu_48(3),
      R => ap_NS_fsm10_out
    );
\mil_fu_48_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln493_reg_239(4),
      Q => mil_fu_48(4),
      R => ap_NS_fsm10_out
    );
mul_15ns_15ns_30_1_1_U48: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15ns_15ns_30_1_1
     port map (
      D(1) => ap_NS_fsm(3),
      D(0) => ap_NS_fsm(1),
      DI(7) => quant26bt_pos_U_n_26,
      DI(6) => quant26bt_pos_U_n_27,
      DI(5) => quant26bt_pos_U_n_28,
      DI(4) => quant26bt_pos_U_n_29,
      DI(3) => quant26bt_pos_U_n_30,
      DI(2) => quant26bt_pos_U_n_31,
      DI(1) => quant26bt_pos_U_n_32,
      DI(0) => quant26bt_pos_U_n_33,
      E(0) => ap_NS_fsm1,
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => ap_CS_fsm_state1,
      S(7) => quant26bt_pos_U_n_34,
      S(6) => quant26bt_pos_U_n_35,
      S(5) => quant26bt_pos_U_n_36,
      S(4) => quant26bt_pos_U_n_37,
      S(3) => quant26bt_pos_U_n_38,
      S(2) => quant26bt_pos_U_n_39,
      S(1) => quant26bt_pos_U_n_40,
      S(0) => quant26bt_pos_U_n_41,
      \ap_CS_fsm_reg[1]\ => \icmp_ln493_reg_235_reg_n_20_[0]\,
      \ap_CS_fsm_reg[3]_i_3_0\(15 downto 0) => m_2_reg_222(15 downto 0),
      ap_clk => ap_clk,
      detl(11 downto 0) => detl(11 downto 0),
      grp_quantl_fu_440_ap_start_reg => grp_quantl_fu_440_ap_start_reg,
      mil_02_reg_103(4 downto 0) => mil_02_reg_103(4 downto 0),
      mil_02_reg_1031 => mil_02_reg_1031,
      \mil_fu_48_reg[0]\ => mul_15ns_15ns_30_1_1_U48_n_24,
      \mil_fu_48_reg[0]_0\(4) => mul_15ns_15ns_30_1_1_U48_n_25,
      \mil_fu_48_reg[0]_0\(3) => mul_15ns_15ns_30_1_1_U48_n_26,
      \mil_fu_48_reg[0]_0\(2) => mul_15ns_15ns_30_1_1_U48_n_27,
      \mil_fu_48_reg[0]_0\(1) => mul_15ns_15ns_30_1_1_U48_n_28,
      \mil_fu_48_reg[0]_0\(0) => mul_15ns_15ns_30_1_1_U48_n_29,
      \mil_fu_48_reg[1]\(4) => mul_15ns_15ns_30_1_1_U48_n_30,
      \mil_fu_48_reg[1]\(3) => mul_15ns_15ns_30_1_1_U48_n_31,
      \mil_fu_48_reg[1]\(2) => mul_15ns_15ns_30_1_1_U48_n_32,
      \mil_fu_48_reg[1]\(1) => mul_15ns_15ns_30_1_1_U48_n_33,
      \mil_fu_48_reg[1]\(0) => mul_15ns_15ns_30_1_1_U48_n_34,
      \q0_reg[2]\(4 downto 0) => mil_fu_48(4 downto 0)
    );
quant26bt_neg_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_quantl_quant26bt_neg_ROM_AUTO_1R
     port map (
      A(12 downto 0) => A(12 downto 0),
      D(4) => mul_15ns_15ns_30_1_1_U48_n_30,
      D(3) => mul_15ns_15ns_30_1_1_U48_n_31,
      D(2) => mul_15ns_15ns_30_1_1_U48_n_32,
      D(1) => mul_15ns_15ns_30_1_1_U48_n_33,
      D(0) => mul_15ns_15ns_30_1_1_U48_n_34,
      Q(4 downto 0) => quant26bt_pos_q0(5 downto 1),
      ap_clk => ap_clk,
      ap_return_preg(4 downto 0) => ap_return_preg(5 downto 1),
      \il_assign_reg_2288_reg[5]\(1) => grp_quantl_fu_440_ap_ready,
      \il_assign_reg_2288_reg[5]\(0) => ap_CS_fsm_state3,
      \q0_reg[10]\ => \q0_reg[10]\,
      \q0_reg[12]\(3 downto 0) => \q0_reg[12]\(3 downto 0),
      \q0_reg[5]_0\(4 downto 0) => \q0_reg[5]\(5 downto 1),
      ril_2_fu_203_p3(4 downto 0) => ril_2_fu_203_p3(5 downto 1),
      tmp_reg_217 => tmp_reg_217,
      \trunc_ln225_reg_645_reg[5]\(10 downto 0) => \trunc_ln225_reg_645_reg[5]\(10 downto 0)
    );
quant26bt_pos_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_quantl_quant26bt_pos_ROM_AUTO_1R
     port map (
      D(4) => mul_15ns_15ns_30_1_1_U48_n_25,
      D(3) => mul_15ns_15ns_30_1_1_U48_n_26,
      D(2) => mul_15ns_15ns_30_1_1_U48_n_27,
      D(1) => mul_15ns_15ns_30_1_1_U48_n_28,
      D(0) => mul_15ns_15ns_30_1_1_U48_n_29,
      DI(7) => quant26bt_pos_U_n_26,
      DI(6) => quant26bt_pos_U_n_27,
      DI(5) => quant26bt_pos_U_n_28,
      DI(4) => quant26bt_pos_U_n_29,
      DI(3) => quant26bt_pos_U_n_30,
      DI(2) => quant26bt_pos_U_n_31,
      DI(1) => quant26bt_pos_U_n_32,
      DI(0) => quant26bt_pos_U_n_33,
      Q(1) => grp_quantl_fu_440_ap_ready,
      Q(0) => ap_CS_fsm_state3,
      S(7) => quant26bt_pos_U_n_34,
      S(6) => quant26bt_pos_U_n_35,
      S(5) => quant26bt_pos_U_n_36,
      S(4) => quant26bt_pos_U_n_37,
      S(3) => quant26bt_pos_U_n_38,
      S(2) => quant26bt_pos_U_n_39,
      S(1) => quant26bt_pos_U_n_40,
      S(0) => quant26bt_pos_U_n_41,
      \ap_CS_fsm_reg[3]_i_2\(15 downto 0) => m_2_reg_222(31 downto 16),
      ap_clk => ap_clk,
      ap_return_preg(0) => ap_return_preg(0),
      \q0_reg[0]_0\(0) => \q0_reg[5]\(0),
      \q0_reg[0]_1\ => mul_15ns_15ns_30_1_1_U48_n_24,
      quant26bt_pos_q0(5 downto 0) => quant26bt_pos_q0(5 downto 0)
    );
\tmp_reg_217_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \tmp_reg_217_reg[0]_0\(31),
      Q => tmp_reg_217,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_upzero is
  port (
    grp_upzero_fu_452_dlti_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DINADIN : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_upzero_fu_452_bli_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[3]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[7]_1\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    delay_dltx_ce0 : out STD_LOGIC;
    \trunc_ln522_1_reg_2357_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC;
    \detl_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    delay_dltx_ce1 : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DINBDIN : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dlti_load_2_reg_379_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_upzero_fu_452_ap_start_reg : in STD_LOGIC;
    ram_reg_bram_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_0_7_30_30_i_2 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_CS_fsm_reg[10]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_upzero_fu_461_ap_start_reg : in STD_LOGIC;
    grp_reset_fu_243_dec_del_bph_we0 : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \deth_reg[3]\ : in STD_LOGIC;
    \deth_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \deth_reg[3]_1\ : in STD_LOGIC;
    detl : in STD_LOGIC_VECTOR ( 0 to 0 );
    \detl_reg[5]_0\ : in STD_LOGIC;
    \detl_reg[5]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \detl_reg[5]_2\ : in STD_LOGIC;
    grp_reset_fu_243_dec_del_dhx_we0 : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    \reg_180_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dlti_load_4_reg_396_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_upzero;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_upzero is
  signal \ap_CS_fsm[11]_i_2_n_20\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[10]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[4]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[7]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal bli_addr_reg_364 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dlti_load_2_reg_379 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dlti_load_4_reg_396 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_encode_fu_333_delay_dltx_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_fu_174_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_upzero_fu_452_ap_done : STD_LOGIC;
  signal grp_upzero_fu_452_bli_we0 : STD_LOGIC;
  signal grp_upzero_fu_452_dlti_ce0 : STD_LOGIC;
  signal grp_upzero_fu_452_dlti_we0 : STD_LOGIC;
  signal i_fu_64 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i_fu_640 : STD_LOGIC;
  signal i_fu_6402_out : STD_LOGIC;
  signal icmp_ln535_reg_330 : STD_LOGIC;
  signal \icmp_ln535_reg_330[0]_i_1_n_20\ : STD_LOGIC;
  signal \icmp_ln535_reg_330[0]_i_2_n_20\ : STD_LOGIC;
  signal \icmp_ln535_reg_330[0]_i_3_n_20\ : STD_LOGIC;
  signal \icmp_ln535_reg_330[0]_i_4_n_20\ : STD_LOGIC;
  signal ram_reg_bram_0_i_42_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_48_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_49_n_20 : STD_LOGIC;
  signal \reg_180[15]_i_1_n_20\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_1\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__0\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__1\ : label is "soft_lutpair434";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute SOFT_HLUTNM of grp_upzero_fu_452_ap_start_reg_i_1 : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \i_fu_64[0]_i_1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \i_fu_64[1]_i_1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \i_fu_64[2]_i_3\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \q0[31]_i_2\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of ram_reg_0_7_0_0_i_7 : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of ram_reg_0_7_0_0_i_8 : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of ram_reg_0_7_0_0_i_9 : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_24__1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_25__1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_26__1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_27__1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_28__1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_29__1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_3 : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_30__1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_31__1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_32__1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_33__1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_34__1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_35__1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_36__1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_37__1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_38__1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_39__1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_4 : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_40__0\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_42 : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_46 : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_48 : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_49 : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_50 : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_8 : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \tmp_product_i_21__6\ : label is "soft_lutpair439";
begin
  \ap_CS_fsm_reg[10]\ <= \^ap_cs_fsm_reg[10]\;
  \ap_CS_fsm_reg[4]_0\(0) <= \^ap_cs_fsm_reg[4]_0\(0);
  \ap_CS_fsm_reg[7]_0\(2 downto 0) <= \^ap_cs_fsm_reg[7]_0\(2 downto 0);
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => grp_upzero_fu_452_ap_start_reg,
      I1 => ap_CS_fsm_state1,
      I2 => \^ap_cs_fsm_reg[7]_0\(2),
      O => grp_upzero_fu_452_ap_done
    );
\ap_CS_fsm[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_CS_fsm[11]_i_2_n_20\,
      I2 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm[11]_i_2_n_20\,
      I1 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEAE0000AE00"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(2),
      I1 => ap_CS_fsm_state1,
      I2 => grp_upzero_fu_452_ap_start_reg,
      I3 => \ap_CS_fsm_reg[10]_0\(0),
      I4 => grp_upzero_fu_461_ap_start_reg,
      I5 => \ap_CS_fsm_reg[10]_0\(1),
      O => \ap_CS_fsm[11]_i_2_n_20\
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => grp_upzero_fu_452_ap_start_reg,
      I1 => ap_CS_fsm_state1,
      I2 => ap_CS_fsm_state3,
      I3 => \^ap_cs_fsm_reg[7]_0\(0),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A2AA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => i_fu_64(1),
      I2 => i_fu_64(0),
      I3 => i_fu_64(2),
      I4 => icmp_ln535_reg_330,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => i_fu_64(1),
      I2 => i_fu_64(0),
      I3 => i_fu_64(2),
      I4 => icmp_ln535_reg_330,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => i_fu_64(2),
      I2 => i_fu_64(0),
      I3 => i_fu_64(1),
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_upzero_fu_452_ap_done,
      Q => ap_CS_fsm_state1,
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^ap_cs_fsm_reg[7]_0\(0),
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state5,
      Q => \^ap_cs_fsm_reg[7]_0\(1),
      R => ap_rst
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_cs_fsm_reg[7]_0\(1),
      Q => ap_CS_fsm_state7,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state7,
      Q => \^ap_cs_fsm_reg[7]_0\(2),
      R => ap_rst
    );
\bli_addr_1_reg_356_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_64(0),
      Q => bli_addr_reg_364(0),
      R => '0'
    );
\bli_addr_1_reg_356_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_64(1),
      Q => bli_addr_reg_364(1),
      R => '0'
    );
\bli_addr_1_reg_356_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_64(2),
      Q => bli_addr_reg_364(2),
      R => '0'
    );
\deth[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEFEE"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[10]\,
      I1 => \deth_reg[3]\,
      I2 => \deth_reg[3]_0\(0),
      I3 => Q(1),
      I4 => \deth_reg[3]_1\,
      O => \trunc_ln522_1_reg_2357_reg[0]\(0)
    );
\detl[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEEAFEEFFEEAFEE"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[10]\,
      I1 => detl(0),
      I2 => \detl_reg[5]_0\,
      I3 => Q(1),
      I4 => \detl_reg[5]_1\(0),
      I5 => \detl_reg[5]_2\,
      O => \detl_reg[5]\(0)
    );
\dlti_load_2_reg_379_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(0),
      Q => dlti_load_2_reg_379(0),
      R => '0'
    );
\dlti_load_2_reg_379_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(10),
      Q => dlti_load_2_reg_379(10),
      R => '0'
    );
\dlti_load_2_reg_379_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(11),
      Q => dlti_load_2_reg_379(11),
      R => '0'
    );
\dlti_load_2_reg_379_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(12),
      Q => dlti_load_2_reg_379(12),
      R => '0'
    );
\dlti_load_2_reg_379_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(13),
      Q => dlti_load_2_reg_379(13),
      R => '0'
    );
\dlti_load_2_reg_379_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(14),
      Q => dlti_load_2_reg_379(14),
      R => '0'
    );
\dlti_load_2_reg_379_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(15),
      Q => dlti_load_2_reg_379(15),
      R => '0'
    );
\dlti_load_2_reg_379_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(1),
      Q => dlti_load_2_reg_379(1),
      R => '0'
    );
\dlti_load_2_reg_379_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(2),
      Q => dlti_load_2_reg_379(2),
      R => '0'
    );
\dlti_load_2_reg_379_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(3),
      Q => dlti_load_2_reg_379(3),
      R => '0'
    );
\dlti_load_2_reg_379_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(4),
      Q => dlti_load_2_reg_379(4),
      R => '0'
    );
\dlti_load_2_reg_379_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(5),
      Q => dlti_load_2_reg_379(5),
      R => '0'
    );
\dlti_load_2_reg_379_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(6),
      Q => dlti_load_2_reg_379(6),
      R => '0'
    );
\dlti_load_2_reg_379_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(7),
      Q => dlti_load_2_reg_379(7),
      R => '0'
    );
\dlti_load_2_reg_379_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(8),
      Q => dlti_load_2_reg_379(8),
      R => '0'
    );
\dlti_load_2_reg_379_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(9),
      Q => dlti_load_2_reg_379(9),
      R => '0'
    );
\dlti_load_4_reg_396_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_0\(0),
      Q => dlti_load_4_reg_396(0),
      R => '0'
    );
\dlti_load_4_reg_396_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_0\(10),
      Q => dlti_load_4_reg_396(10),
      R => '0'
    );
\dlti_load_4_reg_396_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_0\(11),
      Q => dlti_load_4_reg_396(11),
      R => '0'
    );
\dlti_load_4_reg_396_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_0\(12),
      Q => dlti_load_4_reg_396(12),
      R => '0'
    );
\dlti_load_4_reg_396_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_0\(13),
      Q => dlti_load_4_reg_396(13),
      R => '0'
    );
\dlti_load_4_reg_396_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_0\(14),
      Q => dlti_load_4_reg_396(14),
      R => '0'
    );
\dlti_load_4_reg_396_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_0\(15),
      Q => dlti_load_4_reg_396(15),
      R => '0'
    );
\dlti_load_4_reg_396_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_0\(1),
      Q => dlti_load_4_reg_396(1),
      R => '0'
    );
\dlti_load_4_reg_396_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_0\(2),
      Q => dlti_load_4_reg_396(2),
      R => '0'
    );
\dlti_load_4_reg_396_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_0\(3),
      Q => dlti_load_4_reg_396(3),
      R => '0'
    );
\dlti_load_4_reg_396_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_0\(4),
      Q => dlti_load_4_reg_396(4),
      R => '0'
    );
\dlti_load_4_reg_396_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_0\(5),
      Q => dlti_load_4_reg_396(5),
      R => '0'
    );
\dlti_load_4_reg_396_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_0\(6),
      Q => dlti_load_4_reg_396(6),
      R => '0'
    );
\dlti_load_4_reg_396_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_0\(7),
      Q => dlti_load_4_reg_396(7),
      R => '0'
    );
\dlti_load_4_reg_396_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_0\(8),
      Q => dlti_load_4_reg_396(8),
      R => '0'
    );
\dlti_load_4_reg_396_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_0\(9),
      Q => dlti_load_4_reg_396(9),
      R => '0'
    );
grp_upzero_fu_452_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(2),
      I1 => Q(0),
      I2 => grp_upzero_fu_452_ap_start_reg,
      O => \ap_CS_fsm_reg[7]_1\
    );
\i_fu_64[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_64(0),
      O => grp_fu_174_p2(0)
    );
\i_fu_64[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_64(0),
      I1 => i_fu_64(1),
      O => grp_fu_174_p2(1)
    );
\i_fu_64[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_upzero_fu_452_ap_start_reg,
      I1 => ap_CS_fsm_state1,
      O => i_fu_640
    );
\i_fu_64[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => i_fu_64(2),
      I1 => i_fu_64(0),
      I2 => i_fu_64(1),
      I3 => ap_CS_fsm_state2,
      O => i_fu_6402_out
    );
\i_fu_64[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_fu_64(0),
      I1 => i_fu_64(1),
      I2 => i_fu_64(2),
      O => grp_fu_174_p2(2)
    );
\i_fu_64_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_6402_out,
      D => grp_fu_174_p2(0),
      Q => i_fu_64(0),
      R => i_fu_640
    );
\i_fu_64_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_6402_out,
      D => grp_fu_174_p2(1),
      Q => i_fu_64(1),
      R => i_fu_640
    );
\i_fu_64_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_6402_out,
      D => grp_fu_174_p2(2),
      Q => i_fu_64(2),
      R => i_fu_640
    );
\icmp_ln535_reg_330[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \icmp_ln535_reg_330[0]_i_2_n_20\,
      I1 => \icmp_ln535_reg_330[0]_i_3_n_20\,
      I2 => \icmp_ln535_reg_330[0]_i_4_n_20\,
      I3 => ap_CS_fsm_state1,
      I4 => icmp_ln535_reg_330,
      O => \icmp_ln535_reg_330[0]_i_1_n_20\
    );
\icmp_ln535_reg_330[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ram_reg_bram_0(12),
      I1 => ram_reg_bram_0(13),
      I2 => ram_reg_bram_0(10),
      I3 => ram_reg_bram_0(11),
      I4 => ram_reg_bram_0(15),
      I5 => ram_reg_bram_0(14),
      O => \icmp_ln535_reg_330[0]_i_2_n_20\
    );
\icmp_ln535_reg_330[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ram_reg_bram_0(1),
      I1 => ram_reg_bram_0(0),
      I2 => ram_reg_bram_0(3),
      I3 => ram_reg_bram_0(2),
      O => \icmp_ln535_reg_330[0]_i_3_n_20\
    );
\icmp_ln535_reg_330[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ram_reg_bram_0(6),
      I1 => ram_reg_bram_0(7),
      I2 => ram_reg_bram_0(4),
      I3 => ram_reg_bram_0(5),
      I4 => ram_reg_bram_0(9),
      I5 => ram_reg_bram_0(8),
      O => \icmp_ln535_reg_330[0]_i_4_n_20\
    );
\icmp_ln535_reg_330_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln535_reg_330[0]_i_1_n_20\,
      Q => icmp_ln535_reg_330,
      R => '0'
    );
mul_16s_16s_32_1_1_U55: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_16s_32_1_1_12
     port map (
      DSP_ALU_INST(15 downto 0) => \dlti_load_2_reg_379_reg[15]_0\(15 downto 0),
      P(15 downto 0) => P(15 downto 0),
      Q(0) => Q(0),
      S(5 downto 0) => S(5 downto 0),
      \ap_CS_fsm_reg[3]\(1 downto 0) => \ap_CS_fsm_reg[3]_0\(1 downto 0),
      \ap_CS_fsm_reg[3]_0\(7 downto 0) => \ap_CS_fsm_reg[3]_1\(7 downto 0),
      \ap_CS_fsm_reg[3]_1\(7 downto 0) => \ap_CS_fsm_reg[3]_2\(7 downto 0),
      ap_clk => ap_clk,
      ram_reg_0_7_30_30_i_2(1) => \^ap_cs_fsm_reg[7]_0\(0),
      ram_reg_0_7_30_30_i_2(0) => ap_CS_fsm_state1,
      ram_reg_0_7_30_30_i_2_0(23 downto 0) => ram_reg_0_7_30_30_i_2(23 downto 0)
    );
\q0[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA8AAA800"
    )
        port map (
      I0 => ram_reg_bram_0_0(1),
      I1 => i_fu_6402_out,
      I2 => grp_upzero_fu_452_bli_we0,
      I3 => Q(1),
      I4 => ram_reg_bram_0_1,
      I5 => \q0_reg[0]\,
      O => \^ap_cs_fsm_reg[4]_0\(0)
    );
\q0[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \^ap_cs_fsm_reg[7]_0\(0),
      O => grp_upzero_fu_452_bli_we0
    );
ram_reg_0_7_0_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EC20202000000000"
    )
        port map (
      I0 => grp_reset_fu_243_dec_del_bph_we0,
      I1 => ram_reg_bram_0_0(1),
      I2 => ram_reg_bram_0_0(0),
      I3 => grp_upzero_fu_452_bli_we0,
      I4 => Q(1),
      I5 => \^ap_cs_fsm_reg[4]_0\(0),
      O => p_0_in
    );
ram_reg_0_7_0_0_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => bli_addr_reg_364(0),
      I1 => ap_CS_fsm_state3,
      I2 => \^ap_cs_fsm_reg[7]_0\(0),
      I3 => i_fu_64(0),
      O => grp_upzero_fu_452_bli_address0(0)
    );
ram_reg_0_7_0_0_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => bli_addr_reg_364(1),
      I1 => ap_CS_fsm_state3,
      I2 => \^ap_cs_fsm_reg[7]_0\(0),
      I3 => i_fu_64(1),
      O => grp_upzero_fu_452_bli_address0(1)
    );
ram_reg_0_7_0_0_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => bli_addr_reg_364(2),
      I1 => ap_CS_fsm_state3,
      I2 => \^ap_cs_fsm_reg[7]_0\(0),
      I3 => i_fu_64(2),
      O => grp_upzero_fu_452_bli_address0(2)
    );
ram_reg_bram_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000000"
    )
        port map (
      I0 => ram_reg_bram_0_0(1),
      I1 => ram_reg_bram_0_i_42_n_20,
      I2 => \^ap_cs_fsm_reg[7]_0\(1),
      I3 => ap_CS_fsm_state5,
      I4 => ap_CS_fsm_state2,
      I5 => Q(1),
      O => delay_dltx_ce1
    );
ram_reg_bram_0_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_bram_0(13),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(13),
      I3 => \^ap_cs_fsm_reg[7]_0\(2),
      I4 => dlti_load_4_reg_396(13),
      O => DINADIN(13)
    );
ram_reg_bram_0_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_bram_0(12),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(12),
      I3 => \^ap_cs_fsm_reg[7]_0\(2),
      I4 => dlti_load_4_reg_396(12),
      O => DINADIN(12)
    );
ram_reg_bram_0_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_bram_0(11),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(11),
      I3 => \^ap_cs_fsm_reg[7]_0\(2),
      I4 => dlti_load_4_reg_396(11),
      O => DINADIN(11)
    );
ram_reg_bram_0_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_bram_0(10),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(10),
      I3 => \^ap_cs_fsm_reg[7]_0\(2),
      I4 => dlti_load_4_reg_396(10),
      O => DINADIN(10)
    );
ram_reg_bram_0_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_bram_0(9),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(9),
      I3 => \^ap_cs_fsm_reg[7]_0\(2),
      I4 => dlti_load_4_reg_396(9),
      O => DINADIN(9)
    );
ram_reg_bram_0_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_bram_0(8),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(8),
      I3 => \^ap_cs_fsm_reg[7]_0\(2),
      I4 => dlti_load_4_reg_396(8),
      O => DINADIN(8)
    );
ram_reg_bram_0_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_bram_0(7),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(7),
      I3 => \^ap_cs_fsm_reg[7]_0\(2),
      I4 => dlti_load_4_reg_396(7),
      O => DINADIN(7)
    );
ram_reg_bram_0_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_bram_0(6),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(6),
      I3 => \^ap_cs_fsm_reg[7]_0\(2),
      I4 => dlti_load_4_reg_396(6),
      O => DINADIN(6)
    );
ram_reg_bram_0_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_bram_0(5),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(5),
      I3 => \^ap_cs_fsm_reg[7]_0\(2),
      I4 => dlti_load_4_reg_396(5),
      O => DINADIN(5)
    );
ram_reg_bram_0_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_bram_0(4),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(4),
      I3 => \^ap_cs_fsm_reg[7]_0\(2),
      I4 => dlti_load_4_reg_396(4),
      O => DINADIN(4)
    );
ram_reg_bram_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF000000"
    )
        port map (
      I0 => grp_upzero_fu_452_dlti_ce0,
      I1 => Q(1),
      I2 => ram_reg_bram_0_1,
      I3 => ram_reg_bram_0_2(0),
      I4 => ram_reg_bram_0_0(0),
      I5 => ram_reg_bram_0_0(1),
      O => delay_dltx_ce0
    );
ram_reg_bram_0_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_bram_0(3),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(3),
      I3 => \^ap_cs_fsm_reg[7]_0\(2),
      I4 => dlti_load_4_reg_396(3),
      O => DINADIN(3)
    );
ram_reg_bram_0_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_bram_0(2),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(2),
      I3 => \^ap_cs_fsm_reg[7]_0\(2),
      I4 => dlti_load_4_reg_396(2),
      O => DINADIN(2)
    );
ram_reg_bram_0_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_bram_0(1),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(1),
      I3 => \^ap_cs_fsm_reg[7]_0\(2),
      I4 => dlti_load_4_reg_396(1),
      O => DINADIN(1)
    );
ram_reg_bram_0_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_bram_0(0),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(0),
      I3 => \^ap_cs_fsm_reg[7]_0\(2),
      I4 => dlti_load_4_reg_396(0),
      O => DINADIN(0)
    );
\ram_reg_bram_0_i_24__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_0(1),
      I1 => grp_encode_fu_333_delay_dltx_d0(15),
      O => DINBDIN(15)
    );
\ram_reg_bram_0_i_25__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_0(1),
      I1 => grp_encode_fu_333_delay_dltx_d0(14),
      O => DINBDIN(14)
    );
\ram_reg_bram_0_i_26__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_0(1),
      I1 => grp_encode_fu_333_delay_dltx_d0(13),
      O => DINBDIN(13)
    );
\ram_reg_bram_0_i_27__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_0(1),
      I1 => grp_encode_fu_333_delay_dltx_d0(12),
      O => DINBDIN(12)
    );
\ram_reg_bram_0_i_28__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_0(1),
      I1 => grp_encode_fu_333_delay_dltx_d0(11),
      O => DINBDIN(11)
    );
\ram_reg_bram_0_i_29__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_0(1),
      I1 => grp_encode_fu_333_delay_dltx_d0(10),
      O => DINBDIN(10)
    );
ram_reg_bram_0_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F01"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \^ap_cs_fsm_reg[7]_0\(1),
      I2 => \^ap_cs_fsm_reg[7]_0\(2),
      I3 => ap_CS_fsm_state7,
      O => ADDRARDADDR(1)
    );
\ram_reg_bram_0_i_30__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_0(1),
      I1 => grp_encode_fu_333_delay_dltx_d0(9),
      O => DINBDIN(9)
    );
\ram_reg_bram_0_i_31__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_0(1),
      I1 => grp_encode_fu_333_delay_dltx_d0(8),
      O => DINBDIN(8)
    );
\ram_reg_bram_0_i_32__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_0(1),
      I1 => grp_encode_fu_333_delay_dltx_d0(7),
      O => DINBDIN(7)
    );
\ram_reg_bram_0_i_33__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_0(1),
      I1 => grp_encode_fu_333_delay_dltx_d0(6),
      O => DINBDIN(6)
    );
\ram_reg_bram_0_i_34__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_0(1),
      I1 => grp_encode_fu_333_delay_dltx_d0(5),
      O => DINBDIN(5)
    );
\ram_reg_bram_0_i_35__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_0(1),
      I1 => grp_encode_fu_333_delay_dltx_d0(4),
      O => DINBDIN(4)
    );
\ram_reg_bram_0_i_36__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_0(1),
      I1 => grp_encode_fu_333_delay_dltx_d0(3),
      O => DINBDIN(3)
    );
\ram_reg_bram_0_i_37__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_0(1),
      I1 => grp_encode_fu_333_delay_dltx_d0(2),
      O => DINBDIN(2)
    );
\ram_reg_bram_0_i_38__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_0(1),
      I1 => grp_encode_fu_333_delay_dltx_d0(1),
      O => DINBDIN(1)
    );
\ram_reg_bram_0_i_39__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_0(1),
      I1 => grp_encode_fu_333_delay_dltx_d0(0),
      O => DINBDIN(0)
    );
ram_reg_bram_0_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \^ap_cs_fsm_reg[7]_0\(1),
      I2 => ap_CS_fsm_state7,
      I3 => \^ap_cs_fsm_reg[7]_0\(2),
      O => ADDRARDADDR(0)
    );
\ram_reg_bram_0_i_40__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80000"
    )
        port map (
      I0 => ram_reg_bram_0_0(1),
      I1 => \^ap_cs_fsm_reg[7]_0\(2),
      I2 => ap_CS_fsm_state7,
      I3 => \^ap_cs_fsm_reg[7]_0\(1),
      I4 => Q(1),
      O => WEA(0)
    );
\ram_reg_bram_0_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8FF00A8A80000"
    )
        port map (
      I0 => Q(1),
      I1 => \^ap_cs_fsm_reg[7]_0\(1),
      I2 => ram_reg_bram_0_i_42_n_20,
      I3 => ram_reg_bram_0_0(0),
      I4 => ram_reg_bram_0_0(1),
      I5 => grp_reset_fu_243_dec_del_dhx_we0,
      O => WEBWE(0)
    );
ram_reg_bram_0_i_42: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \^ap_cs_fsm_reg[7]_0\(2),
      O => ram_reg_bram_0_i_42_n_20
    );
ram_reg_bram_0_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22A22222"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => icmp_ln535_reg_330,
      I2 => i_fu_64(2),
      I3 => i_fu_64(0),
      I4 => i_fu_64(1),
      I5 => ram_reg_bram_0_i_48_n_20,
      O => grp_upzero_fu_452_dlti_ce0
    );
ram_reg_bram_0_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000B00"
    )
        port map (
      I0 => ram_reg_bram_0_i_49_n_20,
      I1 => ap_CS_fsm_state2,
      I2 => ap_CS_fsm_state5,
      I3 => i_fu_64(2),
      I4 => ram_reg_bram_0_i_42_n_20,
      I5 => \^ap_cs_fsm_reg[7]_0\(1),
      O => grp_upzero_fu_452_dlti_address0(2)
    );
ram_reg_bram_0_i_46: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF000E"
    )
        port map (
      I0 => i_fu_64(1),
      I1 => ap_CS_fsm_state5,
      I2 => \^ap_cs_fsm_reg[7]_0\(1),
      I3 => \^ap_cs_fsm_reg[7]_0\(2),
      I4 => ap_CS_fsm_state7,
      O => grp_upzero_fu_452_dlti_address0(1)
    );
ram_reg_bram_0_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAAAAEAAA"
    )
        port map (
      I0 => grp_upzero_fu_452_dlti_we0,
      I1 => i_fu_64(1),
      I2 => ap_CS_fsm_state2,
      I3 => i_fu_64(2),
      I4 => ap_CS_fsm_state5,
      I5 => i_fu_64(0),
      O => grp_upzero_fu_452_dlti_address0(0)
    );
ram_reg_bram_0_i_48: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \^ap_cs_fsm_reg[7]_0\(1),
      I2 => ap_CS_fsm_state7,
      I3 => \^ap_cs_fsm_reg[7]_0\(2),
      O => ram_reg_bram_0_i_48_n_20
    );
ram_reg_bram_0_i_49: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => i_fu_64(0),
      I1 => i_fu_64(1),
      O => ram_reg_bram_0_i_49_n_20
    );
ram_reg_bram_0_i_50: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(2),
      I1 => ap_CS_fsm_state7,
      I2 => \^ap_cs_fsm_reg[7]_0\(1),
      O => grp_upzero_fu_452_dlti_we0
    );
ram_reg_bram_0_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_bram_0(15),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(15),
      I3 => \^ap_cs_fsm_reg[7]_0\(2),
      I4 => dlti_load_4_reg_396(15),
      O => DINADIN(15)
    );
ram_reg_bram_0_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_bram_0(14),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(14),
      I3 => \^ap_cs_fsm_reg[7]_0\(2),
      I4 => dlti_load_4_reg_396(14),
      O => DINADIN(14)
    );
\reg_180[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \^ap_cs_fsm_reg[7]_0\(1),
      I2 => ap_CS_fsm_state5,
      O => \reg_180[15]_i_1_n_20\
    );
\reg_180_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1_n_20\,
      D => \reg_180_reg[15]_0\(0),
      Q => grp_encode_fu_333_delay_dltx_d0(0),
      R => '0'
    );
\reg_180_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1_n_20\,
      D => \reg_180_reg[15]_0\(10),
      Q => grp_encode_fu_333_delay_dltx_d0(10),
      R => '0'
    );
\reg_180_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1_n_20\,
      D => \reg_180_reg[15]_0\(11),
      Q => grp_encode_fu_333_delay_dltx_d0(11),
      R => '0'
    );
\reg_180_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1_n_20\,
      D => \reg_180_reg[15]_0\(12),
      Q => grp_encode_fu_333_delay_dltx_d0(12),
      R => '0'
    );
\reg_180_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1_n_20\,
      D => \reg_180_reg[15]_0\(13),
      Q => grp_encode_fu_333_delay_dltx_d0(13),
      R => '0'
    );
\reg_180_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1_n_20\,
      D => \reg_180_reg[15]_0\(14),
      Q => grp_encode_fu_333_delay_dltx_d0(14),
      R => '0'
    );
\reg_180_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1_n_20\,
      D => \reg_180_reg[15]_0\(15),
      Q => grp_encode_fu_333_delay_dltx_d0(15),
      R => '0'
    );
\reg_180_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1_n_20\,
      D => \reg_180_reg[15]_0\(1),
      Q => grp_encode_fu_333_delay_dltx_d0(1),
      R => '0'
    );
\reg_180_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1_n_20\,
      D => \reg_180_reg[15]_0\(2),
      Q => grp_encode_fu_333_delay_dltx_d0(2),
      R => '0'
    );
\reg_180_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1_n_20\,
      D => \reg_180_reg[15]_0\(3),
      Q => grp_encode_fu_333_delay_dltx_d0(3),
      R => '0'
    );
\reg_180_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1_n_20\,
      D => \reg_180_reg[15]_0\(4),
      Q => grp_encode_fu_333_delay_dltx_d0(4),
      R => '0'
    );
\reg_180_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1_n_20\,
      D => \reg_180_reg[15]_0\(5),
      Q => grp_encode_fu_333_delay_dltx_d0(5),
      R => '0'
    );
\reg_180_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1_n_20\,
      D => \reg_180_reg[15]_0\(6),
      Q => grp_encode_fu_333_delay_dltx_d0(6),
      R => '0'
    );
\reg_180_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1_n_20\,
      D => \reg_180_reg[15]_0\(7),
      Q => grp_encode_fu_333_delay_dltx_d0(7),
      R => '0'
    );
\reg_180_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1_n_20\,
      D => \reg_180_reg[15]_0\(8),
      Q => grp_encode_fu_333_delay_dltx_d0(8),
      R => '0'
    );
\reg_180_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1_n_20\,
      D => \reg_180_reg[15]_0\(9),
      Q => grp_encode_fu_333_delay_dltx_d0(9),
      R => '0'
    );
\tmp_product_i_21__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm[11]_i_2_n_20\,
      I2 => ram_reg_bram_0_0(1),
      O => \^ap_cs_fsm_reg[10]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_upzero_14 is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln535_reg_330 : out STD_LOGIC;
    grp_upzero_fu_443_dlti_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DINADIN : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_upzero_fu_443_bli_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[3]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_1\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_reset_fu_243_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_4\ : out STD_LOGIC;
    dec_del_dltx_ce0 : out STD_LOGIC;
    dec_del_dhx_ce0 : out STD_LOGIC;
    \trunc_ln522_2_reg_2129_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dec_detl_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dec_del_dltx_ce1 : out STD_LOGIC;
    dec_del_dhx_ce1 : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DINBDIN : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \xa1_2_fu_258_reg[44]\ : out STD_LOGIC_VECTOR ( 45 downto 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dlti_load_2_reg_379_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \icmp_ln535_reg_330_reg[0]_0\ : in STD_LOGIC;
    grp_upzero_fu_443_ap_start_reg : in STD_LOGIC;
    \ram_reg_0_7_30_30_i_2__1\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \xa2_2_fu_254_reg[0]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    grp_filtez_fu_433_ap_done : in STD_LOGIC;
    grp_reset_fu_243_dec_del_bph_we0 : in STD_LOGIC;
    ram_reg_bram_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_reset_fu_243_ap_start_reg : in STD_LOGIC;
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC;
    ram_reg_bram_0_1 : in STD_LOGIC;
    \dec_deth_reg[3]\ : in STD_LOGIC;
    \dec_deth_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dec_deth_reg[3]_1\ : in STD_LOGIC;
    \dec_detl_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dec_detl_reg[5]_1\ : in STD_LOGIC;
    \dec_detl_reg[5]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dec_detl_reg[5]_3\ : in STD_LOGIC;
    \dec_detl_reg[5]_4\ : in STD_LOGIC;
    grp_reset_fu_243_dec_del_dhx_we0 : in STD_LOGIC;
    \xa1_2_fu_258_reg[45]\ : in STD_LOGIC_VECTOR ( 44 downto 0 );
    \xa1_2_fu_258_reg[7]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \xa1_2_fu_258_reg[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xa1_2_fu_258_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xa1_2_fu_258_reg[31]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xa1_2_fu_258_reg[39]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xa1_2_fu_258_reg[45]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    P : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst : in STD_LOGIC;
    \reg_180_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dlti_load_4_reg_396_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_upzero_14 : entity is "adpcm_main_upzero";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_upzero_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_upzero_14 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ap_cs_fsm_reg[3]_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[3]_4\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[7]_0\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal bli_addr_reg_364 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dlti_load_2_reg_379 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dlti_load_4_reg_396 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_decode_fu_399_dec_del_dltx_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_fu_174_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_upzero_fu_443_ap_done : STD_LOGIC;
  signal grp_upzero_fu_443_bli_ce0 : STD_LOGIC;
  signal grp_upzero_fu_443_bli_we0 : STD_LOGIC;
  signal grp_upzero_fu_443_dlti_ce0 : STD_LOGIC;
  signal grp_upzero_fu_443_dlti_we0 : STD_LOGIC;
  signal i_fu_64 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i_fu_640 : STD_LOGIC;
  signal i_fu_6402_out : STD_LOGIC;
  signal \^icmp_ln535_reg_330\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_42__2_n_20\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_48__1_n_20\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_49__1_n_20\ : STD_LOGIC;
  signal \reg_180[15]_i_1__1_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[15]_i_2_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[15]_i_3_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[15]_i_4_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[15]_i_5_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[15]_i_6_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[15]_i_7_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[15]_i_8_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[15]_i_9_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[23]_i_2_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[23]_i_3_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[23]_i_4_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[23]_i_5_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[23]_i_6_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[23]_i_7_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[23]_i_8_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[23]_i_9_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[31]_i_2_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[31]_i_3_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[31]_i_4_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[31]_i_5_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[31]_i_6_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[31]_i_7_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[31]_i_8_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[31]_i_9_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[39]_i_2_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[39]_i_3_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[39]_i_4_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[39]_i_5_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[39]_i_6_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[39]_i_7_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[39]_i_8_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[39]_i_9_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[45]_i_2_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[45]_i_3_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[45]_i_4_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[45]_i_5_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[45]_i_6_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[7]_i_16_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[7]_i_17_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[7]_i_2_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[7]_i_3_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[7]_i_4_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[7]_i_5_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[7]_i_6_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[7]_i_7_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[7]_i_8_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[7]_i_9_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[15]_i_1_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[15]_i_1_n_21\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[15]_i_1_n_22\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[15]_i_1_n_23\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[15]_i_1_n_24\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[15]_i_1_n_25\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[15]_i_1_n_26\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[15]_i_1_n_27\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[23]_i_1_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[23]_i_1_n_21\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[23]_i_1_n_22\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[23]_i_1_n_23\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[23]_i_1_n_24\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[23]_i_1_n_25\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[23]_i_1_n_26\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[23]_i_1_n_27\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[31]_i_1_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[31]_i_1_n_21\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[31]_i_1_n_22\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[31]_i_1_n_23\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[31]_i_1_n_24\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[31]_i_1_n_25\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[31]_i_1_n_26\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[31]_i_1_n_27\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[39]_i_1_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[39]_i_1_n_21\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[39]_i_1_n_22\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[39]_i_1_n_23\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[39]_i_1_n_24\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[39]_i_1_n_25\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[39]_i_1_n_26\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[39]_i_1_n_27\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[45]_i_1_n_23\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[45]_i_1_n_24\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[45]_i_1_n_25\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[45]_i_1_n_26\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[45]_i_1_n_27\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[7]_i_1_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[7]_i_1_n_21\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[7]_i_1_n_22\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[7]_i_1_n_23\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[7]_i_1_n_24\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[7]_i_1_n_25\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[7]_i_1_n_26\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[7]_i_1_n_27\ : STD_LOGIC;
  signal \NLW_xa1_2_fu_258_reg[45]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_xa1_2_fu_258_reg[45]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__5\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__4\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__5\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__5\ : label is "soft_lutpair87";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute SOFT_HLUTNM of \i_fu_64[0]_i_1__1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \i_fu_64[1]_i_1__1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \i_fu_64[2]_i_3__1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \ram_reg_0_7_0_0_i_10__1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \ram_reg_0_7_0_0_i_7__1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \ram_reg_0_7_0_0_i_8__1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \ram_reg_0_7_0_0_i_9__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_24__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_25__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_26__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_27__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_28__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_29__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_30__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_31__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_32__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_33__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_34__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_35__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_36__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_37__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_38__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_39__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_40__2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_42__2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_46__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_48__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_49__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_50__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_8__1\ : label is "soft_lutpair84";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \ap_CS_fsm_reg[3]_3\(0) <= \^ap_cs_fsm_reg[3]_3\(0);
  \ap_CS_fsm_reg[3]_4\ <= \^ap_cs_fsm_reg[3]_4\;
  \ap_CS_fsm_reg[5]_0\(0) <= \^ap_cs_fsm_reg[5]_0\(0);
  \ap_CS_fsm_reg[7]_0\ <= \^ap_cs_fsm_reg[7]_0\;
  icmp_ln535_reg_330 <= \^icmp_ln535_reg_330\;
\ap_CS_fsm[0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => grp_upzero_fu_443_ap_start_reg,
      I1 => \^q\(0),
      I2 => \^q\(3),
      O => grp_upzero_fu_443_ap_done
    );
\ap_CS_fsm[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => grp_upzero_fu_443_ap_start_reg,
      I1 => \^q\(0),
      I2 => ap_CS_fsm_state3,
      I3 => \^q\(1),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A2AA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => i_fu_64(1),
      I2 => i_fu_64(0),
      I3 => i_fu_64(2),
      I4 => \^icmp_ln535_reg_330\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => i_fu_64(1),
      I2 => i_fu_64(0),
      I3 => i_fu_64(2),
      I4 => \^icmp_ln535_reg_330\,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBBBFAAAAAAAA"
    )
        port map (
      I0 => \xa2_2_fu_254_reg[0]\(1),
      I1 => grp_filtez_fu_433_ap_done,
      I2 => \^q\(3),
      I3 => \^q\(0),
      I4 => grp_upzero_fu_443_ap_start_reg,
      I5 => \xa2_2_fu_254_reg[0]\(2),
      O => D(0)
    );
\ap_CS_fsm[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => i_fu_64(2),
      I2 => i_fu_64(0),
      I3 => i_fu_64(1),
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4000000"
    )
        port map (
      I0 => grp_upzero_fu_443_ap_start_reg,
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => grp_filtez_fu_433_ap_done,
      I4 => \xa2_2_fu_254_reg[0]\(2),
      O => D(1)
    );
\ap_CS_fsm[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAAAA"
    )
        port map (
      I0 => \xa2_2_fu_254_reg[0]\(3),
      I1 => grp_upzero_fu_443_ap_start_reg,
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \xa2_2_fu_254_reg[0]\(4),
      O => D(2)
    );
\ap_CS_fsm[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \xa2_2_fu_254_reg[0]\(5),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => D(3)
    );
\ap_CS_fsm[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE00"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => grp_upzero_fu_443_ap_start_reg,
      I3 => \xa2_2_fu_254_reg[0]\(4),
      O => \^ap_cs_fsm_reg[7]_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_upzero_fu_443_ap_done,
      Q => \^q\(0),
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^q\(1),
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state5,
      Q => \^q\(2),
      R => ap_rst
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^q\(2),
      Q => ap_CS_fsm_state7,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state7,
      Q => \^q\(3),
      R => ap_rst
    );
\bli_addr_1_reg_356_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_64(0),
      Q => bli_addr_reg_364(0),
      R => '0'
    );
\bli_addr_1_reg_356_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_64(1),
      Q => bli_addr_reg_364(1),
      R => '0'
    );
\bli_addr_1_reg_356_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_64(2),
      Q => bli_addr_reg_364(2),
      R => '0'
    );
\dec_deth[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEFEE"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_4\,
      I1 => \dec_deth_reg[3]\,
      I2 => \dec_deth_reg[3]_0\(0),
      I3 => \xa2_2_fu_254_reg[0]\(2),
      I4 => \dec_deth_reg[3]_1\,
      O => \trunc_ln522_2_reg_2129_reg[0]\(0)
    );
\dec_detl[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEEAFEEFFEEAFEE"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_4\,
      I1 => \dec_detl_reg[5]_0\(0),
      I2 => \dec_detl_reg[5]_1\,
      I3 => \xa2_2_fu_254_reg[0]\(2),
      I4 => \dec_detl_reg[5]_2\(0),
      I5 => \dec_detl_reg[5]_3\,
      O => \dec_detl_reg[5]\(0)
    );
\dec_rlt2[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_4\,
      I1 => grp_reset_fu_243_ap_start_reg,
      I2 => ram_reg_bram_0(0),
      I3 => \q0_reg[0]\(0),
      O => grp_reset_fu_243_ap_start_reg_reg
    );
\dec_rlt2[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F777FFFFFFFFF"
    )
        port map (
      I0 => \xa2_2_fu_254_reg[0]\(2),
      I1 => grp_filtez_fu_433_ap_done,
      I2 => \^q\(3),
      I3 => \^q\(0),
      I4 => grp_upzero_fu_443_ap_start_reg,
      I5 => \dec_detl_reg[5]_4\,
      O => \^ap_cs_fsm_reg[3]_4\
    );
\dlti_load_2_reg_379_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(0),
      Q => dlti_load_2_reg_379(0),
      R => '0'
    );
\dlti_load_2_reg_379_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(10),
      Q => dlti_load_2_reg_379(10),
      R => '0'
    );
\dlti_load_2_reg_379_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(11),
      Q => dlti_load_2_reg_379(11),
      R => '0'
    );
\dlti_load_2_reg_379_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(12),
      Q => dlti_load_2_reg_379(12),
      R => '0'
    );
\dlti_load_2_reg_379_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(13),
      Q => dlti_load_2_reg_379(13),
      R => '0'
    );
\dlti_load_2_reg_379_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(14),
      Q => dlti_load_2_reg_379(14),
      R => '0'
    );
\dlti_load_2_reg_379_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(15),
      Q => dlti_load_2_reg_379(15),
      R => '0'
    );
\dlti_load_2_reg_379_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(1),
      Q => dlti_load_2_reg_379(1),
      R => '0'
    );
\dlti_load_2_reg_379_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(2),
      Q => dlti_load_2_reg_379(2),
      R => '0'
    );
\dlti_load_2_reg_379_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(3),
      Q => dlti_load_2_reg_379(3),
      R => '0'
    );
\dlti_load_2_reg_379_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(4),
      Q => dlti_load_2_reg_379(4),
      R => '0'
    );
\dlti_load_2_reg_379_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(5),
      Q => dlti_load_2_reg_379(5),
      R => '0'
    );
\dlti_load_2_reg_379_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(6),
      Q => dlti_load_2_reg_379(6),
      R => '0'
    );
\dlti_load_2_reg_379_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(7),
      Q => dlti_load_2_reg_379(7),
      R => '0'
    );
\dlti_load_2_reg_379_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(8),
      Q => dlti_load_2_reg_379(8),
      R => '0'
    );
\dlti_load_2_reg_379_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(9),
      Q => dlti_load_2_reg_379(9),
      R => '0'
    );
\dlti_load_4_reg_396_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \dlti_load_4_reg_396_reg[15]_0\(0),
      Q => dlti_load_4_reg_396(0),
      R => '0'
    );
\dlti_load_4_reg_396_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \dlti_load_4_reg_396_reg[15]_0\(10),
      Q => dlti_load_4_reg_396(10),
      R => '0'
    );
\dlti_load_4_reg_396_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \dlti_load_4_reg_396_reg[15]_0\(11),
      Q => dlti_load_4_reg_396(11),
      R => '0'
    );
\dlti_load_4_reg_396_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \dlti_load_4_reg_396_reg[15]_0\(12),
      Q => dlti_load_4_reg_396(12),
      R => '0'
    );
\dlti_load_4_reg_396_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \dlti_load_4_reg_396_reg[15]_0\(13),
      Q => dlti_load_4_reg_396(13),
      R => '0'
    );
\dlti_load_4_reg_396_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \dlti_load_4_reg_396_reg[15]_0\(14),
      Q => dlti_load_4_reg_396(14),
      R => '0'
    );
\dlti_load_4_reg_396_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \dlti_load_4_reg_396_reg[15]_0\(15),
      Q => dlti_load_4_reg_396(15),
      R => '0'
    );
\dlti_load_4_reg_396_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \dlti_load_4_reg_396_reg[15]_0\(1),
      Q => dlti_load_4_reg_396(1),
      R => '0'
    );
\dlti_load_4_reg_396_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \dlti_load_4_reg_396_reg[15]_0\(2),
      Q => dlti_load_4_reg_396(2),
      R => '0'
    );
\dlti_load_4_reg_396_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \dlti_load_4_reg_396_reg[15]_0\(3),
      Q => dlti_load_4_reg_396(3),
      R => '0'
    );
\dlti_load_4_reg_396_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \dlti_load_4_reg_396_reg[15]_0\(4),
      Q => dlti_load_4_reg_396(4),
      R => '0'
    );
\dlti_load_4_reg_396_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \dlti_load_4_reg_396_reg[15]_0\(5),
      Q => dlti_load_4_reg_396(5),
      R => '0'
    );
\dlti_load_4_reg_396_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \dlti_load_4_reg_396_reg[15]_0\(6),
      Q => dlti_load_4_reg_396(6),
      R => '0'
    );
\dlti_load_4_reg_396_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \dlti_load_4_reg_396_reg[15]_0\(7),
      Q => dlti_load_4_reg_396(7),
      R => '0'
    );
\dlti_load_4_reg_396_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \dlti_load_4_reg_396_reg[15]_0\(8),
      Q => dlti_load_4_reg_396(8),
      R => '0'
    );
\dlti_load_4_reg_396_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \dlti_load_4_reg_396_reg[15]_0\(9),
      Q => dlti_load_4_reg_396(9),
      R => '0'
    );
grp_upzero_fu_443_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFC"
    )
        port map (
      I0 => \^q\(3),
      I1 => \xa2_2_fu_254_reg[0]\(3),
      I2 => \xa2_2_fu_254_reg[0]\(1),
      I3 => grp_upzero_fu_443_ap_start_reg,
      O => \ap_CS_fsm_reg[7]_1\
    );
\i_fu_64[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_64(0),
      O => grp_fu_174_p2(0)
    );
\i_fu_64[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_64(0),
      I1 => i_fu_64(1),
      O => grp_fu_174_p2(1)
    );
\i_fu_64[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_upzero_fu_443_ap_start_reg,
      I1 => \^q\(0),
      O => i_fu_640
    );
\i_fu_64[2]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => i_fu_64(2),
      I1 => i_fu_64(0),
      I2 => i_fu_64(1),
      I3 => ap_CS_fsm_state2,
      O => i_fu_6402_out
    );
\i_fu_64[2]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_fu_64(0),
      I1 => i_fu_64(1),
      I2 => i_fu_64(2),
      O => grp_fu_174_p2(2)
    );
\i_fu_64_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_6402_out,
      D => grp_fu_174_p2(0),
      Q => i_fu_64(0),
      R => i_fu_640
    );
\i_fu_64_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_6402_out,
      D => grp_fu_174_p2(1),
      Q => i_fu_64(1),
      R => i_fu_640
    );
\i_fu_64_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_6402_out,
      D => grp_fu_174_p2(2),
      Q => i_fu_64(2),
      R => i_fu_640
    );
\icmp_ln535_reg_330_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln535_reg_330_reg[0]_0\,
      Q => \^icmp_ln535_reg_330\,
      R => '0'
    );
mul_16s_16s_32_1_1_U55: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_16s_32_1_1_24
     port map (
      B(15 downto 0) => B(15 downto 0),
      DSP_ALU_INST(15 downto 0) => \dlti_load_2_reg_379_reg[15]_0\(15 downto 0),
      Q(1 downto 0) => \^q\(1 downto 0),
      S(5 downto 0) => S(5 downto 0),
      \ap_CS_fsm_reg[3]\(1 downto 0) => \ap_CS_fsm_reg[3]_0\(1 downto 0),
      \ap_CS_fsm_reg[3]_0\(7 downto 0) => \ap_CS_fsm_reg[3]_1\(7 downto 0),
      \ap_CS_fsm_reg[3]_1\(7 downto 0) => \ap_CS_fsm_reg[3]_2\(7 downto 0),
      ap_clk => ap_clk,
      \ram_reg_0_7_30_30_i_2__1\(23 downto 0) => \ram_reg_0_7_30_30_i_2__1\(23 downto 0)
    );
\q0[31]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF000000"
    )
        port map (
      I0 => grp_upzero_fu_443_bli_ce0,
      I1 => \xa2_2_fu_254_reg[0]\(2),
      I2 => ram_reg_bram_0_0,
      I3 => \q0_reg[0]\(2),
      I4 => ram_reg_bram_0(0),
      I5 => ram_reg_bram_0(1),
      O => \^ap_cs_fsm_reg[3]_3\(0)
    );
\q0[31]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF000000"
    )
        port map (
      I0 => grp_upzero_fu_443_bli_ce0,
      I1 => \xa2_2_fu_254_reg[0]\(4),
      I2 => ram_reg_bram_0_1,
      I3 => \q0_reg[0]\(2),
      I4 => ram_reg_bram_0(0),
      I5 => ram_reg_bram_0(1),
      O => \^ap_cs_fsm_reg[5]_0\(0)
    );
\q0[31]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA2AA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => i_fu_64(1),
      I2 => i_fu_64(0),
      I3 => i_fu_64(2),
      I4 => \^q\(1),
      I5 => ap_CS_fsm_state3,
      O => grp_upzero_fu_443_bli_ce0
    );
ram_reg_0_7_0_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EC20202000000000"
    )
        port map (
      I0 => grp_reset_fu_243_dec_del_bph_we0,
      I1 => ram_reg_bram_0(1),
      I2 => ram_reg_bram_0(0),
      I3 => grp_upzero_fu_443_bli_we0,
      I4 => \xa2_2_fu_254_reg[0]\(4),
      I5 => \^ap_cs_fsm_reg[5]_0\(0),
      O => \ap_CS_fsm_reg[7]_2\
    );
\ram_reg_0_7_0_0_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => bli_addr_reg_364(2),
      I1 => ap_CS_fsm_state3,
      I2 => \^q\(1),
      I3 => i_fu_64(2),
      O => grp_upzero_fu_443_bli_address0(2)
    );
\ram_reg_0_7_0_0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EC20202000000000"
    )
        port map (
      I0 => grp_reset_fu_243_dec_del_bph_we0,
      I1 => ram_reg_bram_0(1),
      I2 => ram_reg_bram_0(0),
      I3 => grp_upzero_fu_443_bli_we0,
      I4 => \xa2_2_fu_254_reg[0]\(2),
      I5 => \^ap_cs_fsm_reg[3]_3\(0),
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \^q\(1),
      O => grp_upzero_fu_443_bli_we0
    );
\ram_reg_0_7_0_0_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => bli_addr_reg_364(0),
      I1 => ap_CS_fsm_state3,
      I2 => \^q\(1),
      I3 => i_fu_64(0),
      O => grp_upzero_fu_443_bli_address0(0)
    );
\ram_reg_0_7_0_0_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => bli_addr_reg_364(1),
      I1 => ap_CS_fsm_state3,
      I2 => \^q\(1),
      I3 => i_fu_64(1),
      O => grp_upzero_fu_443_bli_address0(1)
    );
\ram_reg_bram_0_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => B(13),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(13),
      I3 => \^q\(3),
      I4 => dlti_load_4_reg_396(13),
      O => DINADIN(13)
    );
\ram_reg_bram_0_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => B(12),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(12),
      I3 => \^q\(3),
      I4 => dlti_load_4_reg_396(12),
      O => DINADIN(12)
    );
\ram_reg_bram_0_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => B(11),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(11),
      I3 => \^q\(3),
      I4 => dlti_load_4_reg_396(11),
      O => DINADIN(11)
    );
\ram_reg_bram_0_i_13__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => B(10),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(10),
      I3 => \^q\(3),
      I4 => dlti_load_4_reg_396(10),
      O => DINADIN(10)
    );
\ram_reg_bram_0_i_14__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => B(9),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(9),
      I3 => \^q\(3),
      I4 => dlti_load_4_reg_396(9),
      O => DINADIN(9)
    );
\ram_reg_bram_0_i_15__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => B(8),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(8),
      I3 => \^q\(3),
      I4 => dlti_load_4_reg_396(8),
      O => DINADIN(8)
    );
\ram_reg_bram_0_i_16__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => B(7),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(7),
      I3 => \^q\(3),
      I4 => dlti_load_4_reg_396(7),
      O => DINADIN(7)
    );
\ram_reg_bram_0_i_17__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => B(6),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(6),
      I3 => \^q\(3),
      I4 => dlti_load_4_reg_396(6),
      O => DINADIN(6)
    );
\ram_reg_bram_0_i_18__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => B(5),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(5),
      I3 => \^q\(3),
      I4 => dlti_load_4_reg_396(5),
      O => DINADIN(5)
    );
\ram_reg_bram_0_i_19__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => B(4),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(4),
      I3 => \^q\(3),
      I4 => dlti_load_4_reg_396(4),
      O => DINADIN(4)
    );
\ram_reg_bram_0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000000"
    )
        port map (
      I0 => ram_reg_bram_0(1),
      I1 => \ram_reg_bram_0_i_42__2_n_20\,
      I2 => \^q\(2),
      I3 => ap_CS_fsm_state5,
      I4 => ap_CS_fsm_state2,
      I5 => \xa2_2_fu_254_reg[0]\(2),
      O => dec_del_dltx_ce1
    );
\ram_reg_bram_0_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000000"
    )
        port map (
      I0 => ram_reg_bram_0(1),
      I1 => \ram_reg_bram_0_i_42__2_n_20\,
      I2 => \^q\(2),
      I3 => ap_CS_fsm_state5,
      I4 => ap_CS_fsm_state2,
      I5 => \xa2_2_fu_254_reg[0]\(4),
      O => dec_del_dhx_ce1
    );
\ram_reg_bram_0_i_20__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => B(3),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(3),
      I3 => \^q\(3),
      I4 => dlti_load_4_reg_396(3),
      O => DINADIN(3)
    );
\ram_reg_bram_0_i_21__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => B(2),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(2),
      I3 => \^q\(3),
      I4 => dlti_load_4_reg_396(2),
      O => DINADIN(2)
    );
\ram_reg_bram_0_i_22__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => B(1),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(1),
      I3 => \^q\(3),
      I4 => dlti_load_4_reg_396(1),
      O => DINADIN(1)
    );
\ram_reg_bram_0_i_23__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => B(0),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(0),
      I3 => \^q\(3),
      I4 => dlti_load_4_reg_396(0),
      O => DINADIN(0)
    );
\ram_reg_bram_0_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0(1),
      I1 => grp_decode_fu_399_dec_del_dltx_d0(15),
      O => DINBDIN(15)
    );
\ram_reg_bram_0_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0(1),
      I1 => grp_decode_fu_399_dec_del_dltx_d0(14),
      O => DINBDIN(14)
    );
\ram_reg_bram_0_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0(1),
      I1 => grp_decode_fu_399_dec_del_dltx_d0(13),
      O => DINBDIN(13)
    );
\ram_reg_bram_0_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0(1),
      I1 => grp_decode_fu_399_dec_del_dltx_d0(12),
      O => DINBDIN(12)
    );
\ram_reg_bram_0_i_28__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0(1),
      I1 => grp_decode_fu_399_dec_del_dltx_d0(11),
      O => DINBDIN(11)
    );
\ram_reg_bram_0_i_29__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0(1),
      I1 => grp_decode_fu_399_dec_del_dltx_d0(10),
      O => DINBDIN(10)
    );
\ram_reg_bram_0_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF000000"
    )
        port map (
      I0 => grp_upzero_fu_443_dlti_ce0,
      I1 => \xa2_2_fu_254_reg[0]\(2),
      I2 => ram_reg_bram_0_0,
      I3 => \q0_reg[0]\(1),
      I4 => ram_reg_bram_0(0),
      I5 => ram_reg_bram_0(1),
      O => dec_del_dltx_ce0
    );
\ram_reg_bram_0_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF000000"
    )
        port map (
      I0 => grp_upzero_fu_443_dlti_ce0,
      I1 => \xa2_2_fu_254_reg[0]\(4),
      I2 => ram_reg_bram_0_1,
      I3 => \q0_reg[0]\(1),
      I4 => ram_reg_bram_0(0),
      I5 => ram_reg_bram_0(1),
      O => dec_del_dhx_ce0
    );
\ram_reg_bram_0_i_30__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0(1),
      I1 => grp_decode_fu_399_dec_del_dltx_d0(9),
      O => DINBDIN(9)
    );
\ram_reg_bram_0_i_31__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0(1),
      I1 => grp_decode_fu_399_dec_del_dltx_d0(8),
      O => DINBDIN(8)
    );
\ram_reg_bram_0_i_32__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0(1),
      I1 => grp_decode_fu_399_dec_del_dltx_d0(7),
      O => DINBDIN(7)
    );
\ram_reg_bram_0_i_33__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0(1),
      I1 => grp_decode_fu_399_dec_del_dltx_d0(6),
      O => DINBDIN(6)
    );
\ram_reg_bram_0_i_34__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0(1),
      I1 => grp_decode_fu_399_dec_del_dltx_d0(5),
      O => DINBDIN(5)
    );
\ram_reg_bram_0_i_35__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0(1),
      I1 => grp_decode_fu_399_dec_del_dltx_d0(4),
      O => DINBDIN(4)
    );
\ram_reg_bram_0_i_36__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0(1),
      I1 => grp_decode_fu_399_dec_del_dltx_d0(3),
      O => DINBDIN(3)
    );
\ram_reg_bram_0_i_37__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0(1),
      I1 => grp_decode_fu_399_dec_del_dltx_d0(2),
      O => DINBDIN(2)
    );
\ram_reg_bram_0_i_38__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0(1),
      I1 => grp_decode_fu_399_dec_del_dltx_d0(1),
      O => DINBDIN(1)
    );
\ram_reg_bram_0_i_39__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0(1),
      I1 => grp_decode_fu_399_dec_del_dltx_d0(0),
      O => DINBDIN(0)
    );
\ram_reg_bram_0_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F01"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => ap_CS_fsm_state7,
      O => ADDRARDADDR(1)
    );
\ram_reg_bram_0_i_40__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80000"
    )
        port map (
      I0 => ram_reg_bram_0(1),
      I1 => \^q\(3),
      I2 => ap_CS_fsm_state7,
      I3 => \^q\(2),
      I4 => \xa2_2_fu_254_reg[0]\(2),
      O => WEA(0)
    );
\ram_reg_bram_0_i_41__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8FF00A8A80000"
    )
        port map (
      I0 => \xa2_2_fu_254_reg[0]\(2),
      I1 => \^q\(2),
      I2 => \ram_reg_bram_0_i_42__2_n_20\,
      I3 => ram_reg_bram_0(0),
      I4 => ram_reg_bram_0(1),
      I5 => grp_reset_fu_243_dec_del_dhx_we0,
      O => WEBWE(0)
    );
\ram_reg_bram_0_i_42__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \^q\(3),
      O => \ram_reg_bram_0_i_42__2_n_20\
    );
\ram_reg_bram_0_i_43__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22A22222"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \^icmp_ln535_reg_330\,
      I2 => i_fu_64(2),
      I3 => i_fu_64(0),
      I4 => i_fu_64(1),
      I5 => \ram_reg_bram_0_i_48__1_n_20\,
      O => grp_upzero_fu_443_dlti_ce0
    );
\ram_reg_bram_0_i_45__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000B00"
    )
        port map (
      I0 => \ram_reg_bram_0_i_49__1_n_20\,
      I1 => ap_CS_fsm_state2,
      I2 => ap_CS_fsm_state5,
      I3 => i_fu_64(2),
      I4 => \ram_reg_bram_0_i_42__2_n_20\,
      I5 => \^q\(2),
      O => grp_upzero_fu_443_dlti_address0(2)
    );
\ram_reg_bram_0_i_46__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF000E"
    )
        port map (
      I0 => i_fu_64(1),
      I1 => ap_CS_fsm_state5,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => ap_CS_fsm_state7,
      O => grp_upzero_fu_443_dlti_address0(1)
    );
\ram_reg_bram_0_i_47__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAAAAEAAA"
    )
        port map (
      I0 => grp_upzero_fu_443_dlti_we0,
      I1 => i_fu_64(1),
      I2 => ap_CS_fsm_state2,
      I3 => i_fu_64(2),
      I4 => ap_CS_fsm_state5,
      I5 => i_fu_64(0),
      O => grp_upzero_fu_443_dlti_address0(0)
    );
\ram_reg_bram_0_i_48__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \^q\(2),
      I2 => ap_CS_fsm_state7,
      I3 => \^q\(3),
      O => \ram_reg_bram_0_i_48__1_n_20\
    );
\ram_reg_bram_0_i_49__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => i_fu_64(0),
      I1 => i_fu_64(1),
      O => \ram_reg_bram_0_i_49__1_n_20\
    );
\ram_reg_bram_0_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \^q\(2),
      I2 => ap_CS_fsm_state7,
      I3 => \^q\(3),
      O => ADDRARDADDR(0)
    );
\ram_reg_bram_0_i_50__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(3),
      I1 => ap_CS_fsm_state7,
      I2 => \^q\(2),
      O => grp_upzero_fu_443_dlti_we0
    );
\ram_reg_bram_0_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80000"
    )
        port map (
      I0 => ram_reg_bram_0(1),
      I1 => \^q\(3),
      I2 => ap_CS_fsm_state7,
      I3 => \^q\(2),
      I4 => \xa2_2_fu_254_reg[0]\(4),
      O => \ap_CS_fsm_reg[7]_3\(0)
    );
\ram_reg_bram_0_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8FF00A8A80000"
    )
        port map (
      I0 => \xa2_2_fu_254_reg[0]\(4),
      I1 => \^q\(2),
      I2 => \ram_reg_bram_0_i_42__2_n_20\,
      I3 => ram_reg_bram_0(0),
      I4 => ram_reg_bram_0(1),
      I5 => grp_reset_fu_243_dec_del_dhx_we0,
      O => \ap_CS_fsm_reg[5]_1\(0)
    );
\ram_reg_bram_0_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => B(15),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(15),
      I3 => \^q\(3),
      I4 => dlti_load_4_reg_396(15),
      O => DINADIN(15)
    );
\ram_reg_bram_0_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => B(14),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(14),
      I3 => \^q\(3),
      I4 => dlti_load_4_reg_396(14),
      O => DINADIN(14)
    );
\reg_180[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \^q\(2),
      I2 => ap_CS_fsm_state5,
      O => \reg_180[15]_i_1__1_n_20\
    );
\reg_180_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__1_n_20\,
      D => \reg_180_reg[15]_0\(0),
      Q => grp_decode_fu_399_dec_del_dltx_d0(0),
      R => '0'
    );
\reg_180_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__1_n_20\,
      D => \reg_180_reg[15]_0\(10),
      Q => grp_decode_fu_399_dec_del_dltx_d0(10),
      R => '0'
    );
\reg_180_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__1_n_20\,
      D => \reg_180_reg[15]_0\(11),
      Q => grp_decode_fu_399_dec_del_dltx_d0(11),
      R => '0'
    );
\reg_180_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__1_n_20\,
      D => \reg_180_reg[15]_0\(12),
      Q => grp_decode_fu_399_dec_del_dltx_d0(12),
      R => '0'
    );
\reg_180_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__1_n_20\,
      D => \reg_180_reg[15]_0\(13),
      Q => grp_decode_fu_399_dec_del_dltx_d0(13),
      R => '0'
    );
\reg_180_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__1_n_20\,
      D => \reg_180_reg[15]_0\(14),
      Q => grp_decode_fu_399_dec_del_dltx_d0(14),
      R => '0'
    );
\reg_180_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__1_n_20\,
      D => \reg_180_reg[15]_0\(15),
      Q => grp_decode_fu_399_dec_del_dltx_d0(15),
      R => '0'
    );
\reg_180_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__1_n_20\,
      D => \reg_180_reg[15]_0\(1),
      Q => grp_decode_fu_399_dec_del_dltx_d0(1),
      R => '0'
    );
\reg_180_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__1_n_20\,
      D => \reg_180_reg[15]_0\(2),
      Q => grp_decode_fu_399_dec_del_dltx_d0(2),
      R => '0'
    );
\reg_180_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__1_n_20\,
      D => \reg_180_reg[15]_0\(3),
      Q => grp_decode_fu_399_dec_del_dltx_d0(3),
      R => '0'
    );
\reg_180_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__1_n_20\,
      D => \reg_180_reg[15]_0\(4),
      Q => grp_decode_fu_399_dec_del_dltx_d0(4),
      R => '0'
    );
\reg_180_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__1_n_20\,
      D => \reg_180_reg[15]_0\(5),
      Q => grp_decode_fu_399_dec_del_dltx_d0(5),
      R => '0'
    );
\reg_180_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__1_n_20\,
      D => \reg_180_reg[15]_0\(6),
      Q => grp_decode_fu_399_dec_del_dltx_d0(6),
      R => '0'
    );
\reg_180_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__1_n_20\,
      D => \reg_180_reg[15]_0\(7),
      Q => grp_decode_fu_399_dec_del_dltx_d0(7),
      R => '0'
    );
\reg_180_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__1_n_20\,
      D => \reg_180_reg[15]_0\(8),
      Q => grp_decode_fu_399_dec_del_dltx_d0(8),
      R => '0'
    );
\reg_180_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__1_n_20\,
      D => \reg_180_reg[15]_0\(9),
      Q => grp_decode_fu_399_dec_del_dltx_d0(9),
      R => '0'
    );
\reg_525[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0A0E0A0E0E0E0A0"
    )
        port map (
      I0 => \xa2_2_fu_254_reg[0]\(0),
      I1 => \xa2_2_fu_254_reg[0]\(2),
      I2 => grp_filtez_fu_433_ap_done,
      I3 => \^q\(3),
      I4 => \^q\(0),
      I5 => grp_upzero_fu_443_ap_start_reg,
      O => E(0)
    );
\xa1_2_fu_258[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(15),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[15]_i_2_n_20\
    );
\xa1_2_fu_258[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(14),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[15]_i_3_n_20\
    );
\xa1_2_fu_258[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(13),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[15]_i_4_n_20\
    );
\xa1_2_fu_258[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(12),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[15]_i_5_n_20\
    );
\xa1_2_fu_258[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(11),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[15]_i_6_n_20\
    );
\xa1_2_fu_258[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(10),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[15]_i_7_n_20\
    );
\xa1_2_fu_258[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(9),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[15]_i_8_n_20\
    );
\xa1_2_fu_258[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(8),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[15]_i_9_n_20\
    );
\xa1_2_fu_258[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(23),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[23]_i_2_n_20\
    );
\xa1_2_fu_258[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(22),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[23]_i_3_n_20\
    );
\xa1_2_fu_258[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(21),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[23]_i_4_n_20\
    );
\xa1_2_fu_258[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(20),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[23]_i_5_n_20\
    );
\xa1_2_fu_258[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(19),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[23]_i_6_n_20\
    );
\xa1_2_fu_258[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(18),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[23]_i_7_n_20\
    );
\xa1_2_fu_258[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(17),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[23]_i_8_n_20\
    );
\xa1_2_fu_258[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(16),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[23]_i_9_n_20\
    );
\xa1_2_fu_258[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(31),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[31]_i_2_n_20\
    );
\xa1_2_fu_258[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(30),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[31]_i_3_n_20\
    );
\xa1_2_fu_258[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(29),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[31]_i_4_n_20\
    );
\xa1_2_fu_258[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(28),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[31]_i_5_n_20\
    );
\xa1_2_fu_258[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(27),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[31]_i_6_n_20\
    );
\xa1_2_fu_258[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(26),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[31]_i_7_n_20\
    );
\xa1_2_fu_258[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(25),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[31]_i_8_n_20\
    );
\xa1_2_fu_258[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(24),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[31]_i_9_n_20\
    );
\xa1_2_fu_258[39]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(39),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[39]_i_2_n_20\
    );
\xa1_2_fu_258[39]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(38),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[39]_i_3_n_20\
    );
\xa1_2_fu_258[39]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(37),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[39]_i_4_n_20\
    );
\xa1_2_fu_258[39]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(36),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[39]_i_5_n_20\
    );
\xa1_2_fu_258[39]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(35),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[39]_i_6_n_20\
    );
\xa1_2_fu_258[39]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(34),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[39]_i_7_n_20\
    );
\xa1_2_fu_258[39]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(33),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[39]_i_8_n_20\
    );
\xa1_2_fu_258[39]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(32),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[39]_i_9_n_20\
    );
\xa1_2_fu_258[45]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(44),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[45]_i_2_n_20\
    );
\xa1_2_fu_258[45]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(43),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[45]_i_3_n_20\
    );
\xa1_2_fu_258[45]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(42),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[45]_i_4_n_20\
    );
\xa1_2_fu_258[45]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(41),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[45]_i_5_n_20\
    );
\xa1_2_fu_258[45]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(40),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[45]_i_6_n_20\
    );
\xa1_2_fu_258[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(1),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      I2 => P(1),
      O => \xa1_2_fu_258[7]_i_16_n_20\
    );
\xa1_2_fu_258[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(0),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      I2 => P(0),
      O => \xa1_2_fu_258[7]_i_17_n_20\
    );
\xa1_2_fu_258[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(7),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[7]_i_2_n_20\
    );
\xa1_2_fu_258[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(6),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[7]_i_3_n_20\
    );
\xa1_2_fu_258[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(5),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[7]_i_4_n_20\
    );
\xa1_2_fu_258[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(4),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[7]_i_5_n_20\
    );
\xa1_2_fu_258[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(3),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[7]_i_6_n_20\
    );
\xa1_2_fu_258[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(2),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[7]_i_7_n_20\
    );
\xa1_2_fu_258[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(1),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[7]_i_8_n_20\
    );
\xa1_2_fu_258[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xa1_2_fu_258_reg[45]\(0),
      I1 => \^ap_cs_fsm_reg[7]_0\,
      O => \xa1_2_fu_258[7]_i_9_n_20\
    );
\xa1_2_fu_258_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa1_2_fu_258_reg[7]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \xa1_2_fu_258_reg[15]_i_1_n_20\,
      CO(6) => \xa1_2_fu_258_reg[15]_i_1_n_21\,
      CO(5) => \xa1_2_fu_258_reg[15]_i_1_n_22\,
      CO(4) => \xa1_2_fu_258_reg[15]_i_1_n_23\,
      CO(3) => \xa1_2_fu_258_reg[15]_i_1_n_24\,
      CO(2) => \xa1_2_fu_258_reg[15]_i_1_n_25\,
      CO(1) => \xa1_2_fu_258_reg[15]_i_1_n_26\,
      CO(0) => \xa1_2_fu_258_reg[15]_i_1_n_27\,
      DI(7) => \xa1_2_fu_258[15]_i_2_n_20\,
      DI(6) => \xa1_2_fu_258[15]_i_3_n_20\,
      DI(5) => \xa1_2_fu_258[15]_i_4_n_20\,
      DI(4) => \xa1_2_fu_258[15]_i_5_n_20\,
      DI(3) => \xa1_2_fu_258[15]_i_6_n_20\,
      DI(2) => \xa1_2_fu_258[15]_i_7_n_20\,
      DI(1) => \xa1_2_fu_258[15]_i_8_n_20\,
      DI(0) => \xa1_2_fu_258[15]_i_9_n_20\,
      O(7 downto 0) => \xa1_2_fu_258_reg[44]\(15 downto 8),
      S(7 downto 0) => \xa1_2_fu_258_reg[15]\(7 downto 0)
    );
\xa1_2_fu_258_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa1_2_fu_258_reg[15]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \xa1_2_fu_258_reg[23]_i_1_n_20\,
      CO(6) => \xa1_2_fu_258_reg[23]_i_1_n_21\,
      CO(5) => \xa1_2_fu_258_reg[23]_i_1_n_22\,
      CO(4) => \xa1_2_fu_258_reg[23]_i_1_n_23\,
      CO(3) => \xa1_2_fu_258_reg[23]_i_1_n_24\,
      CO(2) => \xa1_2_fu_258_reg[23]_i_1_n_25\,
      CO(1) => \xa1_2_fu_258_reg[23]_i_1_n_26\,
      CO(0) => \xa1_2_fu_258_reg[23]_i_1_n_27\,
      DI(7) => \xa1_2_fu_258[23]_i_2_n_20\,
      DI(6) => \xa1_2_fu_258[23]_i_3_n_20\,
      DI(5) => \xa1_2_fu_258[23]_i_4_n_20\,
      DI(4) => \xa1_2_fu_258[23]_i_5_n_20\,
      DI(3) => \xa1_2_fu_258[23]_i_6_n_20\,
      DI(2) => \xa1_2_fu_258[23]_i_7_n_20\,
      DI(1) => \xa1_2_fu_258[23]_i_8_n_20\,
      DI(0) => \xa1_2_fu_258[23]_i_9_n_20\,
      O(7 downto 0) => \xa1_2_fu_258_reg[44]\(23 downto 16),
      S(7 downto 0) => \xa1_2_fu_258_reg[23]\(7 downto 0)
    );
\xa1_2_fu_258_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa1_2_fu_258_reg[23]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \xa1_2_fu_258_reg[31]_i_1_n_20\,
      CO(6) => \xa1_2_fu_258_reg[31]_i_1_n_21\,
      CO(5) => \xa1_2_fu_258_reg[31]_i_1_n_22\,
      CO(4) => \xa1_2_fu_258_reg[31]_i_1_n_23\,
      CO(3) => \xa1_2_fu_258_reg[31]_i_1_n_24\,
      CO(2) => \xa1_2_fu_258_reg[31]_i_1_n_25\,
      CO(1) => \xa1_2_fu_258_reg[31]_i_1_n_26\,
      CO(0) => \xa1_2_fu_258_reg[31]_i_1_n_27\,
      DI(7) => \xa1_2_fu_258[31]_i_2_n_20\,
      DI(6) => \xa1_2_fu_258[31]_i_3_n_20\,
      DI(5) => \xa1_2_fu_258[31]_i_4_n_20\,
      DI(4) => \xa1_2_fu_258[31]_i_5_n_20\,
      DI(3) => \xa1_2_fu_258[31]_i_6_n_20\,
      DI(2) => \xa1_2_fu_258[31]_i_7_n_20\,
      DI(1) => \xa1_2_fu_258[31]_i_8_n_20\,
      DI(0) => \xa1_2_fu_258[31]_i_9_n_20\,
      O(7 downto 0) => \xa1_2_fu_258_reg[44]\(31 downto 24),
      S(7 downto 0) => \xa1_2_fu_258_reg[31]\(7 downto 0)
    );
\xa1_2_fu_258_reg[39]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa1_2_fu_258_reg[31]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \xa1_2_fu_258_reg[39]_i_1_n_20\,
      CO(6) => \xa1_2_fu_258_reg[39]_i_1_n_21\,
      CO(5) => \xa1_2_fu_258_reg[39]_i_1_n_22\,
      CO(4) => \xa1_2_fu_258_reg[39]_i_1_n_23\,
      CO(3) => \xa1_2_fu_258_reg[39]_i_1_n_24\,
      CO(2) => \xa1_2_fu_258_reg[39]_i_1_n_25\,
      CO(1) => \xa1_2_fu_258_reg[39]_i_1_n_26\,
      CO(0) => \xa1_2_fu_258_reg[39]_i_1_n_27\,
      DI(7) => \xa1_2_fu_258[39]_i_2_n_20\,
      DI(6) => \xa1_2_fu_258[39]_i_3_n_20\,
      DI(5) => \xa1_2_fu_258[39]_i_4_n_20\,
      DI(4) => \xa1_2_fu_258[39]_i_5_n_20\,
      DI(3) => \xa1_2_fu_258[39]_i_6_n_20\,
      DI(2) => \xa1_2_fu_258[39]_i_7_n_20\,
      DI(1) => \xa1_2_fu_258[39]_i_8_n_20\,
      DI(0) => \xa1_2_fu_258[39]_i_9_n_20\,
      O(7 downto 0) => \xa1_2_fu_258_reg[44]\(39 downto 32),
      S(7 downto 0) => \xa1_2_fu_258_reg[39]\(7 downto 0)
    );
\xa1_2_fu_258_reg[45]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa1_2_fu_258_reg[39]_i_1_n_20\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_xa1_2_fu_258_reg[45]_i_1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \xa1_2_fu_258_reg[45]_i_1_n_23\,
      CO(3) => \xa1_2_fu_258_reg[45]_i_1_n_24\,
      CO(2) => \xa1_2_fu_258_reg[45]_i_1_n_25\,
      CO(1) => \xa1_2_fu_258_reg[45]_i_1_n_26\,
      CO(0) => \xa1_2_fu_258_reg[45]_i_1_n_27\,
      DI(7 downto 5) => B"000",
      DI(4) => \xa1_2_fu_258[45]_i_2_n_20\,
      DI(3) => \xa1_2_fu_258[45]_i_3_n_20\,
      DI(2) => \xa1_2_fu_258[45]_i_4_n_20\,
      DI(1) => \xa1_2_fu_258[45]_i_5_n_20\,
      DI(0) => \xa1_2_fu_258[45]_i_6_n_20\,
      O(7 downto 6) => \NLW_xa1_2_fu_258_reg[45]_i_1_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => \xa1_2_fu_258_reg[44]\(45 downto 40),
      S(7 downto 6) => B"00",
      S(5 downto 0) => \xa1_2_fu_258_reg[45]_0\(5 downto 0)
    );
\xa1_2_fu_258_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \xa1_2_fu_258_reg[7]_i_1_n_20\,
      CO(6) => \xa1_2_fu_258_reg[7]_i_1_n_21\,
      CO(5) => \xa1_2_fu_258_reg[7]_i_1_n_22\,
      CO(4) => \xa1_2_fu_258_reg[7]_i_1_n_23\,
      CO(3) => \xa1_2_fu_258_reg[7]_i_1_n_24\,
      CO(2) => \xa1_2_fu_258_reg[7]_i_1_n_25\,
      CO(1) => \xa1_2_fu_258_reg[7]_i_1_n_26\,
      CO(0) => \xa1_2_fu_258_reg[7]_i_1_n_27\,
      DI(7) => \xa1_2_fu_258[7]_i_2_n_20\,
      DI(6) => \xa1_2_fu_258[7]_i_3_n_20\,
      DI(5) => \xa1_2_fu_258[7]_i_4_n_20\,
      DI(4) => \xa1_2_fu_258[7]_i_5_n_20\,
      DI(3) => \xa1_2_fu_258[7]_i_6_n_20\,
      DI(2) => \xa1_2_fu_258[7]_i_7_n_20\,
      DI(1) => \xa1_2_fu_258[7]_i_8_n_20\,
      DI(0) => \xa1_2_fu_258[7]_i_9_n_20\,
      O(7 downto 0) => \xa1_2_fu_258_reg[44]\(7 downto 0),
      S(7 downto 2) => \xa1_2_fu_258_reg[7]\(5 downto 0),
      S(1) => \xa1_2_fu_258[7]_i_16_n_20\,
      S(0) => \xa1_2_fu_258[7]_i_17_n_20\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_upzero_7 is
  port (
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_upzero_fu_461_dlti_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_upzero_fu_461_bli_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dlti_load_4_reg_396_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[3]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[3]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    delay_dhx_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    delay_dhx_ce1 : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_3\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 13 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_upzero_fu_461_ap_start_reg : in STD_LOGIC;
    \ram_reg_0_7_30_30_i_2__0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    grp_reset_fu_243_dec_del_bph_we0 : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    grp_reset_fu_243_dec_del_dhx_we0 : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    \reg_180_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dlti_load_4_reg_396_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_upzero_7 : entity is "adpcm_main_upzero";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_upzero_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_upzero_7 is
  signal \^ap_cs_fsm_reg[4]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal bli_addr_reg_364 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dlti_load_2_reg_379 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dlti_load_4_reg_396 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_encode_fu_333_delay_dhx_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_fu_174_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_upzero_fu_461_ap_done : STD_LOGIC;
  signal grp_upzero_fu_461_dlti_ce0 : STD_LOGIC;
  signal i_fu_64 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i_fu_640 : STD_LOGIC;
  signal i_fu_6402_out : STD_LOGIC;
  signal icmp_ln535_reg_330 : STD_LOGIC;
  signal \icmp_ln535_reg_330[0]_i_1__0_n_20\ : STD_LOGIC;
  signal \icmp_ln535_reg_330[0]_i_2__0_n_20\ : STD_LOGIC;
  signal \icmp_ln535_reg_330[0]_i_3__0_n_20\ : STD_LOGIC;
  signal \icmp_ln535_reg_330[0]_i_4__0_n_20\ : STD_LOGIC;
  signal \q0[31]_i_2__0_n_20\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_42__0_n_20\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_48__0_n_20\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_49__0_n_20\ : STD_LOGIC;
  signal \reg_180[15]_i_1__0_n_20\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__2\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__2\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__0\ : label is "soft_lutpair453";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute SOFT_HLUTNM of grp_upzero_fu_461_ap_start_reg_i_1 : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \i_fu_64[1]_i_1__0\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \i_fu_64[2]_i_3__0\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \q0[31]_i_2__0\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \ram_reg_0_7_0_0_i_7__0\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \ram_reg_0_7_0_0_i_8__0\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_24__2\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_25__2\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_26__2\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_27__2\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_28__2\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_29__2\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_30__2\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_31__2\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_32__2\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_33__2\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_34__2\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_35__2\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_36__2\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_37__2\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_38__2\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_39__2\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__0\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_40__1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_42__0\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_43__0\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_48__0\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__0\ : label is "soft_lutpair456";
begin
  \ap_CS_fsm_reg[4]_1\(0) <= \^ap_cs_fsm_reg[4]_1\(0);
  \ap_CS_fsm_reg[7]_0\(3 downto 0) <= \^ap_cs_fsm_reg[7]_0\(3 downto 0);
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(3),
      I1 => grp_upzero_fu_461_ap_start_reg,
      I2 => \^ap_cs_fsm_reg[7]_0\(0),
      O => grp_upzero_fu_461_ap_done
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0EE"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \^ap_cs_fsm_reg[7]_0\(1),
      I2 => grp_upzero_fu_461_ap_start_reg,
      I3 => \^ap_cs_fsm_reg[7]_0\(0),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DF00"
    )
        port map (
      I0 => i_fu_64(1),
      I1 => i_fu_64(0),
      I2 => i_fu_64(2),
      I3 => ap_CS_fsm_state2,
      I4 => icmp_ln535_reg_330,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => icmp_ln535_reg_330,
      I1 => i_fu_64(1),
      I2 => i_fu_64(0),
      I3 => i_fu_64(2),
      I4 => ap_CS_fsm_state2,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => i_fu_64(2),
      I2 => i_fu_64(0),
      I3 => i_fu_64(1),
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_upzero_fu_461_ap_done,
      Q => \^ap_cs_fsm_reg[7]_0\(0),
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^ap_cs_fsm_reg[7]_0\(1),
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state5,
      Q => \^ap_cs_fsm_reg[7]_0\(2),
      R => ap_rst
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_cs_fsm_reg[7]_0\(2),
      Q => ap_CS_fsm_state7,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state7,
      Q => \^ap_cs_fsm_reg[7]_0\(3),
      R => ap_rst
    );
\bli_addr_1_reg_356_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_64(0),
      Q => bli_addr_reg_364(0),
      R => '0'
    );
\bli_addr_1_reg_356_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_64(1),
      Q => bli_addr_reg_364(1),
      R => '0'
    );
\bli_addr_1_reg_356_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_64(2),
      Q => bli_addr_reg_364(2),
      R => '0'
    );
\dlti_load_2_reg_379_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => A(0),
      Q => dlti_load_2_reg_379(0),
      R => '0'
    );
\dlti_load_2_reg_379_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => A(10),
      Q => dlti_load_2_reg_379(10),
      R => '0'
    );
\dlti_load_2_reg_379_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => A(11),
      Q => dlti_load_2_reg_379(11),
      R => '0'
    );
\dlti_load_2_reg_379_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => A(12),
      Q => dlti_load_2_reg_379(12),
      R => '0'
    );
\dlti_load_2_reg_379_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => A(13),
      Q => dlti_load_2_reg_379(13),
      R => '0'
    );
\dlti_load_2_reg_379_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => A(14),
      Q => dlti_load_2_reg_379(14),
      R => '0'
    );
\dlti_load_2_reg_379_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => A(15),
      Q => dlti_load_2_reg_379(15),
      R => '0'
    );
\dlti_load_2_reg_379_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => A(1),
      Q => dlti_load_2_reg_379(1),
      R => '0'
    );
\dlti_load_2_reg_379_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => A(2),
      Q => dlti_load_2_reg_379(2),
      R => '0'
    );
\dlti_load_2_reg_379_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => A(3),
      Q => dlti_load_2_reg_379(3),
      R => '0'
    );
\dlti_load_2_reg_379_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => A(4),
      Q => dlti_load_2_reg_379(4),
      R => '0'
    );
\dlti_load_2_reg_379_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => A(5),
      Q => dlti_load_2_reg_379(5),
      R => '0'
    );
\dlti_load_2_reg_379_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => A(6),
      Q => dlti_load_2_reg_379(6),
      R => '0'
    );
\dlti_load_2_reg_379_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => A(7),
      Q => dlti_load_2_reg_379(7),
      R => '0'
    );
\dlti_load_2_reg_379_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => A(8),
      Q => dlti_load_2_reg_379(8),
      R => '0'
    );
\dlti_load_2_reg_379_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => A(9),
      Q => dlti_load_2_reg_379(9),
      R => '0'
    );
\dlti_load_4_reg_396_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(2),
      D => \dlti_load_4_reg_396_reg[15]_1\(0),
      Q => dlti_load_4_reg_396(0),
      R => '0'
    );
\dlti_load_4_reg_396_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(2),
      D => \dlti_load_4_reg_396_reg[15]_1\(10),
      Q => dlti_load_4_reg_396(10),
      R => '0'
    );
\dlti_load_4_reg_396_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(2),
      D => \dlti_load_4_reg_396_reg[15]_1\(11),
      Q => dlti_load_4_reg_396(11),
      R => '0'
    );
\dlti_load_4_reg_396_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(2),
      D => \dlti_load_4_reg_396_reg[15]_1\(12),
      Q => dlti_load_4_reg_396(12),
      R => '0'
    );
\dlti_load_4_reg_396_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(2),
      D => \dlti_load_4_reg_396_reg[15]_1\(13),
      Q => dlti_load_4_reg_396(13),
      R => '0'
    );
\dlti_load_4_reg_396_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(2),
      D => \dlti_load_4_reg_396_reg[15]_1\(14),
      Q => dlti_load_4_reg_396(14),
      R => '0'
    );
\dlti_load_4_reg_396_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(2),
      D => \dlti_load_4_reg_396_reg[15]_1\(15),
      Q => dlti_load_4_reg_396(15),
      R => '0'
    );
\dlti_load_4_reg_396_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(2),
      D => \dlti_load_4_reg_396_reg[15]_1\(1),
      Q => dlti_load_4_reg_396(1),
      R => '0'
    );
\dlti_load_4_reg_396_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(2),
      D => \dlti_load_4_reg_396_reg[15]_1\(2),
      Q => dlti_load_4_reg_396(2),
      R => '0'
    );
\dlti_load_4_reg_396_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(2),
      D => \dlti_load_4_reg_396_reg[15]_1\(3),
      Q => dlti_load_4_reg_396(3),
      R => '0'
    );
\dlti_load_4_reg_396_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(2),
      D => \dlti_load_4_reg_396_reg[15]_1\(4),
      Q => dlti_load_4_reg_396(4),
      R => '0'
    );
\dlti_load_4_reg_396_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(2),
      D => \dlti_load_4_reg_396_reg[15]_1\(5),
      Q => dlti_load_4_reg_396(5),
      R => '0'
    );
\dlti_load_4_reg_396_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(2),
      D => \dlti_load_4_reg_396_reg[15]_1\(6),
      Q => dlti_load_4_reg_396(6),
      R => '0'
    );
\dlti_load_4_reg_396_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(2),
      D => \dlti_load_4_reg_396_reg[15]_1\(7),
      Q => dlti_load_4_reg_396(7),
      R => '0'
    );
\dlti_load_4_reg_396_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(2),
      D => \dlti_load_4_reg_396_reg[15]_1\(8),
      Q => dlti_load_4_reg_396(8),
      R => '0'
    );
\dlti_load_4_reg_396_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(2),
      D => \dlti_load_4_reg_396_reg[15]_1\(9),
      Q => dlti_load_4_reg_396(9),
      R => '0'
    );
grp_upzero_fu_461_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_cs_fsm_reg[7]_0\(3),
      I2 => grp_upzero_fu_461_ap_start_reg,
      O => \ap_CS_fsm_reg[9]\
    );
\i_fu_64[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_64(0),
      O => grp_fu_174_p2(0)
    );
\i_fu_64[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_64(0),
      I1 => i_fu_64(1),
      O => grp_fu_174_p2(1)
    );
\i_fu_64[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(0),
      I1 => grp_upzero_fu_461_ap_start_reg,
      O => i_fu_640
    );
\i_fu_64[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => i_fu_64(2),
      I2 => i_fu_64(0),
      I3 => i_fu_64(1),
      O => i_fu_6402_out
    );
\i_fu_64[2]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_fu_64(2),
      I1 => i_fu_64(1),
      I2 => i_fu_64(0),
      O => grp_fu_174_p2(2)
    );
\i_fu_64_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_6402_out,
      D => grp_fu_174_p2(0),
      Q => i_fu_64(0),
      R => i_fu_640
    );
\i_fu_64_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_6402_out,
      D => grp_fu_174_p2(1),
      Q => i_fu_64(1),
      R => i_fu_640
    );
\i_fu_64_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_6402_out,
      D => grp_fu_174_p2(2),
      Q => i_fu_64(2),
      R => i_fu_640
    );
\icmp_ln535_reg_330[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => \icmp_ln535_reg_330[0]_i_2__0_n_20\,
      I1 => \icmp_ln535_reg_330[0]_i_3__0_n_20\,
      I2 => \icmp_ln535_reg_330[0]_i_4__0_n_20\,
      I3 => \^ap_cs_fsm_reg[7]_0\(0),
      I4 => icmp_ln535_reg_330,
      O => \icmp_ln535_reg_330[0]_i_1__0_n_20\
    );
\icmp_ln535_reg_330[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ram_reg_bram_0(3),
      I1 => ram_reg_bram_0(4),
      I2 => ram_reg_bram_0(1),
      I3 => ram_reg_bram_0(6),
      I4 => ram_reg_bram_0(7),
      I5 => ram_reg_bram_0(13),
      O => \icmp_ln535_reg_330[0]_i_2__0_n_20\
    );
\icmp_ln535_reg_330[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ram_reg_bram_0(10),
      I1 => ram_reg_bram_0(2),
      I2 => ram_reg_bram_0(12),
      I3 => ram_reg_bram_0(9),
      O => \icmp_ln535_reg_330[0]_i_3__0_n_20\
    );
\icmp_ln535_reg_330[0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ram_reg_bram_0(8),
      I1 => ram_reg_bram_0(5),
      I2 => ram_reg_bram_0(11),
      I3 => ram_reg_bram_0(0),
      O => \icmp_ln535_reg_330[0]_i_4__0_n_20\
    );
\icmp_ln535_reg_330_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln535_reg_330[0]_i_1__0_n_20\,
      Q => icmp_ln535_reg_330,
      R => '0'
    );
mul_16s_16s_32_1_1_U55: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_16s_32_1_1
     port map (
      A(15 downto 0) => A(15 downto 0),
      P(13 downto 0) => P(13 downto 0),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[3]\(1 downto 0) => \ap_CS_fsm_reg[3]_0\(1 downto 0),
      \ap_CS_fsm_reg[3]_0\(5 downto 0) => \ap_CS_fsm_reg[3]_1\(5 downto 0),
      \ap_CS_fsm_reg[3]_1\(7 downto 0) => \ap_CS_fsm_reg[3]_2\(7 downto 0),
      \ap_CS_fsm_reg[3]_2\(7 downto 0) => \ap_CS_fsm_reg[3]_3\(7 downto 0),
      ap_clk => ap_clk,
      \ram_reg_0_7_30_30_i_2__0\(1 downto 0) => \^ap_cs_fsm_reg[7]_0\(1 downto 0),
      \ram_reg_0_7_30_30_i_2__0_0\(23 downto 0) => \ram_reg_0_7_30_30_i_2__0\(23 downto 0)
    );
\q0[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8AAA8A00"
    )
        port map (
      I0 => ram_reg_bram_0_0(1),
      I1 => i_fu_6402_out,
      I2 => \q0[31]_i_2__0_n_20\,
      I3 => Q(1),
      I4 => ram_reg_bram_0_1,
      I5 => \q0_reg[0]\,
      O => \^ap_cs_fsm_reg[4]_1\(0)
    );
\q0[31]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \^ap_cs_fsm_reg[7]_0\(1),
      O => \q0[31]_i_2__0_n_20\
    );
\ram_reg_0_7_0_0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20EC202000000000"
    )
        port map (
      I0 => grp_reset_fu_243_dec_del_bph_we0,
      I1 => ram_reg_bram_0_0(1),
      I2 => ram_reg_bram_0_0(0),
      I3 => \q0[31]_i_2__0_n_20\,
      I4 => Q(1),
      I5 => \^ap_cs_fsm_reg[4]_1\(0),
      O => \ap_CS_fsm_reg[4]_0\
    );
\ram_reg_0_7_0_0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => i_fu_64(0),
      I1 => ap_CS_fsm_state3,
      I2 => \^ap_cs_fsm_reg[7]_0\(1),
      I3 => bli_addr_reg_364(0),
      O => grp_upzero_fu_461_bli_address0(0)
    );
\ram_reg_0_7_0_0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => i_fu_64(1),
      I1 => ap_CS_fsm_state3,
      I2 => \^ap_cs_fsm_reg[7]_0\(1),
      I3 => bli_addr_reg_364(1),
      O => grp_upzero_fu_461_bli_address0(1)
    );
\ram_reg_0_7_0_0_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => i_fu_64(2),
      I1 => ap_CS_fsm_state3,
      I2 => \^ap_cs_fsm_reg[7]_0\(1),
      I3 => bli_addr_reg_364(2),
      O => grp_upzero_fu_461_bli_address0(2)
    );
\ram_reg_bram_0_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dlti_load_4_reg_396(13),
      I1 => \^ap_cs_fsm_reg[7]_0\(3),
      I2 => dlti_load_2_reg_379(13),
      I3 => ap_CS_fsm_state7,
      I4 => ram_reg_bram_0(13),
      O => \dlti_load_4_reg_396_reg[15]_0\(13)
    );
\ram_reg_bram_0_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dlti_load_4_reg_396(12),
      I1 => \^ap_cs_fsm_reg[7]_0\(3),
      I2 => dlti_load_2_reg_379(12),
      I3 => ap_CS_fsm_state7,
      I4 => ram_reg_bram_0(12),
      O => \dlti_load_4_reg_396_reg[15]_0\(12)
    );
\ram_reg_bram_0_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dlti_load_4_reg_396(11),
      I1 => \^ap_cs_fsm_reg[7]_0\(3),
      I2 => dlti_load_2_reg_379(11),
      I3 => ap_CS_fsm_state7,
      I4 => ram_reg_bram_0(11),
      O => \dlti_load_4_reg_396_reg[15]_0\(11)
    );
\ram_reg_bram_0_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dlti_load_4_reg_396(10),
      I1 => \^ap_cs_fsm_reg[7]_0\(3),
      I2 => dlti_load_2_reg_379(10),
      I3 => ap_CS_fsm_state7,
      I4 => ram_reg_bram_0(10),
      O => \dlti_load_4_reg_396_reg[15]_0\(10)
    );
\ram_reg_bram_0_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dlti_load_4_reg_396(9),
      I1 => \^ap_cs_fsm_reg[7]_0\(3),
      I2 => dlti_load_2_reg_379(9),
      I3 => ap_CS_fsm_state7,
      I4 => ram_reg_bram_0(9),
      O => \dlti_load_4_reg_396_reg[15]_0\(9)
    );
\ram_reg_bram_0_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dlti_load_4_reg_396(8),
      I1 => \^ap_cs_fsm_reg[7]_0\(3),
      I2 => dlti_load_2_reg_379(8),
      I3 => ap_CS_fsm_state7,
      I4 => ram_reg_bram_0(8),
      O => \dlti_load_4_reg_396_reg[15]_0\(8)
    );
\ram_reg_bram_0_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dlti_load_4_reg_396(7),
      I1 => \^ap_cs_fsm_reg[7]_0\(3),
      I2 => dlti_load_2_reg_379(7),
      I3 => ap_CS_fsm_state7,
      I4 => ram_reg_bram_0(7),
      O => \dlti_load_4_reg_396_reg[15]_0\(7)
    );
\ram_reg_bram_0_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dlti_load_4_reg_396(6),
      I1 => \^ap_cs_fsm_reg[7]_0\(3),
      I2 => dlti_load_2_reg_379(6),
      I3 => ap_CS_fsm_state7,
      I4 => ram_reg_bram_0(6),
      O => \dlti_load_4_reg_396_reg[15]_0\(6)
    );
\ram_reg_bram_0_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dlti_load_4_reg_396(5),
      I1 => \^ap_cs_fsm_reg[7]_0\(3),
      I2 => dlti_load_2_reg_379(5),
      I3 => ap_CS_fsm_state7,
      I4 => ram_reg_bram_0(5),
      O => \dlti_load_4_reg_396_reg[15]_0\(5)
    );
\ram_reg_bram_0_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dlti_load_4_reg_396(4),
      I1 => \^ap_cs_fsm_reg[7]_0\(3),
      I2 => dlti_load_2_reg_379(4),
      I3 => ap_CS_fsm_state7,
      I4 => ram_reg_bram_0(4),
      O => \dlti_load_4_reg_396_reg[15]_0\(4)
    );
\ram_reg_bram_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000000"
    )
        port map (
      I0 => ram_reg_bram_0_0(1),
      I1 => ap_CS_fsm_state7,
      I2 => \^ap_cs_fsm_reg[7]_0\(2),
      I3 => \ram_reg_bram_0_i_42__0_n_20\,
      I4 => ap_CS_fsm_state2,
      I5 => Q(1),
      O => delay_dhx_ce1
    );
\ram_reg_bram_0_i_20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dlti_load_4_reg_396(3),
      I1 => \^ap_cs_fsm_reg[7]_0\(3),
      I2 => dlti_load_2_reg_379(3),
      I3 => ap_CS_fsm_state7,
      I4 => ram_reg_bram_0(3),
      O => \dlti_load_4_reg_396_reg[15]_0\(3)
    );
\ram_reg_bram_0_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dlti_load_4_reg_396(2),
      I1 => \^ap_cs_fsm_reg[7]_0\(3),
      I2 => dlti_load_2_reg_379(2),
      I3 => ap_CS_fsm_state7,
      I4 => ram_reg_bram_0(2),
      O => \dlti_load_4_reg_396_reg[15]_0\(2)
    );
\ram_reg_bram_0_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dlti_load_4_reg_396(1),
      I1 => \^ap_cs_fsm_reg[7]_0\(3),
      I2 => dlti_load_2_reg_379(1),
      I3 => ap_CS_fsm_state7,
      I4 => ram_reg_bram_0(1),
      O => \dlti_load_4_reg_396_reg[15]_0\(1)
    );
\ram_reg_bram_0_i_23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dlti_load_4_reg_396(0),
      I1 => \^ap_cs_fsm_reg[7]_0\(3),
      I2 => dlti_load_2_reg_379(0),
      I3 => ap_CS_fsm_state7,
      I4 => ram_reg_bram_0(0),
      O => \dlti_load_4_reg_396_reg[15]_0\(0)
    );
\ram_reg_bram_0_i_24__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_0(1),
      I1 => grp_encode_fu_333_delay_dhx_d0(15),
      O => \ap_CS_fsm_reg[4]_3\(15)
    );
\ram_reg_bram_0_i_25__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_0(1),
      I1 => grp_encode_fu_333_delay_dhx_d0(14),
      O => \ap_CS_fsm_reg[4]_3\(14)
    );
\ram_reg_bram_0_i_26__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_0(1),
      I1 => grp_encode_fu_333_delay_dhx_d0(13),
      O => \ap_CS_fsm_reg[4]_3\(13)
    );
\ram_reg_bram_0_i_27__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_0(1),
      I1 => grp_encode_fu_333_delay_dhx_d0(12),
      O => \ap_CS_fsm_reg[4]_3\(12)
    );
\ram_reg_bram_0_i_28__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_0(1),
      I1 => grp_encode_fu_333_delay_dhx_d0(11),
      O => \ap_CS_fsm_reg[4]_3\(11)
    );
\ram_reg_bram_0_i_29__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_0(1),
      I1 => grp_encode_fu_333_delay_dhx_d0(10),
      O => \ap_CS_fsm_reg[4]_3\(10)
    );
\ram_reg_bram_0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF000000"
    )
        port map (
      I0 => grp_upzero_fu_461_dlti_ce0,
      I1 => Q(1),
      I2 => ram_reg_bram_0_1,
      I3 => ram_reg_bram_0_2(0),
      I4 => ram_reg_bram_0_0(0),
      I5 => ram_reg_bram_0_0(1),
      O => delay_dhx_ce0
    );
\ram_reg_bram_0_i_30__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_0(1),
      I1 => grp_encode_fu_333_delay_dhx_d0(9),
      O => \ap_CS_fsm_reg[4]_3\(9)
    );
\ram_reg_bram_0_i_31__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_0(1),
      I1 => grp_encode_fu_333_delay_dhx_d0(8),
      O => \ap_CS_fsm_reg[4]_3\(8)
    );
\ram_reg_bram_0_i_32__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_0(1),
      I1 => grp_encode_fu_333_delay_dhx_d0(7),
      O => \ap_CS_fsm_reg[4]_3\(7)
    );
\ram_reg_bram_0_i_33__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_0(1),
      I1 => grp_encode_fu_333_delay_dhx_d0(6),
      O => \ap_CS_fsm_reg[4]_3\(6)
    );
\ram_reg_bram_0_i_34__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_0(1),
      I1 => grp_encode_fu_333_delay_dhx_d0(5),
      O => \ap_CS_fsm_reg[4]_3\(5)
    );
\ram_reg_bram_0_i_35__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_0(1),
      I1 => grp_encode_fu_333_delay_dhx_d0(4),
      O => \ap_CS_fsm_reg[4]_3\(4)
    );
\ram_reg_bram_0_i_36__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_0(1),
      I1 => grp_encode_fu_333_delay_dhx_d0(3),
      O => \ap_CS_fsm_reg[4]_3\(3)
    );
\ram_reg_bram_0_i_37__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_0(1),
      I1 => grp_encode_fu_333_delay_dhx_d0(2),
      O => \ap_CS_fsm_reg[4]_3\(2)
    );
\ram_reg_bram_0_i_38__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_0(1),
      I1 => grp_encode_fu_333_delay_dhx_d0(1),
      O => \ap_CS_fsm_reg[4]_3\(1)
    );
\ram_reg_bram_0_i_39__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_0(1),
      I1 => grp_encode_fu_333_delay_dhx_d0(0),
      O => \ap_CS_fsm_reg[4]_3\(0)
    );
\ram_reg_bram_0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2223"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \^ap_cs_fsm_reg[7]_0\(3),
      I2 => ap_CS_fsm_state5,
      I3 => \^ap_cs_fsm_reg[7]_0\(2),
      O => \ap_CS_fsm_reg[6]_0\(1)
    );
\ram_reg_bram_0_i_40__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80000"
    )
        port map (
      I0 => ram_reg_bram_0_0(1),
      I1 => \^ap_cs_fsm_reg[7]_0\(2),
      I2 => ap_CS_fsm_state7,
      I3 => \^ap_cs_fsm_reg[7]_0\(3),
      I4 => Q(1),
      O => \ap_CS_fsm_reg[4]_2\(0)
    );
\ram_reg_bram_0_i_41__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8FF00A8A80000"
    )
        port map (
      I0 => Q(1),
      I1 => \ram_reg_bram_0_i_48__0_n_20\,
      I2 => \^ap_cs_fsm_reg[7]_0\(2),
      I3 => ram_reg_bram_0_0(0),
      I4 => ram_reg_bram_0_0(1),
      I5 => grp_reset_fu_243_dec_del_dhx_we0,
      O => \ap_CS_fsm_reg[10]\(0)
    );
\ram_reg_bram_0_i_42__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(3),
      I1 => ap_CS_fsm_state5,
      O => \ram_reg_bram_0_i_42__0_n_20\
    );
\ram_reg_bram_0_i_43__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFDFFFD"
    )
        port map (
      I0 => \ram_reg_bram_0_i_49__0_n_20\,
      I1 => \^ap_cs_fsm_reg[7]_0\(3),
      I2 => ap_CS_fsm_state5,
      I3 => i_fu_6402_out,
      I4 => icmp_ln535_reg_330,
      O => grp_upzero_fu_461_dlti_ce0
    );
\ram_reg_bram_0_i_45__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF02"
    )
        port map (
      I0 => i_fu_64(2),
      I1 => ap_NS_fsm(4),
      I2 => ap_CS_fsm_state5,
      I3 => \^ap_cs_fsm_reg[7]_0\(2),
      I4 => ap_CS_fsm_state7,
      I5 => \^ap_cs_fsm_reg[7]_0\(3),
      O => grp_upzero_fu_461_dlti_address0(2)
    );
\ram_reg_bram_0_i_46__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2323232323232322"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \^ap_cs_fsm_reg[7]_0\(3),
      I2 => \^ap_cs_fsm_reg[7]_0\(2),
      I3 => i_fu_64(1),
      I4 => ap_NS_fsm(4),
      I5 => ap_CS_fsm_state5,
      O => grp_upzero_fu_461_dlti_address0(1)
    );
\ram_reg_bram_0_i_47__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDDFFFFFFDC"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \^ap_cs_fsm_reg[7]_0\(3),
      I2 => i_fu_64(0),
      I3 => ap_CS_fsm_state7,
      I4 => \^ap_cs_fsm_reg[7]_0\(2),
      I5 => ap_NS_fsm(4),
      O => grp_upzero_fu_461_dlti_address0(0)
    );
\ram_reg_bram_0_i_48__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(3),
      I1 => ap_CS_fsm_state7,
      O => \ram_reg_bram_0_i_48__0_n_20\
    );
\ram_reg_bram_0_i_49__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1101111111111111"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \^ap_cs_fsm_reg[7]_0\(2),
      I2 => i_fu_64(1),
      I3 => i_fu_64(0),
      I4 => i_fu_64(2),
      I5 => ap_CS_fsm_state2,
      O => \ram_reg_bram_0_i_49__0_n_20\
    );
\ram_reg_bram_0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(2),
      I1 => ap_CS_fsm_state5,
      I2 => \^ap_cs_fsm_reg[7]_0\(3),
      I3 => ap_CS_fsm_state7,
      O => \ap_CS_fsm_reg[6]_0\(0)
    );
\ram_reg_bram_0_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dlti_load_4_reg_396(15),
      I1 => \^ap_cs_fsm_reg[7]_0\(3),
      I2 => dlti_load_2_reg_379(15),
      I3 => ap_CS_fsm_state7,
      I4 => ram_reg_bram_0(13),
      O => \dlti_load_4_reg_396_reg[15]_0\(15)
    );
\ram_reg_bram_0_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dlti_load_4_reg_396(14),
      I1 => \^ap_cs_fsm_reg[7]_0\(3),
      I2 => dlti_load_2_reg_379(14),
      I3 => ap_CS_fsm_state7,
      I4 => ram_reg_bram_0(13),
      O => \dlti_load_4_reg_396_reg[15]_0\(14)
    );
\reg_180[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => ap_CS_fsm_state7,
      I2 => \^ap_cs_fsm_reg[7]_0\(2),
      O => \reg_180[15]_i_1__0_n_20\
    );
\reg_180_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__0_n_20\,
      D => \reg_180_reg[15]_0\(0),
      Q => grp_encode_fu_333_delay_dhx_d0(0),
      R => '0'
    );
\reg_180_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__0_n_20\,
      D => \reg_180_reg[15]_0\(10),
      Q => grp_encode_fu_333_delay_dhx_d0(10),
      R => '0'
    );
\reg_180_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__0_n_20\,
      D => \reg_180_reg[15]_0\(11),
      Q => grp_encode_fu_333_delay_dhx_d0(11),
      R => '0'
    );
\reg_180_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__0_n_20\,
      D => \reg_180_reg[15]_0\(12),
      Q => grp_encode_fu_333_delay_dhx_d0(12),
      R => '0'
    );
\reg_180_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__0_n_20\,
      D => \reg_180_reg[15]_0\(13),
      Q => grp_encode_fu_333_delay_dhx_d0(13),
      R => '0'
    );
\reg_180_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__0_n_20\,
      D => \reg_180_reg[15]_0\(14),
      Q => grp_encode_fu_333_delay_dhx_d0(14),
      R => '0'
    );
\reg_180_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__0_n_20\,
      D => \reg_180_reg[15]_0\(15),
      Q => grp_encode_fu_333_delay_dhx_d0(15),
      R => '0'
    );
\reg_180_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__0_n_20\,
      D => \reg_180_reg[15]_0\(1),
      Q => grp_encode_fu_333_delay_dhx_d0(1),
      R => '0'
    );
\reg_180_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__0_n_20\,
      D => \reg_180_reg[15]_0\(2),
      Q => grp_encode_fu_333_delay_dhx_d0(2),
      R => '0'
    );
\reg_180_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__0_n_20\,
      D => \reg_180_reg[15]_0\(3),
      Q => grp_encode_fu_333_delay_dhx_d0(3),
      R => '0'
    );
\reg_180_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__0_n_20\,
      D => \reg_180_reg[15]_0\(4),
      Q => grp_encode_fu_333_delay_dhx_d0(4),
      R => '0'
    );
\reg_180_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__0_n_20\,
      D => \reg_180_reg[15]_0\(5),
      Q => grp_encode_fu_333_delay_dhx_d0(5),
      R => '0'
    );
\reg_180_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__0_n_20\,
      D => \reg_180_reg[15]_0\(6),
      Q => grp_encode_fu_333_delay_dhx_d0(6),
      R => '0'
    );
\reg_180_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__0_n_20\,
      D => \reg_180_reg[15]_0\(7),
      Q => grp_encode_fu_333_delay_dhx_d0(7),
      R => '0'
    );
\reg_180_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__0_n_20\,
      D => \reg_180_reg[15]_0\(8),
      Q => grp_encode_fu_333_delay_dhx_d0(8),
      R => '0'
    );
\reg_180_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__0_n_20\,
      D => \reg_180_reg[15]_0\(9),
      Q => grp_encode_fu_333_delay_dhx_d0(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_decode is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CEB2 : out STD_LOGIC;
    CEA2 : out STD_LOGIC;
    \idx_fu_270_reg[1]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \xa2_2_fu_254_reg[35]_0\ : out STD_LOGIC_VECTOR ( 33 downto 0 );
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DINADIN : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[3]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_decode_fu_399_dec_ah2_o_ap_vld : out STD_LOGIC;
    \ap_CS_fsm_reg[10]_0\ : out STD_LOGIC;
    grp_decode_fu_399_dec_al2_o : out STD_LOGIC_VECTOR ( 14 downto 0 );
    grp_decode_fu_399_dec_al1_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_decode_fu_399_dec_ah1_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_decode_fu_399_dec_ah2_o : out STD_LOGIC_VECTOR ( 14 downto 0 );
    grp_decode_fu_399_dec_rlt1_o : out STD_LOGIC_VECTOR ( 30 downto 0 );
    grp_decode_fu_399_dec_rlt2_o : out STD_LOGIC_VECTOR ( 30 downto 0 );
    grp_decode_fu_399_dec_detl_o : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \trunc_ln12_reg_2119_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_decode_fu_399_dec_nbh_o : out STD_LOGIC_VECTOR ( 14 downto 0 );
    grp_decode_fu_399_dec_plt1_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_decode_fu_399_dec_plt2_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_decode_fu_399_dec_rh1_o : out STD_LOGIC_VECTOR ( 30 downto 0 );
    grp_decode_fu_399_dec_rh2_o : out STD_LOGIC_VECTOR ( 30 downto 0 );
    grp_decode_fu_399_dec_deth_o : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \trunc_ln522_2_reg_2129_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_decode_fu_399_dec_ph1_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_decode_fu_399_dec_ph2_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \xa2_2_fu_254_reg[43]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_0_in : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_reset_fu_243_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_4\ : out STD_LOGIC;
    dec_del_dltx_ce0 : out STD_LOGIC;
    dec_del_dhx_ce0 : out STD_LOGIC;
    \trunc_ln522_2_reg_2129_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dec_detl_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]_5\ : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dec_del_bph_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[5]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[3]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_7\ : out STD_LOGIC;
    dec_del_dltx_ce1 : out STD_LOGIC;
    dec_del_dhx_ce1 : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    accumd_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[7]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_decode_fu_399_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC;
    d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[7]_rep\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DINBDIN : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \idx_fu_250_reg[1]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[7]_rep_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    \dlti_load_2_reg_379_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    B : in STD_LOGIC_VECTOR ( 11 downto 0 );
    A : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \dec_deth_reg[14]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    q00 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst : in STD_LOGIC;
    \ram_reg_0_7_30_30_i_2__1\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    grp_decode_fu_399_ap_start_reg : in STD_LOGIC;
    dec_al1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dec_al2 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dec_ah1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dec_ah2 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dec_rh2 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    dec_rlt2 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    dec_rh1 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    dec_rlt1 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    dec_ph2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dec_plt2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dec_ph1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dec_plt1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \dec_detl_reg[5]_0\ : in STD_LOGIC;
    \dec_detl_reg[12]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \dec_detl_reg[3]\ : in STD_LOGIC;
    \dec_detl_reg[7]\ : in STD_LOGIC;
    \dec_detl_reg[9]\ : in STD_LOGIC;
    dec_nbh : in STD_LOGIC_VECTOR ( 14 downto 0 );
    sext_ln618_fu_778_p1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \dec_deth_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dec_deth_reg[9]\ : in STD_LOGIC;
    \dec_deth_reg[3]\ : in STD_LOGIC;
    \dec_deth_reg[3]_0\ : in STD_LOGIC;
    \dec_nbh_reg[9]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \dec_nbh_reg[13]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xout2_reg[27]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_reset_fu_243_dec_del_bph_we0 : in STD_LOGIC;
    ram_reg_bram_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_reset_fu_243_ap_start_reg : in STD_LOGIC;
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[1]\ : in STD_LOGIC;
    \q0_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q1_reg[8]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sext_ln617_fu_1398_p1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \dec_deth_reg[3]_1\ : in STD_LOGIC;
    \q0_reg[31]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_reset_fu_243_dec_del_dhx_we0 : in STD_LOGIC;
    \q0_reg[31]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q1_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_180_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dlti_load_4_reg_396_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \trunc_ln12_reg_2119_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DSP_A_B_DATA_INST_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \trunc_ln15_reg_2101_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bpl_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_decode;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_decode is
  signal \^cea2\ : STD_LOGIC;
  signal \^ceb2\ : STD_LOGIC;
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln344_reg_2142 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln347_fu_1197_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln347_reg_2169 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \add_ln347_reg_2169[15]_i_2_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_2169[23]_i_2_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_2169[23]_i_3_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_2169[23]_i_4_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_2169[23]_i_5_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_2169[23]_i_6_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_2169[23]_i_7_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_2169[23]_i_8_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_2169[23]_i_9_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_2169[31]_i_2_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_2169[31]_i_3_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_2169[31]_i_4_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_2169[31]_i_5_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_2169[31]_i_6_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_2169[31]_i_7_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_2169[31]_i_8_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_2169[31]_i_9_n_20\ : STD_LOGIC;
  signal add_ln367_fu_1418_p2 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal add_ln371_reg_2194 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln379_reg_2205 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln405_fu_2031_p2 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^ap_cs_fsm_reg[10]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_20_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal apl1_11_fu_1657_p2 : STD_LOGIC_VECTOR ( 16 downto 5 );
  signal apl1_fu_1276_p2 : STD_LOGIC_VECTOR ( 16 downto 5 );
  signal apl2_8_fu_1540_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal apl2_8_reg_2188 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \apl2_8_reg_2188[15]_i_10_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[15]_i_16_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[15]_i_17_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[15]_i_18_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[15]_i_19_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[15]_i_20_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[15]_i_22_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[15]_i_24_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[15]_i_27_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[15]_i_8_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[15]_i_9_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[7]_i_13_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[7]_i_14_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[7]_i_15_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[7]_i_16_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[7]_i_17_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[7]_i_18_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[7]_i_19_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[7]_i_20_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[7]_i_21_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[7]_i_22_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[7]_i_23_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[7]_i_24_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[7]_i_25_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[7]_i_26_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[7]_i_27_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[7]_i_28_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[7]_i_29_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[7]_i_30_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[7]_i_31_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[7]_i_32_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188[7]_i_33_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188_reg[15]_i_2_n_22\ : STD_LOGIC;
  signal \apl2_8_reg_2188_reg[15]_i_2_n_24\ : STD_LOGIC;
  signal \apl2_8_reg_2188_reg[15]_i_2_n_25\ : STD_LOGIC;
  signal \apl2_8_reg_2188_reg[15]_i_2_n_26\ : STD_LOGIC;
  signal \apl2_8_reg_2188_reg[15]_i_2_n_27\ : STD_LOGIC;
  signal \apl2_8_reg_2188_reg[7]_i_3_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188_reg[7]_i_3_n_21\ : STD_LOGIC;
  signal \apl2_8_reg_2188_reg[7]_i_3_n_22\ : STD_LOGIC;
  signal \apl2_8_reg_2188_reg[7]_i_3_n_23\ : STD_LOGIC;
  signal \apl2_8_reg_2188_reg[7]_i_3_n_24\ : STD_LOGIC;
  signal \apl2_8_reg_2188_reg[7]_i_3_n_25\ : STD_LOGIC;
  signal \apl2_8_reg_2188_reg[7]_i_3_n_26\ : STD_LOGIC;
  signal \apl2_8_reg_2188_reg[7]_i_3_n_27\ : STD_LOGIC;
  signal \apl2_8_reg_2188_reg[7]_i_4_n_20\ : STD_LOGIC;
  signal \apl2_8_reg_2188_reg[7]_i_4_n_21\ : STD_LOGIC;
  signal \apl2_8_reg_2188_reg[7]_i_4_n_22\ : STD_LOGIC;
  signal \apl2_8_reg_2188_reg[7]_i_4_n_23\ : STD_LOGIC;
  signal \apl2_8_reg_2188_reg[7]_i_4_n_24\ : STD_LOGIC;
  signal \apl2_8_reg_2188_reg[7]_i_4_n_25\ : STD_LOGIC;
  signal \apl2_8_reg_2188_reg[7]_i_4_n_26\ : STD_LOGIC;
  signal \apl2_8_reg_2188_reg[7]_i_4_n_27\ : STD_LOGIC;
  signal apl2_fu_1094_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal apl2_reg_2157 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \apl2_reg_2157[15]_i_10_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[15]_i_16_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[15]_i_17_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[15]_i_18_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[15]_i_19_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[15]_i_20_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[15]_i_22_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[15]_i_24_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[15]_i_27_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[15]_i_8_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[15]_i_9_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[7]_i_13_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[7]_i_14_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[7]_i_15_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[7]_i_16_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[7]_i_17_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[7]_i_18_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[7]_i_19_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[7]_i_20_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[7]_i_21_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[7]_i_22_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[7]_i_23_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[7]_i_24_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[7]_i_25_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[7]_i_26_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[7]_i_27_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[7]_i_28_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[7]_i_29_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[7]_i_30_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[7]_i_31_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[7]_i_32_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157[7]_i_33_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157_reg[15]_i_2_n_22\ : STD_LOGIC;
  signal \apl2_reg_2157_reg[15]_i_2_n_24\ : STD_LOGIC;
  signal \apl2_reg_2157_reg[15]_i_2_n_25\ : STD_LOGIC;
  signal \apl2_reg_2157_reg[15]_i_2_n_26\ : STD_LOGIC;
  signal \apl2_reg_2157_reg[15]_i_2_n_27\ : STD_LOGIC;
  signal \apl2_reg_2157_reg[7]_i_3_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157_reg[7]_i_3_n_21\ : STD_LOGIC;
  signal \apl2_reg_2157_reg[7]_i_3_n_22\ : STD_LOGIC;
  signal \apl2_reg_2157_reg[7]_i_3_n_23\ : STD_LOGIC;
  signal \apl2_reg_2157_reg[7]_i_3_n_24\ : STD_LOGIC;
  signal \apl2_reg_2157_reg[7]_i_3_n_25\ : STD_LOGIC;
  signal \apl2_reg_2157_reg[7]_i_3_n_26\ : STD_LOGIC;
  signal \apl2_reg_2157_reg[7]_i_3_n_27\ : STD_LOGIC;
  signal \apl2_reg_2157_reg[7]_i_4_n_20\ : STD_LOGIC;
  signal \apl2_reg_2157_reg[7]_i_4_n_21\ : STD_LOGIC;
  signal \apl2_reg_2157_reg[7]_i_4_n_22\ : STD_LOGIC;
  signal \apl2_reg_2157_reg[7]_i_4_n_23\ : STD_LOGIC;
  signal \apl2_reg_2157_reg[7]_i_4_n_24\ : STD_LOGIC;
  signal \apl2_reg_2157_reg[7]_i_4_n_25\ : STD_LOGIC;
  signal \apl2_reg_2157_reg[7]_i_4_n_26\ : STD_LOGIC;
  signal \apl2_reg_2157_reg[7]_i_4_n_27\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \dec_ah1[0]_i_10_n_20\ : STD_LOGIC;
  signal \dec_ah1[0]_i_11_n_20\ : STD_LOGIC;
  signal \dec_ah1[0]_i_12_n_20\ : STD_LOGIC;
  signal \dec_ah1[0]_i_2_n_20\ : STD_LOGIC;
  signal \dec_ah1[0]_i_4_n_20\ : STD_LOGIC;
  signal \dec_ah1[0]_i_5_n_20\ : STD_LOGIC;
  signal \dec_ah1[0]_i_6_n_20\ : STD_LOGIC;
  signal \dec_ah1[0]_i_7_n_20\ : STD_LOGIC;
  signal \dec_ah1[0]_i_8_n_20\ : STD_LOGIC;
  signal \dec_ah1[0]_i_9_n_20\ : STD_LOGIC;
  signal \dec_ah1[10]_i_2_n_20\ : STD_LOGIC;
  signal \dec_ah1[10]_i_3_n_20\ : STD_LOGIC;
  signal \dec_ah1[11]_i_2_n_20\ : STD_LOGIC;
  signal \dec_ah1[11]_i_3_n_20\ : STD_LOGIC;
  signal \dec_ah1[11]_i_4_n_20\ : STD_LOGIC;
  signal \dec_ah1[11]_i_5_n_20\ : STD_LOGIC;
  signal \dec_ah1[12]_i_2_n_20\ : STD_LOGIC;
  signal \dec_ah1[12]_i_3_n_20\ : STD_LOGIC;
  signal \dec_ah1[12]_i_4_n_20\ : STD_LOGIC;
  signal \dec_ah1[13]_i_2_n_20\ : STD_LOGIC;
  signal \dec_ah1[13]_i_3_n_20\ : STD_LOGIC;
  signal \dec_ah1[13]_i_4_n_20\ : STD_LOGIC;
  signal \dec_ah1[14]_i_2_n_20\ : STD_LOGIC;
  signal \dec_ah1[14]_i_3_n_20\ : STD_LOGIC;
  signal \dec_ah1[14]_i_4_n_20\ : STD_LOGIC;
  signal \dec_ah1[14]_i_5_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_10_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_11_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_13_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_14_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_17_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_18_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_19_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_20_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_22_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_23_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_24_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_25_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_26_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_27_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_28_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_29_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_30_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_31_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_32_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_33_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_34_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_35_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_36_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_37_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_38_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_39_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_40_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_41_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_42_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_43_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_44_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_45_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_46_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_47_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_48_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_49_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_4_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_50_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_51_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_52_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_53_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_54_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_55_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_56_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_57_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_58_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_59_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_60_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_61_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_62_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_63_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_64_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_65_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_66_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_67_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_68_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_69_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_70_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_71_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_72_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_73_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_74_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_75_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_76_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_77_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_8_n_20\ : STD_LOGIC;
  signal \dec_ah1[15]_i_9_n_20\ : STD_LOGIC;
  signal \dec_ah1[1]_i_2_n_20\ : STD_LOGIC;
  signal \dec_ah1[1]_i_3_n_20\ : STD_LOGIC;
  signal \dec_ah1[2]_i_2_n_20\ : STD_LOGIC;
  signal \dec_ah1[2]_i_3_n_20\ : STD_LOGIC;
  signal \dec_ah1[2]_i_4_n_20\ : STD_LOGIC;
  signal \dec_ah1[3]_i_2_n_20\ : STD_LOGIC;
  signal \dec_ah1[3]_i_3_n_20\ : STD_LOGIC;
  signal \dec_ah1[3]_i_4_n_20\ : STD_LOGIC;
  signal \dec_ah1[4]_i_10_n_20\ : STD_LOGIC;
  signal \dec_ah1[4]_i_11_n_20\ : STD_LOGIC;
  signal \dec_ah1[4]_i_12_n_20\ : STD_LOGIC;
  signal \dec_ah1[4]_i_13_n_20\ : STD_LOGIC;
  signal \dec_ah1[4]_i_14_n_20\ : STD_LOGIC;
  signal \dec_ah1[4]_i_2_n_20\ : STD_LOGIC;
  signal \dec_ah1[4]_i_3_n_20\ : STD_LOGIC;
  signal \dec_ah1[4]_i_4_n_20\ : STD_LOGIC;
  signal \dec_ah1[4]_i_6_n_20\ : STD_LOGIC;
  signal \dec_ah1[4]_i_7_n_20\ : STD_LOGIC;
  signal \dec_ah1[4]_i_8_n_20\ : STD_LOGIC;
  signal \dec_ah1[4]_i_9_n_20\ : STD_LOGIC;
  signal \dec_ah1[5]_i_2_n_20\ : STD_LOGIC;
  signal \dec_ah1[5]_i_3_n_20\ : STD_LOGIC;
  signal \dec_ah1[5]_i_4_n_20\ : STD_LOGIC;
  signal \dec_ah1[6]_i_2_n_20\ : STD_LOGIC;
  signal \dec_ah1[6]_i_3_n_20\ : STD_LOGIC;
  signal \dec_ah1[6]_i_4_n_20\ : STD_LOGIC;
  signal \dec_ah1[7]_i_2_n_20\ : STD_LOGIC;
  signal \dec_ah1[7]_i_3_n_20\ : STD_LOGIC;
  signal \dec_ah1[7]_i_4_n_20\ : STD_LOGIC;
  signal \dec_ah1[8]_i_2_n_20\ : STD_LOGIC;
  signal \dec_ah1[8]_i_3_n_20\ : STD_LOGIC;
  signal \dec_ah1[8]_i_4_n_20\ : STD_LOGIC;
  signal \dec_ah1[9]_i_2_n_20\ : STD_LOGIC;
  signal \dec_ah1[9]_i_3_n_20\ : STD_LOGIC;
  signal \dec_ah1[9]_i_4_n_20\ : STD_LOGIC;
  signal \dec_ah1_reg[0]_i_3_n_20\ : STD_LOGIC;
  signal \dec_ah1_reg[0]_i_3_n_21\ : STD_LOGIC;
  signal \dec_ah1_reg[0]_i_3_n_22\ : STD_LOGIC;
  signal \dec_ah1_reg[0]_i_3_n_23\ : STD_LOGIC;
  signal \dec_ah1_reg[0]_i_3_n_24\ : STD_LOGIC;
  signal \dec_ah1_reg[0]_i_3_n_25\ : STD_LOGIC;
  signal \dec_ah1_reg[0]_i_3_n_26\ : STD_LOGIC;
  signal \dec_ah1_reg[0]_i_3_n_27\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_12_n_20\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_12_n_21\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_12_n_22\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_12_n_23\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_12_n_24\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_12_n_25\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_12_n_26\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_12_n_27\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_15_n_20\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_15_n_21\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_15_n_22\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_15_n_23\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_15_n_24\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_15_n_25\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_15_n_26\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_15_n_27\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_16_n_20\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_16_n_22\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_16_n_23\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_16_n_24\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_16_n_25\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_16_n_26\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_16_n_27\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_21_n_20\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_21_n_21\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_21_n_22\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_21_n_23\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_21_n_24\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_21_n_25\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_21_n_26\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_21_n_27\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_5_n_27\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_6_n_23\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_6_n_25\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_6_n_26\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_6_n_27\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_7_n_27\ : STD_LOGIC;
  signal \dec_ah1_reg[4]_i_5_n_20\ : STD_LOGIC;
  signal \dec_ah1_reg[4]_i_5_n_21\ : STD_LOGIC;
  signal \dec_ah1_reg[4]_i_5_n_22\ : STD_LOGIC;
  signal \dec_ah1_reg[4]_i_5_n_23\ : STD_LOGIC;
  signal \dec_ah1_reg[4]_i_5_n_24\ : STD_LOGIC;
  signal \dec_ah1_reg[4]_i_5_n_25\ : STD_LOGIC;
  signal \dec_ah1_reg[4]_i_5_n_26\ : STD_LOGIC;
  signal \dec_ah1_reg[4]_i_5_n_27\ : STD_LOGIC;
  signal \dec_ah2[14]_i_10_n_20\ : STD_LOGIC;
  signal \dec_ah2[14]_i_11_n_20\ : STD_LOGIC;
  signal \dec_ah2[14]_i_12_n_20\ : STD_LOGIC;
  signal \dec_ah2[14]_i_13_n_20\ : STD_LOGIC;
  signal \dec_ah2[14]_i_14_n_20\ : STD_LOGIC;
  signal \dec_ah2[14]_i_15_n_20\ : STD_LOGIC;
  signal \dec_ah2[14]_i_16_n_20\ : STD_LOGIC;
  signal \dec_ah2[14]_i_17_n_20\ : STD_LOGIC;
  signal \dec_ah2[14]_i_18_n_20\ : STD_LOGIC;
  signal \dec_ah2[14]_i_19_n_20\ : STD_LOGIC;
  signal \dec_ah2[14]_i_20_n_20\ : STD_LOGIC;
  signal \dec_ah2[14]_i_21_n_20\ : STD_LOGIC;
  signal \dec_ah2[14]_i_22_n_20\ : STD_LOGIC;
  signal \dec_ah2[14]_i_23_n_20\ : STD_LOGIC;
  signal \dec_ah2[14]_i_24_n_20\ : STD_LOGIC;
  signal \dec_ah2[14]_i_25_n_20\ : STD_LOGIC;
  signal \dec_ah2[14]_i_5_n_20\ : STD_LOGIC;
  signal \dec_ah2[14]_i_6_n_20\ : STD_LOGIC;
  signal \dec_ah2[14]_i_7_n_20\ : STD_LOGIC;
  signal \dec_ah2[14]_i_8_n_20\ : STD_LOGIC;
  signal \dec_ah2[14]_i_9_n_20\ : STD_LOGIC;
  signal \dec_ah2_reg[14]_i_2_n_27\ : STD_LOGIC;
  signal \dec_ah2_reg[14]_i_3_n_25\ : STD_LOGIC;
  signal \dec_ah2_reg[14]_i_3_n_26\ : STD_LOGIC;
  signal \dec_ah2_reg[14]_i_3_n_27\ : STD_LOGIC;
  signal \dec_ah2_reg[14]_i_4_n_20\ : STD_LOGIC;
  signal \dec_ah2_reg[14]_i_4_n_21\ : STD_LOGIC;
  signal \dec_ah2_reg[14]_i_4_n_22\ : STD_LOGIC;
  signal \dec_ah2_reg[14]_i_4_n_23\ : STD_LOGIC;
  signal \dec_ah2_reg[14]_i_4_n_24\ : STD_LOGIC;
  signal \dec_ah2_reg[14]_i_4_n_25\ : STD_LOGIC;
  signal \dec_ah2_reg[14]_i_4_n_26\ : STD_LOGIC;
  signal \dec_ah2_reg[14]_i_4_n_27\ : STD_LOGIC;
  signal \dec_al1[0]_i_10_n_20\ : STD_LOGIC;
  signal \dec_al1[0]_i_11_n_20\ : STD_LOGIC;
  signal \dec_al1[0]_i_12_n_20\ : STD_LOGIC;
  signal \dec_al1[0]_i_2_n_20\ : STD_LOGIC;
  signal \dec_al1[0]_i_4_n_20\ : STD_LOGIC;
  signal \dec_al1[0]_i_5_n_20\ : STD_LOGIC;
  signal \dec_al1[0]_i_6_n_20\ : STD_LOGIC;
  signal \dec_al1[0]_i_7_n_20\ : STD_LOGIC;
  signal \dec_al1[0]_i_8_n_20\ : STD_LOGIC;
  signal \dec_al1[0]_i_9_n_20\ : STD_LOGIC;
  signal \dec_al1[10]_i_2_n_20\ : STD_LOGIC;
  signal \dec_al1[10]_i_3_n_20\ : STD_LOGIC;
  signal \dec_al1[11]_i_2_n_20\ : STD_LOGIC;
  signal \dec_al1[11]_i_3_n_20\ : STD_LOGIC;
  signal \dec_al1[11]_i_4_n_20\ : STD_LOGIC;
  signal \dec_al1[12]_i_2_n_20\ : STD_LOGIC;
  signal \dec_al1[12]_i_3_n_20\ : STD_LOGIC;
  signal \dec_al1[12]_i_4_n_20\ : STD_LOGIC;
  signal \dec_al1[13]_i_2_n_20\ : STD_LOGIC;
  signal \dec_al1[13]_i_3_n_20\ : STD_LOGIC;
  signal \dec_al1[13]_i_4_n_20\ : STD_LOGIC;
  signal \dec_al1[13]_i_5_n_20\ : STD_LOGIC;
  signal \dec_al1[13]_i_6_n_20\ : STD_LOGIC;
  signal \dec_al1[13]_i_7_n_20\ : STD_LOGIC;
  signal \dec_al1[14]_i_2_n_20\ : STD_LOGIC;
  signal \dec_al1[14]_i_3_n_20\ : STD_LOGIC;
  signal \dec_al1[14]_i_4_n_20\ : STD_LOGIC;
  signal \dec_al1[14]_i_5_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_10_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_13_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_14_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_15_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_16_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_18_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_19_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_20_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_21_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_22_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_23_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_24_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_25_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_26_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_27_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_28_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_29_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_2_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_30_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_31_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_32_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_33_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_34_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_35_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_36_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_37_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_38_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_39_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_40_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_41_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_42_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_43_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_44_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_45_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_46_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_47_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_48_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_49_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_50_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_51_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_52_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_53_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_54_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_55_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_56_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_57_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_58_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_59_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_60_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_61_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_62_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_63_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_64_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_65_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_66_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_67_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_68_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_69_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_6_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_70_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_71_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_72_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_73_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_74_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_75_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_7_n_20\ : STD_LOGIC;
  signal \dec_al1[15]_i_9_n_20\ : STD_LOGIC;
  signal \dec_al1[1]_i_2_n_20\ : STD_LOGIC;
  signal \dec_al1[1]_i_3_n_20\ : STD_LOGIC;
  signal \dec_al1[2]_i_2_n_20\ : STD_LOGIC;
  signal \dec_al1[2]_i_3_n_20\ : STD_LOGIC;
  signal \dec_al1[2]_i_4_n_20\ : STD_LOGIC;
  signal \dec_al1[3]_i_2_n_20\ : STD_LOGIC;
  signal \dec_al1[3]_i_3_n_20\ : STD_LOGIC;
  signal \dec_al1[3]_i_4_n_20\ : STD_LOGIC;
  signal \dec_al1[4]_i_10_n_20\ : STD_LOGIC;
  signal \dec_al1[4]_i_11_n_20\ : STD_LOGIC;
  signal \dec_al1[4]_i_12_n_20\ : STD_LOGIC;
  signal \dec_al1[4]_i_13_n_20\ : STD_LOGIC;
  signal \dec_al1[4]_i_14_n_20\ : STD_LOGIC;
  signal \dec_al1[4]_i_2_n_20\ : STD_LOGIC;
  signal \dec_al1[4]_i_3_n_20\ : STD_LOGIC;
  signal \dec_al1[4]_i_4_n_20\ : STD_LOGIC;
  signal \dec_al1[4]_i_6_n_20\ : STD_LOGIC;
  signal \dec_al1[4]_i_7_n_20\ : STD_LOGIC;
  signal \dec_al1[4]_i_8_n_20\ : STD_LOGIC;
  signal \dec_al1[4]_i_9_n_20\ : STD_LOGIC;
  signal \dec_al1[5]_i_2_n_20\ : STD_LOGIC;
  signal \dec_al1[5]_i_3_n_20\ : STD_LOGIC;
  signal \dec_al1[5]_i_4_n_20\ : STD_LOGIC;
  signal \dec_al1[6]_i_2_n_20\ : STD_LOGIC;
  signal \dec_al1[6]_i_3_n_20\ : STD_LOGIC;
  signal \dec_al1[6]_i_4_n_20\ : STD_LOGIC;
  signal \dec_al1[7]_i_2_n_20\ : STD_LOGIC;
  signal \dec_al1[7]_i_3_n_20\ : STD_LOGIC;
  signal \dec_al1[7]_i_4_n_20\ : STD_LOGIC;
  signal \dec_al1[8]_i_2_n_20\ : STD_LOGIC;
  signal \dec_al1[8]_i_3_n_20\ : STD_LOGIC;
  signal \dec_al1[8]_i_4_n_20\ : STD_LOGIC;
  signal \dec_al1[9]_i_2_n_20\ : STD_LOGIC;
  signal \dec_al1[9]_i_3_n_20\ : STD_LOGIC;
  signal \dec_al1[9]_i_4_n_20\ : STD_LOGIC;
  signal \dec_al1_reg[0]_i_3_n_20\ : STD_LOGIC;
  signal \dec_al1_reg[0]_i_3_n_21\ : STD_LOGIC;
  signal \dec_al1_reg[0]_i_3_n_22\ : STD_LOGIC;
  signal \dec_al1_reg[0]_i_3_n_23\ : STD_LOGIC;
  signal \dec_al1_reg[0]_i_3_n_24\ : STD_LOGIC;
  signal \dec_al1_reg[0]_i_3_n_25\ : STD_LOGIC;
  signal \dec_al1_reg[0]_i_3_n_26\ : STD_LOGIC;
  signal \dec_al1_reg[0]_i_3_n_27\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_11_n_20\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_11_n_21\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_11_n_22\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_11_n_23\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_11_n_24\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_11_n_25\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_11_n_26\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_11_n_27\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_12_n_20\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_12_n_22\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_12_n_23\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_12_n_24\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_12_n_25\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_12_n_26\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_12_n_27\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_17_n_20\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_17_n_21\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_17_n_22\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_17_n_23\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_17_n_24\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_17_n_25\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_17_n_26\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_17_n_27\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_3_n_27\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_4_n_23\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_4_n_25\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_4_n_26\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_4_n_27\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_5_n_27\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_8_n_20\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_8_n_21\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_8_n_22\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_8_n_23\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_8_n_24\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_8_n_25\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_8_n_26\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_8_n_27\ : STD_LOGIC;
  signal \dec_al1_reg[4]_i_5_n_20\ : STD_LOGIC;
  signal \dec_al1_reg[4]_i_5_n_21\ : STD_LOGIC;
  signal \dec_al1_reg[4]_i_5_n_22\ : STD_LOGIC;
  signal \dec_al1_reg[4]_i_5_n_23\ : STD_LOGIC;
  signal \dec_al1_reg[4]_i_5_n_24\ : STD_LOGIC;
  signal \dec_al1_reg[4]_i_5_n_25\ : STD_LOGIC;
  signal \dec_al1_reg[4]_i_5_n_26\ : STD_LOGIC;
  signal \dec_al1_reg[4]_i_5_n_27\ : STD_LOGIC;
  signal \dec_al2[14]_i_10_n_20\ : STD_LOGIC;
  signal \dec_al2[14]_i_11_n_20\ : STD_LOGIC;
  signal \dec_al2[14]_i_12_n_20\ : STD_LOGIC;
  signal \dec_al2[14]_i_13_n_20\ : STD_LOGIC;
  signal \dec_al2[14]_i_14_n_20\ : STD_LOGIC;
  signal \dec_al2[14]_i_15_n_20\ : STD_LOGIC;
  signal \dec_al2[14]_i_16_n_20\ : STD_LOGIC;
  signal \dec_al2[14]_i_17_n_20\ : STD_LOGIC;
  signal \dec_al2[14]_i_18_n_20\ : STD_LOGIC;
  signal \dec_al2[14]_i_19_n_20\ : STD_LOGIC;
  signal \dec_al2[14]_i_20_n_20\ : STD_LOGIC;
  signal \dec_al2[14]_i_21_n_20\ : STD_LOGIC;
  signal \dec_al2[14]_i_22_n_20\ : STD_LOGIC;
  signal \dec_al2[14]_i_23_n_20\ : STD_LOGIC;
  signal \dec_al2[14]_i_24_n_20\ : STD_LOGIC;
  signal \dec_al2[14]_i_25_n_20\ : STD_LOGIC;
  signal \dec_al2[14]_i_5_n_20\ : STD_LOGIC;
  signal \dec_al2[14]_i_6_n_20\ : STD_LOGIC;
  signal \dec_al2[14]_i_7_n_20\ : STD_LOGIC;
  signal \dec_al2[14]_i_8_n_20\ : STD_LOGIC;
  signal \dec_al2[14]_i_9_n_20\ : STD_LOGIC;
  signal \dec_al2_reg[14]_i_2_n_27\ : STD_LOGIC;
  signal \dec_al2_reg[14]_i_3_n_25\ : STD_LOGIC;
  signal \dec_al2_reg[14]_i_3_n_26\ : STD_LOGIC;
  signal \dec_al2_reg[14]_i_3_n_27\ : STD_LOGIC;
  signal \dec_al2_reg[14]_i_4_n_20\ : STD_LOGIC;
  signal \dec_al2_reg[14]_i_4_n_21\ : STD_LOGIC;
  signal \dec_al2_reg[14]_i_4_n_22\ : STD_LOGIC;
  signal \dec_al2_reg[14]_i_4_n_23\ : STD_LOGIC;
  signal \dec_al2_reg[14]_i_4_n_24\ : STD_LOGIC;
  signal \dec_al2_reg[14]_i_4_n_25\ : STD_LOGIC;
  signal \dec_al2_reg[14]_i_4_n_26\ : STD_LOGIC;
  signal \dec_al2_reg[14]_i_4_n_27\ : STD_LOGIC;
  signal \dec_deth[10]_i_2_n_20\ : STD_LOGIC;
  signal \dec_deth[11]_i_2_n_20\ : STD_LOGIC;
  signal \dec_deth[12]_i_2_n_20\ : STD_LOGIC;
  signal \dec_deth[12]_i_3_n_20\ : STD_LOGIC;
  signal \dec_deth[13]_i_2_n_20\ : STD_LOGIC;
  signal \dec_deth[3]_i_2_n_20\ : STD_LOGIC;
  signal \dec_detl[10]_i_2_n_20\ : STD_LOGIC;
  signal \dec_detl[11]_i_2_n_20\ : STD_LOGIC;
  signal \dec_detl[12]_i_2_n_20\ : STD_LOGIC;
  signal \dec_detl[13]_i_2_n_20\ : STD_LOGIC;
  signal \dec_detl[3]_i_4_n_20\ : STD_LOGIC;
  signal \dec_detl[4]_i_2_n_20\ : STD_LOGIC;
  signal \dec_detl[4]_i_3_n_20\ : STD_LOGIC;
  signal \dec_detl[5]_i_2_n_20\ : STD_LOGIC;
  signal \dec_detl[5]_i_4_n_20\ : STD_LOGIC;
  signal \dec_detl[7]_i_2_n_20\ : STD_LOGIC;
  signal \dec_detl[7]_i_3_n_20\ : STD_LOGIC;
  signal \dec_detl_reg[3]_i_2_n_20\ : STD_LOGIC;
  signal \dec_nbh[9]_i_6_n_20\ : STD_LOGIC;
  signal \dec_nbh[9]_i_7_n_20\ : STD_LOGIC;
  signal \dec_nbh[9]_i_9_n_20\ : STD_LOGIC;
  signal \dec_nbh_reg[9]_i_2_n_20\ : STD_LOGIC;
  signal \dec_nbh_reg[9]_i_2_n_21\ : STD_LOGIC;
  signal \dec_nbh_reg[9]_i_2_n_22\ : STD_LOGIC;
  signal \dec_nbh_reg[9]_i_2_n_23\ : STD_LOGIC;
  signal \dec_nbh_reg[9]_i_2_n_24\ : STD_LOGIC;
  signal \dec_nbh_reg[9]_i_2_n_25\ : STD_LOGIC;
  signal \dec_nbh_reg[9]_i_2_n_26\ : STD_LOGIC;
  signal \dec_nbh_reg[9]_i_2_n_27\ : STD_LOGIC;
  signal \dec_rlt1[23]_i_10_n_20\ : STD_LOGIC;
  signal \dec_rlt1[23]_i_4_n_20\ : STD_LOGIC;
  signal \dec_rlt1[23]_i_5_n_20\ : STD_LOGIC;
  signal \dec_rlt1[23]_i_6_n_20\ : STD_LOGIC;
  signal \dec_rlt1[23]_i_7_n_20\ : STD_LOGIC;
  signal \dec_rlt1[23]_i_8_n_20\ : STD_LOGIC;
  signal \dec_rlt1[23]_i_9_n_20\ : STD_LOGIC;
  signal \dec_rlt1[30]_i_10_n_20\ : STD_LOGIC;
  signal \dec_rlt1[30]_i_11_n_20\ : STD_LOGIC;
  signal \dec_rlt1[30]_i_5_n_20\ : STD_LOGIC;
  signal \dec_rlt1[30]_i_6_n_20\ : STD_LOGIC;
  signal \dec_rlt1[30]_i_7_n_20\ : STD_LOGIC;
  signal \dec_rlt1[30]_i_8_n_20\ : STD_LOGIC;
  signal \dec_rlt1[30]_i_9_n_20\ : STD_LOGIC;
  signal grp_decode_fu_399_accumd_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_decode_fu_399_ap_done : STD_LOGIC;
  signal grp_decode_fu_399_ap_ready : STD_LOGIC;
  signal \^grp_decode_fu_399_dec_ah2_o_ap_vld\ : STD_LOGIC;
  signal grp_decode_fu_399_h_address0 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal grp_decode_fu_399_h_ce0 : STD_LOGIC;
  signal grp_decode_fu_399_xout2_ap_vld : STD_LOGIC;
  signal grp_filtez_fu_433_ap_done : STD_LOGIC;
  signal grp_filtez_fu_433_ap_return : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_filtez_fu_433_ap_start_reg : STD_LOGIC;
  signal grp_filtez_fu_433_n_20 : STD_LOGIC;
  signal grp_filtez_fu_433_n_21 : STD_LOGIC;
  signal grp_filtez_fu_433_n_24 : STD_LOGIC;
  signal grp_fu_454_p2 : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal grp_fu_466_p1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_fu_474_p0 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal grp_fu_485_p4 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal grp_fu_511_p30 : STD_LOGIC;
  signal grp_upzero_fu_443_ap_start_reg : STD_LOGIC;
  signal grp_upzero_fu_443_bli_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_upzero_fu_443_dlt : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_upzero_fu_443_dlti_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_upzero_fu_443_n_112 : STD_LOGIC;
  signal grp_upzero_fu_443_n_113 : STD_LOGIC;
  signal grp_upzero_fu_443_n_114 : STD_LOGIC;
  signal grp_upzero_fu_443_n_115 : STD_LOGIC;
  signal grp_upzero_fu_443_n_116 : STD_LOGIC;
  signal grp_upzero_fu_443_n_117 : STD_LOGIC;
  signal grp_upzero_fu_443_n_118 : STD_LOGIC;
  signal grp_upzero_fu_443_n_119 : STD_LOGIC;
  signal grp_upzero_fu_443_n_120 : STD_LOGIC;
  signal grp_upzero_fu_443_n_121 : STD_LOGIC;
  signal grp_upzero_fu_443_n_122 : STD_LOGIC;
  signal grp_upzero_fu_443_n_123 : STD_LOGIC;
  signal grp_upzero_fu_443_n_124 : STD_LOGIC;
  signal grp_upzero_fu_443_n_125 : STD_LOGIC;
  signal grp_upzero_fu_443_n_126 : STD_LOGIC;
  signal grp_upzero_fu_443_n_127 : STD_LOGIC;
  signal grp_upzero_fu_443_n_128 : STD_LOGIC;
  signal grp_upzero_fu_443_n_129 : STD_LOGIC;
  signal grp_upzero_fu_443_n_130 : STD_LOGIC;
  signal grp_upzero_fu_443_n_131 : STD_LOGIC;
  signal grp_upzero_fu_443_n_132 : STD_LOGIC;
  signal grp_upzero_fu_443_n_133 : STD_LOGIC;
  signal grp_upzero_fu_443_n_134 : STD_LOGIC;
  signal grp_upzero_fu_443_n_135 : STD_LOGIC;
  signal grp_upzero_fu_443_n_136 : STD_LOGIC;
  signal grp_upzero_fu_443_n_137 : STD_LOGIC;
  signal grp_upzero_fu_443_n_138 : STD_LOGIC;
  signal grp_upzero_fu_443_n_139 : STD_LOGIC;
  signal grp_upzero_fu_443_n_140 : STD_LOGIC;
  signal grp_upzero_fu_443_n_141 : STD_LOGIC;
  signal grp_upzero_fu_443_n_142 : STD_LOGIC;
  signal grp_upzero_fu_443_n_143 : STD_LOGIC;
  signal grp_upzero_fu_443_n_144 : STD_LOGIC;
  signal grp_upzero_fu_443_n_145 : STD_LOGIC;
  signal grp_upzero_fu_443_n_146 : STD_LOGIC;
  signal grp_upzero_fu_443_n_147 : STD_LOGIC;
  signal grp_upzero_fu_443_n_148 : STD_LOGIC;
  signal grp_upzero_fu_443_n_149 : STD_LOGIC;
  signal grp_upzero_fu_443_n_150 : STD_LOGIC;
  signal grp_upzero_fu_443_n_151 : STD_LOGIC;
  signal grp_upzero_fu_443_n_152 : STD_LOGIC;
  signal grp_upzero_fu_443_n_153 : STD_LOGIC;
  signal grp_upzero_fu_443_n_154 : STD_LOGIC;
  signal grp_upzero_fu_443_n_155 : STD_LOGIC;
  signal grp_upzero_fu_443_n_156 : STD_LOGIC;
  signal grp_upzero_fu_443_n_157 : STD_LOGIC;
  signal grp_upzero_fu_443_n_76 : STD_LOGIC;
  signal grp_upzero_fu_443_n_79 : STD_LOGIC;
  signal h_address0 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal i_15_fu_1795_p2 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal i_17_fu_2006_p2 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \i_9_fu_270[0]_i_1_n_20\ : STD_LOGIC;
  signal i_9_fu_270_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \i_fu_262[0]_i_1_n_20\ : STD_LOGIC;
  signal i_fu_262_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal icmp_ln535_reg_330 : STD_LOGIC;
  signal idx121_fu_266_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal idx_fu_250_reg : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal ilb_table_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal mul_15s_32s_47_1_1_U110_n_100 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U110_n_101 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U110_n_102 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U110_n_103 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U110_n_104 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U110_n_105 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U110_n_106 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U110_n_107 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U110_n_108 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U110_n_109 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U110_n_110 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U110_n_111 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U110_n_112 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U110_n_113 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U110_n_114 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U110_n_115 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U110_n_116 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U110_n_117 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U110_n_118 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U110_n_119 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U110_n_120 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U110_n_121 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U110_n_122 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U110_n_123 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U110_n_124 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U110_n_125 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U110_n_126 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U110_n_127 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U110_n_128 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U110_n_129 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U110_n_130 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U110_n_54 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U110_n_87 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U110_n_88 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U110_n_89 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U110_n_90 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U110_n_91 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U110_n_92 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U110_n_93 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U110_n_94 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U110_n_95 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U110_n_96 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U110_n_97 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U110_n_98 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U110_n_99 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_33 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_34 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_35 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_36 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_37 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_38 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_39 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_40 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_41 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_42 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_43 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_44 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_45 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_46 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_47 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_48 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_49 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_50 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_51 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_52 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_53 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_54 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_55 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_56 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_57 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_58 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_59 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_60 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_61 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_62 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_63 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_64 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_65 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_66 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_67 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_68 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_69 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_70 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_71 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_72 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_73 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_74 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_75 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_76 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_77 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_78 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_81 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U111_n_82 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U116_n_36 : STD_LOGIC;
  signal mul_16s_32s_47_1_1_U112_n_66 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U113_n_21 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U113_n_22 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U113_n_57 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U113_n_58 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U113_n_59 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U113_n_60 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U113_n_61 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U113_n_62 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U113_n_63 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U113_n_64 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U113_n_65 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U113_n_66 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U113_n_67 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U113_n_68 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U113_n_69 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U113_n_70 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U113_n_71 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U113_n_72 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U113_n_73 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U113_n_74 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U113_n_75 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U113_n_76 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U113_n_77 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U113_n_78 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U113_n_79 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U113_n_80 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U113_n_81 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U113_n_82 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U113_n_83 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U113_n_84 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U113_n_85 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U113_n_86 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U113_n_87 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U113_n_88 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U113_n_89 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U113_n_90 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U114_n_21 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U114_n_22 : STD_LOGIC;
  signal mul_32s_7s_39_1_1_U115_n_20 : STD_LOGIC;
  signal mul_32s_7s_39_1_1_U115_n_21 : STD_LOGIC;
  signal mul_32s_7s_39_1_1_U115_n_22 : STD_LOGIC;
  signal mul_32s_7s_39_1_1_U115_n_23 : STD_LOGIC;
  signal mul_32s_7s_39_1_1_U115_n_61 : STD_LOGIC;
  signal mux_1_1 : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \p_0_out__0\ : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal ram_reg_0_15_0_0_i_10_n_20 : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_11_n_20 : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_13_n_20 : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_14_n_20 : STD_LOGIC;
  signal reg_525 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_5250 : STD_LOGIC;
  signal select_ln624_fu_835_p3 : STD_LOGIC_VECTOR ( 14 downto 11 );
  signal sext_ln333_1_fu_1772_p1 : STD_LOGIC_VECTOR ( 38 downto 4 );
  signal sext_ln333_fu_1763_p1 : STD_LOGIC_VECTOR ( 36 downto 2 );
  signal sext_ln386_fu_1767_p1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sext_ln570_fu_998_p1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sext_ln580_4_fu_1084_p1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sext_ln580_6_fu_1530_p1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sext_ln599_2_fu_1646_p1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sext_ln599_fu_1265_p1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sext_ln617_fu_805_p1 : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal sext_ln620_reg_2178 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sub_ln378_fu_1725_p20_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sub_ln378_reg_2200 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sub_ln378_reg_2200[15]_i_2_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_2200[15]_i_3_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_2200[15]_i_4_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_2200[15]_i_5_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_2200[15]_i_6_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_2200[15]_i_7_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_2200[15]_i_8_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_2200[15]_i_9_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_2200[23]_i_2_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_2200[23]_i_3_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_2200[23]_i_4_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_2200[23]_i_5_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_2200[23]_i_6_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_2200[23]_i_7_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_2200[23]_i_8_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_2200[23]_i_9_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_2200[31]_i_2_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_2200[31]_i_3_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_2200[31]_i_4_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_2200[31]_i_5_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_2200[31]_i_6_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_2200[31]_i_7_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_2200[31]_i_8_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_2200[31]_i_9_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_2200[7]_i_2_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_2200[7]_i_3_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_2200[7]_i_4_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_2200[7]_i_5_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_2200[7]_i_6_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_2200[7]_i_7_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_2200[7]_i_8_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_2200[7]_i_9_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_2200_reg[15]_i_1_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_2200_reg[15]_i_1_n_21\ : STD_LOGIC;
  signal \sub_ln378_reg_2200_reg[15]_i_1_n_22\ : STD_LOGIC;
  signal \sub_ln378_reg_2200_reg[15]_i_1_n_23\ : STD_LOGIC;
  signal \sub_ln378_reg_2200_reg[15]_i_1_n_24\ : STD_LOGIC;
  signal \sub_ln378_reg_2200_reg[15]_i_1_n_25\ : STD_LOGIC;
  signal \sub_ln378_reg_2200_reg[15]_i_1_n_26\ : STD_LOGIC;
  signal \sub_ln378_reg_2200_reg[15]_i_1_n_27\ : STD_LOGIC;
  signal \sub_ln378_reg_2200_reg[23]_i_1_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_2200_reg[23]_i_1_n_21\ : STD_LOGIC;
  signal \sub_ln378_reg_2200_reg[23]_i_1_n_22\ : STD_LOGIC;
  signal \sub_ln378_reg_2200_reg[23]_i_1_n_23\ : STD_LOGIC;
  signal \sub_ln378_reg_2200_reg[23]_i_1_n_24\ : STD_LOGIC;
  signal \sub_ln378_reg_2200_reg[23]_i_1_n_25\ : STD_LOGIC;
  signal \sub_ln378_reg_2200_reg[23]_i_1_n_26\ : STD_LOGIC;
  signal \sub_ln378_reg_2200_reg[23]_i_1_n_27\ : STD_LOGIC;
  signal \sub_ln378_reg_2200_reg[31]_i_1_n_21\ : STD_LOGIC;
  signal \sub_ln378_reg_2200_reg[31]_i_1_n_22\ : STD_LOGIC;
  signal \sub_ln378_reg_2200_reg[31]_i_1_n_23\ : STD_LOGIC;
  signal \sub_ln378_reg_2200_reg[31]_i_1_n_24\ : STD_LOGIC;
  signal \sub_ln378_reg_2200_reg[31]_i_1_n_25\ : STD_LOGIC;
  signal \sub_ln378_reg_2200_reg[31]_i_1_n_26\ : STD_LOGIC;
  signal \sub_ln378_reg_2200_reg[31]_i_1_n_27\ : STD_LOGIC;
  signal \sub_ln378_reg_2200_reg[7]_i_1_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_2200_reg[7]_i_1_n_21\ : STD_LOGIC;
  signal \sub_ln378_reg_2200_reg[7]_i_1_n_22\ : STD_LOGIC;
  signal \sub_ln378_reg_2200_reg[7]_i_1_n_23\ : STD_LOGIC;
  signal \sub_ln378_reg_2200_reg[7]_i_1_n_24\ : STD_LOGIC;
  signal \sub_ln378_reg_2200_reg[7]_i_1_n_25\ : STD_LOGIC;
  signal \sub_ln378_reg_2200_reg[7]_i_1_n_26\ : STD_LOGIC;
  signal \sub_ln378_reg_2200_reg[7]_i_1_n_27\ : STD_LOGIC;
  signal tmp_17_reg_2152 : STD_LOGIC;
  signal tmp_20_reg_2183 : STD_LOGIC;
  signal tmp_4_fu_1126_p6 : STD_LOGIC_VECTOR ( 13 downto 12 );
  signal \tmp_product__1\ : STD_LOGIC_VECTOR ( 45 to 45 );
  signal \tmp_product__14_carry__3_i_1__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__3_i_2__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__3_i_3__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__3_i_4__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__3_i_5__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__3_i_7__0_n_20\ : STD_LOGIC;
  signal \tmp_product__1_0\ : STD_LOGIC_VECTOR ( 45 downto 0 );
  signal \tmp_product__3\ : STD_LOGIC_VECTOR ( 63 to 63 );
  signal \^trunc_ln12_reg_2119_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal trunc_ln15_reg_2101 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln345_fu_936_p1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal trunc_ln364_1_reg_2163 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal trunc_ln372_fu_1552_p1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal trunc_ln405_reg_2250 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \trunc_ln522_2_reg_2129[2]_i_2_n_20\ : STD_LOGIC;
  signal \trunc_ln522_2_reg_2129[2]_i_3_n_20\ : STD_LOGIC;
  signal \trunc_ln522_2_reg_2129[2]_i_4_n_20\ : STD_LOGIC;
  signal \trunc_ln522_2_reg_2129[2]_i_5_n_20\ : STD_LOGIC;
  signal \trunc_ln522_2_reg_2129[2]_i_6_n_20\ : STD_LOGIC;
  signal \trunc_ln522_2_reg_2129[3]_i_10_n_20\ : STD_LOGIC;
  signal \trunc_ln522_2_reg_2129[3]_i_9_n_20\ : STD_LOGIC;
  signal \^trunc_ln522_2_reg_2129_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \trunc_ln522_2_reg_2129_reg[3]_i_2_n_21\ : STD_LOGIC;
  signal \trunc_ln522_2_reg_2129_reg[3]_i_2_n_23\ : STD_LOGIC;
  signal \trunc_ln522_2_reg_2129_reg[3]_i_2_n_24\ : STD_LOGIC;
  signal \trunc_ln522_2_reg_2129_reg[3]_i_2_n_25\ : STD_LOGIC;
  signal \trunc_ln522_2_reg_2129_reg[3]_i_2_n_26\ : STD_LOGIC;
  signal \trunc_ln522_2_reg_2129_reg[3]_i_2_n_27\ : STD_LOGIC;
  signal xa1_2_fu_258 : STD_LOGIC_VECTOR ( 45 downto 0 );
  signal \xa1_2_fu_258[15]_i_19_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[15]_i_20_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[15]_i_21_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[15]_i_22_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[15]_i_23_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[15]_i_24_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[15]_i_25_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[23]_i_19_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[23]_i_20_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[23]_i_21_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[23]_i_22_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[23]_i_23_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[23]_i_24_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[23]_i_25_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[23]_i_26_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[31]_i_19_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[31]_i_20_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[31]_i_21_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[31]_i_22_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[31]_i_23_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[31]_i_24_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[31]_i_25_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[31]_i_26_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[39]_i_19_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[39]_i_20_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[39]_i_21_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[39]_i_22_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[39]_i_23_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[39]_i_24_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[39]_i_25_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[39]_i_26_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[45]_i_14_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[45]_i_15_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258[45]_i_16_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[15]_i_18_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[15]_i_18_n_21\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[15]_i_18_n_22\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[15]_i_18_n_23\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[15]_i_18_n_24\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[15]_i_18_n_25\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[15]_i_18_n_26\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[15]_i_18_n_27\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[23]_i_18_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[23]_i_18_n_21\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[23]_i_18_n_22\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[23]_i_18_n_23\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[23]_i_18_n_24\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[23]_i_18_n_25\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[23]_i_18_n_26\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[23]_i_18_n_27\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[31]_i_18_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[31]_i_18_n_21\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[31]_i_18_n_22\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[31]_i_18_n_23\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[31]_i_18_n_24\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[31]_i_18_n_25\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[31]_i_18_n_26\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[31]_i_18_n_27\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[39]_i_18_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[39]_i_18_n_21\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[39]_i_18_n_22\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[39]_i_18_n_23\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[39]_i_18_n_24\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[39]_i_18_n_25\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[39]_i_18_n_26\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[39]_i_18_n_27\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[45]_i_13_n_25\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[45]_i_13_n_26\ : STD_LOGIC;
  signal \xa1_2_fu_258_reg[45]_i_13_n_27\ : STD_LOGIC;
  signal xa2_2_fu_254 : STD_LOGIC;
  signal xa2_2_fu_254_reg : STD_LOGIC_VECTOR ( 45 downto 36 );
  signal \^xa2_2_fu_254_reg[35]_0\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \xa2_2_fu_254_reg_n_20_[0]\ : STD_LOGIC;
  signal \xa2_2_fu_254_reg_n_20_[1]\ : STD_LOGIC;
  signal \xout1[27]_i_2_n_20\ : STD_LOGIC;
  signal \xout1[27]_i_3_n_20\ : STD_LOGIC;
  signal \xout1[27]_i_4_n_20\ : STD_LOGIC;
  signal \xout1[27]_i_5_n_20\ : STD_LOGIC;
  signal \xout1[31]_i_2_n_20\ : STD_LOGIC;
  signal \xout1[31]_i_3_n_20\ : STD_LOGIC;
  signal \xout1[31]_i_4_n_20\ : STD_LOGIC;
  signal \xout1[31]_i_5_n_20\ : STD_LOGIC;
  signal \xout1[3]_i_19_n_20\ : STD_LOGIC;
  signal \xout1[3]_i_20_n_20\ : STD_LOGIC;
  signal \xout2[27]_i_3_n_20\ : STD_LOGIC;
  signal \xout2[27]_i_4_n_20\ : STD_LOGIC;
  signal \xout2[27]_i_5_n_20\ : STD_LOGIC;
  signal \xout2[27]_i_6_n_20\ : STD_LOGIC;
  signal \xout2[27]_i_7_n_20\ : STD_LOGIC;
  signal \xout2[27]_i_8_n_20\ : STD_LOGIC;
  signal \xout2[31]_i_3_n_20\ : STD_LOGIC;
  signal \xout2[31]_i_4_n_20\ : STD_LOGIC;
  signal \xout2[31]_i_5_n_20\ : STD_LOGIC;
  signal \xout2[31]_i_6_n_20\ : STD_LOGIC;
  signal \xout2_reg[27]_i_1_n_20\ : STD_LOGIC;
  signal \xout2_reg[27]_i_1_n_21\ : STD_LOGIC;
  signal \xout2_reg[27]_i_1_n_22\ : STD_LOGIC;
  signal \xout2_reg[27]_i_1_n_23\ : STD_LOGIC;
  signal \xout2_reg[27]_i_1_n_24\ : STD_LOGIC;
  signal \xout2_reg[27]_i_1_n_25\ : STD_LOGIC;
  signal \xout2_reg[27]_i_1_n_26\ : STD_LOGIC;
  signal \xout2_reg[27]_i_1_n_27\ : STD_LOGIC;
  signal \xout2_reg[31]_i_2_n_25\ : STD_LOGIC;
  signal \xout2_reg[31]_i_2_n_26\ : STD_LOGIC;
  signal \xout2_reg[31]_i_2_n_27\ : STD_LOGIC;
  signal \NLW_apl2_8_reg_2188_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_apl2_8_reg_2188_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_apl2_8_reg_2188_reg[7]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_apl2_reg_2157_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_apl2_reg_2157_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_apl2_reg_2157_reg[7]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_dec_ah1_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_dec_ah1_reg[15]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_dec_ah1_reg[15]_i_16_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \NLW_dec_ah1_reg[15]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_dec_ah1_reg[15]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_dec_ah1_reg[15]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_dec_ah1_reg[15]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_dec_ah1_reg[15]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_dec_ah1_reg[15]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_dec_ah1_reg[15]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_dec_ah1_reg[15]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_dec_ah2_reg[14]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_dec_ah2_reg[14]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_dec_ah2_reg[14]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_dec_ah2_reg[14]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_dec_ah2_reg[14]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_dec_al1_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_dec_al1_reg[15]_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \NLW_dec_al1_reg[15]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_dec_al1_reg[15]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_dec_al1_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_dec_al1_reg[15]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_dec_al1_reg[15]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_dec_al1_reg[15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_dec_al1_reg[15]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_dec_al1_reg[15]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_dec_al1_reg[15]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_dec_al2_reg[14]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_dec_al2_reg[14]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_dec_al2_reg[14]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_dec_al2_reg[14]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_dec_al2_reg[14]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sub_ln378_reg_2200_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_trunc_ln522_2_reg_2129_reg[3]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_trunc_ln522_2_reg_2129_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_xa1_2_fu_258_reg[15]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_xa1_2_fu_258_reg[45]_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_xa1_2_fu_258_reg[45]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_xout2_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_xout2_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__6\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1__1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1__1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_2\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_1__0\ : label is "soft_lutpair317";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \apl2_8_reg_2188[15]_i_22\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \apl2_8_reg_2188[15]_i_27\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \apl2_8_reg_2188[7]_i_30\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \apl2_8_reg_2188[7]_i_31\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \apl2_reg_2157[15]_i_22\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \apl2_reg_2157[15]_i_27\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \apl2_reg_2157[7]_i_30\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \apl2_reg_2157[7]_i_31\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \dec_ah1[0]_i_2\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \dec_ah1[10]_i_2\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \dec_ah1[11]_i_2\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \dec_ah1[12]_i_2\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \dec_ah1[12]_i_3\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \dec_ah1[13]_i_2\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \dec_ah1[13]_i_3\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \dec_ah1[14]_i_2\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \dec_ah1[15]_i_11\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \dec_ah1[15]_i_73\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \dec_ah1[15]_i_74\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \dec_ah1[15]_i_75\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \dec_ah1[15]_i_76\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \dec_ah1[15]_i_8\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \dec_ah1[15]_i_9\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \dec_ah1[1]_i_2\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \dec_ah1[2]_i_2\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \dec_ah1[2]_i_3\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \dec_ah1[2]_i_4\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \dec_ah1[3]_i_2\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \dec_ah1[3]_i_3\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \dec_ah1[4]_i_2\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \dec_ah1[5]_i_2\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \dec_ah1[5]_i_3\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \dec_ah1[5]_i_4\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \dec_ah1[6]_i_2\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \dec_ah1[6]_i_3\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \dec_ah1[7]_i_2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \dec_ah1[8]_i_2\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \dec_ah1[8]_i_3\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \dec_ah1[8]_i_4\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \dec_ah1[9]_i_2\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \dec_ah1[9]_i_3\ : label is "soft_lutpair324";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \dec_ah1_reg[15]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \dec_ah1_reg[15]_i_21\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \dec_ah1_reg[15]_i_5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \dec_ah1_reg[15]_i_7\ : label is 11;
  attribute SOFT_HLUTNM of \dec_ah2[0]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \dec_ah2[10]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \dec_ah2[12]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \dec_ah2[13]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \dec_ah2[14]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \dec_ah2[1]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \dec_ah2[2]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \dec_ah2[3]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \dec_ah2[4]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \dec_ah2[5]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \dec_ah2[6]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \dec_ah2[8]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \dec_ah2[9]_i_1\ : label is "soft_lutpair302";
  attribute COMPARATOR_THRESHOLD of \dec_ah2_reg[14]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \dec_ah2_reg[14]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \dec_ah2_reg[14]_i_4\ : label is 11;
  attribute SOFT_HLUTNM of \dec_al1[0]_i_2\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \dec_al1[10]_i_2\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \dec_al1[11]_i_2\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \dec_al1[11]_i_4\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \dec_al1[12]_i_2\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \dec_al1[12]_i_3\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \dec_al1[13]_i_3\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \dec_al1[13]_i_6\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \dec_al1[14]_i_4\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \dec_al1[14]_i_5\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \dec_al1[15]_i_71\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \dec_al1[15]_i_72\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \dec_al1[15]_i_73\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \dec_al1[15]_i_74\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \dec_al1[1]_i_2\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \dec_al1[2]_i_2\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \dec_al1[2]_i_3\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \dec_al1[2]_i_4\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \dec_al1[3]_i_2\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \dec_al1[3]_i_3\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \dec_al1[4]_i_2\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \dec_al1[5]_i_2\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \dec_al1[5]_i_3\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \dec_al1[5]_i_4\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \dec_al1[6]_i_2\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \dec_al1[6]_i_3\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \dec_al1[7]_i_2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \dec_al1[8]_i_2\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \dec_al1[8]_i_3\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \dec_al1[8]_i_4\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \dec_al1[9]_i_2\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \dec_al1[9]_i_3\ : label is "soft_lutpair323";
  attribute COMPARATOR_THRESHOLD of \dec_al1_reg[15]_i_17\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \dec_al1_reg[15]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \dec_al1_reg[15]_i_5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \dec_al1_reg[15]_i_8\ : label is 11;
  attribute SOFT_HLUTNM of \dec_al2[0]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \dec_al2[10]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \dec_al2[11]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \dec_al2[12]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \dec_al2[13]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \dec_al2[14]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \dec_al2[1]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \dec_al2[2]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \dec_al2[3]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \dec_al2[4]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \dec_al2[5]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \dec_al2[6]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \dec_al2[8]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \dec_al2[9]_i_1\ : label is "soft_lutpair289";
  attribute COMPARATOR_THRESHOLD of \dec_al2_reg[14]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \dec_al2_reg[14]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \dec_al2_reg[14]_i_4\ : label is 11;
  attribute SOFT_HLUTNM of \dec_deth[10]_i_2\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \dec_deth[11]_i_2\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \dec_deth[12]_i_2\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \dec_deth[12]_i_3\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \dec_detl[10]_i_2\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \dec_detl[12]_i_2\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \dec_detl[13]_i_2\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \dec_detl[7]_i_3\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \dec_nbh[11]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \dec_nbh[12]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \dec_nbh[13]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \dec_nbh[14]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \dec_ph2[10]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \dec_ph2[11]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \dec_ph2[12]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \dec_ph2[13]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \dec_ph2[14]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \dec_ph2[15]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \dec_ph2[16]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \dec_ph2[17]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \dec_ph2[18]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \dec_ph2[19]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \dec_ph2[1]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \dec_ph2[20]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \dec_ph2[21]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \dec_ph2[22]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \dec_ph2[23]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \dec_ph2[24]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \dec_ph2[25]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \dec_ph2[26]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \dec_ph2[27]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \dec_ph2[28]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \dec_ph2[29]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \dec_ph2[2]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \dec_ph2[30]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \dec_ph2[31]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \dec_ph2[3]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \dec_ph2[4]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \dec_ph2[5]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \dec_ph2[6]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \dec_ph2[7]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \dec_ph2[8]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \dec_ph2[9]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \dec_plt2[10]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \dec_plt2[11]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \dec_plt2[12]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \dec_plt2[13]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \dec_plt2[14]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \dec_plt2[15]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \dec_plt2[16]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \dec_plt2[17]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \dec_plt2[18]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \dec_plt2[19]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \dec_plt2[1]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \dec_plt2[20]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \dec_plt2[21]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \dec_plt2[22]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \dec_plt2[23]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \dec_plt2[24]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \dec_plt2[25]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \dec_plt2[26]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \dec_plt2[27]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \dec_plt2[28]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \dec_plt2[29]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \dec_plt2[2]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \dec_plt2[30]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \dec_plt2[31]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \dec_plt2[3]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \dec_plt2[4]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \dec_plt2[5]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \dec_plt2[6]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \dec_plt2[7]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \dec_plt2[8]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \dec_plt2[9]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \dec_rh2[0]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \dec_rh2[10]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \dec_rh2[11]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \dec_rh2[12]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \dec_rh2[13]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \dec_rh2[14]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \dec_rh2[15]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \dec_rh2[16]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \dec_rh2[17]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \dec_rh2[18]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \dec_rh2[19]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \dec_rh2[1]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \dec_rh2[20]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \dec_rh2[21]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \dec_rh2[22]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \dec_rh2[23]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \dec_rh2[24]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \dec_rh2[25]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \dec_rh2[26]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \dec_rh2[27]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \dec_rh2[28]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \dec_rh2[29]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \dec_rh2[2]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \dec_rh2[30]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \dec_rh2[3]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \dec_rh2[4]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \dec_rh2[5]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \dec_rh2[6]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \dec_rh2[7]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \dec_rh2[8]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \dec_rh2[9]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \dec_rlt2[0]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \dec_rlt2[10]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \dec_rlt2[11]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \dec_rlt2[12]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \dec_rlt2[13]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \dec_rlt2[14]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \dec_rlt2[15]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \dec_rlt2[16]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \dec_rlt2[17]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \dec_rlt2[18]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \dec_rlt2[19]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \dec_rlt2[1]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \dec_rlt2[20]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \dec_rlt2[21]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \dec_rlt2[22]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \dec_rlt2[23]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \dec_rlt2[24]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \dec_rlt2[25]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \dec_rlt2[26]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \dec_rlt2[27]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \dec_rlt2[28]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \dec_rlt2[29]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \dec_rlt2[2]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \dec_rlt2[30]_i_3\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \dec_rlt2[3]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \dec_rlt2[4]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \dec_rlt2[5]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \dec_rlt2[6]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \dec_rlt2[7]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \dec_rlt2[8]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \dec_rlt2[9]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of grp_decode_fu_399_ap_start_reg_i_1 : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \i_9_fu_270[1]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \i_9_fu_270[2]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \i_9_fu_270[3]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \i_fu_262[0]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \i_fu_262[1]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \i_fu_262[2]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \i_fu_262[3]_i_2\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \idx121_fu_266[1]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \idx121_fu_266[2]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \idx121_fu_266[3]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \idx_fu_250[2]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \idx_fu_250[3]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \idx_fu_250[4]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \p_0_out_inferred__9/tmp_product_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \p_0_out_inferred__9/tmp_product_i_2\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \q0[10]_i_2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \q0[1]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \q0[2]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \q0[3]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \q0[4]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \q0[5]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \q0[6]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \q0[7]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \q0[8]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \q0[9]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of ram_reg_0_15_0_0_i_13 : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of ram_reg_0_15_0_0_i_14 : label is "soft_lutpair317";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sub_ln378_reg_2200_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln378_reg_2200_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln378_reg_2200_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln378_reg_2200_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \tmp_product__14_carry__3_i_6__0\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__3_i_7__0\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \tmp_product_i_15__13\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \trunc_ln522_2_reg_2129[0]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \trunc_ln522_2_reg_2129[1]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \trunc_ln522_2_reg_2129[2]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \trunc_ln522_2_reg_2129[3]_i_1\ : label is "soft_lutpair278";
  attribute ADDER_THRESHOLD of \xout2_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \xout2_reg[31]_i_2\ : label is 35;
begin
  CEA2 <= \^cea2\;
  CEB2 <= \^ceb2\;
  E(0) <= \^e\(0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  \ap_CS_fsm_reg[10]_0\ <= \^ap_cs_fsm_reg[10]_0\;
  grp_decode_fu_399_dec_ah2_o_ap_vld <= \^grp_decode_fu_399_dec_ah2_o_ap_vld\;
  \trunc_ln12_reg_2119_reg[3]_0\(3 downto 0) <= \^trunc_ln12_reg_2119_reg[3]_0\(3 downto 0);
  \trunc_ln522_2_reg_2129_reg[3]_0\(3 downto 0) <= \^trunc_ln522_2_reg_2129_reg[3]_0\(3 downto 0);
  \xa2_2_fu_254_reg[35]_0\(33 downto 0) <= \^xa2_2_fu_254_reg[35]_0\(33 downto 0);
\add_ln344_reg_2142_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => trunc_ln345_fu_936_p1(0),
      Q => add_ln344_reg_2142(0),
      R => '0'
    );
\add_ln344_reg_2142_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => trunc_ln345_fu_936_p1(10),
      Q => add_ln344_reg_2142(10),
      R => '0'
    );
\add_ln344_reg_2142_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => trunc_ln345_fu_936_p1(11),
      Q => add_ln344_reg_2142(11),
      R => '0'
    );
\add_ln344_reg_2142_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => trunc_ln345_fu_936_p1(12),
      Q => add_ln344_reg_2142(12),
      R => '0'
    );
\add_ln344_reg_2142_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => trunc_ln345_fu_936_p1(13),
      Q => add_ln344_reg_2142(13),
      R => '0'
    );
\add_ln344_reg_2142_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => trunc_ln345_fu_936_p1(14),
      Q => add_ln344_reg_2142(14),
      R => '0'
    );
\add_ln344_reg_2142_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => trunc_ln345_fu_936_p1(15),
      Q => add_ln344_reg_2142(15),
      R => '0'
    );
\add_ln344_reg_2142_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => trunc_ln345_fu_936_p1(16),
      Q => add_ln344_reg_2142(16),
      R => '0'
    );
\add_ln344_reg_2142_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => trunc_ln345_fu_936_p1(17),
      Q => add_ln344_reg_2142(17),
      R => '0'
    );
\add_ln344_reg_2142_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => trunc_ln345_fu_936_p1(18),
      Q => add_ln344_reg_2142(18),
      R => '0'
    );
\add_ln344_reg_2142_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => trunc_ln345_fu_936_p1(19),
      Q => add_ln344_reg_2142(19),
      R => '0'
    );
\add_ln344_reg_2142_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => trunc_ln345_fu_936_p1(1),
      Q => add_ln344_reg_2142(1),
      R => '0'
    );
\add_ln344_reg_2142_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => trunc_ln345_fu_936_p1(20),
      Q => add_ln344_reg_2142(20),
      R => '0'
    );
\add_ln344_reg_2142_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => trunc_ln345_fu_936_p1(21),
      Q => add_ln344_reg_2142(21),
      R => '0'
    );
\add_ln344_reg_2142_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => trunc_ln345_fu_936_p1(22),
      Q => add_ln344_reg_2142(22),
      R => '0'
    );
\add_ln344_reg_2142_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => trunc_ln345_fu_936_p1(23),
      Q => add_ln344_reg_2142(23),
      R => '0'
    );
\add_ln344_reg_2142_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => trunc_ln345_fu_936_p1(24),
      Q => add_ln344_reg_2142(24),
      R => '0'
    );
\add_ln344_reg_2142_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => trunc_ln345_fu_936_p1(25),
      Q => add_ln344_reg_2142(25),
      R => '0'
    );
\add_ln344_reg_2142_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => trunc_ln345_fu_936_p1(26),
      Q => add_ln344_reg_2142(26),
      R => '0'
    );
\add_ln344_reg_2142_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => trunc_ln345_fu_936_p1(27),
      Q => add_ln344_reg_2142(27),
      R => '0'
    );
\add_ln344_reg_2142_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => trunc_ln345_fu_936_p1(28),
      Q => add_ln344_reg_2142(28),
      R => '0'
    );
\add_ln344_reg_2142_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => trunc_ln345_fu_936_p1(29),
      Q => add_ln344_reg_2142(29),
      R => '0'
    );
\add_ln344_reg_2142_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => trunc_ln345_fu_936_p1(2),
      Q => add_ln344_reg_2142(2),
      R => '0'
    );
\add_ln344_reg_2142_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => trunc_ln345_fu_936_p1(30),
      Q => add_ln344_reg_2142(30),
      R => '0'
    );
\add_ln344_reg_2142_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => trunc_ln345_fu_936_p1(31),
      Q => add_ln344_reg_2142(31),
      R => '0'
    );
\add_ln344_reg_2142_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => trunc_ln345_fu_936_p1(3),
      Q => add_ln344_reg_2142(3),
      R => '0'
    );
\add_ln344_reg_2142_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => trunc_ln345_fu_936_p1(4),
      Q => add_ln344_reg_2142(4),
      R => '0'
    );
\add_ln344_reg_2142_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => trunc_ln345_fu_936_p1(5),
      Q => add_ln344_reg_2142(5),
      R => '0'
    );
\add_ln344_reg_2142_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => trunc_ln345_fu_936_p1(6),
      Q => add_ln344_reg_2142(6),
      R => '0'
    );
\add_ln344_reg_2142_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => trunc_ln345_fu_936_p1(7),
      Q => add_ln344_reg_2142(7),
      R => '0'
    );
\add_ln344_reg_2142_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => trunc_ln345_fu_936_p1(8),
      Q => add_ln344_reg_2142(8),
      R => '0'
    );
\add_ln344_reg_2142_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => trunc_ln345_fu_936_p1(9),
      Q => add_ln344_reg_2142(9),
      R => '0'
    );
\add_ln347_reg_2169[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln344_reg_2142(15),
      O => \add_ln347_reg_2169[15]_i_2_n_20\
    );
\add_ln347_reg_2169[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_reg_2142(22),
      I1 => add_ln344_reg_2142(23),
      O => \add_ln347_reg_2169[23]_i_2_n_20\
    );
\add_ln347_reg_2169[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_reg_2142(21),
      I1 => add_ln344_reg_2142(22),
      O => \add_ln347_reg_2169[23]_i_3_n_20\
    );
\add_ln347_reg_2169[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_reg_2142(20),
      I1 => add_ln344_reg_2142(21),
      O => \add_ln347_reg_2169[23]_i_4_n_20\
    );
\add_ln347_reg_2169[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_reg_2142(19),
      I1 => add_ln344_reg_2142(20),
      O => \add_ln347_reg_2169[23]_i_5_n_20\
    );
\add_ln347_reg_2169[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_reg_2142(18),
      I1 => add_ln344_reg_2142(19),
      O => \add_ln347_reg_2169[23]_i_6_n_20\
    );
\add_ln347_reg_2169[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_reg_2142(17),
      I1 => add_ln344_reg_2142(18),
      O => \add_ln347_reg_2169[23]_i_7_n_20\
    );
\add_ln347_reg_2169[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_reg_2142(16),
      I1 => add_ln344_reg_2142(17),
      O => \add_ln347_reg_2169[23]_i_8_n_20\
    );
\add_ln347_reg_2169[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_reg_2142(15),
      I1 => add_ln344_reg_2142(16),
      O => \add_ln347_reg_2169[23]_i_9_n_20\
    );
\add_ln347_reg_2169[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_reg_2142(31),
      I1 => add_ln344_reg_2142(30),
      O => \add_ln347_reg_2169[31]_i_2_n_20\
    );
\add_ln347_reg_2169[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_reg_2142(29),
      I1 => add_ln344_reg_2142(30),
      O => \add_ln347_reg_2169[31]_i_3_n_20\
    );
\add_ln347_reg_2169[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_reg_2142(28),
      I1 => add_ln344_reg_2142(29),
      O => \add_ln347_reg_2169[31]_i_4_n_20\
    );
\add_ln347_reg_2169[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_reg_2142(27),
      I1 => add_ln344_reg_2142(28),
      O => \add_ln347_reg_2169[31]_i_5_n_20\
    );
\add_ln347_reg_2169[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_reg_2142(26),
      I1 => add_ln344_reg_2142(27),
      O => \add_ln347_reg_2169[31]_i_6_n_20\
    );
\add_ln347_reg_2169[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_reg_2142(25),
      I1 => add_ln344_reg_2142(26),
      O => \add_ln347_reg_2169[31]_i_7_n_20\
    );
\add_ln347_reg_2169[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_reg_2142(24),
      I1 => add_ln344_reg_2142(25),
      O => \add_ln347_reg_2169[31]_i_8_n_20\
    );
\add_ln347_reg_2169[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_reg_2142(23),
      I1 => add_ln344_reg_2142(24),
      O => \add_ln347_reg_2169[31]_i_9_n_20\
    );
\add_ln347_reg_2169_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln347_fu_1197_p2(0),
      Q => add_ln347_reg_2169(0),
      R => '0'
    );
\add_ln347_reg_2169_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln347_fu_1197_p2(10),
      Q => add_ln347_reg_2169(10),
      R => '0'
    );
\add_ln347_reg_2169_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln347_fu_1197_p2(11),
      Q => add_ln347_reg_2169(11),
      R => '0'
    );
\add_ln347_reg_2169_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln347_fu_1197_p2(12),
      Q => add_ln347_reg_2169(12),
      R => '0'
    );
\add_ln347_reg_2169_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln347_fu_1197_p2(13),
      Q => add_ln347_reg_2169(13),
      R => '0'
    );
\add_ln347_reg_2169_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln347_fu_1197_p2(14),
      Q => add_ln347_reg_2169(14),
      R => '0'
    );
\add_ln347_reg_2169_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln347_fu_1197_p2(15),
      Q => add_ln347_reg_2169(15),
      R => '0'
    );
\add_ln347_reg_2169_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln347_fu_1197_p2(16),
      Q => add_ln347_reg_2169(16),
      R => '0'
    );
\add_ln347_reg_2169_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln347_fu_1197_p2(17),
      Q => add_ln347_reg_2169(17),
      R => '0'
    );
\add_ln347_reg_2169_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln347_fu_1197_p2(18),
      Q => add_ln347_reg_2169(18),
      R => '0'
    );
\add_ln347_reg_2169_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln347_fu_1197_p2(19),
      Q => add_ln347_reg_2169(19),
      R => '0'
    );
\add_ln347_reg_2169_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln347_fu_1197_p2(1),
      Q => add_ln347_reg_2169(1),
      R => '0'
    );
\add_ln347_reg_2169_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln347_fu_1197_p2(20),
      Q => add_ln347_reg_2169(20),
      R => '0'
    );
\add_ln347_reg_2169_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln347_fu_1197_p2(21),
      Q => add_ln347_reg_2169(21),
      R => '0'
    );
\add_ln347_reg_2169_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln347_fu_1197_p2(22),
      Q => add_ln347_reg_2169(22),
      R => '0'
    );
\add_ln347_reg_2169_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln347_fu_1197_p2(23),
      Q => add_ln347_reg_2169(23),
      R => '0'
    );
\add_ln347_reg_2169_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln347_fu_1197_p2(24),
      Q => add_ln347_reg_2169(24),
      R => '0'
    );
\add_ln347_reg_2169_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln347_fu_1197_p2(25),
      Q => add_ln347_reg_2169(25),
      R => '0'
    );
\add_ln347_reg_2169_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln347_fu_1197_p2(26),
      Q => add_ln347_reg_2169(26),
      R => '0'
    );
\add_ln347_reg_2169_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln347_fu_1197_p2(27),
      Q => add_ln347_reg_2169(27),
      R => '0'
    );
\add_ln347_reg_2169_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln347_fu_1197_p2(28),
      Q => add_ln347_reg_2169(28),
      R => '0'
    );
\add_ln347_reg_2169_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln347_fu_1197_p2(29),
      Q => add_ln347_reg_2169(29),
      R => '0'
    );
\add_ln347_reg_2169_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln347_fu_1197_p2(2),
      Q => add_ln347_reg_2169(2),
      R => '0'
    );
\add_ln347_reg_2169_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln347_fu_1197_p2(30),
      Q => add_ln347_reg_2169(30),
      R => '0'
    );
\add_ln347_reg_2169_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln347_fu_1197_p2(31),
      Q => add_ln347_reg_2169(31),
      R => '0'
    );
\add_ln347_reg_2169_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln347_fu_1197_p2(3),
      Q => add_ln347_reg_2169(3),
      R => '0'
    );
\add_ln347_reg_2169_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln347_fu_1197_p2(4),
      Q => add_ln347_reg_2169(4),
      R => '0'
    );
\add_ln347_reg_2169_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln347_fu_1197_p2(5),
      Q => add_ln347_reg_2169(5),
      R => '0'
    );
\add_ln347_reg_2169_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln347_fu_1197_p2(6),
      Q => add_ln347_reg_2169(6),
      R => '0'
    );
\add_ln347_reg_2169_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln347_fu_1197_p2(7),
      Q => add_ln347_reg_2169(7),
      R => '0'
    );
\add_ln347_reg_2169_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln347_fu_1197_p2(8),
      Q => add_ln347_reg_2169(8),
      R => '0'
    );
\add_ln347_reg_2169_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln347_fu_1197_p2(9),
      Q => add_ln347_reg_2169(9),
      R => '0'
    );
\add_ln371_reg_2194_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln372_fu_1552_p1(0),
      Q => add_ln371_reg_2194(0),
      R => '0'
    );
\add_ln371_reg_2194_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln372_fu_1552_p1(10),
      Q => add_ln371_reg_2194(10),
      R => '0'
    );
\add_ln371_reg_2194_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln372_fu_1552_p1(11),
      Q => add_ln371_reg_2194(11),
      R => '0'
    );
\add_ln371_reg_2194_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln372_fu_1552_p1(12),
      Q => add_ln371_reg_2194(12),
      R => '0'
    );
\add_ln371_reg_2194_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln372_fu_1552_p1(13),
      Q => add_ln371_reg_2194(13),
      R => '0'
    );
\add_ln371_reg_2194_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln372_fu_1552_p1(14),
      Q => add_ln371_reg_2194(14),
      R => '0'
    );
\add_ln371_reg_2194_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln372_fu_1552_p1(15),
      Q => add_ln371_reg_2194(15),
      R => '0'
    );
\add_ln371_reg_2194_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln372_fu_1552_p1(16),
      Q => add_ln371_reg_2194(16),
      R => '0'
    );
\add_ln371_reg_2194_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln372_fu_1552_p1(17),
      Q => add_ln371_reg_2194(17),
      R => '0'
    );
\add_ln371_reg_2194_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln372_fu_1552_p1(18),
      Q => add_ln371_reg_2194(18),
      R => '0'
    );
\add_ln371_reg_2194_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln372_fu_1552_p1(19),
      Q => add_ln371_reg_2194(19),
      R => '0'
    );
\add_ln371_reg_2194_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln372_fu_1552_p1(1),
      Q => add_ln371_reg_2194(1),
      R => '0'
    );
\add_ln371_reg_2194_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln372_fu_1552_p1(20),
      Q => add_ln371_reg_2194(20),
      R => '0'
    );
\add_ln371_reg_2194_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln372_fu_1552_p1(21),
      Q => add_ln371_reg_2194(21),
      R => '0'
    );
\add_ln371_reg_2194_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln372_fu_1552_p1(22),
      Q => add_ln371_reg_2194(22),
      R => '0'
    );
\add_ln371_reg_2194_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln372_fu_1552_p1(23),
      Q => add_ln371_reg_2194(23),
      R => '0'
    );
\add_ln371_reg_2194_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln372_fu_1552_p1(24),
      Q => add_ln371_reg_2194(24),
      R => '0'
    );
\add_ln371_reg_2194_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln372_fu_1552_p1(25),
      Q => add_ln371_reg_2194(25),
      R => '0'
    );
\add_ln371_reg_2194_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln372_fu_1552_p1(26),
      Q => add_ln371_reg_2194(26),
      R => '0'
    );
\add_ln371_reg_2194_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln372_fu_1552_p1(27),
      Q => add_ln371_reg_2194(27),
      R => '0'
    );
\add_ln371_reg_2194_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln372_fu_1552_p1(28),
      Q => add_ln371_reg_2194(28),
      R => '0'
    );
\add_ln371_reg_2194_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln372_fu_1552_p1(29),
      Q => add_ln371_reg_2194(29),
      R => '0'
    );
\add_ln371_reg_2194_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln372_fu_1552_p1(2),
      Q => add_ln371_reg_2194(2),
      R => '0'
    );
\add_ln371_reg_2194_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln372_fu_1552_p1(30),
      Q => add_ln371_reg_2194(30),
      R => '0'
    );
\add_ln371_reg_2194_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln372_fu_1552_p1(31),
      Q => add_ln371_reg_2194(31),
      R => '0'
    );
\add_ln371_reg_2194_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln372_fu_1552_p1(3),
      Q => add_ln371_reg_2194(3),
      R => '0'
    );
\add_ln371_reg_2194_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln372_fu_1552_p1(4),
      Q => add_ln371_reg_2194(4),
      R => '0'
    );
\add_ln371_reg_2194_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln372_fu_1552_p1(5),
      Q => add_ln371_reg_2194(5),
      R => '0'
    );
\add_ln371_reg_2194_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln372_fu_1552_p1(6),
      Q => add_ln371_reg_2194(6),
      R => '0'
    );
\add_ln371_reg_2194_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln372_fu_1552_p1(7),
      Q => add_ln371_reg_2194(7),
      R => '0'
    );
\add_ln371_reg_2194_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln372_fu_1552_p1(8),
      Q => add_ln371_reg_2194(8),
      R => '0'
    );
\add_ln371_reg_2194_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln372_fu_1552_p1(9),
      Q => add_ln371_reg_2194(9),
      R => '0'
    );
\add_ln379_reg_2205_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln386_fu_1767_p1(0),
      Q => add_ln379_reg_2205(0),
      R => '0'
    );
\add_ln379_reg_2205_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln386_fu_1767_p1(10),
      Q => add_ln379_reg_2205(10),
      R => '0'
    );
\add_ln379_reg_2205_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln386_fu_1767_p1(11),
      Q => add_ln379_reg_2205(11),
      R => '0'
    );
\add_ln379_reg_2205_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln386_fu_1767_p1(12),
      Q => add_ln379_reg_2205(12),
      R => '0'
    );
\add_ln379_reg_2205_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln386_fu_1767_p1(13),
      Q => add_ln379_reg_2205(13),
      R => '0'
    );
\add_ln379_reg_2205_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln386_fu_1767_p1(14),
      Q => add_ln379_reg_2205(14),
      R => '0'
    );
\add_ln379_reg_2205_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln386_fu_1767_p1(15),
      Q => add_ln379_reg_2205(15),
      R => '0'
    );
\add_ln379_reg_2205_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln386_fu_1767_p1(16),
      Q => add_ln379_reg_2205(16),
      R => '0'
    );
\add_ln379_reg_2205_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln386_fu_1767_p1(17),
      Q => add_ln379_reg_2205(17),
      R => '0'
    );
\add_ln379_reg_2205_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln386_fu_1767_p1(18),
      Q => add_ln379_reg_2205(18),
      R => '0'
    );
\add_ln379_reg_2205_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln386_fu_1767_p1(19),
      Q => add_ln379_reg_2205(19),
      R => '0'
    );
\add_ln379_reg_2205_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln386_fu_1767_p1(1),
      Q => add_ln379_reg_2205(1),
      R => '0'
    );
\add_ln379_reg_2205_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln386_fu_1767_p1(20),
      Q => add_ln379_reg_2205(20),
      R => '0'
    );
\add_ln379_reg_2205_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln386_fu_1767_p1(21),
      Q => add_ln379_reg_2205(21),
      R => '0'
    );
\add_ln379_reg_2205_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln386_fu_1767_p1(22),
      Q => add_ln379_reg_2205(22),
      R => '0'
    );
\add_ln379_reg_2205_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln386_fu_1767_p1(23),
      Q => add_ln379_reg_2205(23),
      R => '0'
    );
\add_ln379_reg_2205_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln386_fu_1767_p1(24),
      Q => add_ln379_reg_2205(24),
      R => '0'
    );
\add_ln379_reg_2205_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln386_fu_1767_p1(25),
      Q => add_ln379_reg_2205(25),
      R => '0'
    );
\add_ln379_reg_2205_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln386_fu_1767_p1(26),
      Q => add_ln379_reg_2205(26),
      R => '0'
    );
\add_ln379_reg_2205_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln386_fu_1767_p1(27),
      Q => add_ln379_reg_2205(27),
      R => '0'
    );
\add_ln379_reg_2205_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln386_fu_1767_p1(28),
      Q => add_ln379_reg_2205(28),
      R => '0'
    );
\add_ln379_reg_2205_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln386_fu_1767_p1(29),
      Q => add_ln379_reg_2205(29),
      R => '0'
    );
\add_ln379_reg_2205_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln386_fu_1767_p1(2),
      Q => add_ln379_reg_2205(2),
      R => '0'
    );
\add_ln379_reg_2205_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln386_fu_1767_p1(30),
      Q => add_ln379_reg_2205(30),
      R => '0'
    );
\add_ln379_reg_2205_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln386_fu_1767_p1(31),
      Q => add_ln379_reg_2205(31),
      R => '0'
    );
\add_ln379_reg_2205_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln386_fu_1767_p1(3),
      Q => add_ln379_reg_2205(3),
      R => '0'
    );
\add_ln379_reg_2205_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln386_fu_1767_p1(4),
      Q => add_ln379_reg_2205(4),
      R => '0'
    );
\add_ln379_reg_2205_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln386_fu_1767_p1(5),
      Q => add_ln379_reg_2205(5),
      R => '0'
    );
\add_ln379_reg_2205_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln386_fu_1767_p1(6),
      Q => add_ln379_reg_2205(6),
      R => '0'
    );
\add_ln379_reg_2205_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln386_fu_1767_p1(7),
      Q => add_ln379_reg_2205(7),
      R => '0'
    );
\add_ln379_reg_2205_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln386_fu_1767_p1(8),
      Q => add_ln379_reg_2205(8),
      R => '0'
    );
\add_ln379_reg_2205_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln386_fu_1767_p1(9),
      Q => add_ln379_reg_2205(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => grp_decode_fu_399_ap_ready,
      I1 => grp_decode_fu_399_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_20_[0]\,
      O => grp_decode_fu_399_ap_done
    );
\ap_CS_fsm[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => i_9_fu_270_reg(2),
      I2 => i_9_fu_270_reg(3),
      I3 => i_9_fu_270_reg(1),
      I4 => i_9_fu_270_reg(0),
      O => ap_NS_fsm(10)
    );
\ap_CS_fsm[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8AAAAA"
    )
        port map (
      I0 => grp_decode_fu_399_h_ce0,
      I1 => i_fu_262_reg(2),
      I2 => i_fu_262_reg(3),
      I3 => i_fu_262_reg(0),
      I4 => i_fu_262_reg(1),
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4500"
    )
        port map (
      I0 => grp_decode_fu_399_ap_ready,
      I1 => grp_decode_fu_399_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_20_[0]\,
      I3 => ram_reg_bram_0(3),
      I4 => ram_reg_bram_0(2),
      O => \ap_CS_fsm_reg[7]_3\(0)
    );
\ap_CS_fsm[7]_rep_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4500"
    )
        port map (
      I0 => grp_decode_fu_399_ap_ready,
      I1 => grp_decode_fu_399_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_20_[0]\,
      I3 => ram_reg_bram_0(3),
      I4 => ram_reg_bram_0(2),
      O => grp_decode_fu_399_ap_start_reg_reg
    );
\ap_CS_fsm[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => grp_decode_fu_399_h_ce0,
      I1 => i_fu_262_reg(2),
      I2 => i_fu_262_reg(3),
      I3 => i_fu_262_reg(0),
      I4 => i_fu_262_reg(1),
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => ram_reg_bram_0(3),
      I1 => grp_decode_fu_399_ap_ready,
      I2 => grp_decode_fu_399_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_20_[0]\,
      O => \ap_CS_fsm_reg[7]_3\(1)
    );
\ap_CS_fsm[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => i_9_fu_270_reg(2),
      I2 => i_9_fu_270_reg(3),
      I3 => i_9_fu_270_reg(1),
      I4 => i_9_fu_270_reg(0),
      O => grp_decode_fu_399_ap_ready
    );
\ap_CS_fsm[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => grp_decode_fu_399_xout2_ap_vld,
      O => ap_NS_fsm(9)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_decode_fu_399_ap_done,
      Q => \ap_CS_fsm_reg_n_20_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state11,
      R => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^q\(0),
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^q\(1),
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_upzero_fu_443_n_76,
      Q => \^q\(2),
      R => ap_rst
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => \^q\(3),
      R => ap_rst
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => xa2_2_fu_254,
      Q => grp_decode_fu_399_h_ce0,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => ap_rst
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => grp_decode_fu_399_xout2_ap_vld,
      R => ap_rst
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => ap_rst
    );
\apl2_8_reg_2188[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln580_6_fu_1530_p1(12),
      I1 => sext_ln580_6_fu_1530_p1(13),
      O => \apl2_8_reg_2188[15]_i_10_n_20\
    );
\apl2_8_reg_2188[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_ah2(13),
      I1 => dec_ah2(14),
      O => \apl2_8_reg_2188[15]_i_16_n_20\
    );
\apl2_8_reg_2188[15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_ah2(12),
      I1 => dec_ah2(13),
      O => \apl2_8_reg_2188[15]_i_17_n_20\
    );
\apl2_8_reg_2188[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_ah2(11),
      I1 => dec_ah2(12),
      O => \apl2_8_reg_2188[15]_i_18_n_20\
    );
\apl2_8_reg_2188[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_ah2(10),
      I1 => dec_ah2(11),
      O => \apl2_8_reg_2188[15]_i_19_n_20\
    );
\apl2_8_reg_2188[15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_ah2(9),
      I1 => dec_ah2(10),
      O => \apl2_8_reg_2188[15]_i_20_n_20\
    );
\apl2_8_reg_2188[15]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dec_ah1(13),
      I1 => dec_ah1(11),
      I2 => \apl2_8_reg_2188[15]_i_24_n_20\,
      I3 => dec_ah1(12),
      O => \apl2_8_reg_2188[15]_i_22_n_20\
    );
\apl2_8_reg_2188[15]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => dec_ah1(10),
      I1 => dec_ah1(8),
      I2 => dec_ah1(6),
      I3 => \apl2_8_reg_2188[7]_i_32_n_20\,
      I4 => dec_ah1(7),
      I5 => dec_ah1(9),
      O => \apl2_8_reg_2188[15]_i_24_n_20\
    );
\apl2_8_reg_2188[15]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dec_ah1(11),
      I1 => \apl2_8_reg_2188[15]_i_24_n_20\,
      O => \apl2_8_reg_2188[15]_i_27_n_20\
    );
\apl2_8_reg_2188[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln580_6_fu_1530_p1(14),
      I1 => \apl2_8_reg_2188_reg[15]_i_2_n_22\,
      O => \apl2_8_reg_2188[15]_i_8_n_20\
    );
\apl2_8_reg_2188[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln580_6_fu_1530_p1(13),
      I1 => sext_ln580_6_fu_1530_p1(14),
      O => \apl2_8_reg_2188[15]_i_9_n_20\
    );
\apl2_8_reg_2188[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_ah2(8),
      I1 => dec_ah2(9),
      O => \apl2_8_reg_2188[7]_i_13_n_20\
    );
\apl2_8_reg_2188[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_ah2(14),
      I1 => dec_ah2(8),
      O => \apl2_8_reg_2188[7]_i_14_n_20\
    );
\apl2_8_reg_2188[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_ah2(14),
      I1 => dec_ah2(7),
      O => \apl2_8_reg_2188[7]_i_15_n_20\
    );
\apl2_8_reg_2188[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_ah2(6),
      I1 => dec_ah2(13),
      O => \apl2_8_reg_2188[7]_i_16_n_20\
    );
\apl2_8_reg_2188[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_ah2(5),
      I1 => dec_ah2(12),
      O => \apl2_8_reg_2188[7]_i_17_n_20\
    );
\apl2_8_reg_2188[7]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_ah2(4),
      I1 => dec_ah2(11),
      O => \apl2_8_reg_2188[7]_i_18_n_20\
    );
\apl2_8_reg_2188[7]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_ah2(3),
      I1 => dec_ah2(10),
      O => \apl2_8_reg_2188[7]_i_19_n_20\
    );
\apl2_8_reg_2188[7]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_ah2(2),
      I1 => dec_ah2(9),
      O => \apl2_8_reg_2188[7]_i_20_n_20\
    );
\apl2_8_reg_2188[7]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_ah2(0),
      O => \apl2_8_reg_2188[7]_i_21_n_20\
    );
\apl2_8_reg_2188[7]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_ah2(1),
      I1 => dec_ah2(8),
      O => \apl2_8_reg_2188[7]_i_22_n_20\
    );
\apl2_8_reg_2188[7]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_ah2(0),
      I1 => dec_ah2(7),
      O => \apl2_8_reg_2188[7]_i_23_n_20\
    );
\apl2_8_reg_2188[7]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_ah2(6),
      O => \apl2_8_reg_2188[7]_i_24_n_20\
    );
\apl2_8_reg_2188[7]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_ah2(5),
      O => \apl2_8_reg_2188[7]_i_25_n_20\
    );
\apl2_8_reg_2188[7]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_ah2(4),
      O => \apl2_8_reg_2188[7]_i_26_n_20\
    );
\apl2_8_reg_2188[7]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_ah2(3),
      O => \apl2_8_reg_2188[7]_i_27_n_20\
    );
\apl2_8_reg_2188[7]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_ah2(2),
      O => \apl2_8_reg_2188[7]_i_28_n_20\
    );
\apl2_8_reg_2188[7]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_ah2(1),
      O => \apl2_8_reg_2188[7]_i_29_n_20\
    );
\apl2_8_reg_2188[7]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => dec_ah1(9),
      I1 => dec_ah1(7),
      I2 => \apl2_8_reg_2188[7]_i_32_n_20\,
      I3 => dec_ah1(6),
      I4 => dec_ah1(8),
      O => \apl2_8_reg_2188[7]_i_30_n_20\
    );
\apl2_8_reg_2188[7]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dec_ah1(8),
      I1 => dec_ah1(6),
      I2 => \apl2_8_reg_2188[7]_i_32_n_20\,
      I3 => dec_ah1(7),
      O => \apl2_8_reg_2188[7]_i_31_n_20\
    );
\apl2_8_reg_2188[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => dec_ah1(5),
      I1 => dec_ah1(0),
      I2 => dec_ah1(4),
      I3 => dec_ah1(1),
      I4 => dec_ah1(2),
      I5 => dec_ah1(3),
      O => \apl2_8_reg_2188[7]_i_32_n_20\
    );
\apl2_8_reg_2188[7]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => dec_ah1(3),
      I1 => dec_ah1(2),
      I2 => dec_ah1(1),
      I3 => dec_ah1(4),
      I4 => dec_ah1(0),
      O => \apl2_8_reg_2188[7]_i_33_n_20\
    );
\apl2_8_reg_2188_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => apl2_8_fu_1540_p2(0),
      Q => apl2_8_reg_2188(0),
      R => '0'
    );
\apl2_8_reg_2188_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => apl2_8_fu_1540_p2(10),
      Q => apl2_8_reg_2188(10),
      R => '0'
    );
\apl2_8_reg_2188_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => apl2_8_fu_1540_p2(11),
      Q => apl2_8_reg_2188(11),
      R => '0'
    );
\apl2_8_reg_2188_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => apl2_8_fu_1540_p2(12),
      Q => apl2_8_reg_2188(12),
      R => '0'
    );
\apl2_8_reg_2188_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => apl2_8_fu_1540_p2(13),
      Q => apl2_8_reg_2188(13),
      R => '0'
    );
\apl2_8_reg_2188_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => apl2_8_fu_1540_p2(14),
      Q => apl2_8_reg_2188(14),
      R => '0'
    );
\apl2_8_reg_2188_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => apl2_8_fu_1540_p2(15),
      Q => apl2_8_reg_2188(15),
      R => '0'
    );
\apl2_8_reg_2188_reg[15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl2_8_reg_2188_reg[7]_i_3_n_20\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_apl2_8_reg_2188_reg[15]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \apl2_8_reg_2188_reg[15]_i_2_n_22\,
      CO(4) => \NLW_apl2_8_reg_2188_reg[15]_i_2_CO_UNCONNECTED\(4),
      CO(3) => \apl2_8_reg_2188_reg[15]_i_2_n_24\,
      CO(2) => \apl2_8_reg_2188_reg[15]_i_2_n_25\,
      CO(1) => \apl2_8_reg_2188_reg[15]_i_2_n_26\,
      CO(0) => \apl2_8_reg_2188_reg[15]_i_2_n_27\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => dec_ah2(13 downto 9),
      O(7 downto 5) => \NLW_apl2_8_reg_2188_reg[15]_i_2_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => sext_ln580_6_fu_1530_p1(14 downto 10),
      S(7 downto 5) => B"001",
      S(4) => \apl2_8_reg_2188[15]_i_16_n_20\,
      S(3) => \apl2_8_reg_2188[15]_i_17_n_20\,
      S(2) => \apl2_8_reg_2188[15]_i_18_n_20\,
      S(1) => \apl2_8_reg_2188[15]_i_19_n_20\,
      S(0) => \apl2_8_reg_2188[15]_i_20_n_20\
    );
\apl2_8_reg_2188_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => apl2_8_fu_1540_p2(16),
      Q => apl2_8_reg_2188(16),
      R => '0'
    );
\apl2_8_reg_2188_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => apl2_8_fu_1540_p2(1),
      Q => apl2_8_reg_2188(1),
      R => '0'
    );
\apl2_8_reg_2188_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => apl2_8_fu_1540_p2(2),
      Q => apl2_8_reg_2188(2),
      R => '0'
    );
\apl2_8_reg_2188_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => apl2_8_fu_1540_p2(3),
      Q => apl2_8_reg_2188(3),
      R => '0'
    );
\apl2_8_reg_2188_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => apl2_8_fu_1540_p2(4),
      Q => apl2_8_reg_2188(4),
      R => '0'
    );
\apl2_8_reg_2188_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => apl2_8_fu_1540_p2(5),
      Q => apl2_8_reg_2188(5),
      R => '0'
    );
\apl2_8_reg_2188_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => apl2_8_fu_1540_p2(6),
      Q => apl2_8_reg_2188(6),
      R => '0'
    );
\apl2_8_reg_2188_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => apl2_8_fu_1540_p2(7),
      Q => apl2_8_reg_2188(7),
      R => '0'
    );
\apl2_8_reg_2188_reg[7]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl2_8_reg_2188_reg[7]_i_4_n_20\,
      CI_TOP => '0',
      CO(7) => \apl2_8_reg_2188_reg[7]_i_3_n_20\,
      CO(6) => \apl2_8_reg_2188_reg[7]_i_3_n_21\,
      CO(5) => \apl2_8_reg_2188_reg[7]_i_3_n_22\,
      CO(4) => \apl2_8_reg_2188_reg[7]_i_3_n_23\,
      CO(3) => \apl2_8_reg_2188_reg[7]_i_3_n_24\,
      CO(2) => \apl2_8_reg_2188_reg[7]_i_3_n_25\,
      CO(1) => \apl2_8_reg_2188_reg[7]_i_3_n_26\,
      CO(0) => \apl2_8_reg_2188_reg[7]_i_3_n_27\,
      DI(7) => dec_ah2(8),
      DI(6) => dec_ah2(14),
      DI(5 downto 0) => dec_ah2(7 downto 2),
      O(7 downto 0) => sext_ln580_6_fu_1530_p1(9 downto 2),
      S(7) => \apl2_8_reg_2188[7]_i_13_n_20\,
      S(6) => \apl2_8_reg_2188[7]_i_14_n_20\,
      S(5) => \apl2_8_reg_2188[7]_i_15_n_20\,
      S(4) => \apl2_8_reg_2188[7]_i_16_n_20\,
      S(3) => \apl2_8_reg_2188[7]_i_17_n_20\,
      S(2) => \apl2_8_reg_2188[7]_i_18_n_20\,
      S(1) => \apl2_8_reg_2188[7]_i_19_n_20\,
      S(0) => \apl2_8_reg_2188[7]_i_20_n_20\
    );
\apl2_8_reg_2188_reg[7]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl2_8_reg_2188[7]_i_21_n_20\,
      CI_TOP => '0',
      CO(7) => \apl2_8_reg_2188_reg[7]_i_4_n_20\,
      CO(6) => \apl2_8_reg_2188_reg[7]_i_4_n_21\,
      CO(5) => \apl2_8_reg_2188_reg[7]_i_4_n_22\,
      CO(4) => \apl2_8_reg_2188_reg[7]_i_4_n_23\,
      CO(3) => \apl2_8_reg_2188_reg[7]_i_4_n_24\,
      CO(2) => \apl2_8_reg_2188_reg[7]_i_4_n_25\,
      CO(1) => \apl2_8_reg_2188_reg[7]_i_4_n_26\,
      CO(0) => \apl2_8_reg_2188_reg[7]_i_4_n_27\,
      DI(7 downto 6) => dec_ah2(1 downto 0),
      DI(5 downto 0) => B"000000",
      O(7 downto 6) => sext_ln580_6_fu_1530_p1(1 downto 0),
      O(5 downto 0) => \NLW_apl2_8_reg_2188_reg[7]_i_4_O_UNCONNECTED\(5 downto 0),
      S(7) => \apl2_8_reg_2188[7]_i_22_n_20\,
      S(6) => \apl2_8_reg_2188[7]_i_23_n_20\,
      S(5) => \apl2_8_reg_2188[7]_i_24_n_20\,
      S(4) => \apl2_8_reg_2188[7]_i_25_n_20\,
      S(3) => \apl2_8_reg_2188[7]_i_26_n_20\,
      S(2) => \apl2_8_reg_2188[7]_i_27_n_20\,
      S(1) => \apl2_8_reg_2188[7]_i_28_n_20\,
      S(0) => \apl2_8_reg_2188[7]_i_29_n_20\
    );
\apl2_8_reg_2188_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => apl2_8_fu_1540_p2(8),
      Q => apl2_8_reg_2188(8),
      R => '0'
    );
\apl2_8_reg_2188_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => apl2_8_fu_1540_p2(9),
      Q => apl2_8_reg_2188(9),
      R => '0'
    );
\apl2_reg_2157[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln580_4_fu_1084_p1(12),
      I1 => sext_ln580_4_fu_1084_p1(13),
      O => \apl2_reg_2157[15]_i_10_n_20\
    );
\apl2_reg_2157[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_al2(13),
      I1 => dec_al2(14),
      O => \apl2_reg_2157[15]_i_16_n_20\
    );
\apl2_reg_2157[15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_al2(12),
      I1 => dec_al2(13),
      O => \apl2_reg_2157[15]_i_17_n_20\
    );
\apl2_reg_2157[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_al2(11),
      I1 => dec_al2(12),
      O => \apl2_reg_2157[15]_i_18_n_20\
    );
\apl2_reg_2157[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_al2(10),
      I1 => dec_al2(11),
      O => \apl2_reg_2157[15]_i_19_n_20\
    );
\apl2_reg_2157[15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_al2(9),
      I1 => dec_al2(10),
      O => \apl2_reg_2157[15]_i_20_n_20\
    );
\apl2_reg_2157[15]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dec_al1(13),
      I1 => dec_al1(11),
      I2 => \apl2_reg_2157[15]_i_24_n_20\,
      I3 => dec_al1(12),
      O => \apl2_reg_2157[15]_i_22_n_20\
    );
\apl2_reg_2157[15]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => dec_al1(10),
      I1 => dec_al1(8),
      I2 => dec_al1(6),
      I3 => \apl2_reg_2157[7]_i_32_n_20\,
      I4 => dec_al1(7),
      I5 => dec_al1(9),
      O => \apl2_reg_2157[15]_i_24_n_20\
    );
\apl2_reg_2157[15]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dec_al1(11),
      I1 => \apl2_reg_2157[15]_i_24_n_20\,
      O => \apl2_reg_2157[15]_i_27_n_20\
    );
\apl2_reg_2157[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln580_4_fu_1084_p1(14),
      I1 => \apl2_reg_2157_reg[15]_i_2_n_22\,
      O => \apl2_reg_2157[15]_i_8_n_20\
    );
\apl2_reg_2157[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln580_4_fu_1084_p1(13),
      I1 => sext_ln580_4_fu_1084_p1(14),
      O => \apl2_reg_2157[15]_i_9_n_20\
    );
\apl2_reg_2157[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_al2(8),
      I1 => dec_al2(9),
      O => \apl2_reg_2157[7]_i_13_n_20\
    );
\apl2_reg_2157[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_al2(14),
      I1 => dec_al2(8),
      O => \apl2_reg_2157[7]_i_14_n_20\
    );
\apl2_reg_2157[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_al2(14),
      I1 => dec_al2(7),
      O => \apl2_reg_2157[7]_i_15_n_20\
    );
\apl2_reg_2157[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_al2(6),
      I1 => dec_al2(13),
      O => \apl2_reg_2157[7]_i_16_n_20\
    );
\apl2_reg_2157[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_al2(5),
      I1 => dec_al2(12),
      O => \apl2_reg_2157[7]_i_17_n_20\
    );
\apl2_reg_2157[7]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_al2(4),
      I1 => dec_al2(11),
      O => \apl2_reg_2157[7]_i_18_n_20\
    );
\apl2_reg_2157[7]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_al2(3),
      I1 => dec_al2(10),
      O => \apl2_reg_2157[7]_i_19_n_20\
    );
\apl2_reg_2157[7]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_al2(2),
      I1 => dec_al2(9),
      O => \apl2_reg_2157[7]_i_20_n_20\
    );
\apl2_reg_2157[7]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_al2(0),
      O => \apl2_reg_2157[7]_i_21_n_20\
    );
\apl2_reg_2157[7]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_al2(1),
      I1 => dec_al2(8),
      O => \apl2_reg_2157[7]_i_22_n_20\
    );
\apl2_reg_2157[7]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_al2(0),
      I1 => dec_al2(7),
      O => \apl2_reg_2157[7]_i_23_n_20\
    );
\apl2_reg_2157[7]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_al2(6),
      O => \apl2_reg_2157[7]_i_24_n_20\
    );
\apl2_reg_2157[7]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_al2(5),
      O => \apl2_reg_2157[7]_i_25_n_20\
    );
\apl2_reg_2157[7]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_al2(4),
      O => \apl2_reg_2157[7]_i_26_n_20\
    );
\apl2_reg_2157[7]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_al2(3),
      O => \apl2_reg_2157[7]_i_27_n_20\
    );
\apl2_reg_2157[7]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_al2(2),
      O => \apl2_reg_2157[7]_i_28_n_20\
    );
\apl2_reg_2157[7]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_al2(1),
      O => \apl2_reg_2157[7]_i_29_n_20\
    );
\apl2_reg_2157[7]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => dec_al1(9),
      I1 => dec_al1(7),
      I2 => \apl2_reg_2157[7]_i_32_n_20\,
      I3 => dec_al1(6),
      I4 => dec_al1(8),
      O => \apl2_reg_2157[7]_i_30_n_20\
    );
\apl2_reg_2157[7]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dec_al1(8),
      I1 => dec_al1(6),
      I2 => \apl2_reg_2157[7]_i_32_n_20\,
      I3 => dec_al1(7),
      O => \apl2_reg_2157[7]_i_31_n_20\
    );
\apl2_reg_2157[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => dec_al1(5),
      I1 => dec_al1(0),
      I2 => dec_al1(4),
      I3 => dec_al1(1),
      I4 => dec_al1(2),
      I5 => dec_al1(3),
      O => \apl2_reg_2157[7]_i_32_n_20\
    );
\apl2_reg_2157[7]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => dec_al1(3),
      I1 => dec_al1(2),
      I2 => dec_al1(1),
      I3 => dec_al1(4),
      I4 => dec_al1(0),
      O => \apl2_reg_2157[7]_i_33_n_20\
    );
\apl2_reg_2157_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => apl2_fu_1094_p2(0),
      Q => apl2_reg_2157(0),
      R => '0'
    );
\apl2_reg_2157_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => apl2_fu_1094_p2(10),
      Q => apl2_reg_2157(10),
      R => '0'
    );
\apl2_reg_2157_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => apl2_fu_1094_p2(11),
      Q => apl2_reg_2157(11),
      R => '0'
    );
\apl2_reg_2157_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => apl2_fu_1094_p2(12),
      Q => apl2_reg_2157(12),
      R => '0'
    );
\apl2_reg_2157_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => apl2_fu_1094_p2(13),
      Q => apl2_reg_2157(13),
      R => '0'
    );
\apl2_reg_2157_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => apl2_fu_1094_p2(14),
      Q => apl2_reg_2157(14),
      R => '0'
    );
\apl2_reg_2157_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => apl2_fu_1094_p2(15),
      Q => apl2_reg_2157(15),
      R => '0'
    );
\apl2_reg_2157_reg[15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl2_reg_2157_reg[7]_i_3_n_20\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_apl2_reg_2157_reg[15]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \apl2_reg_2157_reg[15]_i_2_n_22\,
      CO(4) => \NLW_apl2_reg_2157_reg[15]_i_2_CO_UNCONNECTED\(4),
      CO(3) => \apl2_reg_2157_reg[15]_i_2_n_24\,
      CO(2) => \apl2_reg_2157_reg[15]_i_2_n_25\,
      CO(1) => \apl2_reg_2157_reg[15]_i_2_n_26\,
      CO(0) => \apl2_reg_2157_reg[15]_i_2_n_27\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => dec_al2(13 downto 9),
      O(7 downto 5) => \NLW_apl2_reg_2157_reg[15]_i_2_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => sext_ln580_4_fu_1084_p1(14 downto 10),
      S(7 downto 5) => B"001",
      S(4) => \apl2_reg_2157[15]_i_16_n_20\,
      S(3) => \apl2_reg_2157[15]_i_17_n_20\,
      S(2) => \apl2_reg_2157[15]_i_18_n_20\,
      S(1) => \apl2_reg_2157[15]_i_19_n_20\,
      S(0) => \apl2_reg_2157[15]_i_20_n_20\
    );
\apl2_reg_2157_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => apl2_fu_1094_p2(16),
      Q => apl2_reg_2157(16),
      R => '0'
    );
\apl2_reg_2157_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => apl2_fu_1094_p2(1),
      Q => apl2_reg_2157(1),
      R => '0'
    );
\apl2_reg_2157_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => apl2_fu_1094_p2(2),
      Q => apl2_reg_2157(2),
      R => '0'
    );
\apl2_reg_2157_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => apl2_fu_1094_p2(3),
      Q => apl2_reg_2157(3),
      R => '0'
    );
\apl2_reg_2157_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => apl2_fu_1094_p2(4),
      Q => apl2_reg_2157(4),
      R => '0'
    );
\apl2_reg_2157_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => apl2_fu_1094_p2(5),
      Q => apl2_reg_2157(5),
      R => '0'
    );
\apl2_reg_2157_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => apl2_fu_1094_p2(6),
      Q => apl2_reg_2157(6),
      R => '0'
    );
\apl2_reg_2157_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => apl2_fu_1094_p2(7),
      Q => apl2_reg_2157(7),
      R => '0'
    );
\apl2_reg_2157_reg[7]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl2_reg_2157_reg[7]_i_4_n_20\,
      CI_TOP => '0',
      CO(7) => \apl2_reg_2157_reg[7]_i_3_n_20\,
      CO(6) => \apl2_reg_2157_reg[7]_i_3_n_21\,
      CO(5) => \apl2_reg_2157_reg[7]_i_3_n_22\,
      CO(4) => \apl2_reg_2157_reg[7]_i_3_n_23\,
      CO(3) => \apl2_reg_2157_reg[7]_i_3_n_24\,
      CO(2) => \apl2_reg_2157_reg[7]_i_3_n_25\,
      CO(1) => \apl2_reg_2157_reg[7]_i_3_n_26\,
      CO(0) => \apl2_reg_2157_reg[7]_i_3_n_27\,
      DI(7) => dec_al2(8),
      DI(6) => dec_al2(14),
      DI(5 downto 0) => dec_al2(7 downto 2),
      O(7 downto 0) => sext_ln580_4_fu_1084_p1(9 downto 2),
      S(7) => \apl2_reg_2157[7]_i_13_n_20\,
      S(6) => \apl2_reg_2157[7]_i_14_n_20\,
      S(5) => \apl2_reg_2157[7]_i_15_n_20\,
      S(4) => \apl2_reg_2157[7]_i_16_n_20\,
      S(3) => \apl2_reg_2157[7]_i_17_n_20\,
      S(2) => \apl2_reg_2157[7]_i_18_n_20\,
      S(1) => \apl2_reg_2157[7]_i_19_n_20\,
      S(0) => \apl2_reg_2157[7]_i_20_n_20\
    );
\apl2_reg_2157_reg[7]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl2_reg_2157[7]_i_21_n_20\,
      CI_TOP => '0',
      CO(7) => \apl2_reg_2157_reg[7]_i_4_n_20\,
      CO(6) => \apl2_reg_2157_reg[7]_i_4_n_21\,
      CO(5) => \apl2_reg_2157_reg[7]_i_4_n_22\,
      CO(4) => \apl2_reg_2157_reg[7]_i_4_n_23\,
      CO(3) => \apl2_reg_2157_reg[7]_i_4_n_24\,
      CO(2) => \apl2_reg_2157_reg[7]_i_4_n_25\,
      CO(1) => \apl2_reg_2157_reg[7]_i_4_n_26\,
      CO(0) => \apl2_reg_2157_reg[7]_i_4_n_27\,
      DI(7 downto 6) => dec_al2(1 downto 0),
      DI(5 downto 0) => B"000000",
      O(7 downto 6) => sext_ln580_4_fu_1084_p1(1 downto 0),
      O(5 downto 0) => \NLW_apl2_reg_2157_reg[7]_i_4_O_UNCONNECTED\(5 downto 0),
      S(7) => \apl2_reg_2157[7]_i_22_n_20\,
      S(6) => \apl2_reg_2157[7]_i_23_n_20\,
      S(5) => \apl2_reg_2157[7]_i_24_n_20\,
      S(4) => \apl2_reg_2157[7]_i_25_n_20\,
      S(3) => \apl2_reg_2157[7]_i_26_n_20\,
      S(2) => \apl2_reg_2157[7]_i_27_n_20\,
      S(1) => \apl2_reg_2157[7]_i_28_n_20\,
      S(0) => \apl2_reg_2157[7]_i_29_n_20\
    );
\apl2_reg_2157_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => apl2_fu_1094_p2(8),
      Q => apl2_reg_2157(8),
      R => '0'
    );
\apl2_reg_2157_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => apl2_fu_1094_p2(9),
      Q => apl2_reg_2157(9),
      R => '0'
    );
\dec_ah1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \dec_ah1_reg[15]_i_5_n_27\,
      I1 => \dec_ah1[0]_i_2_n_20\,
      I2 => \dec_ah1_reg[15]_i_7_n_27\,
      I3 => sext_ln599_2_fu_1646_p1(0),
      I4 => \^q\(3),
      I5 => dec_ah1(0),
      O => grp_decode_fu_399_dec_ah1_o(0)
    );
\dec_ah1[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_ah1(3),
      O => \dec_ah1[0]_i_10_n_20\
    );
\dec_ah1[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_ah1(2),
      O => \dec_ah1[0]_i_11_n_20\
    );
\dec_ah1[0]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_ah1(1),
      O => \dec_ah1[0]_i_12_n_20\
    );
\dec_ah1[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_25\,
      I1 => apl2_8_reg_2188(0),
      I2 => \dec_ah2_reg[14]_i_2_n_27\,
      O => \dec_ah1[0]_i_2_n_20\
    );
\dec_ah1[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_ah1(0),
      O => \dec_ah1[0]_i_4_n_20\
    );
\dec_ah1[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_ah1(0),
      I1 => dec_ah1(8),
      O => \dec_ah1[0]_i_5_n_20\
    );
\dec_ah1[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_ah1(7),
      O => \dec_ah1[0]_i_6_n_20\
    );
\dec_ah1[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_ah1(6),
      O => \dec_ah1[0]_i_7_n_20\
    );
\dec_ah1[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_ah1(5),
      O => \dec_ah1[0]_i_8_n_20\
    );
\dec_ah1[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_ah1(4),
      O => \dec_ah1[0]_i_9_n_20\
    );
\dec_ah1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74FF7400"
    )
        port map (
      I0 => \dec_ah1[10]_i_2_n_20\,
      I1 => \dec_ah1_reg[15]_i_5_n_27\,
      I2 => \dec_ah1[10]_i_3_n_20\,
      I3 => \^q\(3),
      I4 => dec_ah1(10),
      O => grp_decode_fu_399_dec_ah1_o(10)
    );
\dec_ah1[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_25\,
      I1 => apl2_8_reg_2188(10),
      I2 => \dec_ah2_reg[14]_i_2_n_27\,
      O => \dec_ah1[10]_i_2_n_20\
    );
\dec_ah1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AFFFFAA9A0000"
    )
        port map (
      I0 => \dec_ah1[15]_i_10_n_20\,
      I1 => \dec_ah2_reg[14]_i_2_n_27\,
      I2 => apl2_8_reg_2188(10),
      I3 => \dec_ah2_reg[14]_i_3_n_25\,
      I4 => \dec_ah1_reg[15]_i_7_n_27\,
      I5 => apl1_11_fu_1657_p2(10),
      O => \dec_ah1[10]_i_3_n_20\
    );
\dec_ah1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dec_ah1[11]_i_2_n_20\,
      I1 => \dec_ah1_reg[15]_i_5_n_27\,
      I2 => \dec_ah1[11]_i_3_n_20\,
      I3 => \^q\(3),
      I4 => dec_ah1(11),
      O => grp_decode_fu_399_dec_ah1_o(11)
    );
\dec_ah1[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
        port map (
      I0 => apl2_8_reg_2188(11),
      I1 => \dec_ah2_reg[14]_i_3_n_25\,
      I2 => apl2_8_reg_2188(10),
      I3 => \dec_ah2_reg[14]_i_2_n_27\,
      O => \dec_ah1[11]_i_2_n_20\
    );
\dec_ah1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AFFFFAA9A0000"
    )
        port map (
      I0 => \dec_ah1[11]_i_4_n_20\,
      I1 => \dec_ah2_reg[14]_i_2_n_27\,
      I2 => apl2_8_reg_2188(11),
      I3 => \dec_ah2_reg[14]_i_3_n_25\,
      I4 => \dec_ah1_reg[15]_i_7_n_27\,
      I5 => apl1_11_fu_1657_p2(11),
      O => \dec_ah1[11]_i_3_n_20\
    );
\dec_ah1[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF01FFFF"
    )
        port map (
      I0 => \dec_ah1[11]_i_5_n_20\,
      I1 => apl2_8_reg_2188(8),
      I2 => apl2_8_reg_2188(9),
      I3 => \dec_ah2_reg[14]_i_2_n_27\,
      I4 => apl2_8_reg_2188(10),
      I5 => \dec_ah2_reg[14]_i_3_n_25\,
      O => \dec_ah1[11]_i_4_n_20\
    );
\dec_ah1[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \dec_ah1[7]_i_2_n_20\,
      I1 => \dec_ah1[6]_i_2_n_20\,
      I2 => \dec_ah1[5]_i_2_n_20\,
      I3 => \dec_ah1[4]_i_2_n_20\,
      I4 => \dec_ah1[4]_i_4_n_20\,
      O => \dec_ah1[11]_i_5_n_20\
    );
\dec_ah1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dec_ah1[12]_i_2_n_20\,
      I1 => \dec_ah1_reg[15]_i_5_n_27\,
      I2 => \dec_ah1[12]_i_3_n_20\,
      I3 => \^q\(3),
      I4 => dec_ah1(12),
      O => grp_decode_fu_399_dec_ah1_o(12)
    );
\dec_ah1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF6FA"
    )
        port map (
      I0 => apl2_8_reg_2188(12),
      I1 => apl2_8_reg_2188(11),
      I2 => \dec_ah2_reg[14]_i_2_n_27\,
      I3 => apl2_8_reg_2188(10),
      I4 => \dec_ah2_reg[14]_i_3_n_25\,
      O => \dec_ah1[12]_i_2_n_20\
    );
\dec_ah1[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dec_ah1[12]_i_4_n_20\,
      I1 => \dec_ah1_reg[15]_i_7_n_27\,
      I2 => apl1_11_fu_1657_p2(12),
      O => \dec_ah1[12]_i_3_n_20\
    );
\dec_ah1[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A80057FFA800A800"
    )
        port map (
      I0 => apl2_8_reg_2188(11),
      I1 => \dec_ah1[14]_i_5_n_20\,
      I2 => \dec_ah1[9]_i_2_n_20\,
      I3 => \dec_ah1[10]_i_2_n_20\,
      I4 => \dec_ah2_reg[14]_i_3_n_25\,
      I5 => \dec_ah1[15]_i_9_n_20\,
      O => \dec_ah1[12]_i_4_n_20\
    );
\dec_ah1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3AFF3A00"
    )
        port map (
      I0 => \dec_ah1[13]_i_2_n_20\,
      I1 => \dec_ah1[13]_i_3_n_20\,
      I2 => \dec_ah1_reg[15]_i_5_n_27\,
      I3 => \^q\(3),
      I4 => dec_ah1(13),
      O => grp_decode_fu_399_dec_ah1_o(13)
    );
\dec_ah1[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dec_ah1[13]_i_4_n_20\,
      I1 => \dec_ah1_reg[15]_i_7_n_27\,
      I2 => apl1_11_fu_1657_p2(13),
      O => \dec_ah1[13]_i_2_n_20\
    );
\dec_ah1[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => \dec_ah1[15]_i_11_n_20\,
      I1 => \dec_ah1[10]_i_2_n_20\,
      I2 => apl2_8_reg_2188(11),
      I3 => \dec_ah1[15]_i_9_n_20\,
      O => \dec_ah1[13]_i_3_n_20\
    );
\dec_ah1[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555599955555"
    )
        port map (
      I0 => \dec_ah1[15]_i_11_n_20\,
      I1 => \dec_ah1[10]_i_2_n_20\,
      I2 => \dec_ah1[9]_i_2_n_20\,
      I3 => \dec_ah1[14]_i_5_n_20\,
      I4 => apl2_8_reg_2188(11),
      I5 => \dec_ah1[15]_i_9_n_20\,
      O => \dec_ah1[13]_i_4_n_20\
    );
\dec_ah1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dec_ah1[14]_i_2_n_20\,
      I1 => \dec_ah1_reg[15]_i_5_n_27\,
      I2 => \dec_ah1[14]_i_3_n_20\,
      I3 => \^q\(3),
      I4 => dec_ah1(14),
      O => grp_decode_fu_399_dec_ah1_o(14)
    );
\dec_ah1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
        port map (
      I0 => \dec_ah1[15]_i_8_n_20\,
      I1 => \dec_ah1[15]_i_9_n_20\,
      I2 => apl2_8_reg_2188(11),
      I3 => \dec_ah1[10]_i_2_n_20\,
      I4 => \dec_ah1[15]_i_11_n_20\,
      O => \dec_ah1[14]_i_2_n_20\
    );
\dec_ah1[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87FF8700"
    )
        port map (
      I0 => \dec_ah1[15]_i_11_n_20\,
      I1 => \dec_ah1[14]_i_4_n_20\,
      I2 => \dec_ah1[15]_i_8_n_20\,
      I3 => \dec_ah1_reg[15]_i_7_n_27\,
      I4 => apl1_11_fu_1657_p2(14),
      O => \dec_ah1[14]_i_3_n_20\
    );
\dec_ah1[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00000000000"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_2_n_27\,
      I1 => apl2_8_reg_2188(12),
      I2 => apl2_8_reg_2188(11),
      I3 => \dec_ah1[14]_i_5_n_20\,
      I4 => \dec_ah1[9]_i_2_n_20\,
      I5 => \dec_ah1[10]_i_2_n_20\,
      O => \dec_ah1[14]_i_4_n_20\
    );
\dec_ah1[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \dec_ah1[4]_i_4_n_20\,
      I1 => \dec_ah1[4]_i_2_n_20\,
      I2 => \dec_ah1[5]_i_2_n_20\,
      I3 => \dec_ah1[6]_i_2_n_20\,
      I4 => \dec_ah1[7]_i_2_n_20\,
      I5 => \dec_ah1[8]_i_2_n_20\,
      O => \dec_ah1[14]_i_5_n_20\
    );
\dec_ah1[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFCCFFCD"
    )
        port map (
      I0 => apl2_8_reg_2188(9),
      I1 => \dec_ah2_reg[14]_i_3_n_25\,
      I2 => apl2_8_reg_2188(8),
      I3 => \dec_ah2_reg[14]_i_2_n_27\,
      I4 => apl2_8_reg_2188(7),
      I5 => \dec_ah1[7]_i_4_n_20\,
      O => \dec_ah1[15]_i_10_n_20\
    );
\dec_ah1[15]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_25\,
      I1 => \dec_ah2_reg[14]_i_2_n_27\,
      I2 => apl2_8_reg_2188(13),
      O => \dec_ah1[15]_i_11_n_20\
    );
\dec_ah1[15]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => \dec_ah1[15]_i_4_n_20\,
      I1 => apl1_11_fu_1657_p2(16),
      I2 => \dec_ah1_reg[15]_i_7_n_27\,
      I3 => \dec_ah1_reg[15]_i_6_n_23\,
      O => \dec_ah1[15]_i_13_n_20\
    );
\dec_ah1[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F2"
    )
        port map (
      I0 => \dec_ah1_reg[15]_i_6_n_23\,
      I1 => apl1_11_fu_1657_p2(16),
      I2 => \dec_ah1_reg[15]_i_7_n_27\,
      I3 => \dec_ah1[15]_i_4_n_20\,
      O => \dec_ah1[15]_i_14_n_20\
    );
\dec_ah1[15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln599_2_fu_1646_p1(15),
      I1 => \dec_ah1_reg[15]_i_16_n_20\,
      O => \dec_ah1[15]_i_17_n_20\
    );
\dec_ah1[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_2_fu_1646_p1(14),
      I1 => sext_ln599_2_fu_1646_p1(15),
      O => \dec_ah1[15]_i_18_n_20\
    );
\dec_ah1[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_2_fu_1646_p1(13),
      I1 => sext_ln599_2_fu_1646_p1(14),
      O => \dec_ah1[15]_i_19_n_20\
    );
\dec_ah1[15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_2_fu_1646_p1(12),
      I1 => sext_ln599_2_fu_1646_p1(13),
      O => \dec_ah1[15]_i_20_n_20\
    );
\dec_ah1[15]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dec_ah1_reg[15]_i_6_n_23\,
      I1 => apl1_11_fu_1657_p2(16),
      O => \dec_ah1[15]_i_22_n_20\
    );
\dec_ah1[15]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dec_ah1_reg[15]_i_6_n_23\,
      I1 => apl1_11_fu_1657_p2(16),
      O => \dec_ah1[15]_i_23_n_20\
    );
\dec_ah1[15]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5F7C4CC"
    )
        port map (
      I0 => apl1_11_fu_1657_p2(15),
      I1 => \dec_ah1[15]_i_71_n_20\,
      I2 => \dec_ah1_reg[15]_i_7_n_27\,
      I3 => apl1_11_fu_1657_p2(14),
      I4 => \dec_ah1[15]_i_72_n_20\,
      O => \dec_ah1[15]_i_24_n_20\
    );
\dec_ah1[15]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1171"
    )
        port map (
      I0 => \dec_ah1[13]_i_3_n_20\,
      I1 => \dec_ah1[13]_i_2_n_20\,
      I2 => \dec_ah1[12]_i_2_n_20\,
      I3 => \dec_ah1[12]_i_3_n_20\,
      O => \dec_ah1[15]_i_25_n_20\
    );
\dec_ah1[15]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00087707000B7737"
    )
        port map (
      I0 => \dec_ah1[15]_i_10_n_20\,
      I1 => \dec_ah1[10]_i_2_n_20\,
      I2 => apl1_11_fu_1657_p2(11),
      I3 => \dec_ah1_reg[15]_i_7_n_27\,
      I4 => \dec_ah1[15]_i_73_n_20\,
      I5 => apl1_11_fu_1657_p2(10),
      O => \dec_ah1[15]_i_26_n_20\
    );
\dec_ah1[15]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000404050004"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_2_n_27\,
      I1 => apl2_8_reg_2188(9),
      I2 => \dec_ah2_reg[14]_i_3_n_25\,
      I3 => \dec_ah1[9]_i_3_n_20\,
      I4 => apl2_8_reg_2188(8),
      I5 => \dec_ah1[8]_i_3_n_20\,
      O => \dec_ah1[15]_i_27_n_20\
    );
\dec_ah1[15]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000404050004"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_2_n_27\,
      I1 => apl2_8_reg_2188(7),
      I2 => \dec_ah2_reg[14]_i_3_n_25\,
      I3 => \dec_ah1[7]_i_3_n_20\,
      I4 => apl2_8_reg_2188(6),
      I5 => \dec_ah1[6]_i_3_n_20\,
      O => \dec_ah1[15]_i_28_n_20\
    );
\dec_ah1[15]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD10000FFD11100"
    )
        port map (
      I0 => apl1_11_fu_1657_p2(5),
      I1 => \dec_ah1_reg[15]_i_7_n_27\,
      I2 => \dec_ah1[4]_i_4_n_20\,
      I3 => \dec_ah1[4]_i_2_n_20\,
      I4 => \dec_ah1[5]_i_2_n_20\,
      I5 => sext_ln599_2_fu_1646_p1(4),
      O => \dec_ah1[15]_i_29_n_20\
    );
\dec_ah1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => \dec_ah1[15]_i_4_n_20\,
      I1 => \dec_ah1_reg[15]_i_5_n_27\,
      I2 => apl1_11_fu_1657_p2(15),
      I3 => \dec_ah1_reg[15]_i_7_n_27\,
      I4 => \^q\(3),
      I5 => dec_ah1(15),
      O => grp_decode_fu_399_dec_ah1_o(15)
    );
\dec_ah1[15]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD10000FFD11100"
    )
        port map (
      I0 => sext_ln599_2_fu_1646_p1(3),
      I1 => \dec_ah1_reg[15]_i_7_n_27\,
      I2 => \dec_ah1[15]_i_74_n_20\,
      I3 => \dec_ah1[2]_i_2_n_20\,
      I4 => \dec_ah1[3]_i_2_n_20\,
      I5 => sext_ln599_2_fu_1646_p1(2),
      O => \dec_ah1[15]_i_30_n_20\
    );
\dec_ah1[15]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0F30010"
    )
        port map (
      I0 => sext_ln599_2_fu_1646_p1(0),
      I1 => \dec_ah1_reg[15]_i_7_n_27\,
      I2 => \dec_ah1[0]_i_2_n_20\,
      I3 => sext_ln599_2_fu_1646_p1(1),
      I4 => \dec_ah1[1]_i_2_n_20\,
      O => \dec_ah1[15]_i_31_n_20\
    );
\dec_ah1[15]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02083831"
    )
        port map (
      I0 => apl1_11_fu_1657_p2(15),
      I1 => \dec_ah1[15]_i_71_n_20\,
      I2 => \dec_ah1_reg[15]_i_7_n_27\,
      I3 => apl1_11_fu_1657_p2(14),
      I4 => \dec_ah1[15]_i_72_n_20\,
      O => \dec_ah1[15]_i_32_n_20\
    );
\dec_ah1[15]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A60000000056A6"
    )
        port map (
      I0 => \dec_ah1[13]_i_3_n_20\,
      I1 => apl1_11_fu_1657_p2(13),
      I2 => \dec_ah1_reg[15]_i_7_n_27\,
      I3 => \dec_ah1[13]_i_4_n_20\,
      I4 => \dec_ah1[12]_i_3_n_20\,
      I5 => \dec_ah1[12]_i_2_n_20\,
      O => \dec_ah1[15]_i_33_n_20\
    );
\dec_ah1[15]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0000066F0009600"
    )
        port map (
      I0 => \dec_ah1[15]_i_73_n_20\,
      I1 => apl1_11_fu_1657_p2(11),
      I2 => \dec_ah1[15]_i_10_n_20\,
      I3 => \dec_ah1[10]_i_2_n_20\,
      I4 => \dec_ah1_reg[15]_i_7_n_27\,
      I5 => apl1_11_fu_1657_p2(10),
      O => \dec_ah1[15]_i_34_n_20\
    );
\dec_ah1[15]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505050505900509"
    )
        port map (
      I0 => \dec_ah1[9]_i_3_n_20\,
      I1 => apl2_8_reg_2188(9),
      I2 => \dec_ah1[8]_i_3_n_20\,
      I3 => \dec_ah2_reg[14]_i_3_n_25\,
      I4 => apl2_8_reg_2188(8),
      I5 => \dec_ah2_reg[14]_i_2_n_27\,
      O => \dec_ah1[15]_i_35_n_20\
    );
\dec_ah1[15]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505050505900509"
    )
        port map (
      I0 => \dec_ah1[7]_i_3_n_20\,
      I1 => apl2_8_reg_2188(7),
      I2 => \dec_ah1[6]_i_3_n_20\,
      I3 => \dec_ah2_reg[14]_i_3_n_25\,
      I4 => apl2_8_reg_2188(6),
      I5 => \dec_ah2_reg[14]_i_2_n_27\,
      O => \dec_ah1[15]_i_36_n_20\
    );
\dec_ah1[15]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F9900000F0099"
    )
        port map (
      I0 => \dec_ah1[5]_i_2_n_20\,
      I1 => apl1_11_fu_1657_p2(5),
      I2 => \dec_ah1[4]_i_4_n_20\,
      I3 => \dec_ah1[4]_i_2_n_20\,
      I4 => \dec_ah1_reg[15]_i_7_n_27\,
      I5 => sext_ln599_2_fu_1646_p1(4),
      O => \dec_ah1[15]_i_37_n_20\
    );
\dec_ah1[15]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F9900000F0099"
    )
        port map (
      I0 => \dec_ah1[3]_i_2_n_20\,
      I1 => sext_ln599_2_fu_1646_p1(3),
      I2 => \dec_ah1[15]_i_74_n_20\,
      I3 => \dec_ah1[2]_i_2_n_20\,
      I4 => \dec_ah1_reg[15]_i_7_n_27\,
      I5 => sext_ln599_2_fu_1646_p1(2),
      O => \dec_ah1[15]_i_38_n_20\
    );
\dec_ah1[15]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF9009"
    )
        port map (
      I0 => \dec_ah1[1]_i_2_n_20\,
      I1 => sext_ln599_2_fu_1646_p1(1),
      I2 => sext_ln599_2_fu_1646_p1(0),
      I3 => \dec_ah1[0]_i_2_n_20\,
      I4 => \dec_ah1_reg[15]_i_7_n_27\,
      O => \dec_ah1[15]_i_39_n_20\
    );
\dec_ah1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \dec_ah1[15]_i_8_n_20\,
      I1 => \dec_ah1[15]_i_9_n_20\,
      I2 => apl2_8_reg_2188(11),
      I3 => \dec_ah1[15]_i_10_n_20\,
      I4 => \dec_ah1[10]_i_2_n_20\,
      I5 => \dec_ah1[15]_i_11_n_20\,
      O => \dec_ah1[15]_i_4_n_20\
    );
\dec_ah1[15]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln599_2_fu_1646_p1(8),
      O => \dec_ah1[15]_i_40_n_20\
    );
\dec_ah1[15]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_2_fu_1646_p1(11),
      I1 => sext_ln599_2_fu_1646_p1(12),
      O => \dec_ah1[15]_i_41_n_20\
    );
\dec_ah1[15]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_2_fu_1646_p1(10),
      I1 => sext_ln599_2_fu_1646_p1(11),
      O => \dec_ah1[15]_i_42_n_20\
    );
\dec_ah1[15]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_2_fu_1646_p1(9),
      I1 => sext_ln599_2_fu_1646_p1(10),
      O => \dec_ah1[15]_i_43_n_20\
    );
\dec_ah1[15]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_2_fu_1646_p1(8),
      I1 => sext_ln599_2_fu_1646_p1(9),
      O => \dec_ah1[15]_i_44_n_20\
    );
\dec_ah1[15]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln599_2_fu_1646_p1(8),
      I1 => tmp_20_reg_2183,
      O => \dec_ah1[15]_i_45_n_20\
    );
\dec_ah1[15]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_20_reg_2183,
      I1 => sext_ln599_2_fu_1646_p1(7),
      O => \dec_ah1[15]_i_46_n_20\
    );
\dec_ah1[15]_i_47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln599_2_fu_1646_p1(6),
      O => \dec_ah1[15]_i_47_n_20\
    );
\dec_ah1[15]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_ah1(14),
      I1 => dec_ah1(15),
      O => \dec_ah1[15]_i_48_n_20\
    );
\dec_ah1[15]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_ah1(13),
      I1 => dec_ah1(14),
      O => \dec_ah1[15]_i_49_n_20\
    );
\dec_ah1[15]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_ah1(12),
      I1 => dec_ah1(13),
      O => \dec_ah1[15]_i_50_n_20\
    );
\dec_ah1[15]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_ah1(11),
      I1 => dec_ah1(12),
      O => \dec_ah1[15]_i_51_n_20\
    );
\dec_ah1[15]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_ah1(10),
      I1 => dec_ah1(11),
      O => \dec_ah1[15]_i_52_n_20\
    );
\dec_ah1[15]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_ah1(9),
      I1 => dec_ah1(10),
      O => \dec_ah1[15]_i_53_n_20\
    );
\dec_ah1[15]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_ah1(8),
      I1 => dec_ah1(9),
      O => \dec_ah1[15]_i_54_n_20\
    );
\dec_ah1[15]_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => apl1_11_fu_1657_p2(15),
      I1 => \dec_ah1[15]_i_71_n_20\,
      I2 => apl1_11_fu_1657_p2(14),
      O => \dec_ah1[15]_i_55_n_20\
    );
\dec_ah1[15]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => apl1_11_fu_1657_p2(13),
      I1 => \dec_ah1[13]_i_4_n_20\,
      I2 => apl1_11_fu_1657_p2(12),
      I3 => \dec_ah1[12]_i_4_n_20\,
      O => \dec_ah1[15]_i_56_n_20\
    );
\dec_ah1[15]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => apl1_11_fu_1657_p2(11),
      I1 => \dec_ah1[15]_i_73_n_20\,
      I2 => apl1_11_fu_1657_p2(10),
      I3 => \dec_ah1[15]_i_75_n_20\,
      O => \dec_ah1[15]_i_57_n_20\
    );
\dec_ah1[15]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => apl1_11_fu_1657_p2(9),
      I1 => \dec_ah1[9]_i_4_n_20\,
      I2 => apl1_11_fu_1657_p2(8),
      I3 => \dec_ah1[8]_i_4_n_20\,
      O => \dec_ah1[15]_i_58_n_20\
    );
\dec_ah1[15]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA83A802"
    )
        port map (
      I0 => apl1_11_fu_1657_p2(7),
      I1 => \dec_ah1[15]_i_76_n_20\,
      I2 => \dec_ah1[6]_i_2_n_20\,
      I3 => \dec_ah1[7]_i_2_n_20\,
      I4 => apl1_11_fu_1657_p2(6),
      O => \dec_ah1[15]_i_59_n_20\
    );
\dec_ah1[15]_i_60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA83A802"
    )
        port map (
      I0 => apl1_11_fu_1657_p2(5),
      I1 => \dec_ah1[4]_i_4_n_20\,
      I2 => \dec_ah1[4]_i_2_n_20\,
      I3 => \dec_ah1[5]_i_2_n_20\,
      I4 => sext_ln599_2_fu_1646_p1(4),
      O => \dec_ah1[15]_i_60_n_20\
    );
\dec_ah1[15]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAA803AAA80002"
    )
        port map (
      I0 => sext_ln599_2_fu_1646_p1(3),
      I1 => \dec_ah1[0]_i_2_n_20\,
      I2 => \dec_ah1[1]_i_2_n_20\,
      I3 => \dec_ah1[2]_i_2_n_20\,
      I4 => \dec_ah1[3]_i_2_n_20\,
      I5 => sext_ln599_2_fu_1646_p1(2),
      O => \dec_ah1[15]_i_61_n_20\
    );
\dec_ah1[15]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEFFCFAAA8AA8A"
    )
        port map (
      I0 => sext_ln599_2_fu_1646_p1(1),
      I1 => \dec_ah2_reg[14]_i_3_n_25\,
      I2 => apl2_8_reg_2188(0),
      I3 => \dec_ah2_reg[14]_i_2_n_27\,
      I4 => apl2_8_reg_2188(1),
      I5 => sext_ln599_2_fu_1646_p1(0),
      O => \dec_ah1[15]_i_62_n_20\
    );
\dec_ah1[15]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => apl1_11_fu_1657_p2(15),
      I1 => \dec_ah1[15]_i_71_n_20\,
      I2 => apl1_11_fu_1657_p2(14),
      O => \dec_ah1[15]_i_63_n_20\
    );
\dec_ah1[15]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dec_ah1[13]_i_4_n_20\,
      I1 => apl1_11_fu_1657_p2(13),
      I2 => \dec_ah1[12]_i_4_n_20\,
      I3 => apl1_11_fu_1657_p2(12),
      O => \dec_ah1[15]_i_64_n_20\
    );
\dec_ah1[15]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dec_ah1[15]_i_73_n_20\,
      I1 => apl1_11_fu_1657_p2(11),
      I2 => \dec_ah1[15]_i_75_n_20\,
      I3 => apl1_11_fu_1657_p2(10),
      O => \dec_ah1[15]_i_65_n_20\
    );
\dec_ah1[15]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dec_ah1[9]_i_4_n_20\,
      I1 => apl1_11_fu_1657_p2(9),
      I2 => \dec_ah1[8]_i_4_n_20\,
      I3 => apl1_11_fu_1657_p2(8),
      O => \dec_ah1[15]_i_66_n_20\
    );
\dec_ah1[15]_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06606009"
    )
        port map (
      I0 => \dec_ah1[7]_i_2_n_20\,
      I1 => apl1_11_fu_1657_p2(7),
      I2 => \dec_ah1[15]_i_76_n_20\,
      I3 => \dec_ah1[6]_i_2_n_20\,
      I4 => apl1_11_fu_1657_p2(6),
      O => \dec_ah1[15]_i_67_n_20\
    );
\dec_ah1[15]_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06606009"
    )
        port map (
      I0 => \dec_ah1[5]_i_2_n_20\,
      I1 => apl1_11_fu_1657_p2(5),
      I2 => \dec_ah1[4]_i_4_n_20\,
      I3 => \dec_ah1[4]_i_2_n_20\,
      I4 => sext_ln599_2_fu_1646_p1(4),
      O => \dec_ah1[15]_i_68_n_20\
    );
\dec_ah1[15]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006666066600009"
    )
        port map (
      I0 => \dec_ah1[3]_i_2_n_20\,
      I1 => sext_ln599_2_fu_1646_p1(3),
      I2 => \dec_ah1[0]_i_2_n_20\,
      I3 => \dec_ah1[1]_i_2_n_20\,
      I4 => \dec_ah1[2]_i_2_n_20\,
      I5 => sext_ln599_2_fu_1646_p1(2),
      O => \dec_ah1[15]_i_69_n_20\
    );
\dec_ah1[15]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000060033333039"
    )
        port map (
      I0 => apl2_8_reg_2188(1),
      I1 => sext_ln599_2_fu_1646_p1(1),
      I2 => \dec_ah2_reg[14]_i_3_n_25\,
      I3 => apl2_8_reg_2188(0),
      I4 => \dec_ah2_reg[14]_i_2_n_27\,
      I5 => sext_ln599_2_fu_1646_p1(0),
      O => \dec_ah1[15]_i_70_n_20\
    );
\dec_ah1[15]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0F0FF708"
    )
        port map (
      I0 => apl2_8_reg_2188(13),
      I1 => apl2_8_reg_2188(12),
      I2 => \dec_ah1[15]_i_77_n_20\,
      I3 => apl2_8_reg_2188(14),
      I4 => \dec_ah2_reg[14]_i_2_n_27\,
      I5 => \dec_ah2_reg[14]_i_3_n_25\,
      O => \dec_ah1[15]_i_71_n_20\
    );
\dec_ah1[15]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF7FFFFFFF"
    )
        port map (
      I0 => \dec_ah1[15]_i_11_n_20\,
      I1 => \dec_ah1[10]_i_2_n_20\,
      I2 => \dec_ah1[15]_i_10_n_20\,
      I3 => apl2_8_reg_2188(11),
      I4 => apl2_8_reg_2188(12),
      I5 => \dec_ah2_reg[14]_i_2_n_27\,
      O => \dec_ah1[15]_i_72_n_20\
    );
\dec_ah1[15]_i_73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF2FD"
    )
        port map (
      I0 => apl2_8_reg_2188(10),
      I1 => \dec_ah1[15]_i_10_n_20\,
      I2 => \dec_ah2_reg[14]_i_2_n_27\,
      I3 => apl2_8_reg_2188(11),
      I4 => \dec_ah2_reg[14]_i_3_n_25\,
      O => \dec_ah1[15]_i_73_n_20\
    );
\dec_ah1[15]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0032"
    )
        port map (
      I0 => apl2_8_reg_2188(1),
      I1 => \dec_ah2_reg[14]_i_2_n_27\,
      I2 => apl2_8_reg_2188(0),
      I3 => \dec_ah2_reg[14]_i_3_n_25\,
      O => \dec_ah1[15]_i_74_n_20\
    );
\dec_ah1[15]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => \dec_ah1[15]_i_10_n_20\,
      I1 => \dec_ah2_reg[14]_i_2_n_27\,
      I2 => apl2_8_reg_2188(10),
      I3 => \dec_ah2_reg[14]_i_3_n_25\,
      O => \dec_ah1[15]_i_75_n_20\
    );
\dec_ah1[15]_i_76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0032"
    )
        port map (
      I0 => apl2_8_reg_2188(5),
      I1 => \dec_ah2_reg[14]_i_3_n_25\,
      I2 => apl2_8_reg_2188(4),
      I3 => \dec_ah2_reg[14]_i_2_n_27\,
      I4 => \dec_ah1[4]_i_4_n_20\,
      O => \dec_ah1[15]_i_76_n_20\
    );
\dec_ah1[15]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFFFFFFFFFF"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_25\,
      I1 => apl2_8_reg_2188(10),
      I2 => \dec_ah2_reg[14]_i_2_n_27\,
      I3 => apl2_8_reg_2188(9),
      I4 => \dec_ah1[14]_i_5_n_20\,
      I5 => apl2_8_reg_2188(11),
      O => \dec_ah1[15]_i_77_n_20\
    );
\dec_ah1[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_25\,
      I1 => \dec_ah2_reg[14]_i_2_n_27\,
      I2 => apl2_8_reg_2188(14),
      O => \dec_ah1[15]_i_8_n_20\
    );
\dec_ah1[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_8_reg_2188(12),
      I1 => \dec_ah2_reg[14]_i_2_n_27\,
      O => \dec_ah1[15]_i_9_n_20\
    );
\dec_ah1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dec_ah1[1]_i_2_n_20\,
      I1 => \dec_ah1_reg[15]_i_5_n_27\,
      I2 => \dec_ah1[1]_i_3_n_20\,
      I3 => \^q\(3),
      I4 => dec_ah1(1),
      O => grp_decode_fu_399_dec_ah1_o(1)
    );
\dec_ah1[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_25\,
      I1 => apl2_8_reg_2188(1),
      I2 => \dec_ah2_reg[14]_i_2_n_27\,
      O => \dec_ah1[1]_i_2_n_20\
    );
\dec_ah1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0012FFFF00120000"
    )
        port map (
      I0 => apl2_8_reg_2188(1),
      I1 => \dec_ah2_reg[14]_i_2_n_27\,
      I2 => apl2_8_reg_2188(0),
      I3 => \dec_ah2_reg[14]_i_3_n_25\,
      I4 => \dec_ah1_reg[15]_i_7_n_27\,
      I5 => sext_ln599_2_fu_1646_p1(1),
      O => \dec_ah1[1]_i_3_n_20\
    );
\dec_ah1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dec_ah1[2]_i_2_n_20\,
      I1 => \dec_ah1_reg[15]_i_5_n_27\,
      I2 => \dec_ah1[2]_i_3_n_20\,
      I3 => \^q\(3),
      I4 => dec_ah1(2),
      O => grp_decode_fu_399_dec_ah1_o(2)
    );
\dec_ah1[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_25\,
      I1 => apl2_8_reg_2188(2),
      I2 => \dec_ah2_reg[14]_i_2_n_27\,
      O => \dec_ah1[2]_i_2_n_20\
    );
\dec_ah1[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dec_ah1[2]_i_4_n_20\,
      I1 => \dec_ah1_reg[15]_i_7_n_27\,
      I2 => sext_ln599_2_fu_1646_p1(2),
      O => \dec_ah1[2]_i_3_n_20\
    );
\dec_ah1[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000010E"
    )
        port map (
      I0 => apl2_8_reg_2188(0),
      I1 => apl2_8_reg_2188(1),
      I2 => \dec_ah2_reg[14]_i_2_n_27\,
      I3 => apl2_8_reg_2188(2),
      I4 => \dec_ah2_reg[14]_i_3_n_25\,
      O => \dec_ah1[2]_i_4_n_20\
    );
\dec_ah1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dec_ah1[3]_i_2_n_20\,
      I1 => \dec_ah1_reg[15]_i_5_n_27\,
      I2 => \dec_ah1[3]_i_3_n_20\,
      I3 => \^q\(3),
      I4 => dec_ah1(3),
      O => grp_decode_fu_399_dec_ah1_o(3)
    );
\dec_ah1[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_25\,
      I1 => apl2_8_reg_2188(3),
      I2 => \dec_ah2_reg[14]_i_2_n_27\,
      O => \dec_ah1[3]_i_2_n_20\
    );
\dec_ah1[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dec_ah1[3]_i_4_n_20\,
      I1 => \dec_ah1_reg[15]_i_7_n_27\,
      I2 => sext_ln599_2_fu_1646_p1(3),
      O => \dec_ah1[3]_i_3_n_20\
    );
\dec_ah1[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0011001100110012"
    )
        port map (
      I0 => apl2_8_reg_2188(3),
      I1 => \dec_ah2_reg[14]_i_3_n_25\,
      I2 => apl2_8_reg_2188(2),
      I3 => \dec_ah2_reg[14]_i_2_n_27\,
      I4 => apl2_8_reg_2188(1),
      I5 => apl2_8_reg_2188(0),
      O => \dec_ah1[3]_i_4_n_20\
    );
\dec_ah1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dec_ah1[4]_i_2_n_20\,
      I1 => \dec_ah1_reg[15]_i_5_n_27\,
      I2 => \dec_ah1[4]_i_3_n_20\,
      I3 => \^q\(3),
      I4 => dec_ah1(4),
      O => grp_decode_fu_399_dec_ah1_o(4)
    );
\dec_ah1[4]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_ah1(5),
      I1 => dec_ah1(13),
      O => \dec_ah1[4]_i_10_n_20\
    );
\dec_ah1[4]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_ah1(4),
      I1 => dec_ah1(12),
      O => \dec_ah1[4]_i_11_n_20\
    );
\dec_ah1[4]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_ah1(3),
      I1 => dec_ah1(11),
      O => \dec_ah1[4]_i_12_n_20\
    );
\dec_ah1[4]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_ah1(2),
      I1 => dec_ah1(10),
      O => \dec_ah1[4]_i_13_n_20\
    );
\dec_ah1[4]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_ah1(1),
      I1 => dec_ah1(9),
      O => \dec_ah1[4]_i_14_n_20\
    );
\dec_ah1[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_25\,
      I1 => apl2_8_reg_2188(4),
      I2 => \dec_ah2_reg[14]_i_2_n_27\,
      O => \dec_ah1[4]_i_2_n_20\
    );
\dec_ah1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AFFFFAA9A0000"
    )
        port map (
      I0 => \dec_ah1[4]_i_4_n_20\,
      I1 => \dec_ah2_reg[14]_i_2_n_27\,
      I2 => apl2_8_reg_2188(4),
      I3 => \dec_ah2_reg[14]_i_3_n_25\,
      I4 => \dec_ah1_reg[15]_i_7_n_27\,
      I5 => sext_ln599_2_fu_1646_p1(4),
      O => \dec_ah1[4]_i_3_n_20\
    );
\dec_ah1[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033003300330032"
    )
        port map (
      I0 => apl2_8_reg_2188(3),
      I1 => \dec_ah2_reg[14]_i_3_n_25\,
      I2 => apl2_8_reg_2188(2),
      I3 => \dec_ah2_reg[14]_i_2_n_27\,
      I4 => apl2_8_reg_2188(1),
      I5 => apl2_8_reg_2188(0),
      O => \dec_ah1[4]_i_4_n_20\
    );
\dec_ah1[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_ah1(15),
      O => \dec_ah1[4]_i_6_n_20\
    );
\dec_ah1[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_ah1(15),
      I1 => dec_ah1(8),
      O => \dec_ah1[4]_i_7_n_20\
    );
\dec_ah1[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_ah1(15),
      I1 => dec_ah1(7),
      O => \dec_ah1[4]_i_8_n_20\
    );
\dec_ah1[4]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_ah1(6),
      I1 => dec_ah1(14),
      O => \dec_ah1[4]_i_9_n_20\
    );
\dec_ah1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dec_ah1[5]_i_2_n_20\,
      I1 => \dec_ah1_reg[15]_i_5_n_27\,
      I2 => \dec_ah1[5]_i_3_n_20\,
      I3 => \^q\(3),
      I4 => dec_ah1(5),
      O => grp_decode_fu_399_dec_ah1_o(5)
    );
\dec_ah1[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_25\,
      I1 => apl2_8_reg_2188(5),
      I2 => \dec_ah2_reg[14]_i_2_n_27\,
      O => \dec_ah1[5]_i_2_n_20\
    );
\dec_ah1[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dec_ah1[5]_i_4_n_20\,
      I1 => \dec_ah1_reg[15]_i_7_n_27\,
      I2 => apl1_11_fu_1657_p2(5),
      O => \dec_ah1[5]_i_3_n_20\
    );
\dec_ah1[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDD0012"
    )
        port map (
      I0 => apl2_8_reg_2188(5),
      I1 => \dec_ah2_reg[14]_i_3_n_25\,
      I2 => apl2_8_reg_2188(4),
      I3 => \dec_ah2_reg[14]_i_2_n_27\,
      I4 => \dec_ah1[4]_i_4_n_20\,
      O => \dec_ah1[5]_i_4_n_20\
    );
\dec_ah1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dec_ah1[6]_i_2_n_20\,
      I1 => \dec_ah1_reg[15]_i_5_n_27\,
      I2 => \dec_ah1[6]_i_3_n_20\,
      I3 => \^q\(3),
      I4 => dec_ah1(6),
      O => grp_decode_fu_399_dec_ah1_o(6)
    );
\dec_ah1[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_25\,
      I1 => apl2_8_reg_2188(6),
      I2 => \dec_ah2_reg[14]_i_2_n_27\,
      O => \dec_ah1[6]_i_2_n_20\
    );
\dec_ah1[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dec_ah1[6]_i_4_n_20\,
      I1 => \dec_ah1_reg[15]_i_7_n_27\,
      I2 => apl1_11_fu_1657_p2(6),
      O => \dec_ah1[6]_i_3_n_20\
    );
\dec_ah1[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA01AAFE"
    )
        port map (
      I0 => \dec_ah1[4]_i_4_n_20\,
      I1 => apl2_8_reg_2188(4),
      I2 => apl2_8_reg_2188(5),
      I3 => \dec_ah2_reg[14]_i_2_n_27\,
      I4 => apl2_8_reg_2188(6),
      I5 => \dec_ah2_reg[14]_i_3_n_25\,
      O => \dec_ah1[6]_i_4_n_20\
    );
\dec_ah1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dec_ah1[7]_i_2_n_20\,
      I1 => \dec_ah1_reg[15]_i_5_n_27\,
      I2 => \dec_ah1[7]_i_3_n_20\,
      I3 => \^q\(3),
      I4 => dec_ah1(7),
      O => grp_decode_fu_399_dec_ah1_o(7)
    );
\dec_ah1[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_25\,
      I1 => apl2_8_reg_2188(7),
      I2 => \dec_ah2_reg[14]_i_2_n_27\,
      O => \dec_ah1[7]_i_2_n_20\
    );
\dec_ah1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB04FFFFFB040000"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_2_n_27\,
      I1 => apl2_8_reg_2188(7),
      I2 => \dec_ah2_reg[14]_i_3_n_25\,
      I3 => \dec_ah1[7]_i_4_n_20\,
      I4 => \dec_ah1_reg[15]_i_7_n_27\,
      I5 => apl1_11_fu_1657_p2(7),
      O => \dec_ah1[7]_i_3_n_20\
    );
\dec_ah1[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAFFAAFE"
    )
        port map (
      I0 => \dec_ah1[4]_i_4_n_20\,
      I1 => apl2_8_reg_2188(4),
      I2 => apl2_8_reg_2188(5),
      I3 => \dec_ah2_reg[14]_i_2_n_27\,
      I4 => apl2_8_reg_2188(6),
      I5 => \dec_ah2_reg[14]_i_3_n_25\,
      O => \dec_ah1[7]_i_4_n_20\
    );
\dec_ah1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dec_ah1[8]_i_2_n_20\,
      I1 => \dec_ah1_reg[15]_i_5_n_27\,
      I2 => \dec_ah1[8]_i_3_n_20\,
      I3 => \^q\(3),
      I4 => dec_ah1(8),
      O => grp_decode_fu_399_dec_ah1_o(8)
    );
\dec_ah1[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_25\,
      I1 => apl2_8_reg_2188(8),
      I2 => \dec_ah2_reg[14]_i_2_n_27\,
      O => \dec_ah1[8]_i_2_n_20\
    );
\dec_ah1[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dec_ah1[8]_i_4_n_20\,
      I1 => \dec_ah1_reg[15]_i_7_n_27\,
      I2 => apl1_11_fu_1657_p2(8),
      O => \dec_ah1[8]_i_3_n_20\
    );
\dec_ah1[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA1AE"
    )
        port map (
      I0 => \dec_ah1[7]_i_4_n_20\,
      I1 => apl2_8_reg_2188(7),
      I2 => \dec_ah2_reg[14]_i_2_n_27\,
      I3 => apl2_8_reg_2188(8),
      I4 => \dec_ah2_reg[14]_i_3_n_25\,
      O => \dec_ah1[8]_i_4_n_20\
    );
\dec_ah1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dec_ah1[9]_i_2_n_20\,
      I1 => \dec_ah1_reg[15]_i_5_n_27\,
      I2 => \dec_ah1[9]_i_3_n_20\,
      I3 => \^q\(3),
      I4 => dec_ah1(9),
      O => grp_decode_fu_399_dec_ah1_o(9)
    );
\dec_ah1[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_25\,
      I1 => apl2_8_reg_2188(9),
      I2 => \dec_ah2_reg[14]_i_2_n_27\,
      O => \dec_ah1[9]_i_2_n_20\
    );
\dec_ah1[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dec_ah1[9]_i_4_n_20\,
      I1 => \dec_ah1_reg[15]_i_7_n_27\,
      I2 => apl1_11_fu_1657_p2(9),
      O => \dec_ah1[9]_i_3_n_20\
    );
\dec_ah1[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFFDD00110012"
    )
        port map (
      I0 => apl2_8_reg_2188(9),
      I1 => \dec_ah2_reg[14]_i_3_n_25\,
      I2 => apl2_8_reg_2188(8),
      I3 => \dec_ah2_reg[14]_i_2_n_27\,
      I4 => apl2_8_reg_2188(7),
      I5 => \dec_ah1[7]_i_4_n_20\,
      O => \dec_ah1[9]_i_4_n_20\
    );
\dec_ah1_reg[0]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_ah1[0]_i_4_n_20\,
      CI_TOP => '0',
      CO(7) => \dec_ah1_reg[0]_i_3_n_20\,
      CO(6) => \dec_ah1_reg[0]_i_3_n_21\,
      CO(5) => \dec_ah1_reg[0]_i_3_n_22\,
      CO(4) => \dec_ah1_reg[0]_i_3_n_23\,
      CO(3) => \dec_ah1_reg[0]_i_3_n_24\,
      CO(2) => \dec_ah1_reg[0]_i_3_n_25\,
      CO(1) => \dec_ah1_reg[0]_i_3_n_26\,
      CO(0) => \dec_ah1_reg[0]_i_3_n_27\,
      DI(7) => dec_ah1(0),
      DI(6 downto 0) => B"0000000",
      O(7) => sext_ln599_2_fu_1646_p1(0),
      O(6 downto 0) => \NLW_dec_ah1_reg[0]_i_3_O_UNCONNECTED\(6 downto 0),
      S(7) => \dec_ah1[0]_i_5_n_20\,
      S(6) => \dec_ah1[0]_i_6_n_20\,
      S(5) => \dec_ah1[0]_i_7_n_20\,
      S(4) => \dec_ah1[0]_i_8_n_20\,
      S(3) => \dec_ah1[0]_i_9_n_20\,
      S(2) => \dec_ah1[0]_i_10_n_20\,
      S(1) => \dec_ah1[0]_i_11_n_20\,
      S(0) => \dec_ah1[0]_i_12_n_20\
    );
\dec_ah1_reg[15]_i_12\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \dec_ah1_reg[15]_i_12_n_20\,
      CO(6) => \dec_ah1_reg[15]_i_12_n_21\,
      CO(5) => \dec_ah1_reg[15]_i_12_n_22\,
      CO(4) => \dec_ah1_reg[15]_i_12_n_23\,
      CO(3) => \dec_ah1_reg[15]_i_12_n_24\,
      CO(2) => \dec_ah1_reg[15]_i_12_n_25\,
      CO(1) => \dec_ah1_reg[15]_i_12_n_26\,
      CO(0) => \dec_ah1_reg[15]_i_12_n_27\,
      DI(7) => \dec_ah1[15]_i_24_n_20\,
      DI(6) => \dec_ah1[15]_i_25_n_20\,
      DI(5) => \dec_ah1[15]_i_26_n_20\,
      DI(4) => \dec_ah1[15]_i_27_n_20\,
      DI(3) => \dec_ah1[15]_i_28_n_20\,
      DI(2) => \dec_ah1[15]_i_29_n_20\,
      DI(1) => \dec_ah1[15]_i_30_n_20\,
      DI(0) => \dec_ah1[15]_i_31_n_20\,
      O(7 downto 0) => \NLW_dec_ah1_reg[15]_i_12_O_UNCONNECTED\(7 downto 0),
      S(7) => \dec_ah1[15]_i_32_n_20\,
      S(6) => \dec_ah1[15]_i_33_n_20\,
      S(5) => \dec_ah1[15]_i_34_n_20\,
      S(4) => \dec_ah1[15]_i_35_n_20\,
      S(3) => \dec_ah1[15]_i_36_n_20\,
      S(2) => \dec_ah1[15]_i_37_n_20\,
      S(1) => \dec_ah1[15]_i_38_n_20\,
      S(0) => \dec_ah1[15]_i_39_n_20\
    );
\dec_ah1_reg[15]_i_15\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \dec_ah1_reg[15]_i_15_n_20\,
      CO(6) => \dec_ah1_reg[15]_i_15_n_21\,
      CO(5) => \dec_ah1_reg[15]_i_15_n_22\,
      CO(4) => \dec_ah1_reg[15]_i_15_n_23\,
      CO(3) => \dec_ah1_reg[15]_i_15_n_24\,
      CO(2) => \dec_ah1_reg[15]_i_15_n_25\,
      CO(1) => \dec_ah1_reg[15]_i_15_n_26\,
      CO(0) => \dec_ah1_reg[15]_i_15_n_27\,
      DI(7 downto 4) => sext_ln599_2_fu_1646_p1(11 downto 8),
      DI(3) => \dec_ah1[15]_i_40_n_20\,
      DI(2 downto 1) => sext_ln599_2_fu_1646_p1(7 downto 6),
      DI(0) => '0',
      O(7 downto 0) => apl1_11_fu_1657_p2(12 downto 5),
      S(7) => \dec_ah1[15]_i_41_n_20\,
      S(6) => \dec_ah1[15]_i_42_n_20\,
      S(5) => \dec_ah1[15]_i_43_n_20\,
      S(4) => \dec_ah1[15]_i_44_n_20\,
      S(3) => \dec_ah1[15]_i_45_n_20\,
      S(2) => \dec_ah1[15]_i_46_n_20\,
      S(1) => \dec_ah1[15]_i_47_n_20\,
      S(0) => sext_ln599_2_fu_1646_p1(5)
    );
\dec_ah1_reg[15]_i_16\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_ah1_reg[4]_i_5_n_20\,
      CI_TOP => '0',
      CO(7) => \dec_ah1_reg[15]_i_16_n_20\,
      CO(6) => \NLW_dec_ah1_reg[15]_i_16_CO_UNCONNECTED\(6),
      CO(5) => \dec_ah1_reg[15]_i_16_n_22\,
      CO(4) => \dec_ah1_reg[15]_i_16_n_23\,
      CO(3) => \dec_ah1_reg[15]_i_16_n_24\,
      CO(2) => \dec_ah1_reg[15]_i_16_n_25\,
      CO(1) => \dec_ah1_reg[15]_i_16_n_26\,
      CO(0) => \dec_ah1_reg[15]_i_16_n_27\,
      DI(7) => '0',
      DI(6 downto 0) => dec_ah1(14 downto 8),
      O(7) => \NLW_dec_ah1_reg[15]_i_16_O_UNCONNECTED\(7),
      O(6 downto 0) => sext_ln599_2_fu_1646_p1(15 downto 9),
      S(7) => '1',
      S(6) => \dec_ah1[15]_i_48_n_20\,
      S(5) => \dec_ah1[15]_i_49_n_20\,
      S(4) => \dec_ah1[15]_i_50_n_20\,
      S(3) => \dec_ah1[15]_i_51_n_20\,
      S(2) => \dec_ah1[15]_i_52_n_20\,
      S(1) => \dec_ah1[15]_i_53_n_20\,
      S(0) => \dec_ah1[15]_i_54_n_20\
    );
\dec_ah1_reg[15]_i_21\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \dec_ah1_reg[15]_i_21_n_20\,
      CO(6) => \dec_ah1_reg[15]_i_21_n_21\,
      CO(5) => \dec_ah1_reg[15]_i_21_n_22\,
      CO(4) => \dec_ah1_reg[15]_i_21_n_23\,
      CO(3) => \dec_ah1_reg[15]_i_21_n_24\,
      CO(2) => \dec_ah1_reg[15]_i_21_n_25\,
      CO(1) => \dec_ah1_reg[15]_i_21_n_26\,
      CO(0) => \dec_ah1_reg[15]_i_21_n_27\,
      DI(7) => \dec_ah1[15]_i_55_n_20\,
      DI(6) => \dec_ah1[15]_i_56_n_20\,
      DI(5) => \dec_ah1[15]_i_57_n_20\,
      DI(4) => \dec_ah1[15]_i_58_n_20\,
      DI(3) => \dec_ah1[15]_i_59_n_20\,
      DI(2) => \dec_ah1[15]_i_60_n_20\,
      DI(1) => \dec_ah1[15]_i_61_n_20\,
      DI(0) => \dec_ah1[15]_i_62_n_20\,
      O(7 downto 0) => \NLW_dec_ah1_reg[15]_i_21_O_UNCONNECTED\(7 downto 0),
      S(7) => \dec_ah1[15]_i_63_n_20\,
      S(6) => \dec_ah1[15]_i_64_n_20\,
      S(5) => \dec_ah1[15]_i_65_n_20\,
      S(4) => \dec_ah1[15]_i_66_n_20\,
      S(3) => \dec_ah1[15]_i_67_n_20\,
      S(2) => \dec_ah1[15]_i_68_n_20\,
      S(1) => \dec_ah1[15]_i_69_n_20\,
      S(0) => \dec_ah1[15]_i_70_n_20\
    );
\dec_ah1_reg[15]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_ah1_reg[15]_i_12_n_20\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_dec_ah1_reg[15]_i_5_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \dec_ah1_reg[15]_i_5_n_27\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \dec_ah1[15]_i_13_n_20\,
      O(7 downto 0) => \NLW_dec_ah1_reg[15]_i_5_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \dec_ah1[15]_i_14_n_20\
    );
\dec_ah1_reg[15]_i_6\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_ah1_reg[15]_i_15_n_20\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_dec_ah1_reg[15]_i_6_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \dec_ah1_reg[15]_i_6_n_23\,
      CO(3) => \NLW_dec_ah1_reg[15]_i_6_CO_UNCONNECTED\(3),
      CO(2) => \dec_ah1_reg[15]_i_6_n_25\,
      CO(1) => \dec_ah1_reg[15]_i_6_n_26\,
      CO(0) => \dec_ah1_reg[15]_i_6_n_27\,
      DI(7 downto 4) => B"0000",
      DI(3 downto 0) => sext_ln599_2_fu_1646_p1(15 downto 12),
      O(7 downto 4) => \NLW_dec_ah1_reg[15]_i_6_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => apl1_11_fu_1657_p2(16 downto 13),
      S(7 downto 4) => B"0001",
      S(3) => \dec_ah1[15]_i_17_n_20\,
      S(2) => \dec_ah1[15]_i_18_n_20\,
      S(1) => \dec_ah1[15]_i_19_n_20\,
      S(0) => \dec_ah1[15]_i_20_n_20\
    );
\dec_ah1_reg[15]_i_7\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_ah1_reg[15]_i_21_n_20\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_dec_ah1_reg[15]_i_7_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \dec_ah1_reg[15]_i_7_n_27\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \dec_ah1[15]_i_22_n_20\,
      O(7 downto 0) => \NLW_dec_ah1_reg[15]_i_7_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \dec_ah1[15]_i_23_n_20\
    );
\dec_ah1_reg[4]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_ah1_reg[0]_i_3_n_20\,
      CI_TOP => '0',
      CO(7) => \dec_ah1_reg[4]_i_5_n_20\,
      CO(6) => \dec_ah1_reg[4]_i_5_n_21\,
      CO(5) => \dec_ah1_reg[4]_i_5_n_22\,
      CO(4) => \dec_ah1_reg[4]_i_5_n_23\,
      CO(3) => \dec_ah1_reg[4]_i_5_n_24\,
      CO(2) => \dec_ah1_reg[4]_i_5_n_25\,
      CO(1) => \dec_ah1_reg[4]_i_5_n_26\,
      CO(0) => \dec_ah1_reg[4]_i_5_n_27\,
      DI(7) => dec_ah1(15),
      DI(6) => \dec_ah1[4]_i_6_n_20\,
      DI(5 downto 0) => dec_ah1(6 downto 1),
      O(7 downto 0) => sext_ln599_2_fu_1646_p1(8 downto 1),
      S(7) => \dec_ah1[4]_i_7_n_20\,
      S(6) => \dec_ah1[4]_i_8_n_20\,
      S(5) => \dec_ah1[4]_i_9_n_20\,
      S(4) => \dec_ah1[4]_i_10_n_20\,
      S(3) => \dec_ah1[4]_i_11_n_20\,
      S(2) => \dec_ah1[4]_i_12_n_20\,
      S(1) => \dec_ah1[4]_i_13_n_20\,
      S(0) => \dec_ah1[4]_i_14_n_20\
    );
\dec_ah2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_25\,
      I1 => apl2_8_reg_2188(0),
      I2 => \dec_ah2_reg[14]_i_2_n_27\,
      I3 => \^q\(3),
      I4 => dec_ah2(0),
      O => grp_decode_fu_399_dec_ah2_o(0)
    );
\dec_ah2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_25\,
      I1 => apl2_8_reg_2188(10),
      I2 => \dec_ah2_reg[14]_i_2_n_27\,
      I3 => \^q\(3),
      I4 => dec_ah2(10),
      O => grp_decode_fu_399_dec_ah2_o(10)
    );
\dec_ah2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_25\,
      I1 => apl2_8_reg_2188(11),
      I2 => \dec_ah2_reg[14]_i_2_n_27\,
      I3 => \^q\(3),
      I4 => dec_ah2(11),
      O => grp_decode_fu_399_dec_ah2_o(11)
    );
\dec_ah2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_25\,
      I1 => apl2_8_reg_2188(12),
      I2 => \dec_ah2_reg[14]_i_2_n_27\,
      I3 => \^q\(3),
      I4 => dec_ah2(12),
      O => grp_decode_fu_399_dec_ah2_o(12)
    );
\dec_ah2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54FF5400"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_25\,
      I1 => \dec_ah2_reg[14]_i_2_n_27\,
      I2 => apl2_8_reg_2188(13),
      I3 => \^q\(3),
      I4 => dec_ah2(13),
      O => grp_decode_fu_399_dec_ah2_o(13)
    );
\dec_ah2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFF200"
    )
        port map (
      I0 => apl2_8_reg_2188(14),
      I1 => \dec_ah2_reg[14]_i_2_n_27\,
      I2 => \dec_ah2_reg[14]_i_3_n_25\,
      I3 => \^q\(3),
      I4 => dec_ah2(14),
      O => grp_decode_fu_399_dec_ah2_o(14)
    );
\dec_ah2[14]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => apl2_8_reg_2188(12),
      I1 => \dec_ah2_reg[14]_i_2_n_27\,
      I2 => apl2_8_reg_2188(13),
      O => \dec_ah2[14]_i_10_n_20\
    );
\dec_ah2[14]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_8_reg_2188(15),
      I1 => apl2_8_reg_2188(14),
      O => \dec_ah2[14]_i_11_n_20\
    );
\dec_ah2[14]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_8_reg_2188(11),
      I1 => apl2_8_reg_2188(10),
      O => \dec_ah2[14]_i_12_n_20\
    );
\dec_ah2[14]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_8_reg_2188(9),
      I1 => apl2_8_reg_2188(8),
      O => \dec_ah2[14]_i_13_n_20\
    );
\dec_ah2[14]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_8_reg_2188(7),
      I1 => apl2_8_reg_2188(6),
      O => \dec_ah2[14]_i_14_n_20\
    );
\dec_ah2[14]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_8_reg_2188(5),
      I1 => apl2_8_reg_2188(4),
      O => \dec_ah2[14]_i_15_n_20\
    );
\dec_ah2[14]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_8_reg_2188(3),
      I1 => apl2_8_reg_2188(2),
      O => \dec_ah2[14]_i_16_n_20\
    );
\dec_ah2[14]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_8_reg_2188(1),
      I1 => apl2_8_reg_2188(0),
      O => \dec_ah2[14]_i_17_n_20\
    );
\dec_ah2[14]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_8_reg_2188(14),
      I1 => apl2_8_reg_2188(15),
      O => \dec_ah2[14]_i_18_n_20\
    );
\dec_ah2[14]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => apl2_8_reg_2188(13),
      I1 => apl2_8_reg_2188(12),
      O => \dec_ah2[14]_i_19_n_20\
    );
\dec_ah2[14]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_8_reg_2188(10),
      I1 => apl2_8_reg_2188(11),
      O => \dec_ah2[14]_i_20_n_20\
    );
\dec_ah2[14]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_8_reg_2188(8),
      I1 => apl2_8_reg_2188(9),
      O => \dec_ah2[14]_i_21_n_20\
    );
\dec_ah2[14]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_8_reg_2188(6),
      I1 => apl2_8_reg_2188(7),
      O => \dec_ah2[14]_i_22_n_20\
    );
\dec_ah2[14]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_8_reg_2188(4),
      I1 => apl2_8_reg_2188(5),
      O => \dec_ah2[14]_i_23_n_20\
    );
\dec_ah2[14]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_8_reg_2188(2),
      I1 => apl2_8_reg_2188(3),
      O => \dec_ah2[14]_i_24_n_20\
    );
\dec_ah2[14]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_8_reg_2188(0),
      I1 => apl2_8_reg_2188(1),
      O => \dec_ah2[14]_i_25_n_20\
    );
\dec_ah2[14]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_8_reg_2188(16),
      O => \dec_ah2[14]_i_5_n_20\
    );
\dec_ah2[14]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => apl2_8_reg_2188(14),
      I1 => \dec_ah2_reg[14]_i_2_n_27\,
      I2 => apl2_8_reg_2188(15),
      O => \dec_ah2[14]_i_6_n_20\
    );
\dec_ah2[14]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_2_n_27\,
      I1 => apl2_8_reg_2188(12),
      I2 => apl2_8_reg_2188(13),
      O => \dec_ah2[14]_i_7_n_20\
    );
\dec_ah2[14]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => apl2_8_reg_2188(16),
      I1 => \dec_ah2_reg[14]_i_2_n_27\,
      O => \dec_ah2[14]_i_8_n_20\
    );
\dec_ah2[14]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => apl2_8_reg_2188(15),
      I1 => \dec_ah2_reg[14]_i_2_n_27\,
      I2 => apl2_8_reg_2188(14),
      O => \dec_ah2[14]_i_9_n_20\
    );
\dec_ah2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_25\,
      I1 => apl2_8_reg_2188(1),
      I2 => \dec_ah2_reg[14]_i_2_n_27\,
      I3 => \^q\(3),
      I4 => dec_ah2(1),
      O => grp_decode_fu_399_dec_ah2_o(1)
    );
\dec_ah2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_25\,
      I1 => apl2_8_reg_2188(2),
      I2 => \dec_ah2_reg[14]_i_2_n_27\,
      I3 => \^q\(3),
      I4 => dec_ah2(2),
      O => grp_decode_fu_399_dec_ah2_o(2)
    );
\dec_ah2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_25\,
      I1 => apl2_8_reg_2188(3),
      I2 => \dec_ah2_reg[14]_i_2_n_27\,
      I3 => \^q\(3),
      I4 => dec_ah2(3),
      O => grp_decode_fu_399_dec_ah2_o(3)
    );
\dec_ah2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_25\,
      I1 => apl2_8_reg_2188(4),
      I2 => \dec_ah2_reg[14]_i_2_n_27\,
      I3 => \^q\(3),
      I4 => dec_ah2(4),
      O => grp_decode_fu_399_dec_ah2_o(4)
    );
\dec_ah2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_25\,
      I1 => apl2_8_reg_2188(5),
      I2 => \dec_ah2_reg[14]_i_2_n_27\,
      I3 => \^q\(3),
      I4 => dec_ah2(5),
      O => grp_decode_fu_399_dec_ah2_o(5)
    );
\dec_ah2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_25\,
      I1 => apl2_8_reg_2188(6),
      I2 => \dec_ah2_reg[14]_i_2_n_27\,
      I3 => \^q\(3),
      I4 => dec_ah2(6),
      O => grp_decode_fu_399_dec_ah2_o(6)
    );
\dec_ah2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_25\,
      I1 => apl2_8_reg_2188(7),
      I2 => \dec_ah2_reg[14]_i_2_n_27\,
      I3 => \^q\(3),
      I4 => dec_ah2(7),
      O => grp_decode_fu_399_dec_ah2_o(7)
    );
\dec_ah2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_25\,
      I1 => apl2_8_reg_2188(8),
      I2 => \dec_ah2_reg[14]_i_2_n_27\,
      I3 => \^q\(3),
      I4 => dec_ah2(8),
      O => grp_decode_fu_399_dec_ah2_o(8)
    );
\dec_ah2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_25\,
      I1 => apl2_8_reg_2188(9),
      I2 => \dec_ah2_reg[14]_i_2_n_27\,
      I3 => \^q\(3),
      I4 => dec_ah2(9),
      O => grp_decode_fu_399_dec_ah2_o(9)
    );
\dec_ah2_reg[14]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_ah2_reg[14]_i_4_n_20\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_dec_ah2_reg[14]_i_2_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \dec_ah2_reg[14]_i_2_n_27\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_dec_ah2_reg[14]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \dec_ah2[14]_i_5_n_20\
    );
\dec_ah2_reg[14]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_dec_ah2_reg[14]_i_3_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \dec_ah2_reg[14]_i_3_n_25\,
      CO(1) => \dec_ah2_reg[14]_i_3_n_26\,
      CO(0) => \dec_ah2_reg[14]_i_3_n_27\,
      DI(7 downto 2) => B"000000",
      DI(1) => \dec_ah2[14]_i_6_n_20\,
      DI(0) => \dec_ah2[14]_i_7_n_20\,
      O(7 downto 0) => \NLW_dec_ah2_reg[14]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7 downto 3) => B"00000",
      S(2) => \dec_ah2[14]_i_8_n_20\,
      S(1) => \dec_ah2[14]_i_9_n_20\,
      S(0) => \dec_ah2[14]_i_10_n_20\
    );
\dec_ah2_reg[14]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \dec_ah2_reg[14]_i_4_n_20\,
      CO(6) => \dec_ah2_reg[14]_i_4_n_21\,
      CO(5) => \dec_ah2_reg[14]_i_4_n_22\,
      CO(4) => \dec_ah2_reg[14]_i_4_n_23\,
      CO(3) => \dec_ah2_reg[14]_i_4_n_24\,
      CO(2) => \dec_ah2_reg[14]_i_4_n_25\,
      CO(1) => \dec_ah2_reg[14]_i_4_n_26\,
      CO(0) => \dec_ah2_reg[14]_i_4_n_27\,
      DI(7) => \dec_ah2[14]_i_11_n_20\,
      DI(6) => '0',
      DI(5) => \dec_ah2[14]_i_12_n_20\,
      DI(4) => \dec_ah2[14]_i_13_n_20\,
      DI(3) => \dec_ah2[14]_i_14_n_20\,
      DI(2) => \dec_ah2[14]_i_15_n_20\,
      DI(1) => \dec_ah2[14]_i_16_n_20\,
      DI(0) => \dec_ah2[14]_i_17_n_20\,
      O(7 downto 0) => \NLW_dec_ah2_reg[14]_i_4_O_UNCONNECTED\(7 downto 0),
      S(7) => \dec_ah2[14]_i_18_n_20\,
      S(6) => \dec_ah2[14]_i_19_n_20\,
      S(5) => \dec_ah2[14]_i_20_n_20\,
      S(4) => \dec_ah2[14]_i_21_n_20\,
      S(3) => \dec_ah2[14]_i_22_n_20\,
      S(2) => \dec_ah2[14]_i_23_n_20\,
      S(1) => \dec_ah2[14]_i_24_n_20\,
      S(0) => \dec_ah2[14]_i_25_n_20\
    );
\dec_al1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \dec_al1_reg[15]_i_3_n_27\,
      I1 => \dec_al1[0]_i_2_n_20\,
      I2 => \dec_al1_reg[15]_i_5_n_27\,
      I3 => sext_ln599_fu_1265_p1(0),
      I4 => \^q\(2),
      I5 => dec_al1(0),
      O => grp_decode_fu_399_dec_al1_o(0)
    );
\dec_al1[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_al1(3),
      O => \dec_al1[0]_i_10_n_20\
    );
\dec_al1[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_al1(2),
      O => \dec_al1[0]_i_11_n_20\
    );
\dec_al1[0]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_al1(1),
      O => \dec_al1[0]_i_12_n_20\
    );
\dec_al1[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2157(0),
      I2 => \dec_al2_reg[14]_i_2_n_27\,
      O => \dec_al1[0]_i_2_n_20\
    );
\dec_al1[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_al1(0),
      O => \dec_al1[0]_i_4_n_20\
    );
\dec_al1[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_al1(0),
      I1 => dec_al1(8),
      O => \dec_al1[0]_i_5_n_20\
    );
\dec_al1[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_al1(7),
      O => \dec_al1[0]_i_6_n_20\
    );
\dec_al1[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_al1(6),
      O => \dec_al1[0]_i_7_n_20\
    );
\dec_al1[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_al1(5),
      O => \dec_al1[0]_i_8_n_20\
    );
\dec_al1[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_al1(4),
      O => \dec_al1[0]_i_9_n_20\
    );
\dec_al1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74FF7400"
    )
        port map (
      I0 => \dec_al1[10]_i_2_n_20\,
      I1 => \dec_al1_reg[15]_i_3_n_27\,
      I2 => \dec_al1[10]_i_3_n_20\,
      I3 => \^q\(2),
      I4 => dec_al1(10),
      O => grp_decode_fu_399_dec_al1_o(10)
    );
\dec_al1[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2157(10),
      I2 => \dec_al2_reg[14]_i_2_n_27\,
      O => \dec_al1[10]_i_2_n_20\
    );
\dec_al1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AFFFFAA9A0000"
    )
        port map (
      I0 => \dec_al1[13]_i_5_n_20\,
      I1 => \dec_al2_reg[14]_i_2_n_27\,
      I2 => apl2_reg_2157(10),
      I3 => \dec_al2_reg[14]_i_3_n_25\,
      I4 => \dec_al1_reg[15]_i_5_n_27\,
      I5 => apl1_fu_1276_p2(10),
      O => \dec_al1[10]_i_3_n_20\
    );
\dec_al1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BFF8B00"
    )
        port map (
      I0 => \dec_al1[11]_i_2_n_20\,
      I1 => \dec_al1_reg[15]_i_3_n_27\,
      I2 => \dec_al1[11]_i_3_n_20\,
      I3 => \^q\(2),
      I4 => dec_al1(11),
      O => grp_decode_fu_399_dec_al1_o(11)
    );
\dec_al1[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
        port map (
      I0 => apl2_reg_2157(11),
      I1 => \dec_al2_reg[14]_i_3_n_25\,
      I2 => apl2_reg_2157(10),
      I3 => \dec_al2_reg[14]_i_2_n_27\,
      O => \dec_al1[11]_i_2_n_20\
    );
\dec_al1[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D200D2FF"
    )
        port map (
      I0 => \dec_al1[10]_i_2_n_20\,
      I1 => \dec_al1[13]_i_5_n_20\,
      I2 => \dec_al1[11]_i_4_n_20\,
      I3 => \dec_al1_reg[15]_i_5_n_27\,
      I4 => apl1_fu_1276_p2(11),
      O => \dec_al1[11]_i_3_n_20\
    );
\dec_al1[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2157(11),
      I2 => \dec_al2_reg[14]_i_2_n_27\,
      O => \dec_al1[11]_i_4_n_20\
    );
\dec_al1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dec_al1[12]_i_2_n_20\,
      I1 => \dec_al1_reg[15]_i_3_n_27\,
      I2 => \dec_al1[12]_i_3_n_20\,
      I3 => \^q\(2),
      I4 => dec_al1(12),
      O => grp_decode_fu_399_dec_al1_o(12)
    );
\dec_al1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDEFFEE"
    )
        port map (
      I0 => apl2_reg_2157(12),
      I1 => \dec_al2_reg[14]_i_2_n_27\,
      I2 => apl2_reg_2157(10),
      I3 => \dec_al2_reg[14]_i_3_n_25\,
      I4 => apl2_reg_2157(11),
      O => \dec_al1[12]_i_2_n_20\
    );
\dec_al1[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dec_al1[12]_i_4_n_20\,
      I1 => \dec_al1_reg[15]_i_5_n_27\,
      I2 => apl1_fu_1276_p2(12),
      O => \dec_al1[12]_i_3_n_20\
    );
\dec_al1[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0001FFFE000E000"
    )
        port map (
      I0 => \dec_al1[15]_i_20_n_20\,
      I1 => \dec_al1[9]_i_2_n_20\,
      I2 => \dec_al1[10]_i_2_n_20\,
      I3 => apl2_reg_2157(11),
      I4 => \dec_al2_reg[14]_i_3_n_25\,
      I5 => \dec_al1[13]_i_7_n_20\,
      O => \dec_al1[12]_i_4_n_20\
    );
\dec_al1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dec_al1[13]_i_2_n_20\,
      I1 => \dec_al1_reg[15]_i_3_n_27\,
      I2 => \dec_al1[13]_i_3_n_20\,
      I3 => \^q\(2),
      I4 => dec_al1(13),
      O => grp_decode_fu_399_dec_al1_o(13)
    );
\dec_al1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555559555555"
    )
        port map (
      I0 => \dec_al1[13]_i_4_n_20\,
      I1 => apl2_reg_2157(11),
      I2 => \dec_al2_reg[14]_i_2_n_27\,
      I3 => \dec_al1[10]_i_2_n_20\,
      I4 => \dec_al1[13]_i_5_n_20\,
      I5 => \dec_al1[13]_i_6_n_20\,
      O => \dec_al1[13]_i_2_n_20\
    );
\dec_al1[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dec_al1[13]_i_4_n_20\,
      I1 => \dec_al1_reg[15]_i_5_n_27\,
      I2 => apl1_fu_1276_p2(13),
      O => \dec_al1[13]_i_3_n_20\
    );
\dec_al1[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6555655565555555"
    )
        port map (
      I0 => \dec_al1[14]_i_4_n_20\,
      I1 => \dec_al1[13]_i_7_n_20\,
      I2 => apl2_reg_2157(11),
      I3 => \dec_al1[10]_i_2_n_20\,
      I4 => \dec_al1[9]_i_2_n_20\,
      I5 => \dec_al1[15]_i_20_n_20\,
      O => \dec_al1[13]_i_4_n_20\
    );
\dec_al1[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFCCFFCD"
    )
        port map (
      I0 => apl2_reg_2157(9),
      I1 => \dec_al2_reg[14]_i_3_n_25\,
      I2 => apl2_reg_2157(8),
      I3 => \dec_al2_reg[14]_i_2_n_27\,
      I4 => apl2_reg_2157(7),
      I5 => \dec_al1[7]_i_4_n_20\,
      O => \dec_al1[13]_i_5_n_20\
    );
\dec_al1[13]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_2_n_27\,
      I1 => apl2_reg_2157(12),
      I2 => \dec_al2_reg[14]_i_3_n_25\,
      O => \dec_al1[13]_i_6_n_20\
    );
\dec_al1[13]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_reg_2157(12),
      I1 => \dec_al2_reg[14]_i_2_n_27\,
      O => \dec_al1[13]_i_7_n_20\
    );
\dec_al1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dec_al1[14]_i_2_n_20\,
      I1 => \dec_al1_reg[15]_i_3_n_27\,
      I2 => \dec_al1[14]_i_3_n_20\,
      I3 => \^q\(2),
      I4 => dec_al1(14),
      O => grp_decode_fu_399_dec_al1_o(14)
    );
\dec_al1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333300A60000CC65"
    )
        port map (
      I0 => apl2_reg_2157(14),
      I1 => \dec_al1[15]_i_6_n_20\,
      I2 => apl2_reg_2157(13),
      I3 => \dec_al2_reg[14]_i_2_n_27\,
      I4 => \dec_al2_reg[14]_i_3_n_25\,
      I5 => \dec_al1[15]_i_7_n_20\,
      O => \dec_al1[14]_i_2_n_20\
    );
\dec_al1[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87FF8700"
    )
        port map (
      I0 => \dec_al1[14]_i_4_n_20\,
      I1 => \dec_al1[15]_i_7_n_20\,
      I2 => \dec_al1[14]_i_5_n_20\,
      I3 => \dec_al1_reg[15]_i_5_n_27\,
      I4 => apl1_fu_1276_p2(14),
      O => \dec_al1[14]_i_3_n_20\
    );
\dec_al1[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_25\,
      I1 => \dec_al2_reg[14]_i_2_n_27\,
      I2 => apl2_reg_2157(13),
      O => \dec_al1[14]_i_4_n_20\
    );
\dec_al1[14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_25\,
      I1 => \dec_al2_reg[14]_i_2_n_27\,
      I2 => apl2_reg_2157(14),
      O => \dec_al1[14]_i_5_n_20\
    );
\dec_al1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => \dec_al1[15]_i_2_n_20\,
      I1 => \dec_al1_reg[15]_i_3_n_27\,
      I2 => apl1_fu_1276_p2(15),
      I3 => \dec_al1_reg[15]_i_5_n_27\,
      I4 => \^q\(2),
      I5 => dec_al1(15),
      O => grp_decode_fu_399_dec_al1_o(15)
    );
\dec_al1[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F2"
    )
        port map (
      I0 => \dec_al1_reg[15]_i_4_n_23\,
      I1 => apl1_fu_1276_p2(16),
      I2 => \dec_al1_reg[15]_i_5_n_27\,
      I3 => \dec_al1[15]_i_2_n_20\,
      O => \dec_al1[15]_i_10_n_20\
    );
\dec_al1[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln599_fu_1265_p1(15),
      I1 => \dec_al1_reg[15]_i_12_n_20\,
      O => \dec_al1[15]_i_13_n_20\
    );
\dec_al1[15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_fu_1265_p1(14),
      I1 => sext_ln599_fu_1265_p1(15),
      O => \dec_al1[15]_i_14_n_20\
    );
\dec_al1[15]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_fu_1265_p1(13),
      I1 => sext_ln599_fu_1265_p1(14),
      O => \dec_al1[15]_i_15_n_20\
    );
\dec_al1[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_fu_1265_p1(12),
      I1 => sext_ln599_fu_1265_p1(13),
      O => \dec_al1[15]_i_16_n_20\
    );
\dec_al1[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dec_al1_reg[15]_i_4_n_23\,
      I1 => apl1_fu_1276_p2(16),
      O => \dec_al1[15]_i_18_n_20\
    );
\dec_al1[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dec_al1_reg[15]_i_4_n_23\,
      I1 => apl1_fu_1276_p2(16),
      O => \dec_al1[15]_i_19_n_20\
    );
\dec_al1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFCCEF"
    )
        port map (
      I0 => apl2_reg_2157(14),
      I1 => \dec_al1[15]_i_6_n_20\,
      I2 => apl2_reg_2157(13),
      I3 => \dec_al2_reg[14]_i_2_n_27\,
      I4 => \dec_al2_reg[14]_i_3_n_25\,
      I5 => \dec_al1[15]_i_7_n_20\,
      O => \dec_al1[15]_i_2_n_20\
    );
\dec_al1[15]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \dec_al1[4]_i_4_n_20\,
      I1 => \dec_al1[4]_i_2_n_20\,
      I2 => \dec_al1[5]_i_2_n_20\,
      I3 => \dec_al1[6]_i_2_n_20\,
      I4 => \dec_al1[7]_i_2_n_20\,
      I5 => \dec_al1[8]_i_2_n_20\,
      O => \dec_al1[15]_i_20_n_20\
    );
\dec_al1[15]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5F7C4CC"
    )
        port map (
      I0 => apl1_fu_1276_p2(15),
      I1 => \dec_al1[15]_i_68_n_20\,
      I2 => \dec_al1_reg[15]_i_5_n_27\,
      I3 => apl1_fu_1276_p2(14),
      I4 => \dec_al1[15]_i_69_n_20\,
      O => \dec_al1[15]_i_21_n_20\
    );
\dec_al1[15]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001EE0E0007EE6E"
    )
        port map (
      I0 => \dec_al1[12]_i_4_n_20\,
      I1 => \dec_al1[15]_i_70_n_20\,
      I2 => apl1_fu_1276_p2(13),
      I3 => \dec_al1_reg[15]_i_5_n_27\,
      I4 => \dec_al1[13]_i_4_n_20\,
      I5 => apl1_fu_1276_p2(12),
      O => \dec_al1[15]_i_22_n_20\
    );
\dec_al1[15]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"770700087737000B"
    )
        port map (
      I0 => \dec_al1[13]_i_5_n_20\,
      I1 => \dec_al1[10]_i_2_n_20\,
      I2 => apl1_fu_1276_p2(11),
      I3 => \dec_al1_reg[15]_i_5_n_27\,
      I4 => \dec_al1[15]_i_71_n_20\,
      I5 => apl1_fu_1276_p2(10),
      O => \dec_al1[15]_i_23_n_20\
    );
\dec_al1[15]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000404050004"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_2_n_27\,
      I1 => apl2_reg_2157(9),
      I2 => \dec_al2_reg[14]_i_3_n_25\,
      I3 => \dec_al1[9]_i_3_n_20\,
      I4 => apl2_reg_2157(8),
      I5 => \dec_al1[8]_i_3_n_20\,
      O => \dec_al1[15]_i_24_n_20\
    );
\dec_al1[15]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000404050004"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_2_n_27\,
      I1 => apl2_reg_2157(7),
      I2 => \dec_al2_reg[14]_i_3_n_25\,
      I3 => \dec_al1[7]_i_3_n_20\,
      I4 => apl2_reg_2157(6),
      I5 => \dec_al1[6]_i_3_n_20\,
      O => \dec_al1[15]_i_25_n_20\
    );
\dec_al1[15]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD10000FFD11100"
    )
        port map (
      I0 => apl1_fu_1276_p2(5),
      I1 => \dec_al1_reg[15]_i_5_n_27\,
      I2 => \dec_al1[4]_i_4_n_20\,
      I3 => \dec_al1[4]_i_2_n_20\,
      I4 => \dec_al1[5]_i_2_n_20\,
      I5 => sext_ln599_fu_1265_p1(4),
      O => \dec_al1[15]_i_26_n_20\
    );
\dec_al1[15]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD10000FFD11100"
    )
        port map (
      I0 => sext_ln599_fu_1265_p1(3),
      I1 => \dec_al1_reg[15]_i_5_n_27\,
      I2 => \dec_al1[15]_i_72_n_20\,
      I3 => \dec_al1[2]_i_2_n_20\,
      I4 => \dec_al1[3]_i_2_n_20\,
      I5 => sext_ln599_fu_1265_p1(2),
      O => \dec_al1[15]_i_27_n_20\
    );
\dec_al1[15]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0F30010"
    )
        port map (
      I0 => sext_ln599_fu_1265_p1(0),
      I1 => \dec_al1_reg[15]_i_5_n_27\,
      I2 => \dec_al1[0]_i_2_n_20\,
      I3 => sext_ln599_fu_1265_p1(1),
      I4 => \dec_al1[1]_i_2_n_20\,
      O => \dec_al1[15]_i_28_n_20\
    );
\dec_al1[15]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02083831"
    )
        port map (
      I0 => apl1_fu_1276_p2(15),
      I1 => \dec_al1[15]_i_68_n_20\,
      I2 => \dec_al1_reg[15]_i_5_n_27\,
      I3 => apl1_fu_1276_p2(14),
      I4 => \dec_al1[15]_i_69_n_20\,
      O => \dec_al1[15]_i_29_n_20\
    );
\dec_al1[15]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000600600F600F09"
    )
        port map (
      I0 => \dec_al1[13]_i_4_n_20\,
      I1 => apl1_fu_1276_p2(13),
      I2 => \dec_al1[12]_i_4_n_20\,
      I3 => \dec_al1_reg[15]_i_5_n_27\,
      I4 => apl1_fu_1276_p2(12),
      I5 => \dec_al1[15]_i_70_n_20\,
      O => \dec_al1[15]_i_30_n_20\
    );
\dec_al1[15]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0000099F0006900"
    )
        port map (
      I0 => \dec_al1[15]_i_71_n_20\,
      I1 => apl1_fu_1276_p2(11),
      I2 => \dec_al1[13]_i_5_n_20\,
      I3 => \dec_al1[10]_i_2_n_20\,
      I4 => \dec_al1_reg[15]_i_5_n_27\,
      I5 => apl1_fu_1276_p2(10),
      O => \dec_al1[15]_i_31_n_20\
    );
\dec_al1[15]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505050505900509"
    )
        port map (
      I0 => \dec_al1[9]_i_3_n_20\,
      I1 => apl2_reg_2157(9),
      I2 => \dec_al1[8]_i_3_n_20\,
      I3 => \dec_al2_reg[14]_i_3_n_25\,
      I4 => apl2_reg_2157(8),
      I5 => \dec_al2_reg[14]_i_2_n_27\,
      O => \dec_al1[15]_i_32_n_20\
    );
\dec_al1[15]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505050505900509"
    )
        port map (
      I0 => \dec_al1[7]_i_3_n_20\,
      I1 => apl2_reg_2157(7),
      I2 => \dec_al1[6]_i_3_n_20\,
      I3 => \dec_al2_reg[14]_i_3_n_25\,
      I4 => apl2_reg_2157(6),
      I5 => \dec_al2_reg[14]_i_2_n_27\,
      O => \dec_al1[15]_i_33_n_20\
    );
\dec_al1[15]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F9900000F0099"
    )
        port map (
      I0 => \dec_al1[5]_i_2_n_20\,
      I1 => apl1_fu_1276_p2(5),
      I2 => \dec_al1[4]_i_4_n_20\,
      I3 => \dec_al1[4]_i_2_n_20\,
      I4 => \dec_al1_reg[15]_i_5_n_27\,
      I5 => sext_ln599_fu_1265_p1(4),
      O => \dec_al1[15]_i_34_n_20\
    );
\dec_al1[15]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F9900000F0099"
    )
        port map (
      I0 => \dec_al1[3]_i_2_n_20\,
      I1 => sext_ln599_fu_1265_p1(3),
      I2 => \dec_al1[15]_i_72_n_20\,
      I3 => \dec_al1[2]_i_2_n_20\,
      I4 => \dec_al1_reg[15]_i_5_n_27\,
      I5 => sext_ln599_fu_1265_p1(2),
      O => \dec_al1[15]_i_35_n_20\
    );
\dec_al1[15]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF9009"
    )
        port map (
      I0 => \dec_al1[1]_i_2_n_20\,
      I1 => sext_ln599_fu_1265_p1(1),
      I2 => sext_ln599_fu_1265_p1(0),
      I3 => \dec_al1[0]_i_2_n_20\,
      I4 => \dec_al1_reg[15]_i_5_n_27\,
      O => \dec_al1[15]_i_36_n_20\
    );
\dec_al1[15]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln599_fu_1265_p1(8),
      O => \dec_al1[15]_i_37_n_20\
    );
\dec_al1[15]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_fu_1265_p1(11),
      I1 => sext_ln599_fu_1265_p1(12),
      O => \dec_al1[15]_i_38_n_20\
    );
\dec_al1[15]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_fu_1265_p1(10),
      I1 => sext_ln599_fu_1265_p1(11),
      O => \dec_al1[15]_i_39_n_20\
    );
\dec_al1[15]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_fu_1265_p1(9),
      I1 => sext_ln599_fu_1265_p1(10),
      O => \dec_al1[15]_i_40_n_20\
    );
\dec_al1[15]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_fu_1265_p1(8),
      I1 => sext_ln599_fu_1265_p1(9),
      O => \dec_al1[15]_i_41_n_20\
    );
\dec_al1[15]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln599_fu_1265_p1(8),
      I1 => tmp_17_reg_2152,
      O => \dec_al1[15]_i_42_n_20\
    );
\dec_al1[15]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_17_reg_2152,
      I1 => sext_ln599_fu_1265_p1(7),
      O => \dec_al1[15]_i_43_n_20\
    );
\dec_al1[15]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln599_fu_1265_p1(6),
      O => \dec_al1[15]_i_44_n_20\
    );
\dec_al1[15]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_al1(14),
      I1 => dec_al1(15),
      O => \dec_al1[15]_i_45_n_20\
    );
\dec_al1[15]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_al1(13),
      I1 => dec_al1(14),
      O => \dec_al1[15]_i_46_n_20\
    );
\dec_al1[15]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_al1(12),
      I1 => dec_al1(13),
      O => \dec_al1[15]_i_47_n_20\
    );
\dec_al1[15]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_al1(11),
      I1 => dec_al1(12),
      O => \dec_al1[15]_i_48_n_20\
    );
\dec_al1[15]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_al1(10),
      I1 => dec_al1(11),
      O => \dec_al1[15]_i_49_n_20\
    );
\dec_al1[15]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_al1(9),
      I1 => dec_al1(10),
      O => \dec_al1[15]_i_50_n_20\
    );
\dec_al1[15]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_al1(8),
      I1 => dec_al1(9),
      O => \dec_al1[15]_i_51_n_20\
    );
\dec_al1[15]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => apl1_fu_1276_p2(15),
      I1 => \dec_al1[15]_i_68_n_20\,
      I2 => apl1_fu_1276_p2(14),
      O => \dec_al1[15]_i_52_n_20\
    );
\dec_al1[15]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => apl1_fu_1276_p2(13),
      I1 => \dec_al1[13]_i_4_n_20\,
      I2 => apl1_fu_1276_p2(12),
      I3 => \dec_al1[12]_i_4_n_20\,
      O => \dec_al1[15]_i_53_n_20\
    );
\dec_al1[15]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88E8"
    )
        port map (
      I0 => apl1_fu_1276_p2(11),
      I1 => \dec_al1[15]_i_71_n_20\,
      I2 => apl1_fu_1276_p2(10),
      I3 => \dec_al1[15]_i_73_n_20\,
      O => \dec_al1[15]_i_54_n_20\
    );
\dec_al1[15]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => apl1_fu_1276_p2(9),
      I1 => \dec_al1[9]_i_4_n_20\,
      I2 => apl1_fu_1276_p2(8),
      I3 => \dec_al1[8]_i_4_n_20\,
      O => \dec_al1[15]_i_55_n_20\
    );
\dec_al1[15]_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA83A802"
    )
        port map (
      I0 => apl1_fu_1276_p2(7),
      I1 => \dec_al1[15]_i_74_n_20\,
      I2 => \dec_al1[6]_i_2_n_20\,
      I3 => \dec_al1[7]_i_2_n_20\,
      I4 => apl1_fu_1276_p2(6),
      O => \dec_al1[15]_i_56_n_20\
    );
\dec_al1[15]_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA83A802"
    )
        port map (
      I0 => apl1_fu_1276_p2(5),
      I1 => \dec_al1[4]_i_4_n_20\,
      I2 => \dec_al1[4]_i_2_n_20\,
      I3 => \dec_al1[5]_i_2_n_20\,
      I4 => sext_ln599_fu_1265_p1(4),
      O => \dec_al1[15]_i_57_n_20\
    );
\dec_al1[15]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAA803AAA80002"
    )
        port map (
      I0 => sext_ln599_fu_1265_p1(3),
      I1 => \dec_al1[0]_i_2_n_20\,
      I2 => \dec_al1[1]_i_2_n_20\,
      I3 => \dec_al1[2]_i_2_n_20\,
      I4 => \dec_al1[3]_i_2_n_20\,
      I5 => sext_ln599_fu_1265_p1(2),
      O => \dec_al1[15]_i_58_n_20\
    );
\dec_al1[15]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEFFCFAAA8AA8A"
    )
        port map (
      I0 => sext_ln599_fu_1265_p1(1),
      I1 => \dec_al2_reg[14]_i_3_n_25\,
      I2 => apl2_reg_2157(0),
      I3 => \dec_al2_reg[14]_i_2_n_27\,
      I4 => apl2_reg_2157(1),
      I5 => sext_ln599_fu_1265_p1(0),
      O => \dec_al1[15]_i_59_n_20\
    );
\dec_al1[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \dec_al1[13]_i_6_n_20\,
      I1 => \dec_al1[15]_i_20_n_20\,
      I2 => \dec_al1[9]_i_2_n_20\,
      I3 => \dec_al1[10]_i_2_n_20\,
      I4 => \dec_al2_reg[14]_i_2_n_27\,
      I5 => apl2_reg_2157(11),
      O => \dec_al1[15]_i_6_n_20\
    );
\dec_al1[15]_i_60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => apl1_fu_1276_p2(15),
      I1 => \dec_al1[15]_i_68_n_20\,
      I2 => apl1_fu_1276_p2(14),
      O => \dec_al1[15]_i_60_n_20\
    );
\dec_al1[15]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dec_al1[13]_i_4_n_20\,
      I1 => apl1_fu_1276_p2(13),
      I2 => \dec_al1[12]_i_4_n_20\,
      I3 => apl1_fu_1276_p2(12),
      O => \dec_al1[15]_i_61_n_20\
    );
\dec_al1[15]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \dec_al1[15]_i_71_n_20\,
      I1 => apl1_fu_1276_p2(11),
      I2 => \dec_al1[15]_i_73_n_20\,
      I3 => apl1_fu_1276_p2(10),
      O => \dec_al1[15]_i_62_n_20\
    );
\dec_al1[15]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dec_al1[9]_i_4_n_20\,
      I1 => apl1_fu_1276_p2(9),
      I2 => \dec_al1[8]_i_4_n_20\,
      I3 => apl1_fu_1276_p2(8),
      O => \dec_al1[15]_i_63_n_20\
    );
\dec_al1[15]_i_64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06606009"
    )
        port map (
      I0 => \dec_al1[7]_i_2_n_20\,
      I1 => apl1_fu_1276_p2(7),
      I2 => \dec_al1[15]_i_74_n_20\,
      I3 => \dec_al1[6]_i_2_n_20\,
      I4 => apl1_fu_1276_p2(6),
      O => \dec_al1[15]_i_64_n_20\
    );
\dec_al1[15]_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06606009"
    )
        port map (
      I0 => \dec_al1[5]_i_2_n_20\,
      I1 => apl1_fu_1276_p2(5),
      I2 => \dec_al1[4]_i_4_n_20\,
      I3 => \dec_al1[4]_i_2_n_20\,
      I4 => sext_ln599_fu_1265_p1(4),
      O => \dec_al1[15]_i_65_n_20\
    );
\dec_al1[15]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006666066600009"
    )
        port map (
      I0 => \dec_al1[3]_i_2_n_20\,
      I1 => sext_ln599_fu_1265_p1(3),
      I2 => \dec_al1[0]_i_2_n_20\,
      I3 => \dec_al1[1]_i_2_n_20\,
      I4 => \dec_al1[2]_i_2_n_20\,
      I5 => sext_ln599_fu_1265_p1(2),
      O => \dec_al1[15]_i_66_n_20\
    );
\dec_al1[15]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000060033333039"
    )
        port map (
      I0 => apl2_reg_2157(1),
      I1 => sext_ln599_fu_1265_p1(1),
      I2 => \dec_al2_reg[14]_i_3_n_25\,
      I3 => apl2_reg_2157(0),
      I4 => \dec_al2_reg[14]_i_2_n_27\,
      I5 => sext_ln599_fu_1265_p1(0),
      O => \dec_al1[15]_i_67_n_20\
    );
\dec_al1[15]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCCC7F80"
    )
        port map (
      I0 => apl2_reg_2157(13),
      I1 => \dec_al1[15]_i_75_n_20\,
      I2 => apl2_reg_2157(12),
      I3 => apl2_reg_2157(14),
      I4 => \dec_al2_reg[14]_i_2_n_27\,
      I5 => \dec_al2_reg[14]_i_3_n_25\,
      O => \dec_al1[15]_i_68_n_20\
    );
\dec_al1[15]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \dec_al1[13]_i_4_n_20\,
      I1 => apl2_reg_2157(11),
      I2 => \dec_al2_reg[14]_i_2_n_27\,
      I3 => \dec_al1[10]_i_2_n_20\,
      I4 => \dec_al1[13]_i_5_n_20\,
      I5 => \dec_al1[13]_i_6_n_20\,
      O => \dec_al1[15]_i_69_n_20\
    );
\dec_al1[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000E000E0000000"
    )
        port map (
      I0 => \dec_al1[15]_i_20_n_20\,
      I1 => \dec_al1[9]_i_2_n_20\,
      I2 => \dec_al1[10]_i_2_n_20\,
      I3 => apl2_reg_2157(11),
      I4 => \dec_al2_reg[14]_i_2_n_27\,
      I5 => apl2_reg_2157(12),
      O => \dec_al1[15]_i_7_n_20\
    );
\dec_al1[15]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => apl2_reg_2157(11),
      I1 => \dec_al2_reg[14]_i_3_n_25\,
      I2 => apl2_reg_2157(10),
      I3 => \dec_al2_reg[14]_i_2_n_27\,
      I4 => apl2_reg_2157(9),
      I5 => \dec_al1[15]_i_20_n_20\,
      O => \dec_al1[15]_i_70_n_20\
    );
\dec_al1[15]_i_71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000D02"
    )
        port map (
      I0 => apl2_reg_2157(10),
      I1 => \dec_al1[13]_i_5_n_20\,
      I2 => \dec_al2_reg[14]_i_2_n_27\,
      I3 => apl2_reg_2157(11),
      I4 => \dec_al2_reg[14]_i_3_n_25\,
      O => \dec_al1[15]_i_71_n_20\
    );
\dec_al1[15]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0032"
    )
        port map (
      I0 => apl2_reg_2157(1),
      I1 => \dec_al2_reg[14]_i_2_n_27\,
      I2 => apl2_reg_2157(0),
      I3 => \dec_al2_reg[14]_i_3_n_25\,
      O => \dec_al1[15]_i_72_n_20\
    );
\dec_al1[15]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => \dec_al1[13]_i_5_n_20\,
      I1 => \dec_al2_reg[14]_i_2_n_27\,
      I2 => apl2_reg_2157(10),
      I3 => \dec_al2_reg[14]_i_3_n_25\,
      O => \dec_al1[15]_i_73_n_20\
    );
\dec_al1[15]_i_74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0032"
    )
        port map (
      I0 => apl2_reg_2157(5),
      I1 => \dec_al2_reg[14]_i_3_n_25\,
      I2 => apl2_reg_2157(4),
      I3 => \dec_al2_reg[14]_i_2_n_27\,
      I4 => \dec_al1[4]_i_4_n_20\,
      O => \dec_al1[15]_i_74_n_20\
    );
\dec_al1[15]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020002000200000"
    )
        port map (
      I0 => apl2_reg_2157(11),
      I1 => \dec_al2_reg[14]_i_3_n_25\,
      I2 => apl2_reg_2157(10),
      I3 => \dec_al2_reg[14]_i_2_n_27\,
      I4 => apl2_reg_2157(9),
      I5 => \dec_al1[15]_i_20_n_20\,
      O => \dec_al1[15]_i_75_n_20\
    );
\dec_al1[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => \dec_al1[15]_i_2_n_20\,
      I1 => apl1_fu_1276_p2(16),
      I2 => \dec_al1_reg[15]_i_5_n_27\,
      I3 => \dec_al1_reg[15]_i_4_n_23\,
      O => \dec_al1[15]_i_9_n_20\
    );
\dec_al1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dec_al1[1]_i_2_n_20\,
      I1 => \dec_al1_reg[15]_i_3_n_27\,
      I2 => \dec_al1[1]_i_3_n_20\,
      I3 => \^q\(2),
      I4 => dec_al1(1),
      O => grp_decode_fu_399_dec_al1_o(1)
    );
\dec_al1[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2157(1),
      I2 => \dec_al2_reg[14]_i_2_n_27\,
      O => \dec_al1[1]_i_2_n_20\
    );
\dec_al1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0012FFFF00120000"
    )
        port map (
      I0 => apl2_reg_2157(1),
      I1 => \dec_al2_reg[14]_i_2_n_27\,
      I2 => apl2_reg_2157(0),
      I3 => \dec_al2_reg[14]_i_3_n_25\,
      I4 => \dec_al1_reg[15]_i_5_n_27\,
      I5 => sext_ln599_fu_1265_p1(1),
      O => \dec_al1[1]_i_3_n_20\
    );
\dec_al1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dec_al1[2]_i_2_n_20\,
      I1 => \dec_al1_reg[15]_i_3_n_27\,
      I2 => \dec_al1[2]_i_3_n_20\,
      I3 => \^q\(2),
      I4 => dec_al1(2),
      O => grp_decode_fu_399_dec_al1_o(2)
    );
\dec_al1[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2157(2),
      I2 => \dec_al2_reg[14]_i_2_n_27\,
      O => \dec_al1[2]_i_2_n_20\
    );
\dec_al1[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dec_al1[2]_i_4_n_20\,
      I1 => \dec_al1_reg[15]_i_5_n_27\,
      I2 => sext_ln599_fu_1265_p1(2),
      O => \dec_al1[2]_i_3_n_20\
    );
\dec_al1[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000010E"
    )
        port map (
      I0 => apl2_reg_2157(0),
      I1 => apl2_reg_2157(1),
      I2 => \dec_al2_reg[14]_i_2_n_27\,
      I3 => apl2_reg_2157(2),
      I4 => \dec_al2_reg[14]_i_3_n_25\,
      O => \dec_al1[2]_i_4_n_20\
    );
\dec_al1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dec_al1[3]_i_2_n_20\,
      I1 => \dec_al1_reg[15]_i_3_n_27\,
      I2 => \dec_al1[3]_i_3_n_20\,
      I3 => \^q\(2),
      I4 => dec_al1(3),
      O => grp_decode_fu_399_dec_al1_o(3)
    );
\dec_al1[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2157(3),
      I2 => \dec_al2_reg[14]_i_2_n_27\,
      O => \dec_al1[3]_i_2_n_20\
    );
\dec_al1[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dec_al1[3]_i_4_n_20\,
      I1 => \dec_al1_reg[15]_i_5_n_27\,
      I2 => sext_ln599_fu_1265_p1(3),
      O => \dec_al1[3]_i_3_n_20\
    );
\dec_al1[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0011001100110012"
    )
        port map (
      I0 => apl2_reg_2157(3),
      I1 => \dec_al2_reg[14]_i_3_n_25\,
      I2 => apl2_reg_2157(2),
      I3 => \dec_al2_reg[14]_i_2_n_27\,
      I4 => apl2_reg_2157(1),
      I5 => apl2_reg_2157(0),
      O => \dec_al1[3]_i_4_n_20\
    );
\dec_al1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dec_al1[4]_i_2_n_20\,
      I1 => \dec_al1_reg[15]_i_3_n_27\,
      I2 => \dec_al1[4]_i_3_n_20\,
      I3 => \^q\(2),
      I4 => dec_al1(4),
      O => grp_decode_fu_399_dec_al1_o(4)
    );
\dec_al1[4]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_al1(5),
      I1 => dec_al1(13),
      O => \dec_al1[4]_i_10_n_20\
    );
\dec_al1[4]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_al1(4),
      I1 => dec_al1(12),
      O => \dec_al1[4]_i_11_n_20\
    );
\dec_al1[4]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_al1(3),
      I1 => dec_al1(11),
      O => \dec_al1[4]_i_12_n_20\
    );
\dec_al1[4]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_al1(2),
      I1 => dec_al1(10),
      O => \dec_al1[4]_i_13_n_20\
    );
\dec_al1[4]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_al1(1),
      I1 => dec_al1(9),
      O => \dec_al1[4]_i_14_n_20\
    );
\dec_al1[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2157(4),
      I2 => \dec_al2_reg[14]_i_2_n_27\,
      O => \dec_al1[4]_i_2_n_20\
    );
\dec_al1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AFFFFAA9A0000"
    )
        port map (
      I0 => \dec_al1[4]_i_4_n_20\,
      I1 => \dec_al2_reg[14]_i_2_n_27\,
      I2 => apl2_reg_2157(4),
      I3 => \dec_al2_reg[14]_i_3_n_25\,
      I4 => \dec_al1_reg[15]_i_5_n_27\,
      I5 => sext_ln599_fu_1265_p1(4),
      O => \dec_al1[4]_i_3_n_20\
    );
\dec_al1[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033003300330032"
    )
        port map (
      I0 => apl2_reg_2157(3),
      I1 => \dec_al2_reg[14]_i_3_n_25\,
      I2 => apl2_reg_2157(2),
      I3 => \dec_al2_reg[14]_i_2_n_27\,
      I4 => apl2_reg_2157(1),
      I5 => apl2_reg_2157(0),
      O => \dec_al1[4]_i_4_n_20\
    );
\dec_al1[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_al1(15),
      O => \dec_al1[4]_i_6_n_20\
    );
\dec_al1[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_al1(15),
      I1 => dec_al1(8),
      O => \dec_al1[4]_i_7_n_20\
    );
\dec_al1[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_al1(15),
      I1 => dec_al1(7),
      O => \dec_al1[4]_i_8_n_20\
    );
\dec_al1[4]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_al1(6),
      I1 => dec_al1(14),
      O => \dec_al1[4]_i_9_n_20\
    );
\dec_al1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dec_al1[5]_i_2_n_20\,
      I1 => \dec_al1_reg[15]_i_3_n_27\,
      I2 => \dec_al1[5]_i_3_n_20\,
      I3 => \^q\(2),
      I4 => dec_al1(5),
      O => grp_decode_fu_399_dec_al1_o(5)
    );
\dec_al1[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2157(5),
      I2 => \dec_al2_reg[14]_i_2_n_27\,
      O => \dec_al1[5]_i_2_n_20\
    );
\dec_al1[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dec_al1[5]_i_4_n_20\,
      I1 => \dec_al1_reg[15]_i_5_n_27\,
      I2 => apl1_fu_1276_p2(5),
      O => \dec_al1[5]_i_3_n_20\
    );
\dec_al1[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDD0012"
    )
        port map (
      I0 => apl2_reg_2157(5),
      I1 => \dec_al2_reg[14]_i_3_n_25\,
      I2 => apl2_reg_2157(4),
      I3 => \dec_al2_reg[14]_i_2_n_27\,
      I4 => \dec_al1[4]_i_4_n_20\,
      O => \dec_al1[5]_i_4_n_20\
    );
\dec_al1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dec_al1[6]_i_2_n_20\,
      I1 => \dec_al1_reg[15]_i_3_n_27\,
      I2 => \dec_al1[6]_i_3_n_20\,
      I3 => \^q\(2),
      I4 => dec_al1(6),
      O => grp_decode_fu_399_dec_al1_o(6)
    );
\dec_al1[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2157(6),
      I2 => \dec_al2_reg[14]_i_2_n_27\,
      O => \dec_al1[6]_i_2_n_20\
    );
\dec_al1[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dec_al1[6]_i_4_n_20\,
      I1 => \dec_al1_reg[15]_i_5_n_27\,
      I2 => apl1_fu_1276_p2(6),
      O => \dec_al1[6]_i_3_n_20\
    );
\dec_al1[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA01AAFE"
    )
        port map (
      I0 => \dec_al1[4]_i_4_n_20\,
      I1 => apl2_reg_2157(4),
      I2 => apl2_reg_2157(5),
      I3 => \dec_al2_reg[14]_i_2_n_27\,
      I4 => apl2_reg_2157(6),
      I5 => \dec_al2_reg[14]_i_3_n_25\,
      O => \dec_al1[6]_i_4_n_20\
    );
\dec_al1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dec_al1[7]_i_2_n_20\,
      I1 => \dec_al1_reg[15]_i_3_n_27\,
      I2 => \dec_al1[7]_i_3_n_20\,
      I3 => \^q\(2),
      I4 => dec_al1(7),
      O => grp_decode_fu_399_dec_al1_o(7)
    );
\dec_al1[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2157(7),
      I2 => \dec_al2_reg[14]_i_2_n_27\,
      O => \dec_al1[7]_i_2_n_20\
    );
\dec_al1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB04FFFFFB040000"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_2_n_27\,
      I1 => apl2_reg_2157(7),
      I2 => \dec_al2_reg[14]_i_3_n_25\,
      I3 => \dec_al1[7]_i_4_n_20\,
      I4 => \dec_al1_reg[15]_i_5_n_27\,
      I5 => apl1_fu_1276_p2(7),
      O => \dec_al1[7]_i_3_n_20\
    );
\dec_al1[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAFFAAFE"
    )
        port map (
      I0 => \dec_al1[4]_i_4_n_20\,
      I1 => apl2_reg_2157(4),
      I2 => apl2_reg_2157(5),
      I3 => \dec_al2_reg[14]_i_2_n_27\,
      I4 => apl2_reg_2157(6),
      I5 => \dec_al2_reg[14]_i_3_n_25\,
      O => \dec_al1[7]_i_4_n_20\
    );
\dec_al1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dec_al1[8]_i_2_n_20\,
      I1 => \dec_al1_reg[15]_i_3_n_27\,
      I2 => \dec_al1[8]_i_3_n_20\,
      I3 => \^q\(2),
      I4 => dec_al1(8),
      O => grp_decode_fu_399_dec_al1_o(8)
    );
\dec_al1[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2157(8),
      I2 => \dec_al2_reg[14]_i_2_n_27\,
      O => \dec_al1[8]_i_2_n_20\
    );
\dec_al1[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dec_al1[8]_i_4_n_20\,
      I1 => \dec_al1_reg[15]_i_5_n_27\,
      I2 => apl1_fu_1276_p2(8),
      O => \dec_al1[8]_i_3_n_20\
    );
\dec_al1[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA1AE"
    )
        port map (
      I0 => \dec_al1[7]_i_4_n_20\,
      I1 => apl2_reg_2157(7),
      I2 => \dec_al2_reg[14]_i_2_n_27\,
      I3 => apl2_reg_2157(8),
      I4 => \dec_al2_reg[14]_i_3_n_25\,
      O => \dec_al1[8]_i_4_n_20\
    );
\dec_al1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dec_al1[9]_i_2_n_20\,
      I1 => \dec_al1_reg[15]_i_3_n_27\,
      I2 => \dec_al1[9]_i_3_n_20\,
      I3 => \^q\(2),
      I4 => dec_al1(9),
      O => grp_decode_fu_399_dec_al1_o(9)
    );
\dec_al1[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2157(9),
      I2 => \dec_al2_reg[14]_i_2_n_27\,
      O => \dec_al1[9]_i_2_n_20\
    );
\dec_al1[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dec_al1[9]_i_4_n_20\,
      I1 => \dec_al1_reg[15]_i_5_n_27\,
      I2 => apl1_fu_1276_p2(9),
      O => \dec_al1[9]_i_3_n_20\
    );
\dec_al1[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFFDD00110012"
    )
        port map (
      I0 => apl2_reg_2157(9),
      I1 => \dec_al2_reg[14]_i_3_n_25\,
      I2 => apl2_reg_2157(8),
      I3 => \dec_al2_reg[14]_i_2_n_27\,
      I4 => apl2_reg_2157(7),
      I5 => \dec_al1[7]_i_4_n_20\,
      O => \dec_al1[9]_i_4_n_20\
    );
\dec_al1_reg[0]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_al1[0]_i_4_n_20\,
      CI_TOP => '0',
      CO(7) => \dec_al1_reg[0]_i_3_n_20\,
      CO(6) => \dec_al1_reg[0]_i_3_n_21\,
      CO(5) => \dec_al1_reg[0]_i_3_n_22\,
      CO(4) => \dec_al1_reg[0]_i_3_n_23\,
      CO(3) => \dec_al1_reg[0]_i_3_n_24\,
      CO(2) => \dec_al1_reg[0]_i_3_n_25\,
      CO(1) => \dec_al1_reg[0]_i_3_n_26\,
      CO(0) => \dec_al1_reg[0]_i_3_n_27\,
      DI(7) => dec_al1(0),
      DI(6 downto 0) => B"0000000",
      O(7) => sext_ln599_fu_1265_p1(0),
      O(6 downto 0) => \NLW_dec_al1_reg[0]_i_3_O_UNCONNECTED\(6 downto 0),
      S(7) => \dec_al1[0]_i_5_n_20\,
      S(6) => \dec_al1[0]_i_6_n_20\,
      S(5) => \dec_al1[0]_i_7_n_20\,
      S(4) => \dec_al1[0]_i_8_n_20\,
      S(3) => \dec_al1[0]_i_9_n_20\,
      S(2) => \dec_al1[0]_i_10_n_20\,
      S(1) => \dec_al1[0]_i_11_n_20\,
      S(0) => \dec_al1[0]_i_12_n_20\
    );
\dec_al1_reg[15]_i_11\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \dec_al1_reg[15]_i_11_n_20\,
      CO(6) => \dec_al1_reg[15]_i_11_n_21\,
      CO(5) => \dec_al1_reg[15]_i_11_n_22\,
      CO(4) => \dec_al1_reg[15]_i_11_n_23\,
      CO(3) => \dec_al1_reg[15]_i_11_n_24\,
      CO(2) => \dec_al1_reg[15]_i_11_n_25\,
      CO(1) => \dec_al1_reg[15]_i_11_n_26\,
      CO(0) => \dec_al1_reg[15]_i_11_n_27\,
      DI(7 downto 4) => sext_ln599_fu_1265_p1(11 downto 8),
      DI(3) => \dec_al1[15]_i_37_n_20\,
      DI(2 downto 1) => sext_ln599_fu_1265_p1(7 downto 6),
      DI(0) => '0',
      O(7 downto 0) => apl1_fu_1276_p2(12 downto 5),
      S(7) => \dec_al1[15]_i_38_n_20\,
      S(6) => \dec_al1[15]_i_39_n_20\,
      S(5) => \dec_al1[15]_i_40_n_20\,
      S(4) => \dec_al1[15]_i_41_n_20\,
      S(3) => \dec_al1[15]_i_42_n_20\,
      S(2) => \dec_al1[15]_i_43_n_20\,
      S(1) => \dec_al1[15]_i_44_n_20\,
      S(0) => sext_ln599_fu_1265_p1(5)
    );
\dec_al1_reg[15]_i_12\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_al1_reg[4]_i_5_n_20\,
      CI_TOP => '0',
      CO(7) => \dec_al1_reg[15]_i_12_n_20\,
      CO(6) => \NLW_dec_al1_reg[15]_i_12_CO_UNCONNECTED\(6),
      CO(5) => \dec_al1_reg[15]_i_12_n_22\,
      CO(4) => \dec_al1_reg[15]_i_12_n_23\,
      CO(3) => \dec_al1_reg[15]_i_12_n_24\,
      CO(2) => \dec_al1_reg[15]_i_12_n_25\,
      CO(1) => \dec_al1_reg[15]_i_12_n_26\,
      CO(0) => \dec_al1_reg[15]_i_12_n_27\,
      DI(7) => '0',
      DI(6 downto 0) => dec_al1(14 downto 8),
      O(7) => \NLW_dec_al1_reg[15]_i_12_O_UNCONNECTED\(7),
      O(6 downto 0) => sext_ln599_fu_1265_p1(15 downto 9),
      S(7) => '1',
      S(6) => \dec_al1[15]_i_45_n_20\,
      S(5) => \dec_al1[15]_i_46_n_20\,
      S(4) => \dec_al1[15]_i_47_n_20\,
      S(3) => \dec_al1[15]_i_48_n_20\,
      S(2) => \dec_al1[15]_i_49_n_20\,
      S(1) => \dec_al1[15]_i_50_n_20\,
      S(0) => \dec_al1[15]_i_51_n_20\
    );
\dec_al1_reg[15]_i_17\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \dec_al1_reg[15]_i_17_n_20\,
      CO(6) => \dec_al1_reg[15]_i_17_n_21\,
      CO(5) => \dec_al1_reg[15]_i_17_n_22\,
      CO(4) => \dec_al1_reg[15]_i_17_n_23\,
      CO(3) => \dec_al1_reg[15]_i_17_n_24\,
      CO(2) => \dec_al1_reg[15]_i_17_n_25\,
      CO(1) => \dec_al1_reg[15]_i_17_n_26\,
      CO(0) => \dec_al1_reg[15]_i_17_n_27\,
      DI(7) => \dec_al1[15]_i_52_n_20\,
      DI(6) => \dec_al1[15]_i_53_n_20\,
      DI(5) => \dec_al1[15]_i_54_n_20\,
      DI(4) => \dec_al1[15]_i_55_n_20\,
      DI(3) => \dec_al1[15]_i_56_n_20\,
      DI(2) => \dec_al1[15]_i_57_n_20\,
      DI(1) => \dec_al1[15]_i_58_n_20\,
      DI(0) => \dec_al1[15]_i_59_n_20\,
      O(7 downto 0) => \NLW_dec_al1_reg[15]_i_17_O_UNCONNECTED\(7 downto 0),
      S(7) => \dec_al1[15]_i_60_n_20\,
      S(6) => \dec_al1[15]_i_61_n_20\,
      S(5) => \dec_al1[15]_i_62_n_20\,
      S(4) => \dec_al1[15]_i_63_n_20\,
      S(3) => \dec_al1[15]_i_64_n_20\,
      S(2) => \dec_al1[15]_i_65_n_20\,
      S(1) => \dec_al1[15]_i_66_n_20\,
      S(0) => \dec_al1[15]_i_67_n_20\
    );
\dec_al1_reg[15]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_al1_reg[15]_i_8_n_20\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_dec_al1_reg[15]_i_3_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \dec_al1_reg[15]_i_3_n_27\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \dec_al1[15]_i_9_n_20\,
      O(7 downto 0) => \NLW_dec_al1_reg[15]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \dec_al1[15]_i_10_n_20\
    );
\dec_al1_reg[15]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_al1_reg[15]_i_11_n_20\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_dec_al1_reg[15]_i_4_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \dec_al1_reg[15]_i_4_n_23\,
      CO(3) => \NLW_dec_al1_reg[15]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \dec_al1_reg[15]_i_4_n_25\,
      CO(1) => \dec_al1_reg[15]_i_4_n_26\,
      CO(0) => \dec_al1_reg[15]_i_4_n_27\,
      DI(7 downto 4) => B"0000",
      DI(3 downto 0) => sext_ln599_fu_1265_p1(15 downto 12),
      O(7 downto 4) => \NLW_dec_al1_reg[15]_i_4_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => apl1_fu_1276_p2(16 downto 13),
      S(7 downto 4) => B"0001",
      S(3) => \dec_al1[15]_i_13_n_20\,
      S(2) => \dec_al1[15]_i_14_n_20\,
      S(1) => \dec_al1[15]_i_15_n_20\,
      S(0) => \dec_al1[15]_i_16_n_20\
    );
\dec_al1_reg[15]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_al1_reg[15]_i_17_n_20\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_dec_al1_reg[15]_i_5_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \dec_al1_reg[15]_i_5_n_27\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \dec_al1[15]_i_18_n_20\,
      O(7 downto 0) => \NLW_dec_al1_reg[15]_i_5_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \dec_al1[15]_i_19_n_20\
    );
\dec_al1_reg[15]_i_8\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \dec_al1_reg[15]_i_8_n_20\,
      CO(6) => \dec_al1_reg[15]_i_8_n_21\,
      CO(5) => \dec_al1_reg[15]_i_8_n_22\,
      CO(4) => \dec_al1_reg[15]_i_8_n_23\,
      CO(3) => \dec_al1_reg[15]_i_8_n_24\,
      CO(2) => \dec_al1_reg[15]_i_8_n_25\,
      CO(1) => \dec_al1_reg[15]_i_8_n_26\,
      CO(0) => \dec_al1_reg[15]_i_8_n_27\,
      DI(7) => \dec_al1[15]_i_21_n_20\,
      DI(6) => \dec_al1[15]_i_22_n_20\,
      DI(5) => \dec_al1[15]_i_23_n_20\,
      DI(4) => \dec_al1[15]_i_24_n_20\,
      DI(3) => \dec_al1[15]_i_25_n_20\,
      DI(2) => \dec_al1[15]_i_26_n_20\,
      DI(1) => \dec_al1[15]_i_27_n_20\,
      DI(0) => \dec_al1[15]_i_28_n_20\,
      O(7 downto 0) => \NLW_dec_al1_reg[15]_i_8_O_UNCONNECTED\(7 downto 0),
      S(7) => \dec_al1[15]_i_29_n_20\,
      S(6) => \dec_al1[15]_i_30_n_20\,
      S(5) => \dec_al1[15]_i_31_n_20\,
      S(4) => \dec_al1[15]_i_32_n_20\,
      S(3) => \dec_al1[15]_i_33_n_20\,
      S(2) => \dec_al1[15]_i_34_n_20\,
      S(1) => \dec_al1[15]_i_35_n_20\,
      S(0) => \dec_al1[15]_i_36_n_20\
    );
\dec_al1_reg[4]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_al1_reg[0]_i_3_n_20\,
      CI_TOP => '0',
      CO(7) => \dec_al1_reg[4]_i_5_n_20\,
      CO(6) => \dec_al1_reg[4]_i_5_n_21\,
      CO(5) => \dec_al1_reg[4]_i_5_n_22\,
      CO(4) => \dec_al1_reg[4]_i_5_n_23\,
      CO(3) => \dec_al1_reg[4]_i_5_n_24\,
      CO(2) => \dec_al1_reg[4]_i_5_n_25\,
      CO(1) => \dec_al1_reg[4]_i_5_n_26\,
      CO(0) => \dec_al1_reg[4]_i_5_n_27\,
      DI(7) => dec_al1(15),
      DI(6) => \dec_al1[4]_i_6_n_20\,
      DI(5 downto 0) => dec_al1(6 downto 1),
      O(7 downto 0) => sext_ln599_fu_1265_p1(8 downto 1),
      S(7) => \dec_al1[4]_i_7_n_20\,
      S(6) => \dec_al1[4]_i_8_n_20\,
      S(5) => \dec_al1[4]_i_9_n_20\,
      S(4) => \dec_al1[4]_i_10_n_20\,
      S(3) => \dec_al1[4]_i_11_n_20\,
      S(2) => \dec_al1[4]_i_12_n_20\,
      S(1) => \dec_al1[4]_i_13_n_20\,
      S(0) => \dec_al1[4]_i_14_n_20\
    );
\dec_al2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2157(0),
      I2 => \dec_al2_reg[14]_i_2_n_27\,
      I3 => \^q\(2),
      I4 => dec_al2(0),
      O => grp_decode_fu_399_dec_al2_o(0)
    );
\dec_al2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2157(10),
      I2 => \dec_al2_reg[14]_i_2_n_27\,
      I3 => \^q\(2),
      I4 => dec_al2(10),
      O => grp_decode_fu_399_dec_al2_o(10)
    );
\dec_al2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2157(11),
      I2 => \dec_al2_reg[14]_i_2_n_27\,
      I3 => \^q\(2),
      I4 => dec_al2(11),
      O => grp_decode_fu_399_dec_al2_o(11)
    );
\dec_al2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCAAAA"
    )
        port map (
      I0 => dec_al2(12),
      I1 => \dec_al2_reg[14]_i_2_n_27\,
      I2 => apl2_reg_2157(12),
      I3 => \dec_al2_reg[14]_i_3_n_25\,
      I4 => \^q\(2),
      O => grp_decode_fu_399_dec_al2_o(12)
    );
\dec_al2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54FF5400"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_25\,
      I1 => \dec_al2_reg[14]_i_2_n_27\,
      I2 => apl2_reg_2157(13),
      I3 => \^q\(2),
      I4 => dec_al2(13),
      O => grp_decode_fu_399_dec_al2_o(13)
    );
\dec_al2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFF200"
    )
        port map (
      I0 => apl2_reg_2157(14),
      I1 => \dec_al2_reg[14]_i_2_n_27\,
      I2 => \dec_al2_reg[14]_i_3_n_25\,
      I3 => \^q\(2),
      I4 => dec_al2(14),
      O => grp_decode_fu_399_dec_al2_o(14)
    );
\dec_al2[14]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => apl2_reg_2157(12),
      I1 => \dec_al2_reg[14]_i_2_n_27\,
      I2 => apl2_reg_2157(13),
      O => \dec_al2[14]_i_10_n_20\
    );
\dec_al2[14]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_reg_2157(15),
      I1 => apl2_reg_2157(14),
      O => \dec_al2[14]_i_11_n_20\
    );
\dec_al2[14]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_reg_2157(11),
      I1 => apl2_reg_2157(10),
      O => \dec_al2[14]_i_12_n_20\
    );
\dec_al2[14]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_reg_2157(9),
      I1 => apl2_reg_2157(8),
      O => \dec_al2[14]_i_13_n_20\
    );
\dec_al2[14]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_reg_2157(7),
      I1 => apl2_reg_2157(6),
      O => \dec_al2[14]_i_14_n_20\
    );
\dec_al2[14]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_reg_2157(5),
      I1 => apl2_reg_2157(4),
      O => \dec_al2[14]_i_15_n_20\
    );
\dec_al2[14]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_reg_2157(3),
      I1 => apl2_reg_2157(2),
      O => \dec_al2[14]_i_16_n_20\
    );
\dec_al2[14]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_reg_2157(1),
      I1 => apl2_reg_2157(0),
      O => \dec_al2[14]_i_17_n_20\
    );
\dec_al2[14]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_reg_2157(14),
      I1 => apl2_reg_2157(15),
      O => \dec_al2[14]_i_18_n_20\
    );
\dec_al2[14]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => apl2_reg_2157(13),
      I1 => apl2_reg_2157(12),
      O => \dec_al2[14]_i_19_n_20\
    );
\dec_al2[14]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_reg_2157(10),
      I1 => apl2_reg_2157(11),
      O => \dec_al2[14]_i_20_n_20\
    );
\dec_al2[14]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_reg_2157(8),
      I1 => apl2_reg_2157(9),
      O => \dec_al2[14]_i_21_n_20\
    );
\dec_al2[14]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_reg_2157(6),
      I1 => apl2_reg_2157(7),
      O => \dec_al2[14]_i_22_n_20\
    );
\dec_al2[14]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_reg_2157(4),
      I1 => apl2_reg_2157(5),
      O => \dec_al2[14]_i_23_n_20\
    );
\dec_al2[14]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_reg_2157(2),
      I1 => apl2_reg_2157(3),
      O => \dec_al2[14]_i_24_n_20\
    );
\dec_al2[14]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_reg_2157(0),
      I1 => apl2_reg_2157(1),
      O => \dec_al2[14]_i_25_n_20\
    );
\dec_al2[14]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_reg_2157(16),
      O => \dec_al2[14]_i_5_n_20\
    );
\dec_al2[14]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => apl2_reg_2157(14),
      I1 => \dec_al2_reg[14]_i_2_n_27\,
      I2 => apl2_reg_2157(15),
      O => \dec_al2[14]_i_6_n_20\
    );
\dec_al2[14]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_2_n_27\,
      I1 => apl2_reg_2157(12),
      I2 => apl2_reg_2157(13),
      O => \dec_al2[14]_i_7_n_20\
    );
\dec_al2[14]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => apl2_reg_2157(16),
      I1 => \dec_al2_reg[14]_i_2_n_27\,
      O => \dec_al2[14]_i_8_n_20\
    );
\dec_al2[14]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => apl2_reg_2157(15),
      I1 => \dec_al2_reg[14]_i_2_n_27\,
      I2 => apl2_reg_2157(14),
      O => \dec_al2[14]_i_9_n_20\
    );
\dec_al2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2157(1),
      I2 => \dec_al2_reg[14]_i_2_n_27\,
      I3 => \^q\(2),
      I4 => dec_al2(1),
      O => grp_decode_fu_399_dec_al2_o(1)
    );
\dec_al2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2157(2),
      I2 => \dec_al2_reg[14]_i_2_n_27\,
      I3 => \^q\(2),
      I4 => dec_al2(2),
      O => grp_decode_fu_399_dec_al2_o(2)
    );
\dec_al2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2157(3),
      I2 => \dec_al2_reg[14]_i_2_n_27\,
      I3 => \^q\(2),
      I4 => dec_al2(3),
      O => grp_decode_fu_399_dec_al2_o(3)
    );
\dec_al2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2157(4),
      I2 => \dec_al2_reg[14]_i_2_n_27\,
      I3 => \^q\(2),
      I4 => dec_al2(4),
      O => grp_decode_fu_399_dec_al2_o(4)
    );
\dec_al2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2157(5),
      I2 => \dec_al2_reg[14]_i_2_n_27\,
      I3 => \^q\(2),
      I4 => dec_al2(5),
      O => grp_decode_fu_399_dec_al2_o(5)
    );
\dec_al2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2157(6),
      I2 => \dec_al2_reg[14]_i_2_n_27\,
      I3 => \^q\(2),
      I4 => dec_al2(6),
      O => grp_decode_fu_399_dec_al2_o(6)
    );
\dec_al2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2157(7),
      I2 => \dec_al2_reg[14]_i_2_n_27\,
      I3 => \^q\(2),
      I4 => dec_al2(7),
      O => grp_decode_fu_399_dec_al2_o(7)
    );
\dec_al2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2157(8),
      I2 => \dec_al2_reg[14]_i_2_n_27\,
      I3 => \^q\(2),
      I4 => dec_al2(8),
      O => grp_decode_fu_399_dec_al2_o(8)
    );
\dec_al2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2157(9),
      I2 => \dec_al2_reg[14]_i_2_n_27\,
      I3 => \^q\(2),
      I4 => dec_al2(9),
      O => grp_decode_fu_399_dec_al2_o(9)
    );
\dec_al2_reg[14]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_al2_reg[14]_i_4_n_20\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_dec_al2_reg[14]_i_2_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \dec_al2_reg[14]_i_2_n_27\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_dec_al2_reg[14]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \dec_al2[14]_i_5_n_20\
    );
\dec_al2_reg[14]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_dec_al2_reg[14]_i_3_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \dec_al2_reg[14]_i_3_n_25\,
      CO(1) => \dec_al2_reg[14]_i_3_n_26\,
      CO(0) => \dec_al2_reg[14]_i_3_n_27\,
      DI(7 downto 2) => B"000000",
      DI(1) => \dec_al2[14]_i_6_n_20\,
      DI(0) => \dec_al2[14]_i_7_n_20\,
      O(7 downto 0) => \NLW_dec_al2_reg[14]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7 downto 3) => B"00000",
      S(2) => \dec_al2[14]_i_8_n_20\,
      S(1) => \dec_al2[14]_i_9_n_20\,
      S(0) => \dec_al2[14]_i_10_n_20\
    );
\dec_al2_reg[14]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \dec_al2_reg[14]_i_4_n_20\,
      CO(6) => \dec_al2_reg[14]_i_4_n_21\,
      CO(5) => \dec_al2_reg[14]_i_4_n_22\,
      CO(4) => \dec_al2_reg[14]_i_4_n_23\,
      CO(3) => \dec_al2_reg[14]_i_4_n_24\,
      CO(2) => \dec_al2_reg[14]_i_4_n_25\,
      CO(1) => \dec_al2_reg[14]_i_4_n_26\,
      CO(0) => \dec_al2_reg[14]_i_4_n_27\,
      DI(7) => \dec_al2[14]_i_11_n_20\,
      DI(6) => '0',
      DI(5) => \dec_al2[14]_i_12_n_20\,
      DI(4) => \dec_al2[14]_i_13_n_20\,
      DI(3) => \dec_al2[14]_i_14_n_20\,
      DI(2) => \dec_al2[14]_i_15_n_20\,
      DI(1) => \dec_al2[14]_i_16_n_20\,
      DI(0) => \dec_al2[14]_i_17_n_20\,
      O(7 downto 0) => \NLW_dec_al2_reg[14]_i_4_O_UNCONNECTED\(7 downto 0),
      S(7) => \dec_al2[14]_i_18_n_20\,
      S(6) => \dec_al2[14]_i_19_n_20\,
      S(5) => \dec_al2[14]_i_20_n_20\,
      S(4) => \dec_al2[14]_i_21_n_20\,
      S(3) => \dec_al2[14]_i_22_n_20\,
      S(2) => \dec_al2[14]_i_23_n_20\,
      S(1) => \dec_al2[14]_i_24_n_20\,
      S(0) => \dec_al2[14]_i_25_n_20\
    );
\dec_deth[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dec_deth[10]_i_2_n_20\,
      I1 => \^trunc_ln522_2_reg_2129_reg[3]_0\(0),
      I2 => \dec_deth[11]_i_2_n_20\,
      I3 => \^q\(1),
      I4 => \dec_deth_reg[14]\(7),
      O => grp_decode_fu_399_dec_deth_o(1)
    );
\dec_deth[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCB800"
    )
        port map (
      I0 => \dec_deth_reg[12]\(0),
      I1 => \^trunc_ln522_2_reg_2129_reg[3]_0\(1),
      I2 => \dec_deth_reg[12]\(2),
      I3 => \^trunc_ln522_2_reg_2129_reg[3]_0\(3),
      I4 => \^trunc_ln522_2_reg_2129_reg[3]_0\(2),
      O => \dec_deth[10]_i_2_n_20\
    );
\dec_deth[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dec_deth[11]_i_2_n_20\,
      I1 => \^trunc_ln522_2_reg_2129_reg[3]_0\(0),
      I2 => \dec_deth[12]_i_2_n_20\,
      I3 => \^q\(1),
      I4 => \dec_deth_reg[14]\(8),
      O => grp_decode_fu_399_dec_deth_o(2)
    );
\dec_deth[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \dec_deth_reg[12]\(3),
      I1 => \^trunc_ln522_2_reg_2129_reg[3]_0\(1),
      I2 => \dec_deth_reg[12]\(1),
      I3 => \^trunc_ln522_2_reg_2129_reg[3]_0\(3),
      I4 => \^trunc_ln522_2_reg_2129_reg[3]_0\(2),
      O => \dec_deth[11]_i_2_n_20\
    );
\dec_deth[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \dec_deth[12]_i_2_n_20\,
      I1 => \^trunc_ln522_2_reg_2129_reg[3]_0\(0),
      I2 => \dec_deth_reg[12]\(3),
      I3 => \dec_deth[12]_i_3_n_20\,
      I4 => \^q\(1),
      I5 => \dec_deth_reg[14]\(9),
      O => grp_decode_fu_399_dec_deth_o(3)
    );
\dec_deth[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3010"
    )
        port map (
      I0 => \^trunc_ln522_2_reg_2129_reg[3]_0\(1),
      I1 => \^trunc_ln522_2_reg_2129_reg[3]_0\(2),
      I2 => \^trunc_ln522_2_reg_2129_reg[3]_0\(3),
      I3 => \dec_deth_reg[12]\(2),
      O => \dec_deth[12]_i_2_n_20\
    );
\dec_deth[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^trunc_ln522_2_reg_2129_reg[3]_0\(1),
      I1 => \^trunc_ln522_2_reg_2129_reg[3]_0\(3),
      I2 => \^trunc_ln522_2_reg_2129_reg[3]_0\(2),
      O => \dec_deth[12]_i_3_n_20\
    );
\dec_deth[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B0FFFF00B00000"
    )
        port map (
      I0 => \dec_deth_reg[12]\(3),
      I1 => \^trunc_ln522_2_reg_2129_reg[3]_0\(0),
      I2 => \^trunc_ln522_2_reg_2129_reg[3]_0\(1),
      I3 => \dec_deth[13]_i_2_n_20\,
      I4 => \^q\(1),
      I5 => \dec_deth_reg[14]\(10),
      O => grp_decode_fu_399_dec_deth_o(4)
    );
\dec_deth[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^trunc_ln522_2_reg_2129_reg[3]_0\(2),
      I1 => \^trunc_ln522_2_reg_2129_reg[3]_0\(3),
      O => \dec_deth[13]_i_2_n_20\
    );
\dec_deth[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222E2222222"
    )
        port map (
      I0 => \dec_deth_reg[14]\(11),
      I1 => \^q\(1),
      I2 => \^trunc_ln522_2_reg_2129_reg[3]_0\(0),
      I3 => \^trunc_ln522_2_reg_2129_reg[3]_0\(1),
      I4 => \^trunc_ln522_2_reg_2129_reg[3]_0\(3),
      I5 => \^trunc_ln522_2_reg_2129_reg[3]_0\(2),
      O => grp_decode_fu_399_dec_deth_o(5)
    );
\dec_deth[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF02A20000"
    )
        port map (
      I0 => \^trunc_ln522_2_reg_2129_reg[3]_0\(0),
      I1 => \dec_deth_reg[3]\,
      I2 => \^trunc_ln522_2_reg_2129_reg[3]_0\(1),
      I3 => \dec_deth_reg[3]_0\,
      I4 => \^q\(1),
      I5 => \dec_deth_reg[14]\(0),
      O => \dec_deth[3]_i_2_n_20\
    );
\dec_deth[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dec_deth_reg[9]\,
      I1 => \^trunc_ln522_2_reg_2129_reg[3]_0\(0),
      I2 => \dec_deth[10]_i_2_n_20\,
      I3 => \^q\(1),
      I4 => \dec_deth_reg[14]\(6),
      O => grp_decode_fu_399_dec_deth_o(0)
    );
\dec_detl[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dec_detl[10]_i_2_n_20\,
      I1 => \^trunc_ln12_reg_2119_reg[3]_0\(0),
      I2 => \dec_detl[11]_i_2_n_20\,
      I3 => \^q\(1),
      I4 => B(7),
      O => grp_decode_fu_399_dec_detl_o(5)
    );
\dec_detl[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0B3000"
    )
        port map (
      I0 => \dec_detl_reg[12]\(8),
      I1 => \^trunc_ln12_reg_2119_reg[3]_0\(1),
      I2 => \^trunc_ln12_reg_2119_reg[3]_0\(3),
      I3 => \dec_detl_reg[12]\(6),
      I4 => \^trunc_ln12_reg_2119_reg[3]_0\(2),
      O => \dec_detl[10]_i_2_n_20\
    );
\dec_detl[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dec_detl[11]_i_2_n_20\,
      I1 => \^trunc_ln12_reg_2119_reg[3]_0\(0),
      I2 => \dec_detl[12]_i_2_n_20\,
      I3 => \^q\(1),
      I4 => B(8),
      O => grp_decode_fu_399_dec_detl_o(6)
    );
\dec_detl[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202C000"
    )
        port map (
      I0 => \dec_detl_reg[12]\(7),
      I1 => \^trunc_ln12_reg_2119_reg[3]_0\(1),
      I2 => \^trunc_ln12_reg_2119_reg[3]_0\(2),
      I3 => \dec_detl_reg[12]\(9),
      I4 => \^trunc_ln12_reg_2119_reg[3]_0\(3),
      O => \dec_detl[11]_i_2_n_20\
    );
\dec_detl[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACACACFC0C0C0C"
    )
        port map (
      I0 => \dec_detl[12]_i_2_n_20\,
      I1 => B(9),
      I2 => \^q\(1),
      I3 => \dec_detl_reg[12]\(9),
      I4 => \dec_detl[13]_i_2_n_20\,
      I5 => \^trunc_ln12_reg_2119_reg[3]_0\(0),
      O => grp_decode_fu_399_dec_detl_o(7)
    );
\dec_detl[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4420"
    )
        port map (
      I0 => \^trunc_ln12_reg_2119_reg[3]_0\(3),
      I1 => \^trunc_ln12_reg_2119_reg[3]_0\(1),
      I2 => \dec_detl_reg[12]\(8),
      I3 => \^trunc_ln12_reg_2119_reg[3]_0\(2),
      O => \dec_detl[12]_i_2_n_20\
    );
\dec_detl[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FFB000"
    )
        port map (
      I0 => \dec_detl_reg[12]\(9),
      I1 => \^trunc_ln12_reg_2119_reg[3]_0\(0),
      I2 => \dec_detl[13]_i_2_n_20\,
      I3 => \^q\(1),
      I4 => B(10),
      O => grp_decode_fu_399_dec_detl_o(8)
    );
\dec_detl[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^trunc_ln12_reg_2119_reg[3]_0\(3),
      I1 => \^trunc_ln12_reg_2119_reg[3]_0\(2),
      I2 => \^trunc_ln12_reg_2119_reg[3]_0\(1),
      O => \dec_detl[13]_i_2_n_20\
    );
\dec_detl[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222222222E222"
    )
        port map (
      I0 => B(11),
      I1 => \^q\(1),
      I2 => \^trunc_ln12_reg_2119_reg[3]_0\(0),
      I3 => \^trunc_ln12_reg_2119_reg[3]_0\(3),
      I4 => \^trunc_ln12_reg_2119_reg[3]_0\(2),
      I5 => \^trunc_ln12_reg_2119_reg[3]_0\(1),
      O => grp_decode_fu_399_dec_detl_o(9)
    );
\dec_detl[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3FFA300"
    )
        port map (
      I0 => \dec_detl_reg[3]_i_2_n_20\,
      I1 => \dec_detl[4]_i_2_n_20\,
      I2 => \^trunc_ln12_reg_2119_reg[3]_0\(0),
      I3 => \^q\(1),
      I4 => B(0),
      O => grp_decode_fu_399_dec_detl_o(0)
    );
\dec_detl[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F44FA445544A0440"
    )
        port map (
      I0 => \^trunc_ln12_reg_2119_reg[3]_0\(3),
      I1 => \dec_detl_reg[12]\(5),
      I2 => \^trunc_ln12_reg_2119_reg[3]_0\(2),
      I3 => \^trunc_ln12_reg_2119_reg[3]_0\(1),
      I4 => \dec_detl_reg[12]\(1),
      I5 => \dec_detl_reg[12]\(9),
      O => \dec_detl[3]_i_4_n_20\
    );
\dec_detl[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FDF10D0"
    )
        port map (
      I0 => \dec_detl_reg[5]_0\,
      I1 => \^trunc_ln12_reg_2119_reg[3]_0\(0),
      I2 => \^q\(1),
      I3 => \dec_detl[4]_i_2_n_20\,
      I4 => B(1),
      O => grp_decode_fu_399_dec_detl_o(1)
    );
\dec_detl[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003F733F7F"
    )
        port map (
      I0 => \dec_detl_reg[12]\(2),
      I1 => \^trunc_ln12_reg_2119_reg[3]_0\(1),
      I2 => \^trunc_ln12_reg_2119_reg[3]_0\(2),
      I3 => \^trunc_ln12_reg_2119_reg[3]_0\(3),
      I4 => \dec_detl_reg[12]\(6),
      I5 => \dec_detl[4]_i_3_n_20\,
      O => \dec_detl[4]_i_2_n_20\
    );
\dec_detl[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004F454A40"
    )
        port map (
      I0 => \^trunc_ln12_reg_2119_reg[3]_0\(3),
      I1 => \dec_detl_reg[12]\(4),
      I2 => \^trunc_ln12_reg_2119_reg[3]_0\(2),
      I3 => \dec_detl_reg[12]\(0),
      I4 => \dec_detl_reg[12]\(8),
      I5 => \^trunc_ln12_reg_2119_reg[3]_0\(1),
      O => \dec_detl[4]_i_3_n_20\
    );
\dec_detl[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF47FF47FFFF0000"
    )
        port map (
      I0 => \dec_detl_reg[12]\(4),
      I1 => \^trunc_ln12_reg_2119_reg[3]_0\(2),
      I2 => \dec_detl_reg[12]\(8),
      I3 => \^trunc_ln12_reg_2119_reg[3]_0\(3),
      I4 => \dec_detl[5]_i_4_n_20\,
      I5 => \^trunc_ln12_reg_2119_reg[3]_0\(1),
      O => \dec_detl[5]_i_2_n_20\
    );
\dec_detl[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3D403D7C"
    )
        port map (
      I0 => \dec_detl_reg[12]\(2),
      I1 => \^trunc_ln12_reg_2119_reg[3]_0\(1),
      I2 => \^trunc_ln12_reg_2119_reg[3]_0\(2),
      I3 => \^trunc_ln12_reg_2119_reg[3]_0\(3),
      I4 => \dec_detl_reg[12]\(6),
      O => \dec_detl[5]_i_4_n_20\
    );
\dec_detl[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FEF20E0"
    )
        port map (
      I0 => \dec_detl[7]_i_2_n_20\,
      I1 => \^trunc_ln12_reg_2119_reg[3]_0\(0),
      I2 => \^q\(1),
      I3 => \dec_detl[5]_i_2_n_20\,
      I4 => B(3),
      O => grp_decode_fu_399_dec_detl_o(2)
    );
\dec_detl[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dec_detl[7]_i_2_n_20\,
      I1 => \^trunc_ln12_reg_2119_reg[3]_0\(0),
      I2 => \dec_detl_reg[7]\,
      I3 => \^q\(1),
      I4 => B(4),
      O => grp_decode_fu_399_dec_detl_o(3)
    );
\dec_detl[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \dec_detl_reg[12]\(5),
      I1 => \^trunc_ln12_reg_2119_reg[3]_0\(2),
      I2 => \dec_detl_reg[12]\(9),
      I3 => \^trunc_ln12_reg_2119_reg[3]_0\(3),
      I4 => \^trunc_ln12_reg_2119_reg[3]_0\(1),
      I5 => \dec_detl[7]_i_3_n_20\,
      O => \dec_detl[7]_i_2_n_20\
    );
\dec_detl[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202BC80"
    )
        port map (
      I0 => \dec_detl_reg[12]\(3),
      I1 => \^trunc_ln12_reg_2119_reg[3]_0\(1),
      I2 => \^trunc_ln12_reg_2119_reg[3]_0\(2),
      I3 => \dec_detl_reg[12]\(7),
      I4 => \^trunc_ln12_reg_2119_reg[3]_0\(3),
      O => \dec_detl[7]_i_3_n_20\
    );
\dec_detl[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dec_detl_reg[9]\,
      I1 => \^trunc_ln12_reg_2119_reg[3]_0\(0),
      I2 => \dec_detl[10]_i_2_n_20\,
      I3 => \^q\(1),
      I4 => B(6),
      O => grp_decode_fu_399_dec_detl_o(4)
    );
\dec_detl_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dec_detl_reg[3]\,
      I1 => \dec_detl[3]_i_4_n_20\,
      O => \dec_detl_reg[3]_i_2_n_20\,
      S => \^trunc_ln12_reg_2119_reg[3]_0\(1)
    );
\dec_nbh[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0800"
    )
        port map (
      I0 => sext_ln618_fu_778_p1(0),
      I1 => \trunc_ln522_2_reg_2129_reg[3]_i_2_n_21\,
      I2 => \trunc_ln522_2_reg_2129[2]_i_2_n_20\,
      I3 => \^q\(0),
      I4 => dec_nbh(0),
      O => grp_decode_fu_399_dec_nbh_o(0)
    );
\dec_nbh[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4000"
    )
        port map (
      I0 => \trunc_ln522_2_reg_2129[2]_i_2_n_20\,
      I1 => \trunc_ln522_2_reg_2129_reg[3]_i_2_n_21\,
      I2 => sext_ln617_fu_805_p1(10),
      I3 => \^q\(0),
      I4 => dec_nbh(10),
      O => grp_decode_fu_399_dec_nbh_o(10)
    );
\dec_nbh[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FFC800"
    )
        port map (
      I0 => sext_ln617_fu_805_p1(11),
      I1 => \trunc_ln522_2_reg_2129_reg[3]_i_2_n_21\,
      I2 => \trunc_ln522_2_reg_2129[2]_i_2_n_20\,
      I3 => \^q\(0),
      I4 => dec_nbh(11),
      O => grp_decode_fu_399_dec_nbh_o(11)
    );
\dec_nbh[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FFC800"
    )
        port map (
      I0 => sext_ln617_fu_805_p1(12),
      I1 => \trunc_ln522_2_reg_2129_reg[3]_i_2_n_21\,
      I2 => \trunc_ln522_2_reg_2129[2]_i_2_n_20\,
      I3 => \^q\(0),
      I4 => dec_nbh(12),
      O => grp_decode_fu_399_dec_nbh_o(12)
    );
\dec_nbh[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4000"
    )
        port map (
      I0 => \trunc_ln522_2_reg_2129[2]_i_2_n_20\,
      I1 => \trunc_ln522_2_reg_2129_reg[3]_i_2_n_21\,
      I2 => sext_ln617_fu_805_p1(13),
      I3 => \^q\(0),
      I4 => dec_nbh(13),
      O => grp_decode_fu_399_dec_nbh_o(13)
    );
\dec_nbh[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => \trunc_ln522_2_reg_2129_reg[3]_i_2_n_21\,
      I1 => sext_ln617_fu_805_p1(14),
      I2 => sext_ln617_fu_805_p1(15),
      I3 => \^q\(0),
      I4 => dec_nbh(14),
      O => grp_decode_fu_399_dec_nbh_o(14)
    );
\dec_nbh[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sext_ln618_fu_778_p1(1),
      I1 => \trunc_ln522_2_reg_2129_reg[3]_i_2_n_21\,
      I2 => \trunc_ln522_2_reg_2129[2]_i_2_n_20\,
      I3 => \^q\(0),
      I4 => dec_nbh(1),
      O => grp_decode_fu_399_dec_nbh_o(1)
    );
\dec_nbh[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0800"
    )
        port map (
      I0 => sext_ln617_fu_805_p1(2),
      I1 => \trunc_ln522_2_reg_2129_reg[3]_i_2_n_21\,
      I2 => \trunc_ln522_2_reg_2129[2]_i_2_n_20\,
      I3 => \^q\(0),
      I4 => dec_nbh(2),
      O => grp_decode_fu_399_dec_nbh_o(2)
    );
\dec_nbh[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0800"
    )
        port map (
      I0 => sext_ln617_fu_805_p1(3),
      I1 => \trunc_ln522_2_reg_2129_reg[3]_i_2_n_21\,
      I2 => \trunc_ln522_2_reg_2129[2]_i_2_n_20\,
      I3 => \^q\(0),
      I4 => dec_nbh(3),
      O => grp_decode_fu_399_dec_nbh_o(3)
    );
\dec_nbh[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0800"
    )
        port map (
      I0 => sext_ln617_fu_805_p1(4),
      I1 => \trunc_ln522_2_reg_2129_reg[3]_i_2_n_21\,
      I2 => \trunc_ln522_2_reg_2129[2]_i_2_n_20\,
      I3 => \^q\(0),
      I4 => dec_nbh(4),
      O => grp_decode_fu_399_dec_nbh_o(4)
    );
\dec_nbh[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0800"
    )
        port map (
      I0 => sext_ln617_fu_805_p1(5),
      I1 => \trunc_ln522_2_reg_2129_reg[3]_i_2_n_21\,
      I2 => \trunc_ln522_2_reg_2129[2]_i_2_n_20\,
      I3 => \^q\(0),
      I4 => dec_nbh(5),
      O => grp_decode_fu_399_dec_nbh_o(5)
    );
\dec_nbh[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4000"
    )
        port map (
      I0 => \trunc_ln522_2_reg_2129[2]_i_2_n_20\,
      I1 => \trunc_ln522_2_reg_2129_reg[3]_i_2_n_21\,
      I2 => sext_ln617_fu_805_p1(6),
      I3 => \^q\(0),
      I4 => dec_nbh(6),
      O => grp_decode_fu_399_dec_nbh_o(6)
    );
\dec_nbh[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4000"
    )
        port map (
      I0 => \trunc_ln522_2_reg_2129[2]_i_2_n_20\,
      I1 => \trunc_ln522_2_reg_2129_reg[3]_i_2_n_21\,
      I2 => sext_ln617_fu_805_p1(7),
      I3 => \^q\(0),
      I4 => dec_nbh(7),
      O => grp_decode_fu_399_dec_nbh_o(7)
    );
\dec_nbh[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4000"
    )
        port map (
      I0 => \trunc_ln522_2_reg_2129[2]_i_2_n_20\,
      I1 => \trunc_ln522_2_reg_2129_reg[3]_i_2_n_21\,
      I2 => sext_ln617_fu_805_p1(8),
      I3 => \^q\(0),
      I4 => dec_nbh(8),
      O => grp_decode_fu_399_dec_nbh_o(8)
    );
\dec_nbh[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4000"
    )
        port map (
      I0 => \trunc_ln522_2_reg_2129[2]_i_2_n_20\,
      I1 => \trunc_ln522_2_reg_2129_reg[3]_i_2_n_21\,
      I2 => sext_ln617_fu_805_p1(9),
      I3 => \^q\(0),
      I4 => dec_nbh(9),
      O => grp_decode_fu_399_dec_nbh_o(9)
    );
\dec_nbh[9]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln618_fu_778_p1(5),
      I1 => trunc_ln15_reg_2101(0),
      O => \dec_nbh[9]_i_6_n_20\
    );
\dec_nbh[9]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln618_fu_778_p1(4),
      I1 => trunc_ln15_reg_2101(0),
      O => \dec_nbh[9]_i_7_n_20\
    );
\dec_nbh[9]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln618_fu_778_p1(2),
      I1 => trunc_ln15_reg_2101(0),
      O => \dec_nbh[9]_i_9_n_20\
    );
\dec_nbh_reg[9]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => sext_ln618_fu_778_p1(1),
      CI_TOP => '0',
      CO(7) => \dec_nbh_reg[9]_i_2_n_20\,
      CO(6) => \dec_nbh_reg[9]_i_2_n_21\,
      CO(5) => \dec_nbh_reg[9]_i_2_n_22\,
      CO(4) => \dec_nbh_reg[9]_i_2_n_23\,
      CO(3) => \dec_nbh_reg[9]_i_2_n_24\,
      CO(2) => \dec_nbh_reg[9]_i_2_n_25\,
      CO(1) => \dec_nbh_reg[9]_i_2_n_26\,
      CO(0) => \dec_nbh_reg[9]_i_2_n_27\,
      DI(7 downto 0) => sext_ln618_fu_778_p1(9 downto 2),
      O(7 downto 0) => sext_ln617_fu_805_p1(9 downto 2),
      S(7 downto 6) => \dec_nbh_reg[9]\(2 downto 1),
      S(5 downto 4) => sext_ln618_fu_778_p1(7 downto 6),
      S(3) => \dec_nbh[9]_i_6_n_20\,
      S(2) => \dec_nbh[9]_i_7_n_20\,
      S(1) => \dec_nbh_reg[9]\(0),
      S(0) => \dec_nbh[9]_i_9_n_20\
    );
\dec_ph2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(0),
      I1 => \^q\(2),
      I2 => dec_ph2(0),
      O => grp_decode_fu_399_dec_ph2_o(0)
    );
\dec_ph2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(10),
      I1 => \^q\(2),
      I2 => dec_ph2(10),
      O => grp_decode_fu_399_dec_ph2_o(10)
    );
\dec_ph2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(11),
      I1 => \^q\(2),
      I2 => dec_ph2(11),
      O => grp_decode_fu_399_dec_ph2_o(11)
    );
\dec_ph2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(12),
      I1 => \^q\(2),
      I2 => dec_ph2(12),
      O => grp_decode_fu_399_dec_ph2_o(12)
    );
\dec_ph2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(13),
      I1 => \^q\(2),
      I2 => dec_ph2(13),
      O => grp_decode_fu_399_dec_ph2_o(13)
    );
\dec_ph2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(14),
      I1 => \^q\(2),
      I2 => dec_ph2(14),
      O => grp_decode_fu_399_dec_ph2_o(14)
    );
\dec_ph2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(15),
      I1 => \^q\(2),
      I2 => dec_ph2(15),
      O => grp_decode_fu_399_dec_ph2_o(15)
    );
\dec_ph2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(16),
      I1 => \^q\(2),
      I2 => dec_ph2(16),
      O => grp_decode_fu_399_dec_ph2_o(16)
    );
\dec_ph2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(17),
      I1 => \^q\(2),
      I2 => dec_ph2(17),
      O => grp_decode_fu_399_dec_ph2_o(17)
    );
\dec_ph2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(18),
      I1 => \^q\(2),
      I2 => dec_ph2(18),
      O => grp_decode_fu_399_dec_ph2_o(18)
    );
\dec_ph2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(19),
      I1 => \^q\(2),
      I2 => dec_ph2(19),
      O => grp_decode_fu_399_dec_ph2_o(19)
    );
\dec_ph2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(1),
      I1 => \^q\(2),
      I2 => dec_ph2(1),
      O => grp_decode_fu_399_dec_ph2_o(1)
    );
\dec_ph2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(20),
      I1 => \^q\(2),
      I2 => dec_ph2(20),
      O => grp_decode_fu_399_dec_ph2_o(20)
    );
\dec_ph2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(21),
      I1 => \^q\(2),
      I2 => dec_ph2(21),
      O => grp_decode_fu_399_dec_ph2_o(21)
    );
\dec_ph2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(22),
      I1 => \^q\(2),
      I2 => dec_ph2(22),
      O => grp_decode_fu_399_dec_ph2_o(22)
    );
\dec_ph2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(23),
      I1 => \^q\(2),
      I2 => dec_ph2(23),
      O => grp_decode_fu_399_dec_ph2_o(23)
    );
\dec_ph2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(24),
      I1 => \^q\(2),
      I2 => dec_ph2(24),
      O => grp_decode_fu_399_dec_ph2_o(24)
    );
\dec_ph2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(25),
      I1 => \^q\(2),
      I2 => dec_ph2(25),
      O => grp_decode_fu_399_dec_ph2_o(25)
    );
\dec_ph2[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(26),
      I1 => \^q\(2),
      I2 => dec_ph2(26),
      O => grp_decode_fu_399_dec_ph2_o(26)
    );
\dec_ph2[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(27),
      I1 => \^q\(2),
      I2 => dec_ph2(27),
      O => grp_decode_fu_399_dec_ph2_o(27)
    );
\dec_ph2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(28),
      I1 => \^q\(2),
      I2 => dec_ph2(28),
      O => grp_decode_fu_399_dec_ph2_o(28)
    );
\dec_ph2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(29),
      I1 => \^q\(2),
      I2 => dec_ph2(29),
      O => grp_decode_fu_399_dec_ph2_o(29)
    );
\dec_ph2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(2),
      I1 => \^q\(2),
      I2 => dec_ph2(2),
      O => grp_decode_fu_399_dec_ph2_o(2)
    );
\dec_ph2[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(30),
      I1 => \^q\(2),
      I2 => dec_ph2(30),
      O => grp_decode_fu_399_dec_ph2_o(30)
    );
\dec_ph2[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(31),
      I1 => \^q\(2),
      I2 => dec_ph2(31),
      O => grp_decode_fu_399_dec_ph2_o(31)
    );
\dec_ph2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(3),
      I1 => \^q\(2),
      I2 => dec_ph2(3),
      O => grp_decode_fu_399_dec_ph2_o(3)
    );
\dec_ph2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(4),
      I1 => \^q\(2),
      I2 => dec_ph2(4),
      O => grp_decode_fu_399_dec_ph2_o(4)
    );
\dec_ph2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(5),
      I1 => \^q\(2),
      I2 => dec_ph2(5),
      O => grp_decode_fu_399_dec_ph2_o(5)
    );
\dec_ph2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(6),
      I1 => \^q\(2),
      I2 => dec_ph2(6),
      O => grp_decode_fu_399_dec_ph2_o(6)
    );
\dec_ph2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(7),
      I1 => \^q\(2),
      I2 => dec_ph2(7),
      O => grp_decode_fu_399_dec_ph2_o(7)
    );
\dec_ph2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(8),
      I1 => \^q\(2),
      I2 => dec_ph2(8),
      O => grp_decode_fu_399_dec_ph2_o(8)
    );
\dec_ph2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_ph1(9),
      I1 => \^q\(2),
      I2 => dec_ph2(9),
      O => grp_decode_fu_399_dec_ph2_o(9)
    );
\dec_plt2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_plt1(0),
      I1 => \^q\(1),
      I2 => dec_plt2(0),
      O => grp_decode_fu_399_dec_plt2_o(0)
    );
\dec_plt2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_plt1(10),
      I1 => \^q\(1),
      I2 => dec_plt2(10),
      O => grp_decode_fu_399_dec_plt2_o(10)
    );
\dec_plt2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_plt1(11),
      I1 => \^q\(1),
      I2 => dec_plt2(11),
      O => grp_decode_fu_399_dec_plt2_o(11)
    );
\dec_plt2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_plt1(12),
      I1 => \^q\(1),
      I2 => dec_plt2(12),
      O => grp_decode_fu_399_dec_plt2_o(12)
    );
\dec_plt2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_plt1(13),
      I1 => \^q\(1),
      I2 => dec_plt2(13),
      O => grp_decode_fu_399_dec_plt2_o(13)
    );
\dec_plt2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_plt1(14),
      I1 => \^q\(1),
      I2 => dec_plt2(14),
      O => grp_decode_fu_399_dec_plt2_o(14)
    );
\dec_plt2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_plt1(15),
      I1 => \^q\(1),
      I2 => dec_plt2(15),
      O => grp_decode_fu_399_dec_plt2_o(15)
    );
\dec_plt2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_plt1(16),
      I1 => \^q\(1),
      I2 => dec_plt2(16),
      O => grp_decode_fu_399_dec_plt2_o(16)
    );
\dec_plt2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_plt1(17),
      I1 => \^q\(1),
      I2 => dec_plt2(17),
      O => grp_decode_fu_399_dec_plt2_o(17)
    );
\dec_plt2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_plt1(18),
      I1 => \^q\(1),
      I2 => dec_plt2(18),
      O => grp_decode_fu_399_dec_plt2_o(18)
    );
\dec_plt2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_plt1(19),
      I1 => \^q\(1),
      I2 => dec_plt2(19),
      O => grp_decode_fu_399_dec_plt2_o(19)
    );
\dec_plt2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_plt1(1),
      I1 => \^q\(1),
      I2 => dec_plt2(1),
      O => grp_decode_fu_399_dec_plt2_o(1)
    );
\dec_plt2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_plt1(20),
      I1 => \^q\(1),
      I2 => dec_plt2(20),
      O => grp_decode_fu_399_dec_plt2_o(20)
    );
\dec_plt2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_plt1(21),
      I1 => \^q\(1),
      I2 => dec_plt2(21),
      O => grp_decode_fu_399_dec_plt2_o(21)
    );
\dec_plt2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_plt1(22),
      I1 => \^q\(1),
      I2 => dec_plt2(22),
      O => grp_decode_fu_399_dec_plt2_o(22)
    );
\dec_plt2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_plt1(23),
      I1 => \^q\(1),
      I2 => dec_plt2(23),
      O => grp_decode_fu_399_dec_plt2_o(23)
    );
\dec_plt2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_plt1(24),
      I1 => \^q\(1),
      I2 => dec_plt2(24),
      O => grp_decode_fu_399_dec_plt2_o(24)
    );
\dec_plt2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_plt1(25),
      I1 => \^q\(1),
      I2 => dec_plt2(25),
      O => grp_decode_fu_399_dec_plt2_o(25)
    );
\dec_plt2[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_plt1(26),
      I1 => \^q\(1),
      I2 => dec_plt2(26),
      O => grp_decode_fu_399_dec_plt2_o(26)
    );
\dec_plt2[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_plt1(27),
      I1 => \^q\(1),
      I2 => dec_plt2(27),
      O => grp_decode_fu_399_dec_plt2_o(27)
    );
\dec_plt2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_plt1(28),
      I1 => \^q\(1),
      I2 => dec_plt2(28),
      O => grp_decode_fu_399_dec_plt2_o(28)
    );
\dec_plt2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_plt1(29),
      I1 => \^q\(1),
      I2 => dec_plt2(29),
      O => grp_decode_fu_399_dec_plt2_o(29)
    );
\dec_plt2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_plt1(2),
      I1 => \^q\(1),
      I2 => dec_plt2(2),
      O => grp_decode_fu_399_dec_plt2_o(2)
    );
\dec_plt2[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_plt1(30),
      I1 => \^q\(1),
      I2 => dec_plt2(30),
      O => grp_decode_fu_399_dec_plt2_o(30)
    );
\dec_plt2[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_plt1(31),
      I1 => \^q\(1),
      I2 => dec_plt2(31),
      O => grp_decode_fu_399_dec_plt2_o(31)
    );
\dec_plt2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_plt1(3),
      I1 => \^q\(1),
      I2 => dec_plt2(3),
      O => grp_decode_fu_399_dec_plt2_o(3)
    );
\dec_plt2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_plt1(4),
      I1 => \^q\(1),
      I2 => dec_plt2(4),
      O => grp_decode_fu_399_dec_plt2_o(4)
    );
\dec_plt2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_plt1(5),
      I1 => \^q\(1),
      I2 => dec_plt2(5),
      O => grp_decode_fu_399_dec_plt2_o(5)
    );
\dec_plt2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_plt1(6),
      I1 => \^q\(1),
      I2 => dec_plt2(6),
      O => grp_decode_fu_399_dec_plt2_o(6)
    );
\dec_plt2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_plt1(7),
      I1 => \^q\(1),
      I2 => dec_plt2(7),
      O => grp_decode_fu_399_dec_plt2_o(7)
    );
\dec_plt2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_plt1(8),
      I1 => \^q\(1),
      I2 => dec_plt2(8),
      O => grp_decode_fu_399_dec_plt2_o(8)
    );
\dec_plt2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_plt1(9),
      I1 => \^q\(1),
      I2 => dec_plt2(9),
      O => grp_decode_fu_399_dec_plt2_o(9)
    );
\dec_rh2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(0),
      I1 => \^q\(2),
      I2 => dec_rh2(0),
      O => grp_decode_fu_399_dec_rh2_o(0)
    );
\dec_rh2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(10),
      I1 => \^q\(2),
      I2 => dec_rh2(10),
      O => grp_decode_fu_399_dec_rh2_o(10)
    );
\dec_rh2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(11),
      I1 => \^q\(2),
      I2 => dec_rh2(11),
      O => grp_decode_fu_399_dec_rh2_o(11)
    );
\dec_rh2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(12),
      I1 => \^q\(2),
      I2 => dec_rh2(12),
      O => grp_decode_fu_399_dec_rh2_o(12)
    );
\dec_rh2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(13),
      I1 => \^q\(2),
      I2 => dec_rh2(13),
      O => grp_decode_fu_399_dec_rh2_o(13)
    );
\dec_rh2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(14),
      I1 => \^q\(2),
      I2 => dec_rh2(14),
      O => grp_decode_fu_399_dec_rh2_o(14)
    );
\dec_rh2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(15),
      I1 => \^q\(2),
      I2 => dec_rh2(15),
      O => grp_decode_fu_399_dec_rh2_o(15)
    );
\dec_rh2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(16),
      I1 => \^q\(2),
      I2 => dec_rh2(16),
      O => grp_decode_fu_399_dec_rh2_o(16)
    );
\dec_rh2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(17),
      I1 => \^q\(2),
      I2 => dec_rh2(17),
      O => grp_decode_fu_399_dec_rh2_o(17)
    );
\dec_rh2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(18),
      I1 => \^q\(2),
      I2 => dec_rh2(18),
      O => grp_decode_fu_399_dec_rh2_o(18)
    );
\dec_rh2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(19),
      I1 => \^q\(2),
      I2 => dec_rh2(19),
      O => grp_decode_fu_399_dec_rh2_o(19)
    );
\dec_rh2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(1),
      I1 => \^q\(2),
      I2 => dec_rh2(1),
      O => grp_decode_fu_399_dec_rh2_o(1)
    );
\dec_rh2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(20),
      I1 => \^q\(2),
      I2 => dec_rh2(20),
      O => grp_decode_fu_399_dec_rh2_o(20)
    );
\dec_rh2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(21),
      I1 => \^q\(2),
      I2 => dec_rh2(21),
      O => grp_decode_fu_399_dec_rh2_o(21)
    );
\dec_rh2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(22),
      I1 => \^q\(2),
      I2 => dec_rh2(22),
      O => grp_decode_fu_399_dec_rh2_o(22)
    );
\dec_rh2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(23),
      I1 => \^q\(2),
      I2 => dec_rh2(23),
      O => grp_decode_fu_399_dec_rh2_o(23)
    );
\dec_rh2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(24),
      I1 => \^q\(2),
      I2 => dec_rh2(24),
      O => grp_decode_fu_399_dec_rh2_o(24)
    );
\dec_rh2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(25),
      I1 => \^q\(2),
      I2 => dec_rh2(25),
      O => grp_decode_fu_399_dec_rh2_o(25)
    );
\dec_rh2[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(26),
      I1 => \^q\(2),
      I2 => dec_rh2(26),
      O => grp_decode_fu_399_dec_rh2_o(26)
    );
\dec_rh2[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(27),
      I1 => \^q\(2),
      I2 => dec_rh2(27),
      O => grp_decode_fu_399_dec_rh2_o(27)
    );
\dec_rh2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(28),
      I1 => \^q\(2),
      I2 => dec_rh2(28),
      O => grp_decode_fu_399_dec_rh2_o(28)
    );
\dec_rh2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(29),
      I1 => \^q\(2),
      I2 => dec_rh2(29),
      O => grp_decode_fu_399_dec_rh2_o(29)
    );
\dec_rh2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(2),
      I1 => \^q\(2),
      I2 => dec_rh2(2),
      O => grp_decode_fu_399_dec_rh2_o(2)
    );
\dec_rh2[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(30),
      I1 => \^q\(2),
      I2 => dec_rh2(30),
      O => grp_decode_fu_399_dec_rh2_o(30)
    );
\dec_rh2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(3),
      I1 => \^q\(2),
      I2 => dec_rh2(3),
      O => grp_decode_fu_399_dec_rh2_o(3)
    );
\dec_rh2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(4),
      I1 => \^q\(2),
      I2 => dec_rh2(4),
      O => grp_decode_fu_399_dec_rh2_o(4)
    );
\dec_rh2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(5),
      I1 => \^q\(2),
      I2 => dec_rh2(5),
      O => grp_decode_fu_399_dec_rh2_o(5)
    );
\dec_rh2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(6),
      I1 => \^q\(2),
      I2 => dec_rh2(6),
      O => grp_decode_fu_399_dec_rh2_o(6)
    );
\dec_rh2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(7),
      I1 => \^q\(2),
      I2 => dec_rh2(7),
      O => grp_decode_fu_399_dec_rh2_o(7)
    );
\dec_rh2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(8),
      I1 => \^q\(2),
      I2 => dec_rh2(8),
      O => grp_decode_fu_399_dec_rh2_o(8)
    );
\dec_rh2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rh1(9),
      I1 => \^q\(2),
      I2 => dec_rh2(9),
      O => grp_decode_fu_399_dec_rh2_o(9)
    );
\dec_rlt1[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_reg_2142(16),
      I1 => add_ln344_reg_2142(17),
      O => \dec_rlt1[23]_i_10_n_20\
    );
\dec_rlt1[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_reg_2142(22),
      I1 => add_ln344_reg_2142(23),
      O => \dec_rlt1[23]_i_4_n_20\
    );
\dec_rlt1[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_reg_2142(21),
      I1 => add_ln344_reg_2142(22),
      O => \dec_rlt1[23]_i_5_n_20\
    );
\dec_rlt1[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_reg_2142(20),
      I1 => add_ln344_reg_2142(21),
      O => \dec_rlt1[23]_i_6_n_20\
    );
\dec_rlt1[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_reg_2142(19),
      I1 => add_ln344_reg_2142(20),
      O => \dec_rlt1[23]_i_7_n_20\
    );
\dec_rlt1[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_reg_2142(18),
      I1 => add_ln344_reg_2142(19),
      O => \dec_rlt1[23]_i_8_n_20\
    );
\dec_rlt1[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_reg_2142(17),
      I1 => add_ln344_reg_2142(18),
      O => \dec_rlt1[23]_i_9_n_20\
    );
\dec_rlt1[30]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_reg_2142(24),
      I1 => add_ln344_reg_2142(25),
      O => \dec_rlt1[30]_i_10_n_20\
    );
\dec_rlt1[30]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_reg_2142(23),
      I1 => add_ln344_reg_2142(24),
      O => \dec_rlt1[30]_i_11_n_20\
    );
\dec_rlt1[30]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_reg_2142(29),
      I1 => add_ln344_reg_2142(30),
      O => \dec_rlt1[30]_i_5_n_20\
    );
\dec_rlt1[30]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_reg_2142(28),
      I1 => add_ln344_reg_2142(29),
      O => \dec_rlt1[30]_i_6_n_20\
    );
\dec_rlt1[30]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_reg_2142(27),
      I1 => add_ln344_reg_2142(28),
      O => \dec_rlt1[30]_i_7_n_20\
    );
\dec_rlt1[30]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_reg_2142(26),
      I1 => add_ln344_reg_2142(27),
      O => \dec_rlt1[30]_i_8_n_20\
    );
\dec_rlt1[30]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_reg_2142(25),
      I1 => add_ln344_reg_2142(26),
      O => \dec_rlt1[30]_i_9_n_20\
    );
\dec_rlt2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rlt1(0),
      I1 => \^q\(1),
      I2 => dec_rlt2(0),
      O => grp_decode_fu_399_dec_rlt2_o(0)
    );
\dec_rlt2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rlt1(10),
      I1 => \^q\(1),
      I2 => dec_rlt2(10),
      O => grp_decode_fu_399_dec_rlt2_o(10)
    );
\dec_rlt2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rlt1(11),
      I1 => \^q\(1),
      I2 => dec_rlt2(11),
      O => grp_decode_fu_399_dec_rlt2_o(11)
    );
\dec_rlt2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rlt1(12),
      I1 => \^q\(1),
      I2 => dec_rlt2(12),
      O => grp_decode_fu_399_dec_rlt2_o(12)
    );
\dec_rlt2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rlt1(13),
      I1 => \^q\(1),
      I2 => dec_rlt2(13),
      O => grp_decode_fu_399_dec_rlt2_o(13)
    );
\dec_rlt2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rlt1(14),
      I1 => \^q\(1),
      I2 => dec_rlt2(14),
      O => grp_decode_fu_399_dec_rlt2_o(14)
    );
\dec_rlt2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rlt1(15),
      I1 => \^q\(1),
      I2 => dec_rlt2(15),
      O => grp_decode_fu_399_dec_rlt2_o(15)
    );
\dec_rlt2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rlt1(16),
      I1 => \^q\(1),
      I2 => dec_rlt2(16),
      O => grp_decode_fu_399_dec_rlt2_o(16)
    );
\dec_rlt2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rlt1(17),
      I1 => \^q\(1),
      I2 => dec_rlt2(17),
      O => grp_decode_fu_399_dec_rlt2_o(17)
    );
\dec_rlt2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rlt1(18),
      I1 => \^q\(1),
      I2 => dec_rlt2(18),
      O => grp_decode_fu_399_dec_rlt2_o(18)
    );
\dec_rlt2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rlt1(19),
      I1 => \^q\(1),
      I2 => dec_rlt2(19),
      O => grp_decode_fu_399_dec_rlt2_o(19)
    );
\dec_rlt2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rlt1(1),
      I1 => \^q\(1),
      I2 => dec_rlt2(1),
      O => grp_decode_fu_399_dec_rlt2_o(1)
    );
\dec_rlt2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rlt1(20),
      I1 => \^q\(1),
      I2 => dec_rlt2(20),
      O => grp_decode_fu_399_dec_rlt2_o(20)
    );
\dec_rlt2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rlt1(21),
      I1 => \^q\(1),
      I2 => dec_rlt2(21),
      O => grp_decode_fu_399_dec_rlt2_o(21)
    );
\dec_rlt2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rlt1(22),
      I1 => \^q\(1),
      I2 => dec_rlt2(22),
      O => grp_decode_fu_399_dec_rlt2_o(22)
    );
\dec_rlt2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rlt1(23),
      I1 => \^q\(1),
      I2 => dec_rlt2(23),
      O => grp_decode_fu_399_dec_rlt2_o(23)
    );
\dec_rlt2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rlt1(24),
      I1 => \^q\(1),
      I2 => dec_rlt2(24),
      O => grp_decode_fu_399_dec_rlt2_o(24)
    );
\dec_rlt2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rlt1(25),
      I1 => \^q\(1),
      I2 => dec_rlt2(25),
      O => grp_decode_fu_399_dec_rlt2_o(25)
    );
\dec_rlt2[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rlt1(26),
      I1 => \^q\(1),
      I2 => dec_rlt2(26),
      O => grp_decode_fu_399_dec_rlt2_o(26)
    );
\dec_rlt2[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rlt1(27),
      I1 => \^q\(1),
      I2 => dec_rlt2(27),
      O => grp_decode_fu_399_dec_rlt2_o(27)
    );
\dec_rlt2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rlt1(28),
      I1 => \^q\(1),
      I2 => dec_rlt2(28),
      O => grp_decode_fu_399_dec_rlt2_o(28)
    );
\dec_rlt2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rlt1(29),
      I1 => \^q\(1),
      I2 => dec_rlt2(29),
      O => grp_decode_fu_399_dec_rlt2_o(29)
    );
\dec_rlt2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rlt1(2),
      I1 => \^q\(1),
      I2 => dec_rlt2(2),
      O => grp_decode_fu_399_dec_rlt2_o(2)
    );
\dec_rlt2[30]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rlt1(30),
      I1 => \^q\(1),
      I2 => dec_rlt2(30),
      O => grp_decode_fu_399_dec_rlt2_o(30)
    );
\dec_rlt2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rlt1(3),
      I1 => \^q\(1),
      I2 => dec_rlt2(3),
      O => grp_decode_fu_399_dec_rlt2_o(3)
    );
\dec_rlt2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rlt1(4),
      I1 => \^q\(1),
      I2 => dec_rlt2(4),
      O => grp_decode_fu_399_dec_rlt2_o(4)
    );
\dec_rlt2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rlt1(5),
      I1 => \^q\(1),
      I2 => dec_rlt2(5),
      O => grp_decode_fu_399_dec_rlt2_o(5)
    );
\dec_rlt2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rlt1(6),
      I1 => \^q\(1),
      I2 => dec_rlt2(6),
      O => grp_decode_fu_399_dec_rlt2_o(6)
    );
\dec_rlt2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rlt1(7),
      I1 => \^q\(1),
      I2 => dec_rlt2(7),
      O => grp_decode_fu_399_dec_rlt2_o(7)
    );
\dec_rlt2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rlt1(8),
      I1 => \^q\(1),
      I2 => dec_rlt2(8),
      O => grp_decode_fu_399_dec_rlt2_o(8)
    );
\dec_rlt2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_rlt1(9),
      I1 => \^q\(1),
      I2 => dec_rlt2(9),
      O => grp_decode_fu_399_dec_rlt2_o(9)
    );
grp_decode_fu_399_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ram_reg_bram_0(2),
      I1 => grp_decode_fu_399_ap_ready,
      I2 => grp_decode_fu_399_ap_start_reg,
      O => \ap_CS_fsm_reg[6]_0\
    );
grp_filtez_fu_433: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_filtez_13
     port map (
      ADDRBWRADDR(2 downto 0) => ADDRBWRADDR(2 downto 0),
      D(1 downto 0) => ap_NS_fsm(2 downto 1),
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      E(0) => \^e\(0),
      Q(4) => \^q\(3),
      Q(3 downto 2) => \^q\(1 downto 0),
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_20_[0]\,
      \ap_CS_fsm_reg[1]_0\ => grp_filtez_fu_433_n_20,
      \ap_CS_fsm_reg[3]_0\ => \ap_CS_fsm_reg[3]_5\,
      \ap_CS_fsm_reg[3]_1\ => \ap_CS_fsm_reg[3]_6\,
      \ap_CS_fsm_reg[3]_2\ => \ap_CS_fsm_reg[3]_7\,
      \ap_CS_fsm_reg[5]\(2 downto 0) => \ap_CS_fsm_reg[5]_1\(2 downto 0),
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      bpl_q0(31 downto 0) => bpl_q0(31 downto 0),
      dec_del_bph_address0(2 downto 0) => dec_del_bph_address0(2 downto 0),
      grp_decode_fu_399_ap_start_reg => grp_decode_fu_399_ap_start_reg,
      grp_decode_fu_399_ap_start_reg_reg => grp_filtez_fu_433_n_24,
      grp_filtez_fu_433_ap_done => grp_filtez_fu_433_ap_done,
      grp_filtez_fu_433_ap_start_reg => grp_filtez_fu_433_ap_start_reg,
      grp_filtez_fu_433_ap_start_reg_reg => grp_filtez_fu_433_n_21,
      grp_upzero_fu_443_bli_address0(2 downto 0) => grp_upzero_fu_443_bli_address0(2 downto 0),
      grp_upzero_fu_443_dlti_address0(2 downto 0) => grp_upzero_fu_443_dlti_address0(2 downto 0),
      \q0_reg[1]\ => \q0_reg[1]\,
      \q0_reg[1]_0\(0) => \q0_reg[1]_0\(0),
      \q0_reg[31]\(2 downto 0) => \q0_reg[31]\(2 downto 0),
      ram_reg_bram_0(0) => ram_reg_bram_0(3),
      ram_reg_bram_0_0(2 downto 0) => ram_reg_bram_0_0(2 downto 0),
      \zl_1_fu_36_reg[45]_0\(31 downto 0) => grp_filtez_fu_433_ap_return(31 downto 0)
    );
grp_filtez_fu_433_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_filtez_fu_433_n_24,
      Q => grp_filtez_fu_433_ap_start_reg,
      R => ap_rst
    );
grp_upzero_fu_443: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_upzero_14
     port map (
      ADDRARDADDR(1 downto 0) => ADDRARDADDR(1 downto 0),
      B(15 downto 0) => grp_upzero_fu_443_dlt(15 downto 0),
      D(3) => xa2_2_fu_254,
      D(2) => ap_NS_fsm(5),
      D(1) => grp_upzero_fu_443_n_76,
      D(0) => ap_NS_fsm(3),
      DINADIN(15 downto 0) => DINADIN(15 downto 0),
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      E(0) => reg_5250,
      P(1 downto 0) => grp_fu_454_p2(1 downto 0),
      Q(3 downto 1) => \ap_CS_fsm_reg[7]_0\(2 downto 0),
      Q(0) => ap_CS_fsm_state1,
      S(5 downto 0) => S(5 downto 0),
      WEA(0) => WEA(0),
      WEBWE(0) => WEBWE(0),
      \ap_CS_fsm_reg[3]_0\(1 downto 0) => \ap_CS_fsm_reg[3]_0\(1 downto 0),
      \ap_CS_fsm_reg[3]_1\(7 downto 0) => \ap_CS_fsm_reg[3]_1\(7 downto 0),
      \ap_CS_fsm_reg[3]_2\(7 downto 0) => \ap_CS_fsm_reg[3]_2\(7 downto 0),
      \ap_CS_fsm_reg[3]_3\(0) => \ap_CS_fsm_reg[3]_3\(0),
      \ap_CS_fsm_reg[3]_4\ => \ap_CS_fsm_reg[3]_4\,
      \ap_CS_fsm_reg[5]_0\(0) => \ap_CS_fsm_reg[5]_0\(0),
      \ap_CS_fsm_reg[5]_1\(0) => \ap_CS_fsm_reg[5]_2\(0),
      \ap_CS_fsm_reg[7]_0\ => \^grp_decode_fu_399_dec_ah2_o_ap_vld\,
      \ap_CS_fsm_reg[7]_1\ => grp_upzero_fu_443_n_79,
      \ap_CS_fsm_reg[7]_2\ => \ap_CS_fsm_reg[7]_1\,
      \ap_CS_fsm_reg[7]_3\(0) => \ap_CS_fsm_reg[7]_2\(0),
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      dec_del_dhx_ce0 => dec_del_dhx_ce0,
      dec_del_dhx_ce1 => dec_del_dhx_ce1,
      dec_del_dltx_ce0 => dec_del_dltx_ce0,
      dec_del_dltx_ce1 => dec_del_dltx_ce1,
      \dec_deth_reg[3]\ => \dec_deth[3]_i_2_n_20\,
      \dec_deth_reg[3]_0\(0) => \^trunc_ln522_2_reg_2129_reg[3]_0\(0),
      \dec_deth_reg[3]_1\ => \dec_deth_reg[3]_1\,
      \dec_detl_reg[5]\(0) => \dec_detl_reg[5]\(0),
      \dec_detl_reg[5]_0\(0) => B(2),
      \dec_detl_reg[5]_1\ => \dec_detl[5]_i_2_n_20\,
      \dec_detl_reg[5]_2\(0) => \^trunc_ln12_reg_2119_reg[3]_0\(0),
      \dec_detl_reg[5]_3\ => \dec_detl_reg[5]_0\,
      \dec_detl_reg[5]_4\ => \q0_reg[1]\,
      \dlti_load_2_reg_379_reg[15]_0\(15 downto 0) => \dlti_load_2_reg_379_reg[15]\(15 downto 0),
      \dlti_load_4_reg_396_reg[15]_0\(15 downto 0) => \dlti_load_4_reg_396_reg[15]\(15 downto 0),
      grp_filtez_fu_433_ap_done => grp_filtez_fu_433_ap_done,
      grp_reset_fu_243_ap_start_reg => grp_reset_fu_243_ap_start_reg,
      grp_reset_fu_243_ap_start_reg_reg => grp_reset_fu_243_ap_start_reg_reg,
      grp_reset_fu_243_dec_del_bph_we0 => grp_reset_fu_243_dec_del_bph_we0,
      grp_reset_fu_243_dec_del_dhx_we0 => grp_reset_fu_243_dec_del_dhx_we0,
      grp_upzero_fu_443_ap_start_reg => grp_upzero_fu_443_ap_start_reg,
      grp_upzero_fu_443_bli_address0(2 downto 0) => grp_upzero_fu_443_bli_address0(2 downto 0),
      grp_upzero_fu_443_dlti_address0(2 downto 0) => grp_upzero_fu_443_dlti_address0(2 downto 0),
      icmp_ln535_reg_330 => icmp_ln535_reg_330,
      \icmp_ln535_reg_330_reg[0]_0\ => mul_16s_15ns_31_1_1_U116_n_36,
      p_0_in => p_0_in,
      \q0_reg[0]\(2 downto 0) => \q0_reg[0]\(2 downto 0),
      \ram_reg_0_7_30_30_i_2__1\(23 downto 0) => \ram_reg_0_7_30_30_i_2__1\(23 downto 0),
      ram_reg_bram_0(1) => ram_reg_bram_0(3),
      ram_reg_bram_0(0) => ram_reg_bram_0(0),
      ram_reg_bram_0_0 => grp_filtez_fu_433_n_20,
      ram_reg_bram_0_1 => grp_filtez_fu_433_n_21,
      \reg_180_reg[15]_0\(15 downto 0) => \reg_180_reg[15]\(15 downto 0),
      \trunc_ln522_2_reg_2129_reg[0]\(0) => \trunc_ln522_2_reg_2129_reg[0]_0\(0),
      \xa1_2_fu_258_reg[15]\(7) => mul_15s_32s_47_1_1_U110_n_117,
      \xa1_2_fu_258_reg[15]\(6) => mul_15s_32s_47_1_1_U110_n_118,
      \xa1_2_fu_258_reg[15]\(5) => mul_15s_32s_47_1_1_U110_n_119,
      \xa1_2_fu_258_reg[15]\(4) => mul_15s_32s_47_1_1_U110_n_120,
      \xa1_2_fu_258_reg[15]\(3) => mul_15s_32s_47_1_1_U110_n_121,
      \xa1_2_fu_258_reg[15]\(2) => mul_15s_32s_47_1_1_U110_n_122,
      \xa1_2_fu_258_reg[15]\(1) => mul_15s_32s_47_1_1_U110_n_123,
      \xa1_2_fu_258_reg[15]\(0) => mul_15s_32s_47_1_1_U110_n_124,
      \xa1_2_fu_258_reg[23]\(7) => mul_15s_32s_47_1_1_U110_n_109,
      \xa1_2_fu_258_reg[23]\(6) => mul_15s_32s_47_1_1_U110_n_110,
      \xa1_2_fu_258_reg[23]\(5) => mul_15s_32s_47_1_1_U110_n_111,
      \xa1_2_fu_258_reg[23]\(4) => mul_15s_32s_47_1_1_U110_n_112,
      \xa1_2_fu_258_reg[23]\(3) => mul_15s_32s_47_1_1_U110_n_113,
      \xa1_2_fu_258_reg[23]\(2) => mul_15s_32s_47_1_1_U110_n_114,
      \xa1_2_fu_258_reg[23]\(1) => mul_15s_32s_47_1_1_U110_n_115,
      \xa1_2_fu_258_reg[23]\(0) => mul_15s_32s_47_1_1_U110_n_116,
      \xa1_2_fu_258_reg[31]\(7) => mul_15s_32s_47_1_1_U110_n_101,
      \xa1_2_fu_258_reg[31]\(6) => mul_15s_32s_47_1_1_U110_n_102,
      \xa1_2_fu_258_reg[31]\(5) => mul_15s_32s_47_1_1_U110_n_103,
      \xa1_2_fu_258_reg[31]\(4) => mul_15s_32s_47_1_1_U110_n_104,
      \xa1_2_fu_258_reg[31]\(3) => mul_15s_32s_47_1_1_U110_n_105,
      \xa1_2_fu_258_reg[31]\(2) => mul_15s_32s_47_1_1_U110_n_106,
      \xa1_2_fu_258_reg[31]\(1) => mul_15s_32s_47_1_1_U110_n_107,
      \xa1_2_fu_258_reg[31]\(0) => mul_15s_32s_47_1_1_U110_n_108,
      \xa1_2_fu_258_reg[39]\(7) => mul_15s_32s_47_1_1_U110_n_93,
      \xa1_2_fu_258_reg[39]\(6) => mul_15s_32s_47_1_1_U110_n_94,
      \xa1_2_fu_258_reg[39]\(5) => mul_15s_32s_47_1_1_U110_n_95,
      \xa1_2_fu_258_reg[39]\(4) => mul_15s_32s_47_1_1_U110_n_96,
      \xa1_2_fu_258_reg[39]\(3) => mul_15s_32s_47_1_1_U110_n_97,
      \xa1_2_fu_258_reg[39]\(2) => mul_15s_32s_47_1_1_U110_n_98,
      \xa1_2_fu_258_reg[39]\(1) => mul_15s_32s_47_1_1_U110_n_99,
      \xa1_2_fu_258_reg[39]\(0) => mul_15s_32s_47_1_1_U110_n_100,
      \xa1_2_fu_258_reg[44]\(45) => grp_upzero_fu_443_n_112,
      \xa1_2_fu_258_reg[44]\(44) => grp_upzero_fu_443_n_113,
      \xa1_2_fu_258_reg[44]\(43) => grp_upzero_fu_443_n_114,
      \xa1_2_fu_258_reg[44]\(42) => grp_upzero_fu_443_n_115,
      \xa1_2_fu_258_reg[44]\(41) => grp_upzero_fu_443_n_116,
      \xa1_2_fu_258_reg[44]\(40) => grp_upzero_fu_443_n_117,
      \xa1_2_fu_258_reg[44]\(39) => grp_upzero_fu_443_n_118,
      \xa1_2_fu_258_reg[44]\(38) => grp_upzero_fu_443_n_119,
      \xa1_2_fu_258_reg[44]\(37) => grp_upzero_fu_443_n_120,
      \xa1_2_fu_258_reg[44]\(36) => grp_upzero_fu_443_n_121,
      \xa1_2_fu_258_reg[44]\(35) => grp_upzero_fu_443_n_122,
      \xa1_2_fu_258_reg[44]\(34) => grp_upzero_fu_443_n_123,
      \xa1_2_fu_258_reg[44]\(33) => grp_upzero_fu_443_n_124,
      \xa1_2_fu_258_reg[44]\(32) => grp_upzero_fu_443_n_125,
      \xa1_2_fu_258_reg[44]\(31) => grp_upzero_fu_443_n_126,
      \xa1_2_fu_258_reg[44]\(30) => grp_upzero_fu_443_n_127,
      \xa1_2_fu_258_reg[44]\(29) => grp_upzero_fu_443_n_128,
      \xa1_2_fu_258_reg[44]\(28) => grp_upzero_fu_443_n_129,
      \xa1_2_fu_258_reg[44]\(27) => grp_upzero_fu_443_n_130,
      \xa1_2_fu_258_reg[44]\(26) => grp_upzero_fu_443_n_131,
      \xa1_2_fu_258_reg[44]\(25) => grp_upzero_fu_443_n_132,
      \xa1_2_fu_258_reg[44]\(24) => grp_upzero_fu_443_n_133,
      \xa1_2_fu_258_reg[44]\(23) => grp_upzero_fu_443_n_134,
      \xa1_2_fu_258_reg[44]\(22) => grp_upzero_fu_443_n_135,
      \xa1_2_fu_258_reg[44]\(21) => grp_upzero_fu_443_n_136,
      \xa1_2_fu_258_reg[44]\(20) => grp_upzero_fu_443_n_137,
      \xa1_2_fu_258_reg[44]\(19) => grp_upzero_fu_443_n_138,
      \xa1_2_fu_258_reg[44]\(18) => grp_upzero_fu_443_n_139,
      \xa1_2_fu_258_reg[44]\(17) => grp_upzero_fu_443_n_140,
      \xa1_2_fu_258_reg[44]\(16) => grp_upzero_fu_443_n_141,
      \xa1_2_fu_258_reg[44]\(15) => grp_upzero_fu_443_n_142,
      \xa1_2_fu_258_reg[44]\(14) => grp_upzero_fu_443_n_143,
      \xa1_2_fu_258_reg[44]\(13) => grp_upzero_fu_443_n_144,
      \xa1_2_fu_258_reg[44]\(12) => grp_upzero_fu_443_n_145,
      \xa1_2_fu_258_reg[44]\(11) => grp_upzero_fu_443_n_146,
      \xa1_2_fu_258_reg[44]\(10) => grp_upzero_fu_443_n_147,
      \xa1_2_fu_258_reg[44]\(9) => grp_upzero_fu_443_n_148,
      \xa1_2_fu_258_reg[44]\(8) => grp_upzero_fu_443_n_149,
      \xa1_2_fu_258_reg[44]\(7) => grp_upzero_fu_443_n_150,
      \xa1_2_fu_258_reg[44]\(6) => grp_upzero_fu_443_n_151,
      \xa1_2_fu_258_reg[44]\(5) => grp_upzero_fu_443_n_152,
      \xa1_2_fu_258_reg[44]\(4) => grp_upzero_fu_443_n_153,
      \xa1_2_fu_258_reg[44]\(3) => grp_upzero_fu_443_n_154,
      \xa1_2_fu_258_reg[44]\(2) => grp_upzero_fu_443_n_155,
      \xa1_2_fu_258_reg[44]\(1) => grp_upzero_fu_443_n_156,
      \xa1_2_fu_258_reg[44]\(0) => grp_upzero_fu_443_n_157,
      \xa1_2_fu_258_reg[45]\(44 downto 0) => xa1_2_fu_258(44 downto 0),
      \xa1_2_fu_258_reg[45]_0\(5) => mul_15s_32s_47_1_1_U110_n_87,
      \xa1_2_fu_258_reg[45]_0\(4) => mul_15s_32s_47_1_1_U110_n_88,
      \xa1_2_fu_258_reg[45]_0\(3) => mul_15s_32s_47_1_1_U110_n_89,
      \xa1_2_fu_258_reg[45]_0\(2) => mul_15s_32s_47_1_1_U110_n_90,
      \xa1_2_fu_258_reg[45]_0\(1) => mul_15s_32s_47_1_1_U110_n_91,
      \xa1_2_fu_258_reg[45]_0\(0) => mul_15s_32s_47_1_1_U110_n_92,
      \xa1_2_fu_258_reg[7]\(5) => mul_15s_32s_47_1_1_U110_n_125,
      \xa1_2_fu_258_reg[7]\(4) => mul_15s_32s_47_1_1_U110_n_126,
      \xa1_2_fu_258_reg[7]\(3) => mul_15s_32s_47_1_1_U110_n_127,
      \xa1_2_fu_258_reg[7]\(2) => mul_15s_32s_47_1_1_U110_n_128,
      \xa1_2_fu_258_reg[7]\(1) => mul_15s_32s_47_1_1_U110_n_129,
      \xa1_2_fu_258_reg[7]\(0) => mul_15s_32s_47_1_1_U110_n_130,
      \xa2_2_fu_254_reg[0]\(5) => ap_CS_fsm_state8,
      \xa2_2_fu_254_reg[0]\(4 downto 1) => \^q\(3 downto 0),
      \xa2_2_fu_254_reg[0]\(0) => ap_CS_fsm_state2
    );
grp_upzero_fu_443_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_upzero_fu_443_n_79,
      Q => grp_upzero_fu_443_ap_start_reg,
      R => ap_rst
    );
\i_9_fu_270[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_9_fu_270_reg(0),
      O => \i_9_fu_270[0]_i_1_n_20\
    );
\i_9_fu_270[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_9_fu_270_reg(1),
      I1 => i_9_fu_270_reg(0),
      O => i_17_fu_2006_p2(1)
    );
\i_9_fu_270[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_9_fu_270_reg(2),
      I1 => i_9_fu_270_reg(0),
      I2 => i_9_fu_270_reg(1),
      O => i_17_fu_2006_p2(2)
    );
\i_9_fu_270[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_9_fu_270_reg(3),
      I1 => i_9_fu_270_reg(1),
      I2 => i_9_fu_270_reg(0),
      I3 => i_9_fu_270_reg(2),
      O => i_17_fu_2006_p2(3)
    );
\i_9_fu_270_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(10),
      D => \i_9_fu_270[0]_i_1_n_20\,
      Q => i_9_fu_270_reg(0),
      R => ap_NS_fsm(8)
    );
\i_9_fu_270_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(10),
      D => i_17_fu_2006_p2(1),
      Q => i_9_fu_270_reg(1),
      R => ap_NS_fsm(8)
    );
\i_9_fu_270_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(10),
      D => i_17_fu_2006_p2(2),
      Q => i_9_fu_270_reg(2),
      R => ap_NS_fsm(8)
    );
\i_9_fu_270_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(10),
      D => i_17_fu_2006_p2(3),
      Q => i_9_fu_270_reg(3),
      R => ap_NS_fsm(8)
    );
\i_fu_262[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_262_reg(0),
      O => \i_fu_262[0]_i_1_n_20\
    );
\i_fu_262[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_262_reg(1),
      I1 => i_fu_262_reg(0),
      O => i_15_fu_1795_p2(1)
    );
\i_fu_262[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_fu_262_reg(2),
      I1 => i_fu_262_reg(0),
      I2 => i_fu_262_reg(1),
      O => i_15_fu_1795_p2(2)
    );
\i_fu_262[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_20_[0]\,
      O => ap_NS_fsm1
    );
\i_fu_262[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_fu_262_reg(3),
      I1 => i_fu_262_reg(2),
      I2 => i_fu_262_reg(1),
      I3 => i_fu_262_reg(0),
      O => i_15_fu_1795_p2(3)
    );
\i_fu_262_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => \i_fu_262[0]_i_1_n_20\,
      Q => i_fu_262_reg(0),
      R => ap_NS_fsm1
    );
\i_fu_262_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => i_15_fu_1795_p2(1),
      Q => i_fu_262_reg(1),
      R => ap_NS_fsm1
    );
\i_fu_262_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => i_15_fu_1795_p2(2),
      Q => i_fu_262_reg(2),
      R => ap_NS_fsm1
    );
\i_fu_262_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => i_15_fu_1795_p2(3),
      Q => i_fu_262_reg(3),
      R => ap_NS_fsm1
    );
\idx121_fu_266[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx121_fu_266_reg(0),
      O => data1(0)
    );
\idx121_fu_266[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => idx121_fu_266_reg(0),
      I1 => idx121_fu_266_reg(1),
      O => add_ln405_fu_2031_p2(1)
    );
\idx121_fu_266[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => idx121_fu_266_reg(2),
      I1 => idx121_fu_266_reg(0),
      I2 => idx121_fu_266_reg(1),
      O => add_ln405_fu_2031_p2(2)
    );
\idx121_fu_266[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => idx121_fu_266_reg(3),
      I1 => idx121_fu_266_reg(2),
      I2 => idx121_fu_266_reg(1),
      I3 => idx121_fu_266_reg(0),
      O => add_ln405_fu_2031_p2(3)
    );
\idx121_fu_266_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(10),
      D => data1(0),
      Q => idx121_fu_266_reg(0),
      R => ap_NS_fsm(8)
    );
\idx121_fu_266_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(10),
      D => add_ln405_fu_2031_p2(1),
      Q => idx121_fu_266_reg(1),
      R => ap_NS_fsm(8)
    );
\idx121_fu_266_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(10),
      D => add_ln405_fu_2031_p2(2),
      Q => idx121_fu_266_reg(2),
      R => ap_NS_fsm(8)
    );
\idx121_fu_266_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(10),
      D => add_ln405_fu_2031_p2(3),
      Q => idx121_fu_266_reg(3),
      R => ap_NS_fsm(8)
    );
\idx_fu_250[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx_fu_250_reg(1),
      O => grp_decode_fu_399_h_address0(1)
    );
\idx_fu_250[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => idx_fu_250_reg(2),
      I1 => idx_fu_250_reg(1),
      O => grp_decode_fu_399_h_address0(2)
    );
\idx_fu_250[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => idx_fu_250_reg(3),
      I1 => idx_fu_250_reg(1),
      I2 => idx_fu_250_reg(2),
      O => grp_decode_fu_399_h_address0(3)
    );
\idx_fu_250[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => idx_fu_250_reg(4),
      I1 => idx_fu_250_reg(2),
      I2 => idx_fu_250_reg(1),
      I3 => idx_fu_250_reg(3),
      O => grp_decode_fu_399_h_address0(4)
    );
\idx_fu_250_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => grp_decode_fu_399_h_address0(1),
      Q => idx_fu_250_reg(1),
      R => ap_NS_fsm1
    );
\idx_fu_250_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => grp_decode_fu_399_h_address0(2),
      Q => idx_fu_250_reg(2),
      R => ap_NS_fsm1
    );
\idx_fu_250_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => grp_decode_fu_399_h_address0(3),
      Q => idx_fu_250_reg(3),
      R => ap_NS_fsm1
    );
\idx_fu_250_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(7),
      D => grp_decode_fu_399_h_address0(4),
      Q => idx_fu_250_reg(4),
      R => ap_NS_fsm1
    );
mul_14s_15ns_29_1_1_U120: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_14s_15ns_29_1_1_15
     port map (
      B(2 downto 1) => tmp_4_fu_1126_p6(13 downto 12),
      B(0) => trunc_ln15_reg_2101(1),
      D(13 downto 0) => trunc_ln364_1_reg_2163(13 downto 0),
      DI(0) => mul_32s_32s_64_1_1_U113_n_21,
      DSP_ALU_INST(11 downto 0) => \dec_deth_reg[14]\(11 downto 0),
      DSP_A_B_DATA_INST(0) => trunc_ln15_reg_2101(0),
      O(0) => add_ln367_fu_1418_p2(31),
      Q(1 downto 0) => \^q\(2 downto 1),
      S(1) => mul_32s_32s_64_1_1_U113_n_57,
      S(0) => mul_32s_32s_64_1_1_U113_n_58,
      \add_ln371_reg_2194_reg[31]\(0) => mul_15s_32s_47_1_1_U110_n_54,
      ap_clk => ap_clk,
      dec_ph1(31 downto 0) => dec_ph1(31 downto 0),
      \dec_ph1_reg[23]\(7) => mul_32s_32s_64_1_1_U113_n_67,
      \dec_ph1_reg[23]\(6) => mul_32s_32s_64_1_1_U113_n_68,
      \dec_ph1_reg[23]\(5) => mul_32s_32s_64_1_1_U113_n_69,
      \dec_ph1_reg[23]\(4) => mul_32s_32s_64_1_1_U113_n_70,
      \dec_ph1_reg[23]\(3) => mul_32s_32s_64_1_1_U113_n_71,
      \dec_ph1_reg[23]\(2) => mul_32s_32s_64_1_1_U113_n_72,
      \dec_ph1_reg[23]\(1) => mul_32s_32s_64_1_1_U113_n_73,
      \dec_ph1_reg[23]\(0) => mul_32s_32s_64_1_1_U113_n_74,
      \dec_ph1_reg[31]\(29 downto 0) => reg_525(29 downto 0),
      \dec_ph1_reg[31]_0\(7) => mul_32s_32s_64_1_1_U113_n_59,
      \dec_ph1_reg[31]_0\(6) => mul_32s_32s_64_1_1_U113_n_60,
      \dec_ph1_reg[31]_0\(5) => mul_32s_32s_64_1_1_U113_n_61,
      \dec_ph1_reg[31]_0\(4) => mul_32s_32s_64_1_1_U113_n_62,
      \dec_ph1_reg[31]_0\(3) => mul_32s_32s_64_1_1_U113_n_63,
      \dec_ph1_reg[31]_0\(2) => mul_32s_32s_64_1_1_U113_n_64,
      \dec_ph1_reg[31]_0\(1) => mul_32s_32s_64_1_1_U113_n_65,
      \dec_ph1_reg[31]_0\(0) => mul_32s_32s_64_1_1_U113_n_66,
      dec_rh1(30 downto 0) => dec_rh1(30 downto 0),
      grp_decode_fu_399_dec_ph1_o(31 downto 0) => grp_decode_fu_399_dec_ph1_o(31 downto 0),
      grp_decode_fu_399_dec_rh1_o(30 downto 0) => grp_decode_fu_399_dec_rh1_o(30 downto 0),
      grp_fu_466_p1(31 downto 0) => grp_fu_466_p1(31 downto 0),
      grp_fu_485_p4(30 downto 0) => grp_fu_485_p4(30 downto 0),
      \reg_525_reg[29]\(31 downto 0) => trunc_ln372_fu_1552_p1(31 downto 0),
      sext_ln570_fu_998_p1(31 downto 0) => sext_ln570_fu_998_p1(31 downto 0)
    );
mul_15s_32s_47_1_1_U110: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15s_32s_47_1_1_16
     port map (
      DSP_ALU_INST(2) => grp_fu_454_p2(46),
      DSP_ALU_INST(1 downto 0) => grp_fu_454_p2(1 downto 0),
      DSP_A_B_DATA_INST(11 downto 0) => DSP_A_B_DATA_INST(11 downto 0),
      O(0) => add_ln367_fu_1418_p2(31),
      Q(1) => ap_CS_fsm_state8,
      Q(0) => \^q\(2),
      S(0) => mul_16s_32s_47_1_1_U112_n_66,
      \add_ln344_reg_2142[31]_i_18_0\(30 downto 0) => grp_fu_485_p4(30 downto 0),
      \add_ln344_reg_2142_reg[31]\(31 downto 0) => reg_525(31 downto 0),
      dec_ah2(14 downto 0) => dec_ah2(14 downto 0),
      dec_al2(14 downto 0) => dec_al2(14 downto 0),
      dec_rh2(30 downto 0) => dec_rh2(30 downto 0),
      dec_rlt2(30 downto 0) => dec_rlt2(30 downto 0),
      q0(31 downto 0) => q0(31 downto 0),
      \reg_525_reg[29]\(0) => mul_15s_32s_47_1_1_U110_n_54,
      sext_ln333_fu_1763_p1(34 downto 0) => sext_ln333_fu_1763_p1(36 downto 2),
      \tmp_product__1\(45 downto 0) => \tmp_product__1_0\(45 downto 0),
      trunc_ln345_fu_936_p1(31 downto 0) => trunc_ln345_fu_936_p1(31 downto 0),
      \xa1_2_fu_258_reg[15]\(7) => mul_15s_32s_47_1_1_U110_n_117,
      \xa1_2_fu_258_reg[15]\(6) => mul_15s_32s_47_1_1_U110_n_118,
      \xa1_2_fu_258_reg[15]\(5) => mul_15s_32s_47_1_1_U110_n_119,
      \xa1_2_fu_258_reg[15]\(4) => mul_15s_32s_47_1_1_U110_n_120,
      \xa1_2_fu_258_reg[15]\(3) => mul_15s_32s_47_1_1_U110_n_121,
      \xa1_2_fu_258_reg[15]\(2) => mul_15s_32s_47_1_1_U110_n_122,
      \xa1_2_fu_258_reg[15]\(1) => mul_15s_32s_47_1_1_U110_n_123,
      \xa1_2_fu_258_reg[15]\(0) => mul_15s_32s_47_1_1_U110_n_124,
      \xa1_2_fu_258_reg[23]\(7) => mul_15s_32s_47_1_1_U110_n_109,
      \xa1_2_fu_258_reg[23]\(6) => mul_15s_32s_47_1_1_U110_n_110,
      \xa1_2_fu_258_reg[23]\(5) => mul_15s_32s_47_1_1_U110_n_111,
      \xa1_2_fu_258_reg[23]\(4) => mul_15s_32s_47_1_1_U110_n_112,
      \xa1_2_fu_258_reg[23]\(3) => mul_15s_32s_47_1_1_U110_n_113,
      \xa1_2_fu_258_reg[23]\(2) => mul_15s_32s_47_1_1_U110_n_114,
      \xa1_2_fu_258_reg[23]\(1) => mul_15s_32s_47_1_1_U110_n_115,
      \xa1_2_fu_258_reg[23]\(0) => mul_15s_32s_47_1_1_U110_n_116,
      \xa1_2_fu_258_reg[31]\(7) => mul_15s_32s_47_1_1_U110_n_101,
      \xa1_2_fu_258_reg[31]\(6) => mul_15s_32s_47_1_1_U110_n_102,
      \xa1_2_fu_258_reg[31]\(5) => mul_15s_32s_47_1_1_U110_n_103,
      \xa1_2_fu_258_reg[31]\(4) => mul_15s_32s_47_1_1_U110_n_104,
      \xa1_2_fu_258_reg[31]\(3) => mul_15s_32s_47_1_1_U110_n_105,
      \xa1_2_fu_258_reg[31]\(2) => mul_15s_32s_47_1_1_U110_n_106,
      \xa1_2_fu_258_reg[31]\(1) => mul_15s_32s_47_1_1_U110_n_107,
      \xa1_2_fu_258_reg[31]\(0) => mul_15s_32s_47_1_1_U110_n_108,
      \xa1_2_fu_258_reg[39]\(7) => mul_15s_32s_47_1_1_U110_n_93,
      \xa1_2_fu_258_reg[39]\(6) => mul_15s_32s_47_1_1_U110_n_94,
      \xa1_2_fu_258_reg[39]\(5) => mul_15s_32s_47_1_1_U110_n_95,
      \xa1_2_fu_258_reg[39]\(4) => mul_15s_32s_47_1_1_U110_n_96,
      \xa1_2_fu_258_reg[39]\(3) => mul_15s_32s_47_1_1_U110_n_97,
      \xa1_2_fu_258_reg[39]\(2) => mul_15s_32s_47_1_1_U110_n_98,
      \xa1_2_fu_258_reg[39]\(1) => mul_15s_32s_47_1_1_U110_n_99,
      \xa1_2_fu_258_reg[39]\(0) => mul_15s_32s_47_1_1_U110_n_100,
      \xa1_2_fu_258_reg[45]\(5) => mul_15s_32s_47_1_1_U110_n_87,
      \xa1_2_fu_258_reg[45]\(4) => mul_15s_32s_47_1_1_U110_n_88,
      \xa1_2_fu_258_reg[45]\(3) => mul_15s_32s_47_1_1_U110_n_89,
      \xa1_2_fu_258_reg[45]\(2) => mul_15s_32s_47_1_1_U110_n_90,
      \xa1_2_fu_258_reg[45]\(1) => mul_15s_32s_47_1_1_U110_n_91,
      \xa1_2_fu_258_reg[45]\(0) => mul_15s_32s_47_1_1_U110_n_92,
      \xa1_2_fu_258_reg[45]_0\(43 downto 0) => xa1_2_fu_258(45 downto 2),
      \xa1_2_fu_258_reg[7]\(5) => mul_15s_32s_47_1_1_U110_n_125,
      \xa1_2_fu_258_reg[7]\(4) => mul_15s_32s_47_1_1_U110_n_126,
      \xa1_2_fu_258_reg[7]\(3) => mul_15s_32s_47_1_1_U110_n_127,
      \xa1_2_fu_258_reg[7]\(2) => mul_15s_32s_47_1_1_U110_n_128,
      \xa1_2_fu_258_reg[7]\(1) => mul_15s_32s_47_1_1_U110_n_129,
      \xa1_2_fu_258_reg[7]\(0) => mul_15s_32s_47_1_1_U110_n_130,
      \xa1_2_fu_258_reg[7]_0\ => \^grp_decode_fu_399_dec_ah2_o_ap_vld\
    );
mul_15s_32s_47_1_1_U111: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15s_32s_47_1_1_17
     port map (
      B(11 downto 0) => \idx_fu_270_reg[1]\(11 downto 0),
      CEA2 => \^cea2\,
      CEB2 => \^ceb2\,
      DSP_A_B_DATA_INST(0) => h_address0(2),
      DSP_A_B_DATA_INST_0(0) => \q1_reg[8]_0\(0),
      O(7) => mul_15s_32s_47_1_1_U111_n_33,
      O(6) => mul_15s_32s_47_1_1_U111_n_34,
      O(5) => mul_15s_32s_47_1_1_U111_n_35,
      O(4) => mul_15s_32s_47_1_1_U111_n_36,
      O(3) => mul_15s_32s_47_1_1_U111_n_37,
      O(2) => mul_15s_32s_47_1_1_U111_n_38,
      O(1) => mul_15s_32s_47_1_1_U111_n_39,
      O(0) => mul_15s_32s_47_1_1_U111_n_40,
      P(0) => \tmp_product__1\(45),
      Q(0) => grp_decode_fu_399_xout2_ap_vld,
      S(0) => mul_32s_7s_39_1_1_U115_n_61,
      ap_clk => ap_clk,
      h_address0(1 downto 0) => h_address0(4 downto 3),
      \idx_fu_250_reg[3]\ => mul_15s_32s_47_1_1_U111_n_81,
      \idx_fu_250_reg[4]\ => mul_15s_32s_47_1_1_U111_n_82,
      q0(1 downto 0) => q0(1 downto 0),
      q00(31 downto 0) => q00(31 downto 0),
      \q1_reg[8]\(3 downto 0) => idx_fu_250_reg(4 downto 1),
      \q1_reg[8]_0\ => \q0_reg[1]\,
      \q1_reg[8]_1\(1 downto 0) => \q1_reg[8]\(1 downto 0),
      sext_ln333_1_fu_1772_p1(34 downto 0) => sext_ln333_1_fu_1772_p1(38 downto 4),
      xa2_2_fu_254_reg(8 downto 0) => xa2_2_fu_254_reg(44 downto 36),
      \xa2_2_fu_254_reg[15]\(7) => mul_15s_32s_47_1_1_U111_n_41,
      \xa2_2_fu_254_reg[15]\(6) => mul_15s_32s_47_1_1_U111_n_42,
      \xa2_2_fu_254_reg[15]\(5) => mul_15s_32s_47_1_1_U111_n_43,
      \xa2_2_fu_254_reg[15]\(4) => mul_15s_32s_47_1_1_U111_n_44,
      \xa2_2_fu_254_reg[15]\(3) => mul_15s_32s_47_1_1_U111_n_45,
      \xa2_2_fu_254_reg[15]\(2) => mul_15s_32s_47_1_1_U111_n_46,
      \xa2_2_fu_254_reg[15]\(1) => mul_15s_32s_47_1_1_U111_n_47,
      \xa2_2_fu_254_reg[15]\(0) => mul_15s_32s_47_1_1_U111_n_48,
      \xa2_2_fu_254_reg[23]\(7) => mul_15s_32s_47_1_1_U111_n_49,
      \xa2_2_fu_254_reg[23]\(6) => mul_15s_32s_47_1_1_U111_n_50,
      \xa2_2_fu_254_reg[23]\(5) => mul_15s_32s_47_1_1_U111_n_51,
      \xa2_2_fu_254_reg[23]\(4) => mul_15s_32s_47_1_1_U111_n_52,
      \xa2_2_fu_254_reg[23]\(3) => mul_15s_32s_47_1_1_U111_n_53,
      \xa2_2_fu_254_reg[23]\(2) => mul_15s_32s_47_1_1_U111_n_54,
      \xa2_2_fu_254_reg[23]\(1) => mul_15s_32s_47_1_1_U111_n_55,
      \xa2_2_fu_254_reg[23]\(0) => mul_15s_32s_47_1_1_U111_n_56,
      \xa2_2_fu_254_reg[31]\(7) => mul_15s_32s_47_1_1_U111_n_57,
      \xa2_2_fu_254_reg[31]\(6) => mul_15s_32s_47_1_1_U111_n_58,
      \xa2_2_fu_254_reg[31]\(5) => mul_15s_32s_47_1_1_U111_n_59,
      \xa2_2_fu_254_reg[31]\(4) => mul_15s_32s_47_1_1_U111_n_60,
      \xa2_2_fu_254_reg[31]\(3) => mul_15s_32s_47_1_1_U111_n_61,
      \xa2_2_fu_254_reg[31]\(2) => mul_15s_32s_47_1_1_U111_n_62,
      \xa2_2_fu_254_reg[31]\(1) => mul_15s_32s_47_1_1_U111_n_63,
      \xa2_2_fu_254_reg[31]\(0) => mul_15s_32s_47_1_1_U111_n_64,
      \xa2_2_fu_254_reg[39]\(7) => mul_15s_32s_47_1_1_U111_n_65,
      \xa2_2_fu_254_reg[39]\(6) => mul_15s_32s_47_1_1_U111_n_66,
      \xa2_2_fu_254_reg[39]\(5) => mul_15s_32s_47_1_1_U111_n_67,
      \xa2_2_fu_254_reg[39]\(4) => mul_15s_32s_47_1_1_U111_n_68,
      \xa2_2_fu_254_reg[39]\(3) => mul_15s_32s_47_1_1_U111_n_69,
      \xa2_2_fu_254_reg[39]\(2) => mul_15s_32s_47_1_1_U111_n_70,
      \xa2_2_fu_254_reg[39]\(1) => mul_15s_32s_47_1_1_U111_n_71,
      \xa2_2_fu_254_reg[39]\(0) => mul_15s_32s_47_1_1_U111_n_72,
      \xa2_2_fu_254_reg[39]_0\(33 downto 0) => \^xa2_2_fu_254_reg[35]_0\(33 downto 0),
      \xa2_2_fu_254_reg[45]\(5) => mul_15s_32s_47_1_1_U111_n_73,
      \xa2_2_fu_254_reg[45]\(4) => mul_15s_32s_47_1_1_U111_n_74,
      \xa2_2_fu_254_reg[45]\(3) => mul_15s_32s_47_1_1_U111_n_75,
      \xa2_2_fu_254_reg[45]\(2) => mul_15s_32s_47_1_1_U111_n_76,
      \xa2_2_fu_254_reg[45]\(1) => mul_15s_32s_47_1_1_U111_n_77,
      \xa2_2_fu_254_reg[45]\(0) => mul_15s_32s_47_1_1_U111_n_78,
      \xa2_2_fu_254_reg[45]_0\ => \^grp_decode_fu_399_dec_ah2_o_ap_vld\,
      \xa2_2_fu_254_reg[7]\(1 downto 0) => sext_ln386_fu_1767_p1(1 downto 0),
      \xa2_2_fu_254_reg[7]_0\ => \xa2_2_fu_254_reg_n_20_[0]\,
      \xa2_2_fu_254_reg[7]_1\ => \xa2_2_fu_254_reg_n_20_[1]\
    );
mul_16s_15ns_31_1_1_U116: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_15ns_31_1_1_18
     port map (
      A(12 downto 0) => A(12 downto 0),
      B(11 downto 0) => B(11 downto 0),
      DI(0) => mul_32s_32s_64_1_1_U113_n_22,
      E(0) => \^e\(0),
      Q(3 downto 0) => \^q\(3 downto 0),
      S(6) => \dec_rlt1[23]_i_4_n_20\,
      S(5) => \dec_rlt1[23]_i_5_n_20\,
      S(4) => \dec_rlt1[23]_i_6_n_20\,
      S(3) => \dec_rlt1[23]_i_7_n_20\,
      S(2) => \dec_rlt1[23]_i_8_n_20\,
      S(1) => \dec_rlt1[23]_i_9_n_20\,
      S(0) => \dec_rlt1[23]_i_10_n_20\,
      add_ln344_reg_2142(28 downto 0) => add_ln344_reg_2142(28 downto 0),
      \ap_CS_fsm_reg[0]\ => mul_16s_15ns_31_1_1_U116_n_36,
      ap_clk => ap_clk,
      dec_plt1(31 downto 0) => dec_plt1(31 downto 0),
      \dec_plt1_reg[23]\(7) => mul_32s_32s_64_1_1_U113_n_75,
      \dec_plt1_reg[23]\(6) => mul_32s_32s_64_1_1_U113_n_76,
      \dec_plt1_reg[23]\(5) => mul_32s_32s_64_1_1_U113_n_77,
      \dec_plt1_reg[23]\(4) => mul_32s_32s_64_1_1_U113_n_78,
      \dec_plt1_reg[23]\(3) => mul_32s_32s_64_1_1_U113_n_79,
      \dec_plt1_reg[23]\(2) => mul_32s_32s_64_1_1_U113_n_80,
      \dec_plt1_reg[23]\(1) => mul_32s_32s_64_1_1_U113_n_81,
      \dec_plt1_reg[23]\(0) => mul_32s_32s_64_1_1_U113_n_82,
      \dec_plt1_reg[31]\(29 downto 0) => reg_525(29 downto 0),
      \dec_plt1_reg[31]_0\(7) => mul_32s_32s_64_1_1_U113_n_83,
      \dec_plt1_reg[31]_0\(6) => mul_32s_32s_64_1_1_U113_n_84,
      \dec_plt1_reg[31]_0\(5) => mul_32s_32s_64_1_1_U113_n_85,
      \dec_plt1_reg[31]_0\(4) => mul_32s_32s_64_1_1_U113_n_86,
      \dec_plt1_reg[31]_0\(3) => mul_32s_32s_64_1_1_U113_n_87,
      \dec_plt1_reg[31]_0\(2) => mul_32s_32s_64_1_1_U113_n_88,
      \dec_plt1_reg[31]_0\(1) => mul_32s_32s_64_1_1_U113_n_89,
      \dec_plt1_reg[31]_0\(0) => mul_32s_32s_64_1_1_U113_n_90,
      dec_rlt1(30 downto 0) => dec_rlt1(30 downto 0),
      \dec_rlt1_reg[30]\(6) => \dec_rlt1[30]_i_5_n_20\,
      \dec_rlt1_reg[30]\(5) => \dec_rlt1[30]_i_6_n_20\,
      \dec_rlt1_reg[30]\(4) => \dec_rlt1[30]_i_7_n_20\,
      \dec_rlt1_reg[30]\(3) => \dec_rlt1[30]_i_8_n_20\,
      \dec_rlt1_reg[30]\(2) => \dec_rlt1[30]_i_9_n_20\,
      \dec_rlt1_reg[30]\(1) => \dec_rlt1[30]_i_10_n_20\,
      \dec_rlt1_reg[30]\(0) => \dec_rlt1[30]_i_11_n_20\,
      grp_decode_fu_399_dec_plt1_o(31 downto 0) => grp_decode_fu_399_dec_plt1_o(31 downto 0),
      grp_decode_fu_399_dec_rlt1_o(30 downto 0) => grp_decode_fu_399_dec_rlt1_o(30 downto 0),
      icmp_ln535_reg_330 => icmp_ln535_reg_330,
      \icmp_ln535_reg_330_reg[0]\(13 downto 0) => sext_ln620_reg_2178(13 downto 0),
      \icmp_ln535_reg_330_reg[0]_0\(0) => ap_CS_fsm_state1,
      sext_ln570_fu_998_p1(31 downto 0) => sext_ln570_fu_998_p1(31 downto 0),
      \sext_ln620_reg_2178_reg[13]\(15 downto 0) => grp_upzero_fu_443_dlt(15 downto 0)
    );
mul_16s_15ns_31_1_1_U117: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_15ns_31_1_1_19
     port map (
      A(12 downto 0) => \p_0_out__0\(13 downto 1),
      B(11 downto 0) => B(11 downto 0),
      D(0) => ap_NS_fsm(2),
      DI(0) => \add_ln347_reg_2169[15]_i_2_n_20\,
      Q(0) => \^q\(0),
      S(7) => \add_ln347_reg_2169[23]_i_2_n_20\,
      S(6) => \add_ln347_reg_2169[23]_i_3_n_20\,
      S(5) => \add_ln347_reg_2169[23]_i_4_n_20\,
      S(4) => \add_ln347_reg_2169[23]_i_5_n_20\,
      S(3) => \add_ln347_reg_2169[23]_i_6_n_20\,
      S(2) => \add_ln347_reg_2169[23]_i_7_n_20\,
      S(1) => \add_ln347_reg_2169[23]_i_8_n_20\,
      S(0) => \add_ln347_reg_2169[23]_i_9_n_20\,
      add_ln344_reg_2142(29 downto 0) => add_ln344_reg_2142(29 downto 0),
      \add_ln344_reg_2142_reg[29]\(31 downto 0) => add_ln347_fu_1197_p2(31 downto 0),
      \add_ln347_reg_2169_reg[31]\(7) => \add_ln347_reg_2169[31]_i_2_n_20\,
      \add_ln347_reg_2169_reg[31]\(6) => \add_ln347_reg_2169[31]_i_3_n_20\,
      \add_ln347_reg_2169_reg[31]\(5) => \add_ln347_reg_2169[31]_i_4_n_20\,
      \add_ln347_reg_2169_reg[31]\(4) => \add_ln347_reg_2169[31]_i_5_n_20\,
      \add_ln347_reg_2169_reg[31]\(3) => \add_ln347_reg_2169[31]_i_6_n_20\,
      \add_ln347_reg_2169_reg[31]\(2) => \add_ln347_reg_2169[31]_i_7_n_20\,
      \add_ln347_reg_2169_reg[31]\(1) => \add_ln347_reg_2169[31]_i_8_n_20\,
      \add_ln347_reg_2169_reg[31]\(0) => \add_ln347_reg_2169[31]_i_9_n_20\,
      ap_clk => ap_clk
    );
mul_16s_32s_47_1_1_U112: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_32s_47_1_1_20
     port map (
      DSP_ALU_INST(45 downto 0) => \tmp_product__1_0\(45 downto 0),
      Q(0) => \^q\(2),
      S(0) => mul_16s_32s_47_1_1_U112_n_66,
      \add_ln344_reg_2142_reg[31]_i_2\(0) => grp_fu_454_p2(46),
      dec_ah1(15 downto 0) => dec_ah1(15 downto 0),
      dec_al1(15 downto 0) => dec_al1(15 downto 0),
      dec_rh1(30 downto 0) => dec_rh1(30 downto 0),
      dec_rlt1(30 downto 0) => dec_rlt1(30 downto 0)
    );
mul_32s_32s_64_1_1_U113: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_21
     port map (
      D(16 downto 0) => apl2_fu_1094_p2(16 downto 0),
      DI(0) => mul_32s_32s_64_1_1_U113_n_21,
      DSP_A_B_DATA_INST(0) => \^q\(2),
      O(0) => \tmp_product__3\(63),
      Q(18 downto 0) => reg_525(31 downto 13),
      S(3) => \apl2_reg_2157[15]_i_8_n_20\,
      S(2) => \apl2_reg_2157[15]_i_9_n_20\,
      S(1) => \apl2_reg_2157[15]_i_10_n_20\,
      S(0) => mul_32s_32s_64_1_1_U114_n_21,
      \apl2_8_reg_2188_reg[15]\ => \apl2_8_reg_2188[15]_i_22_n_20\,
      \apl2_8_reg_2188_reg[15]_0\ => \apl2_8_reg_2188[15]_i_24_n_20\,
      \apl2_8_reg_2188_reg[15]_1\(3) => \apl2_8_reg_2188[15]_i_8_n_20\,
      \apl2_8_reg_2188_reg[15]_1\(2) => \apl2_8_reg_2188[15]_i_9_n_20\,
      \apl2_8_reg_2188_reg[15]_1\(1) => \apl2_8_reg_2188[15]_i_10_n_20\,
      \apl2_8_reg_2188_reg[15]_1\(0) => mul_32s_32s_64_1_1_U114_n_22,
      \apl2_8_reg_2188_reg[15]_i_1_0\(16 downto 0) => apl2_8_fu_1540_p2(16 downto 0),
      \apl2_8_reg_2188_reg[7]\ => \apl2_8_reg_2188[7]_i_33_n_20\,
      \apl2_8_reg_2188_reg[7]_0\ => \apl2_8_reg_2188[7]_i_32_n_20\,
      \apl2_8_reg_2188_reg[7]_1\ => \apl2_8_reg_2188[7]_i_31_n_20\,
      \apl2_8_reg_2188_reg[7]_2\ => \apl2_8_reg_2188[7]_i_30_n_20\,
      \apl2_reg_2157_reg[15]\ => \apl2_reg_2157[15]_i_22_n_20\,
      \apl2_reg_2157_reg[15]_0\ => \apl2_reg_2157[15]_i_24_n_20\,
      \apl2_reg_2157_reg[15]_1\(0) => grp_fu_511_p30,
      \apl2_reg_2157_reg[7]\ => \apl2_reg_2157[7]_i_33_n_20\,
      \apl2_reg_2157_reg[7]_0\ => \apl2_reg_2157[7]_i_32_n_20\,
      \apl2_reg_2157_reg[7]_1\ => \apl2_reg_2157[7]_i_31_n_20\,
      \apl2_reg_2157_reg[7]_2\ => \apl2_reg_2157[7]_i_30_n_20\,
      dec_ah1(10 downto 0) => dec_ah1(15 downto 5),
      dec_al1(10 downto 0) => dec_al1(15 downto 5),
      dec_ph1(31 downto 0) => dec_ph1(31 downto 0),
      dec_plt1(31 downto 0) => dec_plt1(31 downto 0),
      grp_fu_466_p1(31 downto 0) => grp_fu_466_p1(31 downto 0),
      \reg_525_reg[14]\(1) => mul_32s_32s_64_1_1_U113_n_57,
      \reg_525_reg[14]\(0) => mul_32s_32s_64_1_1_U113_n_58,
      \reg_525_reg[15]\(0) => mul_32s_32s_64_1_1_U113_n_22,
      \reg_525_reg[22]\(7) => mul_32s_32s_64_1_1_U113_n_67,
      \reg_525_reg[22]\(6) => mul_32s_32s_64_1_1_U113_n_68,
      \reg_525_reg[22]\(5) => mul_32s_32s_64_1_1_U113_n_69,
      \reg_525_reg[22]\(4) => mul_32s_32s_64_1_1_U113_n_70,
      \reg_525_reg[22]\(3) => mul_32s_32s_64_1_1_U113_n_71,
      \reg_525_reg[22]\(2) => mul_32s_32s_64_1_1_U113_n_72,
      \reg_525_reg[22]\(1) => mul_32s_32s_64_1_1_U113_n_73,
      \reg_525_reg[22]\(0) => mul_32s_32s_64_1_1_U113_n_74,
      \reg_525_reg[22]_0\(7) => mul_32s_32s_64_1_1_U113_n_75,
      \reg_525_reg[22]_0\(6) => mul_32s_32s_64_1_1_U113_n_76,
      \reg_525_reg[22]_0\(5) => mul_32s_32s_64_1_1_U113_n_77,
      \reg_525_reg[22]_0\(4) => mul_32s_32s_64_1_1_U113_n_78,
      \reg_525_reg[22]_0\(3) => mul_32s_32s_64_1_1_U113_n_79,
      \reg_525_reg[22]_0\(2) => mul_32s_32s_64_1_1_U113_n_80,
      \reg_525_reg[22]_0\(1) => mul_32s_32s_64_1_1_U113_n_81,
      \reg_525_reg[22]_0\(0) => mul_32s_32s_64_1_1_U113_n_82,
      \reg_525_reg[31]\(7) => mul_32s_32s_64_1_1_U113_n_59,
      \reg_525_reg[31]\(6) => mul_32s_32s_64_1_1_U113_n_60,
      \reg_525_reg[31]\(5) => mul_32s_32s_64_1_1_U113_n_61,
      \reg_525_reg[31]\(4) => mul_32s_32s_64_1_1_U113_n_62,
      \reg_525_reg[31]\(3) => mul_32s_32s_64_1_1_U113_n_63,
      \reg_525_reg[31]\(2) => mul_32s_32s_64_1_1_U113_n_64,
      \reg_525_reg[31]\(1) => mul_32s_32s_64_1_1_U113_n_65,
      \reg_525_reg[31]\(0) => mul_32s_32s_64_1_1_U113_n_66,
      \reg_525_reg[31]_0\(7) => mul_32s_32s_64_1_1_U113_n_83,
      \reg_525_reg[31]_0\(6) => mul_32s_32s_64_1_1_U113_n_84,
      \reg_525_reg[31]_0\(5) => mul_32s_32s_64_1_1_U113_n_85,
      \reg_525_reg[31]_0\(4) => mul_32s_32s_64_1_1_U113_n_86,
      \reg_525_reg[31]_0\(3) => mul_32s_32s_64_1_1_U113_n_87,
      \reg_525_reg[31]_0\(2) => mul_32s_32s_64_1_1_U113_n_88,
      \reg_525_reg[31]_0\(1) => mul_32s_32s_64_1_1_U113_n_89,
      \reg_525_reg[31]_0\(0) => mul_32s_32s_64_1_1_U113_n_90,
      sext_ln580_4_fu_1084_p1(14 downto 0) => sext_ln580_4_fu_1084_p1(14 downto 0),
      sext_ln580_6_fu_1530_p1(14 downto 0) => sext_ln580_6_fu_1530_p1(14 downto 0)
    );
mul_32s_32s_64_1_1_U114: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_22
     port map (
      O(0) => \tmp_product__3\(63),
      Q(0) => \^q\(2),
      S(0) => mul_32s_32s_64_1_1_U114_n_21,
      \apl2_8_reg_2188_reg[15]\ => \apl2_8_reg_2188[15]_i_27_n_20\,
      \apl2_reg_2157_reg[15]\ => \apl2_reg_2157[15]_i_27_n_20\,
      dec_ah1(1 downto 0) => dec_ah1(13 downto 12),
      \dec_ah1_reg[13]\(0) => mul_32s_32s_64_1_1_U114_n_22,
      dec_al1(1 downto 0) => dec_al1(13 downto 12),
      dec_ph2(31 downto 0) => dec_ph2(31 downto 0),
      dec_plt2(31 downto 0) => dec_plt2(31 downto 0),
      grp_fu_466_p1(31 downto 0) => grp_fu_466_p1(31 downto 0),
      sext_ln580_4_fu_1084_p1(0) => sext_ln580_4_fu_1084_p1(8),
      sext_ln580_6_fu_1530_p1(0) => sext_ln580_6_fu_1530_p1(8),
      \tmp_product_carry__4_i_8__3_0\(0) => grp_fu_511_p30
    );
mul_32s_7s_39_1_1_U115: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_7s_39_1_1_23
     port map (
      CO(0) => mul_32s_7s_39_1_1_U115_n_20,
      D(31 downto 0) => D(31 downto 0),
      DI(1 downto 0) => grp_fu_474_p0(1 downto 0),
      O(1) => mul_32s_7s_39_1_1_U115_n_22,
      O(0) => mul_32s_7s_39_1_1_U115_n_23,
      P(0) => \tmp_product__1\(45),
      Q(31 downto 0) => add_ln347_reg_2169(31 downto 0),
      S(2) => \tmp_product__14_carry__3_i_3__0_n_20\,
      S(1) => \tmp_product__14_carry__3_i_4__0_n_20\,
      S(0) => \tmp_product__14_carry__3_i_5__0_n_20\,
      \add_ln379_reg_2205_reg[31]\(31 downto 0) => add_ln371_reg_2194(31 downto 0),
      q0(31 downto 0) => q0(31 downto 0),
      \q0_reg[29]\(1 downto 0) => grp_fu_474_p0(29 downto 28),
      \q0_reg[30]\(0) => mul_32s_7s_39_1_1_U115_n_21,
      sext_ln333_1_fu_1772_p1(34 downto 0) => sext_ln333_1_fu_1772_p1(38 downto 4),
      sext_ln386_fu_1767_p1(31 downto 0) => sext_ln386_fu_1767_p1(31 downto 0),
      \tmp_product__14_carry_0\(0) => grp_decode_fu_399_xout2_ap_vld,
      xa2_2_fu_254_reg(0) => xa2_2_fu_254_reg(45),
      \xa2_2_fu_254_reg[45]\(0) => mul_32s_7s_39_1_1_U115_n_61,
      \xa2_2_fu_254_reg[45]_0\ => \^grp_decode_fu_399_dec_ah2_o_ap_vld\,
      \xout1_reg[27]\(1) => \tmp_product__14_carry__3_i_1__0_n_20\,
      \xout1_reg[27]\(0) => \tmp_product__14_carry__3_i_2__0_n_20\,
      \xout1_reg[27]_0\(0) => \xout1[27]_i_2_n_20\,
      \xout1_reg[27]_1\(2) => \xout1[27]_i_3_n_20\,
      \xout1_reg[27]_1\(1) => \xout1[27]_i_4_n_20\,
      \xout1_reg[27]_1\(0) => \xout1[27]_i_5_n_20\,
      \xout1_reg[31]\(39 downto 0) => xa1_2_fu_258(43 downto 4),
      \xout1_reg[31]_0\(3) => \xout1[31]_i_2_n_20\,
      \xout1_reg[31]_0\(2) => \xout1[31]_i_3_n_20\,
      \xout1_reg[31]_0\(1) => \xout1[31]_i_4_n_20\,
      \xout1_reg[31]_0\(0) => \xout1[31]_i_5_n_20\,
      \xout1_reg[3]\(1) => \xout1[3]_i_19_n_20\,
      \xout1_reg[3]\(0) => \xout1[3]_i_20_n_20\
    );
mux_4_2_14_1_1_U119: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mux_4_2_14_1_1
     port map (
      B(1 downto 0) => tmp_4_fu_1126_p6(13 downto 12),
      DI(0) => mux_1_1(12),
      Q(1 downto 0) => trunc_ln15_reg_2101(1 downto 0)
    );
\p_0_out_inferred__9/tmp_product_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_0(2),
      I1 => DSP_A_B_DATA_INST_0(1),
      I2 => DSP_A_B_DATA_INST_0(4),
      I3 => DSP_A_B_DATA_INST_0(3),
      I4 => DSP_A_B_DATA_INST_0(5),
      O => \p_0_out__0\(13)
    );
\p_0_out_inferred__9/tmp_product_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E533F4D8DC351717"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_0(3),
      I1 => DSP_A_B_DATA_INST_0(4),
      I2 => DSP_A_B_DATA_INST_0(1),
      I3 => DSP_A_B_DATA_INST_0(5),
      I4 => DSP_A_B_DATA_INST_0(0),
      I5 => DSP_A_B_DATA_INST_0(2),
      O => \p_0_out__0\(4)
    );
\p_0_out_inferred__9/tmp_product_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D28B7C8C645B439F"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_0(3),
      I1 => DSP_A_B_DATA_INST_0(4),
      I2 => DSP_A_B_DATA_INST_0(1),
      I3 => DSP_A_B_DATA_INST_0(5),
      I4 => DSP_A_B_DATA_INST_0(0),
      I5 => DSP_A_B_DATA_INST_0(2),
      O => \p_0_out__0\(3)
    );
\p_0_out_inferred__9/tmp_product_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6EFBA8E2FD7C553"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_0(3),
      I1 => DSP_A_B_DATA_INST_0(4),
      I2 => DSP_A_B_DATA_INST_0(1),
      I3 => DSP_A_B_DATA_INST_0(2),
      I4 => DSP_A_B_DATA_INST_0(0),
      I5 => DSP_A_B_DATA_INST_0(5),
      O => \p_0_out__0\(2)
    );
\p_0_out_inferred__9/tmp_product_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9DC0C03B134B4B37"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_0(3),
      I1 => DSP_A_B_DATA_INST_0(4),
      I2 => DSP_A_B_DATA_INST_0(1),
      I3 => DSP_A_B_DATA_INST_0(2),
      I4 => DSP_A_B_DATA_INST_0(5),
      I5 => DSP_A_B_DATA_INST_0(0),
      O => \p_0_out__0\(1)
    );
\p_0_out_inferred__9/tmp_product_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F0C0F3F"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_0(1),
      I1 => DSP_A_B_DATA_INST_0(3),
      I2 => DSP_A_B_DATA_INST_0(5),
      I3 => DSP_A_B_DATA_INST_0(4),
      I4 => DSP_A_B_DATA_INST_0(2),
      O => \p_0_out__0\(12)
    );
\p_0_out_inferred__9/tmp_product_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9191FDDC0223DDDD"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_0(3),
      I1 => DSP_A_B_DATA_INST_0(4),
      I2 => DSP_A_B_DATA_INST_0(1),
      I3 => DSP_A_B_DATA_INST_0(0),
      I4 => DSP_A_B_DATA_INST_0(5),
      I5 => DSP_A_B_DATA_INST_0(2),
      O => \p_0_out__0\(11)
    );
\p_0_out_inferred__9/tmp_product_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A3A32504DAFBB9B9"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_0(3),
      I1 => DSP_A_B_DATA_INST_0(4),
      I2 => DSP_A_B_DATA_INST_0(1),
      I3 => DSP_A_B_DATA_INST_0(0),
      I4 => DSP_A_B_DATA_INST_0(2),
      I5 => DSP_A_B_DATA_INST_0(5),
      O => \p_0_out__0\(10)
    );
\p_0_out_inferred__9/tmp_product_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96D760509FAFD351"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_0(3),
      I1 => DSP_A_B_DATA_INST_0(4),
      I2 => DSP_A_B_DATA_INST_0(1),
      I3 => DSP_A_B_DATA_INST_0(0),
      I4 => DSP_A_B_DATA_INST_0(2),
      I5 => DSP_A_B_DATA_INST_0(5),
      O => \p_0_out__0\(9)
    );
\p_0_out_inferred__9/tmp_product_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E16BB6CA943D3593"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_0(3),
      I1 => DSP_A_B_DATA_INST_0(4),
      I2 => DSP_A_B_DATA_INST_0(1),
      I3 => DSP_A_B_DATA_INST_0(2),
      I4 => DSP_A_B_DATA_INST_0(0),
      I5 => DSP_A_B_DATA_INST_0(5),
      O => \p_0_out__0\(8)
    );
\p_0_out_inferred__9/tmp_product_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4B1A05E5FA1579D"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_0(3),
      I1 => DSP_A_B_DATA_INST_0(4),
      I2 => DSP_A_B_DATA_INST_0(1),
      I3 => DSP_A_B_DATA_INST_0(0),
      I4 => DSP_A_B_DATA_INST_0(2),
      I5 => DSP_A_B_DATA_INST_0(5),
      O => \p_0_out__0\(7)
    );
\p_0_out_inferred__9/tmp_product_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F25D7866A21B991F"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_0(3),
      I1 => DSP_A_B_DATA_INST_0(4),
      I2 => DSP_A_B_DATA_INST_0(1),
      I3 => DSP_A_B_DATA_INST_0(2),
      I4 => DSP_A_B_DATA_INST_0(0),
      I5 => DSP_A_B_DATA_INST_0(5),
      O => \p_0_out__0\(6)
    );
\p_0_out_inferred__9/tmp_product_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45DAED2F2770D030"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_0(3),
      I1 => DSP_A_B_DATA_INST_0(0),
      I2 => DSP_A_B_DATA_INST_0(4),
      I3 => DSP_A_B_DATA_INST_0(2),
      I4 => DSP_A_B_DATA_INST_0(1),
      I5 => DSP_A_B_DATA_INST_0(5),
      O => \p_0_out__0\(5)
    );
\q0[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"306F0154"
    )
        port map (
      I0 => ilb_table_address0(4),
      I1 => ilb_table_address0(3),
      I2 => ilb_table_address0(0),
      I3 => ilb_table_address0(2),
      I4 => ilb_table_address0(1),
      O => \ap_CS_fsm_reg[7]_rep_0\(0)
    );
\q0[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEA0000"
    )
        port map (
      I0 => ilb_table_address0(3),
      I1 => ilb_table_address0(1),
      I2 => ilb_table_address0(0),
      I3 => ilb_table_address0(2),
      I4 => ilb_table_address0(4),
      O => \ap_CS_fsm_reg[7]_rep_0\(10)
    );
\q0[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800080008FF0800"
    )
        port map (
      I0 => sext_ln617_fu_805_p1(9),
      I1 => \trunc_ln522_2_reg_2129_reg[3]_i_2_n_21\,
      I2 => \trunc_ln522_2_reg_2129[2]_i_2_n_20\,
      I3 => \q0_reg[1]\,
      I4 => sext_ln617_fu_1398_p1(3),
      I5 => \q0_reg[0]_0\,
      O => ilb_table_address0(3)
    );
\q0[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800080008FF0800"
    )
        port map (
      I0 => sext_ln617_fu_805_p1(7),
      I1 => \trunc_ln522_2_reg_2129_reg[3]_i_2_n_21\,
      I2 => \trunc_ln522_2_reg_2129[2]_i_2_n_20\,
      I3 => \q0_reg[1]\,
      I4 => sext_ln617_fu_1398_p1(1),
      I5 => \q0_reg[0]_0\,
      O => ilb_table_address0(1)
    );
\q0[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800080008FF0800"
    )
        port map (
      I0 => sext_ln617_fu_805_p1(6),
      I1 => \trunc_ln522_2_reg_2129_reg[3]_i_2_n_21\,
      I2 => \trunc_ln522_2_reg_2129[2]_i_2_n_20\,
      I3 => \q0_reg[1]\,
      I4 => sext_ln617_fu_1398_p1(0),
      I5 => \q0_reg[0]_0\,
      O => ilb_table_address0(0)
    );
\q0[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800080008FF0800"
    )
        port map (
      I0 => sext_ln617_fu_805_p1(8),
      I1 => \trunc_ln522_2_reg_2129_reg[3]_i_2_n_21\,
      I2 => \trunc_ln522_2_reg_2129[2]_i_2_n_20\,
      I3 => \q0_reg[1]\,
      I4 => sext_ln617_fu_1398_p1(2),
      I5 => \q0_reg[0]_0\,
      O => ilb_table_address0(2)
    );
\q0[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800080008FF0800"
    )
        port map (
      I0 => sext_ln617_fu_805_p1(10),
      I1 => \trunc_ln522_2_reg_2129_reg[3]_i_2_n_21\,
      I2 => \trunc_ln522_2_reg_2129[2]_i_2_n_20\,
      I3 => \q0_reg[1]\,
      I4 => sext_ln617_fu_1398_p1(4),
      I5 => \q0_reg[0]_0\,
      O => ilb_table_address0(4)
    );
\q0[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7ED27504"
    )
        port map (
      I0 => ilb_table_address0(4),
      I1 => ilb_table_address0(3),
      I2 => ilb_table_address0(0),
      I3 => ilb_table_address0(1),
      I4 => ilb_table_address0(2),
      O => \ap_CS_fsm_reg[7]_rep_0\(1)
    );
\q0[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15AACC18"
    )
        port map (
      I0 => ilb_table_address0(4),
      I1 => ilb_table_address0(3),
      I2 => ilb_table_address0(0),
      I3 => ilb_table_address0(1),
      I4 => ilb_table_address0(2),
      O => \ap_CS_fsm_reg[7]_rep_0\(2)
    );
\q0[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B9F51D90"
    )
        port map (
      I0 => ilb_table_address0(4),
      I1 => ilb_table_address0(3),
      I2 => ilb_table_address0(2),
      I3 => ilb_table_address0(1),
      I4 => ilb_table_address0(0),
      O => \ap_CS_fsm_reg[7]_rep_0\(3)
    );
\q0[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4AE6D33A"
    )
        port map (
      I0 => ilb_table_address0(4),
      I1 => ilb_table_address0(3),
      I2 => ilb_table_address0(2),
      I3 => ilb_table_address0(1),
      I4 => ilb_table_address0(0),
      O => \ap_CS_fsm_reg[7]_rep_0\(4)
    );
\q0[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2449D58"
    )
        port map (
      I0 => ilb_table_address0(4),
      I1 => ilb_table_address0(3),
      I2 => ilb_table_address0(0),
      I3 => ilb_table_address0(2),
      I4 => ilb_table_address0(1),
      O => \ap_CS_fsm_reg[7]_rep_0\(5)
    );
\q0[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E96878A"
    )
        port map (
      I0 => ilb_table_address0(4),
      I1 => ilb_table_address0(3),
      I2 => ilb_table_address0(0),
      I3 => ilb_table_address0(1),
      I4 => ilb_table_address0(2),
      O => \ap_CS_fsm_reg[7]_rep_0\(6)
    );
\q0[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8616F9E4"
    )
        port map (
      I0 => ilb_table_address0(4),
      I1 => ilb_table_address0(3),
      I2 => ilb_table_address0(0),
      I3 => ilb_table_address0(2),
      I4 => ilb_table_address0(1),
      O => \ap_CS_fsm_reg[7]_rep_0\(7)
    );
\q0[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ED0012FA"
    )
        port map (
      I0 => ilb_table_address0(4),
      I1 => ilb_table_address0(0),
      I2 => ilb_table_address0(3),
      I3 => ilb_table_address0(1),
      I4 => ilb_table_address0(2),
      O => \ap_CS_fsm_reg[7]_rep_0\(8)
    );
\q0[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FECC0222"
    )
        port map (
      I0 => ilb_table_address0(4),
      I1 => ilb_table_address0(2),
      I2 => ilb_table_address0(0),
      I3 => ilb_table_address0(1),
      I4 => ilb_table_address0(3),
      O => \ap_CS_fsm_reg[7]_rep_0\(9)
    );
\q1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000303FDFD51015"
    )
        port map (
      I0 => h_address0(2),
      I1 => idx_fu_250_reg(1),
      I2 => \q0_reg[1]\,
      I3 => \q1_reg[8]_0\(0),
      I4 => h_address0(3),
      I5 => h_address0(4),
      O => \idx_fu_250_reg[1]_0\(9)
    );
\q1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000303FEFEA1015"
    )
        port map (
      I0 => h_address0(2),
      I1 => idx_fu_250_reg(1),
      I2 => \q0_reg[1]\,
      I3 => \q1_reg[8]_0\(0),
      I4 => h_address0(3),
      I5 => h_address0(4),
      O => \idx_fu_250_reg[1]_0\(10)
    );
\q1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000303F656A1015"
    )
        port map (
      I0 => h_address0(2),
      I1 => idx_fu_250_reg(1),
      I2 => \q0_reg[1]\,
      I3 => \q1_reg[8]_0\(0),
      I4 => h_address0(3),
      I5 => h_address0(4),
      O => \idx_fu_250_reg[1]_0\(11)
    );
\q1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000303FAAAA5555"
    )
        port map (
      I0 => h_address0(2),
      I1 => idx_fu_250_reg(1),
      I2 => \q0_reg[1]\,
      I3 => \q1_reg[8]_0\(0),
      I4 => h_address0(4),
      I5 => h_address0(3),
      O => \idx_fu_250_reg[1]_0\(0)
    );
\q1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C555CCC0C000CCC"
    )
        port map (
      I0 => h_address0(2),
      I1 => mul_15s_32s_47_1_1_U111_n_81,
      I2 => idx_fu_250_reg(1),
      I3 => \q0_reg[1]\,
      I4 => \q1_reg[8]_0\(0),
      I5 => mul_15s_32s_47_1_1_U111_n_82,
      O => \idx_fu_250_reg[1]_0\(1)
    );
\q1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BABFDFD59A95"
    )
        port map (
      I0 => h_address0(2),
      I1 => idx_fu_250_reg(1),
      I2 => \q0_reg[1]\,
      I3 => \q1_reg[8]_0\(0),
      I4 => h_address0(3),
      I5 => h_address0(4),
      O => \idx_fu_250_reg[1]_0\(2)
    );
\q1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1616162020201620"
    )
        port map (
      I0 => h_address0(2),
      I1 => h_address0(4),
      I2 => h_address0(3),
      I3 => \q1_reg[8]_0\(0),
      I4 => \q0_reg[1]\,
      I5 => idx_fu_250_reg(1),
      O => \idx_fu_250_reg[1]_0\(3)
    );
\q1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444000BBB0B"
    )
        port map (
      I0 => h_address0(3),
      I1 => h_address0(2),
      I2 => \q1_reg[8]_0\(0),
      I3 => \q0_reg[1]\,
      I4 => idx_fu_250_reg(1),
      I5 => h_address0(4),
      O => \idx_fu_250_reg[1]_0\(4)
    );
\q1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFDFD5303F"
    )
        port map (
      I0 => h_address0(2),
      I1 => idx_fu_250_reg(1),
      I2 => \q0_reg[1]\,
      I3 => \q1_reg[8]_0\(0),
      I4 => h_address0(3),
      I5 => h_address0(4),
      O => \idx_fu_250_reg[1]_0\(5)
    );
\q1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000202A757F1015"
    )
        port map (
      I0 => h_address0(2),
      I1 => idx_fu_250_reg(1),
      I2 => \q0_reg[1]\,
      I3 => \q1_reg[8]_0\(0),
      I4 => h_address0(4),
      I5 => h_address0(3),
      O => \idx_fu_250_reg[1]_0\(6)
    );
\q1[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000006363630063"
    )
        port map (
      I0 => h_address0(3),
      I1 => h_address0(4),
      I2 => h_address0(2),
      I3 => \q1_reg[8]_0\(0),
      I4 => \q0_reg[1]\,
      I5 => idx_fu_250_reg(1),
      O => \idx_fu_250_reg[1]_0\(7)
    );
\q1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000757FDFD51015"
    )
        port map (
      I0 => h_address0(2),
      I1 => idx_fu_250_reg(1),
      I2 => \q0_reg[1]\,
      I3 => \q1_reg[8]_0\(0),
      I4 => h_address0(3),
      I5 => h_address0(4),
      O => \idx_fu_250_reg[1]_0\(8)
    );
ram_reg_0_15_0_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => sub_ln378_reg_2200(0),
      I2 => ap_CS_fsm_state11,
      I3 => q0(0),
      O => d0(0)
    );
ram_reg_0_15_0_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D7D7D0000000000"
    )
        port map (
      I0 => ap_NS_fsm(10),
      I1 => idx121_fu_266_reg(1),
      I2 => idx121_fu_266_reg(0),
      I3 => ap_CS_fsm_state10,
      I4 => i_fu_262_reg(1),
      I5 => \^ap_cs_fsm_reg[10]_0\,
      O => ram_reg_0_15_0_0_i_10_n_20
    );
ram_reg_0_15_0_0_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08A8A8A8A8080808"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[10]_0\,
      I1 => i_fu_262_reg(2),
      I2 => ap_NS_fsm(10),
      I3 => idx121_fu_266_reg(1),
      I4 => idx121_fu_266_reg(0),
      I5 => idx121_fu_266_reg(2),
      O => ram_reg_0_15_0_0_i_11_n_20
    );
ram_reg_0_15_0_0_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00A8A8A8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[10]_0\,
      I1 => i_fu_262_reg(3),
      I2 => ap_CS_fsm_state10,
      I3 => ap_NS_fsm(10),
      I4 => ram_reg_0_15_0_0_i_13_n_20,
      I5 => ram_reg_0_15_0_0_i_14_n_20,
      O => grp_decode_fu_399_accumd_address0(3)
    );
ram_reg_0_15_0_0_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => idx121_fu_266_reg(3),
      I1 => idx121_fu_266_reg(2),
      I2 => idx121_fu_266_reg(1),
      I3 => idx121_fu_266_reg(0),
      O => ram_reg_0_15_0_0_i_13_n_20
    );
ram_reg_0_15_0_0_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"802A"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => trunc_ln405_reg_2250(1),
      I2 => trunc_ln405_reg_2250(2),
      I3 => trunc_ln405_reg_2250(3),
      O => ram_reg_0_15_0_0_i_14_n_20
    );
\ram_reg_0_15_0_0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => add_ln379_reg_2205(0),
      I2 => ap_CS_fsm_state11,
      I3 => \q0_reg[31]_1\(0),
      O => \ap_CS_fsm_reg[7]_rep\(0)
    );
ram_reg_0_15_0_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_decode_fu_399_accumd_address0(0),
      I1 => \q0_reg[1]\,
      I2 => \q0_reg[31]_0\(0),
      O => accumd_address0(0)
    );
ram_reg_0_15_0_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FFF400"
    )
        port map (
      I0 => trunc_ln405_reg_2250(1),
      I1 => ap_CS_fsm_state11,
      I2 => ram_reg_0_15_0_0_i_10_n_20,
      I3 => \q0_reg[1]\,
      I4 => \q0_reg[31]_0\(1),
      O => accumd_address0(1)
    );
ram_reg_0_15_0_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEAFFFFAEEA0000"
    )
        port map (
      I0 => ram_reg_0_15_0_0_i_11_n_20,
      I1 => ap_CS_fsm_state11,
      I2 => trunc_ln405_reg_2250(1),
      I3 => trunc_ln405_reg_2250(2),
      I4 => \q0_reg[1]\,
      I5 => \q0_reg[31]_0\(2),
      O => accumd_address0(2)
    );
ram_reg_0_15_0_0_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_decode_fu_399_accumd_address0(3),
      I1 => \q0_reg[1]\,
      I2 => \q0_reg[31]_0\(3),
      O => accumd_address0(3)
    );
ram_reg_0_15_0_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555455555555555"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => i_9_fu_270_reg(0),
      I2 => i_9_fu_270_reg(1),
      I3 => i_9_fu_270_reg(3),
      I4 => i_9_fu_270_reg(2),
      I5 => ap_CS_fsm_state10,
      O => \^ap_cs_fsm_reg[10]_0\
    );
ram_reg_0_15_0_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF8F8888888888"
    )
        port map (
      I0 => trunc_ln405_reg_2250(0),
      I1 => ap_CS_fsm_state11,
      I2 => idx121_fu_266_reg(0),
      I3 => ap_NS_fsm(10),
      I4 => i_fu_262_reg(0),
      I5 => \^ap_cs_fsm_reg[10]_0\,
      O => grp_decode_fu_399_accumd_address0(0)
    );
ram_reg_0_15_10_10_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => sub_ln378_reg_2200(10),
      I2 => ap_CS_fsm_state11,
      I3 => q0(10),
      O => d0(10)
    );
\ram_reg_0_15_10_10_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => add_ln379_reg_2205(10),
      I2 => ap_CS_fsm_state11,
      I3 => \q0_reg[31]_1\(10),
      O => \ap_CS_fsm_reg[7]_rep\(10)
    );
ram_reg_0_15_11_11_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => sub_ln378_reg_2200(11),
      I2 => ap_CS_fsm_state11,
      I3 => q0(11),
      O => d0(11)
    );
\ram_reg_0_15_11_11_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => add_ln379_reg_2205(11),
      I2 => ap_CS_fsm_state11,
      I3 => \q0_reg[31]_1\(11),
      O => \ap_CS_fsm_reg[7]_rep\(11)
    );
ram_reg_0_15_12_12_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => sub_ln378_reg_2200(12),
      I2 => ap_CS_fsm_state11,
      I3 => q0(12),
      O => d0(12)
    );
\ram_reg_0_15_12_12_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => add_ln379_reg_2205(12),
      I2 => ap_CS_fsm_state11,
      I3 => \q0_reg[31]_1\(12),
      O => \ap_CS_fsm_reg[7]_rep\(12)
    );
ram_reg_0_15_13_13_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => sub_ln378_reg_2200(13),
      I2 => ap_CS_fsm_state11,
      I3 => q0(13),
      O => d0(13)
    );
\ram_reg_0_15_13_13_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => add_ln379_reg_2205(13),
      I2 => ap_CS_fsm_state11,
      I3 => \q0_reg[31]_1\(13),
      O => \ap_CS_fsm_reg[7]_rep\(13)
    );
ram_reg_0_15_14_14_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => sub_ln378_reg_2200(14),
      I2 => ap_CS_fsm_state11,
      I3 => q0(14),
      O => d0(14)
    );
\ram_reg_0_15_14_14_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => add_ln379_reg_2205(14),
      I2 => ap_CS_fsm_state11,
      I3 => \q0_reg[31]_1\(14),
      O => \ap_CS_fsm_reg[7]_rep\(14)
    );
ram_reg_0_15_15_15_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => sub_ln378_reg_2200(15),
      I2 => ap_CS_fsm_state11,
      I3 => q0(15),
      O => d0(15)
    );
\ram_reg_0_15_15_15_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => add_ln379_reg_2205(15),
      I2 => ap_CS_fsm_state11,
      I3 => \q0_reg[31]_1\(15),
      O => \ap_CS_fsm_reg[7]_rep\(15)
    );
ram_reg_0_15_16_16_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => sub_ln378_reg_2200(16),
      I2 => ap_CS_fsm_state11,
      I3 => q0(16),
      O => d0(16)
    );
\ram_reg_0_15_16_16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => add_ln379_reg_2205(16),
      I2 => ap_CS_fsm_state11,
      I3 => \q0_reg[31]_1\(16),
      O => \ap_CS_fsm_reg[7]_rep\(16)
    );
ram_reg_0_15_17_17_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => sub_ln378_reg_2200(17),
      I2 => ap_CS_fsm_state11,
      I3 => q0(17),
      O => d0(17)
    );
\ram_reg_0_15_17_17_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => add_ln379_reg_2205(17),
      I2 => ap_CS_fsm_state11,
      I3 => \q0_reg[31]_1\(17),
      O => \ap_CS_fsm_reg[7]_rep\(17)
    );
ram_reg_0_15_18_18_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => sub_ln378_reg_2200(18),
      I2 => ap_CS_fsm_state11,
      I3 => q0(18),
      O => d0(18)
    );
\ram_reg_0_15_18_18_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => add_ln379_reg_2205(18),
      I2 => ap_CS_fsm_state11,
      I3 => \q0_reg[31]_1\(18),
      O => \ap_CS_fsm_reg[7]_rep\(18)
    );
ram_reg_0_15_19_19_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => sub_ln378_reg_2200(19),
      I2 => ap_CS_fsm_state11,
      I3 => q0(19),
      O => d0(19)
    );
\ram_reg_0_15_19_19_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => add_ln379_reg_2205(19),
      I2 => ap_CS_fsm_state11,
      I3 => \q0_reg[31]_1\(19),
      O => \ap_CS_fsm_reg[7]_rep\(19)
    );
ram_reg_0_15_1_1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => sub_ln378_reg_2200(1),
      I2 => ap_CS_fsm_state11,
      I3 => q0(1),
      O => d0(1)
    );
\ram_reg_0_15_1_1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => add_ln379_reg_2205(1),
      I2 => ap_CS_fsm_state11,
      I3 => \q0_reg[31]_1\(1),
      O => \ap_CS_fsm_reg[7]_rep\(1)
    );
ram_reg_0_15_20_20_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => sub_ln378_reg_2200(20),
      I2 => ap_CS_fsm_state11,
      I3 => q0(20),
      O => d0(20)
    );
\ram_reg_0_15_20_20_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => add_ln379_reg_2205(20),
      I2 => ap_CS_fsm_state11,
      I3 => \q0_reg[31]_1\(20),
      O => \ap_CS_fsm_reg[7]_rep\(20)
    );
ram_reg_0_15_21_21_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => sub_ln378_reg_2200(21),
      I2 => ap_CS_fsm_state11,
      I3 => q0(21),
      O => d0(21)
    );
\ram_reg_0_15_21_21_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => add_ln379_reg_2205(21),
      I2 => ap_CS_fsm_state11,
      I3 => \q0_reg[31]_1\(21),
      O => \ap_CS_fsm_reg[7]_rep\(21)
    );
ram_reg_0_15_22_22_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => sub_ln378_reg_2200(22),
      I2 => ap_CS_fsm_state11,
      I3 => q0(22),
      O => d0(22)
    );
\ram_reg_0_15_22_22_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => add_ln379_reg_2205(22),
      I2 => ap_CS_fsm_state11,
      I3 => \q0_reg[31]_1\(22),
      O => \ap_CS_fsm_reg[7]_rep\(22)
    );
ram_reg_0_15_23_23_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => sub_ln378_reg_2200(23),
      I2 => ap_CS_fsm_state11,
      I3 => q0(23),
      O => d0(23)
    );
\ram_reg_0_15_23_23_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => add_ln379_reg_2205(23),
      I2 => ap_CS_fsm_state11,
      I3 => \q0_reg[31]_1\(23),
      O => \ap_CS_fsm_reg[7]_rep\(23)
    );
ram_reg_0_15_24_24_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => sub_ln378_reg_2200(24),
      I2 => ap_CS_fsm_state11,
      I3 => q0(24),
      O => d0(24)
    );
\ram_reg_0_15_24_24_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => add_ln379_reg_2205(24),
      I2 => ap_CS_fsm_state11,
      I3 => \q0_reg[31]_1\(24),
      O => \ap_CS_fsm_reg[7]_rep\(24)
    );
ram_reg_0_15_25_25_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => sub_ln378_reg_2200(25),
      I2 => ap_CS_fsm_state11,
      I3 => q0(25),
      O => d0(25)
    );
\ram_reg_0_15_25_25_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => add_ln379_reg_2205(25),
      I2 => ap_CS_fsm_state11,
      I3 => \q0_reg[31]_1\(25),
      O => \ap_CS_fsm_reg[7]_rep\(25)
    );
ram_reg_0_15_26_26_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => sub_ln378_reg_2200(26),
      I2 => ap_CS_fsm_state11,
      I3 => q0(26),
      O => d0(26)
    );
\ram_reg_0_15_26_26_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => add_ln379_reg_2205(26),
      I2 => ap_CS_fsm_state11,
      I3 => \q0_reg[31]_1\(26),
      O => \ap_CS_fsm_reg[7]_rep\(26)
    );
ram_reg_0_15_27_27_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => sub_ln378_reg_2200(27),
      I2 => ap_CS_fsm_state11,
      I3 => q0(27),
      O => d0(27)
    );
\ram_reg_0_15_27_27_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => add_ln379_reg_2205(27),
      I2 => ap_CS_fsm_state11,
      I3 => \q0_reg[31]_1\(27),
      O => \ap_CS_fsm_reg[7]_rep\(27)
    );
ram_reg_0_15_28_28_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => sub_ln378_reg_2200(28),
      I2 => ap_CS_fsm_state11,
      I3 => q0(28),
      O => d0(28)
    );
\ram_reg_0_15_28_28_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => add_ln379_reg_2205(28),
      I2 => ap_CS_fsm_state11,
      I3 => \q0_reg[31]_1\(28),
      O => \ap_CS_fsm_reg[7]_rep\(28)
    );
ram_reg_0_15_29_29_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => sub_ln378_reg_2200(29),
      I2 => ap_CS_fsm_state11,
      I3 => q0(29),
      O => d0(29)
    );
\ram_reg_0_15_29_29_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => add_ln379_reg_2205(29),
      I2 => ap_CS_fsm_state11,
      I3 => \q0_reg[31]_1\(29),
      O => \ap_CS_fsm_reg[7]_rep\(29)
    );
ram_reg_0_15_2_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => sub_ln378_reg_2200(2),
      I2 => ap_CS_fsm_state11,
      I3 => q0(2),
      O => d0(2)
    );
\ram_reg_0_15_2_2_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => add_ln379_reg_2205(2),
      I2 => ap_CS_fsm_state11,
      I3 => \q0_reg[31]_1\(2),
      O => \ap_CS_fsm_reg[7]_rep\(2)
    );
ram_reg_0_15_30_30_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => sub_ln378_reg_2200(30),
      I2 => ap_CS_fsm_state11,
      I3 => q0(30),
      O => d0(30)
    );
\ram_reg_0_15_30_30_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => add_ln379_reg_2205(30),
      I2 => ap_CS_fsm_state11,
      I3 => \q0_reg[31]_1\(30),
      O => \ap_CS_fsm_reg[7]_rep\(30)
    );
ram_reg_0_15_31_31_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => sub_ln378_reg_2200(31),
      I2 => ap_CS_fsm_state11,
      I3 => q0(31),
      O => d0(31)
    );
\ram_reg_0_15_31_31_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => add_ln379_reg_2205(31),
      I2 => ap_CS_fsm_state11,
      I3 => \q0_reg[31]_1\(31),
      O => \ap_CS_fsm_reg[7]_rep\(31)
    );
ram_reg_0_15_3_3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => sub_ln378_reg_2200(3),
      I2 => ap_CS_fsm_state11,
      I3 => q0(3),
      O => d0(3)
    );
\ram_reg_0_15_3_3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => add_ln379_reg_2205(3),
      I2 => ap_CS_fsm_state11,
      I3 => \q0_reg[31]_1\(3),
      O => \ap_CS_fsm_reg[7]_rep\(3)
    );
ram_reg_0_15_4_4_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => sub_ln378_reg_2200(4),
      I2 => ap_CS_fsm_state11,
      I3 => q0(4),
      O => d0(4)
    );
\ram_reg_0_15_4_4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => add_ln379_reg_2205(4),
      I2 => ap_CS_fsm_state11,
      I3 => \q0_reg[31]_1\(4),
      O => \ap_CS_fsm_reg[7]_rep\(4)
    );
ram_reg_0_15_5_5_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => sub_ln378_reg_2200(5),
      I2 => ap_CS_fsm_state11,
      I3 => q0(5),
      O => d0(5)
    );
\ram_reg_0_15_5_5_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => add_ln379_reg_2205(5),
      I2 => ap_CS_fsm_state11,
      I3 => \q0_reg[31]_1\(5),
      O => \ap_CS_fsm_reg[7]_rep\(5)
    );
ram_reg_0_15_6_6_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => sub_ln378_reg_2200(6),
      I2 => ap_CS_fsm_state11,
      I3 => q0(6),
      O => d0(6)
    );
\ram_reg_0_15_6_6_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => add_ln379_reg_2205(6),
      I2 => ap_CS_fsm_state11,
      I3 => \q0_reg[31]_1\(6),
      O => \ap_CS_fsm_reg[7]_rep\(6)
    );
ram_reg_0_15_7_7_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => sub_ln378_reg_2200(7),
      I2 => ap_CS_fsm_state11,
      I3 => q0(7),
      O => d0(7)
    );
\ram_reg_0_15_7_7_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => add_ln379_reg_2205(7),
      I2 => ap_CS_fsm_state11,
      I3 => \q0_reg[31]_1\(7),
      O => \ap_CS_fsm_reg[7]_rep\(7)
    );
ram_reg_0_15_8_8_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => sub_ln378_reg_2200(8),
      I2 => ap_CS_fsm_state11,
      I3 => q0(8),
      O => d0(8)
    );
\ram_reg_0_15_8_8_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => add_ln379_reg_2205(8),
      I2 => ap_CS_fsm_state11,
      I3 => \q0_reg[31]_1\(8),
      O => \ap_CS_fsm_reg[7]_rep\(8)
    );
ram_reg_0_15_9_9_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => sub_ln378_reg_2200(9),
      I2 => ap_CS_fsm_state11,
      I3 => q0(9),
      O => d0(9)
    );
\ram_reg_0_15_9_9_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \q0_reg[1]\,
      I1 => add_ln379_reg_2205(9),
      I2 => ap_CS_fsm_state11,
      I3 => \q0_reg[31]_1\(9),
      O => \ap_CS_fsm_reg[7]_rep\(9)
    );
\reg_525_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_filtez_fu_433_ap_return(0),
      Q => reg_525(0),
      R => '0'
    );
\reg_525_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_filtez_fu_433_ap_return(10),
      Q => reg_525(10),
      R => '0'
    );
\reg_525_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_filtez_fu_433_ap_return(11),
      Q => reg_525(11),
      R => '0'
    );
\reg_525_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_filtez_fu_433_ap_return(12),
      Q => reg_525(12),
      R => '0'
    );
\reg_525_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_filtez_fu_433_ap_return(13),
      Q => reg_525(13),
      R => '0'
    );
\reg_525_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_filtez_fu_433_ap_return(14),
      Q => reg_525(14),
      R => '0'
    );
\reg_525_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_filtez_fu_433_ap_return(15),
      Q => reg_525(15),
      R => '0'
    );
\reg_525_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_filtez_fu_433_ap_return(16),
      Q => reg_525(16),
      R => '0'
    );
\reg_525_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_filtez_fu_433_ap_return(17),
      Q => reg_525(17),
      R => '0'
    );
\reg_525_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_filtez_fu_433_ap_return(18),
      Q => reg_525(18),
      R => '0'
    );
\reg_525_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_filtez_fu_433_ap_return(19),
      Q => reg_525(19),
      R => '0'
    );
\reg_525_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_filtez_fu_433_ap_return(1),
      Q => reg_525(1),
      R => '0'
    );
\reg_525_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_filtez_fu_433_ap_return(20),
      Q => reg_525(20),
      R => '0'
    );
\reg_525_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_filtez_fu_433_ap_return(21),
      Q => reg_525(21),
      R => '0'
    );
\reg_525_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_filtez_fu_433_ap_return(22),
      Q => reg_525(22),
      R => '0'
    );
\reg_525_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_filtez_fu_433_ap_return(23),
      Q => reg_525(23),
      R => '0'
    );
\reg_525_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_filtez_fu_433_ap_return(24),
      Q => reg_525(24),
      R => '0'
    );
\reg_525_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_filtez_fu_433_ap_return(25),
      Q => reg_525(25),
      R => '0'
    );
\reg_525_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_filtez_fu_433_ap_return(26),
      Q => reg_525(26),
      R => '0'
    );
\reg_525_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_filtez_fu_433_ap_return(27),
      Q => reg_525(27),
      R => '0'
    );
\reg_525_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_filtez_fu_433_ap_return(28),
      Q => reg_525(28),
      R => '0'
    );
\reg_525_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_filtez_fu_433_ap_return(29),
      Q => reg_525(29),
      R => '0'
    );
\reg_525_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_filtez_fu_433_ap_return(2),
      Q => reg_525(2),
      R => '0'
    );
\reg_525_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_filtez_fu_433_ap_return(30),
      Q => reg_525(30),
      R => '0'
    );
\reg_525_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_filtez_fu_433_ap_return(31),
      Q => reg_525(31),
      R => '0'
    );
\reg_525_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_filtez_fu_433_ap_return(3),
      Q => reg_525(3),
      R => '0'
    );
\reg_525_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_filtez_fu_433_ap_return(4),
      Q => reg_525(4),
      R => '0'
    );
\reg_525_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_filtez_fu_433_ap_return(5),
      Q => reg_525(5),
      R => '0'
    );
\reg_525_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_filtez_fu_433_ap_return(6),
      Q => reg_525(6),
      R => '0'
    );
\reg_525_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_filtez_fu_433_ap_return(7),
      Q => reg_525(7),
      R => '0'
    );
\reg_525_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_filtez_fu_433_ap_return(8),
      Q => reg_525(8),
      R => '0'
    );
\reg_525_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_filtez_fu_433_ap_return(9),
      Q => reg_525(9),
      R => '0'
    );
\sext_ln620_reg_2178_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln364_1_reg_2163(0),
      Q => sext_ln620_reg_2178(0),
      R => '0'
    );
\sext_ln620_reg_2178_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln364_1_reg_2163(10),
      Q => sext_ln620_reg_2178(10),
      R => '0'
    );
\sext_ln620_reg_2178_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln364_1_reg_2163(11),
      Q => sext_ln620_reg_2178(11),
      R => '0'
    );
\sext_ln620_reg_2178_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln364_1_reg_2163(12),
      Q => sext_ln620_reg_2178(12),
      R => '0'
    );
\sext_ln620_reg_2178_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln364_1_reg_2163(13),
      Q => sext_ln620_reg_2178(13),
      R => '0'
    );
\sext_ln620_reg_2178_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln364_1_reg_2163(1),
      Q => sext_ln620_reg_2178(1),
      R => '0'
    );
\sext_ln620_reg_2178_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln364_1_reg_2163(2),
      Q => sext_ln620_reg_2178(2),
      R => '0'
    );
\sext_ln620_reg_2178_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln364_1_reg_2163(3),
      Q => sext_ln620_reg_2178(3),
      R => '0'
    );
\sext_ln620_reg_2178_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln364_1_reg_2163(4),
      Q => sext_ln620_reg_2178(4),
      R => '0'
    );
\sext_ln620_reg_2178_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln364_1_reg_2163(5),
      Q => sext_ln620_reg_2178(5),
      R => '0'
    );
\sext_ln620_reg_2178_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln364_1_reg_2163(6),
      Q => sext_ln620_reg_2178(6),
      R => '0'
    );
\sext_ln620_reg_2178_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln364_1_reg_2163(7),
      Q => sext_ln620_reg_2178(7),
      R => '0'
    );
\sext_ln620_reg_2178_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln364_1_reg_2163(8),
      Q => sext_ln620_reg_2178(8),
      R => '0'
    );
\sext_ln620_reg_2178_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln364_1_reg_2163(9),
      Q => sext_ln620_reg_2178(9),
      R => '0'
    );
\sub_ln378_reg_2200[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2169(15),
      I1 => add_ln371_reg_2194(15),
      O => \sub_ln378_reg_2200[15]_i_2_n_20\
    );
\sub_ln378_reg_2200[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2169(14),
      I1 => add_ln371_reg_2194(14),
      O => \sub_ln378_reg_2200[15]_i_3_n_20\
    );
\sub_ln378_reg_2200[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2169(13),
      I1 => add_ln371_reg_2194(13),
      O => \sub_ln378_reg_2200[15]_i_4_n_20\
    );
\sub_ln378_reg_2200[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2169(12),
      I1 => add_ln371_reg_2194(12),
      O => \sub_ln378_reg_2200[15]_i_5_n_20\
    );
\sub_ln378_reg_2200[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2169(11),
      I1 => add_ln371_reg_2194(11),
      O => \sub_ln378_reg_2200[15]_i_6_n_20\
    );
\sub_ln378_reg_2200[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2169(10),
      I1 => add_ln371_reg_2194(10),
      O => \sub_ln378_reg_2200[15]_i_7_n_20\
    );
\sub_ln378_reg_2200[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2169(9),
      I1 => add_ln371_reg_2194(9),
      O => \sub_ln378_reg_2200[15]_i_8_n_20\
    );
\sub_ln378_reg_2200[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2169(8),
      I1 => add_ln371_reg_2194(8),
      O => \sub_ln378_reg_2200[15]_i_9_n_20\
    );
\sub_ln378_reg_2200[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2169(23),
      I1 => add_ln371_reg_2194(23),
      O => \sub_ln378_reg_2200[23]_i_2_n_20\
    );
\sub_ln378_reg_2200[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2169(22),
      I1 => add_ln371_reg_2194(22),
      O => \sub_ln378_reg_2200[23]_i_3_n_20\
    );
\sub_ln378_reg_2200[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2169(21),
      I1 => add_ln371_reg_2194(21),
      O => \sub_ln378_reg_2200[23]_i_4_n_20\
    );
\sub_ln378_reg_2200[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2169(20),
      I1 => add_ln371_reg_2194(20),
      O => \sub_ln378_reg_2200[23]_i_5_n_20\
    );
\sub_ln378_reg_2200[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2169(19),
      I1 => add_ln371_reg_2194(19),
      O => \sub_ln378_reg_2200[23]_i_6_n_20\
    );
\sub_ln378_reg_2200[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2169(18),
      I1 => add_ln371_reg_2194(18),
      O => \sub_ln378_reg_2200[23]_i_7_n_20\
    );
\sub_ln378_reg_2200[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2169(17),
      I1 => add_ln371_reg_2194(17),
      O => \sub_ln378_reg_2200[23]_i_8_n_20\
    );
\sub_ln378_reg_2200[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2169(16),
      I1 => add_ln371_reg_2194(16),
      O => \sub_ln378_reg_2200[23]_i_9_n_20\
    );
\sub_ln378_reg_2200[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln371_reg_2194(31),
      I1 => add_ln347_reg_2169(31),
      O => \sub_ln378_reg_2200[31]_i_2_n_20\
    );
\sub_ln378_reg_2200[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2169(30),
      I1 => add_ln371_reg_2194(30),
      O => \sub_ln378_reg_2200[31]_i_3_n_20\
    );
\sub_ln378_reg_2200[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2169(29),
      I1 => add_ln371_reg_2194(29),
      O => \sub_ln378_reg_2200[31]_i_4_n_20\
    );
\sub_ln378_reg_2200[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2169(28),
      I1 => add_ln371_reg_2194(28),
      O => \sub_ln378_reg_2200[31]_i_5_n_20\
    );
\sub_ln378_reg_2200[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2169(27),
      I1 => add_ln371_reg_2194(27),
      O => \sub_ln378_reg_2200[31]_i_6_n_20\
    );
\sub_ln378_reg_2200[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2169(26),
      I1 => add_ln371_reg_2194(26),
      O => \sub_ln378_reg_2200[31]_i_7_n_20\
    );
\sub_ln378_reg_2200[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2169(25),
      I1 => add_ln371_reg_2194(25),
      O => \sub_ln378_reg_2200[31]_i_8_n_20\
    );
\sub_ln378_reg_2200[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2169(24),
      I1 => add_ln371_reg_2194(24),
      O => \sub_ln378_reg_2200[31]_i_9_n_20\
    );
\sub_ln378_reg_2200[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2169(7),
      I1 => add_ln371_reg_2194(7),
      O => \sub_ln378_reg_2200[7]_i_2_n_20\
    );
\sub_ln378_reg_2200[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2169(6),
      I1 => add_ln371_reg_2194(6),
      O => \sub_ln378_reg_2200[7]_i_3_n_20\
    );
\sub_ln378_reg_2200[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2169(5),
      I1 => add_ln371_reg_2194(5),
      O => \sub_ln378_reg_2200[7]_i_4_n_20\
    );
\sub_ln378_reg_2200[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2169(4),
      I1 => add_ln371_reg_2194(4),
      O => \sub_ln378_reg_2200[7]_i_5_n_20\
    );
\sub_ln378_reg_2200[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2169(3),
      I1 => add_ln371_reg_2194(3),
      O => \sub_ln378_reg_2200[7]_i_6_n_20\
    );
\sub_ln378_reg_2200[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2169(2),
      I1 => add_ln371_reg_2194(2),
      O => \sub_ln378_reg_2200[7]_i_7_n_20\
    );
\sub_ln378_reg_2200[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2169(1),
      I1 => add_ln371_reg_2194(1),
      O => \sub_ln378_reg_2200[7]_i_8_n_20\
    );
\sub_ln378_reg_2200[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2169(0),
      I1 => add_ln371_reg_2194(0),
      O => \sub_ln378_reg_2200[7]_i_9_n_20\
    );
\sub_ln378_reg_2200_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sub_ln378_fu_1725_p20_out(0),
      Q => sub_ln378_reg_2200(0),
      R => '0'
    );
\sub_ln378_reg_2200_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sub_ln378_fu_1725_p20_out(10),
      Q => sub_ln378_reg_2200(10),
      R => '0'
    );
\sub_ln378_reg_2200_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sub_ln378_fu_1725_p20_out(11),
      Q => sub_ln378_reg_2200(11),
      R => '0'
    );
\sub_ln378_reg_2200_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sub_ln378_fu_1725_p20_out(12),
      Q => sub_ln378_reg_2200(12),
      R => '0'
    );
\sub_ln378_reg_2200_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sub_ln378_fu_1725_p20_out(13),
      Q => sub_ln378_reg_2200(13),
      R => '0'
    );
\sub_ln378_reg_2200_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sub_ln378_fu_1725_p20_out(14),
      Q => sub_ln378_reg_2200(14),
      R => '0'
    );
\sub_ln378_reg_2200_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sub_ln378_fu_1725_p20_out(15),
      Q => sub_ln378_reg_2200(15),
      R => '0'
    );
\sub_ln378_reg_2200_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sub_ln378_reg_2200_reg[7]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \sub_ln378_reg_2200_reg[15]_i_1_n_20\,
      CO(6) => \sub_ln378_reg_2200_reg[15]_i_1_n_21\,
      CO(5) => \sub_ln378_reg_2200_reg[15]_i_1_n_22\,
      CO(4) => \sub_ln378_reg_2200_reg[15]_i_1_n_23\,
      CO(3) => \sub_ln378_reg_2200_reg[15]_i_1_n_24\,
      CO(2) => \sub_ln378_reg_2200_reg[15]_i_1_n_25\,
      CO(1) => \sub_ln378_reg_2200_reg[15]_i_1_n_26\,
      CO(0) => \sub_ln378_reg_2200_reg[15]_i_1_n_27\,
      DI(7 downto 0) => add_ln347_reg_2169(15 downto 8),
      O(7 downto 0) => sub_ln378_fu_1725_p20_out(15 downto 8),
      S(7) => \sub_ln378_reg_2200[15]_i_2_n_20\,
      S(6) => \sub_ln378_reg_2200[15]_i_3_n_20\,
      S(5) => \sub_ln378_reg_2200[15]_i_4_n_20\,
      S(4) => \sub_ln378_reg_2200[15]_i_5_n_20\,
      S(3) => \sub_ln378_reg_2200[15]_i_6_n_20\,
      S(2) => \sub_ln378_reg_2200[15]_i_7_n_20\,
      S(1) => \sub_ln378_reg_2200[15]_i_8_n_20\,
      S(0) => \sub_ln378_reg_2200[15]_i_9_n_20\
    );
\sub_ln378_reg_2200_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sub_ln378_fu_1725_p20_out(16),
      Q => sub_ln378_reg_2200(16),
      R => '0'
    );
\sub_ln378_reg_2200_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sub_ln378_fu_1725_p20_out(17),
      Q => sub_ln378_reg_2200(17),
      R => '0'
    );
\sub_ln378_reg_2200_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sub_ln378_fu_1725_p20_out(18),
      Q => sub_ln378_reg_2200(18),
      R => '0'
    );
\sub_ln378_reg_2200_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sub_ln378_fu_1725_p20_out(19),
      Q => sub_ln378_reg_2200(19),
      R => '0'
    );
\sub_ln378_reg_2200_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sub_ln378_fu_1725_p20_out(1),
      Q => sub_ln378_reg_2200(1),
      R => '0'
    );
\sub_ln378_reg_2200_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sub_ln378_fu_1725_p20_out(20),
      Q => sub_ln378_reg_2200(20),
      R => '0'
    );
\sub_ln378_reg_2200_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sub_ln378_fu_1725_p20_out(21),
      Q => sub_ln378_reg_2200(21),
      R => '0'
    );
\sub_ln378_reg_2200_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sub_ln378_fu_1725_p20_out(22),
      Q => sub_ln378_reg_2200(22),
      R => '0'
    );
\sub_ln378_reg_2200_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sub_ln378_fu_1725_p20_out(23),
      Q => sub_ln378_reg_2200(23),
      R => '0'
    );
\sub_ln378_reg_2200_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sub_ln378_reg_2200_reg[15]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \sub_ln378_reg_2200_reg[23]_i_1_n_20\,
      CO(6) => \sub_ln378_reg_2200_reg[23]_i_1_n_21\,
      CO(5) => \sub_ln378_reg_2200_reg[23]_i_1_n_22\,
      CO(4) => \sub_ln378_reg_2200_reg[23]_i_1_n_23\,
      CO(3) => \sub_ln378_reg_2200_reg[23]_i_1_n_24\,
      CO(2) => \sub_ln378_reg_2200_reg[23]_i_1_n_25\,
      CO(1) => \sub_ln378_reg_2200_reg[23]_i_1_n_26\,
      CO(0) => \sub_ln378_reg_2200_reg[23]_i_1_n_27\,
      DI(7 downto 0) => add_ln347_reg_2169(23 downto 16),
      O(7 downto 0) => sub_ln378_fu_1725_p20_out(23 downto 16),
      S(7) => \sub_ln378_reg_2200[23]_i_2_n_20\,
      S(6) => \sub_ln378_reg_2200[23]_i_3_n_20\,
      S(5) => \sub_ln378_reg_2200[23]_i_4_n_20\,
      S(4) => \sub_ln378_reg_2200[23]_i_5_n_20\,
      S(3) => \sub_ln378_reg_2200[23]_i_6_n_20\,
      S(2) => \sub_ln378_reg_2200[23]_i_7_n_20\,
      S(1) => \sub_ln378_reg_2200[23]_i_8_n_20\,
      S(0) => \sub_ln378_reg_2200[23]_i_9_n_20\
    );
\sub_ln378_reg_2200_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sub_ln378_fu_1725_p20_out(24),
      Q => sub_ln378_reg_2200(24),
      R => '0'
    );
\sub_ln378_reg_2200_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sub_ln378_fu_1725_p20_out(25),
      Q => sub_ln378_reg_2200(25),
      R => '0'
    );
\sub_ln378_reg_2200_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sub_ln378_fu_1725_p20_out(26),
      Q => sub_ln378_reg_2200(26),
      R => '0'
    );
\sub_ln378_reg_2200_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sub_ln378_fu_1725_p20_out(27),
      Q => sub_ln378_reg_2200(27),
      R => '0'
    );
\sub_ln378_reg_2200_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sub_ln378_fu_1725_p20_out(28),
      Q => sub_ln378_reg_2200(28),
      R => '0'
    );
\sub_ln378_reg_2200_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sub_ln378_fu_1725_p20_out(29),
      Q => sub_ln378_reg_2200(29),
      R => '0'
    );
\sub_ln378_reg_2200_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sub_ln378_fu_1725_p20_out(2),
      Q => sub_ln378_reg_2200(2),
      R => '0'
    );
\sub_ln378_reg_2200_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sub_ln378_fu_1725_p20_out(30),
      Q => sub_ln378_reg_2200(30),
      R => '0'
    );
\sub_ln378_reg_2200_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sub_ln378_fu_1725_p20_out(31),
      Q => sub_ln378_reg_2200(31),
      R => '0'
    );
\sub_ln378_reg_2200_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sub_ln378_reg_2200_reg[23]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \NLW_sub_ln378_reg_2200_reg[31]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \sub_ln378_reg_2200_reg[31]_i_1_n_21\,
      CO(5) => \sub_ln378_reg_2200_reg[31]_i_1_n_22\,
      CO(4) => \sub_ln378_reg_2200_reg[31]_i_1_n_23\,
      CO(3) => \sub_ln378_reg_2200_reg[31]_i_1_n_24\,
      CO(2) => \sub_ln378_reg_2200_reg[31]_i_1_n_25\,
      CO(1) => \sub_ln378_reg_2200_reg[31]_i_1_n_26\,
      CO(0) => \sub_ln378_reg_2200_reg[31]_i_1_n_27\,
      DI(7) => '0',
      DI(6 downto 0) => add_ln347_reg_2169(30 downto 24),
      O(7 downto 0) => sub_ln378_fu_1725_p20_out(31 downto 24),
      S(7) => \sub_ln378_reg_2200[31]_i_2_n_20\,
      S(6) => \sub_ln378_reg_2200[31]_i_3_n_20\,
      S(5) => \sub_ln378_reg_2200[31]_i_4_n_20\,
      S(4) => \sub_ln378_reg_2200[31]_i_5_n_20\,
      S(3) => \sub_ln378_reg_2200[31]_i_6_n_20\,
      S(2) => \sub_ln378_reg_2200[31]_i_7_n_20\,
      S(1) => \sub_ln378_reg_2200[31]_i_8_n_20\,
      S(0) => \sub_ln378_reg_2200[31]_i_9_n_20\
    );
\sub_ln378_reg_2200_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sub_ln378_fu_1725_p20_out(3),
      Q => sub_ln378_reg_2200(3),
      R => '0'
    );
\sub_ln378_reg_2200_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sub_ln378_fu_1725_p20_out(4),
      Q => sub_ln378_reg_2200(4),
      R => '0'
    );
\sub_ln378_reg_2200_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sub_ln378_fu_1725_p20_out(5),
      Q => sub_ln378_reg_2200(5),
      R => '0'
    );
\sub_ln378_reg_2200_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sub_ln378_fu_1725_p20_out(6),
      Q => sub_ln378_reg_2200(6),
      R => '0'
    );
\sub_ln378_reg_2200_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sub_ln378_fu_1725_p20_out(7),
      Q => sub_ln378_reg_2200(7),
      R => '0'
    );
\sub_ln378_reg_2200_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \sub_ln378_reg_2200_reg[7]_i_1_n_20\,
      CO(6) => \sub_ln378_reg_2200_reg[7]_i_1_n_21\,
      CO(5) => \sub_ln378_reg_2200_reg[7]_i_1_n_22\,
      CO(4) => \sub_ln378_reg_2200_reg[7]_i_1_n_23\,
      CO(3) => \sub_ln378_reg_2200_reg[7]_i_1_n_24\,
      CO(2) => \sub_ln378_reg_2200_reg[7]_i_1_n_25\,
      CO(1) => \sub_ln378_reg_2200_reg[7]_i_1_n_26\,
      CO(0) => \sub_ln378_reg_2200_reg[7]_i_1_n_27\,
      DI(7 downto 0) => add_ln347_reg_2169(7 downto 0),
      O(7 downto 0) => sub_ln378_fu_1725_p20_out(7 downto 0),
      S(7) => \sub_ln378_reg_2200[7]_i_2_n_20\,
      S(6) => \sub_ln378_reg_2200[7]_i_3_n_20\,
      S(5) => \sub_ln378_reg_2200[7]_i_4_n_20\,
      S(4) => \sub_ln378_reg_2200[7]_i_5_n_20\,
      S(3) => \sub_ln378_reg_2200[7]_i_6_n_20\,
      S(2) => \sub_ln378_reg_2200[7]_i_7_n_20\,
      S(1) => \sub_ln378_reg_2200[7]_i_8_n_20\,
      S(0) => \sub_ln378_reg_2200[7]_i_9_n_20\
    );
\sub_ln378_reg_2200_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sub_ln378_fu_1725_p20_out(8),
      Q => sub_ln378_reg_2200(8),
      R => '0'
    );
\sub_ln378_reg_2200_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sub_ln378_fu_1725_p20_out(9),
      Q => sub_ln378_reg_2200(9),
      R => '0'
    );
\tmp_17_reg_2152_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \tmp_product__3\(63),
      Q => tmp_17_reg_2152,
      R => '0'
    );
\tmp_20_reg_2183_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \tmp_product__3\(63),
      Q => tmp_20_reg_2183,
      R => '0'
    );
\tmp_product__14_carry__3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000470047000000"
    )
        port map (
      I0 => q0(29),
      I1 => grp_decode_fu_399_xout2_ap_vld,
      I2 => sext_ln386_fu_1767_p1(29),
      I3 => mul_32s_7s_39_1_1_U115_n_22,
      I4 => grp_fu_474_p0(30),
      I5 => mul_32s_7s_39_1_1_U115_n_21,
      O => \tmp_product__14_carry__3_i_1__0_n_20\
    );
\tmp_product__14_carry__3_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E00008E"
    )
        port map (
      I0 => mul_32s_7s_39_1_1_U115_n_20,
      I1 => mul_32s_7s_39_1_1_U115_n_23,
      I2 => grp_fu_474_p0(28),
      I3 => grp_fu_474_p0(29),
      I4 => mul_32s_7s_39_1_1_U115_n_22,
      O => \tmp_product__14_carry__3_i_2__0_n_20\
    );
\tmp_product__14_carry__3_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33553355F3FFF355"
    )
        port map (
      I0 => sext_ln386_fu_1767_p1(31),
      I1 => q0(31),
      I2 => q0(30),
      I3 => grp_decode_fu_399_xout2_ap_vld,
      I4 => sext_ln386_fu_1767_p1(30),
      I5 => mul_32s_7s_39_1_1_U115_n_21,
      O => \tmp_product__14_carry__3_i_3__0_n_20\
    );
\tmp_product__14_carry__3_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A659A9A9A656565"
    )
        port map (
      I0 => \tmp_product__14_carry__3_i_1__0_n_20\,
      I1 => mul_32s_7s_39_1_1_U115_n_21,
      I2 => grp_fu_474_p0(30),
      I3 => q0(31),
      I4 => grp_decode_fu_399_xout2_ap_vld,
      I5 => sext_ln386_fu_1767_p1(31),
      O => \tmp_product__14_carry__3_i_4__0_n_20\
    );
\tmp_product__14_carry__3_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4FF00D42B00FF2B"
    )
        port map (
      I0 => grp_fu_474_p0(28),
      I1 => mul_32s_7s_39_1_1_U115_n_23,
      I2 => mul_32s_7s_39_1_1_U115_n_20,
      I3 => grp_fu_474_p0(29),
      I4 => mul_32s_7s_39_1_1_U115_n_22,
      I5 => \tmp_product__14_carry__3_i_7__0_n_20\,
      O => \tmp_product__14_carry__3_i_5__0_n_20\
    );
\tmp_product__14_carry__3_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(30),
      I1 => grp_decode_fu_399_xout2_ap_vld,
      I2 => sext_ln386_fu_1767_p1(30),
      O => grp_fu_474_p0(30)
    );
\tmp_product__14_carry__3_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => mul_32s_7s_39_1_1_U115_n_21,
      I1 => sext_ln386_fu_1767_p1(30),
      I2 => grp_decode_fu_399_xout2_ap_vld,
      I3 => q0(30),
      O => \tmp_product__14_carry__3_i_7__0_n_20\
    );
\tmp_product_i_15__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => idx_fu_250_reg(2),
      I1 => idx_fu_250_reg(1),
      I2 => \q0_reg[1]\,
      I3 => \q1_reg[8]_0\(0),
      I4 => \q1_reg[8]_0\(1),
      O => h_address0(2)
    );
\tmp_product_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFF000000"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => ap_CS_fsm_state10,
      I2 => grp_decode_fu_399_h_ce0,
      I3 => \q0_reg[0]\(3),
      I4 => ram_reg_bram_0(0),
      I5 => \q0_reg[1]\,
      O => \^ceb2\
    );
\tmp_product_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => grp_decode_fu_399_h_ce0,
      I1 => \q0_reg[1]\,
      I2 => \q1_reg[1]\(0),
      I3 => ram_reg_bram_0(1),
      O => \^cea2\
    );
\trunc_ln12_reg_2119_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \trunc_ln12_reg_2119_reg[3]_1\(0),
      Q => \^trunc_ln12_reg_2119_reg[3]_0\(0),
      R => '0'
    );
\trunc_ln12_reg_2119_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \trunc_ln12_reg_2119_reg[3]_1\(1),
      Q => \^trunc_ln12_reg_2119_reg[3]_0\(1),
      R => '0'
    );
\trunc_ln12_reg_2119_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \trunc_ln12_reg_2119_reg[3]_1\(2),
      Q => \^trunc_ln12_reg_2119_reg[3]_0\(2),
      R => '0'
    );
\trunc_ln12_reg_2119_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \trunc_ln12_reg_2119_reg[3]_1\(3),
      Q => \^trunc_ln12_reg_2119_reg[3]_0\(3),
      R => '0'
    );
\trunc_ln15_reg_2101_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln15_reg_2101_reg[1]_0\(0),
      Q => trunc_ln15_reg_2101(0),
      R => '0'
    );
\trunc_ln15_reg_2101_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln15_reg_2101_reg[1]_0\(1),
      Q => trunc_ln15_reg_2101(1),
      R => '0'
    );
\trunc_ln405_reg_2250_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => idx121_fu_266_reg(0),
      Q => trunc_ln405_reg_2250(0),
      R => '0'
    );
\trunc_ln405_reg_2250_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => idx121_fu_266_reg(1),
      Q => trunc_ln405_reg_2250(1),
      R => '0'
    );
\trunc_ln405_reg_2250_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => idx121_fu_266_reg(2),
      Q => trunc_ln405_reg_2250(2),
      R => '0'
    );
\trunc_ln405_reg_2250_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => idx121_fu_266_reg(3),
      Q => trunc_ln405_reg_2250(3),
      R => '0'
    );
\trunc_ln522_2_reg_2129[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => sext_ln617_fu_805_p1(11),
      I1 => \trunc_ln522_2_reg_2129_reg[3]_i_2_n_21\,
      I2 => \trunc_ln522_2_reg_2129[2]_i_2_n_20\,
      O => select_ln624_fu_835_p3(11)
    );
\trunc_ln522_2_reg_2129[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => sext_ln617_fu_805_p1(12),
      I1 => \trunc_ln522_2_reg_2129_reg[3]_i_2_n_21\,
      I2 => \trunc_ln522_2_reg_2129[2]_i_2_n_20\,
      O => select_ln624_fu_835_p3(12)
    );
\trunc_ln522_2_reg_2129[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \trunc_ln522_2_reg_2129[2]_i_2_n_20\,
      I1 => \trunc_ln522_2_reg_2129_reg[3]_i_2_n_21\,
      I2 => sext_ln617_fu_805_p1(13),
      O => select_ln624_fu_835_p3(13)
    );
\trunc_ln522_2_reg_2129[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEECECECECECECEC"
    )
        port map (
      I0 => sext_ln617_fu_805_p1(14),
      I1 => sext_ln617_fu_805_p1(15),
      I2 => sext_ln617_fu_805_p1(13),
      I3 => sext_ln617_fu_805_p1(11),
      I4 => \trunc_ln522_2_reg_2129[2]_i_3_n_20\,
      I5 => \trunc_ln522_2_reg_2129[2]_i_4_n_20\,
      O => \trunc_ln522_2_reg_2129[2]_i_2_n_20\
    );
\trunc_ln522_2_reg_2129[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \trunc_ln522_2_reg_2129_reg[3]_i_2_n_21\,
      I1 => sext_ln617_fu_805_p1(12),
      O => \trunc_ln522_2_reg_2129[2]_i_3_n_20\
    );
\trunc_ln522_2_reg_2129[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE0F0FFFFFFFF"
    )
        port map (
      I0 => sext_ln617_fu_805_p1(3),
      I1 => sext_ln617_fu_805_p1(2),
      I2 => \trunc_ln522_2_reg_2129_reg[3]_i_2_n_21\,
      I3 => sext_ln618_fu_778_p1(1),
      I4 => \trunc_ln522_2_reg_2129[2]_i_5_n_20\,
      I5 => \trunc_ln522_2_reg_2129[2]_i_6_n_20\,
      O => \trunc_ln522_2_reg_2129[2]_i_4_n_20\
    );
\trunc_ln522_2_reg_2129[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0E0"
    )
        port map (
      I0 => sext_ln617_fu_805_p1(7),
      I1 => sext_ln617_fu_805_p1(6),
      I2 => \trunc_ln522_2_reg_2129_reg[3]_i_2_n_21\,
      I3 => sext_ln617_fu_805_p1(4),
      I4 => sext_ln617_fu_805_p1(5),
      O => \trunc_ln522_2_reg_2129[2]_i_5_n_20\
    );
\trunc_ln522_2_reg_2129[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F0F1F"
    )
        port map (
      I0 => sext_ln618_fu_778_p1(0),
      I1 => sext_ln617_fu_805_p1(10),
      I2 => \trunc_ln522_2_reg_2129_reg[3]_i_2_n_21\,
      I3 => sext_ln617_fu_805_p1(9),
      I4 => sext_ln617_fu_805_p1(8),
      O => \trunc_ln522_2_reg_2129[2]_i_6_n_20\
    );
\trunc_ln522_2_reg_2129[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \trunc_ln522_2_reg_2129_reg[3]_i_2_n_21\,
      I1 => sext_ln617_fu_805_p1(14),
      I2 => sext_ln617_fu_805_p1(15),
      O => select_ln624_fu_835_p3(14)
    );
\trunc_ln522_2_reg_2129[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln15_reg_2101(0),
      I1 => sext_ln618_fu_778_p1(10),
      O => \trunc_ln522_2_reg_2129[3]_i_10_n_20\
    );
\trunc_ln522_2_reg_2129[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln15_reg_2101(0),
      I1 => sext_ln618_fu_778_p1(11),
      O => \trunc_ln522_2_reg_2129[3]_i_9_n_20\
    );
\trunc_ln522_2_reg_2129_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => select_ln624_fu_835_p3(11),
      Q => \^trunc_ln522_2_reg_2129_reg[3]_0\(0),
      R => '0'
    );
\trunc_ln522_2_reg_2129_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => select_ln624_fu_835_p3(12),
      Q => \^trunc_ln522_2_reg_2129_reg[3]_0\(1),
      R => '0'
    );
\trunc_ln522_2_reg_2129_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => select_ln624_fu_835_p3(13),
      Q => \^trunc_ln522_2_reg_2129_reg[3]_0\(2),
      R => '0'
    );
\trunc_ln522_2_reg_2129_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => select_ln624_fu_835_p3(14),
      Q => \^trunc_ln522_2_reg_2129_reg[3]_0\(3),
      R => '0'
    );
\trunc_ln522_2_reg_2129_reg[3]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_nbh_reg[9]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \NLW_trunc_ln522_2_reg_2129_reg[3]_i_2_CO_UNCONNECTED\(7),
      CO(6) => \trunc_ln522_2_reg_2129_reg[3]_i_2_n_21\,
      CO(5) => \NLW_trunc_ln522_2_reg_2129_reg[3]_i_2_CO_UNCONNECTED\(5),
      CO(4) => \trunc_ln522_2_reg_2129_reg[3]_i_2_n_23\,
      CO(3) => \trunc_ln522_2_reg_2129_reg[3]_i_2_n_24\,
      CO(2) => \trunc_ln522_2_reg_2129_reg[3]_i_2_n_25\,
      CO(1) => \trunc_ln522_2_reg_2129_reg[3]_i_2_n_26\,
      CO(0) => \trunc_ln522_2_reg_2129_reg[3]_i_2_n_27\,
      DI(7 downto 6) => B"00",
      DI(5 downto 2) => sext_ln618_fu_778_p1(14 downto 11),
      DI(1) => mux_1_1(12),
      DI(0) => trunc_ln15_reg_2101(0),
      O(7 downto 6) => \NLW_trunc_ln522_2_reg_2129_reg[3]_i_2_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => sext_ln617_fu_805_p1(15 downto 10),
      S(7 downto 6) => B"01",
      S(5 downto 2) => \dec_nbh_reg[13]\(3 downto 0),
      S(1) => \trunc_ln522_2_reg_2129[3]_i_9_n_20\,
      S(0) => \trunc_ln522_2_reg_2129[3]_i_10_n_20\
    );
\xa1_2_fu_258[15]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln378_fu_1725_p20_out(0),
      O => \xa1_2_fu_258[15]_i_19_n_20\
    );
\xa1_2_fu_258[15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_1725_p20_out(4),
      I1 => sub_ln378_fu_1725_p20_out(6),
      O => \xa1_2_fu_258[15]_i_20_n_20\
    );
\xa1_2_fu_258[15]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_1725_p20_out(3),
      I1 => sub_ln378_fu_1725_p20_out(5),
      O => \xa1_2_fu_258[15]_i_21_n_20\
    );
\xa1_2_fu_258[15]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_1725_p20_out(2),
      I1 => sub_ln378_fu_1725_p20_out(4),
      O => \xa1_2_fu_258[15]_i_22_n_20\
    );
\xa1_2_fu_258[15]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_1725_p20_out(1),
      I1 => sub_ln378_fu_1725_p20_out(3),
      O => \xa1_2_fu_258[15]_i_23_n_20\
    );
\xa1_2_fu_258[15]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_1725_p20_out(0),
      I1 => sub_ln378_fu_1725_p20_out(2),
      O => \xa1_2_fu_258[15]_i_24_n_20\
    );
\xa1_2_fu_258[15]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln378_fu_1725_p20_out(1),
      O => \xa1_2_fu_258[15]_i_25_n_20\
    );
\xa1_2_fu_258[23]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_1725_p20_out(12),
      I1 => sub_ln378_fu_1725_p20_out(14),
      O => \xa1_2_fu_258[23]_i_19_n_20\
    );
\xa1_2_fu_258[23]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_1725_p20_out(11),
      I1 => sub_ln378_fu_1725_p20_out(13),
      O => \xa1_2_fu_258[23]_i_20_n_20\
    );
\xa1_2_fu_258[23]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_1725_p20_out(10),
      I1 => sub_ln378_fu_1725_p20_out(12),
      O => \xa1_2_fu_258[23]_i_21_n_20\
    );
\xa1_2_fu_258[23]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_1725_p20_out(9),
      I1 => sub_ln378_fu_1725_p20_out(11),
      O => \xa1_2_fu_258[23]_i_22_n_20\
    );
\xa1_2_fu_258[23]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_1725_p20_out(8),
      I1 => sub_ln378_fu_1725_p20_out(10),
      O => \xa1_2_fu_258[23]_i_23_n_20\
    );
\xa1_2_fu_258[23]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_1725_p20_out(7),
      I1 => sub_ln378_fu_1725_p20_out(9),
      O => \xa1_2_fu_258[23]_i_24_n_20\
    );
\xa1_2_fu_258[23]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_1725_p20_out(6),
      I1 => sub_ln378_fu_1725_p20_out(8),
      O => \xa1_2_fu_258[23]_i_25_n_20\
    );
\xa1_2_fu_258[23]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_1725_p20_out(5),
      I1 => sub_ln378_fu_1725_p20_out(7),
      O => \xa1_2_fu_258[23]_i_26_n_20\
    );
\xa1_2_fu_258[31]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_1725_p20_out(20),
      I1 => sub_ln378_fu_1725_p20_out(22),
      O => \xa1_2_fu_258[31]_i_19_n_20\
    );
\xa1_2_fu_258[31]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_1725_p20_out(19),
      I1 => sub_ln378_fu_1725_p20_out(21),
      O => \xa1_2_fu_258[31]_i_20_n_20\
    );
\xa1_2_fu_258[31]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_1725_p20_out(18),
      I1 => sub_ln378_fu_1725_p20_out(20),
      O => \xa1_2_fu_258[31]_i_21_n_20\
    );
\xa1_2_fu_258[31]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_1725_p20_out(17),
      I1 => sub_ln378_fu_1725_p20_out(19),
      O => \xa1_2_fu_258[31]_i_22_n_20\
    );
\xa1_2_fu_258[31]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_1725_p20_out(16),
      I1 => sub_ln378_fu_1725_p20_out(18),
      O => \xa1_2_fu_258[31]_i_23_n_20\
    );
\xa1_2_fu_258[31]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_1725_p20_out(15),
      I1 => sub_ln378_fu_1725_p20_out(17),
      O => \xa1_2_fu_258[31]_i_24_n_20\
    );
\xa1_2_fu_258[31]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_1725_p20_out(14),
      I1 => sub_ln378_fu_1725_p20_out(16),
      O => \xa1_2_fu_258[31]_i_25_n_20\
    );
\xa1_2_fu_258[31]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_1725_p20_out(13),
      I1 => sub_ln378_fu_1725_p20_out(15),
      O => \xa1_2_fu_258[31]_i_26_n_20\
    );
\xa1_2_fu_258[39]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_1725_p20_out(28),
      I1 => sub_ln378_fu_1725_p20_out(30),
      O => \xa1_2_fu_258[39]_i_19_n_20\
    );
\xa1_2_fu_258[39]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_1725_p20_out(27),
      I1 => sub_ln378_fu_1725_p20_out(29),
      O => \xa1_2_fu_258[39]_i_20_n_20\
    );
\xa1_2_fu_258[39]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_1725_p20_out(26),
      I1 => sub_ln378_fu_1725_p20_out(28),
      O => \xa1_2_fu_258[39]_i_21_n_20\
    );
\xa1_2_fu_258[39]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_1725_p20_out(25),
      I1 => sub_ln378_fu_1725_p20_out(27),
      O => \xa1_2_fu_258[39]_i_22_n_20\
    );
\xa1_2_fu_258[39]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_1725_p20_out(24),
      I1 => sub_ln378_fu_1725_p20_out(26),
      O => \xa1_2_fu_258[39]_i_23_n_20\
    );
\xa1_2_fu_258[39]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_1725_p20_out(23),
      I1 => sub_ln378_fu_1725_p20_out(25),
      O => \xa1_2_fu_258[39]_i_24_n_20\
    );
\xa1_2_fu_258[39]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_1725_p20_out(22),
      I1 => sub_ln378_fu_1725_p20_out(24),
      O => \xa1_2_fu_258[39]_i_25_n_20\
    );
\xa1_2_fu_258[39]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_1725_p20_out(21),
      I1 => sub_ln378_fu_1725_p20_out(23),
      O => \xa1_2_fu_258[39]_i_26_n_20\
    );
\xa1_2_fu_258[45]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_1725_p20_out(30),
      I1 => sub_ln378_fu_1725_p20_out(31),
      O => \xa1_2_fu_258[45]_i_14_n_20\
    );
\xa1_2_fu_258[45]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_1725_p20_out(31),
      I1 => sub_ln378_fu_1725_p20_out(30),
      O => \xa1_2_fu_258[45]_i_15_n_20\
    );
\xa1_2_fu_258[45]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_1725_p20_out(31),
      I1 => sub_ln378_fu_1725_p20_out(29),
      O => \xa1_2_fu_258[45]_i_16_n_20\
    );
\xa1_2_fu_258_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_157,
      Q => xa1_2_fu_258(0),
      R => '0'
    );
\xa1_2_fu_258_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_147,
      Q => xa1_2_fu_258(10),
      R => '0'
    );
\xa1_2_fu_258_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_146,
      Q => xa1_2_fu_258(11),
      R => '0'
    );
\xa1_2_fu_258_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_145,
      Q => xa1_2_fu_258(12),
      R => '0'
    );
\xa1_2_fu_258_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_144,
      Q => xa1_2_fu_258(13),
      R => '0'
    );
\xa1_2_fu_258_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_143,
      Q => xa1_2_fu_258(14),
      R => '0'
    );
\xa1_2_fu_258_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_142,
      Q => xa1_2_fu_258(15),
      R => '0'
    );
\xa1_2_fu_258_reg[15]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \xa1_2_fu_258_reg[15]_i_18_n_20\,
      CO(6) => \xa1_2_fu_258_reg[15]_i_18_n_21\,
      CO(5) => \xa1_2_fu_258_reg[15]_i_18_n_22\,
      CO(4) => \xa1_2_fu_258_reg[15]_i_18_n_23\,
      CO(3) => \xa1_2_fu_258_reg[15]_i_18_n_24\,
      CO(2) => \xa1_2_fu_258_reg[15]_i_18_n_25\,
      CO(1) => \xa1_2_fu_258_reg[15]_i_18_n_26\,
      CO(0) => \xa1_2_fu_258_reg[15]_i_18_n_27\,
      DI(7 downto 3) => sub_ln378_fu_1725_p20_out(4 downto 0),
      DI(2) => '0',
      DI(1) => \xa1_2_fu_258[15]_i_19_n_20\,
      DI(0) => '0',
      O(7 downto 1) => sext_ln333_fu_1763_p1(8 downto 2),
      O(0) => \NLW_xa1_2_fu_258_reg[15]_i_18_O_UNCONNECTED\(0),
      S(7) => \xa1_2_fu_258[15]_i_20_n_20\,
      S(6) => \xa1_2_fu_258[15]_i_21_n_20\,
      S(5) => \xa1_2_fu_258[15]_i_22_n_20\,
      S(4) => \xa1_2_fu_258[15]_i_23_n_20\,
      S(3) => \xa1_2_fu_258[15]_i_24_n_20\,
      S(2) => \xa1_2_fu_258[15]_i_25_n_20\,
      S(1) => sub_ln378_fu_1725_p20_out(0),
      S(0) => '0'
    );
\xa1_2_fu_258_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_141,
      Q => xa1_2_fu_258(16),
      R => '0'
    );
\xa1_2_fu_258_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_140,
      Q => xa1_2_fu_258(17),
      R => '0'
    );
\xa1_2_fu_258_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_139,
      Q => xa1_2_fu_258(18),
      R => '0'
    );
\xa1_2_fu_258_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_138,
      Q => xa1_2_fu_258(19),
      R => '0'
    );
\xa1_2_fu_258_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_156,
      Q => xa1_2_fu_258(1),
      R => '0'
    );
\xa1_2_fu_258_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_137,
      Q => xa1_2_fu_258(20),
      R => '0'
    );
\xa1_2_fu_258_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_136,
      Q => xa1_2_fu_258(21),
      R => '0'
    );
\xa1_2_fu_258_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_135,
      Q => xa1_2_fu_258(22),
      R => '0'
    );
\xa1_2_fu_258_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_134,
      Q => xa1_2_fu_258(23),
      R => '0'
    );
\xa1_2_fu_258_reg[23]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa1_2_fu_258_reg[15]_i_18_n_20\,
      CI_TOP => '0',
      CO(7) => \xa1_2_fu_258_reg[23]_i_18_n_20\,
      CO(6) => \xa1_2_fu_258_reg[23]_i_18_n_21\,
      CO(5) => \xa1_2_fu_258_reg[23]_i_18_n_22\,
      CO(4) => \xa1_2_fu_258_reg[23]_i_18_n_23\,
      CO(3) => \xa1_2_fu_258_reg[23]_i_18_n_24\,
      CO(2) => \xa1_2_fu_258_reg[23]_i_18_n_25\,
      CO(1) => \xa1_2_fu_258_reg[23]_i_18_n_26\,
      CO(0) => \xa1_2_fu_258_reg[23]_i_18_n_27\,
      DI(7 downto 0) => sub_ln378_fu_1725_p20_out(12 downto 5),
      O(7 downto 0) => sext_ln333_fu_1763_p1(16 downto 9),
      S(7) => \xa1_2_fu_258[23]_i_19_n_20\,
      S(6) => \xa1_2_fu_258[23]_i_20_n_20\,
      S(5) => \xa1_2_fu_258[23]_i_21_n_20\,
      S(4) => \xa1_2_fu_258[23]_i_22_n_20\,
      S(3) => \xa1_2_fu_258[23]_i_23_n_20\,
      S(2) => \xa1_2_fu_258[23]_i_24_n_20\,
      S(1) => \xa1_2_fu_258[23]_i_25_n_20\,
      S(0) => \xa1_2_fu_258[23]_i_26_n_20\
    );
\xa1_2_fu_258_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_133,
      Q => xa1_2_fu_258(24),
      R => '0'
    );
\xa1_2_fu_258_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_132,
      Q => xa1_2_fu_258(25),
      R => '0'
    );
\xa1_2_fu_258_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_131,
      Q => xa1_2_fu_258(26),
      R => '0'
    );
\xa1_2_fu_258_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_130,
      Q => xa1_2_fu_258(27),
      R => '0'
    );
\xa1_2_fu_258_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_129,
      Q => xa1_2_fu_258(28),
      R => '0'
    );
\xa1_2_fu_258_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_128,
      Q => xa1_2_fu_258(29),
      R => '0'
    );
\xa1_2_fu_258_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_155,
      Q => xa1_2_fu_258(2),
      R => '0'
    );
\xa1_2_fu_258_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_127,
      Q => xa1_2_fu_258(30),
      R => '0'
    );
\xa1_2_fu_258_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_126,
      Q => xa1_2_fu_258(31),
      R => '0'
    );
\xa1_2_fu_258_reg[31]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa1_2_fu_258_reg[23]_i_18_n_20\,
      CI_TOP => '0',
      CO(7) => \xa1_2_fu_258_reg[31]_i_18_n_20\,
      CO(6) => \xa1_2_fu_258_reg[31]_i_18_n_21\,
      CO(5) => \xa1_2_fu_258_reg[31]_i_18_n_22\,
      CO(4) => \xa1_2_fu_258_reg[31]_i_18_n_23\,
      CO(3) => \xa1_2_fu_258_reg[31]_i_18_n_24\,
      CO(2) => \xa1_2_fu_258_reg[31]_i_18_n_25\,
      CO(1) => \xa1_2_fu_258_reg[31]_i_18_n_26\,
      CO(0) => \xa1_2_fu_258_reg[31]_i_18_n_27\,
      DI(7 downto 0) => sub_ln378_fu_1725_p20_out(20 downto 13),
      O(7 downto 0) => sext_ln333_fu_1763_p1(24 downto 17),
      S(7) => \xa1_2_fu_258[31]_i_19_n_20\,
      S(6) => \xa1_2_fu_258[31]_i_20_n_20\,
      S(5) => \xa1_2_fu_258[31]_i_21_n_20\,
      S(4) => \xa1_2_fu_258[31]_i_22_n_20\,
      S(3) => \xa1_2_fu_258[31]_i_23_n_20\,
      S(2) => \xa1_2_fu_258[31]_i_24_n_20\,
      S(1) => \xa1_2_fu_258[31]_i_25_n_20\,
      S(0) => \xa1_2_fu_258[31]_i_26_n_20\
    );
\xa1_2_fu_258_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_125,
      Q => xa1_2_fu_258(32),
      R => '0'
    );
\xa1_2_fu_258_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_124,
      Q => xa1_2_fu_258(33),
      R => '0'
    );
\xa1_2_fu_258_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_123,
      Q => xa1_2_fu_258(34),
      R => '0'
    );
\xa1_2_fu_258_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_122,
      Q => xa1_2_fu_258(35),
      R => '0'
    );
\xa1_2_fu_258_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_121,
      Q => xa1_2_fu_258(36),
      R => '0'
    );
\xa1_2_fu_258_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_120,
      Q => xa1_2_fu_258(37),
      R => '0'
    );
\xa1_2_fu_258_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_119,
      Q => xa1_2_fu_258(38),
      R => '0'
    );
\xa1_2_fu_258_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_118,
      Q => xa1_2_fu_258(39),
      R => '0'
    );
\xa1_2_fu_258_reg[39]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa1_2_fu_258_reg[31]_i_18_n_20\,
      CI_TOP => '0',
      CO(7) => \xa1_2_fu_258_reg[39]_i_18_n_20\,
      CO(6) => \xa1_2_fu_258_reg[39]_i_18_n_21\,
      CO(5) => \xa1_2_fu_258_reg[39]_i_18_n_22\,
      CO(4) => \xa1_2_fu_258_reg[39]_i_18_n_23\,
      CO(3) => \xa1_2_fu_258_reg[39]_i_18_n_24\,
      CO(2) => \xa1_2_fu_258_reg[39]_i_18_n_25\,
      CO(1) => \xa1_2_fu_258_reg[39]_i_18_n_26\,
      CO(0) => \xa1_2_fu_258_reg[39]_i_18_n_27\,
      DI(7 downto 0) => sub_ln378_fu_1725_p20_out(28 downto 21),
      O(7 downto 0) => sext_ln333_fu_1763_p1(32 downto 25),
      S(7) => \xa1_2_fu_258[39]_i_19_n_20\,
      S(6) => \xa1_2_fu_258[39]_i_20_n_20\,
      S(5) => \xa1_2_fu_258[39]_i_21_n_20\,
      S(4) => \xa1_2_fu_258[39]_i_22_n_20\,
      S(3) => \xa1_2_fu_258[39]_i_23_n_20\,
      S(2) => \xa1_2_fu_258[39]_i_24_n_20\,
      S(1) => \xa1_2_fu_258[39]_i_25_n_20\,
      S(0) => \xa1_2_fu_258[39]_i_26_n_20\
    );
\xa1_2_fu_258_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_154,
      Q => xa1_2_fu_258(3),
      R => '0'
    );
\xa1_2_fu_258_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_117,
      Q => xa1_2_fu_258(40),
      R => '0'
    );
\xa1_2_fu_258_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_116,
      Q => xa1_2_fu_258(41),
      R => '0'
    );
\xa1_2_fu_258_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_115,
      Q => xa1_2_fu_258(42),
      R => '0'
    );
\xa1_2_fu_258_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_114,
      Q => xa1_2_fu_258(43),
      R => '0'
    );
\xa1_2_fu_258_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_113,
      Q => xa1_2_fu_258(44),
      R => '0'
    );
\xa1_2_fu_258_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_112,
      Q => xa1_2_fu_258(45),
      R => '0'
    );
\xa1_2_fu_258_reg[45]_i_13\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa1_2_fu_258_reg[39]_i_18_n_20\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_xa1_2_fu_258_reg[45]_i_13_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \xa1_2_fu_258_reg[45]_i_13_n_25\,
      CO(1) => \xa1_2_fu_258_reg[45]_i_13_n_26\,
      CO(0) => \xa1_2_fu_258_reg[45]_i_13_n_27\,
      DI(7 downto 3) => B"00000",
      DI(2) => sub_ln378_fu_1725_p20_out(30),
      DI(1) => sub_ln378_fu_1725_p20_out(31),
      DI(0) => sub_ln378_fu_1725_p20_out(29),
      O(7 downto 4) => \NLW_xa1_2_fu_258_reg[45]_i_13_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => sext_ln333_fu_1763_p1(36 downto 33),
      S(7 downto 3) => B"00001",
      S(2) => \xa1_2_fu_258[45]_i_14_n_20\,
      S(1) => \xa1_2_fu_258[45]_i_15_n_20\,
      S(0) => \xa1_2_fu_258[45]_i_16_n_20\
    );
\xa1_2_fu_258_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_153,
      Q => xa1_2_fu_258(4),
      R => '0'
    );
\xa1_2_fu_258_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_152,
      Q => xa1_2_fu_258(5),
      R => '0'
    );
\xa1_2_fu_258_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_151,
      Q => xa1_2_fu_258(6),
      R => '0'
    );
\xa1_2_fu_258_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_150,
      Q => xa1_2_fu_258(7),
      R => '0'
    );
\xa1_2_fu_258_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_149,
      Q => xa1_2_fu_258(8),
      R => '0'
    );
\xa1_2_fu_258_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => grp_upzero_fu_443_n_148,
      Q => xa1_2_fu_258(9),
      R => '0'
    );
\xa2_2_fu_254_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_40,
      Q => \xa2_2_fu_254_reg_n_20_[0]\,
      R => '0'
    );
\xa2_2_fu_254_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_46,
      Q => \^xa2_2_fu_254_reg[35]_0\(8),
      R => '0'
    );
\xa2_2_fu_254_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_45,
      Q => \^xa2_2_fu_254_reg[35]_0\(9),
      R => '0'
    );
\xa2_2_fu_254_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_44,
      Q => \^xa2_2_fu_254_reg[35]_0\(10),
      R => '0'
    );
\xa2_2_fu_254_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_43,
      Q => \^xa2_2_fu_254_reg[35]_0\(11),
      R => '0'
    );
\xa2_2_fu_254_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_42,
      Q => \^xa2_2_fu_254_reg[35]_0\(12),
      R => '0'
    );
\xa2_2_fu_254_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_41,
      Q => \^xa2_2_fu_254_reg[35]_0\(13),
      R => '0'
    );
\xa2_2_fu_254_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_56,
      Q => \^xa2_2_fu_254_reg[35]_0\(14),
      R => '0'
    );
\xa2_2_fu_254_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_55,
      Q => \^xa2_2_fu_254_reg[35]_0\(15),
      R => '0'
    );
\xa2_2_fu_254_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_54,
      Q => \^xa2_2_fu_254_reg[35]_0\(16),
      R => '0'
    );
\xa2_2_fu_254_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_53,
      Q => \^xa2_2_fu_254_reg[35]_0\(17),
      R => '0'
    );
\xa2_2_fu_254_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_39,
      Q => \xa2_2_fu_254_reg_n_20_[1]\,
      R => '0'
    );
\xa2_2_fu_254_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_52,
      Q => \^xa2_2_fu_254_reg[35]_0\(18),
      R => '0'
    );
\xa2_2_fu_254_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_51,
      Q => \^xa2_2_fu_254_reg[35]_0\(19),
      R => '0'
    );
\xa2_2_fu_254_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_50,
      Q => \^xa2_2_fu_254_reg[35]_0\(20),
      R => '0'
    );
\xa2_2_fu_254_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_49,
      Q => \^xa2_2_fu_254_reg[35]_0\(21),
      R => '0'
    );
\xa2_2_fu_254_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_64,
      Q => \^xa2_2_fu_254_reg[35]_0\(22),
      R => '0'
    );
\xa2_2_fu_254_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_63,
      Q => \^xa2_2_fu_254_reg[35]_0\(23),
      R => '0'
    );
\xa2_2_fu_254_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_62,
      Q => \^xa2_2_fu_254_reg[35]_0\(24),
      R => '0'
    );
\xa2_2_fu_254_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_61,
      Q => \^xa2_2_fu_254_reg[35]_0\(25),
      R => '0'
    );
\xa2_2_fu_254_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_60,
      Q => \^xa2_2_fu_254_reg[35]_0\(26),
      R => '0'
    );
\xa2_2_fu_254_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_59,
      Q => \^xa2_2_fu_254_reg[35]_0\(27),
      R => '0'
    );
\xa2_2_fu_254_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_38,
      Q => \^xa2_2_fu_254_reg[35]_0\(0),
      R => '0'
    );
\xa2_2_fu_254_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_58,
      Q => \^xa2_2_fu_254_reg[35]_0\(28),
      R => '0'
    );
\xa2_2_fu_254_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_57,
      Q => \^xa2_2_fu_254_reg[35]_0\(29),
      R => '0'
    );
\xa2_2_fu_254_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_72,
      Q => \^xa2_2_fu_254_reg[35]_0\(30),
      R => '0'
    );
\xa2_2_fu_254_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_71,
      Q => \^xa2_2_fu_254_reg[35]_0\(31),
      R => '0'
    );
\xa2_2_fu_254_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_70,
      Q => \^xa2_2_fu_254_reg[35]_0\(32),
      R => '0'
    );
\xa2_2_fu_254_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_69,
      Q => \^xa2_2_fu_254_reg[35]_0\(33),
      R => '0'
    );
\xa2_2_fu_254_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_68,
      Q => xa2_2_fu_254_reg(36),
      R => '0'
    );
\xa2_2_fu_254_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_67,
      Q => xa2_2_fu_254_reg(37),
      R => '0'
    );
\xa2_2_fu_254_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_66,
      Q => xa2_2_fu_254_reg(38),
      R => '0'
    );
\xa2_2_fu_254_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_65,
      Q => xa2_2_fu_254_reg(39),
      R => '0'
    );
\xa2_2_fu_254_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_37,
      Q => \^xa2_2_fu_254_reg[35]_0\(1),
      R => '0'
    );
\xa2_2_fu_254_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_78,
      Q => xa2_2_fu_254_reg(40),
      R => '0'
    );
\xa2_2_fu_254_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_77,
      Q => xa2_2_fu_254_reg(41),
      R => '0'
    );
\xa2_2_fu_254_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_76,
      Q => xa2_2_fu_254_reg(42),
      R => '0'
    );
\xa2_2_fu_254_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_75,
      Q => xa2_2_fu_254_reg(43),
      R => '0'
    );
\xa2_2_fu_254_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_74,
      Q => xa2_2_fu_254_reg(44),
      R => '0'
    );
\xa2_2_fu_254_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_73,
      Q => xa2_2_fu_254_reg(45),
      R => '0'
    );
\xa2_2_fu_254_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_36,
      Q => \^xa2_2_fu_254_reg[35]_0\(2),
      R => '0'
    );
\xa2_2_fu_254_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_35,
      Q => \^xa2_2_fu_254_reg[35]_0\(3),
      R => '0'
    );
\xa2_2_fu_254_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_34,
      Q => \^xa2_2_fu_254_reg[35]_0\(4),
      R => '0'
    );
\xa2_2_fu_254_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_33,
      Q => \^xa2_2_fu_254_reg[35]_0\(5),
      R => '0'
    );
\xa2_2_fu_254_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_48,
      Q => \^xa2_2_fu_254_reg[35]_0\(6),
      R => '0'
    );
\xa2_2_fu_254_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_254,
      D => mul_15s_32s_47_1_1_U111_n_47,
      Q => \^xa2_2_fu_254_reg[35]_0\(7),
      R => '0'
    );
\xout1[27]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => xa1_2_fu_258(38),
      O => \xout1[27]_i_2_n_20\
    );
\xout1[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa1_2_fu_258(40),
      I1 => xa1_2_fu_258(41),
      O => \xout1[27]_i_3_n_20\
    );
\xout1[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa1_2_fu_258(39),
      I1 => xa1_2_fu_258(40),
      O => \xout1[27]_i_4_n_20\
    );
\xout1[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa1_2_fu_258(38),
      I1 => xa1_2_fu_258(39),
      O => \xout1[27]_i_5_n_20\
    );
\xout1[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa1_2_fu_258(44),
      I1 => xa1_2_fu_258(45),
      O => \xout1[31]_i_2_n_20\
    );
\xout1[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa1_2_fu_258(43),
      I1 => xa1_2_fu_258(44),
      O => \xout1[31]_i_3_n_20\
    );
\xout1[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa1_2_fu_258(42),
      I1 => xa1_2_fu_258(43),
      O => \xout1[31]_i_4_n_20\
    );
\xout1[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa1_2_fu_258(41),
      I1 => xa1_2_fu_258(42),
      O => \xout1[31]_i_5_n_20\
    );
\xout1[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(1),
      I1 => grp_decode_fu_399_xout2_ap_vld,
      I2 => sext_ln386_fu_1767_p1(1),
      O => grp_fu_474_p0(1)
    );
\xout1[3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(0),
      I1 => grp_decode_fu_399_xout2_ap_vld,
      I2 => sext_ln386_fu_1767_p1(0),
      O => grp_fu_474_p0(0)
    );
\xout1[3]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => sext_ln386_fu_1767_p1(1),
      I1 => grp_decode_fu_399_xout2_ap_vld,
      I2 => q0(1),
      I3 => xa1_2_fu_258(3),
      O => \xout1[3]_i_19_n_20\
    );
\xout1[3]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => sext_ln386_fu_1767_p1(0),
      I1 => grp_decode_fu_399_xout2_ap_vld,
      I2 => q0(0),
      I3 => xa1_2_fu_258(2),
      O => \xout1[3]_i_20_n_20\
    );
\xout2[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa2_2_fu_254_reg(40),
      I1 => xa2_2_fu_254_reg(41),
      O => \xout2[27]_i_3_n_20\
    );
\xout2[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa2_2_fu_254_reg(39),
      I1 => xa2_2_fu_254_reg(40),
      O => \xout2[27]_i_4_n_20\
    );
\xout2[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa2_2_fu_254_reg(38),
      I1 => xa2_2_fu_254_reg(39),
      O => \xout2[27]_i_5_n_20\
    );
\xout2[27]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa2_2_fu_254_reg(37),
      I1 => xa2_2_fu_254_reg(38),
      O => \xout2[27]_i_6_n_20\
    );
\xout2[27]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa2_2_fu_254_reg(36),
      I1 => xa2_2_fu_254_reg(37),
      O => \xout2[27]_i_7_n_20\
    );
\xout2[27]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa2_2_fu_254_reg(36),
      I1 => DI(2),
      O => \xout2[27]_i_8_n_20\
    );
\xout2[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_xout2_ap_vld,
      I1 => ram_reg_bram_0(3),
      O => \ap_CS_fsm_reg[8]_0\(0)
    );
\xout2[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa2_2_fu_254_reg(44),
      I1 => xa2_2_fu_254_reg(45),
      O => \xout2[31]_i_3_n_20\
    );
\xout2[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa2_2_fu_254_reg(43),
      I1 => xa2_2_fu_254_reg(44),
      O => \xout2[31]_i_4_n_20\
    );
\xout2[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa2_2_fu_254_reg(42),
      I1 => xa2_2_fu_254_reg(43),
      O => \xout2[31]_i_5_n_20\
    );
\xout2[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa2_2_fu_254_reg(41),
      I1 => xa2_2_fu_254_reg(42),
      O => \xout2[31]_i_6_n_20\
    );
\xout2_reg[27]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => CO(0),
      CI_TOP => '0',
      CO(7) => \xout2_reg[27]_i_1_n_20\,
      CO(6) => \xout2_reg[27]_i_1_n_21\,
      CO(5) => \xout2_reg[27]_i_1_n_22\,
      CO(4) => \xout2_reg[27]_i_1_n_23\,
      CO(3) => \xout2_reg[27]_i_1_n_24\,
      CO(2) => \xout2_reg[27]_i_1_n_25\,
      CO(1) => \xout2_reg[27]_i_1_n_26\,
      CO(0) => \xout2_reg[27]_i_1_n_27\,
      DI(7 downto 3) => xa2_2_fu_254_reg(40 downto 36),
      DI(2 downto 0) => DI(2 downto 0),
      O(7 downto 0) => \xa2_2_fu_254_reg[43]_0\(7 downto 0),
      S(7) => \xout2[27]_i_3_n_20\,
      S(6) => \xout2[27]_i_4_n_20\,
      S(5) => \xout2[27]_i_5_n_20\,
      S(4) => \xout2[27]_i_6_n_20\,
      S(3) => \xout2[27]_i_7_n_20\,
      S(2) => \xout2[27]_i_8_n_20\,
      S(1 downto 0) => \xout2_reg[27]\(1 downto 0)
    );
\xout2_reg[31]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \xout2_reg[27]_i_1_n_20\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_xout2_reg[31]_i_2_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \xout2_reg[31]_i_2_n_25\,
      CO(1) => \xout2_reg[31]_i_2_n_26\,
      CO(0) => \xout2_reg[31]_i_2_n_27\,
      DI(7 downto 3) => B"00000",
      DI(2 downto 0) => xa2_2_fu_254_reg(43 downto 41),
      O(7 downto 4) => \NLW_xout2_reg[31]_i_2_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => \xa2_2_fu_254_reg[43]_0\(11 downto 8),
      S(7 downto 4) => B"0000",
      S(3) => \xout2[31]_i_3_n_20\,
      S(2) => \xout2[31]_i_4_n_20\,
      S(1) => \xout2[31]_i_5_n_20\,
      S(0) => \xout2[31]_i_6_n_20\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_encode is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \trunc_ln225_reg_645_reg[5]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    grp_encode_fu_333_plt2_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_encode_fu_333_plt1_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_encode_fu_333_ph2_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_encode_fu_333_ph1_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DINADIN : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[3]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[7]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[3]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dlti_load_4_reg_396_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[3]_4\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[3]_5\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[3]_6\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_encode_fu_333_rh2_o_ap_vld : out STD_LOGIC;
    \i_6_fu_290_reg[4]_0\ : out STD_LOGIC;
    \trunc_ln269_reg_2228_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \idx_fu_270_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_encode_fu_333_rlt2_o : out STD_LOGIC_VECTOR ( 30 downto 0 );
    grp_encode_fu_333_al2_o : out STD_LOGIC_VECTOR ( 14 downto 0 );
    grp_encode_fu_333_al1_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_encode_fu_333_ah2_o : out STD_LOGIC_VECTOR ( 14 downto 0 );
    grp_encode_fu_333_ah1_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_encode_fu_333_rlt1_o : out STD_LOGIC_VECTOR ( 30 downto 0 );
    grp_encode_fu_333_detl_o : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \trunc_ln8_reg_2331_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_encode_fu_333_nbh_o : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \icmp_ln311_reg_2321_reg[0]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_encode_fu_333_rh1_o : out STD_LOGIC_VECTOR ( 30 downto 0 );
    grp_encode_fu_333_rh2_o : out STD_LOGIC_VECTOR ( 30 downto 0 );
    grp_encode_fu_333_deth_o : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \trunc_ln522_1_reg_2357_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    delay_dltx_ce0 : out STD_LOGIC;
    delay_dhx_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[10]_0\ : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    delay_bph_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[10]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[10]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[10]_3\ : out STD_LOGIC;
    \q0_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \trunc_ln522_1_reg_2357_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[10]_4\ : out STD_LOGIC;
    \detl_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    delay_dltx_ce1 : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[10]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    delay_dhx_ce1 : out STD_LOGIC;
    tqmf_ce1 : out STD_LOGIC;
    tqmf_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_4\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \ap_CS_fsm_reg[4]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    encoded_ce0 : out STD_LOGIC;
    encoded_we0 : out STD_LOGIC;
    \ap_CS_fsm_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln311_reg_2321_reg[0]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_7\ : out STD_LOGIC;
    DINBDIN : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[4]_6\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \trunc_ln225_reg_645_reg[5]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    encoded_d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    \dlti_load_2_reg_379_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    detl : in STD_LOGIC_VECTOR ( 11 downto 0 );
    CEA2 : in STD_LOGIC;
    RSTA : in STD_LOGIC;
    \deth_reg[14]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst : in STD_LOGIC;
    ram_reg_0_7_30_30_i_2 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ram_reg_0_7_30_30_i_2__0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    grp_encode_fu_333_ap_start_reg : in STD_LOGIC;
    rlt1 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    rlt2 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    al1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    al2 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    nbh : in STD_LOGIC_VECTOR ( 14 downto 0 );
    ah1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ah2 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rh1 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DOUTADOUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rh2 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \detl_reg[5]_0\ : in STD_LOGIC;
    \detl_reg[3]\ : in STD_LOGIC;
    \detl_reg[12]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \detl_reg[7]\ : in STD_LOGIC;
    \detl_reg[9]\ : in STD_LOGIC;
    plt1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    plt2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \deth_reg[9]\ : in STD_LOGIC;
    \deth_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \deth_reg[3]\ : in STD_LOGIC;
    \deth_reg[3]_0\ : in STD_LOGIC;
    ph1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ph2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sext_ln244_fu_575_p1 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    grp_reset_fu_243_dec_del_bph_we0 : in STD_LOGIC;
    encoded_ce0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[31]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[10]\ : in STD_LOGIC;
    \deth_reg[3]_1\ : in STD_LOGIC;
    grp_reset_fu_243_dec_del_dhx_we0 : in STD_LOGIC;
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_180_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dlti_load_4_reg_396_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_180_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dlti_load_4_reg_396_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \trunc_ln8_reg_2331_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DSP_ALU_INST_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bpl_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_encode;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_encode is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal add_ln243_1_fu_740_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln269_fu_751_p2 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal add_ln278_fu_817_p2 : STD_LOGIC_VECTOR ( 46 downto 15 );
  signal add_ln290_fu_1248_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln290_reg_2341 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln314_fu_1281_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal add_ln317_fu_1467_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln317_reg_2367 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ah1[0]_i_10_n_20\ : STD_LOGIC;
  signal \ah1[0]_i_11_n_20\ : STD_LOGIC;
  signal \ah1[0]_i_12_n_20\ : STD_LOGIC;
  signal \ah1[0]_i_2_n_20\ : STD_LOGIC;
  signal \ah1[0]_i_4_n_20\ : STD_LOGIC;
  signal \ah1[0]_i_5_n_20\ : STD_LOGIC;
  signal \ah1[0]_i_6_n_20\ : STD_LOGIC;
  signal \ah1[0]_i_7_n_20\ : STD_LOGIC;
  signal \ah1[0]_i_8_n_20\ : STD_LOGIC;
  signal \ah1[0]_i_9_n_20\ : STD_LOGIC;
  signal \ah1[10]_i_2_n_20\ : STD_LOGIC;
  signal \ah1[10]_i_3_n_20\ : STD_LOGIC;
  signal \ah1[11]_i_2_n_20\ : STD_LOGIC;
  signal \ah1[11]_i_3_n_20\ : STD_LOGIC;
  signal \ah1[12]_i_2_n_20\ : STD_LOGIC;
  signal \ah1[12]_i_3_n_20\ : STD_LOGIC;
  signal \ah1[12]_i_4_n_20\ : STD_LOGIC;
  signal \ah1[13]_i_2_n_20\ : STD_LOGIC;
  signal \ah1[13]_i_3_n_20\ : STD_LOGIC;
  signal \ah1[13]_i_4_n_20\ : STD_LOGIC;
  signal \ah1[14]_i_2_n_20\ : STD_LOGIC;
  signal \ah1[14]_i_3_n_20\ : STD_LOGIC;
  signal \ah1[14]_i_4_n_20\ : STD_LOGIC;
  signal \ah1[14]_i_5_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_10_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_12_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_13_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_16_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_17_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_18_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_19_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_21_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_22_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_23_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_24_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_25_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_26_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_27_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_28_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_29_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_2_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_30_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_31_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_32_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_33_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_34_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_35_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_36_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_37_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_38_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_39_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_40_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_41_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_42_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_43_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_44_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_45_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_46_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_47_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_48_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_49_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_50_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_51_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_52_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_53_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_54_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_55_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_56_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_57_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_58_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_59_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_60_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_61_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_62_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_63_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_64_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_65_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_66_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_67_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_68_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_69_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_6_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_70_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_71_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_72_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_73_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_74_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_75_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_76_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_7_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_8_n_20\ : STD_LOGIC;
  signal \ah1[15]_i_9_n_20\ : STD_LOGIC;
  signal \ah1[1]_i_2_n_20\ : STD_LOGIC;
  signal \ah1[1]_i_3_n_20\ : STD_LOGIC;
  signal \ah1[2]_i_2_n_20\ : STD_LOGIC;
  signal \ah1[2]_i_3_n_20\ : STD_LOGIC;
  signal \ah1[2]_i_4_n_20\ : STD_LOGIC;
  signal \ah1[3]_i_2_n_20\ : STD_LOGIC;
  signal \ah1[3]_i_3_n_20\ : STD_LOGIC;
  signal \ah1[3]_i_4_n_20\ : STD_LOGIC;
  signal \ah1[4]_i_10_n_20\ : STD_LOGIC;
  signal \ah1[4]_i_11_n_20\ : STD_LOGIC;
  signal \ah1[4]_i_12_n_20\ : STD_LOGIC;
  signal \ah1[4]_i_13_n_20\ : STD_LOGIC;
  signal \ah1[4]_i_14_n_20\ : STD_LOGIC;
  signal \ah1[4]_i_2_n_20\ : STD_LOGIC;
  signal \ah1[4]_i_3_n_20\ : STD_LOGIC;
  signal \ah1[4]_i_4_n_20\ : STD_LOGIC;
  signal \ah1[4]_i_6_n_20\ : STD_LOGIC;
  signal \ah1[4]_i_7_n_20\ : STD_LOGIC;
  signal \ah1[4]_i_8_n_20\ : STD_LOGIC;
  signal \ah1[4]_i_9_n_20\ : STD_LOGIC;
  signal \ah1[5]_i_2_n_20\ : STD_LOGIC;
  signal \ah1[5]_i_3_n_20\ : STD_LOGIC;
  signal \ah1[5]_i_4_n_20\ : STD_LOGIC;
  signal \ah1[6]_i_2_n_20\ : STD_LOGIC;
  signal \ah1[6]_i_3_n_20\ : STD_LOGIC;
  signal \ah1[6]_i_4_n_20\ : STD_LOGIC;
  signal \ah1[7]_i_2_n_20\ : STD_LOGIC;
  signal \ah1[7]_i_3_n_20\ : STD_LOGIC;
  signal \ah1[7]_i_4_n_20\ : STD_LOGIC;
  signal \ah1[8]_i_2_n_20\ : STD_LOGIC;
  signal \ah1[8]_i_3_n_20\ : STD_LOGIC;
  signal \ah1[8]_i_4_n_20\ : STD_LOGIC;
  signal \ah1[9]_i_2_n_20\ : STD_LOGIC;
  signal \ah1[9]_i_3_n_20\ : STD_LOGIC;
  signal \ah1[9]_i_4_n_20\ : STD_LOGIC;
  signal \ah1_reg[0]_i_3_n_20\ : STD_LOGIC;
  signal \ah1_reg[0]_i_3_n_21\ : STD_LOGIC;
  signal \ah1_reg[0]_i_3_n_22\ : STD_LOGIC;
  signal \ah1_reg[0]_i_3_n_23\ : STD_LOGIC;
  signal \ah1_reg[0]_i_3_n_24\ : STD_LOGIC;
  signal \ah1_reg[0]_i_3_n_25\ : STD_LOGIC;
  signal \ah1_reg[0]_i_3_n_26\ : STD_LOGIC;
  signal \ah1_reg[0]_i_3_n_27\ : STD_LOGIC;
  signal \ah1_reg[15]_i_11_n_20\ : STD_LOGIC;
  signal \ah1_reg[15]_i_11_n_21\ : STD_LOGIC;
  signal \ah1_reg[15]_i_11_n_22\ : STD_LOGIC;
  signal \ah1_reg[15]_i_11_n_23\ : STD_LOGIC;
  signal \ah1_reg[15]_i_11_n_24\ : STD_LOGIC;
  signal \ah1_reg[15]_i_11_n_25\ : STD_LOGIC;
  signal \ah1_reg[15]_i_11_n_26\ : STD_LOGIC;
  signal \ah1_reg[15]_i_11_n_27\ : STD_LOGIC;
  signal \ah1_reg[15]_i_14_n_20\ : STD_LOGIC;
  signal \ah1_reg[15]_i_14_n_21\ : STD_LOGIC;
  signal \ah1_reg[15]_i_14_n_22\ : STD_LOGIC;
  signal \ah1_reg[15]_i_14_n_23\ : STD_LOGIC;
  signal \ah1_reg[15]_i_14_n_24\ : STD_LOGIC;
  signal \ah1_reg[15]_i_14_n_25\ : STD_LOGIC;
  signal \ah1_reg[15]_i_14_n_26\ : STD_LOGIC;
  signal \ah1_reg[15]_i_14_n_27\ : STD_LOGIC;
  signal \ah1_reg[15]_i_15_n_20\ : STD_LOGIC;
  signal \ah1_reg[15]_i_15_n_22\ : STD_LOGIC;
  signal \ah1_reg[15]_i_15_n_23\ : STD_LOGIC;
  signal \ah1_reg[15]_i_15_n_24\ : STD_LOGIC;
  signal \ah1_reg[15]_i_15_n_25\ : STD_LOGIC;
  signal \ah1_reg[15]_i_15_n_26\ : STD_LOGIC;
  signal \ah1_reg[15]_i_15_n_27\ : STD_LOGIC;
  signal \ah1_reg[15]_i_20_n_20\ : STD_LOGIC;
  signal \ah1_reg[15]_i_20_n_21\ : STD_LOGIC;
  signal \ah1_reg[15]_i_20_n_22\ : STD_LOGIC;
  signal \ah1_reg[15]_i_20_n_23\ : STD_LOGIC;
  signal \ah1_reg[15]_i_20_n_24\ : STD_LOGIC;
  signal \ah1_reg[15]_i_20_n_25\ : STD_LOGIC;
  signal \ah1_reg[15]_i_20_n_26\ : STD_LOGIC;
  signal \ah1_reg[15]_i_20_n_27\ : STD_LOGIC;
  signal \ah1_reg[15]_i_3_n_27\ : STD_LOGIC;
  signal \ah1_reg[15]_i_4_n_23\ : STD_LOGIC;
  signal \ah1_reg[15]_i_4_n_25\ : STD_LOGIC;
  signal \ah1_reg[15]_i_4_n_26\ : STD_LOGIC;
  signal \ah1_reg[15]_i_4_n_27\ : STD_LOGIC;
  signal \ah1_reg[15]_i_5_n_27\ : STD_LOGIC;
  signal \ah1_reg[4]_i_5_n_20\ : STD_LOGIC;
  signal \ah1_reg[4]_i_5_n_21\ : STD_LOGIC;
  signal \ah1_reg[4]_i_5_n_22\ : STD_LOGIC;
  signal \ah1_reg[4]_i_5_n_23\ : STD_LOGIC;
  signal \ah1_reg[4]_i_5_n_24\ : STD_LOGIC;
  signal \ah1_reg[4]_i_5_n_25\ : STD_LOGIC;
  signal \ah1_reg[4]_i_5_n_26\ : STD_LOGIC;
  signal \ah1_reg[4]_i_5_n_27\ : STD_LOGIC;
  signal \ah2[14]_i_10_n_20\ : STD_LOGIC;
  signal \ah2[14]_i_11_n_20\ : STD_LOGIC;
  signal \ah2[14]_i_12_n_20\ : STD_LOGIC;
  signal \ah2[14]_i_13_n_20\ : STD_LOGIC;
  signal \ah2[14]_i_14_n_20\ : STD_LOGIC;
  signal \ah2[14]_i_15_n_20\ : STD_LOGIC;
  signal \ah2[14]_i_16_n_20\ : STD_LOGIC;
  signal \ah2[14]_i_17_n_20\ : STD_LOGIC;
  signal \ah2[14]_i_18_n_20\ : STD_LOGIC;
  signal \ah2[14]_i_19_n_20\ : STD_LOGIC;
  signal \ah2[14]_i_20_n_20\ : STD_LOGIC;
  signal \ah2[14]_i_21_n_20\ : STD_LOGIC;
  signal \ah2[14]_i_22_n_20\ : STD_LOGIC;
  signal \ah2[14]_i_23_n_20\ : STD_LOGIC;
  signal \ah2[14]_i_24_n_20\ : STD_LOGIC;
  signal \ah2[14]_i_25_n_20\ : STD_LOGIC;
  signal \ah2[14]_i_5_n_20\ : STD_LOGIC;
  signal \ah2[14]_i_6_n_20\ : STD_LOGIC;
  signal \ah2[14]_i_7_n_20\ : STD_LOGIC;
  signal \ah2[14]_i_8_n_20\ : STD_LOGIC;
  signal \ah2[14]_i_9_n_20\ : STD_LOGIC;
  signal \ah2_reg[14]_i_2_n_27\ : STD_LOGIC;
  signal \ah2_reg[14]_i_3_n_25\ : STD_LOGIC;
  signal \ah2_reg[14]_i_3_n_26\ : STD_LOGIC;
  signal \ah2_reg[14]_i_3_n_27\ : STD_LOGIC;
  signal \ah2_reg[14]_i_4_n_20\ : STD_LOGIC;
  signal \ah2_reg[14]_i_4_n_21\ : STD_LOGIC;
  signal \ah2_reg[14]_i_4_n_22\ : STD_LOGIC;
  signal \ah2_reg[14]_i_4_n_23\ : STD_LOGIC;
  signal \ah2_reg[14]_i_4_n_24\ : STD_LOGIC;
  signal \ah2_reg[14]_i_4_n_25\ : STD_LOGIC;
  signal \ah2_reg[14]_i_4_n_26\ : STD_LOGIC;
  signal \ah2_reg[14]_i_4_n_27\ : STD_LOGIC;
  signal \al1[0]_i_10_n_20\ : STD_LOGIC;
  signal \al1[0]_i_11_n_20\ : STD_LOGIC;
  signal \al1[0]_i_12_n_20\ : STD_LOGIC;
  signal \al1[0]_i_2_n_20\ : STD_LOGIC;
  signal \al1[0]_i_4_n_20\ : STD_LOGIC;
  signal \al1[0]_i_5_n_20\ : STD_LOGIC;
  signal \al1[0]_i_6_n_20\ : STD_LOGIC;
  signal \al1[0]_i_7_n_20\ : STD_LOGIC;
  signal \al1[0]_i_8_n_20\ : STD_LOGIC;
  signal \al1[0]_i_9_n_20\ : STD_LOGIC;
  signal \al1[10]_i_2_n_20\ : STD_LOGIC;
  signal \al1[10]_i_3_n_20\ : STD_LOGIC;
  signal \al1[10]_i_4_n_20\ : STD_LOGIC;
  signal \al1[11]_i_2_n_20\ : STD_LOGIC;
  signal \al1[11]_i_3_n_20\ : STD_LOGIC;
  signal \al1[11]_i_4_n_20\ : STD_LOGIC;
  signal \al1[12]_i_2_n_20\ : STD_LOGIC;
  signal \al1[12]_i_3_n_20\ : STD_LOGIC;
  signal \al1[12]_i_4_n_20\ : STD_LOGIC;
  signal \al1[13]_i_2_n_20\ : STD_LOGIC;
  signal \al1[13]_i_3_n_20\ : STD_LOGIC;
  signal \al1[13]_i_4_n_20\ : STD_LOGIC;
  signal \al1[14]_i_2_n_20\ : STD_LOGIC;
  signal \al1[14]_i_3_n_20\ : STD_LOGIC;
  signal \al1[15]_i_10_n_20\ : STD_LOGIC;
  signal \al1[15]_i_11_n_20\ : STD_LOGIC;
  signal \al1[15]_i_12_n_20\ : STD_LOGIC;
  signal \al1[15]_i_14_n_20\ : STD_LOGIC;
  signal \al1[15]_i_15_n_20\ : STD_LOGIC;
  signal \al1[15]_i_18_n_20\ : STD_LOGIC;
  signal \al1[15]_i_19_n_20\ : STD_LOGIC;
  signal \al1[15]_i_20_n_20\ : STD_LOGIC;
  signal \al1[15]_i_21_n_20\ : STD_LOGIC;
  signal \al1[15]_i_23_n_20\ : STD_LOGIC;
  signal \al1[15]_i_24_n_20\ : STD_LOGIC;
  signal \al1[15]_i_25_n_20\ : STD_LOGIC;
  signal \al1[15]_i_26_n_20\ : STD_LOGIC;
  signal \al1[15]_i_27_n_20\ : STD_LOGIC;
  signal \al1[15]_i_28_n_20\ : STD_LOGIC;
  signal \al1[15]_i_29_n_20\ : STD_LOGIC;
  signal \al1[15]_i_30_n_20\ : STD_LOGIC;
  signal \al1[15]_i_31_n_20\ : STD_LOGIC;
  signal \al1[15]_i_32_n_20\ : STD_LOGIC;
  signal \al1[15]_i_33_n_20\ : STD_LOGIC;
  signal \al1[15]_i_34_n_20\ : STD_LOGIC;
  signal \al1[15]_i_35_n_20\ : STD_LOGIC;
  signal \al1[15]_i_36_n_20\ : STD_LOGIC;
  signal \al1[15]_i_37_n_20\ : STD_LOGIC;
  signal \al1[15]_i_38_n_20\ : STD_LOGIC;
  signal \al1[15]_i_39_n_20\ : STD_LOGIC;
  signal \al1[15]_i_40_n_20\ : STD_LOGIC;
  signal \al1[15]_i_41_n_20\ : STD_LOGIC;
  signal \al1[15]_i_42_n_20\ : STD_LOGIC;
  signal \al1[15]_i_43_n_20\ : STD_LOGIC;
  signal \al1[15]_i_44_n_20\ : STD_LOGIC;
  signal \al1[15]_i_45_n_20\ : STD_LOGIC;
  signal \al1[15]_i_46_n_20\ : STD_LOGIC;
  signal \al1[15]_i_47_n_20\ : STD_LOGIC;
  signal \al1[15]_i_48_n_20\ : STD_LOGIC;
  signal \al1[15]_i_49_n_20\ : STD_LOGIC;
  signal \al1[15]_i_4_n_20\ : STD_LOGIC;
  signal \al1[15]_i_50_n_20\ : STD_LOGIC;
  signal \al1[15]_i_51_n_20\ : STD_LOGIC;
  signal \al1[15]_i_52_n_20\ : STD_LOGIC;
  signal \al1[15]_i_53_n_20\ : STD_LOGIC;
  signal \al1[15]_i_54_n_20\ : STD_LOGIC;
  signal \al1[15]_i_55_n_20\ : STD_LOGIC;
  signal \al1[15]_i_56_n_20\ : STD_LOGIC;
  signal \al1[15]_i_57_n_20\ : STD_LOGIC;
  signal \al1[15]_i_58_n_20\ : STD_LOGIC;
  signal \al1[15]_i_59_n_20\ : STD_LOGIC;
  signal \al1[15]_i_60_n_20\ : STD_LOGIC;
  signal \al1[15]_i_61_n_20\ : STD_LOGIC;
  signal \al1[15]_i_62_n_20\ : STD_LOGIC;
  signal \al1[15]_i_63_n_20\ : STD_LOGIC;
  signal \al1[15]_i_64_n_20\ : STD_LOGIC;
  signal \al1[15]_i_65_n_20\ : STD_LOGIC;
  signal \al1[15]_i_66_n_20\ : STD_LOGIC;
  signal \al1[15]_i_67_n_20\ : STD_LOGIC;
  signal \al1[15]_i_68_n_20\ : STD_LOGIC;
  signal \al1[15]_i_69_n_20\ : STD_LOGIC;
  signal \al1[15]_i_70_n_20\ : STD_LOGIC;
  signal \al1[15]_i_71_n_20\ : STD_LOGIC;
  signal \al1[15]_i_72_n_20\ : STD_LOGIC;
  signal \al1[15]_i_73_n_20\ : STD_LOGIC;
  signal \al1[15]_i_74_n_20\ : STD_LOGIC;
  signal \al1[15]_i_75_n_20\ : STD_LOGIC;
  signal \al1[15]_i_76_n_20\ : STD_LOGIC;
  signal \al1[15]_i_77_n_20\ : STD_LOGIC;
  signal \al1[15]_i_78_n_20\ : STD_LOGIC;
  signal \al1[15]_i_79_n_20\ : STD_LOGIC;
  signal \al1[15]_i_80_n_20\ : STD_LOGIC;
  signal \al1[15]_i_8_n_20\ : STD_LOGIC;
  signal \al1[15]_i_9_n_20\ : STD_LOGIC;
  signal \al1[1]_i_2_n_20\ : STD_LOGIC;
  signal \al1[1]_i_3_n_20\ : STD_LOGIC;
  signal \al1[2]_i_2_n_20\ : STD_LOGIC;
  signal \al1[2]_i_3_n_20\ : STD_LOGIC;
  signal \al1[2]_i_4_n_20\ : STD_LOGIC;
  signal \al1[3]_i_2_n_20\ : STD_LOGIC;
  signal \al1[3]_i_3_n_20\ : STD_LOGIC;
  signal \al1[3]_i_4_n_20\ : STD_LOGIC;
  signal \al1[4]_i_10_n_20\ : STD_LOGIC;
  signal \al1[4]_i_11_n_20\ : STD_LOGIC;
  signal \al1[4]_i_12_n_20\ : STD_LOGIC;
  signal \al1[4]_i_13_n_20\ : STD_LOGIC;
  signal \al1[4]_i_2_n_20\ : STD_LOGIC;
  signal \al1[4]_i_3_n_20\ : STD_LOGIC;
  signal \al1[4]_i_4_n_20\ : STD_LOGIC;
  signal \al1[4]_i_6_n_20\ : STD_LOGIC;
  signal \al1[4]_i_7_n_20\ : STD_LOGIC;
  signal \al1[4]_i_8_n_20\ : STD_LOGIC;
  signal \al1[4]_i_9_n_20\ : STD_LOGIC;
  signal \al1[5]_i_2_n_20\ : STD_LOGIC;
  signal \al1[5]_i_3_n_20\ : STD_LOGIC;
  signal \al1[5]_i_4_n_20\ : STD_LOGIC;
  signal \al1[6]_i_2_n_20\ : STD_LOGIC;
  signal \al1[6]_i_3_n_20\ : STD_LOGIC;
  signal \al1[6]_i_4_n_20\ : STD_LOGIC;
  signal \al1[7]_i_2_n_20\ : STD_LOGIC;
  signal \al1[7]_i_3_n_20\ : STD_LOGIC;
  signal \al1[7]_i_4_n_20\ : STD_LOGIC;
  signal \al1[8]_i_2_n_20\ : STD_LOGIC;
  signal \al1[8]_i_3_n_20\ : STD_LOGIC;
  signal \al1[8]_i_4_n_20\ : STD_LOGIC;
  signal \al1[9]_i_2_n_20\ : STD_LOGIC;
  signal \al1[9]_i_3_n_20\ : STD_LOGIC;
  signal \al1[9]_i_4_n_20\ : STD_LOGIC;
  signal \al1_reg[0]_i_3_n_20\ : STD_LOGIC;
  signal \al1_reg[0]_i_3_n_21\ : STD_LOGIC;
  signal \al1_reg[0]_i_3_n_22\ : STD_LOGIC;
  signal \al1_reg[0]_i_3_n_23\ : STD_LOGIC;
  signal \al1_reg[0]_i_3_n_24\ : STD_LOGIC;
  signal \al1_reg[0]_i_3_n_25\ : STD_LOGIC;
  signal \al1_reg[0]_i_3_n_26\ : STD_LOGIC;
  signal \al1_reg[0]_i_3_n_27\ : STD_LOGIC;
  signal \al1_reg[15]_i_13_n_20\ : STD_LOGIC;
  signal \al1_reg[15]_i_13_n_21\ : STD_LOGIC;
  signal \al1_reg[15]_i_13_n_22\ : STD_LOGIC;
  signal \al1_reg[15]_i_13_n_23\ : STD_LOGIC;
  signal \al1_reg[15]_i_13_n_24\ : STD_LOGIC;
  signal \al1_reg[15]_i_13_n_25\ : STD_LOGIC;
  signal \al1_reg[15]_i_13_n_26\ : STD_LOGIC;
  signal \al1_reg[15]_i_13_n_27\ : STD_LOGIC;
  signal \al1_reg[15]_i_16_n_20\ : STD_LOGIC;
  signal \al1_reg[15]_i_16_n_21\ : STD_LOGIC;
  signal \al1_reg[15]_i_16_n_22\ : STD_LOGIC;
  signal \al1_reg[15]_i_16_n_23\ : STD_LOGIC;
  signal \al1_reg[15]_i_16_n_24\ : STD_LOGIC;
  signal \al1_reg[15]_i_16_n_25\ : STD_LOGIC;
  signal \al1_reg[15]_i_16_n_26\ : STD_LOGIC;
  signal \al1_reg[15]_i_16_n_27\ : STD_LOGIC;
  signal \al1_reg[15]_i_17_n_20\ : STD_LOGIC;
  signal \al1_reg[15]_i_17_n_22\ : STD_LOGIC;
  signal \al1_reg[15]_i_17_n_23\ : STD_LOGIC;
  signal \al1_reg[15]_i_17_n_24\ : STD_LOGIC;
  signal \al1_reg[15]_i_17_n_25\ : STD_LOGIC;
  signal \al1_reg[15]_i_17_n_26\ : STD_LOGIC;
  signal \al1_reg[15]_i_17_n_27\ : STD_LOGIC;
  signal \al1_reg[15]_i_22_n_20\ : STD_LOGIC;
  signal \al1_reg[15]_i_22_n_21\ : STD_LOGIC;
  signal \al1_reg[15]_i_22_n_22\ : STD_LOGIC;
  signal \al1_reg[15]_i_22_n_23\ : STD_LOGIC;
  signal \al1_reg[15]_i_22_n_24\ : STD_LOGIC;
  signal \al1_reg[15]_i_22_n_25\ : STD_LOGIC;
  signal \al1_reg[15]_i_22_n_26\ : STD_LOGIC;
  signal \al1_reg[15]_i_22_n_27\ : STD_LOGIC;
  signal \al1_reg[15]_i_5_n_27\ : STD_LOGIC;
  signal \al1_reg[15]_i_6_n_23\ : STD_LOGIC;
  signal \al1_reg[15]_i_6_n_25\ : STD_LOGIC;
  signal \al1_reg[15]_i_6_n_26\ : STD_LOGIC;
  signal \al1_reg[15]_i_6_n_27\ : STD_LOGIC;
  signal \al1_reg[15]_i_7_n_27\ : STD_LOGIC;
  signal \al1_reg[4]_i_5_n_20\ : STD_LOGIC;
  signal \al1_reg[4]_i_5_n_21\ : STD_LOGIC;
  signal \al1_reg[4]_i_5_n_22\ : STD_LOGIC;
  signal \al1_reg[4]_i_5_n_23\ : STD_LOGIC;
  signal \al1_reg[4]_i_5_n_24\ : STD_LOGIC;
  signal \al1_reg[4]_i_5_n_25\ : STD_LOGIC;
  signal \al1_reg[4]_i_5_n_26\ : STD_LOGIC;
  signal \al1_reg[4]_i_5_n_27\ : STD_LOGIC;
  signal \al2[14]_i_10_n_20\ : STD_LOGIC;
  signal \al2[14]_i_11_n_20\ : STD_LOGIC;
  signal \al2[14]_i_12_n_20\ : STD_LOGIC;
  signal \al2[14]_i_13_n_20\ : STD_LOGIC;
  signal \al2[14]_i_14_n_20\ : STD_LOGIC;
  signal \al2[14]_i_15_n_20\ : STD_LOGIC;
  signal \al2[14]_i_16_n_20\ : STD_LOGIC;
  signal \al2[14]_i_17_n_20\ : STD_LOGIC;
  signal \al2[14]_i_18_n_20\ : STD_LOGIC;
  signal \al2[14]_i_19_n_20\ : STD_LOGIC;
  signal \al2[14]_i_20_n_20\ : STD_LOGIC;
  signal \al2[14]_i_21_n_20\ : STD_LOGIC;
  signal \al2[14]_i_22_n_20\ : STD_LOGIC;
  signal \al2[14]_i_23_n_20\ : STD_LOGIC;
  signal \al2[14]_i_24_n_20\ : STD_LOGIC;
  signal \al2[14]_i_25_n_20\ : STD_LOGIC;
  signal \al2[14]_i_5_n_20\ : STD_LOGIC;
  signal \al2[14]_i_6_n_20\ : STD_LOGIC;
  signal \al2[14]_i_7_n_20\ : STD_LOGIC;
  signal \al2[14]_i_8_n_20\ : STD_LOGIC;
  signal \al2[14]_i_9_n_20\ : STD_LOGIC;
  signal \al2_reg[14]_i_2_n_27\ : STD_LOGIC;
  signal \al2_reg[14]_i_3_n_25\ : STD_LOGIC;
  signal \al2_reg[14]_i_3_n_26\ : STD_LOGIC;
  signal \al2_reg[14]_i_3_n_27\ : STD_LOGIC;
  signal \al2_reg[14]_i_4_n_20\ : STD_LOGIC;
  signal \al2_reg[14]_i_4_n_21\ : STD_LOGIC;
  signal \al2_reg[14]_i_4_n_22\ : STD_LOGIC;
  signal \al2_reg[14]_i_4_n_23\ : STD_LOGIC;
  signal \al2_reg[14]_i_4_n_24\ : STD_LOGIC;
  signal \al2_reg[14]_i_4_n_25\ : STD_LOGIC;
  signal \al2_reg[14]_i_4_n_26\ : STD_LOGIC;
  signal \al2_reg[14]_i_4_n_27\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[7]_1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ap_CS_fsm_reg_n_20_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal apl1_4_fu_2055_p2 : STD_LOGIC_VECTOR ( 16 downto 5 );
  signal apl1_fu_1910_p2 : STD_LOGIC_VECTOR ( 16 downto 5 );
  signal apl2_3_fu_1816_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal apl2_3_reg_2389 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \apl2_3_reg_2389[15]_i_10_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[15]_i_16_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[15]_i_17_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[15]_i_18_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[15]_i_19_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[15]_i_20_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[15]_i_21_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[15]_i_22_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[15]_i_8_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[15]_i_9_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[7]_i_13_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[7]_i_14_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[7]_i_15_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[7]_i_16_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[7]_i_17_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[7]_i_18_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[7]_i_19_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[7]_i_20_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[7]_i_21_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[7]_i_22_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[7]_i_23_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[7]_i_24_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[7]_i_25_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[7]_i_26_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[7]_i_27_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[7]_i_28_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[7]_i_29_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[7]_i_30_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[7]_i_31_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[7]_i_32_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[7]_i_33_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[7]_i_34_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389[7]_i_35_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389_reg[15]_i_2_n_22\ : STD_LOGIC;
  signal \apl2_3_reg_2389_reg[15]_i_2_n_24\ : STD_LOGIC;
  signal \apl2_3_reg_2389_reg[15]_i_2_n_25\ : STD_LOGIC;
  signal \apl2_3_reg_2389_reg[15]_i_2_n_26\ : STD_LOGIC;
  signal \apl2_3_reg_2389_reg[15]_i_2_n_27\ : STD_LOGIC;
  signal \apl2_3_reg_2389_reg[7]_i_3_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389_reg[7]_i_3_n_21\ : STD_LOGIC;
  signal \apl2_3_reg_2389_reg[7]_i_3_n_22\ : STD_LOGIC;
  signal \apl2_3_reg_2389_reg[7]_i_3_n_23\ : STD_LOGIC;
  signal \apl2_3_reg_2389_reg[7]_i_3_n_24\ : STD_LOGIC;
  signal \apl2_3_reg_2389_reg[7]_i_3_n_25\ : STD_LOGIC;
  signal \apl2_3_reg_2389_reg[7]_i_3_n_26\ : STD_LOGIC;
  signal \apl2_3_reg_2389_reg[7]_i_3_n_27\ : STD_LOGIC;
  signal \apl2_3_reg_2389_reg[7]_i_4_n_20\ : STD_LOGIC;
  signal \apl2_3_reg_2389_reg[7]_i_4_n_21\ : STD_LOGIC;
  signal \apl2_3_reg_2389_reg[7]_i_4_n_22\ : STD_LOGIC;
  signal \apl2_3_reg_2389_reg[7]_i_4_n_23\ : STD_LOGIC;
  signal \apl2_3_reg_2389_reg[7]_i_4_n_24\ : STD_LOGIC;
  signal \apl2_3_reg_2389_reg[7]_i_4_n_25\ : STD_LOGIC;
  signal \apl2_3_reg_2389_reg[7]_i_4_n_26\ : STD_LOGIC;
  signal \apl2_3_reg_2389_reg[7]_i_4_n_27\ : STD_LOGIC;
  signal apl2_fu_1641_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal apl2_reg_2378 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \apl2_reg_2378[15]_i_10_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[15]_i_16_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[15]_i_17_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[15]_i_18_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[15]_i_19_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[15]_i_20_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[15]_i_21_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[15]_i_22_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[15]_i_8_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[15]_i_9_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[7]_i_13_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[7]_i_14_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[7]_i_15_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[7]_i_16_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[7]_i_17_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[7]_i_18_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[7]_i_19_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[7]_i_20_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[7]_i_21_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[7]_i_22_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[7]_i_23_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[7]_i_24_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[7]_i_25_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[7]_i_26_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[7]_i_27_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[7]_i_28_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[7]_i_29_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[7]_i_30_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[7]_i_31_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[7]_i_32_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[7]_i_33_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[7]_i_34_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378[7]_i_35_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378_reg[15]_i_2_n_22\ : STD_LOGIC;
  signal \apl2_reg_2378_reg[15]_i_2_n_24\ : STD_LOGIC;
  signal \apl2_reg_2378_reg[15]_i_2_n_25\ : STD_LOGIC;
  signal \apl2_reg_2378_reg[15]_i_2_n_26\ : STD_LOGIC;
  signal \apl2_reg_2378_reg[15]_i_2_n_27\ : STD_LOGIC;
  signal \apl2_reg_2378_reg[7]_i_3_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378_reg[7]_i_3_n_21\ : STD_LOGIC;
  signal \apl2_reg_2378_reg[7]_i_3_n_22\ : STD_LOGIC;
  signal \apl2_reg_2378_reg[7]_i_3_n_23\ : STD_LOGIC;
  signal \apl2_reg_2378_reg[7]_i_3_n_24\ : STD_LOGIC;
  signal \apl2_reg_2378_reg[7]_i_3_n_25\ : STD_LOGIC;
  signal \apl2_reg_2378_reg[7]_i_3_n_26\ : STD_LOGIC;
  signal \apl2_reg_2378_reg[7]_i_3_n_27\ : STD_LOGIC;
  signal \apl2_reg_2378_reg[7]_i_4_n_20\ : STD_LOGIC;
  signal \apl2_reg_2378_reg[7]_i_4_n_21\ : STD_LOGIC;
  signal \apl2_reg_2378_reg[7]_i_4_n_22\ : STD_LOGIC;
  signal \apl2_reg_2378_reg[7]_i_4_n_23\ : STD_LOGIC;
  signal \apl2_reg_2378_reg[7]_i_4_n_24\ : STD_LOGIC;
  signal \apl2_reg_2378_reg[7]_i_4_n_25\ : STD_LOGIC;
  signal \apl2_reg_2378_reg[7]_i_4_n_26\ : STD_LOGIC;
  signal \apl2_reg_2378_reg[7]_i_4_n_27\ : STD_LOGIC;
  signal \deth[10]_i_2_n_20\ : STD_LOGIC;
  signal \deth[11]_i_2_n_20\ : STD_LOGIC;
  signal \deth[12]_i_2_n_20\ : STD_LOGIC;
  signal \deth[12]_i_3_n_20\ : STD_LOGIC;
  signal \deth[13]_i_2_n_20\ : STD_LOGIC;
  signal \deth[3]_i_2_n_20\ : STD_LOGIC;
  signal \detl[10]_i_2_n_20\ : STD_LOGIC;
  signal \detl[11]_i_2_n_20\ : STD_LOGIC;
  signal \detl[12]_i_2_n_20\ : STD_LOGIC;
  signal \detl[13]_i_2_n_20\ : STD_LOGIC;
  signal \detl[4]_i_2_n_20\ : STD_LOGIC;
  signal \detl[4]_i_3_n_20\ : STD_LOGIC;
  signal \detl[5]_i_2_n_20\ : STD_LOGIC;
  signal \detl[5]_i_4_n_20\ : STD_LOGIC;
  signal \detl[7]_i_2_n_20\ : STD_LOGIC;
  signal \detl[7]_i_3_n_20\ : STD_LOGIC;
  signal grp_encode_fu_333_ap_done : STD_LOGIC;
  signal grp_encode_fu_333_h_address0 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal grp_encode_fu_333_qq4_code4_table_ce0 : STD_LOGIC;
  signal \^grp_encode_fu_333_rh2_o_ap_vld\ : STD_LOGIC;
  signal grp_filtez_fu_430_ap_done : STD_LOGIC;
  signal grp_filtez_fu_430_ap_return : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_filtez_fu_430_ap_start_reg : STD_LOGIC;
  signal grp_filtez_fu_430_n_20 : STD_LOGIC;
  signal grp_filtez_fu_430_n_21 : STD_LOGIC;
  signal grp_filtez_fu_430_n_25 : STD_LOGIC;
  signal grp_fu_498_p0 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal grp_fu_509_p2 : STD_LOGIC_VECTOR ( 46 downto 15 );
  signal grp_quantl_fu_440_ap_start_reg : STD_LOGIC;
  signal grp_quantl_fu_440_n_22 : STD_LOGIC;
  signal grp_upzero_fu_452_ap_start_reg : STD_LOGIC;
  signal grp_upzero_fu_452_bli_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_upzero_fu_452_dlti_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_upzero_fu_452_n_71 : STD_LOGIC;
  signal grp_upzero_fu_452_n_73 : STD_LOGIC;
  signal grp_upzero_fu_461_ap_start_reg : STD_LOGIC;
  signal grp_upzero_fu_461_bli_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_upzero_fu_461_dlti_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_upzero_fu_461_n_72 : STD_LOGIC;
  signal i_11_fu_607_p2 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal i_13_fu_727_p2 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \i_6_fu_290[0]_i_1_n_20\ : STD_LOGIC;
  signal i_6_fu_290_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^i_6_fu_290_reg[4]_0\ : STD_LOGIC;
  signal \i_fu_274[0]_i_1_n_20\ : STD_LOGIC;
  signal i_fu_274_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal icmp_ln311_fu_1091_p2 : STD_LOGIC;
  signal icmp_ln311_reg_2321 : STD_LOGIC;
  signal \^icmp_ln311_reg_2321_reg[0]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \idx118_fu_286[1]_i_1_n_20\ : STD_LOGIC;
  signal idx118_fu_286_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal idx_fu_270_reg : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal \^idx_fu_270_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mul_14s_15ns_29_1_1_U71_n_20 : STD_LOGIC;
  signal mul_14s_15ns_29_1_1_U71_n_21 : STD_LOGIC;
  signal mul_14s_15ns_29_1_1_U71_n_22 : STD_LOGIC;
  signal mul_14s_15ns_29_1_1_U71_n_23 : STD_LOGIC;
  signal mul_14s_15ns_29_1_1_U71_n_24 : STD_LOGIC;
  signal mul_14s_15ns_29_1_1_U71_n_25 : STD_LOGIC;
  signal mul_14s_15ns_29_1_1_U71_n_26 : STD_LOGIC;
  signal mul_14s_15ns_29_1_1_U71_n_27 : STD_LOGIC;
  signal mul_14s_15ns_29_1_1_U71_n_28 : STD_LOGIC;
  signal mul_14s_15ns_29_1_1_U71_n_29 : STD_LOGIC;
  signal mul_14s_15ns_29_1_1_U71_n_30 : STD_LOGIC;
  signal mul_14s_15ns_29_1_1_U71_n_31 : STD_LOGIC;
  signal mul_14s_15ns_29_1_1_U71_n_32 : STD_LOGIC;
  signal mul_14s_15ns_29_1_1_U71_n_33 : STD_LOGIC;
  signal mul_15ns_11ns_25_1_1_U68_n_20 : STD_LOGIC;
  signal mul_15ns_11ns_25_1_1_U68_n_21 : STD_LOGIC;
  signal mul_15ns_11ns_25_1_1_U68_n_22 : STD_LOGIC;
  signal mul_15ns_11ns_25_1_1_U68_n_23 : STD_LOGIC;
  signal mul_15ns_11ns_25_1_1_U68_n_24 : STD_LOGIC;
  signal mul_15ns_11ns_25_1_1_U68_n_25 : STD_LOGIC;
  signal mul_15ns_11ns_25_1_1_U68_n_26 : STD_LOGIC;
  signal mul_15ns_11ns_25_1_1_U68_n_27 : STD_LOGIC;
  signal mul_15ns_11ns_25_1_1_U68_n_28 : STD_LOGIC;
  signal mul_15ns_11ns_25_1_1_U68_n_29 : STD_LOGIC;
  signal mul_15ns_11ns_25_1_1_U68_n_30 : STD_LOGIC;
  signal mul_15ns_11ns_25_1_1_U68_n_31 : STD_LOGIC;
  signal mul_15ns_11ns_25_1_1_U68_n_32 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_53 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_54 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_55 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_56 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_57 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_58 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_59 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_60 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_61 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_62 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_63 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_64 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_65 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_66 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_67 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_68 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_69 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_70 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_71 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_72 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_73 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_74 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_75 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_76 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_77 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_78 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_79 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_80 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_81 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_82 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_83 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_84 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_85 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_86 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_87 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_88 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_89 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_90 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_91 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_92 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_93 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_94 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_95 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_96 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_97 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_98 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U60_n_99 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_21 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_22 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_23 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_24 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_25 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_26 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_27 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_28 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_29 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_30 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_31 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_32 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_33 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_34 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_35 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_36 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_37 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_38 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_39 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_40 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_41 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_42 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_43 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_44 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_45 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_46 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_47 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_48 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_49 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_50 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_51 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_52 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_53 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_54 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_55 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_56 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_57 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_58 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_59 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_60 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_61 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_62 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_63 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_64 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_65 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_66 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U61_n_67 : STD_LOGIC;
  signal mul_16s_32s_47_1_1_U62_n_66 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U63_n_53 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U63_n_71 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U63_n_72 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U63_n_73 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U63_n_74 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U63_n_75 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U63_n_76 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U63_n_77 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U63_n_78 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U63_n_79 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U63_n_80 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U63_n_81 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U63_n_82 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U63_n_83 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U63_n_84 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U63_n_85 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U63_n_86 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U65_n_53 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U65_n_71 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U65_n_72 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U65_n_73 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U65_n_74 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U65_n_75 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U65_n_76 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U65_n_77 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U65_n_78 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U65_n_79 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U65_n_80 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U65_n_81 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U65_n_82 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U65_n_83 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U65_n_84 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U65_n_85 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U65_n_86 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U65_n_87 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U65_n_88 : STD_LOGIC;
  signal mul_32s_7s_39_1_1_U67_n_20 : STD_LOGIC;
  signal mul_32s_7s_39_1_1_U67_n_21 : STD_LOGIC;
  signal mul_32s_7s_39_1_1_U67_n_22 : STD_LOGIC;
  signal mul_32s_7s_39_1_1_U67_n_23 : STD_LOGIC;
  signal mul_32s_7s_39_1_1_U67_n_62 : STD_LOGIC;
  signal \nbh[1]_i_10_n_20\ : STD_LOGIC;
  signal \nbh[1]_i_11_n_20\ : STD_LOGIC;
  signal \nbh[1]_i_3_n_20\ : STD_LOGIC;
  signal \nbh[1]_i_4_n_20\ : STD_LOGIC;
  signal \nbh[1]_i_5_n_20\ : STD_LOGIC;
  signal \nbh[1]_i_6_n_20\ : STD_LOGIC;
  signal \nbh[1]_i_7_n_20\ : STD_LOGIC;
  signal \nbh[1]_i_8_n_20\ : STD_LOGIC;
  signal \nbh[1]_i_9_n_20\ : STD_LOGIC;
  signal \nbh[9]_i_10_n_20\ : STD_LOGIC;
  signal \nbh[9]_i_11_n_20\ : STD_LOGIC;
  signal \nbh[9]_i_12_n_20\ : STD_LOGIC;
  signal \nbh[9]_i_13_n_20\ : STD_LOGIC;
  signal \nbh[9]_i_14_n_20\ : STD_LOGIC;
  signal \nbh[9]_i_15_n_20\ : STD_LOGIC;
  signal \nbh[9]_i_16_n_20\ : STD_LOGIC;
  signal \nbh[9]_i_17_n_20\ : STD_LOGIC;
  signal \nbh[9]_i_4_n_20\ : STD_LOGIC;
  signal \nbh[9]_i_5_n_20\ : STD_LOGIC;
  signal \nbh[9]_i_6_n_20\ : STD_LOGIC;
  signal \nbh[9]_i_7_n_20\ : STD_LOGIC;
  signal \nbh[9]_i_8_n_20\ : STD_LOGIC;
  signal \nbh[9]_i_9_n_20\ : STD_LOGIC;
  signal \nbh_reg[1]_i_2_n_20\ : STD_LOGIC;
  signal \nbh_reg[1]_i_2_n_21\ : STD_LOGIC;
  signal \nbh_reg[1]_i_2_n_22\ : STD_LOGIC;
  signal \nbh_reg[1]_i_2_n_23\ : STD_LOGIC;
  signal \nbh_reg[1]_i_2_n_24\ : STD_LOGIC;
  signal \nbh_reg[1]_i_2_n_25\ : STD_LOGIC;
  signal \nbh_reg[1]_i_2_n_26\ : STD_LOGIC;
  signal \nbh_reg[1]_i_2_n_27\ : STD_LOGIC;
  signal \nbh_reg[9]_i_2_n_20\ : STD_LOGIC;
  signal \nbh_reg[9]_i_2_n_21\ : STD_LOGIC;
  signal \nbh_reg[9]_i_2_n_22\ : STD_LOGIC;
  signal \nbh_reg[9]_i_2_n_23\ : STD_LOGIC;
  signal \nbh_reg[9]_i_2_n_24\ : STD_LOGIC;
  signal \nbh_reg[9]_i_2_n_25\ : STD_LOGIC;
  signal \nbh_reg[9]_i_2_n_26\ : STD_LOGIC;
  signal \nbh_reg[9]_i_2_n_27\ : STD_LOGIC;
  signal \nbh_reg[9]_i_3_n_20\ : STD_LOGIC;
  signal \nbh_reg[9]_i_3_n_21\ : STD_LOGIC;
  signal \nbh_reg[9]_i_3_n_22\ : STD_LOGIC;
  signal \nbh_reg[9]_i_3_n_23\ : STD_LOGIC;
  signal \nbh_reg[9]_i_3_n_24\ : STD_LOGIC;
  signal \nbh_reg[9]_i_3_n_25\ : STD_LOGIC;
  signal \nbh_reg[9]_i_3_n_26\ : STD_LOGIC;
  signal \nbh_reg[9]_i_3_n_27\ : STD_LOGIC;
  signal \q0[10]_i_10_n_20\ : STD_LOGIC;
  signal \q0[10]_i_9_n_20\ : STD_LOGIC;
  signal \^q0_reg[5]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ram_reg_bram_0_i_79_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_80_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_81_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_82_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_83_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_84_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_85_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_86_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_87_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_88_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_89_n_20 : STD_LOGIC;
  signal reg_525 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_5250 : STD_LOGIC;
  signal \rh1[15]_i_4_n_20\ : STD_LOGIC;
  signal \rh1[23]_i_10_n_20\ : STD_LOGIC;
  signal \rh1[23]_i_3_n_20\ : STD_LOGIC;
  signal \rh1[23]_i_4_n_20\ : STD_LOGIC;
  signal \rh1[23]_i_5_n_20\ : STD_LOGIC;
  signal \rh1[23]_i_6_n_20\ : STD_LOGIC;
  signal \rh1[23]_i_7_n_20\ : STD_LOGIC;
  signal \rh1[23]_i_8_n_20\ : STD_LOGIC;
  signal \rh1[23]_i_9_n_20\ : STD_LOGIC;
  signal \rh1[30]_i_3_n_20\ : STD_LOGIC;
  signal \rh1[30]_i_4_n_20\ : STD_LOGIC;
  signal \rh1[30]_i_5_n_20\ : STD_LOGIC;
  signal \rh1[30]_i_6_n_20\ : STD_LOGIC;
  signal \rh1[30]_i_7_n_20\ : STD_LOGIC;
  signal \rh1[30]_i_8_n_20\ : STD_LOGIC;
  signal \rh1[30]_i_9_n_20\ : STD_LOGIC;
  signal \rlt1[15]_i_3_n_20\ : STD_LOGIC;
  signal \rlt1[23]_i_10_n_20\ : STD_LOGIC;
  signal \rlt1[23]_i_3_n_20\ : STD_LOGIC;
  signal \rlt1[23]_i_4_n_20\ : STD_LOGIC;
  signal \rlt1[23]_i_5_n_20\ : STD_LOGIC;
  signal \rlt1[23]_i_6_n_20\ : STD_LOGIC;
  signal \rlt1[23]_i_7_n_20\ : STD_LOGIC;
  signal \rlt1[23]_i_8_n_20\ : STD_LOGIC;
  signal \rlt1[23]_i_9_n_20\ : STD_LOGIC;
  signal \rlt1[30]_i_10_n_20\ : STD_LOGIC;
  signal \rlt1[30]_i_11_n_20\ : STD_LOGIC;
  signal \rlt1[30]_i_5_n_20\ : STD_LOGIC;
  signal \rlt1[30]_i_6_n_20\ : STD_LOGIC;
  signal \rlt1[30]_i_7_n_20\ : STD_LOGIC;
  signal \rlt1[30]_i_8_n_20\ : STD_LOGIC;
  signal \rlt1[30]_i_9_n_20\ : STD_LOGIC;
  signal select_ln305_fu_1264_p3 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal select_ln311_fu_1274_p3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal select_ln580_1_fu_1802_p30 : STD_LOGIC;
  signal select_ln580_fu_1627_p30 : STD_LOGIC;
  signal select_ln624_fu_1428_p3 : STD_LOGIC_VECTOR ( 14 downto 11 );
  signal sext_ln244_1_fu_584_p1 : STD_LOGIC_VECTOR ( 38 downto 4 );
  signal sext_ln263_2_fu_782_p1 : STD_LOGIC_VECTOR ( 35 downto 4 );
  signal sext_ln287_1_fu_1121_p1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sext_ln580_1_fu_1623_p1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sext_ln580_3_fu_1798_p1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sext_ln599_1_fu_2044_p1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sext_ln599_fu_1899_p1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sext_ln617_fu_1398_p1 : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal sext_ln618_fu_1370_p1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sext_ln620_1_reg_2352 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sub_ln263_fu_797_p2 : STD_LOGIC_VECTOR ( 35 downto 2 );
  signal sub_ln279_fu_833_p20_out : STD_LOGIC_VECTOR ( 46 downto 15 );
  signal sub_ln285_fu_931_p20_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sub_ln285_reg_2269 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sub_ln304_fu_1036_p2 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal tmp_13_reg_2384 : STD_LOGIC;
  signal tmp_2_reg_2303 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_5_reg_2254 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tmp_7_reg_2373 : STD_LOGIC;
  signal tmp_8_reg_2283 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \tmp_product__1\ : STD_LOGIC_VECTOR ( 46 to 46 );
  signal \tmp_product__14_carry__3_i_1_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__3_i_2_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__3_i_3_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__3_i_4_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__3_i_5_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__3_i_7_n_20\ : STD_LOGIC;
  signal \tmp_product__1_0\ : STD_LOGIC_VECTOR ( 46 to 46 );
  signal \tmp_product__1_1\ : STD_LOGIC_VECTOR ( 45 downto 0 );
  signal \tmp_product__3\ : STD_LOGIC_VECTOR ( 63 to 63 );
  signal \tmp_product__3_2\ : STD_LOGIC_VECTOR ( 63 to 63 );
  signal tmp_reg_2259 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tqmf_load_2_reg_2214 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal trunc_ln1_reg_2238 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \trunc_ln1_reg_2238[0]_i_22_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[0]_i_23_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[0]_i_24_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[0]_i_25_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[0]_i_30_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[0]_i_31_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[0]_i_32_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[0]_i_33_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[31]_i_10_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[31]_i_11_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[31]_i_12_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[31]_i_13_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[31]_i_2_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[31]_i_3_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[31]_i_4_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[31]_i_5_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[31]_i_6_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[31]_i_8_n_20\ : STD_LOGIC;
  signal \trunc_ln1_reg_2238[31]_i_9_n_20\ : STD_LOGIC;
  signal \^trunc_ln225_reg_645_reg[5]\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal trunc_ln255_1_reg_2209 : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal trunc_ln255_reg_2204 : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal trunc_ln269_reg_2228 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal trunc_ln285_fu_927_p1 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal trunc_ln285_reg_2264 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal trunc_ln2_reg_2243 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \trunc_ln2_reg_2243[17]_i_20_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[17]_i_21_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[17]_i_22_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[17]_i_23_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[17]_i_24_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[17]_i_25_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[17]_i_26_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[17]_i_27_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[17]_i_28_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[17]_i_29_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[17]_i_30_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[17]_i_31_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[17]_i_32_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[17]_i_33_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[17]_i_34_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[17]_i_35_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_24_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_25_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_26_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_32_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_33_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_34_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_38_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_39_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_40_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_41_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_42_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_43_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_44_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_45_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_46_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_47_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_48_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_49_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_50_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_51_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[1]_i_52_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[25]_i_10_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[25]_i_20_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[25]_i_21_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[25]_i_22_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[25]_i_23_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[25]_i_24_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[25]_i_25_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[25]_i_26_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[25]_i_27_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[25]_i_28_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[25]_i_29_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[25]_i_2_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[25]_i_30_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[25]_i_31_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[25]_i_32_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[25]_i_33_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[25]_i_34_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[25]_i_35_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[31]_i_10_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[31]_i_11_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[31]_i_12_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[31]_i_15_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[31]_i_16_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[31]_i_17_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[31]_i_18_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[31]_i_19_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[31]_i_21_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[31]_i_22_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[31]_i_23_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[31]_i_24_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[31]_i_25_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[31]_i_26_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[31]_i_27_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[31]_i_28_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[31]_i_29_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[31]_i_2_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[31]_i_30_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[31]_i_31_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[31]_i_3_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[31]_i_4_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[31]_i_5_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[31]_i_6_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[31]_i_7_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[31]_i_8_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[31]_i_9_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[9]_i_20_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[9]_i_21_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[9]_i_22_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[9]_i_23_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[9]_i_24_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[9]_i_25_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[9]_i_26_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[9]_i_27_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[9]_i_28_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[9]_i_29_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[9]_i_30_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[9]_i_31_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[9]_i_32_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[9]_i_33_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[9]_i_34_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243[9]_i_35_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[17]_i_18_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[17]_i_18_n_21\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[17]_i_18_n_22\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[17]_i_18_n_23\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[17]_i_18_n_24\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[17]_i_18_n_25\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[17]_i_18_n_26\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[17]_i_18_n_27\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[17]_i_19_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[17]_i_19_n_21\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[17]_i_19_n_22\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[17]_i_19_n_23\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[17]_i_19_n_24\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[17]_i_19_n_25\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[17]_i_19_n_26\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[17]_i_19_n_27\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[1]_i_35_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[1]_i_35_n_21\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[1]_i_35_n_22\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[1]_i_35_n_23\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[1]_i_35_n_24\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[1]_i_35_n_25\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[1]_i_35_n_26\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[1]_i_35_n_27\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[1]_i_37_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[1]_i_37_n_21\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[1]_i_37_n_22\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[1]_i_37_n_23\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[1]_i_37_n_24\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[1]_i_37_n_25\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[1]_i_37_n_26\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[1]_i_37_n_27\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[25]_i_18_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[25]_i_18_n_21\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[25]_i_18_n_22\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[25]_i_18_n_23\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[25]_i_18_n_24\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[25]_i_18_n_25\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[25]_i_18_n_26\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[25]_i_18_n_27\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[25]_i_19_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[25]_i_19_n_21\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[25]_i_19_n_22\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[25]_i_19_n_23\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[25]_i_19_n_24\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[25]_i_19_n_25\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[25]_i_19_n_26\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[25]_i_19_n_27\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[31]_i_13_n_24\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[31]_i_13_n_25\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[31]_i_13_n_26\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[31]_i_13_n_27\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[31]_i_14_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[31]_i_14_n_21\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[31]_i_14_n_22\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[31]_i_14_n_23\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[31]_i_14_n_24\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[31]_i_14_n_25\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[31]_i_14_n_26\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[31]_i_14_n_27\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[31]_i_20_n_24\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[31]_i_20_n_26\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[31]_i_20_n_27\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[9]_i_18_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[9]_i_18_n_21\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[9]_i_18_n_22\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[9]_i_18_n_23\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[9]_i_18_n_24\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[9]_i_18_n_25\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[9]_i_18_n_26\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[9]_i_18_n_27\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[9]_i_19_n_20\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[9]_i_19_n_21\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[9]_i_19_n_22\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[9]_i_19_n_23\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[9]_i_19_n_24\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[9]_i_19_n_25\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[9]_i_19_n_26\ : STD_LOGIC;
  signal \trunc_ln2_reg_2243_reg[9]_i_19_n_27\ : STD_LOGIC;
  signal trunc_ln304_reg_2308 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \trunc_ln522_1_reg_2357[2]_i_2_n_20\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_2357[2]_i_3_n_20\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_2357[2]_i_4_n_20\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_2357[2]_i_5_n_20\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_2357[2]_i_6_n_20\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_2357[3]_i_10_n_20\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_2357[3]_i_11_n_20\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_2357[3]_i_12_n_20\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_2357[3]_i_13_n_20\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_2357[3]_i_14_n_20\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_2357[3]_i_15_n_20\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_2357[3]_i_4_n_20\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_2357[3]_i_5_n_20\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_2357[3]_i_6_n_20\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_2357[3]_i_7_n_20\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_2357[3]_i_8_n_20\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_2357[3]_i_9_n_20\ : STD_LOGIC;
  signal \^trunc_ln522_1_reg_2357_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \trunc_ln522_1_reg_2357_reg[3]_i_2_n_21\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_2357_reg[3]_i_2_n_23\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_2357_reg[3]_i_2_n_24\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_2357_reg[3]_i_2_n_25\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_2357_reg[3]_i_2_n_26\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_2357_reg[3]_i_2_n_27\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_2357_reg[3]_i_3_n_22\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_2357_reg[3]_i_3_n_24\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_2357_reg[3]_i_3_n_25\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_2357_reg[3]_i_3_n_26\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_2357_reg[3]_i_3_n_27\ : STD_LOGIC;
  signal trunc_ln5_reg_2326 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^trunc_ln8_reg_2331_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xa_1_fu_278_reg : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal xb_1_fu_282_reg : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal xb_4_fu_812_p2 : STD_LOGIC_VECTOR ( 46 downto 2 );
  signal \NLW_ah1_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_ah1_reg[15]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ah1_reg[15]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \NLW_ah1_reg[15]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_ah1_reg[15]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ah1_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_ah1_reg[15]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ah1_reg[15]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_ah1_reg[15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_ah1_reg[15]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_ah1_reg[15]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ah2_reg[14]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_ah2_reg[14]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ah2_reg[14]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_ah2_reg[14]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ah2_reg[14]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_al1_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_al1_reg[15]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_al1_reg[15]_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \NLW_al1_reg[15]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_al1_reg[15]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_al1_reg[15]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_al1_reg[15]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_al1_reg[15]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_al1_reg[15]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_al1_reg[15]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_al1_reg[15]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_al2_reg[14]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_al2_reg[14]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_al2_reg[14]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_al2_reg[14]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_al2_reg[14]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_apl2_3_reg_2389_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_apl2_3_reg_2389_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_apl2_3_reg_2389_reg[7]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_apl2_reg_2378_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_apl2_reg_2378_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_apl2_reg_2378_reg[7]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_nbh_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_trunc_ln2_reg_2243_reg[1]_i_37_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_trunc_ln2_reg_2243_reg[31]_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_trunc_ln2_reg_2243_reg[31]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_trunc_ln2_reg_2243_reg[31]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_trunc_ln2_reg_2243_reg[31]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_trunc_ln522_1_reg_2357_reg[3]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_trunc_ln522_1_reg_2357_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_trunc_ln522_1_reg_2357_reg[3]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_trunc_ln522_1_reg_2357_reg[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ah1[0]_i_2\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of \ah1[10]_i_2\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \ah1[11]_i_2\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \ah1[12]_i_2\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \ah1[12]_i_3\ : label is "soft_lutpair669";
  attribute SOFT_HLUTNM of \ah1[13]_i_2\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \ah1[13]_i_3\ : label is "soft_lutpair666";
  attribute SOFT_HLUTNM of \ah1[15]_i_10\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \ah1[15]_i_6\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \ah1[15]_i_7\ : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of \ah1[15]_i_71\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \ah1[15]_i_72\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \ah1[15]_i_73\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \ah1[15]_i_74\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \ah1[15]_i_76\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \ah1[15]_i_9\ : label is "soft_lutpair644";
  attribute SOFT_HLUTNM of \ah1[1]_i_2\ : label is "soft_lutpair636";
  attribute SOFT_HLUTNM of \ah1[2]_i_2\ : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of \ah1[2]_i_3\ : label is "soft_lutpair669";
  attribute SOFT_HLUTNM of \ah1[2]_i_4\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \ah1[3]_i_2\ : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of \ah1[3]_i_3\ : label is "soft_lutpair670";
  attribute SOFT_HLUTNM of \ah1[4]_i_2\ : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of \ah1[5]_i_2\ : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of \ah1[5]_i_3\ : label is "soft_lutpair670";
  attribute SOFT_HLUTNM of \ah1[5]_i_4\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \ah1[6]_i_2\ : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of \ah1[6]_i_3\ : label is "soft_lutpair664";
  attribute SOFT_HLUTNM of \ah1[7]_i_2\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \ah1[8]_i_2\ : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of \ah1[8]_i_3\ : label is "soft_lutpair666";
  attribute SOFT_HLUTNM of \ah1[8]_i_4\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \ah1[9]_i_2\ : label is "soft_lutpair643";
  attribute SOFT_HLUTNM of \ah1[9]_i_3\ : label is "soft_lutpair664";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \ah1_reg[15]_i_11\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ah1_reg[15]_i_20\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ah1_reg[15]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ah1_reg[15]_i_5\ : label is 11;
  attribute SOFT_HLUTNM of \ah2[0]_i_1\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of \ah2[10]_i_1\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \ah2[11]_i_1\ : label is "soft_lutpair644";
  attribute SOFT_HLUTNM of \ah2[12]_i_1\ : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of \ah2[13]_i_1\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \ah2[14]_i_1\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \ah2[1]_i_1\ : label is "soft_lutpair636";
  attribute SOFT_HLUTNM of \ah2[2]_i_1\ : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of \ah2[3]_i_1\ : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of \ah2[4]_i_1\ : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of \ah2[5]_i_1\ : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of \ah2[6]_i_1\ : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of \ah2[8]_i_1\ : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of \ah2[9]_i_1\ : label is "soft_lutpair643";
  attribute COMPARATOR_THRESHOLD of \ah2_reg[14]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ah2_reg[14]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ah2_reg[14]_i_4\ : label is 11;
  attribute SOFT_HLUTNM of \al1[0]_i_2\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \al1[10]_i_2\ : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of \al1[11]_i_2\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \al1[11]_i_3\ : label is "soft_lutpair671";
  attribute SOFT_HLUTNM of \al1[12]_i_2\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \al1[12]_i_3\ : label is "soft_lutpair667";
  attribute SOFT_HLUTNM of \al1[13]_i_2\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \al1[13]_i_3\ : label is "soft_lutpair668";
  attribute SOFT_HLUTNM of \al1[15]_i_12\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of \al1[15]_i_42\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \al1[15]_i_75\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \al1[15]_i_78\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \al1[15]_i_8\ : label is "soft_lutpair647";
  attribute SOFT_HLUTNM of \al1[15]_i_9\ : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of \al1[1]_i_2\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \al1[2]_i_2\ : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \al1[2]_i_3\ : label is "soft_lutpair668";
  attribute SOFT_HLUTNM of \al1[2]_i_4\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \al1[3]_i_2\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \al1[4]_i_2\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \al1[5]_i_2\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of \al1[5]_i_3\ : label is "soft_lutpair671";
  attribute SOFT_HLUTNM of \al1[5]_i_4\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \al1[6]_i_2\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \al1[6]_i_3\ : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of \al1[7]_i_2\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \al1[8]_i_2\ : label is "soft_lutpair631";
  attribute SOFT_HLUTNM of \al1[8]_i_3\ : label is "soft_lutpair667";
  attribute SOFT_HLUTNM of \al1[8]_i_4\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \al1[9]_i_2\ : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of \al1[9]_i_3\ : label is "soft_lutpair665";
  attribute COMPARATOR_THRESHOLD of \al1_reg[15]_i_13\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \al1_reg[15]_i_22\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \al1_reg[15]_i_5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \al1_reg[15]_i_7\ : label is 11;
  attribute SOFT_HLUTNM of \al2[0]_i_1\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \al2[10]_i_1\ : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of \al2[12]_i_1\ : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of \al2[13]_i_1\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of \al2[14]_i_1\ : label is "soft_lutpair647";
  attribute SOFT_HLUTNM of \al2[1]_i_1\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \al2[2]_i_1\ : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \al2[3]_i_1\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \al2[4]_i_1\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \al2[5]_i_1\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of \al2[6]_i_1\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \al2[8]_i_1\ : label is "soft_lutpair631";
  attribute SOFT_HLUTNM of \al2[9]_i_1\ : label is "soft_lutpair632";
  attribute COMPARATOR_THRESHOLD of \al2_reg[14]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \al2_reg[14]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \al2_reg[14]_i_4\ : label is 11;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__3\ : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__3\ : label is "soft_lutpair656";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1\ : label is "soft_lutpair675";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \apl2_3_reg_2389[15]_i_21\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \apl2_3_reg_2389[15]_i_22\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \apl2_3_reg_2389[7]_i_31\ : label is "soft_lutpair651";
  attribute SOFT_HLUTNM of \apl2_3_reg_2389[7]_i_32\ : label is "soft_lutpair651";
  attribute SOFT_HLUTNM of \apl2_reg_2378[15]_i_21\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \apl2_reg_2378[15]_i_22\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \apl2_reg_2378[7]_i_31\ : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of \apl2_reg_2378[7]_i_32\ : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of \deth[10]_i_2\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \deth[11]_i_2\ : label is "soft_lutpair653";
  attribute SOFT_HLUTNM of \deth[12]_i_2\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \deth[12]_i_3\ : label is "soft_lutpair653";
  attribute SOFT_HLUTNM of \detl[10]_i_2\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of \detl[12]_i_2\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of \detl[13]_i_2\ : label is "soft_lutpair652";
  attribute SOFT_HLUTNM of \detl[5]_i_4\ : label is "soft_lutpair652";
  attribute SOFT_HLUTNM of encoded_ce0_INST_0 : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of encoded_we0_INST_0 : label is "soft_lutpair656";
  attribute SOFT_HLUTNM of \i_6_fu_290[0]_i_1\ : label is "soft_lutpair709";
  attribute SOFT_HLUTNM of \i_6_fu_290[1]_i_1\ : label is "soft_lutpair709";
  attribute SOFT_HLUTNM of \i_6_fu_290[2]_i_1\ : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of \i_6_fu_290[3]_i_1\ : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of \i_6_fu_290[4]_i_1\ : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of \i_fu_274[1]_i_1\ : label is "soft_lutpair706";
  attribute SOFT_HLUTNM of \i_fu_274[2]_i_1\ : label is "soft_lutpair706";
  attribute SOFT_HLUTNM of \i_fu_274[3]_i_1\ : label is "soft_lutpair662";
  attribute SOFT_HLUTNM of \idx118_fu_286[0]_i_1\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \idx118_fu_286[1]_i_1\ : label is "soft_lutpair707";
  attribute SOFT_HLUTNM of \idx118_fu_286[2]_i_1\ : label is "soft_lutpair674";
  attribute SOFT_HLUTNM of \idx118_fu_286[3]_i_1\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of \idx118_fu_286[4]_i_1\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of \idx_fu_270[1]_i_1\ : label is "soft_lutpair708";
  attribute SOFT_HLUTNM of \idx_fu_270[2]_i_1\ : label is "soft_lutpair708";
  attribute SOFT_HLUTNM of \idx_fu_270[3]_i_1\ : label is "soft_lutpair661";
  attribute SOFT_HLUTNM of \idx_fu_270[4]_i_1\ : label is "soft_lutpair661";
  attribute SOFT_HLUTNM of \nbh[11]_i_1\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \nbh[12]_i_1\ : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of \nbh[13]_i_1\ : label is "soft_lutpair610";
  attribute SOFT_HLUTNM of \q0[10]_i_10\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of \q0[10]_i_8\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_12__2\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_5 : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_7 : label is "soft_lutpair675";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_77 : label is "soft_lutpair673";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_79 : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_82 : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_83 : label is "soft_lutpair672";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_84 : label is "soft_lutpair662";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_86 : label is "soft_lutpair674";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_87 : label is "soft_lutpair707";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_88 : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_89 : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of \rh2[10]_i_1\ : label is "soft_lutpair701";
  attribute SOFT_HLUTNM of \rh2[11]_i_1\ : label is "soft_lutpair700";
  attribute SOFT_HLUTNM of \rh2[12]_i_1\ : label is "soft_lutpair700";
  attribute SOFT_HLUTNM of \rh2[13]_i_1\ : label is "soft_lutpair699";
  attribute SOFT_HLUTNM of \rh2[14]_i_1\ : label is "soft_lutpair699";
  attribute SOFT_HLUTNM of \rh2[15]_i_1\ : label is "soft_lutpair698";
  attribute SOFT_HLUTNM of \rh2[16]_i_1\ : label is "soft_lutpair698";
  attribute SOFT_HLUTNM of \rh2[17]_i_1\ : label is "soft_lutpair697";
  attribute SOFT_HLUTNM of \rh2[18]_i_1\ : label is "soft_lutpair697";
  attribute SOFT_HLUTNM of \rh2[19]_i_1\ : label is "soft_lutpair696";
  attribute SOFT_HLUTNM of \rh2[1]_i_1\ : label is "soft_lutpair705";
  attribute SOFT_HLUTNM of \rh2[20]_i_1\ : label is "soft_lutpair696";
  attribute SOFT_HLUTNM of \rh2[21]_i_1\ : label is "soft_lutpair695";
  attribute SOFT_HLUTNM of \rh2[22]_i_1\ : label is "soft_lutpair695";
  attribute SOFT_HLUTNM of \rh2[23]_i_1\ : label is "soft_lutpair694";
  attribute SOFT_HLUTNM of \rh2[24]_i_1\ : label is "soft_lutpair694";
  attribute SOFT_HLUTNM of \rh2[25]_i_1\ : label is "soft_lutpair693";
  attribute SOFT_HLUTNM of \rh2[26]_i_1\ : label is "soft_lutpair693";
  attribute SOFT_HLUTNM of \rh2[27]_i_1\ : label is "soft_lutpair692";
  attribute SOFT_HLUTNM of \rh2[28]_i_1\ : label is "soft_lutpair692";
  attribute SOFT_HLUTNM of \rh2[29]_i_1\ : label is "soft_lutpair691";
  attribute SOFT_HLUTNM of \rh2[2]_i_1\ : label is "soft_lutpair705";
  attribute SOFT_HLUTNM of \rh2[30]_i_3\ : label is "soft_lutpair691";
  attribute SOFT_HLUTNM of \rh2[3]_i_1\ : label is "soft_lutpair704";
  attribute SOFT_HLUTNM of \rh2[4]_i_1\ : label is "soft_lutpair704";
  attribute SOFT_HLUTNM of \rh2[5]_i_1\ : label is "soft_lutpair703";
  attribute SOFT_HLUTNM of \rh2[6]_i_1\ : label is "soft_lutpair703";
  attribute SOFT_HLUTNM of \rh2[7]_i_1\ : label is "soft_lutpair702";
  attribute SOFT_HLUTNM of \rh2[8]_i_1\ : label is "soft_lutpair702";
  attribute SOFT_HLUTNM of \rh2[9]_i_1\ : label is "soft_lutpair701";
  attribute SOFT_HLUTNM of \rlt2[0]_i_1\ : label is "soft_lutpair673";
  attribute SOFT_HLUTNM of \rlt2[10]_i_1\ : label is "soft_lutpair680";
  attribute SOFT_HLUTNM of \rlt2[11]_i_1\ : label is "soft_lutpair681";
  attribute SOFT_HLUTNM of \rlt2[12]_i_1\ : label is "soft_lutpair681";
  attribute SOFT_HLUTNM of \rlt2[13]_i_1\ : label is "soft_lutpair682";
  attribute SOFT_HLUTNM of \rlt2[14]_i_1\ : label is "soft_lutpair682";
  attribute SOFT_HLUTNM of \rlt2[15]_i_1\ : label is "soft_lutpair683";
  attribute SOFT_HLUTNM of \rlt2[16]_i_1\ : label is "soft_lutpair683";
  attribute SOFT_HLUTNM of \rlt2[17]_i_1\ : label is "soft_lutpair684";
  attribute SOFT_HLUTNM of \rlt2[18]_i_1\ : label is "soft_lutpair684";
  attribute SOFT_HLUTNM of \rlt2[19]_i_1\ : label is "soft_lutpair685";
  attribute SOFT_HLUTNM of \rlt2[1]_i_1\ : label is "soft_lutpair676";
  attribute SOFT_HLUTNM of \rlt2[20]_i_1\ : label is "soft_lutpair685";
  attribute SOFT_HLUTNM of \rlt2[21]_i_1\ : label is "soft_lutpair686";
  attribute SOFT_HLUTNM of \rlt2[22]_i_1\ : label is "soft_lutpair686";
  attribute SOFT_HLUTNM of \rlt2[23]_i_1\ : label is "soft_lutpair687";
  attribute SOFT_HLUTNM of \rlt2[24]_i_1\ : label is "soft_lutpair687";
  attribute SOFT_HLUTNM of \rlt2[25]_i_1\ : label is "soft_lutpair688";
  attribute SOFT_HLUTNM of \rlt2[26]_i_1\ : label is "soft_lutpair688";
  attribute SOFT_HLUTNM of \rlt2[27]_i_1\ : label is "soft_lutpair689";
  attribute SOFT_HLUTNM of \rlt2[28]_i_1\ : label is "soft_lutpair689";
  attribute SOFT_HLUTNM of \rlt2[29]_i_1\ : label is "soft_lutpair690";
  attribute SOFT_HLUTNM of \rlt2[2]_i_1\ : label is "soft_lutpair676";
  attribute SOFT_HLUTNM of \rlt2[30]_i_3\ : label is "soft_lutpair690";
  attribute SOFT_HLUTNM of \rlt2[3]_i_1\ : label is "soft_lutpair677";
  attribute SOFT_HLUTNM of \rlt2[4]_i_1\ : label is "soft_lutpair677";
  attribute SOFT_HLUTNM of \rlt2[5]_i_1\ : label is "soft_lutpair678";
  attribute SOFT_HLUTNM of \rlt2[6]_i_1\ : label is "soft_lutpair678";
  attribute SOFT_HLUTNM of \rlt2[7]_i_1\ : label is "soft_lutpair679";
  attribute SOFT_HLUTNM of \rlt2[8]_i_1\ : label is "soft_lutpair679";
  attribute SOFT_HLUTNM of \rlt2[9]_i_1\ : label is "soft_lutpair680";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__3_i_6\ : label is "soft_lutpair659";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__3_i_7\ : label is "soft_lutpair659";
  attribute HLUTNM : string;
  attribute HLUTNM of \trunc_ln1_reg_2238[31]_i_10\ : label is "lutpair5";
  attribute HLUTNM of \trunc_ln1_reg_2238[31]_i_11\ : label is "lutpair4";
  attribute HLUTNM of \trunc_ln1_reg_2238[31]_i_12\ : label is "lutpair3";
  attribute HLUTNM of \trunc_ln1_reg_2238[31]_i_13\ : label is "lutpair2";
  attribute HLUTNM of \trunc_ln1_reg_2238[31]_i_2\ : label is "lutpair5";
  attribute HLUTNM of \trunc_ln1_reg_2238[31]_i_3\ : label is "lutpair4";
  attribute HLUTNM of \trunc_ln1_reg_2238[31]_i_4\ : label is "lutpair3";
  attribute HLUTNM of \trunc_ln1_reg_2238[31]_i_5\ : label is "lutpair2";
  attribute HLUTNM of \trunc_ln1_reg_2238[31]_i_6\ : label is "lutpair1";
  attribute SOFT_HLUTNM of \trunc_ln2_reg_2243[1]_i_36\ : label is "soft_lutpair672";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \trunc_ln2_reg_2243_reg[17]_i_18\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln2_reg_2243_reg[1]_i_35\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln2_reg_2243_reg[25]_i_18\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln2_reg_2243_reg[31]_i_13\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln2_reg_2243_reg[31]_i_14\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln2_reg_2243_reg[9]_i_18\ : label is 35;
  attribute SOFT_HLUTNM of \trunc_ln522_1_reg_2357[0]_i_1\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \trunc_ln522_1_reg_2357[1]_i_1\ : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of \trunc_ln522_1_reg_2357[2]_i_1\ : label is "soft_lutpair610";
  attribute SOFT_HLUTNM of \trunc_ln522_1_reg_2357[2]_i_3\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of \trunc_ln522_1_reg_2357[3]_i_1\ : label is "soft_lutpair609";
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  Q(5 downto 0) <= \^q\(5 downto 0);
  \ap_CS_fsm_reg[7]_1\(2 downto 0) <= \^ap_cs_fsm_reg[7]_1\(2 downto 0);
  grp_encode_fu_333_rh2_o_ap_vld <= \^grp_encode_fu_333_rh2_o_ap_vld\;
  \i_6_fu_290_reg[4]_0\ <= \^i_6_fu_290_reg[4]_0\;
  \icmp_ln311_reg_2321_reg[0]_0\(4 downto 0) <= \^icmp_ln311_reg_2321_reg[0]_0\(4 downto 0);
  \idx_fu_270_reg[2]_0\(1 downto 0) <= \^idx_fu_270_reg[2]_0\(1 downto 0);
  \q0_reg[5]\(5 downto 0) <= \^q0_reg[5]\(5 downto 0);
  \trunc_ln225_reg_645_reg[5]\(12 downto 0) <= \^trunc_ln225_reg_645_reg[5]\(12 downto 0);
  \trunc_ln522_1_reg_2357_reg[3]_0\(3 downto 0) <= \^trunc_ln522_1_reg_2357_reg[3]_0\(3 downto 0);
  \trunc_ln8_reg_2331_reg[3]_0\(3 downto 0) <= \^trunc_ln8_reg_2331_reg[3]_0\(3 downto 0);
\add_ln290_reg_2341_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln290_fu_1248_p2(0),
      Q => add_ln290_reg_2341(0),
      R => '0'
    );
\add_ln290_reg_2341_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln290_fu_1248_p2(10),
      Q => add_ln290_reg_2341(10),
      R => '0'
    );
\add_ln290_reg_2341_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln290_fu_1248_p2(11),
      Q => add_ln290_reg_2341(11),
      R => '0'
    );
\add_ln290_reg_2341_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln290_fu_1248_p2(12),
      Q => add_ln290_reg_2341(12),
      R => '0'
    );
\add_ln290_reg_2341_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln290_fu_1248_p2(13),
      Q => add_ln290_reg_2341(13),
      R => '0'
    );
\add_ln290_reg_2341_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln290_fu_1248_p2(14),
      Q => add_ln290_reg_2341(14),
      R => '0'
    );
\add_ln290_reg_2341_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln290_fu_1248_p2(15),
      Q => add_ln290_reg_2341(15),
      R => '0'
    );
\add_ln290_reg_2341_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln290_fu_1248_p2(16),
      Q => add_ln290_reg_2341(16),
      R => '0'
    );
\add_ln290_reg_2341_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln290_fu_1248_p2(17),
      Q => add_ln290_reg_2341(17),
      R => '0'
    );
\add_ln290_reg_2341_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln290_fu_1248_p2(18),
      Q => add_ln290_reg_2341(18),
      R => '0'
    );
\add_ln290_reg_2341_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln290_fu_1248_p2(19),
      Q => add_ln290_reg_2341(19),
      R => '0'
    );
\add_ln290_reg_2341_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln290_fu_1248_p2(1),
      Q => add_ln290_reg_2341(1),
      R => '0'
    );
\add_ln290_reg_2341_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln290_fu_1248_p2(20),
      Q => add_ln290_reg_2341(20),
      R => '0'
    );
\add_ln290_reg_2341_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln290_fu_1248_p2(21),
      Q => add_ln290_reg_2341(21),
      R => '0'
    );
\add_ln290_reg_2341_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln290_fu_1248_p2(22),
      Q => add_ln290_reg_2341(22),
      R => '0'
    );
\add_ln290_reg_2341_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln290_fu_1248_p2(23),
      Q => add_ln290_reg_2341(23),
      R => '0'
    );
\add_ln290_reg_2341_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln290_fu_1248_p2(24),
      Q => add_ln290_reg_2341(24),
      R => '0'
    );
\add_ln290_reg_2341_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln290_fu_1248_p2(25),
      Q => add_ln290_reg_2341(25),
      R => '0'
    );
\add_ln290_reg_2341_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln290_fu_1248_p2(26),
      Q => add_ln290_reg_2341(26),
      R => '0'
    );
\add_ln290_reg_2341_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln290_fu_1248_p2(27),
      Q => add_ln290_reg_2341(27),
      R => '0'
    );
\add_ln290_reg_2341_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln290_fu_1248_p2(28),
      Q => add_ln290_reg_2341(28),
      R => '0'
    );
\add_ln290_reg_2341_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln290_fu_1248_p2(29),
      Q => add_ln290_reg_2341(29),
      R => '0'
    );
\add_ln290_reg_2341_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln290_fu_1248_p2(2),
      Q => add_ln290_reg_2341(2),
      R => '0'
    );
\add_ln290_reg_2341_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln290_fu_1248_p2(30),
      Q => add_ln290_reg_2341(30),
      R => '0'
    );
\add_ln290_reg_2341_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln290_fu_1248_p2(31),
      Q => add_ln290_reg_2341(31),
      R => '0'
    );
\add_ln290_reg_2341_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln290_fu_1248_p2(3),
      Q => add_ln290_reg_2341(3),
      R => '0'
    );
\add_ln290_reg_2341_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln290_fu_1248_p2(4),
      Q => add_ln290_reg_2341(4),
      R => '0'
    );
\add_ln290_reg_2341_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln290_fu_1248_p2(5),
      Q => add_ln290_reg_2341(5),
      R => '0'
    );
\add_ln290_reg_2341_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln290_fu_1248_p2(6),
      Q => add_ln290_reg_2341(6),
      R => '0'
    );
\add_ln290_reg_2341_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln290_fu_1248_p2(7),
      Q => add_ln290_reg_2341(7),
      R => '0'
    );
\add_ln290_reg_2341_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln290_fu_1248_p2(8),
      Q => add_ln290_reg_2341(8),
      R => '0'
    );
\add_ln290_reg_2341_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln290_fu_1248_p2(9),
      Q => add_ln290_reg_2341(9),
      R => '0'
    );
\add_ln314_reg_2347[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln311_reg_2321,
      O => select_ln311_fu_1274_p3(0)
    );
\add_ln314_reg_2347_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => select_ln311_fu_1274_p3(0),
      Q => encoded_d0(6),
      R => '0'
    );
\add_ln314_reg_2347_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln314_fu_1281_p2(1),
      Q => encoded_d0(7),
      R => '0'
    );
\add_ln317_reg_2367_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln317_fu_1467_p2(0),
      Q => add_ln317_reg_2367(0),
      R => '0'
    );
\add_ln317_reg_2367_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln317_fu_1467_p2(10),
      Q => add_ln317_reg_2367(10),
      R => '0'
    );
\add_ln317_reg_2367_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln317_fu_1467_p2(11),
      Q => add_ln317_reg_2367(11),
      R => '0'
    );
\add_ln317_reg_2367_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln317_fu_1467_p2(12),
      Q => add_ln317_reg_2367(12),
      R => '0'
    );
\add_ln317_reg_2367_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln317_fu_1467_p2(13),
      Q => add_ln317_reg_2367(13),
      R => '0'
    );
\add_ln317_reg_2367_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln317_fu_1467_p2(14),
      Q => add_ln317_reg_2367(14),
      R => '0'
    );
\add_ln317_reg_2367_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln317_fu_1467_p2(15),
      Q => add_ln317_reg_2367(15),
      R => '0'
    );
\add_ln317_reg_2367_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln317_fu_1467_p2(16),
      Q => add_ln317_reg_2367(16),
      R => '0'
    );
\add_ln317_reg_2367_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln317_fu_1467_p2(17),
      Q => add_ln317_reg_2367(17),
      R => '0'
    );
\add_ln317_reg_2367_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln317_fu_1467_p2(18),
      Q => add_ln317_reg_2367(18),
      R => '0'
    );
\add_ln317_reg_2367_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln317_fu_1467_p2(19),
      Q => add_ln317_reg_2367(19),
      R => '0'
    );
\add_ln317_reg_2367_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln317_fu_1467_p2(1),
      Q => add_ln317_reg_2367(1),
      R => '0'
    );
\add_ln317_reg_2367_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln317_fu_1467_p2(20),
      Q => add_ln317_reg_2367(20),
      R => '0'
    );
\add_ln317_reg_2367_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln317_fu_1467_p2(21),
      Q => add_ln317_reg_2367(21),
      R => '0'
    );
\add_ln317_reg_2367_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln317_fu_1467_p2(22),
      Q => add_ln317_reg_2367(22),
      R => '0'
    );
\add_ln317_reg_2367_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln317_fu_1467_p2(23),
      Q => add_ln317_reg_2367(23),
      R => '0'
    );
\add_ln317_reg_2367_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln317_fu_1467_p2(24),
      Q => add_ln317_reg_2367(24),
      R => '0'
    );
\add_ln317_reg_2367_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln317_fu_1467_p2(25),
      Q => add_ln317_reg_2367(25),
      R => '0'
    );
\add_ln317_reg_2367_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln317_fu_1467_p2(26),
      Q => add_ln317_reg_2367(26),
      R => '0'
    );
\add_ln317_reg_2367_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln317_fu_1467_p2(27),
      Q => add_ln317_reg_2367(27),
      R => '0'
    );
\add_ln317_reg_2367_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln317_fu_1467_p2(28),
      Q => add_ln317_reg_2367(28),
      R => '0'
    );
\add_ln317_reg_2367_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln317_fu_1467_p2(29),
      Q => add_ln317_reg_2367(29),
      R => '0'
    );
\add_ln317_reg_2367_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln317_fu_1467_p2(2),
      Q => add_ln317_reg_2367(2),
      R => '0'
    );
\add_ln317_reg_2367_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln317_fu_1467_p2(30),
      Q => add_ln317_reg_2367(30),
      R => '0'
    );
\add_ln317_reg_2367_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln317_fu_1467_p2(31),
      Q => add_ln317_reg_2367(31),
      R => '0'
    );
\add_ln317_reg_2367_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln317_fu_1467_p2(3),
      Q => add_ln317_reg_2367(3),
      R => '0'
    );
\add_ln317_reg_2367_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln317_fu_1467_p2(4),
      Q => add_ln317_reg_2367(4),
      R => '0'
    );
\add_ln317_reg_2367_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln317_fu_1467_p2(5),
      Q => add_ln317_reg_2367(5),
      R => '0'
    );
\add_ln317_reg_2367_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln317_fu_1467_p2(6),
      Q => add_ln317_reg_2367(6),
      R => '0'
    );
\add_ln317_reg_2367_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln317_fu_1467_p2(7),
      Q => add_ln317_reg_2367(7),
      R => '0'
    );
\add_ln317_reg_2367_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln317_fu_1467_p2(8),
      Q => add_ln317_reg_2367(8),
      R => '0'
    );
\add_ln317_reg_2367_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => add_ln317_fu_1467_p2(9),
      Q => add_ln317_reg_2367(9),
      R => '0'
    );
\ah1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \ah1_reg[15]_i_3_n_27\,
      I1 => \ah1[0]_i_2_n_20\,
      I2 => \ah1_reg[15]_i_5_n_27\,
      I3 => sext_ln599_1_fu_2044_p1(0),
      I4 => \^q\(5),
      I5 => ah1(0),
      O => grp_encode_fu_333_ah1_o(0)
    );
\ah1[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ah1(3),
      O => \ah1[0]_i_10_n_20\
    );
\ah1[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ah1(2),
      O => \ah1[0]_i_11_n_20\
    );
\ah1[0]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ah1(1),
      O => \ah1[0]_i_12_n_20\
    );
\ah1[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ah2_reg[14]_i_3_n_25\,
      I1 => apl2_3_reg_2389(0),
      I2 => \ah2_reg[14]_i_2_n_27\,
      O => \ah1[0]_i_2_n_20\
    );
\ah1[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ah1(0),
      O => \ah1[0]_i_4_n_20\
    );
\ah1[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ah1(0),
      I1 => ah1(8),
      O => \ah1[0]_i_5_n_20\
    );
\ah1[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ah1(7),
      O => \ah1[0]_i_6_n_20\
    );
\ah1[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ah1(6),
      O => \ah1[0]_i_7_n_20\
    );
\ah1[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ah1(5),
      O => \ah1[0]_i_8_n_20\
    );
\ah1[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ah1(4),
      O => \ah1[0]_i_9_n_20\
    );
\ah1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74FF7400"
    )
        port map (
      I0 => \ah1[10]_i_2_n_20\,
      I1 => \ah1_reg[15]_i_3_n_27\,
      I2 => \ah1[10]_i_3_n_20\,
      I3 => \^q\(5),
      I4 => ah1(10),
      O => grp_encode_fu_333_ah1_o(10)
    );
\ah1[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ah2_reg[14]_i_3_n_25\,
      I1 => apl2_3_reg_2389(10),
      I2 => \ah2_reg[14]_i_2_n_27\,
      O => \ah1[10]_i_2_n_20\
    );
\ah1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5565FFFF55650000"
    )
        port map (
      I0 => \ah1[15]_i_8_n_20\,
      I1 => \ah2_reg[14]_i_2_n_27\,
      I2 => apl2_3_reg_2389(10),
      I3 => \ah2_reg[14]_i_3_n_25\,
      I4 => \ah1_reg[15]_i_5_n_27\,
      I5 => apl1_4_fu_2055_p2(10),
      O => \ah1[10]_i_3_n_20\
    );
\ah1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ah1[11]_i_2_n_20\,
      I1 => \ah1_reg[15]_i_3_n_27\,
      I2 => \ah1[11]_i_3_n_20\,
      I3 => \^q\(5),
      I4 => ah1(11),
      O => grp_encode_fu_333_ah1_o(11)
    );
\ah1[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
        port map (
      I0 => apl2_3_reg_2389(11),
      I1 => \ah2_reg[14]_i_3_n_25\,
      I2 => apl2_3_reg_2389(10),
      I3 => \ah2_reg[14]_i_2_n_27\,
      O => \ah1[11]_i_2_n_20\
    );
\ah1[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87FF8700"
    )
        port map (
      I0 => \ah1[10]_i_2_n_20\,
      I1 => \ah1[15]_i_8_n_20\,
      I2 => \ah1[15]_i_9_n_20\,
      I3 => \ah1_reg[15]_i_5_n_27\,
      I4 => apl1_4_fu_2055_p2(11),
      O => \ah1[11]_i_3_n_20\
    );
\ah1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ah1[12]_i_2_n_20\,
      I1 => \ah1_reg[15]_i_3_n_27\,
      I2 => \ah1[12]_i_3_n_20\,
      I3 => \^q\(5),
      I4 => ah1(12),
      O => grp_encode_fu_333_ah1_o(12)
    );
\ah1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDEFFEE"
    )
        port map (
      I0 => apl2_3_reg_2389(12),
      I1 => \ah2_reg[14]_i_2_n_27\,
      I2 => apl2_3_reg_2389(10),
      I3 => \ah2_reg[14]_i_3_n_25\,
      I4 => apl2_3_reg_2389(11),
      O => \ah1[12]_i_2_n_20\
    );
\ah1[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ah1[12]_i_4_n_20\,
      I1 => \ah1_reg[15]_i_5_n_27\,
      I2 => apl1_4_fu_2055_p2(12),
      O => \ah1[12]_i_3_n_20\
    );
\ah1[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57FFA800"
    )
        port map (
      I0 => \ah1[15]_i_9_n_20\,
      I1 => \ah1[14]_i_5_n_20\,
      I2 => \ah1[9]_i_2_n_20\,
      I3 => \ah1[10]_i_2_n_20\,
      I4 => \ah1[15]_i_7_n_20\,
      O => \ah1[12]_i_4_n_20\
    );
\ah1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ah1[13]_i_2_n_20\,
      I1 => \ah1_reg[15]_i_3_n_27\,
      I2 => \ah1[13]_i_3_n_20\,
      I3 => \^q\(5),
      I4 => ah1(13),
      O => grp_encode_fu_333_ah1_o(13)
    );
\ah1[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA6A"
    )
        port map (
      I0 => \ah1[15]_i_10_n_20\,
      I1 => \ah1[15]_i_9_n_20\,
      I2 => \ah1[10]_i_2_n_20\,
      I3 => \ah1[15]_i_7_n_20\,
      O => \ah1[13]_i_2_n_20\
    );
\ah1[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ah1[13]_i_4_n_20\,
      I1 => \ah1_reg[15]_i_5_n_27\,
      I2 => apl1_4_fu_2055_p2(13),
      O => \ah1[13]_i_3_n_20\
    );
\ah1[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6565655555555555"
    )
        port map (
      I0 => \ah1[15]_i_10_n_20\,
      I1 => \ah1[15]_i_7_n_20\,
      I2 => \ah1[10]_i_2_n_20\,
      I3 => \ah1[9]_i_2_n_20\,
      I4 => \ah1[14]_i_5_n_20\,
      I5 => \ah1[15]_i_9_n_20\,
      O => \ah1[13]_i_4_n_20\
    );
\ah1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ah1[14]_i_2_n_20\,
      I1 => \ah1_reg[15]_i_3_n_27\,
      I2 => \ah1[14]_i_3_n_20\,
      I3 => \^q\(5),
      I4 => ah1(14),
      O => grp_encode_fu_333_ah1_o(14)
    );
\ah1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
        port map (
      I0 => \ah1[15]_i_6_n_20\,
      I1 => \ah1[15]_i_7_n_20\,
      I2 => \ah1[10]_i_2_n_20\,
      I3 => \ah1[15]_i_9_n_20\,
      I4 => \ah1[15]_i_10_n_20\,
      O => \ah1[14]_i_2_n_20\
    );
\ah1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08F7FFFF08F70000"
    )
        port map (
      I0 => \ah1[15]_i_10_n_20\,
      I1 => \ah1[14]_i_4_n_20\,
      I2 => \ah1[15]_i_7_n_20\,
      I3 => \ah1[15]_i_6_n_20\,
      I4 => \ah1_reg[15]_i_5_n_27\,
      I5 => apl1_4_fu_2055_p2(14),
      O => \ah1[14]_i_3_n_20\
    );
\ah1[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000A80000"
    )
        port map (
      I0 => apl2_3_reg_2389(10),
      I1 => apl2_3_reg_2389(9),
      I2 => \ah1[14]_i_5_n_20\,
      I3 => \ah2_reg[14]_i_2_n_27\,
      I4 => apl2_3_reg_2389(11),
      I5 => \ah2_reg[14]_i_3_n_25\,
      O => \ah1[14]_i_4_n_20\
    );
\ah1[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ah1[4]_i_4_n_20\,
      I1 => \ah1[4]_i_2_n_20\,
      I2 => \ah1[5]_i_2_n_20\,
      I3 => \ah1[6]_i_2_n_20\,
      I4 => \ah1[7]_i_2_n_20\,
      I5 => \ah1[8]_i_2_n_20\,
      O => \ah1[14]_i_5_n_20\
    );
\ah1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => \ah1[15]_i_2_n_20\,
      I1 => \ah1_reg[15]_i_3_n_27\,
      I2 => apl1_4_fu_2055_p2(15),
      I3 => \ah1_reg[15]_i_5_n_27\,
      I4 => \^q\(5),
      I5 => ah1(15),
      O => grp_encode_fu_333_ah1_o(15)
    );
\ah1[15]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \ah2_reg[14]_i_3_n_25\,
      I1 => \ah2_reg[14]_i_2_n_27\,
      I2 => apl2_3_reg_2389(13),
      O => \ah1[15]_i_10_n_20\
    );
\ah1[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => \ah1[15]_i_2_n_20\,
      I1 => apl1_4_fu_2055_p2(16),
      I2 => \ah1_reg[15]_i_5_n_27\,
      I3 => \ah1_reg[15]_i_4_n_23\,
      O => \ah1[15]_i_12_n_20\
    );
\ah1[15]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F2"
    )
        port map (
      I0 => \ah1_reg[15]_i_4_n_23\,
      I1 => apl1_4_fu_2055_p2(16),
      I2 => \ah1_reg[15]_i_5_n_27\,
      I3 => \ah1[15]_i_2_n_20\,
      O => \ah1[15]_i_13_n_20\
    );
\ah1[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln599_1_fu_2044_p1(15),
      I1 => \ah1_reg[15]_i_15_n_20\,
      O => \ah1[15]_i_16_n_20\
    );
\ah1[15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_1_fu_2044_p1(14),
      I1 => sext_ln599_1_fu_2044_p1(15),
      O => \ah1[15]_i_17_n_20\
    );
\ah1[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_1_fu_2044_p1(13),
      I1 => sext_ln599_1_fu_2044_p1(14),
      O => \ah1[15]_i_18_n_20\
    );
\ah1[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_1_fu_2044_p1(12),
      I1 => sext_ln599_1_fu_2044_p1(13),
      O => \ah1[15]_i_19_n_20\
    );
\ah1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \ah1[15]_i_6_n_20\,
      I1 => \ah1[15]_i_7_n_20\,
      I2 => \ah1[15]_i_8_n_20\,
      I3 => \ah1[10]_i_2_n_20\,
      I4 => \ah1[15]_i_9_n_20\,
      I5 => \ah1[15]_i_10_n_20\,
      O => \ah1[15]_i_2_n_20\
    );
\ah1[15]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ah1_reg[15]_i_4_n_23\,
      I1 => apl1_4_fu_2055_p2(16),
      O => \ah1[15]_i_21_n_20\
    );
\ah1[15]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ah1_reg[15]_i_4_n_23\,
      I1 => apl1_4_fu_2055_p2(16),
      O => \ah1[15]_i_22_n_20\
    );
\ah1[15]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5F7C4CC"
    )
        port map (
      I0 => apl1_4_fu_2055_p2(15),
      I1 => \ah1[15]_i_70_n_20\,
      I2 => \ah1_reg[15]_i_5_n_27\,
      I3 => apl1_4_fu_2055_p2(14),
      I4 => \ah1[15]_i_71_n_20\,
      O => \ah1[15]_i_23_n_20\
    );
\ah1[15]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001EE0E0007EE6E"
    )
        port map (
      I0 => \ah1[12]_i_4_n_20\,
      I1 => \ah1[15]_i_72_n_20\,
      I2 => apl1_4_fu_2055_p2(13),
      I3 => \ah1_reg[15]_i_5_n_27\,
      I4 => \ah1[13]_i_4_n_20\,
      I5 => apl1_4_fu_2055_p2(12),
      O => \ah1[15]_i_24_n_20\
    );
\ah1[15]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004BB0B0007BB3B"
    )
        port map (
      I0 => \ah1[15]_i_8_n_20\,
      I1 => \ah1[10]_i_2_n_20\,
      I2 => apl1_4_fu_2055_p2(11),
      I3 => \ah1_reg[15]_i_5_n_27\,
      I4 => \ah1[15]_i_73_n_20\,
      I5 => apl1_4_fu_2055_p2(10),
      O => \ah1[15]_i_25_n_20\
    );
\ah1[15]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000404050004"
    )
        port map (
      I0 => \ah2_reg[14]_i_2_n_27\,
      I1 => apl2_3_reg_2389(9),
      I2 => \ah2_reg[14]_i_3_n_25\,
      I3 => \ah1[9]_i_3_n_20\,
      I4 => apl2_3_reg_2389(8),
      I5 => \ah1[8]_i_3_n_20\,
      O => \ah1[15]_i_26_n_20\
    );
\ah1[15]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000404050004"
    )
        port map (
      I0 => \ah2_reg[14]_i_2_n_27\,
      I1 => apl2_3_reg_2389(7),
      I2 => \ah2_reg[14]_i_3_n_25\,
      I3 => \ah1[7]_i_3_n_20\,
      I4 => apl2_3_reg_2389(6),
      I5 => \ah1[6]_i_3_n_20\,
      O => \ah1[15]_i_27_n_20\
    );
\ah1[15]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD10000FFD11100"
    )
        port map (
      I0 => apl1_4_fu_2055_p2(5),
      I1 => \ah1_reg[15]_i_5_n_27\,
      I2 => \ah1[4]_i_4_n_20\,
      I3 => \ah1[4]_i_2_n_20\,
      I4 => \ah1[5]_i_2_n_20\,
      I5 => sext_ln599_1_fu_2044_p1(4),
      O => \ah1[15]_i_28_n_20\
    );
\ah1[15]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD10000FFD11100"
    )
        port map (
      I0 => sext_ln599_1_fu_2044_p1(3),
      I1 => \ah1_reg[15]_i_5_n_27\,
      I2 => \ah1[15]_i_74_n_20\,
      I3 => \ah1[2]_i_2_n_20\,
      I4 => \ah1[3]_i_2_n_20\,
      I5 => sext_ln599_1_fu_2044_p1(2),
      O => \ah1[15]_i_29_n_20\
    );
\ah1[15]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D100F110"
    )
        port map (
      I0 => sext_ln599_1_fu_2044_p1(1),
      I1 => \ah1_reg[15]_i_5_n_27\,
      I2 => \ah1[0]_i_2_n_20\,
      I3 => \ah1[1]_i_2_n_20\,
      I4 => sext_ln599_1_fu_2044_p1(0),
      O => \ah1[15]_i_30_n_20\
    );
\ah1[15]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02083831"
    )
        port map (
      I0 => apl1_4_fu_2055_p2(15),
      I1 => \ah1[15]_i_70_n_20\,
      I2 => \ah1_reg[15]_i_5_n_27\,
      I3 => apl1_4_fu_2055_p2(14),
      I4 => \ah1[15]_i_71_n_20\,
      O => \ah1[15]_i_31_n_20\
    );
\ah1[15]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000600600F600F09"
    )
        port map (
      I0 => \ah1[13]_i_4_n_20\,
      I1 => apl1_4_fu_2055_p2(13),
      I2 => \ah1[12]_i_4_n_20\,
      I3 => \ah1_reg[15]_i_5_n_27\,
      I4 => apl1_4_fu_2055_p2(12),
      I5 => \ah1[15]_i_72_n_20\,
      O => \ah1[15]_i_32_n_20\
    );
\ah1[15]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0000660F006900"
    )
        port map (
      I0 => \ah1[15]_i_73_n_20\,
      I1 => apl1_4_fu_2055_p2(11),
      I2 => \ah1[15]_i_8_n_20\,
      I3 => \ah1[10]_i_2_n_20\,
      I4 => \ah1_reg[15]_i_5_n_27\,
      I5 => apl1_4_fu_2055_p2(10),
      O => \ah1[15]_i_33_n_20\
    );
\ah1[15]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505050505900509"
    )
        port map (
      I0 => \ah1[9]_i_3_n_20\,
      I1 => apl2_3_reg_2389(9),
      I2 => \ah1[8]_i_3_n_20\,
      I3 => \ah2_reg[14]_i_3_n_25\,
      I4 => apl2_3_reg_2389(8),
      I5 => \ah2_reg[14]_i_2_n_27\,
      O => \ah1[15]_i_34_n_20\
    );
\ah1[15]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505050505900509"
    )
        port map (
      I0 => \ah1[7]_i_3_n_20\,
      I1 => apl2_3_reg_2389(7),
      I2 => \ah1[6]_i_3_n_20\,
      I3 => \ah2_reg[14]_i_3_n_25\,
      I4 => apl2_3_reg_2389(6),
      I5 => \ah2_reg[14]_i_2_n_27\,
      O => \ah1[15]_i_35_n_20\
    );
\ah1[15]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F9900000F0099"
    )
        port map (
      I0 => \ah1[5]_i_2_n_20\,
      I1 => apl1_4_fu_2055_p2(5),
      I2 => \ah1[4]_i_4_n_20\,
      I3 => \ah1[4]_i_2_n_20\,
      I4 => \ah1_reg[15]_i_5_n_27\,
      I5 => sext_ln599_1_fu_2044_p1(4),
      O => \ah1[15]_i_36_n_20\
    );
\ah1[15]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F9900000F0099"
    )
        port map (
      I0 => \ah1[3]_i_2_n_20\,
      I1 => sext_ln599_1_fu_2044_p1(3),
      I2 => \ah1[15]_i_74_n_20\,
      I3 => \ah1[2]_i_2_n_20\,
      I4 => \ah1_reg[15]_i_5_n_27\,
      I5 => sext_ln599_1_fu_2044_p1(2),
      O => \ah1[15]_i_37_n_20\
    );
\ah1[15]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF9009"
    )
        port map (
      I0 => \ah1[1]_i_2_n_20\,
      I1 => sext_ln599_1_fu_2044_p1(1),
      I2 => sext_ln599_1_fu_2044_p1(0),
      I3 => \ah1[0]_i_2_n_20\,
      I4 => \ah1_reg[15]_i_5_n_27\,
      O => \ah1[15]_i_38_n_20\
    );
\ah1[15]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln599_1_fu_2044_p1(8),
      O => \ah1[15]_i_39_n_20\
    );
\ah1[15]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_1_fu_2044_p1(11),
      I1 => sext_ln599_1_fu_2044_p1(12),
      O => \ah1[15]_i_40_n_20\
    );
\ah1[15]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_1_fu_2044_p1(10),
      I1 => sext_ln599_1_fu_2044_p1(11),
      O => \ah1[15]_i_41_n_20\
    );
\ah1[15]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_1_fu_2044_p1(9),
      I1 => sext_ln599_1_fu_2044_p1(10),
      O => \ah1[15]_i_42_n_20\
    );
\ah1[15]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_1_fu_2044_p1(8),
      I1 => sext_ln599_1_fu_2044_p1(9),
      O => \ah1[15]_i_43_n_20\
    );
\ah1[15]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln599_1_fu_2044_p1(8),
      I1 => tmp_13_reg_2384,
      O => \ah1[15]_i_44_n_20\
    );
\ah1[15]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_13_reg_2384,
      I1 => sext_ln599_1_fu_2044_p1(7),
      O => \ah1[15]_i_45_n_20\
    );
\ah1[15]_i_46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln599_1_fu_2044_p1(6),
      O => \ah1[15]_i_46_n_20\
    );
\ah1[15]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ah1(14),
      I1 => ah1(15),
      O => \ah1[15]_i_47_n_20\
    );
\ah1[15]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ah1(13),
      I1 => ah1(14),
      O => \ah1[15]_i_48_n_20\
    );
\ah1[15]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ah1(12),
      I1 => ah1(13),
      O => \ah1[15]_i_49_n_20\
    );
\ah1[15]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ah1(11),
      I1 => ah1(12),
      O => \ah1[15]_i_50_n_20\
    );
\ah1[15]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ah1(10),
      I1 => ah1(11),
      O => \ah1[15]_i_51_n_20\
    );
\ah1[15]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ah1(9),
      I1 => ah1(10),
      O => \ah1[15]_i_52_n_20\
    );
\ah1[15]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ah1(8),
      I1 => ah1(9),
      O => \ah1[15]_i_53_n_20\
    );
\ah1[15]_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => apl1_4_fu_2055_p2(15),
      I1 => \ah1[15]_i_70_n_20\,
      I2 => apl1_4_fu_2055_p2(14),
      O => \ah1[15]_i_54_n_20\
    );
\ah1[15]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => apl1_4_fu_2055_p2(13),
      I1 => \ah1[13]_i_4_n_20\,
      I2 => apl1_4_fu_2055_p2(12),
      I3 => \ah1[12]_i_4_n_20\,
      O => \ah1[15]_i_55_n_20\
    );
\ah1[15]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => apl1_4_fu_2055_p2(11),
      I1 => \ah1[15]_i_73_n_20\,
      I2 => apl1_4_fu_2055_p2(10),
      I3 => \ah1[15]_i_75_n_20\,
      O => \ah1[15]_i_56_n_20\
    );
\ah1[15]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => apl1_4_fu_2055_p2(9),
      I1 => \ah1[9]_i_4_n_20\,
      I2 => apl1_4_fu_2055_p2(8),
      I3 => \ah1[8]_i_4_n_20\,
      O => \ah1[15]_i_57_n_20\
    );
\ah1[15]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA83A802"
    )
        port map (
      I0 => apl1_4_fu_2055_p2(7),
      I1 => \ah1[15]_i_76_n_20\,
      I2 => \ah1[6]_i_2_n_20\,
      I3 => \ah1[7]_i_2_n_20\,
      I4 => apl1_4_fu_2055_p2(6),
      O => \ah1[15]_i_58_n_20\
    );
\ah1[15]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA83A802"
    )
        port map (
      I0 => apl1_4_fu_2055_p2(5),
      I1 => \ah1[4]_i_4_n_20\,
      I2 => \ah1[4]_i_2_n_20\,
      I3 => \ah1[5]_i_2_n_20\,
      I4 => sext_ln599_1_fu_2044_p1(4),
      O => \ah1[15]_i_59_n_20\
    );
\ah1[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \ah2_reg[14]_i_3_n_25\,
      I1 => \ah2_reg[14]_i_2_n_27\,
      I2 => apl2_3_reg_2389(14),
      O => \ah1[15]_i_6_n_20\
    );
\ah1[15]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAA803AAA80002"
    )
        port map (
      I0 => sext_ln599_1_fu_2044_p1(3),
      I1 => \ah1[0]_i_2_n_20\,
      I2 => \ah1[1]_i_2_n_20\,
      I3 => \ah1[2]_i_2_n_20\,
      I4 => \ah1[3]_i_2_n_20\,
      I5 => sext_ln599_1_fu_2044_p1(2),
      O => \ah1[15]_i_60_n_20\
    );
\ah1[15]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEFFCFAAA8AA8A"
    )
        port map (
      I0 => sext_ln599_1_fu_2044_p1(1),
      I1 => \ah2_reg[14]_i_3_n_25\,
      I2 => apl2_3_reg_2389(0),
      I3 => \ah2_reg[14]_i_2_n_27\,
      I4 => apl2_3_reg_2389(1),
      I5 => sext_ln599_1_fu_2044_p1(0),
      O => \ah1[15]_i_61_n_20\
    );
\ah1[15]_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => apl1_4_fu_2055_p2(15),
      I1 => \ah1[15]_i_70_n_20\,
      I2 => apl1_4_fu_2055_p2(14),
      O => \ah1[15]_i_62_n_20\
    );
\ah1[15]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ah1[13]_i_4_n_20\,
      I1 => apl1_4_fu_2055_p2(13),
      I2 => \ah1[12]_i_4_n_20\,
      I3 => apl1_4_fu_2055_p2(12),
      O => \ah1[15]_i_63_n_20\
    );
\ah1[15]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ah1[15]_i_73_n_20\,
      I1 => apl1_4_fu_2055_p2(11),
      I2 => \ah1[15]_i_75_n_20\,
      I3 => apl1_4_fu_2055_p2(10),
      O => \ah1[15]_i_64_n_20\
    );
\ah1[15]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ah1[9]_i_4_n_20\,
      I1 => apl1_4_fu_2055_p2(9),
      I2 => \ah1[8]_i_4_n_20\,
      I3 => apl1_4_fu_2055_p2(8),
      O => \ah1[15]_i_65_n_20\
    );
\ah1[15]_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06606009"
    )
        port map (
      I0 => \ah1[7]_i_2_n_20\,
      I1 => apl1_4_fu_2055_p2(7),
      I2 => \ah1[15]_i_76_n_20\,
      I3 => \ah1[6]_i_2_n_20\,
      I4 => apl1_4_fu_2055_p2(6),
      O => \ah1[15]_i_66_n_20\
    );
\ah1[15]_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06606009"
    )
        port map (
      I0 => \ah1[5]_i_2_n_20\,
      I1 => apl1_4_fu_2055_p2(5),
      I2 => \ah1[4]_i_4_n_20\,
      I3 => \ah1[4]_i_2_n_20\,
      I4 => sext_ln599_1_fu_2044_p1(4),
      O => \ah1[15]_i_67_n_20\
    );
\ah1[15]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006666066600009"
    )
        port map (
      I0 => \ah1[3]_i_2_n_20\,
      I1 => sext_ln599_1_fu_2044_p1(3),
      I2 => \ah1[0]_i_2_n_20\,
      I3 => \ah1[1]_i_2_n_20\,
      I4 => \ah1[2]_i_2_n_20\,
      I5 => sext_ln599_1_fu_2044_p1(2),
      O => \ah1[15]_i_68_n_20\
    );
\ah1[15]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000060033333039"
    )
        port map (
      I0 => apl2_3_reg_2389(1),
      I1 => sext_ln599_1_fu_2044_p1(1),
      I2 => \ah2_reg[14]_i_3_n_25\,
      I3 => apl2_3_reg_2389(0),
      I4 => \ah2_reg[14]_i_2_n_27\,
      I5 => sext_ln599_1_fu_2044_p1(0),
      O => \ah1[15]_i_69_n_20\
    );
\ah1[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \ah2_reg[14]_i_3_n_25\,
      I1 => \ah2_reg[14]_i_2_n_27\,
      I2 => apl2_3_reg_2389(12),
      O => \ah1[15]_i_7_n_20\
    );
\ah1[15]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCCC7F80"
    )
        port map (
      I0 => apl2_3_reg_2389(13),
      I1 => \ah1[14]_i_4_n_20\,
      I2 => apl2_3_reg_2389(12),
      I3 => apl2_3_reg_2389(14),
      I4 => \ah2_reg[14]_i_2_n_27\,
      I5 => \ah2_reg[14]_i_3_n_25\,
      O => \ah1[15]_i_70_n_20\
    );
\ah1[15]_i_71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => \ah1[15]_i_10_n_20\,
      I1 => \ah1[15]_i_9_n_20\,
      I2 => \ah1[10]_i_2_n_20\,
      I3 => \ah1[15]_i_8_n_20\,
      I4 => \ah1[15]_i_7_n_20\,
      O => \ah1[15]_i_71_n_20\
    );
\ah1[15]_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => apl2_3_reg_2389(11),
      I1 => \ah2_reg[14]_i_3_n_25\,
      I2 => apl2_3_reg_2389(10),
      I3 => \ah2_reg[14]_i_2_n_27\,
      I4 => \ah1[15]_i_8_n_20\,
      O => \ah1[15]_i_72_n_20\
    );
\ah1[15]_i_73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF8F7"
    )
        port map (
      I0 => apl2_3_reg_2389(10),
      I1 => \ah1[15]_i_8_n_20\,
      I2 => \ah2_reg[14]_i_2_n_27\,
      I3 => apl2_3_reg_2389(11),
      I4 => \ah2_reg[14]_i_3_n_25\,
      O => \ah1[15]_i_73_n_20\
    );
\ah1[15]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0032"
    )
        port map (
      I0 => apl2_3_reg_2389(1),
      I1 => \ah2_reg[14]_i_2_n_27\,
      I2 => apl2_3_reg_2389(0),
      I3 => \ah2_reg[14]_i_3_n_25\,
      O => \ah1[15]_i_74_n_20\
    );
\ah1[15]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5565"
    )
        port map (
      I0 => \ah1[15]_i_8_n_20\,
      I1 => \ah2_reg[14]_i_2_n_27\,
      I2 => apl2_3_reg_2389(10),
      I3 => \ah2_reg[14]_i_3_n_25\,
      O => \ah1[15]_i_75_n_20\
    );
\ah1[15]_i_76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0032"
    )
        port map (
      I0 => apl2_3_reg_2389(5),
      I1 => \ah2_reg[14]_i_3_n_25\,
      I2 => apl2_3_reg_2389(4),
      I3 => \ah2_reg[14]_i_2_n_27\,
      I4 => \ah1[4]_i_4_n_20\,
      O => \ah1[15]_i_76_n_20\
    );
\ah1[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00330032"
    )
        port map (
      I0 => apl2_3_reg_2389(9),
      I1 => \ah2_reg[14]_i_3_n_25\,
      I2 => apl2_3_reg_2389(8),
      I3 => \ah2_reg[14]_i_2_n_27\,
      I4 => apl2_3_reg_2389(7),
      I5 => \ah1[7]_i_4_n_20\,
      O => \ah1[15]_i_8_n_20\
    );
\ah1[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ah2_reg[14]_i_3_n_25\,
      I1 => apl2_3_reg_2389(11),
      I2 => \ah2_reg[14]_i_2_n_27\,
      O => \ah1[15]_i_9_n_20\
    );
\ah1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ah1[1]_i_2_n_20\,
      I1 => \ah1_reg[15]_i_3_n_27\,
      I2 => \ah1[1]_i_3_n_20\,
      I3 => \^q\(5),
      I4 => ah1(1),
      O => grp_encode_fu_333_ah1_o(1)
    );
\ah1[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ah2_reg[14]_i_3_n_25\,
      I1 => apl2_3_reg_2389(1),
      I2 => \ah2_reg[14]_i_2_n_27\,
      O => \ah1[1]_i_2_n_20\
    );
\ah1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0012FFFF00120000"
    )
        port map (
      I0 => apl2_3_reg_2389(1),
      I1 => \ah2_reg[14]_i_2_n_27\,
      I2 => apl2_3_reg_2389(0),
      I3 => \ah2_reg[14]_i_3_n_25\,
      I4 => \ah1_reg[15]_i_5_n_27\,
      I5 => sext_ln599_1_fu_2044_p1(1),
      O => \ah1[1]_i_3_n_20\
    );
\ah1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ah1[2]_i_2_n_20\,
      I1 => \ah1_reg[15]_i_3_n_27\,
      I2 => \ah1[2]_i_3_n_20\,
      I3 => \^q\(5),
      I4 => ah1(2),
      O => grp_encode_fu_333_ah1_o(2)
    );
\ah1[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ah2_reg[14]_i_3_n_25\,
      I1 => apl2_3_reg_2389(2),
      I2 => \ah2_reg[14]_i_2_n_27\,
      O => \ah1[2]_i_2_n_20\
    );
\ah1[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ah1[2]_i_4_n_20\,
      I1 => \ah1_reg[15]_i_5_n_27\,
      I2 => sext_ln599_1_fu_2044_p1(2),
      O => \ah1[2]_i_3_n_20\
    );
\ah1[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000010E"
    )
        port map (
      I0 => apl2_3_reg_2389(0),
      I1 => apl2_3_reg_2389(1),
      I2 => \ah2_reg[14]_i_2_n_27\,
      I3 => apl2_3_reg_2389(2),
      I4 => \ah2_reg[14]_i_3_n_25\,
      O => \ah1[2]_i_4_n_20\
    );
\ah1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ah1[3]_i_2_n_20\,
      I1 => \ah1_reg[15]_i_3_n_27\,
      I2 => \ah1[3]_i_3_n_20\,
      I3 => \^q\(5),
      I4 => ah1(3),
      O => grp_encode_fu_333_ah1_o(3)
    );
\ah1[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ah2_reg[14]_i_3_n_25\,
      I1 => apl2_3_reg_2389(3),
      I2 => \ah2_reg[14]_i_2_n_27\,
      O => \ah1[3]_i_2_n_20\
    );
\ah1[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ah1[3]_i_4_n_20\,
      I1 => \ah1_reg[15]_i_5_n_27\,
      I2 => sext_ln599_1_fu_2044_p1(3),
      O => \ah1[3]_i_3_n_20\
    );
\ah1[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0011001100110012"
    )
        port map (
      I0 => apl2_3_reg_2389(3),
      I1 => \ah2_reg[14]_i_3_n_25\,
      I2 => apl2_3_reg_2389(2),
      I3 => \ah2_reg[14]_i_2_n_27\,
      I4 => apl2_3_reg_2389(1),
      I5 => apl2_3_reg_2389(0),
      O => \ah1[3]_i_4_n_20\
    );
\ah1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ah1[4]_i_2_n_20\,
      I1 => \ah1_reg[15]_i_3_n_27\,
      I2 => \ah1[4]_i_3_n_20\,
      I3 => \^q\(5),
      I4 => ah1(4),
      O => grp_encode_fu_333_ah1_o(4)
    );
\ah1[4]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ah1(5),
      I1 => ah1(13),
      O => \ah1[4]_i_10_n_20\
    );
\ah1[4]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ah1(4),
      I1 => ah1(12),
      O => \ah1[4]_i_11_n_20\
    );
\ah1[4]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ah1(3),
      I1 => ah1(11),
      O => \ah1[4]_i_12_n_20\
    );
\ah1[4]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ah1(2),
      I1 => ah1(10),
      O => \ah1[4]_i_13_n_20\
    );
\ah1[4]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ah1(1),
      I1 => ah1(9),
      O => \ah1[4]_i_14_n_20\
    );
\ah1[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ah2_reg[14]_i_3_n_25\,
      I1 => apl2_3_reg_2389(4),
      I2 => \ah2_reg[14]_i_2_n_27\,
      O => \ah1[4]_i_2_n_20\
    );
\ah1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AFFFFAA9A0000"
    )
        port map (
      I0 => \ah1[4]_i_4_n_20\,
      I1 => \ah2_reg[14]_i_2_n_27\,
      I2 => apl2_3_reg_2389(4),
      I3 => \ah2_reg[14]_i_3_n_25\,
      I4 => \ah1_reg[15]_i_5_n_27\,
      I5 => sext_ln599_1_fu_2044_p1(4),
      O => \ah1[4]_i_3_n_20\
    );
\ah1[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033003300330032"
    )
        port map (
      I0 => apl2_3_reg_2389(3),
      I1 => \ah2_reg[14]_i_3_n_25\,
      I2 => apl2_3_reg_2389(2),
      I3 => \ah2_reg[14]_i_2_n_27\,
      I4 => apl2_3_reg_2389(1),
      I5 => apl2_3_reg_2389(0),
      O => \ah1[4]_i_4_n_20\
    );
\ah1[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ah1(15),
      O => \ah1[4]_i_6_n_20\
    );
\ah1[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ah1(15),
      I1 => ah1(8),
      O => \ah1[4]_i_7_n_20\
    );
\ah1[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ah1(15),
      I1 => ah1(7),
      O => \ah1[4]_i_8_n_20\
    );
\ah1[4]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ah1(6),
      I1 => ah1(14),
      O => \ah1[4]_i_9_n_20\
    );
\ah1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ah1[5]_i_2_n_20\,
      I1 => \ah1_reg[15]_i_3_n_27\,
      I2 => \ah1[5]_i_3_n_20\,
      I3 => \^q\(5),
      I4 => ah1(5),
      O => grp_encode_fu_333_ah1_o(5)
    );
\ah1[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ah2_reg[14]_i_3_n_25\,
      I1 => apl2_3_reg_2389(5),
      I2 => \ah2_reg[14]_i_2_n_27\,
      O => \ah1[5]_i_2_n_20\
    );
\ah1[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ah1[5]_i_4_n_20\,
      I1 => \ah1_reg[15]_i_5_n_27\,
      I2 => apl1_4_fu_2055_p2(5),
      O => \ah1[5]_i_3_n_20\
    );
\ah1[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDD0012"
    )
        port map (
      I0 => apl2_3_reg_2389(5),
      I1 => \ah2_reg[14]_i_3_n_25\,
      I2 => apl2_3_reg_2389(4),
      I3 => \ah2_reg[14]_i_2_n_27\,
      I4 => \ah1[4]_i_4_n_20\,
      O => \ah1[5]_i_4_n_20\
    );
\ah1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ah1[6]_i_2_n_20\,
      I1 => \ah1_reg[15]_i_3_n_27\,
      I2 => \ah1[6]_i_3_n_20\,
      I3 => \^q\(5),
      I4 => ah1(6),
      O => grp_encode_fu_333_ah1_o(6)
    );
\ah1[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ah2_reg[14]_i_3_n_25\,
      I1 => apl2_3_reg_2389(6),
      I2 => \ah2_reg[14]_i_2_n_27\,
      O => \ah1[6]_i_2_n_20\
    );
\ah1[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ah1[6]_i_4_n_20\,
      I1 => \ah1_reg[15]_i_5_n_27\,
      I2 => apl1_4_fu_2055_p2(6),
      O => \ah1[6]_i_3_n_20\
    );
\ah1[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA01AAFE"
    )
        port map (
      I0 => \ah1[4]_i_4_n_20\,
      I1 => apl2_3_reg_2389(4),
      I2 => apl2_3_reg_2389(5),
      I3 => \ah2_reg[14]_i_2_n_27\,
      I4 => apl2_3_reg_2389(6),
      I5 => \ah2_reg[14]_i_3_n_25\,
      O => \ah1[6]_i_4_n_20\
    );
\ah1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ah1[7]_i_2_n_20\,
      I1 => \ah1_reg[15]_i_3_n_27\,
      I2 => \ah1[7]_i_3_n_20\,
      I3 => \^q\(5),
      I4 => ah1(7),
      O => grp_encode_fu_333_ah1_o(7)
    );
\ah1[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ah2_reg[14]_i_3_n_25\,
      I1 => apl2_3_reg_2389(7),
      I2 => \ah2_reg[14]_i_2_n_27\,
      O => \ah1[7]_i_2_n_20\
    );
\ah1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB04FFFFFB040000"
    )
        port map (
      I0 => \ah2_reg[14]_i_2_n_27\,
      I1 => apl2_3_reg_2389(7),
      I2 => \ah2_reg[14]_i_3_n_25\,
      I3 => \ah1[7]_i_4_n_20\,
      I4 => \ah1_reg[15]_i_5_n_27\,
      I5 => apl1_4_fu_2055_p2(7),
      O => \ah1[7]_i_3_n_20\
    );
\ah1[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAFFAAFE"
    )
        port map (
      I0 => \ah1[4]_i_4_n_20\,
      I1 => apl2_3_reg_2389(4),
      I2 => apl2_3_reg_2389(5),
      I3 => \ah2_reg[14]_i_2_n_27\,
      I4 => apl2_3_reg_2389(6),
      I5 => \ah2_reg[14]_i_3_n_25\,
      O => \ah1[7]_i_4_n_20\
    );
\ah1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ah1[8]_i_2_n_20\,
      I1 => \ah1_reg[15]_i_3_n_27\,
      I2 => \ah1[8]_i_3_n_20\,
      I3 => \^q\(5),
      I4 => ah1(8),
      O => grp_encode_fu_333_ah1_o(8)
    );
\ah1[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ah2_reg[14]_i_3_n_25\,
      I1 => apl2_3_reg_2389(8),
      I2 => \ah2_reg[14]_i_2_n_27\,
      O => \ah1[8]_i_2_n_20\
    );
\ah1[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ah1[8]_i_4_n_20\,
      I1 => \ah1_reg[15]_i_5_n_27\,
      I2 => apl1_4_fu_2055_p2(8),
      O => \ah1[8]_i_3_n_20\
    );
\ah1[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA1AE"
    )
        port map (
      I0 => \ah1[7]_i_4_n_20\,
      I1 => apl2_3_reg_2389(7),
      I2 => \ah2_reg[14]_i_2_n_27\,
      I3 => apl2_3_reg_2389(8),
      I4 => \ah2_reg[14]_i_3_n_25\,
      O => \ah1[8]_i_4_n_20\
    );
\ah1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ah1[9]_i_2_n_20\,
      I1 => \ah1_reg[15]_i_3_n_27\,
      I2 => \ah1[9]_i_3_n_20\,
      I3 => \^q\(5),
      I4 => ah1(9),
      O => grp_encode_fu_333_ah1_o(9)
    );
\ah1[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ah2_reg[14]_i_3_n_25\,
      I1 => apl2_3_reg_2389(9),
      I2 => \ah2_reg[14]_i_2_n_27\,
      O => \ah1[9]_i_2_n_20\
    );
\ah1[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ah1[9]_i_4_n_20\,
      I1 => \ah1_reg[15]_i_5_n_27\,
      I2 => apl1_4_fu_2055_p2(9),
      O => \ah1[9]_i_3_n_20\
    );
\ah1[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFFDD00110012"
    )
        port map (
      I0 => apl2_3_reg_2389(9),
      I1 => \ah2_reg[14]_i_3_n_25\,
      I2 => apl2_3_reg_2389(8),
      I3 => \ah2_reg[14]_i_2_n_27\,
      I4 => apl2_3_reg_2389(7),
      I5 => \ah1[7]_i_4_n_20\,
      O => \ah1[9]_i_4_n_20\
    );
\ah1_reg[0]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \ah1[0]_i_4_n_20\,
      CI_TOP => '0',
      CO(7) => \ah1_reg[0]_i_3_n_20\,
      CO(6) => \ah1_reg[0]_i_3_n_21\,
      CO(5) => \ah1_reg[0]_i_3_n_22\,
      CO(4) => \ah1_reg[0]_i_3_n_23\,
      CO(3) => \ah1_reg[0]_i_3_n_24\,
      CO(2) => \ah1_reg[0]_i_3_n_25\,
      CO(1) => \ah1_reg[0]_i_3_n_26\,
      CO(0) => \ah1_reg[0]_i_3_n_27\,
      DI(7) => ah1(0),
      DI(6 downto 0) => B"0000000",
      O(7) => sext_ln599_1_fu_2044_p1(0),
      O(6 downto 0) => \NLW_ah1_reg[0]_i_3_O_UNCONNECTED\(6 downto 0),
      S(7) => \ah1[0]_i_5_n_20\,
      S(6) => \ah1[0]_i_6_n_20\,
      S(5) => \ah1[0]_i_7_n_20\,
      S(4) => \ah1[0]_i_8_n_20\,
      S(3) => \ah1[0]_i_9_n_20\,
      S(2) => \ah1[0]_i_10_n_20\,
      S(1) => \ah1[0]_i_11_n_20\,
      S(0) => \ah1[0]_i_12_n_20\
    );
\ah1_reg[15]_i_11\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ah1_reg[15]_i_11_n_20\,
      CO(6) => \ah1_reg[15]_i_11_n_21\,
      CO(5) => \ah1_reg[15]_i_11_n_22\,
      CO(4) => \ah1_reg[15]_i_11_n_23\,
      CO(3) => \ah1_reg[15]_i_11_n_24\,
      CO(2) => \ah1_reg[15]_i_11_n_25\,
      CO(1) => \ah1_reg[15]_i_11_n_26\,
      CO(0) => \ah1_reg[15]_i_11_n_27\,
      DI(7) => \ah1[15]_i_23_n_20\,
      DI(6) => \ah1[15]_i_24_n_20\,
      DI(5) => \ah1[15]_i_25_n_20\,
      DI(4) => \ah1[15]_i_26_n_20\,
      DI(3) => \ah1[15]_i_27_n_20\,
      DI(2) => \ah1[15]_i_28_n_20\,
      DI(1) => \ah1[15]_i_29_n_20\,
      DI(0) => \ah1[15]_i_30_n_20\,
      O(7 downto 0) => \NLW_ah1_reg[15]_i_11_O_UNCONNECTED\(7 downto 0),
      S(7) => \ah1[15]_i_31_n_20\,
      S(6) => \ah1[15]_i_32_n_20\,
      S(5) => \ah1[15]_i_33_n_20\,
      S(4) => \ah1[15]_i_34_n_20\,
      S(3) => \ah1[15]_i_35_n_20\,
      S(2) => \ah1[15]_i_36_n_20\,
      S(1) => \ah1[15]_i_37_n_20\,
      S(0) => \ah1[15]_i_38_n_20\
    );
\ah1_reg[15]_i_14\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ah1_reg[15]_i_14_n_20\,
      CO(6) => \ah1_reg[15]_i_14_n_21\,
      CO(5) => \ah1_reg[15]_i_14_n_22\,
      CO(4) => \ah1_reg[15]_i_14_n_23\,
      CO(3) => \ah1_reg[15]_i_14_n_24\,
      CO(2) => \ah1_reg[15]_i_14_n_25\,
      CO(1) => \ah1_reg[15]_i_14_n_26\,
      CO(0) => \ah1_reg[15]_i_14_n_27\,
      DI(7 downto 4) => sext_ln599_1_fu_2044_p1(11 downto 8),
      DI(3) => \ah1[15]_i_39_n_20\,
      DI(2 downto 1) => sext_ln599_1_fu_2044_p1(7 downto 6),
      DI(0) => '0',
      O(7 downto 0) => apl1_4_fu_2055_p2(12 downto 5),
      S(7) => \ah1[15]_i_40_n_20\,
      S(6) => \ah1[15]_i_41_n_20\,
      S(5) => \ah1[15]_i_42_n_20\,
      S(4) => \ah1[15]_i_43_n_20\,
      S(3) => \ah1[15]_i_44_n_20\,
      S(2) => \ah1[15]_i_45_n_20\,
      S(1) => \ah1[15]_i_46_n_20\,
      S(0) => sext_ln599_1_fu_2044_p1(5)
    );
\ah1_reg[15]_i_15\: unisim.vcomponents.CARRY8
     port map (
      CI => \ah1_reg[4]_i_5_n_20\,
      CI_TOP => '0',
      CO(7) => \ah1_reg[15]_i_15_n_20\,
      CO(6) => \NLW_ah1_reg[15]_i_15_CO_UNCONNECTED\(6),
      CO(5) => \ah1_reg[15]_i_15_n_22\,
      CO(4) => \ah1_reg[15]_i_15_n_23\,
      CO(3) => \ah1_reg[15]_i_15_n_24\,
      CO(2) => \ah1_reg[15]_i_15_n_25\,
      CO(1) => \ah1_reg[15]_i_15_n_26\,
      CO(0) => \ah1_reg[15]_i_15_n_27\,
      DI(7) => '0',
      DI(6 downto 0) => ah1(14 downto 8),
      O(7) => \NLW_ah1_reg[15]_i_15_O_UNCONNECTED\(7),
      O(6 downto 0) => sext_ln599_1_fu_2044_p1(15 downto 9),
      S(7) => '1',
      S(6) => \ah1[15]_i_47_n_20\,
      S(5) => \ah1[15]_i_48_n_20\,
      S(4) => \ah1[15]_i_49_n_20\,
      S(3) => \ah1[15]_i_50_n_20\,
      S(2) => \ah1[15]_i_51_n_20\,
      S(1) => \ah1[15]_i_52_n_20\,
      S(0) => \ah1[15]_i_53_n_20\
    );
\ah1_reg[15]_i_20\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ah1_reg[15]_i_20_n_20\,
      CO(6) => \ah1_reg[15]_i_20_n_21\,
      CO(5) => \ah1_reg[15]_i_20_n_22\,
      CO(4) => \ah1_reg[15]_i_20_n_23\,
      CO(3) => \ah1_reg[15]_i_20_n_24\,
      CO(2) => \ah1_reg[15]_i_20_n_25\,
      CO(1) => \ah1_reg[15]_i_20_n_26\,
      CO(0) => \ah1_reg[15]_i_20_n_27\,
      DI(7) => \ah1[15]_i_54_n_20\,
      DI(6) => \ah1[15]_i_55_n_20\,
      DI(5) => \ah1[15]_i_56_n_20\,
      DI(4) => \ah1[15]_i_57_n_20\,
      DI(3) => \ah1[15]_i_58_n_20\,
      DI(2) => \ah1[15]_i_59_n_20\,
      DI(1) => \ah1[15]_i_60_n_20\,
      DI(0) => \ah1[15]_i_61_n_20\,
      O(7 downto 0) => \NLW_ah1_reg[15]_i_20_O_UNCONNECTED\(7 downto 0),
      S(7) => \ah1[15]_i_62_n_20\,
      S(6) => \ah1[15]_i_63_n_20\,
      S(5) => \ah1[15]_i_64_n_20\,
      S(4) => \ah1[15]_i_65_n_20\,
      S(3) => \ah1[15]_i_66_n_20\,
      S(2) => \ah1[15]_i_67_n_20\,
      S(1) => \ah1[15]_i_68_n_20\,
      S(0) => \ah1[15]_i_69_n_20\
    );
\ah1_reg[15]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \ah1_reg[15]_i_11_n_20\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_ah1_reg[15]_i_3_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \ah1_reg[15]_i_3_n_27\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \ah1[15]_i_12_n_20\,
      O(7 downto 0) => \NLW_ah1_reg[15]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \ah1[15]_i_13_n_20\
    );
\ah1_reg[15]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => \ah1_reg[15]_i_14_n_20\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_ah1_reg[15]_i_4_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \ah1_reg[15]_i_4_n_23\,
      CO(3) => \NLW_ah1_reg[15]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \ah1_reg[15]_i_4_n_25\,
      CO(1) => \ah1_reg[15]_i_4_n_26\,
      CO(0) => \ah1_reg[15]_i_4_n_27\,
      DI(7 downto 4) => B"0000",
      DI(3 downto 0) => sext_ln599_1_fu_2044_p1(15 downto 12),
      O(7 downto 4) => \NLW_ah1_reg[15]_i_4_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => apl1_4_fu_2055_p2(16 downto 13),
      S(7 downto 4) => B"0001",
      S(3) => \ah1[15]_i_16_n_20\,
      S(2) => \ah1[15]_i_17_n_20\,
      S(1) => \ah1[15]_i_18_n_20\,
      S(0) => \ah1[15]_i_19_n_20\
    );
\ah1_reg[15]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => \ah1_reg[15]_i_20_n_20\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_ah1_reg[15]_i_5_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \ah1_reg[15]_i_5_n_27\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \ah1[15]_i_21_n_20\,
      O(7 downto 0) => \NLW_ah1_reg[15]_i_5_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \ah1[15]_i_22_n_20\
    );
\ah1_reg[4]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => \ah1_reg[0]_i_3_n_20\,
      CI_TOP => '0',
      CO(7) => \ah1_reg[4]_i_5_n_20\,
      CO(6) => \ah1_reg[4]_i_5_n_21\,
      CO(5) => \ah1_reg[4]_i_5_n_22\,
      CO(4) => \ah1_reg[4]_i_5_n_23\,
      CO(3) => \ah1_reg[4]_i_5_n_24\,
      CO(2) => \ah1_reg[4]_i_5_n_25\,
      CO(1) => \ah1_reg[4]_i_5_n_26\,
      CO(0) => \ah1_reg[4]_i_5_n_27\,
      DI(7) => ah1(15),
      DI(6) => \ah1[4]_i_6_n_20\,
      DI(5 downto 0) => ah1(6 downto 1),
      O(7 downto 0) => sext_ln599_1_fu_2044_p1(8 downto 1),
      S(7) => \ah1[4]_i_7_n_20\,
      S(6) => \ah1[4]_i_8_n_20\,
      S(5) => \ah1[4]_i_9_n_20\,
      S(4) => \ah1[4]_i_10_n_20\,
      S(3) => \ah1[4]_i_11_n_20\,
      S(2) => \ah1[4]_i_12_n_20\,
      S(1) => \ah1[4]_i_13_n_20\,
      S(0) => \ah1[4]_i_14_n_20\
    );
\ah2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \ah2_reg[14]_i_3_n_25\,
      I1 => apl2_3_reg_2389(0),
      I2 => \ah2_reg[14]_i_2_n_27\,
      I3 => \^q\(5),
      I4 => ah2(0),
      O => grp_encode_fu_333_ah2_o(0)
    );
\ah2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \ah2_reg[14]_i_3_n_25\,
      I1 => apl2_3_reg_2389(10),
      I2 => \ah2_reg[14]_i_2_n_27\,
      I3 => \^q\(5),
      I4 => ah2(10),
      O => grp_encode_fu_333_ah2_o(10)
    );
\ah2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \ah2_reg[14]_i_3_n_25\,
      I1 => apl2_3_reg_2389(11),
      I2 => \ah2_reg[14]_i_2_n_27\,
      I3 => \^q\(5),
      I4 => ah2(11),
      O => grp_encode_fu_333_ah2_o(11)
    );
\ah2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCAAAA"
    )
        port map (
      I0 => ah2(12),
      I1 => \ah2_reg[14]_i_3_n_25\,
      I2 => \ah2_reg[14]_i_2_n_27\,
      I3 => apl2_3_reg_2389(12),
      I4 => \^q\(5),
      O => grp_encode_fu_333_ah2_o(12)
    );
\ah2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54FF5400"
    )
        port map (
      I0 => \ah2_reg[14]_i_3_n_25\,
      I1 => \ah2_reg[14]_i_2_n_27\,
      I2 => apl2_3_reg_2389(13),
      I3 => \^q\(5),
      I4 => ah2(13),
      O => grp_encode_fu_333_ah2_o(13)
    );
\ah2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFF200"
    )
        port map (
      I0 => apl2_3_reg_2389(14),
      I1 => \ah2_reg[14]_i_2_n_27\,
      I2 => \ah2_reg[14]_i_3_n_25\,
      I3 => \^q\(5),
      I4 => ah2(14),
      O => grp_encode_fu_333_ah2_o(14)
    );
\ah2[14]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => apl2_3_reg_2389(12),
      I1 => \ah2_reg[14]_i_2_n_27\,
      I2 => apl2_3_reg_2389(13),
      O => \ah2[14]_i_10_n_20\
    );
\ah2[14]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_3_reg_2389(15),
      I1 => apl2_3_reg_2389(14),
      O => \ah2[14]_i_11_n_20\
    );
\ah2[14]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_3_reg_2389(11),
      I1 => apl2_3_reg_2389(10),
      O => \ah2[14]_i_12_n_20\
    );
\ah2[14]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_3_reg_2389(9),
      I1 => apl2_3_reg_2389(8),
      O => \ah2[14]_i_13_n_20\
    );
\ah2[14]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_3_reg_2389(7),
      I1 => apl2_3_reg_2389(6),
      O => \ah2[14]_i_14_n_20\
    );
\ah2[14]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_3_reg_2389(5),
      I1 => apl2_3_reg_2389(4),
      O => \ah2[14]_i_15_n_20\
    );
\ah2[14]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_3_reg_2389(3),
      I1 => apl2_3_reg_2389(2),
      O => \ah2[14]_i_16_n_20\
    );
\ah2[14]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_3_reg_2389(1),
      I1 => apl2_3_reg_2389(0),
      O => \ah2[14]_i_17_n_20\
    );
\ah2[14]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_3_reg_2389(14),
      I1 => apl2_3_reg_2389(15),
      O => \ah2[14]_i_18_n_20\
    );
\ah2[14]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => apl2_3_reg_2389(13),
      I1 => apl2_3_reg_2389(12),
      O => \ah2[14]_i_19_n_20\
    );
\ah2[14]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_3_reg_2389(10),
      I1 => apl2_3_reg_2389(11),
      O => \ah2[14]_i_20_n_20\
    );
\ah2[14]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_3_reg_2389(8),
      I1 => apl2_3_reg_2389(9),
      O => \ah2[14]_i_21_n_20\
    );
\ah2[14]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_3_reg_2389(6),
      I1 => apl2_3_reg_2389(7),
      O => \ah2[14]_i_22_n_20\
    );
\ah2[14]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_3_reg_2389(4),
      I1 => apl2_3_reg_2389(5),
      O => \ah2[14]_i_23_n_20\
    );
\ah2[14]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_3_reg_2389(2),
      I1 => apl2_3_reg_2389(3),
      O => \ah2[14]_i_24_n_20\
    );
\ah2[14]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_3_reg_2389(0),
      I1 => apl2_3_reg_2389(1),
      O => \ah2[14]_i_25_n_20\
    );
\ah2[14]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_3_reg_2389(16),
      O => \ah2[14]_i_5_n_20\
    );
\ah2[14]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => apl2_3_reg_2389(14),
      I1 => \ah2_reg[14]_i_2_n_27\,
      I2 => apl2_3_reg_2389(15),
      O => \ah2[14]_i_6_n_20\
    );
\ah2[14]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \ah2_reg[14]_i_2_n_27\,
      I1 => apl2_3_reg_2389(13),
      I2 => apl2_3_reg_2389(12),
      O => \ah2[14]_i_7_n_20\
    );
\ah2[14]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => apl2_3_reg_2389(16),
      I1 => \ah2_reg[14]_i_2_n_27\,
      O => \ah2[14]_i_8_n_20\
    );
\ah2[14]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => apl2_3_reg_2389(15),
      I1 => \ah2_reg[14]_i_2_n_27\,
      I2 => apl2_3_reg_2389(14),
      O => \ah2[14]_i_9_n_20\
    );
\ah2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \ah2_reg[14]_i_3_n_25\,
      I1 => apl2_3_reg_2389(1),
      I2 => \ah2_reg[14]_i_2_n_27\,
      I3 => \^q\(5),
      I4 => ah2(1),
      O => grp_encode_fu_333_ah2_o(1)
    );
\ah2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \ah2_reg[14]_i_3_n_25\,
      I1 => apl2_3_reg_2389(2),
      I2 => \ah2_reg[14]_i_2_n_27\,
      I3 => \^q\(5),
      I4 => ah2(2),
      O => grp_encode_fu_333_ah2_o(2)
    );
\ah2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \ah2_reg[14]_i_3_n_25\,
      I1 => apl2_3_reg_2389(3),
      I2 => \ah2_reg[14]_i_2_n_27\,
      I3 => \^q\(5),
      I4 => ah2(3),
      O => grp_encode_fu_333_ah2_o(3)
    );
\ah2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \ah2_reg[14]_i_3_n_25\,
      I1 => apl2_3_reg_2389(4),
      I2 => \ah2_reg[14]_i_2_n_27\,
      I3 => \^q\(5),
      I4 => ah2(4),
      O => grp_encode_fu_333_ah2_o(4)
    );
\ah2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \ah2_reg[14]_i_3_n_25\,
      I1 => apl2_3_reg_2389(5),
      I2 => \ah2_reg[14]_i_2_n_27\,
      I3 => \^q\(5),
      I4 => ah2(5),
      O => grp_encode_fu_333_ah2_o(5)
    );
\ah2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \ah2_reg[14]_i_3_n_25\,
      I1 => apl2_3_reg_2389(6),
      I2 => \ah2_reg[14]_i_2_n_27\,
      I3 => \^q\(5),
      I4 => ah2(6),
      O => grp_encode_fu_333_ah2_o(6)
    );
\ah2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \ah2_reg[14]_i_3_n_25\,
      I1 => apl2_3_reg_2389(7),
      I2 => \ah2_reg[14]_i_2_n_27\,
      I3 => \^q\(5),
      I4 => ah2(7),
      O => grp_encode_fu_333_ah2_o(7)
    );
\ah2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \ah2_reg[14]_i_3_n_25\,
      I1 => apl2_3_reg_2389(8),
      I2 => \ah2_reg[14]_i_2_n_27\,
      I3 => \^q\(5),
      I4 => ah2(8),
      O => grp_encode_fu_333_ah2_o(8)
    );
\ah2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \ah2_reg[14]_i_3_n_25\,
      I1 => apl2_3_reg_2389(9),
      I2 => \ah2_reg[14]_i_2_n_27\,
      I3 => \^q\(5),
      I4 => ah2(9),
      O => grp_encode_fu_333_ah2_o(9)
    );
\ah2_reg[14]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \ah2_reg[14]_i_4_n_20\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_ah2_reg[14]_i_2_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \ah2_reg[14]_i_2_n_27\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_ah2_reg[14]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \ah2[14]_i_5_n_20\
    );
\ah2_reg[14]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_ah2_reg[14]_i_3_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \ah2_reg[14]_i_3_n_25\,
      CO(1) => \ah2_reg[14]_i_3_n_26\,
      CO(0) => \ah2_reg[14]_i_3_n_27\,
      DI(7 downto 2) => B"000000",
      DI(1) => \ah2[14]_i_6_n_20\,
      DI(0) => \ah2[14]_i_7_n_20\,
      O(7 downto 0) => \NLW_ah2_reg[14]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7 downto 3) => B"00000",
      S(2) => \ah2[14]_i_8_n_20\,
      S(1) => \ah2[14]_i_9_n_20\,
      S(0) => \ah2[14]_i_10_n_20\
    );
\ah2_reg[14]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ah2_reg[14]_i_4_n_20\,
      CO(6) => \ah2_reg[14]_i_4_n_21\,
      CO(5) => \ah2_reg[14]_i_4_n_22\,
      CO(4) => \ah2_reg[14]_i_4_n_23\,
      CO(3) => \ah2_reg[14]_i_4_n_24\,
      CO(2) => \ah2_reg[14]_i_4_n_25\,
      CO(1) => \ah2_reg[14]_i_4_n_26\,
      CO(0) => \ah2_reg[14]_i_4_n_27\,
      DI(7) => \ah2[14]_i_11_n_20\,
      DI(6) => '0',
      DI(5) => \ah2[14]_i_12_n_20\,
      DI(4) => \ah2[14]_i_13_n_20\,
      DI(3) => \ah2[14]_i_14_n_20\,
      DI(2) => \ah2[14]_i_15_n_20\,
      DI(1) => \ah2[14]_i_16_n_20\,
      DI(0) => \ah2[14]_i_17_n_20\,
      O(7 downto 0) => \NLW_ah2_reg[14]_i_4_O_UNCONNECTED\(7 downto 0),
      S(7) => \ah2[14]_i_18_n_20\,
      S(6) => \ah2[14]_i_19_n_20\,
      S(5) => \ah2[14]_i_20_n_20\,
      S(4) => \ah2[14]_i_21_n_20\,
      S(3) => \ah2[14]_i_22_n_20\,
      S(2) => \ah2[14]_i_23_n_20\,
      S(1) => \ah2[14]_i_24_n_20\,
      S(0) => \ah2[14]_i_25_n_20\
    );
\al1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \al1_reg[15]_i_5_n_27\,
      I1 => \al1[0]_i_2_n_20\,
      I2 => \al1_reg[15]_i_7_n_27\,
      I3 => sext_ln599_fu_1899_p1(0),
      I4 => \^q\(5),
      I5 => al1(0),
      O => grp_encode_fu_333_al1_o(0)
    );
\al1[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => al1(3),
      O => \al1[0]_i_10_n_20\
    );
\al1[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => al1(2),
      O => \al1[0]_i_11_n_20\
    );
\al1[0]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => al1(1),
      O => \al1[0]_i_12_n_20\
    );
\al1[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2378(0),
      I2 => \al2_reg[14]_i_2_n_27\,
      O => \al1[0]_i_2_n_20\
    );
\al1[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => al1(0),
      O => \al1[0]_i_4_n_20\
    );
\al1[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => al1(0),
      I1 => al1(8),
      O => \al1[0]_i_5_n_20\
    );
\al1[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => al1(7),
      O => \al1[0]_i_6_n_20\
    );
\al1[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => al1(6),
      O => \al1[0]_i_7_n_20\
    );
\al1[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => al1(5),
      O => \al1[0]_i_8_n_20\
    );
\al1[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => al1(4),
      O => \al1[0]_i_9_n_20\
    );
\al1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74FF7400"
    )
        port map (
      I0 => \al1[10]_i_2_n_20\,
      I1 => \al1_reg[15]_i_5_n_27\,
      I2 => \al1[10]_i_3_n_20\,
      I3 => \^q\(5),
      I4 => al1(10),
      O => grp_encode_fu_333_al1_o(10)
    );
\al1[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2378(10),
      I2 => \al2_reg[14]_i_2_n_27\,
      O => \al1[10]_i_2_n_20\
    );
\al1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5565FFFF55650000"
    )
        port map (
      I0 => \al1[10]_i_4_n_20\,
      I1 => \al2_reg[14]_i_2_n_27\,
      I2 => apl2_reg_2378(10),
      I3 => \al2_reg[14]_i_3_n_25\,
      I4 => \al1_reg[15]_i_7_n_27\,
      I5 => apl1_fu_1910_p2(10),
      O => \al1[10]_i_3_n_20\
    );
\al1[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00330032"
    )
        port map (
      I0 => apl2_reg_2378(9),
      I1 => \al2_reg[14]_i_3_n_25\,
      I2 => apl2_reg_2378(8),
      I3 => \al2_reg[14]_i_2_n_27\,
      I4 => apl2_reg_2378(7),
      I5 => \al1[7]_i_4_n_20\,
      O => \al1[10]_i_4_n_20\
    );
\al1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \al1[11]_i_2_n_20\,
      I1 => \al1_reg[15]_i_5_n_27\,
      I2 => \al1[11]_i_3_n_20\,
      I3 => \^q\(5),
      I4 => al1(11),
      O => grp_encode_fu_333_al1_o(11)
    );
\al1[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
        port map (
      I0 => apl2_reg_2378(11),
      I1 => \al2_reg[14]_i_3_n_25\,
      I2 => apl2_reg_2378(10),
      I3 => \al2_reg[14]_i_2_n_27\,
      O => \al1[11]_i_2_n_20\
    );
\al1[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \al1[11]_i_4_n_20\,
      I1 => \al1_reg[15]_i_7_n_27\,
      I2 => apl1_fu_1910_p2(11),
      O => \al1[11]_i_3_n_20\
    );
\al1[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000005700A8"
    )
        port map (
      I0 => apl2_reg_2378(10),
      I1 => apl2_reg_2378(9),
      I2 => \al1[15]_i_25_n_20\,
      I3 => \al2_reg[14]_i_2_n_27\,
      I4 => apl2_reg_2378(11),
      I5 => \al2_reg[14]_i_3_n_25\,
      O => \al1[11]_i_4_n_20\
    );
\al1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \al1[12]_i_2_n_20\,
      I1 => \al1_reg[15]_i_5_n_27\,
      I2 => \al1[12]_i_3_n_20\,
      I3 => \^q\(5),
      I4 => al1(12),
      O => grp_encode_fu_333_al1_o(12)
    );
\al1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDEFFEE"
    )
        port map (
      I0 => apl2_reg_2378(12),
      I1 => \al2_reg[14]_i_2_n_27\,
      I2 => apl2_reg_2378(10),
      I3 => \al2_reg[14]_i_3_n_25\,
      I4 => apl2_reg_2378(11),
      O => \al1[12]_i_2_n_20\
    );
\al1[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \al1[12]_i_4_n_20\,
      I1 => \al1_reg[15]_i_7_n_27\,
      I2 => apl1_fu_1910_p2(12),
      O => \al1[12]_i_3_n_20\
    );
\al1[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0001FFF"
    )
        port map (
      I0 => \al1[9]_i_2_n_20\,
      I1 => \al1[15]_i_25_n_20\,
      I2 => \al1[10]_i_2_n_20\,
      I3 => apl2_reg_2378(11),
      I4 => \al1[15]_i_9_n_20\,
      O => \al1[12]_i_4_n_20\
    );
\al1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \al1[13]_i_2_n_20\,
      I1 => \al1_reg[15]_i_5_n_27\,
      I2 => \al1[13]_i_3_n_20\,
      I3 => \^q\(5),
      I4 => al1(13),
      O => grp_encode_fu_333_al1_o(13)
    );
\al1[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA6A"
    )
        port map (
      I0 => \al1[15]_i_12_n_20\,
      I1 => \al1[10]_i_2_n_20\,
      I2 => apl2_reg_2378(11),
      I3 => \al1[15]_i_9_n_20\,
      O => \al1[13]_i_2_n_20\
    );
\al1[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \al1[13]_i_4_n_20\,
      I1 => \al1_reg[15]_i_7_n_27\,
      I2 => apl1_fu_1910_p2(13),
      O => \al1[13]_i_3_n_20\
    );
\al1[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6555655565555555"
    )
        port map (
      I0 => \al1[15]_i_12_n_20\,
      I1 => \al1[15]_i_9_n_20\,
      I2 => apl2_reg_2378(11),
      I3 => \al1[10]_i_2_n_20\,
      I4 => \al1[15]_i_25_n_20\,
      I5 => \al1[9]_i_2_n_20\,
      O => \al1[13]_i_4_n_20\
    );
\al1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \al1[14]_i_2_n_20\,
      I1 => \al1_reg[15]_i_5_n_27\,
      I2 => \al1[14]_i_3_n_20\,
      I3 => \^q\(5),
      I4 => al1(14),
      O => grp_encode_fu_333_al1_o(14)
    );
\al1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \al1[15]_i_8_n_20\,
      I1 => \al1[15]_i_12_n_20\,
      I2 => \al1[15]_i_9_n_20\,
      I3 => apl2_reg_2378(11),
      I4 => \al1[10]_i_2_n_20\,
      O => \al1[14]_i_2_n_20\
    );
\al1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08F7FFFF08F70000"
    )
        port map (
      I0 => \al1[15]_i_12_n_20\,
      I1 => \al1[15]_i_10_n_20\,
      I2 => \al1[15]_i_9_n_20\,
      I3 => \al1[15]_i_8_n_20\,
      I4 => \al1_reg[15]_i_7_n_27\,
      I5 => apl1_fu_1910_p2(14),
      O => \al1[14]_i_3_n_20\
    );
\al1[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020002000200000"
    )
        port map (
      I0 => apl2_reg_2378(11),
      I1 => \al2_reg[14]_i_3_n_25\,
      I2 => apl2_reg_2378(10),
      I3 => \al2_reg[14]_i_2_n_27\,
      I4 => \al1[15]_i_25_n_20\,
      I5 => apl2_reg_2378(9),
      O => \al1[15]_i_10_n_20\
    );
\al1[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => apl2_reg_2378(11),
      I1 => \al2_reg[14]_i_3_n_25\,
      I2 => apl2_reg_2378(10),
      I3 => \al2_reg[14]_i_2_n_27\,
      I4 => apl2_reg_2378(9),
      I5 => \al1[15]_i_25_n_20\,
      O => \al1[15]_i_11_n_20\
    );
\al1[15]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_25\,
      I1 => \al2_reg[14]_i_2_n_27\,
      I2 => apl2_reg_2378(13),
      O => \al1[15]_i_12_n_20\
    );
\al1[15]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000005D"
    )
        port map (
      I0 => apl1_fu_1910_p2(16),
      I1 => \al1[15]_i_42_n_20\,
      I2 => \al1[15]_i_43_n_20\,
      I3 => \al1_reg[15]_i_7_n_27\,
      I4 => \al1_reg[15]_i_6_n_23\,
      O => \al1[15]_i_14_n_20\
    );
\al1[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F2"
    )
        port map (
      I0 => \al1_reg[15]_i_6_n_23\,
      I1 => apl1_fu_1910_p2(16),
      I2 => \al1_reg[15]_i_7_n_27\,
      I3 => \al1[15]_i_4_n_20\,
      O => \al1[15]_i_15_n_20\
    );
\al1[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln599_fu_1899_p1(15),
      I1 => \al1_reg[15]_i_17_n_20\,
      O => \al1[15]_i_18_n_20\
    );
\al1[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_fu_1899_p1(14),
      I1 => sext_ln599_fu_1899_p1(15),
      O => \al1[15]_i_19_n_20\
    );
\al1[15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_fu_1899_p1(13),
      I1 => sext_ln599_fu_1899_p1(14),
      O => \al1[15]_i_20_n_20\
    );
\al1[15]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_fu_1899_p1(12),
      I1 => sext_ln599_fu_1899_p1(13),
      O => \al1[15]_i_21_n_20\
    );
\al1[15]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \al1_reg[15]_i_6_n_23\,
      I1 => apl1_fu_1910_p2(16),
      O => \al1[15]_i_23_n_20\
    );
\al1[15]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \al1_reg[15]_i_6_n_23\,
      I1 => apl1_fu_1910_p2(16),
      O => \al1[15]_i_24_n_20\
    );
\al1[15]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \al1[4]_i_4_n_20\,
      I1 => \al1[4]_i_2_n_20\,
      I2 => \al1[5]_i_2_n_20\,
      I3 => \al1[6]_i_2_n_20\,
      I4 => \al1[7]_i_2_n_20\,
      I5 => \al1[8]_i_2_n_20\,
      O => \al1[15]_i_25_n_20\
    );
\al1[15]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C4CCF5F7"
    )
        port map (
      I0 => apl1_fu_1910_p2(15),
      I1 => \al1[15]_i_43_n_20\,
      I2 => \al1_reg[15]_i_7_n_27\,
      I3 => apl1_fu_1910_p2(14),
      I4 => \al1[15]_i_42_n_20\,
      O => \al1[15]_i_26_n_20\
    );
\al1[15]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \al1[13]_i_2_n_20\,
      I1 => \al1[13]_i_3_n_20\,
      I2 => \al1[12]_i_2_n_20\,
      I3 => \al1[12]_i_3_n_20\,
      O => \al1[15]_i_27_n_20\
    );
\al1[15]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB0B0004BB3B0007"
    )
        port map (
      I0 => \al1[10]_i_4_n_20\,
      I1 => \al1[10]_i_2_n_20\,
      I2 => apl1_fu_1910_p2(11),
      I3 => \al1_reg[15]_i_7_n_27\,
      I4 => \al1[11]_i_4_n_20\,
      I5 => apl1_fu_1910_p2(10),
      O => \al1[15]_i_28_n_20\
    );
\al1[15]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000404050004"
    )
        port map (
      I0 => \al2_reg[14]_i_2_n_27\,
      I1 => apl2_reg_2378(9),
      I2 => \al2_reg[14]_i_3_n_25\,
      I3 => \al1[9]_i_3_n_20\,
      I4 => apl2_reg_2378(8),
      I5 => \al1[8]_i_3_n_20\,
      O => \al1[15]_i_29_n_20\
    );
\al1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => \al1[15]_i_4_n_20\,
      I1 => \al1_reg[15]_i_5_n_27\,
      I2 => apl1_fu_1910_p2(15),
      I3 => \al1_reg[15]_i_7_n_27\,
      I4 => \^q\(5),
      I5 => al1(15),
      O => grp_encode_fu_333_al1_o(15)
    );
\al1[15]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000404050004"
    )
        port map (
      I0 => \al2_reg[14]_i_2_n_27\,
      I1 => apl2_reg_2378(7),
      I2 => \al2_reg[14]_i_3_n_25\,
      I3 => \al1[7]_i_3_n_20\,
      I4 => apl2_reg_2378(6),
      I5 => \al1[6]_i_3_n_20\,
      O => \al1[15]_i_30_n_20\
    );
\al1[15]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD10000FFD11100"
    )
        port map (
      I0 => apl1_fu_1910_p2(5),
      I1 => \al1_reg[15]_i_7_n_27\,
      I2 => \al1[4]_i_4_n_20\,
      I3 => \al1[4]_i_2_n_20\,
      I4 => \al1[5]_i_2_n_20\,
      I5 => sext_ln599_fu_1899_p1(4),
      O => \al1[15]_i_31_n_20\
    );
\al1[15]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD10000FFD11100"
    )
        port map (
      I0 => sext_ln599_fu_1899_p1(3),
      I1 => \al1_reg[15]_i_7_n_27\,
      I2 => \al1[15]_i_75_n_20\,
      I3 => \al1[2]_i_2_n_20\,
      I4 => \al1[3]_i_2_n_20\,
      I5 => sext_ln599_fu_1899_p1(2),
      O => \al1[15]_i_32_n_20\
    );
\al1[15]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0F30010"
    )
        port map (
      I0 => sext_ln599_fu_1899_p1(0),
      I1 => \al1_reg[15]_i_7_n_27\,
      I2 => \al1[0]_i_2_n_20\,
      I3 => sext_ln599_fu_1899_p1(1),
      I4 => \al1[1]_i_2_n_20\,
      O => \al1[15]_i_33_n_20\
    );
\al1[15]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5099500005000599"
    )
        port map (
      I0 => \al1[15]_i_4_n_20\,
      I1 => apl1_fu_1910_p2(15),
      I2 => \al1[15]_i_43_n_20\,
      I3 => \al1_reg[15]_i_7_n_27\,
      I4 => apl1_fu_1910_p2(14),
      I5 => \al1[14]_i_2_n_20\,
      O => \al1[15]_i_34_n_20\
    );
\al1[15]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \al1[15]_i_76_n_20\,
      I1 => \al1[12]_i_3_n_20\,
      I2 => \al1[12]_i_2_n_20\,
      O => \al1[15]_i_35_n_20\
    );
\al1[15]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0000990F009600"
    )
        port map (
      I0 => \al1[11]_i_4_n_20\,
      I1 => apl1_fu_1910_p2(11),
      I2 => \al1[10]_i_4_n_20\,
      I3 => \al1[10]_i_2_n_20\,
      I4 => \al1_reg[15]_i_7_n_27\,
      I5 => apl1_fu_1910_p2(10),
      O => \al1[15]_i_36_n_20\
    );
\al1[15]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505050505900509"
    )
        port map (
      I0 => \al1[9]_i_3_n_20\,
      I1 => apl2_reg_2378(9),
      I2 => \al1[8]_i_3_n_20\,
      I3 => \al2_reg[14]_i_3_n_25\,
      I4 => apl2_reg_2378(8),
      I5 => \al2_reg[14]_i_2_n_27\,
      O => \al1[15]_i_37_n_20\
    );
\al1[15]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505050505900509"
    )
        port map (
      I0 => \al1[7]_i_3_n_20\,
      I1 => apl2_reg_2378(7),
      I2 => \al1[6]_i_3_n_20\,
      I3 => \al2_reg[14]_i_3_n_25\,
      I4 => apl2_reg_2378(6),
      I5 => \al2_reg[14]_i_2_n_27\,
      O => \al1[15]_i_38_n_20\
    );
\al1[15]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F9900000F0099"
    )
        port map (
      I0 => \al1[5]_i_2_n_20\,
      I1 => apl1_fu_1910_p2(5),
      I2 => \al1[4]_i_4_n_20\,
      I3 => \al1[4]_i_2_n_20\,
      I4 => \al1_reg[15]_i_7_n_27\,
      I5 => sext_ln599_fu_1899_p1(4),
      O => \al1[15]_i_39_n_20\
    );
\al1[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7DFFFFFF"
    )
        port map (
      I0 => \al1[15]_i_8_n_20\,
      I1 => \al1[15]_i_9_n_20\,
      I2 => \al1[15]_i_10_n_20\,
      I3 => \al1[15]_i_11_n_20\,
      I4 => \al1[15]_i_12_n_20\,
      O => \al1[15]_i_4_n_20\
    );
\al1[15]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F9900000F0099"
    )
        port map (
      I0 => \al1[3]_i_2_n_20\,
      I1 => sext_ln599_fu_1899_p1(3),
      I2 => \al1[15]_i_75_n_20\,
      I3 => \al1[2]_i_2_n_20\,
      I4 => \al1_reg[15]_i_7_n_27\,
      I5 => sext_ln599_fu_1899_p1(2),
      O => \al1[15]_i_40_n_20\
    );
\al1[15]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF9009"
    )
        port map (
      I0 => \al1[1]_i_2_n_20\,
      I1 => sext_ln599_fu_1899_p1(1),
      I2 => sext_ln599_fu_1899_p1(0),
      I3 => \al1[0]_i_2_n_20\,
      I4 => \al1_reg[15]_i_7_n_27\,
      O => \al1[15]_i_41_n_20\
    );
\al1[15]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \al1[10]_i_4_n_20\,
      I1 => \al1[10]_i_2_n_20\,
      I2 => apl2_reg_2378(11),
      I3 => \al1[15]_i_9_n_20\,
      I4 => \al1[15]_i_12_n_20\,
      O => \al1[15]_i_42_n_20\
    );
\al1[15]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCCC7F80"
    )
        port map (
      I0 => apl2_reg_2378(13),
      I1 => \al1[15]_i_10_n_20\,
      I2 => apl2_reg_2378(12),
      I3 => apl2_reg_2378(14),
      I4 => \al2_reg[14]_i_2_n_27\,
      I5 => \al2_reg[14]_i_3_n_25\,
      O => \al1[15]_i_43_n_20\
    );
\al1[15]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln599_fu_1899_p1(8),
      O => \al1[15]_i_44_n_20\
    );
\al1[15]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_fu_1899_p1(11),
      I1 => sext_ln599_fu_1899_p1(12),
      O => \al1[15]_i_45_n_20\
    );
\al1[15]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_fu_1899_p1(10),
      I1 => sext_ln599_fu_1899_p1(11),
      O => \al1[15]_i_46_n_20\
    );
\al1[15]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_fu_1899_p1(9),
      I1 => sext_ln599_fu_1899_p1(10),
      O => \al1[15]_i_47_n_20\
    );
\al1[15]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_fu_1899_p1(8),
      I1 => sext_ln599_fu_1899_p1(9),
      O => \al1[15]_i_48_n_20\
    );
\al1[15]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln599_fu_1899_p1(8),
      I1 => tmp_7_reg_2373,
      O => \al1[15]_i_49_n_20\
    );
\al1[15]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_7_reg_2373,
      I1 => sext_ln599_fu_1899_p1(7),
      O => \al1[15]_i_50_n_20\
    );
\al1[15]_i_51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln599_fu_1899_p1(6),
      O => \al1[15]_i_51_n_20\
    );
\al1[15]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => al1(14),
      I1 => al1(15),
      O => \al1[15]_i_52_n_20\
    );
\al1[15]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => al1(13),
      I1 => al1(14),
      O => \al1[15]_i_53_n_20\
    );
\al1[15]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => al1(12),
      I1 => al1(13),
      O => \al1[15]_i_54_n_20\
    );
\al1[15]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => al1(11),
      I1 => al1(12),
      O => \al1[15]_i_55_n_20\
    );
\al1[15]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => al1(10),
      I1 => al1(11),
      O => \al1[15]_i_56_n_20\
    );
\al1[15]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => al1(9),
      I1 => al1(10),
      O => \al1[15]_i_57_n_20\
    );
\al1[15]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => al1(8),
      I1 => al1(9),
      O => \al1[15]_i_58_n_20\
    );
\al1[15]_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => apl1_fu_1910_p2(15),
      I1 => \al1[15]_i_43_n_20\,
      I2 => apl1_fu_1910_p2(14),
      O => \al1[15]_i_59_n_20\
    );
\al1[15]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B222"
    )
        port map (
      I0 => apl1_fu_1910_p2(13),
      I1 => \al1[13]_i_4_n_20\,
      I2 => apl1_fu_1910_p2(12),
      I3 => \al1[12]_i_4_n_20\,
      O => \al1[15]_i_60_n_20\
    );
\al1[15]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88E8"
    )
        port map (
      I0 => apl1_fu_1910_p2(11),
      I1 => \al1[11]_i_4_n_20\,
      I2 => apl1_fu_1910_p2(10),
      I3 => \al1[15]_i_77_n_20\,
      O => \al1[15]_i_61_n_20\
    );
\al1[15]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => apl1_fu_1910_p2(9),
      I1 => \al1[9]_i_4_n_20\,
      I2 => apl1_fu_1910_p2(8),
      I3 => \al1[8]_i_4_n_20\,
      O => \al1[15]_i_62_n_20\
    );
\al1[15]_i_63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA83A802"
    )
        port map (
      I0 => apl1_fu_1910_p2(7),
      I1 => \al1[15]_i_78_n_20\,
      I2 => \al1[6]_i_2_n_20\,
      I3 => \al1[7]_i_2_n_20\,
      I4 => apl1_fu_1910_p2(6),
      O => \al1[15]_i_63_n_20\
    );
\al1[15]_i_64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA83A802"
    )
        port map (
      I0 => apl1_fu_1910_p2(5),
      I1 => \al1[4]_i_4_n_20\,
      I2 => \al1[4]_i_2_n_20\,
      I3 => \al1[5]_i_2_n_20\,
      I4 => sext_ln599_fu_1899_p1(4),
      O => \al1[15]_i_64_n_20\
    );
\al1[15]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAA803AAA80002"
    )
        port map (
      I0 => sext_ln599_fu_1899_p1(3),
      I1 => \al1[0]_i_2_n_20\,
      I2 => \al1[1]_i_2_n_20\,
      I3 => \al1[2]_i_2_n_20\,
      I4 => \al1[3]_i_2_n_20\,
      I5 => sext_ln599_fu_1899_p1(2),
      O => \al1[15]_i_65_n_20\
    );
\al1[15]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEFFCFAAA8AA8A"
    )
        port map (
      I0 => sext_ln599_fu_1899_p1(1),
      I1 => \al2_reg[14]_i_3_n_25\,
      I2 => apl2_reg_2378(0),
      I3 => \al2_reg[14]_i_2_n_27\,
      I4 => apl2_reg_2378(1),
      I5 => sext_ln599_fu_1899_p1(0),
      O => \al1[15]_i_66_n_20\
    );
\al1[15]_i_67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \al1[15]_i_43_n_20\,
      I1 => apl1_fu_1910_p2(14),
      I2 => apl1_fu_1910_p2(15),
      O => \al1[15]_i_67_n_20\
    );
\al1[15]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => \al1[13]_i_4_n_20\,
      I1 => apl1_fu_1910_p2(13),
      I2 => \al1[12]_i_4_n_20\,
      I3 => apl1_fu_1910_p2(12),
      O => \al1[15]_i_68_n_20\
    );
\al1[15]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \al1[11]_i_4_n_20\,
      I1 => apl1_fu_1910_p2(11),
      I2 => \al1[15]_i_77_n_20\,
      I3 => apl1_fu_1910_p2(10),
      O => \al1[15]_i_69_n_20\
    );
\al1[15]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \al1[9]_i_4_n_20\,
      I1 => apl1_fu_1910_p2(9),
      I2 => \al1[8]_i_4_n_20\,
      I3 => apl1_fu_1910_p2(8),
      O => \al1[15]_i_70_n_20\
    );
\al1[15]_i_71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06606009"
    )
        port map (
      I0 => \al1[7]_i_2_n_20\,
      I1 => apl1_fu_1910_p2(7),
      I2 => \al1[15]_i_78_n_20\,
      I3 => \al1[6]_i_2_n_20\,
      I4 => apl1_fu_1910_p2(6),
      O => \al1[15]_i_71_n_20\
    );
\al1[15]_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06606009"
    )
        port map (
      I0 => \al1[5]_i_2_n_20\,
      I1 => apl1_fu_1910_p2(5),
      I2 => \al1[4]_i_4_n_20\,
      I3 => \al1[4]_i_2_n_20\,
      I4 => sext_ln599_fu_1899_p1(4),
      O => \al1[15]_i_72_n_20\
    );
\al1[15]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006666066600009"
    )
        port map (
      I0 => \al1[3]_i_2_n_20\,
      I1 => sext_ln599_fu_1899_p1(3),
      I2 => \al1[0]_i_2_n_20\,
      I3 => \al1[1]_i_2_n_20\,
      I4 => \al1[2]_i_2_n_20\,
      I5 => sext_ln599_fu_1899_p1(2),
      O => \al1[15]_i_73_n_20\
    );
\al1[15]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000060033333039"
    )
        port map (
      I0 => apl2_reg_2378(1),
      I1 => sext_ln599_fu_1899_p1(1),
      I2 => \al2_reg[14]_i_3_n_25\,
      I3 => apl2_reg_2378(0),
      I4 => \al2_reg[14]_i_2_n_27\,
      I5 => sext_ln599_fu_1899_p1(0),
      O => \al1[15]_i_74_n_20\
    );
\al1[15]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0032"
    )
        port map (
      I0 => apl2_reg_2378(1),
      I1 => \al2_reg[14]_i_2_n_27\,
      I2 => apl2_reg_2378(0),
      I3 => \al2_reg[14]_i_3_n_25\,
      O => \al1[15]_i_75_n_20\
    );
\al1[15]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040404FB0404FB04"
    )
        port map (
      I0 => \al1[15]_i_9_n_20\,
      I1 => apl2_reg_2378(11),
      I2 => \al1[15]_i_79_n_20\,
      I3 => apl1_fu_1910_p2(13),
      I4 => \al1_reg[15]_i_7_n_27\,
      I5 => \al1[13]_i_4_n_20\,
      O => \al1[15]_i_76_n_20\
    );
\al1[15]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5565"
    )
        port map (
      I0 => \al1[10]_i_4_n_20\,
      I1 => \al2_reg[14]_i_2_n_27\,
      I2 => apl2_reg_2378(10),
      I3 => \al2_reg[14]_i_3_n_25\,
      O => \al1[15]_i_77_n_20\
    );
\al1[15]_i_78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0032"
    )
        port map (
      I0 => apl2_reg_2378(5),
      I1 => \al2_reg[14]_i_3_n_25\,
      I2 => apl2_reg_2378(4),
      I3 => \al2_reg[14]_i_2_n_27\,
      I4 => \al1[4]_i_4_n_20\,
      O => \al1[15]_i_78_n_20\
    );
\al1[15]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \al1[15]_i_80_n_20\,
      I1 => apl2_reg_2378(8),
      I2 => apl2_reg_2378(9),
      I3 => \al2_reg[14]_i_2_n_27\,
      I4 => apl2_reg_2378(10),
      I5 => \al2_reg[14]_i_3_n_25\,
      O => \al1[15]_i_79_n_20\
    );
\al1[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_25\,
      I1 => \al2_reg[14]_i_2_n_27\,
      I2 => apl2_reg_2378(14),
      O => \al1[15]_i_8_n_20\
    );
\al1[15]_i_80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \al1[7]_i_2_n_20\,
      I1 => \al1[6]_i_2_n_20\,
      I2 => \al1[5]_i_2_n_20\,
      I3 => \al1[4]_i_2_n_20\,
      I4 => \al1[4]_i_4_n_20\,
      O => \al1[15]_i_80_n_20\
    );
\al1[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_25\,
      I1 => \al2_reg[14]_i_2_n_27\,
      I2 => apl2_reg_2378(12),
      O => \al1[15]_i_9_n_20\
    );
\al1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \al1[1]_i_2_n_20\,
      I1 => \al1_reg[15]_i_5_n_27\,
      I2 => \al1[1]_i_3_n_20\,
      I3 => \^q\(5),
      I4 => al1(1),
      O => grp_encode_fu_333_al1_o(1)
    );
\al1[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2378(1),
      I2 => \al2_reg[14]_i_2_n_27\,
      O => \al1[1]_i_2_n_20\
    );
\al1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0012FFFF00120000"
    )
        port map (
      I0 => apl2_reg_2378(1),
      I1 => \al2_reg[14]_i_2_n_27\,
      I2 => apl2_reg_2378(0),
      I3 => \al2_reg[14]_i_3_n_25\,
      I4 => \al1_reg[15]_i_7_n_27\,
      I5 => sext_ln599_fu_1899_p1(1),
      O => \al1[1]_i_3_n_20\
    );
\al1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \al1[2]_i_2_n_20\,
      I1 => \al1_reg[15]_i_5_n_27\,
      I2 => \al1[2]_i_3_n_20\,
      I3 => \^q\(5),
      I4 => al1(2),
      O => grp_encode_fu_333_al1_o(2)
    );
\al1[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2378(2),
      I2 => \al2_reg[14]_i_2_n_27\,
      O => \al1[2]_i_2_n_20\
    );
\al1[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \al1[2]_i_4_n_20\,
      I1 => \al1_reg[15]_i_7_n_27\,
      I2 => sext_ln599_fu_1899_p1(2),
      O => \al1[2]_i_3_n_20\
    );
\al1[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000010E"
    )
        port map (
      I0 => apl2_reg_2378(0),
      I1 => apl2_reg_2378(1),
      I2 => \al2_reg[14]_i_2_n_27\,
      I3 => apl2_reg_2378(2),
      I4 => \al2_reg[14]_i_3_n_25\,
      O => \al1[2]_i_4_n_20\
    );
\al1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \al1[3]_i_2_n_20\,
      I1 => \al1_reg[15]_i_5_n_27\,
      I2 => \al1[3]_i_3_n_20\,
      I3 => \^q\(5),
      I4 => al1(3),
      O => grp_encode_fu_333_al1_o(3)
    );
\al1[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2378(3),
      I2 => \al2_reg[14]_i_2_n_27\,
      O => \al1[3]_i_2_n_20\
    );
\al1[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \al1[3]_i_4_n_20\,
      I1 => \al1_reg[15]_i_7_n_27\,
      I2 => sext_ln599_fu_1899_p1(3),
      O => \al1[3]_i_3_n_20\
    );
\al1[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0011001100110012"
    )
        port map (
      I0 => apl2_reg_2378(3),
      I1 => \al2_reg[14]_i_3_n_25\,
      I2 => apl2_reg_2378(2),
      I3 => \al2_reg[14]_i_2_n_27\,
      I4 => apl2_reg_2378(1),
      I5 => apl2_reg_2378(0),
      O => \al1[3]_i_4_n_20\
    );
\al1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \al1[4]_i_2_n_20\,
      I1 => \al1_reg[15]_i_5_n_27\,
      I2 => \al1[4]_i_3_n_20\,
      I3 => \^q\(5),
      I4 => al1(4),
      O => grp_encode_fu_333_al1_o(4)
    );
\al1[4]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => al1(4),
      I1 => al1(12),
      O => \al1[4]_i_10_n_20\
    );
\al1[4]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => al1(3),
      I1 => al1(11),
      O => \al1[4]_i_11_n_20\
    );
\al1[4]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => al1(2),
      I1 => al1(10),
      O => \al1[4]_i_12_n_20\
    );
\al1[4]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => al1(1),
      I1 => al1(9),
      O => \al1[4]_i_13_n_20\
    );
\al1[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2378(4),
      I2 => \al2_reg[14]_i_2_n_27\,
      O => \al1[4]_i_2_n_20\
    );
\al1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AFFFFAA9A0000"
    )
        port map (
      I0 => \al1[4]_i_4_n_20\,
      I1 => \al2_reg[14]_i_2_n_27\,
      I2 => apl2_reg_2378(4),
      I3 => \al2_reg[14]_i_3_n_25\,
      I4 => \al1_reg[15]_i_7_n_27\,
      I5 => sext_ln599_fu_1899_p1(4),
      O => \al1[4]_i_3_n_20\
    );
\al1[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033003300330032"
    )
        port map (
      I0 => apl2_reg_2378(3),
      I1 => \al2_reg[14]_i_3_n_25\,
      I2 => apl2_reg_2378(2),
      I3 => \al2_reg[14]_i_2_n_27\,
      I4 => apl2_reg_2378(1),
      I5 => apl2_reg_2378(0),
      O => \al1[4]_i_4_n_20\
    );
\al1[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => al1(15),
      I1 => al1(8),
      O => \al1[4]_i_6_n_20\
    );
\al1[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => al1(15),
      I1 => al1(7),
      O => \al1[4]_i_7_n_20\
    );
\al1[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => al1(6),
      I1 => al1(14),
      O => \al1[4]_i_8_n_20\
    );
\al1[4]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => al1(5),
      I1 => al1(13),
      O => \al1[4]_i_9_n_20\
    );
\al1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \al1[5]_i_2_n_20\,
      I1 => \al1_reg[15]_i_5_n_27\,
      I2 => \al1[5]_i_3_n_20\,
      I3 => \^q\(5),
      I4 => al1(5),
      O => grp_encode_fu_333_al1_o(5)
    );
\al1[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2378(5),
      I2 => \al2_reg[14]_i_2_n_27\,
      O => \al1[5]_i_2_n_20\
    );
\al1[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \al1[5]_i_4_n_20\,
      I1 => \al1_reg[15]_i_7_n_27\,
      I2 => apl1_fu_1910_p2(5),
      O => \al1[5]_i_3_n_20\
    );
\al1[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDD0012"
    )
        port map (
      I0 => apl2_reg_2378(5),
      I1 => \al2_reg[14]_i_3_n_25\,
      I2 => apl2_reg_2378(4),
      I3 => \al2_reg[14]_i_2_n_27\,
      I4 => \al1[4]_i_4_n_20\,
      O => \al1[5]_i_4_n_20\
    );
\al1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \al1[6]_i_2_n_20\,
      I1 => \al1_reg[15]_i_5_n_27\,
      I2 => \al1[6]_i_3_n_20\,
      I3 => \^q\(5),
      I4 => al1(6),
      O => grp_encode_fu_333_al1_o(6)
    );
\al1[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2378(6),
      I2 => \al2_reg[14]_i_2_n_27\,
      O => \al1[6]_i_2_n_20\
    );
\al1[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \al1[6]_i_4_n_20\,
      I1 => \al1_reg[15]_i_7_n_27\,
      I2 => apl1_fu_1910_p2(6),
      O => \al1[6]_i_3_n_20\
    );
\al1[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA01AAFE"
    )
        port map (
      I0 => \al1[4]_i_4_n_20\,
      I1 => apl2_reg_2378(4),
      I2 => apl2_reg_2378(5),
      I3 => \al2_reg[14]_i_2_n_27\,
      I4 => apl2_reg_2378(6),
      I5 => \al2_reg[14]_i_3_n_25\,
      O => \al1[6]_i_4_n_20\
    );
\al1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \al1[7]_i_2_n_20\,
      I1 => \al1_reg[15]_i_5_n_27\,
      I2 => \al1[7]_i_3_n_20\,
      I3 => \^q\(5),
      I4 => al1(7),
      O => grp_encode_fu_333_al1_o(7)
    );
\al1[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2378(7),
      I2 => \al2_reg[14]_i_2_n_27\,
      O => \al1[7]_i_2_n_20\
    );
\al1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB04FFFFFB040000"
    )
        port map (
      I0 => \al2_reg[14]_i_2_n_27\,
      I1 => apl2_reg_2378(7),
      I2 => \al2_reg[14]_i_3_n_25\,
      I3 => \al1[7]_i_4_n_20\,
      I4 => \al1_reg[15]_i_7_n_27\,
      I5 => apl1_fu_1910_p2(7),
      O => \al1[7]_i_3_n_20\
    );
\al1[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAFFAAFE"
    )
        port map (
      I0 => \al1[4]_i_4_n_20\,
      I1 => apl2_reg_2378(4),
      I2 => apl2_reg_2378(5),
      I3 => \al2_reg[14]_i_2_n_27\,
      I4 => apl2_reg_2378(6),
      I5 => \al2_reg[14]_i_3_n_25\,
      O => \al1[7]_i_4_n_20\
    );
\al1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \al1[8]_i_2_n_20\,
      I1 => \al1_reg[15]_i_5_n_27\,
      I2 => \al1[8]_i_3_n_20\,
      I3 => \^q\(5),
      I4 => al1(8),
      O => grp_encode_fu_333_al1_o(8)
    );
\al1[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2378(8),
      I2 => \al2_reg[14]_i_2_n_27\,
      O => \al1[8]_i_2_n_20\
    );
\al1[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \al1[8]_i_4_n_20\,
      I1 => \al1_reg[15]_i_7_n_27\,
      I2 => apl1_fu_1910_p2(8),
      O => \al1[8]_i_3_n_20\
    );
\al1[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA1AE"
    )
        port map (
      I0 => \al1[7]_i_4_n_20\,
      I1 => apl2_reg_2378(7),
      I2 => \al2_reg[14]_i_2_n_27\,
      I3 => apl2_reg_2378(8),
      I4 => \al2_reg[14]_i_3_n_25\,
      O => \al1[8]_i_4_n_20\
    );
\al1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \al1[9]_i_2_n_20\,
      I1 => \al1_reg[15]_i_5_n_27\,
      I2 => \al1[9]_i_3_n_20\,
      I3 => \^q\(5),
      I4 => al1(9),
      O => grp_encode_fu_333_al1_o(9)
    );
\al1[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2378(9),
      I2 => \al2_reg[14]_i_2_n_27\,
      O => \al1[9]_i_2_n_20\
    );
\al1[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \al1[9]_i_4_n_20\,
      I1 => \al1_reg[15]_i_7_n_27\,
      I2 => apl1_fu_1910_p2(9),
      O => \al1[9]_i_3_n_20\
    );
\al1[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFFDD00110012"
    )
        port map (
      I0 => apl2_reg_2378(9),
      I1 => \al2_reg[14]_i_3_n_25\,
      I2 => apl2_reg_2378(8),
      I3 => \al2_reg[14]_i_2_n_27\,
      I4 => apl2_reg_2378(7),
      I5 => \al1[7]_i_4_n_20\,
      O => \al1[9]_i_4_n_20\
    );
\al1_reg[0]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \al1[0]_i_4_n_20\,
      CI_TOP => '0',
      CO(7) => \al1_reg[0]_i_3_n_20\,
      CO(6) => \al1_reg[0]_i_3_n_21\,
      CO(5) => \al1_reg[0]_i_3_n_22\,
      CO(4) => \al1_reg[0]_i_3_n_23\,
      CO(3) => \al1_reg[0]_i_3_n_24\,
      CO(2) => \al1_reg[0]_i_3_n_25\,
      CO(1) => \al1_reg[0]_i_3_n_26\,
      CO(0) => \al1_reg[0]_i_3_n_27\,
      DI(7) => al1(0),
      DI(6 downto 0) => B"0000000",
      O(7) => sext_ln599_fu_1899_p1(0),
      O(6 downto 0) => \NLW_al1_reg[0]_i_3_O_UNCONNECTED\(6 downto 0),
      S(7) => \al1[0]_i_5_n_20\,
      S(6) => \al1[0]_i_6_n_20\,
      S(5) => \al1[0]_i_7_n_20\,
      S(4) => \al1[0]_i_8_n_20\,
      S(3) => \al1[0]_i_9_n_20\,
      S(2) => \al1[0]_i_10_n_20\,
      S(1) => \al1[0]_i_11_n_20\,
      S(0) => \al1[0]_i_12_n_20\
    );
\al1_reg[15]_i_13\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \al1_reg[15]_i_13_n_20\,
      CO(6) => \al1_reg[15]_i_13_n_21\,
      CO(5) => \al1_reg[15]_i_13_n_22\,
      CO(4) => \al1_reg[15]_i_13_n_23\,
      CO(3) => \al1_reg[15]_i_13_n_24\,
      CO(2) => \al1_reg[15]_i_13_n_25\,
      CO(1) => \al1_reg[15]_i_13_n_26\,
      CO(0) => \al1_reg[15]_i_13_n_27\,
      DI(7) => \al1[15]_i_26_n_20\,
      DI(6) => \al1[15]_i_27_n_20\,
      DI(5) => \al1[15]_i_28_n_20\,
      DI(4) => \al1[15]_i_29_n_20\,
      DI(3) => \al1[15]_i_30_n_20\,
      DI(2) => \al1[15]_i_31_n_20\,
      DI(1) => \al1[15]_i_32_n_20\,
      DI(0) => \al1[15]_i_33_n_20\,
      O(7 downto 0) => \NLW_al1_reg[15]_i_13_O_UNCONNECTED\(7 downto 0),
      S(7) => \al1[15]_i_34_n_20\,
      S(6) => \al1[15]_i_35_n_20\,
      S(5) => \al1[15]_i_36_n_20\,
      S(4) => \al1[15]_i_37_n_20\,
      S(3) => \al1[15]_i_38_n_20\,
      S(2) => \al1[15]_i_39_n_20\,
      S(1) => \al1[15]_i_40_n_20\,
      S(0) => \al1[15]_i_41_n_20\
    );
\al1_reg[15]_i_16\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \al1_reg[15]_i_16_n_20\,
      CO(6) => \al1_reg[15]_i_16_n_21\,
      CO(5) => \al1_reg[15]_i_16_n_22\,
      CO(4) => \al1_reg[15]_i_16_n_23\,
      CO(3) => \al1_reg[15]_i_16_n_24\,
      CO(2) => \al1_reg[15]_i_16_n_25\,
      CO(1) => \al1_reg[15]_i_16_n_26\,
      CO(0) => \al1_reg[15]_i_16_n_27\,
      DI(7 downto 4) => sext_ln599_fu_1899_p1(11 downto 8),
      DI(3) => \al1[15]_i_44_n_20\,
      DI(2 downto 1) => sext_ln599_fu_1899_p1(7 downto 6),
      DI(0) => '0',
      O(7 downto 0) => apl1_fu_1910_p2(12 downto 5),
      S(7) => \al1[15]_i_45_n_20\,
      S(6) => \al1[15]_i_46_n_20\,
      S(5) => \al1[15]_i_47_n_20\,
      S(4) => \al1[15]_i_48_n_20\,
      S(3) => \al1[15]_i_49_n_20\,
      S(2) => \al1[15]_i_50_n_20\,
      S(1) => \al1[15]_i_51_n_20\,
      S(0) => sext_ln599_fu_1899_p1(5)
    );
\al1_reg[15]_i_17\: unisim.vcomponents.CARRY8
     port map (
      CI => \al1_reg[4]_i_5_n_20\,
      CI_TOP => '0',
      CO(7) => \al1_reg[15]_i_17_n_20\,
      CO(6) => \NLW_al1_reg[15]_i_17_CO_UNCONNECTED\(6),
      CO(5) => \al1_reg[15]_i_17_n_22\,
      CO(4) => \al1_reg[15]_i_17_n_23\,
      CO(3) => \al1_reg[15]_i_17_n_24\,
      CO(2) => \al1_reg[15]_i_17_n_25\,
      CO(1) => \al1_reg[15]_i_17_n_26\,
      CO(0) => \al1_reg[15]_i_17_n_27\,
      DI(7) => '0',
      DI(6 downto 0) => al1(14 downto 8),
      O(7) => \NLW_al1_reg[15]_i_17_O_UNCONNECTED\(7),
      O(6 downto 0) => sext_ln599_fu_1899_p1(15 downto 9),
      S(7) => '1',
      S(6) => \al1[15]_i_52_n_20\,
      S(5) => \al1[15]_i_53_n_20\,
      S(4) => \al1[15]_i_54_n_20\,
      S(3) => \al1[15]_i_55_n_20\,
      S(2) => \al1[15]_i_56_n_20\,
      S(1) => \al1[15]_i_57_n_20\,
      S(0) => \al1[15]_i_58_n_20\
    );
\al1_reg[15]_i_22\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \al1_reg[15]_i_22_n_20\,
      CO(6) => \al1_reg[15]_i_22_n_21\,
      CO(5) => \al1_reg[15]_i_22_n_22\,
      CO(4) => \al1_reg[15]_i_22_n_23\,
      CO(3) => \al1_reg[15]_i_22_n_24\,
      CO(2) => \al1_reg[15]_i_22_n_25\,
      CO(1) => \al1_reg[15]_i_22_n_26\,
      CO(0) => \al1_reg[15]_i_22_n_27\,
      DI(7) => \al1[15]_i_59_n_20\,
      DI(6) => \al1[15]_i_60_n_20\,
      DI(5) => \al1[15]_i_61_n_20\,
      DI(4) => \al1[15]_i_62_n_20\,
      DI(3) => \al1[15]_i_63_n_20\,
      DI(2) => \al1[15]_i_64_n_20\,
      DI(1) => \al1[15]_i_65_n_20\,
      DI(0) => \al1[15]_i_66_n_20\,
      O(7 downto 0) => \NLW_al1_reg[15]_i_22_O_UNCONNECTED\(7 downto 0),
      S(7) => \al1[15]_i_67_n_20\,
      S(6) => \al1[15]_i_68_n_20\,
      S(5) => \al1[15]_i_69_n_20\,
      S(4) => \al1[15]_i_70_n_20\,
      S(3) => \al1[15]_i_71_n_20\,
      S(2) => \al1[15]_i_72_n_20\,
      S(1) => \al1[15]_i_73_n_20\,
      S(0) => \al1[15]_i_74_n_20\
    );
\al1_reg[15]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => \al1_reg[15]_i_13_n_20\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_al1_reg[15]_i_5_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \al1_reg[15]_i_5_n_27\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \al1[15]_i_14_n_20\,
      O(7 downto 0) => \NLW_al1_reg[15]_i_5_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \al1[15]_i_15_n_20\
    );
\al1_reg[15]_i_6\: unisim.vcomponents.CARRY8
     port map (
      CI => \al1_reg[15]_i_16_n_20\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_al1_reg[15]_i_6_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \al1_reg[15]_i_6_n_23\,
      CO(3) => \NLW_al1_reg[15]_i_6_CO_UNCONNECTED\(3),
      CO(2) => \al1_reg[15]_i_6_n_25\,
      CO(1) => \al1_reg[15]_i_6_n_26\,
      CO(0) => \al1_reg[15]_i_6_n_27\,
      DI(7 downto 4) => B"0000",
      DI(3 downto 0) => sext_ln599_fu_1899_p1(15 downto 12),
      O(7 downto 4) => \NLW_al1_reg[15]_i_6_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => apl1_fu_1910_p2(16 downto 13),
      S(7 downto 4) => B"0001",
      S(3) => \al1[15]_i_18_n_20\,
      S(2) => \al1[15]_i_19_n_20\,
      S(1) => \al1[15]_i_20_n_20\,
      S(0) => \al1[15]_i_21_n_20\
    );
\al1_reg[15]_i_7\: unisim.vcomponents.CARRY8
     port map (
      CI => \al1_reg[15]_i_22_n_20\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_al1_reg[15]_i_7_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \al1_reg[15]_i_7_n_27\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \al1[15]_i_23_n_20\,
      O(7 downto 0) => \NLW_al1_reg[15]_i_7_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \al1[15]_i_24_n_20\
    );
\al1_reg[4]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => \al1_reg[0]_i_3_n_20\,
      CI_TOP => '0',
      CO(7) => \al1_reg[4]_i_5_n_20\,
      CO(6) => \al1_reg[4]_i_5_n_21\,
      CO(5) => \al1_reg[4]_i_5_n_22\,
      CO(4) => \al1_reg[4]_i_5_n_23\,
      CO(3) => \al1_reg[4]_i_5_n_24\,
      CO(2) => \al1_reg[4]_i_5_n_25\,
      CO(1) => \al1_reg[4]_i_5_n_26\,
      CO(0) => \al1_reg[4]_i_5_n_27\,
      DI(7) => al1(15),
      DI(6 downto 0) => al1(7 downto 1),
      O(7 downto 0) => sext_ln599_fu_1899_p1(8 downto 1),
      S(7) => \al1[4]_i_6_n_20\,
      S(6) => \al1[4]_i_7_n_20\,
      S(5) => \al1[4]_i_8_n_20\,
      S(4) => \al1[4]_i_9_n_20\,
      S(3) => \al1[4]_i_10_n_20\,
      S(2) => \al1[4]_i_11_n_20\,
      S(1) => \al1[4]_i_12_n_20\,
      S(0) => \al1[4]_i_13_n_20\
    );
\al2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2378(0),
      I2 => \al2_reg[14]_i_2_n_27\,
      I3 => \^q\(5),
      I4 => al2(0),
      O => grp_encode_fu_333_al2_o(0)
    );
\al2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2378(10),
      I2 => \al2_reg[14]_i_2_n_27\,
      I3 => \^q\(5),
      I4 => al2(10),
      O => grp_encode_fu_333_al2_o(10)
    );
\al2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2378(11),
      I2 => \al2_reg[14]_i_2_n_27\,
      I3 => \^q\(5),
      I4 => al2(11),
      O => grp_encode_fu_333_al2_o(11)
    );
\al2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => apl2_reg_2378(12),
      I1 => \al2_reg[14]_i_2_n_27\,
      I2 => \al2_reg[14]_i_3_n_25\,
      I3 => \^q\(5),
      I4 => al2(12),
      O => grp_encode_fu_333_al2_o(12)
    );
\al2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54FF5400"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_25\,
      I1 => \al2_reg[14]_i_2_n_27\,
      I2 => apl2_reg_2378(13),
      I3 => \^q\(5),
      I4 => al2(13),
      O => grp_encode_fu_333_al2_o(13)
    );
\al2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFF200"
    )
        port map (
      I0 => apl2_reg_2378(14),
      I1 => \al2_reg[14]_i_2_n_27\,
      I2 => \al2_reg[14]_i_3_n_25\,
      I3 => \^q\(5),
      I4 => al2(14),
      O => grp_encode_fu_333_al2_o(14)
    );
\al2[14]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => apl2_reg_2378(12),
      I1 => \al2_reg[14]_i_2_n_27\,
      I2 => apl2_reg_2378(13),
      O => \al2[14]_i_10_n_20\
    );
\al2[14]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_reg_2378(15),
      I1 => apl2_reg_2378(14),
      O => \al2[14]_i_11_n_20\
    );
\al2[14]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_reg_2378(11),
      I1 => apl2_reg_2378(10),
      O => \al2[14]_i_12_n_20\
    );
\al2[14]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_reg_2378(9),
      I1 => apl2_reg_2378(8),
      O => \al2[14]_i_13_n_20\
    );
\al2[14]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_reg_2378(7),
      I1 => apl2_reg_2378(6),
      O => \al2[14]_i_14_n_20\
    );
\al2[14]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_reg_2378(5),
      I1 => apl2_reg_2378(4),
      O => \al2[14]_i_15_n_20\
    );
\al2[14]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_reg_2378(3),
      I1 => apl2_reg_2378(2),
      O => \al2[14]_i_16_n_20\
    );
\al2[14]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_reg_2378(1),
      I1 => apl2_reg_2378(0),
      O => \al2[14]_i_17_n_20\
    );
\al2[14]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_reg_2378(14),
      I1 => apl2_reg_2378(15),
      O => \al2[14]_i_18_n_20\
    );
\al2[14]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => apl2_reg_2378(13),
      I1 => apl2_reg_2378(12),
      O => \al2[14]_i_19_n_20\
    );
\al2[14]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_reg_2378(10),
      I1 => apl2_reg_2378(11),
      O => \al2[14]_i_20_n_20\
    );
\al2[14]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_reg_2378(8),
      I1 => apl2_reg_2378(9),
      O => \al2[14]_i_21_n_20\
    );
\al2[14]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_reg_2378(6),
      I1 => apl2_reg_2378(7),
      O => \al2[14]_i_22_n_20\
    );
\al2[14]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_reg_2378(4),
      I1 => apl2_reg_2378(5),
      O => \al2[14]_i_23_n_20\
    );
\al2[14]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_reg_2378(2),
      I1 => apl2_reg_2378(3),
      O => \al2[14]_i_24_n_20\
    );
\al2[14]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_reg_2378(0),
      I1 => apl2_reg_2378(1),
      O => \al2[14]_i_25_n_20\
    );
\al2[14]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_reg_2378(16),
      O => \al2[14]_i_5_n_20\
    );
\al2[14]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => apl2_reg_2378(14),
      I1 => \al2_reg[14]_i_2_n_27\,
      I2 => apl2_reg_2378(15),
      O => \al2[14]_i_6_n_20\
    );
\al2[14]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \al2_reg[14]_i_2_n_27\,
      I1 => apl2_reg_2378(13),
      I2 => apl2_reg_2378(12),
      O => \al2[14]_i_7_n_20\
    );
\al2[14]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => apl2_reg_2378(16),
      I1 => \al2_reg[14]_i_2_n_27\,
      O => \al2[14]_i_8_n_20\
    );
\al2[14]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => apl2_reg_2378(15),
      I1 => \al2_reg[14]_i_2_n_27\,
      I2 => apl2_reg_2378(14),
      O => \al2[14]_i_9_n_20\
    );
\al2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2378(1),
      I2 => \al2_reg[14]_i_2_n_27\,
      I3 => \^q\(5),
      I4 => al2(1),
      O => grp_encode_fu_333_al2_o(1)
    );
\al2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2378(2),
      I2 => \al2_reg[14]_i_2_n_27\,
      I3 => \^q\(5),
      I4 => al2(2),
      O => grp_encode_fu_333_al2_o(2)
    );
\al2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2378(3),
      I2 => \al2_reg[14]_i_2_n_27\,
      I3 => \^q\(5),
      I4 => al2(3),
      O => grp_encode_fu_333_al2_o(3)
    );
\al2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2378(4),
      I2 => \al2_reg[14]_i_2_n_27\,
      I3 => \^q\(5),
      I4 => al2(4),
      O => grp_encode_fu_333_al2_o(4)
    );
\al2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2378(5),
      I2 => \al2_reg[14]_i_2_n_27\,
      I3 => \^q\(5),
      I4 => al2(5),
      O => grp_encode_fu_333_al2_o(5)
    );
\al2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2378(6),
      I2 => \al2_reg[14]_i_2_n_27\,
      I3 => \^q\(5),
      I4 => al2(6),
      O => grp_encode_fu_333_al2_o(6)
    );
\al2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2378(7),
      I2 => \al2_reg[14]_i_2_n_27\,
      I3 => \^q\(5),
      I4 => al2(7),
      O => grp_encode_fu_333_al2_o(7)
    );
\al2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2378(8),
      I2 => \al2_reg[14]_i_2_n_27\,
      I3 => \^q\(5),
      I4 => al2(8),
      O => grp_encode_fu_333_al2_o(8)
    );
\al2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_25\,
      I1 => apl2_reg_2378(9),
      I2 => \al2_reg[14]_i_2_n_27\,
      I3 => \^q\(5),
      I4 => al2(9),
      O => grp_encode_fu_333_al2_o(9)
    );
\al2_reg[14]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \al2_reg[14]_i_4_n_20\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_al2_reg[14]_i_2_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \al2_reg[14]_i_2_n_27\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_al2_reg[14]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \al2[14]_i_5_n_20\
    );
\al2_reg[14]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_al2_reg[14]_i_3_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \al2_reg[14]_i_3_n_25\,
      CO(1) => \al2_reg[14]_i_3_n_26\,
      CO(0) => \al2_reg[14]_i_3_n_27\,
      DI(7 downto 2) => B"000000",
      DI(1) => \al2[14]_i_6_n_20\,
      DI(0) => \al2[14]_i_7_n_20\,
      O(7 downto 0) => \NLW_al2_reg[14]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7 downto 3) => B"00000",
      S(2) => \al2[14]_i_8_n_20\,
      S(1) => \al2[14]_i_9_n_20\,
      S(0) => \al2[14]_i_10_n_20\
    );
\al2_reg[14]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \al2_reg[14]_i_4_n_20\,
      CO(6) => \al2_reg[14]_i_4_n_21\,
      CO(5) => \al2_reg[14]_i_4_n_22\,
      CO(4) => \al2_reg[14]_i_4_n_23\,
      CO(3) => \al2_reg[14]_i_4_n_24\,
      CO(2) => \al2_reg[14]_i_4_n_25\,
      CO(1) => \al2_reg[14]_i_4_n_26\,
      CO(0) => \al2_reg[14]_i_4_n_27\,
      DI(7) => \al2[14]_i_11_n_20\,
      DI(6) => '0',
      DI(5) => \al2[14]_i_12_n_20\,
      DI(4) => \al2[14]_i_13_n_20\,
      DI(3) => \al2[14]_i_14_n_20\,
      DI(2) => \al2[14]_i_15_n_20\,
      DI(1) => \al2[14]_i_16_n_20\,
      DI(0) => \al2[14]_i_17_n_20\,
      O(7 downto 0) => \NLW_al2_reg[14]_i_4_O_UNCONNECTED\(7 downto 0),
      S(7) => \al2[14]_i_18_n_20\,
      S(6) => \al2[14]_i_19_n_20\,
      S(5) => \al2[14]_i_20_n_20\,
      S(4) => \al2[14]_i_21_n_20\,
      S(3) => \al2[14]_i_22_n_20\,
      S(2) => \al2[14]_i_23_n_20\,
      S(1) => \al2[14]_i_24_n_20\,
      S(0) => \al2[14]_i_25_n_20\
    );
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^q\(5),
      I1 => grp_encode_fu_333_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_20_[0]\,
      O => grp_encode_fu_333_ap_done
    );
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_20_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_CS_fsm_state4,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => i_fu_274_reg(2),
      I2 => i_fu_274_reg(3),
      I3 => i_fu_274_reg(1),
      I4 => i_fu_274_reg(0),
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \^q\(0),
      I1 => i_fu_274_reg(2),
      I2 => i_fu_274_reg(3),
      I3 => i_fu_274_reg(1),
      I4 => i_fu_274_reg(0),
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4500"
    )
        port map (
      I0 => \^q\(5),
      I1 => grp_encode_fu_333_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_20_[0]\,
      I3 => encoded_ce0_0(2),
      I4 => encoded_ce0_0(1),
      O => \ap_CS_fsm_reg[11]_0\(0)
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => ap_CS_fsm_state5,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA2AAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => i_6_fu_290_reg(4),
      I2 => i_6_fu_290_reg(3),
      I3 => i_6_fu_290_reg(2),
      I4 => i_6_fu_290_reg(1),
      I5 => i_6_fu_290_reg(0),
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_encode_fu_333_ap_done,
      Q => \ap_CS_fsm_reg_n_20_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => \^q\(4),
      R => ap_rst
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_upzero_fu_452_n_71,
      Q => \^q\(5),
      R => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^q\(0),
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => \^q\(1),
      R => ap_rst
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => ap_rst
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => \^q\(2),
      R => ap_rst
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_encode_fu_333_qq4_code4_table_ce0,
      Q => \^q\(3),
      R => ap_rst
    );
\apl2_3_reg_2389[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln580_3_fu_1798_p1(12),
      I1 => sext_ln580_3_fu_1798_p1(13),
      O => \apl2_3_reg_2389[15]_i_10_n_20\
    );
\apl2_3_reg_2389[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ah2(13),
      I1 => ah2(14),
      O => \apl2_3_reg_2389[15]_i_16_n_20\
    );
\apl2_3_reg_2389[15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ah2(12),
      I1 => ah2(13),
      O => \apl2_3_reg_2389[15]_i_17_n_20\
    );
\apl2_3_reg_2389[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ah2(11),
      I1 => ah2(12),
      O => \apl2_3_reg_2389[15]_i_18_n_20\
    );
\apl2_3_reg_2389[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ah2(10),
      I1 => ah2(11),
      O => \apl2_3_reg_2389[15]_i_19_n_20\
    );
\apl2_3_reg_2389[15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ah2(9),
      I1 => ah2(10),
      O => \apl2_3_reg_2389[15]_i_20_n_20\
    );
\apl2_3_reg_2389[15]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => ah1(12),
      I1 => \apl2_3_reg_2389[7]_i_13_n_20\,
      I2 => ah1(11),
      I3 => ah1(13),
      I4 => ah1(14),
      O => \apl2_3_reg_2389[15]_i_21_n_20\
    );
\apl2_3_reg_2389[15]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ah1(13),
      I1 => ah1(11),
      I2 => \apl2_3_reg_2389[7]_i_13_n_20\,
      I3 => ah1(12),
      O => \apl2_3_reg_2389[15]_i_22_n_20\
    );
\apl2_3_reg_2389[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln580_3_fu_1798_p1(14),
      I1 => \apl2_3_reg_2389_reg[15]_i_2_n_22\,
      O => \apl2_3_reg_2389[15]_i_8_n_20\
    );
\apl2_3_reg_2389[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln580_3_fu_1798_p1(13),
      I1 => sext_ln580_3_fu_1798_p1(14),
      O => \apl2_3_reg_2389[15]_i_9_n_20\
    );
\apl2_3_reg_2389[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ah1(10),
      I1 => ah1(8),
      I2 => ah1(6),
      I3 => \apl2_3_reg_2389[7]_i_34_n_20\,
      I4 => ah1(7),
      I5 => ah1(9),
      O => \apl2_3_reg_2389[7]_i_13_n_20\
    );
\apl2_3_reg_2389[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ah2(8),
      I1 => ah2(9),
      O => \apl2_3_reg_2389[7]_i_14_n_20\
    );
\apl2_3_reg_2389[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ah2(14),
      I1 => ah2(8),
      O => \apl2_3_reg_2389[7]_i_15_n_20\
    );
\apl2_3_reg_2389[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ah2(14),
      I1 => ah2(7),
      O => \apl2_3_reg_2389[7]_i_16_n_20\
    );
\apl2_3_reg_2389[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ah2(6),
      I1 => ah2(13),
      O => \apl2_3_reg_2389[7]_i_17_n_20\
    );
\apl2_3_reg_2389[7]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ah2(5),
      I1 => ah2(12),
      O => \apl2_3_reg_2389[7]_i_18_n_20\
    );
\apl2_3_reg_2389[7]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ah2(4),
      I1 => ah2(11),
      O => \apl2_3_reg_2389[7]_i_19_n_20\
    );
\apl2_3_reg_2389[7]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ah2(3),
      I1 => ah2(10),
      O => \apl2_3_reg_2389[7]_i_20_n_20\
    );
\apl2_3_reg_2389[7]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ah2(2),
      I1 => ah2(9),
      O => \apl2_3_reg_2389[7]_i_21_n_20\
    );
\apl2_3_reg_2389[7]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ah2(0),
      O => \apl2_3_reg_2389[7]_i_22_n_20\
    );
\apl2_3_reg_2389[7]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ah2(1),
      I1 => ah2(8),
      O => \apl2_3_reg_2389[7]_i_23_n_20\
    );
\apl2_3_reg_2389[7]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ah2(0),
      I1 => ah2(7),
      O => \apl2_3_reg_2389[7]_i_24_n_20\
    );
\apl2_3_reg_2389[7]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ah2(6),
      O => \apl2_3_reg_2389[7]_i_25_n_20\
    );
\apl2_3_reg_2389[7]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ah2(5),
      O => \apl2_3_reg_2389[7]_i_26_n_20\
    );
\apl2_3_reg_2389[7]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ah2(4),
      O => \apl2_3_reg_2389[7]_i_27_n_20\
    );
\apl2_3_reg_2389[7]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ah2(3),
      O => \apl2_3_reg_2389[7]_i_28_n_20\
    );
\apl2_3_reg_2389[7]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ah2(2),
      O => \apl2_3_reg_2389[7]_i_29_n_20\
    );
\apl2_3_reg_2389[7]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ah2(1),
      O => \apl2_3_reg_2389[7]_i_30_n_20\
    );
\apl2_3_reg_2389[7]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ah1(9),
      I1 => ah1(7),
      I2 => \apl2_3_reg_2389[7]_i_34_n_20\,
      I3 => ah1(6),
      I4 => ah1(8),
      O => \apl2_3_reg_2389[7]_i_31_n_20\
    );
\apl2_3_reg_2389[7]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ah1(8),
      I1 => ah1(6),
      I2 => \apl2_3_reg_2389[7]_i_34_n_20\,
      I3 => ah1(7),
      O => \apl2_3_reg_2389[7]_i_32_n_20\
    );
\apl2_3_reg_2389[7]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ah1(7),
      I1 => \apl2_3_reg_2389[7]_i_34_n_20\,
      I2 => ah1(6),
      O => \apl2_3_reg_2389[7]_i_33_n_20\
    );
\apl2_3_reg_2389[7]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ah1(5),
      I1 => ah1(0),
      I2 => ah1(4),
      I3 => ah1(1),
      I4 => ah1(2),
      I5 => ah1(3),
      O => \apl2_3_reg_2389[7]_i_34_n_20\
    );
\apl2_3_reg_2389[7]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ah1(3),
      I1 => ah1(2),
      I2 => ah1(1),
      I3 => ah1(4),
      I4 => ah1(0),
      O => \apl2_3_reg_2389[7]_i_35_n_20\
    );
\apl2_3_reg_2389_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => apl2_3_fu_1816_p2(0),
      Q => apl2_3_reg_2389(0),
      R => '0'
    );
\apl2_3_reg_2389_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => apl2_3_fu_1816_p2(10),
      Q => apl2_3_reg_2389(10),
      R => '0'
    );
\apl2_3_reg_2389_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => apl2_3_fu_1816_p2(11),
      Q => apl2_3_reg_2389(11),
      R => '0'
    );
\apl2_3_reg_2389_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => apl2_3_fu_1816_p2(12),
      Q => apl2_3_reg_2389(12),
      R => '0'
    );
\apl2_3_reg_2389_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => apl2_3_fu_1816_p2(13),
      Q => apl2_3_reg_2389(13),
      R => '0'
    );
\apl2_3_reg_2389_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => apl2_3_fu_1816_p2(14),
      Q => apl2_3_reg_2389(14),
      R => '0'
    );
\apl2_3_reg_2389_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => apl2_3_fu_1816_p2(15),
      Q => apl2_3_reg_2389(15),
      R => '0'
    );
\apl2_3_reg_2389_reg[15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl2_3_reg_2389_reg[7]_i_3_n_20\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_apl2_3_reg_2389_reg[15]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \apl2_3_reg_2389_reg[15]_i_2_n_22\,
      CO(4) => \NLW_apl2_3_reg_2389_reg[15]_i_2_CO_UNCONNECTED\(4),
      CO(3) => \apl2_3_reg_2389_reg[15]_i_2_n_24\,
      CO(2) => \apl2_3_reg_2389_reg[15]_i_2_n_25\,
      CO(1) => \apl2_3_reg_2389_reg[15]_i_2_n_26\,
      CO(0) => \apl2_3_reg_2389_reg[15]_i_2_n_27\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => ah2(13 downto 9),
      O(7 downto 5) => \NLW_apl2_3_reg_2389_reg[15]_i_2_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => sext_ln580_3_fu_1798_p1(14 downto 10),
      S(7 downto 5) => B"001",
      S(4) => \apl2_3_reg_2389[15]_i_16_n_20\,
      S(3) => \apl2_3_reg_2389[15]_i_17_n_20\,
      S(2) => \apl2_3_reg_2389[15]_i_18_n_20\,
      S(1) => \apl2_3_reg_2389[15]_i_19_n_20\,
      S(0) => \apl2_3_reg_2389[15]_i_20_n_20\
    );
\apl2_3_reg_2389_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => apl2_3_fu_1816_p2(16),
      Q => apl2_3_reg_2389(16),
      R => '0'
    );
\apl2_3_reg_2389_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => apl2_3_fu_1816_p2(1),
      Q => apl2_3_reg_2389(1),
      R => '0'
    );
\apl2_3_reg_2389_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => apl2_3_fu_1816_p2(2),
      Q => apl2_3_reg_2389(2),
      R => '0'
    );
\apl2_3_reg_2389_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => apl2_3_fu_1816_p2(3),
      Q => apl2_3_reg_2389(3),
      R => '0'
    );
\apl2_3_reg_2389_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => apl2_3_fu_1816_p2(4),
      Q => apl2_3_reg_2389(4),
      R => '0'
    );
\apl2_3_reg_2389_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => apl2_3_fu_1816_p2(5),
      Q => apl2_3_reg_2389(5),
      R => '0'
    );
\apl2_3_reg_2389_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => apl2_3_fu_1816_p2(6),
      Q => apl2_3_reg_2389(6),
      R => '0'
    );
\apl2_3_reg_2389_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => apl2_3_fu_1816_p2(7),
      Q => apl2_3_reg_2389(7),
      R => '0'
    );
\apl2_3_reg_2389_reg[7]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl2_3_reg_2389_reg[7]_i_4_n_20\,
      CI_TOP => '0',
      CO(7) => \apl2_3_reg_2389_reg[7]_i_3_n_20\,
      CO(6) => \apl2_3_reg_2389_reg[7]_i_3_n_21\,
      CO(5) => \apl2_3_reg_2389_reg[7]_i_3_n_22\,
      CO(4) => \apl2_3_reg_2389_reg[7]_i_3_n_23\,
      CO(3) => \apl2_3_reg_2389_reg[7]_i_3_n_24\,
      CO(2) => \apl2_3_reg_2389_reg[7]_i_3_n_25\,
      CO(1) => \apl2_3_reg_2389_reg[7]_i_3_n_26\,
      CO(0) => \apl2_3_reg_2389_reg[7]_i_3_n_27\,
      DI(7) => ah2(8),
      DI(6) => ah2(14),
      DI(5 downto 0) => ah2(7 downto 2),
      O(7 downto 0) => sext_ln580_3_fu_1798_p1(9 downto 2),
      S(7) => \apl2_3_reg_2389[7]_i_14_n_20\,
      S(6) => \apl2_3_reg_2389[7]_i_15_n_20\,
      S(5) => \apl2_3_reg_2389[7]_i_16_n_20\,
      S(4) => \apl2_3_reg_2389[7]_i_17_n_20\,
      S(3) => \apl2_3_reg_2389[7]_i_18_n_20\,
      S(2) => \apl2_3_reg_2389[7]_i_19_n_20\,
      S(1) => \apl2_3_reg_2389[7]_i_20_n_20\,
      S(0) => \apl2_3_reg_2389[7]_i_21_n_20\
    );
\apl2_3_reg_2389_reg[7]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl2_3_reg_2389[7]_i_22_n_20\,
      CI_TOP => '0',
      CO(7) => \apl2_3_reg_2389_reg[7]_i_4_n_20\,
      CO(6) => \apl2_3_reg_2389_reg[7]_i_4_n_21\,
      CO(5) => \apl2_3_reg_2389_reg[7]_i_4_n_22\,
      CO(4) => \apl2_3_reg_2389_reg[7]_i_4_n_23\,
      CO(3) => \apl2_3_reg_2389_reg[7]_i_4_n_24\,
      CO(2) => \apl2_3_reg_2389_reg[7]_i_4_n_25\,
      CO(1) => \apl2_3_reg_2389_reg[7]_i_4_n_26\,
      CO(0) => \apl2_3_reg_2389_reg[7]_i_4_n_27\,
      DI(7 downto 6) => ah2(1 downto 0),
      DI(5 downto 0) => B"000000",
      O(7 downto 6) => sext_ln580_3_fu_1798_p1(1 downto 0),
      O(5 downto 0) => \NLW_apl2_3_reg_2389_reg[7]_i_4_O_UNCONNECTED\(5 downto 0),
      S(7) => \apl2_3_reg_2389[7]_i_23_n_20\,
      S(6) => \apl2_3_reg_2389[7]_i_24_n_20\,
      S(5) => \apl2_3_reg_2389[7]_i_25_n_20\,
      S(4) => \apl2_3_reg_2389[7]_i_26_n_20\,
      S(3) => \apl2_3_reg_2389[7]_i_27_n_20\,
      S(2) => \apl2_3_reg_2389[7]_i_28_n_20\,
      S(1) => \apl2_3_reg_2389[7]_i_29_n_20\,
      S(0) => \apl2_3_reg_2389[7]_i_30_n_20\
    );
\apl2_3_reg_2389_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => apl2_3_fu_1816_p2(8),
      Q => apl2_3_reg_2389(8),
      R => '0'
    );
\apl2_3_reg_2389_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => apl2_3_fu_1816_p2(9),
      Q => apl2_3_reg_2389(9),
      R => '0'
    );
\apl2_reg_2378[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln580_1_fu_1623_p1(12),
      I1 => sext_ln580_1_fu_1623_p1(13),
      O => \apl2_reg_2378[15]_i_10_n_20\
    );
\apl2_reg_2378[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => al2(13),
      I1 => al2(14),
      O => \apl2_reg_2378[15]_i_16_n_20\
    );
\apl2_reg_2378[15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => al2(12),
      I1 => al2(13),
      O => \apl2_reg_2378[15]_i_17_n_20\
    );
\apl2_reg_2378[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => al2(11),
      I1 => al2(12),
      O => \apl2_reg_2378[15]_i_18_n_20\
    );
\apl2_reg_2378[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => al2(10),
      I1 => al2(11),
      O => \apl2_reg_2378[15]_i_19_n_20\
    );
\apl2_reg_2378[15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => al2(9),
      I1 => al2(10),
      O => \apl2_reg_2378[15]_i_20_n_20\
    );
\apl2_reg_2378[15]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => al1(12),
      I1 => \apl2_reg_2378[7]_i_13_n_20\,
      I2 => al1(11),
      I3 => al1(13),
      I4 => al1(14),
      O => \apl2_reg_2378[15]_i_21_n_20\
    );
\apl2_reg_2378[15]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => al1(13),
      I1 => al1(11),
      I2 => \apl2_reg_2378[7]_i_13_n_20\,
      I3 => al1(12),
      O => \apl2_reg_2378[15]_i_22_n_20\
    );
\apl2_reg_2378[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln580_1_fu_1623_p1(14),
      I1 => \apl2_reg_2378_reg[15]_i_2_n_22\,
      O => \apl2_reg_2378[15]_i_8_n_20\
    );
\apl2_reg_2378[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln580_1_fu_1623_p1(13),
      I1 => sext_ln580_1_fu_1623_p1(14),
      O => \apl2_reg_2378[15]_i_9_n_20\
    );
\apl2_reg_2378[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => al1(10),
      I1 => al1(8),
      I2 => al1(6),
      I3 => \apl2_reg_2378[7]_i_34_n_20\,
      I4 => al1(7),
      I5 => al1(9),
      O => \apl2_reg_2378[7]_i_13_n_20\
    );
\apl2_reg_2378[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => al2(8),
      I1 => al2(9),
      O => \apl2_reg_2378[7]_i_14_n_20\
    );
\apl2_reg_2378[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => al2(14),
      I1 => al2(8),
      O => \apl2_reg_2378[7]_i_15_n_20\
    );
\apl2_reg_2378[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => al2(14),
      I1 => al2(7),
      O => \apl2_reg_2378[7]_i_16_n_20\
    );
\apl2_reg_2378[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => al2(6),
      I1 => al2(13),
      O => \apl2_reg_2378[7]_i_17_n_20\
    );
\apl2_reg_2378[7]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => al2(5),
      I1 => al2(12),
      O => \apl2_reg_2378[7]_i_18_n_20\
    );
\apl2_reg_2378[7]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => al2(4),
      I1 => al2(11),
      O => \apl2_reg_2378[7]_i_19_n_20\
    );
\apl2_reg_2378[7]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => al2(3),
      I1 => al2(10),
      O => \apl2_reg_2378[7]_i_20_n_20\
    );
\apl2_reg_2378[7]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => al2(2),
      I1 => al2(9),
      O => \apl2_reg_2378[7]_i_21_n_20\
    );
\apl2_reg_2378[7]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => al2(0),
      O => \apl2_reg_2378[7]_i_22_n_20\
    );
\apl2_reg_2378[7]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => al2(1),
      I1 => al2(8),
      O => \apl2_reg_2378[7]_i_23_n_20\
    );
\apl2_reg_2378[7]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => al2(0),
      I1 => al2(7),
      O => \apl2_reg_2378[7]_i_24_n_20\
    );
\apl2_reg_2378[7]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => al2(6),
      O => \apl2_reg_2378[7]_i_25_n_20\
    );
\apl2_reg_2378[7]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => al2(5),
      O => \apl2_reg_2378[7]_i_26_n_20\
    );
\apl2_reg_2378[7]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => al2(4),
      O => \apl2_reg_2378[7]_i_27_n_20\
    );
\apl2_reg_2378[7]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => al2(3),
      O => \apl2_reg_2378[7]_i_28_n_20\
    );
\apl2_reg_2378[7]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => al2(2),
      O => \apl2_reg_2378[7]_i_29_n_20\
    );
\apl2_reg_2378[7]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => al2(1),
      O => \apl2_reg_2378[7]_i_30_n_20\
    );
\apl2_reg_2378[7]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => al1(9),
      I1 => al1(7),
      I2 => \apl2_reg_2378[7]_i_34_n_20\,
      I3 => al1(6),
      I4 => al1(8),
      O => \apl2_reg_2378[7]_i_31_n_20\
    );
\apl2_reg_2378[7]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => al1(8),
      I1 => al1(6),
      I2 => \apl2_reg_2378[7]_i_34_n_20\,
      I3 => al1(7),
      O => \apl2_reg_2378[7]_i_32_n_20\
    );
\apl2_reg_2378[7]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => al1(7),
      I1 => \apl2_reg_2378[7]_i_34_n_20\,
      I2 => al1(6),
      O => \apl2_reg_2378[7]_i_33_n_20\
    );
\apl2_reg_2378[7]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => al1(5),
      I1 => al1(0),
      I2 => al1(4),
      I3 => al1(1),
      I4 => al1(2),
      I5 => al1(3),
      O => \apl2_reg_2378[7]_i_34_n_20\
    );
\apl2_reg_2378[7]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => al1(3),
      I1 => al1(2),
      I2 => al1(1),
      I3 => al1(4),
      I4 => al1(0),
      O => \apl2_reg_2378[7]_i_35_n_20\
    );
\apl2_reg_2378_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => apl2_fu_1641_p2(0),
      Q => apl2_reg_2378(0),
      R => '0'
    );
\apl2_reg_2378_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => apl2_fu_1641_p2(10),
      Q => apl2_reg_2378(10),
      R => '0'
    );
\apl2_reg_2378_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => apl2_fu_1641_p2(11),
      Q => apl2_reg_2378(11),
      R => '0'
    );
\apl2_reg_2378_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => apl2_fu_1641_p2(12),
      Q => apl2_reg_2378(12),
      R => '0'
    );
\apl2_reg_2378_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => apl2_fu_1641_p2(13),
      Q => apl2_reg_2378(13),
      R => '0'
    );
\apl2_reg_2378_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => apl2_fu_1641_p2(14),
      Q => apl2_reg_2378(14),
      R => '0'
    );
\apl2_reg_2378_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => apl2_fu_1641_p2(15),
      Q => apl2_reg_2378(15),
      R => '0'
    );
\apl2_reg_2378_reg[15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl2_reg_2378_reg[7]_i_3_n_20\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_apl2_reg_2378_reg[15]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \apl2_reg_2378_reg[15]_i_2_n_22\,
      CO(4) => \NLW_apl2_reg_2378_reg[15]_i_2_CO_UNCONNECTED\(4),
      CO(3) => \apl2_reg_2378_reg[15]_i_2_n_24\,
      CO(2) => \apl2_reg_2378_reg[15]_i_2_n_25\,
      CO(1) => \apl2_reg_2378_reg[15]_i_2_n_26\,
      CO(0) => \apl2_reg_2378_reg[15]_i_2_n_27\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => al2(13 downto 9),
      O(7 downto 5) => \NLW_apl2_reg_2378_reg[15]_i_2_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => sext_ln580_1_fu_1623_p1(14 downto 10),
      S(7 downto 5) => B"001",
      S(4) => \apl2_reg_2378[15]_i_16_n_20\,
      S(3) => \apl2_reg_2378[15]_i_17_n_20\,
      S(2) => \apl2_reg_2378[15]_i_18_n_20\,
      S(1) => \apl2_reg_2378[15]_i_19_n_20\,
      S(0) => \apl2_reg_2378[15]_i_20_n_20\
    );
\apl2_reg_2378_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => apl2_fu_1641_p2(16),
      Q => apl2_reg_2378(16),
      R => '0'
    );
\apl2_reg_2378_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => apl2_fu_1641_p2(1),
      Q => apl2_reg_2378(1),
      R => '0'
    );
\apl2_reg_2378_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => apl2_fu_1641_p2(2),
      Q => apl2_reg_2378(2),
      R => '0'
    );
\apl2_reg_2378_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => apl2_fu_1641_p2(3),
      Q => apl2_reg_2378(3),
      R => '0'
    );
\apl2_reg_2378_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => apl2_fu_1641_p2(4),
      Q => apl2_reg_2378(4),
      R => '0'
    );
\apl2_reg_2378_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => apl2_fu_1641_p2(5),
      Q => apl2_reg_2378(5),
      R => '0'
    );
\apl2_reg_2378_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => apl2_fu_1641_p2(6),
      Q => apl2_reg_2378(6),
      R => '0'
    );
\apl2_reg_2378_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => apl2_fu_1641_p2(7),
      Q => apl2_reg_2378(7),
      R => '0'
    );
\apl2_reg_2378_reg[7]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl2_reg_2378_reg[7]_i_4_n_20\,
      CI_TOP => '0',
      CO(7) => \apl2_reg_2378_reg[7]_i_3_n_20\,
      CO(6) => \apl2_reg_2378_reg[7]_i_3_n_21\,
      CO(5) => \apl2_reg_2378_reg[7]_i_3_n_22\,
      CO(4) => \apl2_reg_2378_reg[7]_i_3_n_23\,
      CO(3) => \apl2_reg_2378_reg[7]_i_3_n_24\,
      CO(2) => \apl2_reg_2378_reg[7]_i_3_n_25\,
      CO(1) => \apl2_reg_2378_reg[7]_i_3_n_26\,
      CO(0) => \apl2_reg_2378_reg[7]_i_3_n_27\,
      DI(7) => al2(8),
      DI(6) => al2(14),
      DI(5 downto 0) => al2(7 downto 2),
      O(7 downto 0) => sext_ln580_1_fu_1623_p1(9 downto 2),
      S(7) => \apl2_reg_2378[7]_i_14_n_20\,
      S(6) => \apl2_reg_2378[7]_i_15_n_20\,
      S(5) => \apl2_reg_2378[7]_i_16_n_20\,
      S(4) => \apl2_reg_2378[7]_i_17_n_20\,
      S(3) => \apl2_reg_2378[7]_i_18_n_20\,
      S(2) => \apl2_reg_2378[7]_i_19_n_20\,
      S(1) => \apl2_reg_2378[7]_i_20_n_20\,
      S(0) => \apl2_reg_2378[7]_i_21_n_20\
    );
\apl2_reg_2378_reg[7]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl2_reg_2378[7]_i_22_n_20\,
      CI_TOP => '0',
      CO(7) => \apl2_reg_2378_reg[7]_i_4_n_20\,
      CO(6) => \apl2_reg_2378_reg[7]_i_4_n_21\,
      CO(5) => \apl2_reg_2378_reg[7]_i_4_n_22\,
      CO(4) => \apl2_reg_2378_reg[7]_i_4_n_23\,
      CO(3) => \apl2_reg_2378_reg[7]_i_4_n_24\,
      CO(2) => \apl2_reg_2378_reg[7]_i_4_n_25\,
      CO(1) => \apl2_reg_2378_reg[7]_i_4_n_26\,
      CO(0) => \apl2_reg_2378_reg[7]_i_4_n_27\,
      DI(7 downto 6) => al2(1 downto 0),
      DI(5 downto 0) => B"000000",
      O(7 downto 6) => sext_ln580_1_fu_1623_p1(1 downto 0),
      O(5 downto 0) => \NLW_apl2_reg_2378_reg[7]_i_4_O_UNCONNECTED\(5 downto 0),
      S(7) => \apl2_reg_2378[7]_i_23_n_20\,
      S(6) => \apl2_reg_2378[7]_i_24_n_20\,
      S(5) => \apl2_reg_2378[7]_i_25_n_20\,
      S(4) => \apl2_reg_2378[7]_i_26_n_20\,
      S(3) => \apl2_reg_2378[7]_i_27_n_20\,
      S(2) => \apl2_reg_2378[7]_i_28_n_20\,
      S(1) => \apl2_reg_2378[7]_i_29_n_20\,
      S(0) => \apl2_reg_2378[7]_i_30_n_20\
    );
\apl2_reg_2378_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => apl2_fu_1641_p2(8),
      Q => apl2_reg_2378(8),
      R => '0'
    );
\apl2_reg_2378_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => apl2_fu_1641_p2(9),
      Q => apl2_reg_2378(9),
      R => '0'
    );
\deth[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5CFF5C00"
    )
        port map (
      I0 => \deth[10]_i_2_n_20\,
      I1 => \deth[11]_i_2_n_20\,
      I2 => \^trunc_ln522_1_reg_2357_reg[3]_0\(0),
      I3 => \^q\(4),
      I4 => \deth_reg[14]\(7),
      O => grp_encode_fu_333_deth_o(1)
    );
\deth[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F05FFF3F"
    )
        port map (
      I0 => \deth_reg[12]\(0),
      I1 => \deth_reg[12]\(2),
      I2 => \^trunc_ln522_1_reg_2357_reg[3]_0\(3),
      I3 => \^trunc_ln522_1_reg_2357_reg[3]_0\(2),
      I4 => \^trunc_ln522_1_reg_2357_reg[3]_0\(1),
      O => \deth[10]_i_2_n_20\
    );
\deth[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \deth[11]_i_2_n_20\,
      I1 => \^trunc_ln522_1_reg_2357_reg[3]_0\(0),
      I2 => \deth[12]_i_2_n_20\,
      I3 => \^q\(4),
      I4 => \deth_reg[14]\(8),
      O => grp_encode_fu_333_deth_o(2)
    );
\deth[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \deth_reg[12]\(3),
      I1 => \^trunc_ln522_1_reg_2357_reg[3]_0\(1),
      I2 => \deth_reg[12]\(1),
      I3 => \^trunc_ln522_1_reg_2357_reg[3]_0\(3),
      I4 => \^trunc_ln522_1_reg_2357_reg[3]_0\(2),
      O => \deth[11]_i_2_n_20\
    );
\deth[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \deth[12]_i_2_n_20\,
      I1 => \^trunc_ln522_1_reg_2357_reg[3]_0\(0),
      I2 => \deth_reg[12]\(3),
      I3 => \deth[12]_i_3_n_20\,
      I4 => \^q\(4),
      I5 => \deth_reg[14]\(9),
      O => grp_encode_fu_333_deth_o(3)
    );
\deth[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3010"
    )
        port map (
      I0 => \^trunc_ln522_1_reg_2357_reg[3]_0\(1),
      I1 => \^trunc_ln522_1_reg_2357_reg[3]_0\(2),
      I2 => \^trunc_ln522_1_reg_2357_reg[3]_0\(3),
      I3 => \deth_reg[12]\(2),
      O => \deth[12]_i_2_n_20\
    );
\deth[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^trunc_ln522_1_reg_2357_reg[3]_0\(1),
      I1 => \^trunc_ln522_1_reg_2357_reg[3]_0\(3),
      I2 => \^trunc_ln522_1_reg_2357_reg[3]_0\(2),
      O => \deth[12]_i_3_n_20\
    );
\deth[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B0FFFF00B00000"
    )
        port map (
      I0 => \deth_reg[12]\(3),
      I1 => \^trunc_ln522_1_reg_2357_reg[3]_0\(0),
      I2 => \^trunc_ln522_1_reg_2357_reg[3]_0\(1),
      I3 => \deth[13]_i_2_n_20\,
      I4 => \^q\(4),
      I5 => \deth_reg[14]\(10),
      O => grp_encode_fu_333_deth_o(4)
    );
\deth[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^trunc_ln522_1_reg_2357_reg[3]_0\(2),
      I1 => \^trunc_ln522_1_reg_2357_reg[3]_0\(3),
      O => \deth[13]_i_2_n_20\
    );
\deth[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222E2222222"
    )
        port map (
      I0 => \deth_reg[14]\(11),
      I1 => \^q\(4),
      I2 => \^trunc_ln522_1_reg_2357_reg[3]_0\(0),
      I3 => \^trunc_ln522_1_reg_2357_reg[3]_0\(1),
      I4 => \^trunc_ln522_1_reg_2357_reg[3]_0\(3),
      I5 => \^trunc_ln522_1_reg_2357_reg[3]_0\(2),
      O => grp_encode_fu_333_deth_o(5)
    );
\deth[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF02A20000"
    )
        port map (
      I0 => \^trunc_ln522_1_reg_2357_reg[3]_0\(0),
      I1 => \deth_reg[3]\,
      I2 => \^trunc_ln522_1_reg_2357_reg[3]_0\(1),
      I3 => \deth_reg[3]_0\,
      I4 => \^q\(4),
      I5 => \deth_reg[14]\(0),
      O => \deth[3]_i_2_n_20\
    );
\deth[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC0CACFC"
    )
        port map (
      I0 => \deth_reg[9]\,
      I1 => \deth_reg[14]\(6),
      I2 => \^q\(4),
      I3 => \^trunc_ln522_1_reg_2357_reg[3]_0\(0),
      I4 => \deth[10]_i_2_n_20\,
      O => grp_encode_fu_333_deth_o(0)
    );
\detl[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \detl[10]_i_2_n_20\,
      I1 => \^trunc_ln8_reg_2331_reg[3]_0\(0),
      I2 => \detl[11]_i_2_n_20\,
      I3 => \^q\(4),
      I4 => detl(7),
      O => grp_encode_fu_333_detl_o(5)
    );
\detl[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0B3000"
    )
        port map (
      I0 => \detl_reg[12]\(7),
      I1 => \^trunc_ln8_reg_2331_reg[3]_0\(1),
      I2 => \^trunc_ln8_reg_2331_reg[3]_0\(3),
      I3 => \detl_reg[12]\(5),
      I4 => \^trunc_ln8_reg_2331_reg[3]_0\(2),
      O => \detl[10]_i_2_n_20\
    );
\detl[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \detl[11]_i_2_n_20\,
      I1 => \^trunc_ln8_reg_2331_reg[3]_0\(0),
      I2 => \detl[12]_i_2_n_20\,
      I3 => \^q\(4),
      I4 => detl(8),
      O => grp_encode_fu_333_detl_o(6)
    );
\detl[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202C000"
    )
        port map (
      I0 => \detl_reg[12]\(6),
      I1 => \^trunc_ln8_reg_2331_reg[3]_0\(1),
      I2 => \^trunc_ln8_reg_2331_reg[3]_0\(2),
      I3 => \detl_reg[12]\(8),
      I4 => \^trunc_ln8_reg_2331_reg[3]_0\(3),
      O => \detl[11]_i_2_n_20\
    );
\detl[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \detl[12]_i_2_n_20\,
      I1 => \^trunc_ln8_reg_2331_reg[3]_0\(0),
      I2 => \detl_reg[12]\(8),
      I3 => \detl[13]_i_2_n_20\,
      I4 => \^q\(4),
      I5 => detl(9),
      O => grp_encode_fu_333_detl_o(7)
    );
\detl[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4420"
    )
        port map (
      I0 => \^trunc_ln8_reg_2331_reg[3]_0\(3),
      I1 => \^trunc_ln8_reg_2331_reg[3]_0\(1),
      I2 => \detl_reg[12]\(7),
      I3 => \^trunc_ln8_reg_2331_reg[3]_0\(2),
      O => \detl[12]_i_2_n_20\
    );
\detl[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FFB000"
    )
        port map (
      I0 => \detl_reg[12]\(8),
      I1 => \^trunc_ln8_reg_2331_reg[3]_0\(0),
      I2 => \detl[13]_i_2_n_20\,
      I3 => \^q\(4),
      I4 => detl(10),
      O => grp_encode_fu_333_detl_o(8)
    );
\detl[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^trunc_ln8_reg_2331_reg[3]_0\(3),
      I1 => \^trunc_ln8_reg_2331_reg[3]_0\(2),
      I2 => \^trunc_ln8_reg_2331_reg[3]_0\(1),
      O => \detl[13]_i_2_n_20\
    );
\detl[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222222222E222"
    )
        port map (
      I0 => detl(11),
      I1 => \^q\(4),
      I2 => \^trunc_ln8_reg_2331_reg[3]_0\(0),
      I3 => \^trunc_ln8_reg_2331_reg[3]_0\(3),
      I4 => \^trunc_ln8_reg_2331_reg[3]_0\(2),
      I5 => \^trunc_ln8_reg_2331_reg[3]_0\(1),
      O => grp_encode_fu_333_detl_o(9)
    );
\detl[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => \detl_reg[3]\,
      I1 => \detl[4]_i_2_n_20\,
      I2 => \^trunc_ln8_reg_2331_reg[3]_0\(0),
      I3 => \^q\(4),
      I4 => detl(0),
      O => grp_encode_fu_333_detl_o(0)
    );
\detl[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FDF10D0"
    )
        port map (
      I0 => \detl_reg[5]_0\,
      I1 => \^trunc_ln8_reg_2331_reg[3]_0\(0),
      I2 => \^q\(4),
      I3 => \detl[4]_i_2_n_20\,
      I4 => detl(1),
      O => grp_encode_fu_333_detl_o(1)
    );
\detl[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003F733F7F"
    )
        port map (
      I0 => \detl_reg[12]\(1),
      I1 => \^trunc_ln8_reg_2331_reg[3]_0\(1),
      I2 => \^trunc_ln8_reg_2331_reg[3]_0\(2),
      I3 => \^trunc_ln8_reg_2331_reg[3]_0\(3),
      I4 => \detl_reg[12]\(5),
      I5 => \detl[4]_i_3_n_20\,
      O => \detl[4]_i_2_n_20\
    );
\detl[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004F454A40"
    )
        port map (
      I0 => \^trunc_ln8_reg_2331_reg[3]_0\(3),
      I1 => \detl_reg[12]\(3),
      I2 => \^trunc_ln8_reg_2331_reg[3]_0\(2),
      I3 => \detl_reg[12]\(0),
      I4 => \detl_reg[12]\(7),
      I5 => \^trunc_ln8_reg_2331_reg[3]_0\(1),
      O => \detl[4]_i_3_n_20\
    );
\detl[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF47FF47FFFF0000"
    )
        port map (
      I0 => \detl_reg[12]\(3),
      I1 => \^trunc_ln8_reg_2331_reg[3]_0\(2),
      I2 => \detl_reg[12]\(7),
      I3 => \^trunc_ln8_reg_2331_reg[3]_0\(3),
      I4 => \detl[5]_i_4_n_20\,
      I5 => \^trunc_ln8_reg_2331_reg[3]_0\(1),
      O => \detl[5]_i_2_n_20\
    );
\detl[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3D403D7C"
    )
        port map (
      I0 => \detl_reg[12]\(1),
      I1 => \^trunc_ln8_reg_2331_reg[3]_0\(1),
      I2 => \^trunc_ln8_reg_2331_reg[3]_0\(2),
      I3 => \^trunc_ln8_reg_2331_reg[3]_0\(3),
      I4 => \detl_reg[12]\(5),
      O => \detl[5]_i_4_n_20\
    );
\detl[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5CFC5C0C"
    )
        port map (
      I0 => \detl[5]_i_2_n_20\,
      I1 => detl(3),
      I2 => \^q\(4),
      I3 => \^trunc_ln8_reg_2331_reg[3]_0\(0),
      I4 => \detl[7]_i_2_n_20\,
      O => grp_encode_fu_333_detl_o(2)
    );
\detl[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \detl[7]_i_2_n_20\,
      I1 => \^trunc_ln8_reg_2331_reg[3]_0\(0),
      I2 => \detl_reg[7]\,
      I3 => \^q\(4),
      I4 => detl(4),
      O => grp_encode_fu_333_detl_o(3)
    );
\detl[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \detl_reg[12]\(4),
      I1 => \^trunc_ln8_reg_2331_reg[3]_0\(2),
      I2 => \detl_reg[12]\(8),
      I3 => \^trunc_ln8_reg_2331_reg[3]_0\(3),
      I4 => \^trunc_ln8_reg_2331_reg[3]_0\(1),
      I5 => \detl[7]_i_3_n_20\,
      O => \detl[7]_i_2_n_20\
    );
\detl[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202BC80"
    )
        port map (
      I0 => \detl_reg[12]\(2),
      I1 => \^trunc_ln8_reg_2331_reg[3]_0\(1),
      I2 => \^trunc_ln8_reg_2331_reg[3]_0\(2),
      I3 => \detl_reg[12]\(6),
      I4 => \^trunc_ln8_reg_2331_reg[3]_0\(3),
      O => \detl[7]_i_3_n_20\
    );
\detl[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \detl_reg[9]\,
      I1 => \^trunc_ln8_reg_2331_reg[3]_0\(0),
      I2 => \detl[10]_i_2_n_20\,
      I3 => \^q\(4),
      I4 => detl(6),
      O => grp_encode_fu_333_detl_o(4)
    );
encoded_ce0_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8A88"
    )
        port map (
      I0 => encoded_ce0_0(2),
      I1 => \^q\(5),
      I2 => grp_encode_fu_333_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_20_[0]\,
      I4 => encoded_ce0_0(3),
      O => encoded_ce0
    );
encoded_we0_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_20_[0]\,
      I1 => grp_encode_fu_333_ap_start_reg,
      I2 => \^q\(5),
      I3 => encoded_ce0_0(2),
      O => encoded_we0
    );
grp_encode_fu_333_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => encoded_ce0_0(1),
      I1 => \^q\(5),
      I2 => grp_encode_fu_333_ap_start_reg,
      O => \ap_CS_fsm_reg[3]_7\
    );
grp_filtez_fu_430: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_filtez
     port map (
      ADDRBWRADDR(2 downto 0) => ADDRBWRADDR(2 downto 0),
      D(0) => ap_NS_fsm(7),
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST_1(15 downto 0),
      E(0) => reg_5250,
      O126(0) => sub_ln304_fu_1036_p2(31),
      O127(31 downto 0) => sub_ln285_fu_931_p20_out(31 downto 0),
      P(12) => mul_15ns_11ns_25_1_1_U68_n_20,
      P(11) => mul_15ns_11ns_25_1_1_U68_n_21,
      P(10) => mul_15ns_11ns_25_1_1_U68_n_22,
      P(9) => mul_15ns_11ns_25_1_1_U68_n_23,
      P(8) => mul_15ns_11ns_25_1_1_U68_n_24,
      P(7) => mul_15ns_11ns_25_1_1_U68_n_25,
      P(6) => mul_15ns_11ns_25_1_1_U68_n_26,
      P(5) => mul_15ns_11ns_25_1_1_U68_n_27,
      P(4) => mul_15ns_11ns_25_1_1_U68_n_28,
      P(3) => mul_15ns_11ns_25_1_1_U68_n_29,
      P(2) => mul_15ns_11ns_25_1_1_U68_n_30,
      P(1) => mul_15ns_11ns_25_1_1_U68_n_31,
      P(0) => mul_15ns_11ns_25_1_1_U68_n_32,
      Q(3) => \^q\(4),
      Q(2) => \^q\(2),
      Q(1) => ap_CS_fsm_state8,
      Q(0) => ap_CS_fsm_state6,
      \ap_CS_fsm_reg[0]_0\ => grp_filtez_fu_430_n_25,
      \ap_CS_fsm_reg[10]\ => \ap_CS_fsm_reg[10]_0\,
      \ap_CS_fsm_reg[10]_0\(2 downto 0) => \ap_CS_fsm_reg[10]_1\(2 downto 0),
      \ap_CS_fsm_reg[10]_1\ => \ap_CS_fsm_reg[10]_2\,
      \ap_CS_fsm_reg[10]_2\ => \ap_CS_fsm_reg[10]_3\,
      \ap_CS_fsm_reg[7]\ => grp_filtez_fu_430_n_20,
      \ap_CS_fsm_reg[7]_0\ => \^i_6_fu_290_reg[4]_0\,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      bpl_q0(31 downto 0) => bpl_q0(31 downto 0),
      delay_bph_address0(2 downto 0) => delay_bph_address0(2 downto 0),
      grp_encode_fu_333_rh2_o_ap_vld => \^grp_encode_fu_333_rh2_o_ap_vld\,
      grp_filtez_fu_430_ap_done => grp_filtez_fu_430_ap_done,
      grp_filtez_fu_430_ap_start_reg => grp_filtez_fu_430_ap_start_reg,
      grp_filtez_fu_430_ap_start_reg_reg => grp_filtez_fu_430_n_21,
      grp_upzero_fu_452_bli_address0(2 downto 0) => grp_upzero_fu_452_bli_address0(2 downto 0),
      grp_upzero_fu_452_dlti_address0(2 downto 0) => grp_upzero_fu_452_dlti_address0(2 downto 0),
      grp_upzero_fu_461_bli_address0(2 downto 0) => grp_upzero_fu_461_bli_address0(2 downto 0),
      grp_upzero_fu_461_dlti_address0(2 downto 0) => grp_upzero_fu_461_dlti_address0(2 downto 0),
      icmp_ln311_fu_1091_p2(0) => icmp_ln311_fu_1091_p2,
      \q0_reg[31]\(2 downto 0) => \q0_reg[31]\(2 downto 0),
      ram_reg_bram_0(0) => encoded_ce0_0(2),
      ram_reg_bram_0_0(2 downto 0) => ram_reg_bram_0_0(2 downto 0),
      \reg_525_reg[30]\(30 downto 0) => trunc_ln285_fu_927_p1(30 downto 0),
      \sub_ln285_reg_2269_reg[31]\(31 downto 0) => trunc_ln1_reg_2238(31 downto 0),
      \tmp_11_reg_2313_reg[0]\(31 downto 0) => trunc_ln2_reg_2243(31 downto 0),
      \trunc_ln304_reg_2308_reg[30]\(31 downto 0) => reg_525(31 downto 0),
      \zl_1_fu_36_reg[45]_0\(31 downto 0) => grp_filtez_fu_430_ap_return(31 downto 0)
    );
grp_filtez_fu_430_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_filtez_fu_430_n_25,
      Q => grp_filtez_fu_430_ap_start_reg,
      R => ap_rst
    );
grp_quantl_fu_440: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_quantl
     port map (
      A(12 downto 0) => \^trunc_ln225_reg_645_reg[5]\(12 downto 0),
      D(1) => grp_encode_fu_333_qq4_code4_table_ce0,
      D(0) => ap_NS_fsm(8),
      Q(1) => \^q\(2),
      Q(0) => ap_CS_fsm_state8,
      \ap_CS_fsm_reg[0]_0\(0) => \ap_CS_fsm_reg[0]_0\(0),
      \ap_CS_fsm_reg[3]_0\ => grp_quantl_fu_440_n_22,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      detl(11 downto 0) => detl(11 downto 0),
      grp_encode_fu_333_rh2_o_ap_vld => \^grp_encode_fu_333_rh2_o_ap_vld\,
      grp_filtez_fu_430_ap_done => grp_filtez_fu_430_ap_done,
      grp_quantl_fu_440_ap_start_reg => grp_quantl_fu_440_ap_start_reg,
      \il_reg[0]\(0) => encoded_ce0_0(2),
      \q0_reg[10]\ => \q0_reg[10]\,
      \q0_reg[12]\(3 downto 0) => \q0_reg[12]\(3 downto 0),
      \q0_reg[5]\(5 downto 0) => \^q0_reg[5]\(5 downto 0),
      \tmp_reg_217_reg[0]_0\(31 downto 0) => sub_ln285_reg_2269(31 downto 0),
      \trunc_ln225_reg_645_reg[5]\(10 downto 0) => \trunc_ln225_reg_645_reg[5]_0\(10 downto 0)
    );
grp_quantl_fu_440_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_quantl_fu_440_n_22,
      Q => grp_quantl_fu_440_ap_start_reg,
      R => ap_rst
    );
grp_upzero_fu_452: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_upzero
     port map (
      ADDRARDADDR(1 downto 0) => ADDRARDADDR(1 downto 0),
      D(1) => grp_upzero_fu_452_n_71,
      D(0) => ap_NS_fsm(10),
      DINADIN(15 downto 0) => DINADIN(15 downto 0),
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      P(15 downto 0) => sext_ln287_1_fu_1121_p1(15 downto 0),
      Q(1 downto 0) => \^q\(4 downto 3),
      S(5 downto 0) => S(5 downto 0),
      WEA(0) => WEA(0),
      WEBWE(0) => WEBWE(0),
      \ap_CS_fsm_reg[10]\ => \ap_CS_fsm_reg[10]_4\,
      \ap_CS_fsm_reg[10]_0\(1) => \^ap_cs_fsm_reg[7]_1\(2),
      \ap_CS_fsm_reg[10]_0\(0) => ap_CS_fsm_state1,
      \ap_CS_fsm_reg[3]_0\(1 downto 0) => \ap_CS_fsm_reg[3]_0\(1 downto 0),
      \ap_CS_fsm_reg[3]_1\(7 downto 0) => \ap_CS_fsm_reg[3]_1\(7 downto 0),
      \ap_CS_fsm_reg[3]_2\(7 downto 0) => \ap_CS_fsm_reg[3]_2\(7 downto 0),
      \ap_CS_fsm_reg[4]_0\(0) => \ap_CS_fsm_reg[4]_0\(0),
      \ap_CS_fsm_reg[7]_0\(2 downto 0) => \ap_CS_fsm_reg[7]_0\(2 downto 0),
      \ap_CS_fsm_reg[7]_1\ => grp_upzero_fu_452_n_73,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      delay_dltx_ce0 => delay_dltx_ce0,
      delay_dltx_ce1 => delay_dltx_ce1,
      \deth_reg[3]\ => \deth[3]_i_2_n_20\,
      \deth_reg[3]_0\(0) => \^trunc_ln522_1_reg_2357_reg[3]_0\(0),
      \deth_reg[3]_1\ => \deth_reg[3]_1\,
      detl(0) => detl(2),
      \detl_reg[5]\(0) => \detl_reg[5]\(0),
      \detl_reg[5]_0\ => \detl[5]_i_2_n_20\,
      \detl_reg[5]_1\(0) => \^trunc_ln8_reg_2331_reg[3]_0\(0),
      \detl_reg[5]_2\ => \detl_reg[5]_0\,
      \dlti_load_2_reg_379_reg[15]_0\(15 downto 0) => \dlti_load_2_reg_379_reg[15]\(15 downto 0),
      \dlti_load_4_reg_396_reg[15]_0\(15 downto 0) => \dlti_load_4_reg_396_reg[15]_0\(15 downto 0),
      grp_reset_fu_243_dec_del_bph_we0 => grp_reset_fu_243_dec_del_bph_we0,
      grp_reset_fu_243_dec_del_dhx_we0 => grp_reset_fu_243_dec_del_dhx_we0,
      grp_upzero_fu_452_ap_start_reg => grp_upzero_fu_452_ap_start_reg,
      grp_upzero_fu_452_bli_address0(2 downto 0) => grp_upzero_fu_452_bli_address0(2 downto 0),
      grp_upzero_fu_452_dlti_address0(2 downto 0) => grp_upzero_fu_452_dlti_address0(2 downto 0),
      grp_upzero_fu_461_ap_start_reg => grp_upzero_fu_461_ap_start_reg,
      p_0_in => p_0_in,
      \q0_reg[0]\ => \q0_reg[0]\,
      ram_reg_0_7_30_30_i_2(23 downto 0) => ram_reg_0_7_30_30_i_2(23 downto 0),
      ram_reg_bram_0(15 downto 0) => trunc_ln5_reg_2326(15 downto 0),
      ram_reg_bram_0_0(1) => encoded_ce0_0(2),
      ram_reg_bram_0_0(0) => encoded_ce0_0(0),
      ram_reg_bram_0_1 => grp_filtez_fu_430_n_20,
      ram_reg_bram_0_2(0) => ram_reg_bram_0(0),
      \reg_180_reg[15]_0\(15 downto 0) => \reg_180_reg[15]\(15 downto 0),
      \trunc_ln522_1_reg_2357_reg[0]\(0) => \trunc_ln522_1_reg_2357_reg[0]_0\(0)
    );
grp_upzero_fu_452_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_upzero_fu_452_n_73,
      Q => grp_upzero_fu_452_ap_start_reg,
      R => ap_rst
    );
grp_upzero_fu_461: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_upzero_7
     port map (
      A(15 downto 0) => A(15 downto 0),
      P(13) => mul_14s_15ns_29_1_1_U71_n_20,
      P(12) => mul_14s_15ns_29_1_1_U71_n_21,
      P(11) => mul_14s_15ns_29_1_1_U71_n_22,
      P(10) => mul_14s_15ns_29_1_1_U71_n_23,
      P(9) => mul_14s_15ns_29_1_1_U71_n_24,
      P(8) => mul_14s_15ns_29_1_1_U71_n_25,
      P(7) => mul_14s_15ns_29_1_1_U71_n_26,
      P(6) => mul_14s_15ns_29_1_1_U71_n_27,
      P(5) => mul_14s_15ns_29_1_1_U71_n_28,
      P(4) => mul_14s_15ns_29_1_1_U71_n_29,
      P(3) => mul_14s_15ns_29_1_1_U71_n_30,
      P(2) => mul_14s_15ns_29_1_1_U71_n_31,
      P(1) => mul_14s_15ns_29_1_1_U71_n_32,
      P(0) => mul_14s_15ns_29_1_1_U71_n_33,
      Q(1 downto 0) => \^q\(4 downto 3),
      \ap_CS_fsm_reg[10]\(0) => \ap_CS_fsm_reg[10]_5\(0),
      \ap_CS_fsm_reg[3]_0\(1 downto 0) => \ap_CS_fsm_reg[3]_3\(1 downto 0),
      \ap_CS_fsm_reg[3]_1\(5 downto 0) => \ap_CS_fsm_reg[3]_4\(5 downto 0),
      \ap_CS_fsm_reg[3]_2\(7 downto 0) => \ap_CS_fsm_reg[3]_5\(7 downto 0),
      \ap_CS_fsm_reg[3]_3\(7 downto 0) => \ap_CS_fsm_reg[3]_6\(7 downto 0),
      \ap_CS_fsm_reg[4]_0\ => \ap_CS_fsm_reg[4]_1\,
      \ap_CS_fsm_reg[4]_1\(0) => \ap_CS_fsm_reg[4]_2\(0),
      \ap_CS_fsm_reg[4]_2\(0) => \ap_CS_fsm_reg[4]_3\(0),
      \ap_CS_fsm_reg[4]_3\(15 downto 0) => \ap_CS_fsm_reg[4]_6\(15 downto 0),
      \ap_CS_fsm_reg[6]_0\(1 downto 0) => \ap_CS_fsm_reg[6]_0\(1 downto 0),
      \ap_CS_fsm_reg[7]_0\(3 downto 1) => \^ap_cs_fsm_reg[7]_1\(2 downto 0),
      \ap_CS_fsm_reg[7]_0\(0) => ap_CS_fsm_state1,
      \ap_CS_fsm_reg[9]\ => grp_upzero_fu_461_n_72,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      delay_dhx_ce0 => delay_dhx_ce0,
      delay_dhx_ce1 => delay_dhx_ce1,
      \dlti_load_4_reg_396_reg[15]_0\(15 downto 0) => \dlti_load_4_reg_396_reg[15]\(15 downto 0),
      \dlti_load_4_reg_396_reg[15]_1\(15 downto 0) => \dlti_load_4_reg_396_reg[15]_1\(15 downto 0),
      grp_reset_fu_243_dec_del_bph_we0 => grp_reset_fu_243_dec_del_bph_we0,
      grp_reset_fu_243_dec_del_dhx_we0 => grp_reset_fu_243_dec_del_dhx_we0,
      grp_upzero_fu_461_ap_start_reg => grp_upzero_fu_461_ap_start_reg,
      grp_upzero_fu_461_bli_address0(2 downto 0) => grp_upzero_fu_461_bli_address0(2 downto 0),
      grp_upzero_fu_461_dlti_address0(2 downto 0) => grp_upzero_fu_461_dlti_address0(2 downto 0),
      \q0_reg[0]\ => \q0_reg[0]\,
      \ram_reg_0_7_30_30_i_2__0\(23 downto 0) => \ram_reg_0_7_30_30_i_2__0\(23 downto 0),
      ram_reg_bram_0(13) => sext_ln620_1_reg_2352(15),
      ram_reg_bram_0(12 downto 0) => sext_ln620_1_reg_2352(12 downto 0),
      ram_reg_bram_0_0(1) => encoded_ce0_0(2),
      ram_reg_bram_0_0(0) => encoded_ce0_0(0),
      ram_reg_bram_0_1 => grp_filtez_fu_430_n_21,
      ram_reg_bram_0_2(0) => ram_reg_bram_0(0),
      \reg_180_reg[15]_0\(15 downto 0) => \reg_180_reg[15]_0\(15 downto 0)
    );
grp_upzero_fu_461_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_upzero_fu_461_n_72,
      Q => grp_upzero_fu_461_ap_start_reg,
      R => ap_rst
    );
\i_6_fu_290[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_6_fu_290_reg(0),
      O => \i_6_fu_290[0]_i_1_n_20\
    );
\i_6_fu_290[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_6_fu_290_reg(1),
      I1 => i_6_fu_290_reg(0),
      O => i_13_fu_727_p2(1)
    );
\i_6_fu_290[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_6_fu_290_reg(2),
      I1 => i_6_fu_290_reg(0),
      I2 => i_6_fu_290_reg(1),
      O => i_13_fu_727_p2(2)
    );
\i_6_fu_290[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_6_fu_290_reg(3),
      I1 => i_6_fu_290_reg(1),
      I2 => i_6_fu_290_reg(0),
      I3 => i_6_fu_290_reg(2),
      O => i_13_fu_727_p2(3)
    );
\i_6_fu_290[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => i_6_fu_290_reg(4),
      I1 => i_6_fu_290_reg(2),
      I2 => i_6_fu_290_reg(0),
      I3 => i_6_fu_290_reg(1),
      I4 => i_6_fu_290_reg(3),
      O => i_13_fu_727_p2(4)
    );
\i_6_fu_290_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => \i_6_fu_290[0]_i_1_n_20\,
      Q => i_6_fu_290_reg(0),
      R => ap_NS_fsm(4)
    );
\i_6_fu_290_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => i_13_fu_727_p2(1),
      Q => i_6_fu_290_reg(1),
      R => ap_NS_fsm(4)
    );
\i_6_fu_290_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => i_13_fu_727_p2(2),
      Q => i_6_fu_290_reg(2),
      R => ap_NS_fsm(4)
    );
\i_6_fu_290_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => i_13_fu_727_p2(3),
      Q => i_6_fu_290_reg(3),
      R => ap_NS_fsm(4)
    );
\i_6_fu_290_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => i_13_fu_727_p2(4),
      Q => i_6_fu_290_reg(4),
      R => ap_NS_fsm(4)
    );
\i_fu_274[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_274_reg(0),
      O => \i_fu_274[0]_i_1_n_20\
    );
\i_fu_274[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_274_reg(1),
      I1 => i_fu_274_reg(0),
      O => i_11_fu_607_p2(1)
    );
\i_fu_274[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_fu_274_reg(2),
      I1 => i_fu_274_reg(0),
      I2 => i_fu_274_reg(1),
      O => i_11_fu_607_p2(2)
    );
\i_fu_274[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_fu_274_reg(3),
      I1 => i_fu_274_reg(1),
      I2 => i_fu_274_reg(0),
      I3 => i_fu_274_reg(2),
      O => i_11_fu_607_p2(3)
    );
\i_fu_274_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \i_fu_274[0]_i_1_n_20\,
      Q => i_fu_274_reg(0),
      R => ap_NS_fsm(1)
    );
\i_fu_274_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => i_11_fu_607_p2(1),
      Q => i_fu_274_reg(1),
      R => ap_NS_fsm(1)
    );
\i_fu_274_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => i_11_fu_607_p2(2),
      Q => i_fu_274_reg(2),
      R => ap_NS_fsm(1)
    );
\i_fu_274_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => i_11_fu_607_p2(3),
      Q => i_fu_274_reg(3),
      R => ap_NS_fsm(1)
    );
\icmp_ln311_reg_2321_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => icmp_ln311_fu_1091_p2,
      Q => icmp_ln311_reg_2321,
      R => '0'
    );
\idx118_fu_286[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx118_fu_286_reg(0),
      O => add_ln243_1_fu_740_p2(0)
    );
\idx118_fu_286[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => idx118_fu_286_reg(1),
      I1 => idx118_fu_286_reg(0),
      O => \idx118_fu_286[1]_i_1_n_20\
    );
\idx118_fu_286[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => idx118_fu_286_reg(2),
      I1 => idx118_fu_286_reg(0),
      I2 => idx118_fu_286_reg(1),
      O => add_ln269_fu_751_p2(2)
    );
\idx118_fu_286[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => idx118_fu_286_reg(3),
      I1 => idx118_fu_286_reg(2),
      I2 => idx118_fu_286_reg(1),
      I3 => idx118_fu_286_reg(0),
      O => add_ln269_fu_751_p2(3)
    );
\idx118_fu_286[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => idx118_fu_286_reg(4),
      I1 => idx118_fu_286_reg(3),
      I2 => idx118_fu_286_reg(0),
      I3 => idx118_fu_286_reg(1),
      I4 => idx118_fu_286_reg(2),
      O => add_ln269_fu_751_p2(4)
    );
\idx118_fu_286_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln243_1_fu_740_p2(0),
      Q => idx118_fu_286_reg(0),
      R => ap_NS_fsm(4)
    );
\idx118_fu_286_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => \idx118_fu_286[1]_i_1_n_20\,
      Q => idx118_fu_286_reg(1),
      R => ap_NS_fsm(4)
    );
\idx118_fu_286_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln269_fu_751_p2(2),
      Q => idx118_fu_286_reg(2),
      R => ap_NS_fsm(4)
    );
\idx118_fu_286_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln269_fu_751_p2(3),
      Q => idx118_fu_286_reg(3),
      R => ap_NS_fsm(4)
    );
\idx118_fu_286_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln269_fu_751_p2(4),
      Q => idx118_fu_286_reg(4),
      R => ap_NS_fsm(4)
    );
\idx_fu_270[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^idx_fu_270_reg[2]_0\(0),
      O => grp_encode_fu_333_h_address0(1)
    );
\idx_fu_270[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^idx_fu_270_reg[2]_0\(0),
      I1 => \^idx_fu_270_reg[2]_0\(1),
      O => grp_encode_fu_333_h_address0(2)
    );
\idx_fu_270[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => idx_fu_270_reg(3),
      I1 => \^idx_fu_270_reg[2]_0\(1),
      I2 => \^idx_fu_270_reg[2]_0\(0),
      O => \^d\(0)
    );
\idx_fu_270[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => idx_fu_270_reg(4),
      I1 => \^idx_fu_270_reg[2]_0\(0),
      I2 => \^idx_fu_270_reg[2]_0\(1),
      I3 => idx_fu_270_reg(3),
      O => \^d\(1)
    );
\idx_fu_270_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => grp_encode_fu_333_h_address0(1),
      Q => \^idx_fu_270_reg[2]_0\(0),
      R => ap_NS_fsm(1)
    );
\idx_fu_270_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => grp_encode_fu_333_h_address0(2),
      Q => \^idx_fu_270_reg[2]_0\(1),
      R => ap_NS_fsm(1)
    );
\idx_fu_270_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \^d\(0),
      Q => idx_fu_270_reg(3),
      R => ap_NS_fsm(1)
    );
\idx_fu_270_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \^d\(1),
      Q => idx_fu_270_reg(4),
      R => ap_NS_fsm(1)
    );
\il_assign_reg_2288_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \^q0_reg[5]\(0),
      Q => encoded_d0(0),
      R => '0'
    );
\il_assign_reg_2288_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \^q0_reg[5]\(1),
      Q => encoded_d0(1),
      R => '0'
    );
\il_assign_reg_2288_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \^q0_reg[5]\(2),
      Q => encoded_d0(2),
      R => '0'
    );
\il_assign_reg_2288_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \^q0_reg[5]\(3),
      Q => encoded_d0(3),
      R => '0'
    );
\il_assign_reg_2288_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \^q0_reg[5]\(4),
      Q => encoded_d0(4),
      R => '0'
    );
\il_assign_reg_2288_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \^q0_reg[5]\(5),
      Q => encoded_d0(5),
      R => '0'
    );
mul_14s_15ns_29_1_1_U71: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_14s_15ns_29_1_1
     port map (
      D(0) => add_ln314_fu_1281_p2(1),
      DI(0) => mul_32s_32s_64_1_1_U65_n_53,
      DSP_ALU_INST(11 downto 0) => \deth_reg[14]\(11 downto 0),
      P(13) => mul_14s_15ns_29_1_1_U71_n_20,
      P(12) => mul_14s_15ns_29_1_1_U71_n_21,
      P(11) => mul_14s_15ns_29_1_1_U71_n_22,
      P(10) => mul_14s_15ns_29_1_1_U71_n_23,
      P(9) => mul_14s_15ns_29_1_1_U71_n_24,
      P(8) => mul_14s_15ns_29_1_1_U71_n_25,
      P(7) => mul_14s_15ns_29_1_1_U71_n_26,
      P(6) => mul_14s_15ns_29_1_1_U71_n_27,
      P(5) => mul_14s_15ns_29_1_1_U71_n_28,
      P(4) => mul_14s_15ns_29_1_1_U71_n_29,
      P(3) => mul_14s_15ns_29_1_1_U71_n_30,
      P(2) => mul_14s_15ns_29_1_1_U71_n_31,
      P(1) => mul_14s_15ns_29_1_1_U71_n_32,
      P(0) => mul_14s_15ns_29_1_1_U71_n_33,
      Q(0) => \^q\(3),
      S(0) => \rh1[15]_i_4_n_20\,
      add_ln317_fu_1467_p2(31 downto 0) => add_ln317_fu_1467_p2(31 downto 0),
      \add_ln317_reg_2367_reg[15]\(1) => mul_32s_32s_64_1_1_U65_n_71,
      \add_ln317_reg_2367_reg[15]\(0) => mul_32s_32s_64_1_1_U65_n_72,
      \add_ln317_reg_2367_reg[23]\(7) => mul_32s_32s_64_1_1_U65_n_73,
      \add_ln317_reg_2367_reg[23]\(6) => mul_32s_32s_64_1_1_U65_n_74,
      \add_ln317_reg_2367_reg[23]\(5) => mul_32s_32s_64_1_1_U65_n_75,
      \add_ln317_reg_2367_reg[23]\(4) => mul_32s_32s_64_1_1_U65_n_76,
      \add_ln317_reg_2367_reg[23]\(3) => mul_32s_32s_64_1_1_U65_n_77,
      \add_ln317_reg_2367_reg[23]\(2) => mul_32s_32s_64_1_1_U65_n_78,
      \add_ln317_reg_2367_reg[23]\(1) => mul_32s_32s_64_1_1_U65_n_79,
      \add_ln317_reg_2367_reg[23]\(0) => mul_32s_32s_64_1_1_U65_n_80,
      \add_ln317_reg_2367_reg[31]\(29 downto 0) => tmp_2_reg_2303(29 downto 0),
      \add_ln317_reg_2367_reg[31]_0\(7) => mul_32s_32s_64_1_1_U65_n_81,
      \add_ln317_reg_2367_reg[31]_0\(6) => mul_32s_32s_64_1_1_U65_n_82,
      \add_ln317_reg_2367_reg[31]_0\(5) => mul_32s_32s_64_1_1_U65_n_83,
      \add_ln317_reg_2367_reg[31]_0\(4) => mul_32s_32s_64_1_1_U65_n_84,
      \add_ln317_reg_2367_reg[31]_0\(3) => mul_32s_32s_64_1_1_U65_n_85,
      \add_ln317_reg_2367_reg[31]_0\(2) => mul_32s_32s_64_1_1_U65_n_86,
      \add_ln317_reg_2367_reg[31]_0\(1) => mul_32s_32s_64_1_1_U65_n_87,
      \add_ln317_reg_2367_reg[31]_0\(0) => mul_32s_32s_64_1_1_U65_n_88,
      grp_encode_fu_333_rh1_o(30 downto 0) => grp_encode_fu_333_rh1_o(30 downto 0),
      icmp_ln311_reg_2321 => icmp_ln311_reg_2321,
      rh1(30 downto 0) => rh1(30 downto 0),
      \rh1_reg[23]\(7) => \rh1[23]_i_3_n_20\,
      \rh1_reg[23]\(6) => \rh1[23]_i_4_n_20\,
      \rh1_reg[23]\(5) => \rh1[23]_i_5_n_20\,
      \rh1_reg[23]\(4) => \rh1[23]_i_6_n_20\,
      \rh1_reg[23]\(3) => \rh1[23]_i_7_n_20\,
      \rh1_reg[23]\(2) => \rh1[23]_i_8_n_20\,
      \rh1_reg[23]\(1) => \rh1[23]_i_9_n_20\,
      \rh1_reg[23]\(0) => \rh1[23]_i_10_n_20\,
      \rh1_reg[30]\(28 downto 0) => trunc_ln304_reg_2308(28 downto 0),
      \rh1_reg[30]_0\(6) => \rh1[30]_i_3_n_20\,
      \rh1_reg[30]_0\(5) => \rh1[30]_i_4_n_20\,
      \rh1_reg[30]_0\(4) => \rh1[30]_i_5_n_20\,
      \rh1_reg[30]_0\(3) => \rh1[30]_i_6_n_20\,
      \rh1_reg[30]_0\(2) => \rh1[30]_i_7_n_20\,
      \rh1_reg[30]_0\(1) => \rh1[30]_i_8_n_20\,
      \rh1_reg[30]_0\(0) => \rh1[30]_i_9_n_20\,
      select_ln305_fu_1264_p3(0) => select_ln305_fu_1264_p3(1)
    );
mul_15ns_11ns_25_1_1_U68: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15ns_11ns_25_1_1
     port map (
      DSP_ALU_INST(11 downto 0) => \deth_reg[14]\(11 downto 0),
      P(12) => mul_15ns_11ns_25_1_1_U68_n_20,
      P(11) => mul_15ns_11ns_25_1_1_U68_n_21,
      P(10) => mul_15ns_11ns_25_1_1_U68_n_22,
      P(9) => mul_15ns_11ns_25_1_1_U68_n_23,
      P(8) => mul_15ns_11ns_25_1_1_U68_n_24,
      P(7) => mul_15ns_11ns_25_1_1_U68_n_25,
      P(6) => mul_15ns_11ns_25_1_1_U68_n_26,
      P(5) => mul_15ns_11ns_25_1_1_U68_n_27,
      P(4) => mul_15ns_11ns_25_1_1_U68_n_28,
      P(3) => mul_15ns_11ns_25_1_1_U68_n_29,
      P(2) => mul_15ns_11ns_25_1_1_U68_n_30,
      P(1) => mul_15ns_11ns_25_1_1_U68_n_31,
      P(0) => mul_15ns_11ns_25_1_1_U68_n_32
    );
mul_15s_32s_47_1_1_U60: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15s_32s_47_1_1
     port map (
      D(46 downto 0) => xa_1_fu_278_reg(46 downto 0),
      DOUTADOUT(31 downto 0) => DOUTADOUT(31 downto 0),
      DSP_A_B_DATA_INST(11 downto 0) => DSP_A_B_DATA_INST(11 downto 0),
      O(3 downto 0) => O(3 downto 0),
      P(0) => \tmp_product__1\(46),
      Q(2) => ap_CS_fsm_state8,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state2,
      S(0) => mul_16s_32s_47_1_1_U62_n_66,
      ah2(14 downto 0) => ah2(14 downto 0),
      al2(14 downto 0) => al2(14 downto 0),
      \ap_CS_fsm_reg[1]\(7) => mul_15s_32s_47_1_1_U60_n_53,
      \ap_CS_fsm_reg[1]\(6) => mul_15s_32s_47_1_1_U60_n_54,
      \ap_CS_fsm_reg[1]\(5) => mul_15s_32s_47_1_1_U60_n_55,
      \ap_CS_fsm_reg[1]\(4) => mul_15s_32s_47_1_1_U60_n_56,
      \ap_CS_fsm_reg[1]\(3) => mul_15s_32s_47_1_1_U60_n_57,
      \ap_CS_fsm_reg[1]\(2) => mul_15s_32s_47_1_1_U60_n_58,
      \ap_CS_fsm_reg[1]\(1) => mul_15s_32s_47_1_1_U60_n_59,
      \ap_CS_fsm_reg[1]\(0) => mul_15s_32s_47_1_1_U60_n_60,
      \ap_CS_fsm_reg[1]_0\(7) => mul_15s_32s_47_1_1_U60_n_61,
      \ap_CS_fsm_reg[1]_0\(6) => mul_15s_32s_47_1_1_U60_n_62,
      \ap_CS_fsm_reg[1]_0\(5) => mul_15s_32s_47_1_1_U60_n_63,
      \ap_CS_fsm_reg[1]_0\(4) => mul_15s_32s_47_1_1_U60_n_64,
      \ap_CS_fsm_reg[1]_0\(3) => mul_15s_32s_47_1_1_U60_n_65,
      \ap_CS_fsm_reg[1]_0\(2) => mul_15s_32s_47_1_1_U60_n_66,
      \ap_CS_fsm_reg[1]_0\(1) => mul_15s_32s_47_1_1_U60_n_67,
      \ap_CS_fsm_reg[1]_0\(0) => mul_15s_32s_47_1_1_U60_n_68,
      \ap_CS_fsm_reg[1]_1\(7) => mul_15s_32s_47_1_1_U60_n_69,
      \ap_CS_fsm_reg[1]_1\(6) => mul_15s_32s_47_1_1_U60_n_70,
      \ap_CS_fsm_reg[1]_1\(5) => mul_15s_32s_47_1_1_U60_n_71,
      \ap_CS_fsm_reg[1]_1\(4) => mul_15s_32s_47_1_1_U60_n_72,
      \ap_CS_fsm_reg[1]_1\(3) => mul_15s_32s_47_1_1_U60_n_73,
      \ap_CS_fsm_reg[1]_1\(2) => mul_15s_32s_47_1_1_U60_n_74,
      \ap_CS_fsm_reg[1]_1\(1) => mul_15s_32s_47_1_1_U60_n_75,
      \ap_CS_fsm_reg[1]_1\(0) => mul_15s_32s_47_1_1_U60_n_76,
      \ap_CS_fsm_reg[1]_2\(7) => mul_15s_32s_47_1_1_U60_n_77,
      \ap_CS_fsm_reg[1]_2\(6) => mul_15s_32s_47_1_1_U60_n_78,
      \ap_CS_fsm_reg[1]_2\(5) => mul_15s_32s_47_1_1_U60_n_79,
      \ap_CS_fsm_reg[1]_2\(4) => mul_15s_32s_47_1_1_U60_n_80,
      \ap_CS_fsm_reg[1]_2\(3) => mul_15s_32s_47_1_1_U60_n_81,
      \ap_CS_fsm_reg[1]_2\(2) => mul_15s_32s_47_1_1_U60_n_82,
      \ap_CS_fsm_reg[1]_2\(1) => mul_15s_32s_47_1_1_U60_n_83,
      \ap_CS_fsm_reg[1]_2\(0) => mul_15s_32s_47_1_1_U60_n_84,
      \ap_CS_fsm_reg[1]_3\(7) => mul_15s_32s_47_1_1_U60_n_85,
      \ap_CS_fsm_reg[1]_3\(6) => mul_15s_32s_47_1_1_U60_n_86,
      \ap_CS_fsm_reg[1]_3\(5) => mul_15s_32s_47_1_1_U60_n_87,
      \ap_CS_fsm_reg[1]_3\(4) => mul_15s_32s_47_1_1_U60_n_88,
      \ap_CS_fsm_reg[1]_3\(3) => mul_15s_32s_47_1_1_U60_n_89,
      \ap_CS_fsm_reg[1]_3\(2) => mul_15s_32s_47_1_1_U60_n_90,
      \ap_CS_fsm_reg[1]_3\(1) => mul_15s_32s_47_1_1_U60_n_91,
      \ap_CS_fsm_reg[1]_3\(0) => mul_15s_32s_47_1_1_U60_n_92,
      \ap_CS_fsm_reg[1]_4\(6) => mul_15s_32s_47_1_1_U60_n_93,
      \ap_CS_fsm_reg[1]_4\(5) => mul_15s_32s_47_1_1_U60_n_94,
      \ap_CS_fsm_reg[1]_4\(4) => mul_15s_32s_47_1_1_U60_n_95,
      \ap_CS_fsm_reg[1]_4\(3) => mul_15s_32s_47_1_1_U60_n_96,
      \ap_CS_fsm_reg[1]_4\(2) => mul_15s_32s_47_1_1_U60_n_97,
      \ap_CS_fsm_reg[1]_4\(1) => mul_15s_32s_47_1_1_U60_n_98,
      \ap_CS_fsm_reg[1]_4\(0) => mul_15s_32s_47_1_1_U60_n_99,
      \reg_525[31]_i_10_0\(31 downto 0) => grp_fu_509_p2(46 downto 15),
      rh2(30 downto 0) => rh2(30 downto 0),
      rlt2(30 downto 0) => rlt2(30 downto 0),
      sext_ln244_fu_575_p1(30 downto 0) => sext_ln244_fu_575_p1(30 downto 0),
      \tmp_product__1\(45 downto 0) => \tmp_product__1_1\(45 downto 0)
    );
mul_15s_32s_47_1_1_U61: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15s_32s_47_1_1_8
     port map (
      D(45 downto 0) => xb_1_fu_282_reg(45 downto 0),
      DOUTBDOUT(31 downto 0) => DOUTBDOUT(31 downto 0),
      DSP_ALU_INST(0) => DSP_ALU_INST(0),
      DSP_ALU_INST_0(11 downto 0) => DSP_ALU_INST_0(11 downto 0),
      O(7) => mul_15s_32s_47_1_1_U61_n_21,
      O(6) => mul_15s_32s_47_1_1_U61_n_22,
      O(5) => mul_15s_32s_47_1_1_U61_n_23,
      O(4) => mul_15s_32s_47_1_1_U61_n_24,
      O(3) => mul_15s_32s_47_1_1_U61_n_25,
      O(2) => mul_15s_32s_47_1_1_U61_n_26,
      O(1) => mul_15s_32s_47_1_1_U61_n_27,
      O(0) => mul_15s_32s_47_1_1_U61_n_28,
      P(0) => \tmp_product__1_0\(46),
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state2,
      S(0) => mul_32s_7s_39_1_1_U67_n_62,
      \ap_CS_fsm_reg[1]\(7) => mul_15s_32s_47_1_1_U61_n_29,
      \ap_CS_fsm_reg[1]\(6) => mul_15s_32s_47_1_1_U61_n_30,
      \ap_CS_fsm_reg[1]\(5) => mul_15s_32s_47_1_1_U61_n_31,
      \ap_CS_fsm_reg[1]\(4) => mul_15s_32s_47_1_1_U61_n_32,
      \ap_CS_fsm_reg[1]\(3) => mul_15s_32s_47_1_1_U61_n_33,
      \ap_CS_fsm_reg[1]\(2) => mul_15s_32s_47_1_1_U61_n_34,
      \ap_CS_fsm_reg[1]\(1) => mul_15s_32s_47_1_1_U61_n_35,
      \ap_CS_fsm_reg[1]\(0) => mul_15s_32s_47_1_1_U61_n_36,
      \ap_CS_fsm_reg[1]_0\(7) => mul_15s_32s_47_1_1_U61_n_37,
      \ap_CS_fsm_reg[1]_0\(6) => mul_15s_32s_47_1_1_U61_n_38,
      \ap_CS_fsm_reg[1]_0\(5) => mul_15s_32s_47_1_1_U61_n_39,
      \ap_CS_fsm_reg[1]_0\(4) => mul_15s_32s_47_1_1_U61_n_40,
      \ap_CS_fsm_reg[1]_0\(3) => mul_15s_32s_47_1_1_U61_n_41,
      \ap_CS_fsm_reg[1]_0\(2) => mul_15s_32s_47_1_1_U61_n_42,
      \ap_CS_fsm_reg[1]_0\(1) => mul_15s_32s_47_1_1_U61_n_43,
      \ap_CS_fsm_reg[1]_0\(0) => mul_15s_32s_47_1_1_U61_n_44,
      \ap_CS_fsm_reg[1]_1\(7) => mul_15s_32s_47_1_1_U61_n_45,
      \ap_CS_fsm_reg[1]_1\(6) => mul_15s_32s_47_1_1_U61_n_46,
      \ap_CS_fsm_reg[1]_1\(5) => mul_15s_32s_47_1_1_U61_n_47,
      \ap_CS_fsm_reg[1]_1\(4) => mul_15s_32s_47_1_1_U61_n_48,
      \ap_CS_fsm_reg[1]_1\(3) => mul_15s_32s_47_1_1_U61_n_49,
      \ap_CS_fsm_reg[1]_1\(2) => mul_15s_32s_47_1_1_U61_n_50,
      \ap_CS_fsm_reg[1]_1\(1) => mul_15s_32s_47_1_1_U61_n_51,
      \ap_CS_fsm_reg[1]_1\(0) => mul_15s_32s_47_1_1_U61_n_52,
      \ap_CS_fsm_reg[1]_2\(7) => mul_15s_32s_47_1_1_U61_n_53,
      \ap_CS_fsm_reg[1]_2\(6) => mul_15s_32s_47_1_1_U61_n_54,
      \ap_CS_fsm_reg[1]_2\(5) => mul_15s_32s_47_1_1_U61_n_55,
      \ap_CS_fsm_reg[1]_2\(4) => mul_15s_32s_47_1_1_U61_n_56,
      \ap_CS_fsm_reg[1]_2\(3) => mul_15s_32s_47_1_1_U61_n_57,
      \ap_CS_fsm_reg[1]_2\(2) => mul_15s_32s_47_1_1_U61_n_58,
      \ap_CS_fsm_reg[1]_2\(1) => mul_15s_32s_47_1_1_U61_n_59,
      \ap_CS_fsm_reg[1]_2\(0) => mul_15s_32s_47_1_1_U61_n_60,
      \ap_CS_fsm_reg[1]_3\(6) => mul_15s_32s_47_1_1_U61_n_61,
      \ap_CS_fsm_reg[1]_3\(5) => mul_15s_32s_47_1_1_U61_n_62,
      \ap_CS_fsm_reg[1]_3\(4) => mul_15s_32s_47_1_1_U61_n_63,
      \ap_CS_fsm_reg[1]_3\(3) => mul_15s_32s_47_1_1_U61_n_64,
      \ap_CS_fsm_reg[1]_3\(2) => mul_15s_32s_47_1_1_U61_n_65,
      \ap_CS_fsm_reg[1]_3\(1) => mul_15s_32s_47_1_1_U61_n_66,
      \ap_CS_fsm_reg[1]_3\(0) => mul_15s_32s_47_1_1_U61_n_67,
      ap_clk => ap_clk,
      sext_ln244_1_fu_584_p1(34 downto 0) => sext_ln244_1_fu_584_p1(38 downto 4),
      \xb_1_fu_282_reg[7]\(1 downto 0) => tqmf_load_2_reg_2214(1 downto 0)
    );
mul_16s_15ns_31_1_1_U69: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_15ns_31_1_1
     port map (
      A(12 downto 0) => \^trunc_ln225_reg_645_reg[5]\(12 downto 0),
      DI(0) => \rlt1[15]_i_3_n_20\,
      E(0) => E(0),
      P(15 downto 0) => sext_ln287_1_fu_1121_p1(15 downto 0),
      Q(0) => \^q\(3),
      S(7) => \rlt1[23]_i_3_n_20\,
      S(6) => \rlt1[23]_i_4_n_20\,
      S(5) => \rlt1[23]_i_5_n_20\,
      S(4) => \rlt1[23]_i_6_n_20\,
      S(3) => \rlt1[23]_i_7_n_20\,
      S(2) => \rlt1[23]_i_8_n_20\,
      S(1) => \rlt1[23]_i_9_n_20\,
      S(0) => \rlt1[23]_i_10_n_20\,
      add_ln290_fu_1248_p2(31 downto 0) => add_ln290_fu_1248_p2(31 downto 0),
      \add_ln290_reg_2341_reg[15]\(0) => mul_32s_32s_64_1_1_U63_n_53,
      \add_ln290_reg_2341_reg[23]\(7) => mul_32s_32s_64_1_1_U63_n_71,
      \add_ln290_reg_2341_reg[23]\(6) => mul_32s_32s_64_1_1_U63_n_72,
      \add_ln290_reg_2341_reg[23]\(5) => mul_32s_32s_64_1_1_U63_n_73,
      \add_ln290_reg_2341_reg[23]\(4) => mul_32s_32s_64_1_1_U63_n_74,
      \add_ln290_reg_2341_reg[23]\(3) => mul_32s_32s_64_1_1_U63_n_75,
      \add_ln290_reg_2341_reg[23]\(2) => mul_32s_32s_64_1_1_U63_n_76,
      \add_ln290_reg_2341_reg[23]\(1) => mul_32s_32s_64_1_1_U63_n_77,
      \add_ln290_reg_2341_reg[23]\(0) => mul_32s_32s_64_1_1_U63_n_78,
      \add_ln290_reg_2341_reg[31]\(29 downto 0) => tmp_reg_2259(29 downto 0),
      \add_ln290_reg_2341_reg[31]_0\(7) => mul_32s_32s_64_1_1_U63_n_79,
      \add_ln290_reg_2341_reg[31]_0\(6) => mul_32s_32s_64_1_1_U63_n_80,
      \add_ln290_reg_2341_reg[31]_0\(5) => mul_32s_32s_64_1_1_U63_n_81,
      \add_ln290_reg_2341_reg[31]_0\(4) => mul_32s_32s_64_1_1_U63_n_82,
      \add_ln290_reg_2341_reg[31]_0\(3) => mul_32s_32s_64_1_1_U63_n_83,
      \add_ln290_reg_2341_reg[31]_0\(2) => mul_32s_32s_64_1_1_U63_n_84,
      \add_ln290_reg_2341_reg[31]_0\(1) => mul_32s_32s_64_1_1_U63_n_85,
      \add_ln290_reg_2341_reg[31]_0\(0) => mul_32s_32s_64_1_1_U63_n_86,
      ap_clk => ap_clk,
      detl(11 downto 0) => detl(11 downto 0),
      grp_encode_fu_333_rlt1_o(30 downto 0) => grp_encode_fu_333_rlt1_o(30 downto 0),
      rlt1(30 downto 0) => rlt1(30 downto 0),
      \rlt1_reg[30]\(28 downto 0) => trunc_ln285_reg_2264(28 downto 0),
      \rlt1_reg[30]_0\(6) => \rlt1[30]_i_5_n_20\,
      \rlt1_reg[30]_0\(5) => \rlt1[30]_i_6_n_20\,
      \rlt1_reg[30]_0\(4) => \rlt1[30]_i_7_n_20\,
      \rlt1_reg[30]_0\(3) => \rlt1[30]_i_8_n_20\,
      \rlt1_reg[30]_0\(2) => \rlt1[30]_i_9_n_20\,
      \rlt1_reg[30]_0\(1) => \rlt1[30]_i_10_n_20\,
      \rlt1_reg[30]_0\(0) => \rlt1[30]_i_11_n_20\
    );
mul_16s_32s_47_1_1_U62: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_32s_47_1_1
     port map (
      DSP_ALU_INST(45 downto 0) => \tmp_product__1_1\(45 downto 0),
      P(0) => \tmp_product__1\(46),
      Q(0) => ap_CS_fsm_state8,
      S(0) => mul_16s_32s_47_1_1_U62_n_66,
      ah1(15 downto 0) => ah1(15 downto 0),
      al1(15 downto 0) => al1(15 downto 0),
      rh1(30 downto 0) => rh1(30 downto 0),
      rlt1(30 downto 0) => rlt1(30 downto 0)
    );
mul_32s_32s_64_1_1_U63: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1
     port map (
      B(14 downto 0) => grp_encode_fu_333_plt1_o(31 downto 17),
      CEA2 => CEA2,
      D(16 downto 0) => apl2_fu_1641_p2(16 downto 0),
      O(0) => \tmp_product__3\(63),
      Q(1 downto 0) => \^q\(4 downto 3),
      RSTA => RSTA,
      S(2) => \apl2_reg_2378[15]_i_8_n_20\,
      S(1) => \apl2_reg_2378[15]_i_9_n_20\,
      S(0) => \apl2_reg_2378[15]_i_10_n_20\,
      add_ln290_fu_1248_p2(31 downto 0) => add_ln290_fu_1248_p2(31 downto 0),
      \add_ln290_reg_2341_reg[31]\(16 downto 0) => tmp_reg_2259(31 downto 15),
      al1(10 downto 0) => al1(15 downto 5),
      ap_clk => ap_clk,
      \apl2_reg_2378_reg[15]\(10 downto 0) => tmp_5_reg_2254(10 downto 0),
      \apl2_reg_2378_reg[15]_0\ => \apl2_reg_2378[15]_i_22_n_20\,
      \apl2_reg_2378_reg[15]_1\ => \apl2_reg_2378[15]_i_21_n_20\,
      \apl2_reg_2378_reg[15]_2\(0) => select_ln580_fu_1627_p30,
      \apl2_reg_2378_reg[7]\ => \apl2_reg_2378[7]_i_13_n_20\,
      \apl2_reg_2378_reg[7]_0\ => \apl2_reg_2378[7]_i_35_n_20\,
      \apl2_reg_2378_reg[7]_1\ => \apl2_reg_2378[7]_i_34_n_20\,
      \apl2_reg_2378_reg[7]_2\ => \apl2_reg_2378[7]_i_33_n_20\,
      \apl2_reg_2378_reg[7]_3\ => \apl2_reg_2378[7]_i_32_n_20\,
      \apl2_reg_2378_reg[7]_4\ => \apl2_reg_2378[7]_i_31_n_20\,
      grp_encode_fu_333_plt1_o(16 downto 0) => grp_encode_fu_333_plt1_o(16 downto 0),
      plt1(31 downto 0) => plt1(31 downto 0),
      \plt1_reg[31]\(31 downto 0) => add_ln290_reg_2341(31 downto 0),
      sext_ln580_1_fu_1623_p1(14 downto 0) => sext_ln580_1_fu_1623_p1(14 downto 0),
      \tmp_reg_2259_reg[15]\(0) => mul_32s_32s_64_1_1_U63_n_53,
      \tmp_reg_2259_reg[22]\(7) => mul_32s_32s_64_1_1_U63_n_71,
      \tmp_reg_2259_reg[22]\(6) => mul_32s_32s_64_1_1_U63_n_72,
      \tmp_reg_2259_reg[22]\(5) => mul_32s_32s_64_1_1_U63_n_73,
      \tmp_reg_2259_reg[22]\(4) => mul_32s_32s_64_1_1_U63_n_74,
      \tmp_reg_2259_reg[22]\(3) => mul_32s_32s_64_1_1_U63_n_75,
      \tmp_reg_2259_reg[22]\(2) => mul_32s_32s_64_1_1_U63_n_76,
      \tmp_reg_2259_reg[22]\(1) => mul_32s_32s_64_1_1_U63_n_77,
      \tmp_reg_2259_reg[22]\(0) => mul_32s_32s_64_1_1_U63_n_78,
      \tmp_reg_2259_reg[30]\(7) => mul_32s_32s_64_1_1_U63_n_79,
      \tmp_reg_2259_reg[30]\(6) => mul_32s_32s_64_1_1_U63_n_80,
      \tmp_reg_2259_reg[30]\(5) => mul_32s_32s_64_1_1_U63_n_81,
      \tmp_reg_2259_reg[30]\(4) => mul_32s_32s_64_1_1_U63_n_82,
      \tmp_reg_2259_reg[30]\(3) => mul_32s_32s_64_1_1_U63_n_83,
      \tmp_reg_2259_reg[30]\(2) => mul_32s_32s_64_1_1_U63_n_84,
      \tmp_reg_2259_reg[30]\(1) => mul_32s_32s_64_1_1_U63_n_85,
      \tmp_reg_2259_reg[30]\(0) => mul_32s_32s_64_1_1_U63_n_86
    );
mul_32s_32s_64_1_1_U64: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_9
     port map (
      B(14 downto 0) => grp_encode_fu_333_plt2_o(31 downto 17),
      CEA2 => CEA2,
      Q(1 downto 0) => \^q\(4 downto 3),
      RSTA => RSTA,
      add_ln290_fu_1248_p2(31 downto 0) => add_ln290_fu_1248_p2(31 downto 0),
      ap_clk => ap_clk,
      ap_clk_0(0) => select_ln580_fu_1627_p30,
      grp_encode_fu_333_plt2_o(16 downto 0) => grp_encode_fu_333_plt2_o(16 downto 0),
      plt1(31 downto 0) => plt1(31 downto 0),
      plt2(31 downto 0) => plt2(31 downto 0)
    );
mul_32s_32s_64_1_1_U65: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_10
     port map (
      B(14 downto 0) => grp_encode_fu_333_ph1_o(31 downto 17),
      CEA2 => CEA2,
      D(16 downto 0) => apl2_3_fu_1816_p2(16 downto 0),
      DI(0) => mul_32s_32s_64_1_1_U65_n_53,
      O(0) => \tmp_product__3_2\(63),
      Q(1 downto 0) => \^q\(4 downto 3),
      RSTA => RSTA,
      S(2) => \apl2_3_reg_2389[15]_i_8_n_20\,
      S(1) => \apl2_3_reg_2389[15]_i_9_n_20\,
      S(0) => \apl2_3_reg_2389[15]_i_10_n_20\,
      add_ln317_fu_1467_p2(31 downto 0) => add_ln317_fu_1467_p2(31 downto 0),
      \add_ln317_reg_2367_reg[31]\(18 downto 0) => tmp_2_reg_2303(31 downto 13),
      ah1(10 downto 0) => ah1(15 downto 5),
      ap_clk => ap_clk,
      \apl2_3_reg_2389_reg[15]\(10 downto 0) => tmp_8_reg_2283(10 downto 0),
      \apl2_3_reg_2389_reg[15]_0\ => \apl2_3_reg_2389[15]_i_22_n_20\,
      \apl2_3_reg_2389_reg[15]_1\ => \apl2_3_reg_2389[15]_i_21_n_20\,
      \apl2_3_reg_2389_reg[15]_2\(0) => select_ln580_1_fu_1802_p30,
      \apl2_3_reg_2389_reg[7]\ => \apl2_3_reg_2389[7]_i_13_n_20\,
      \apl2_3_reg_2389_reg[7]_0\ => \apl2_3_reg_2389[7]_i_35_n_20\,
      \apl2_3_reg_2389_reg[7]_1\ => \apl2_3_reg_2389[7]_i_34_n_20\,
      \apl2_3_reg_2389_reg[7]_2\ => \apl2_3_reg_2389[7]_i_33_n_20\,
      \apl2_3_reg_2389_reg[7]_3\ => \apl2_3_reg_2389[7]_i_32_n_20\,
      \apl2_3_reg_2389_reg[7]_4\ => \apl2_3_reg_2389[7]_i_31_n_20\,
      grp_encode_fu_333_ph1_o(16 downto 0) => grp_encode_fu_333_ph1_o(16 downto 0),
      ph1(31 downto 0) => ph1(31 downto 0),
      \ph1_reg[31]\(31 downto 0) => add_ln317_reg_2367(31 downto 0),
      sext_ln580_3_fu_1798_p1(14 downto 0) => sext_ln580_3_fu_1798_p1(14 downto 0),
      \tmp_2_reg_2303_reg[14]\(1) => mul_32s_32s_64_1_1_U65_n_71,
      \tmp_2_reg_2303_reg[14]\(0) => mul_32s_32s_64_1_1_U65_n_72,
      \tmp_2_reg_2303_reg[22]\(7) => mul_32s_32s_64_1_1_U65_n_73,
      \tmp_2_reg_2303_reg[22]\(6) => mul_32s_32s_64_1_1_U65_n_74,
      \tmp_2_reg_2303_reg[22]\(5) => mul_32s_32s_64_1_1_U65_n_75,
      \tmp_2_reg_2303_reg[22]\(4) => mul_32s_32s_64_1_1_U65_n_76,
      \tmp_2_reg_2303_reg[22]\(3) => mul_32s_32s_64_1_1_U65_n_77,
      \tmp_2_reg_2303_reg[22]\(2) => mul_32s_32s_64_1_1_U65_n_78,
      \tmp_2_reg_2303_reg[22]\(1) => mul_32s_32s_64_1_1_U65_n_79,
      \tmp_2_reg_2303_reg[22]\(0) => mul_32s_32s_64_1_1_U65_n_80,
      \tmp_2_reg_2303_reg[30]\(7) => mul_32s_32s_64_1_1_U65_n_81,
      \tmp_2_reg_2303_reg[30]\(6) => mul_32s_32s_64_1_1_U65_n_82,
      \tmp_2_reg_2303_reg[30]\(5) => mul_32s_32s_64_1_1_U65_n_83,
      \tmp_2_reg_2303_reg[30]\(4) => mul_32s_32s_64_1_1_U65_n_84,
      \tmp_2_reg_2303_reg[30]\(3) => mul_32s_32s_64_1_1_U65_n_85,
      \tmp_2_reg_2303_reg[30]\(2) => mul_32s_32s_64_1_1_U65_n_86,
      \tmp_2_reg_2303_reg[30]\(1) => mul_32s_32s_64_1_1_U65_n_87,
      \tmp_2_reg_2303_reg[30]\(0) => mul_32s_32s_64_1_1_U65_n_88
    );
mul_32s_32s_64_1_1_U66: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_11
     port map (
      B(14 downto 0) => grp_encode_fu_333_ph2_o(31 downto 17),
      CEA2 => CEA2,
      Q(1 downto 0) => \^q\(4 downto 3),
      RSTA => RSTA,
      add_ln317_fu_1467_p2(31 downto 0) => add_ln317_fu_1467_p2(31 downto 0),
      ap_clk => ap_clk,
      ap_clk_0(0) => select_ln580_1_fu_1802_p30,
      grp_encode_fu_333_ph2_o(16 downto 0) => grp_encode_fu_333_ph2_o(16 downto 0),
      ph1(31 downto 0) => ph1(31 downto 0),
      ph2(31 downto 0) => ph2(31 downto 0)
    );
mul_32s_7s_39_1_1_U67: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_7s_39_1_1
     port map (
      CO(0) => mul_32s_7s_39_1_1_U67_n_20,
      D(0) => xb_1_fu_282_reg(46),
      DI(1) => \tmp_product__14_carry__3_i_1_n_20\,
      DI(0) => \tmp_product__14_carry__3_i_2_n_20\,
      DOUTBDOUT(31 downto 0) => DOUTBDOUT(31 downto 0),
      O(1) => mul_32s_7s_39_1_1_U67_n_22,
      O(0) => mul_32s_7s_39_1_1_U67_n_23,
      P(0) => \tmp_product__1_0\(46),
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state2,
      S(2) => \tmp_product__14_carry__3_i_3_n_20\,
      S(1) => \tmp_product__14_carry__3_i_4_n_20\,
      S(0) => \tmp_product__14_carry__3_i_5_n_20\,
      \ap_CS_fsm_reg[1]\(0) => mul_32s_7s_39_1_1_U67_n_62,
      sext_ln244_1_fu_584_p1(34 downto 0) => sext_ln244_1_fu_584_p1(38 downto 4),
      tmp_product_carry_0(31 downto 0) => tqmf_load_2_reg_2214(31 downto 0),
      \tqmf_load_2_reg_2214_reg[29]\(2 downto 1) => grp_fu_498_p0(29 downto 28),
      \tqmf_load_2_reg_2214_reg[29]\(0) => grp_fu_498_p0(0),
      \tqmf_load_2_reg_2214_reg[30]\(0) => mul_32s_7s_39_1_1_U67_n_21,
      \trunc_ln1_reg_2238_reg[0]\(3) => \trunc_ln1_reg_2238[0]_i_22_n_20\,
      \trunc_ln1_reg_2238_reg[0]\(2) => \trunc_ln1_reg_2238[0]_i_23_n_20\,
      \trunc_ln1_reg_2238_reg[0]\(1) => \trunc_ln1_reg_2238[0]_i_24_n_20\,
      \trunc_ln1_reg_2238_reg[0]\(0) => \trunc_ln1_reg_2238[0]_i_25_n_20\,
      \trunc_ln1_reg_2238_reg[0]_0\(3) => \trunc_ln1_reg_2238[0]_i_30_n_20\,
      \trunc_ln1_reg_2238_reg[0]_0\(2) => \trunc_ln1_reg_2238[0]_i_31_n_20\,
      \trunc_ln1_reg_2238_reg[0]_0\(1) => \trunc_ln1_reg_2238[0]_i_32_n_20\,
      \trunc_ln1_reg_2238_reg[0]_0\(0) => \trunc_ln1_reg_2238[0]_i_33_n_20\,
      \trunc_ln1_reg_2238_reg[0]_i_2_0\(0) => grp_fu_498_p0(1),
      \trunc_ln1_reg_2238_reg[31]\(37 downto 0) => trunc_ln255_1_reg_2209(40 downto 3),
      \trunc_ln1_reg_2238_reg[31]_0\(4) => \trunc_ln1_reg_2238[31]_i_2_n_20\,
      \trunc_ln1_reg_2238_reg[31]_0\(3) => \trunc_ln1_reg_2238[31]_i_3_n_20\,
      \trunc_ln1_reg_2238_reg[31]_0\(2) => \trunc_ln1_reg_2238[31]_i_4_n_20\,
      \trunc_ln1_reg_2238_reg[31]_0\(1) => \trunc_ln1_reg_2238[31]_i_5_n_20\,
      \trunc_ln1_reg_2238_reg[31]_0\(0) => \trunc_ln1_reg_2238[31]_i_6_n_20\,
      \trunc_ln1_reg_2238_reg[31]_1\(5) => \trunc_ln1_reg_2238[31]_i_8_n_20\,
      \trunc_ln1_reg_2238_reg[31]_1\(4) => \trunc_ln1_reg_2238[31]_i_9_n_20\,
      \trunc_ln1_reg_2238_reg[31]_1\(3) => \trunc_ln1_reg_2238[31]_i_10_n_20\,
      \trunc_ln1_reg_2238_reg[31]_1\(2) => \trunc_ln1_reg_2238[31]_i_11_n_20\,
      \trunc_ln1_reg_2238_reg[31]_1\(1) => \trunc_ln1_reg_2238[31]_i_12_n_20\,
      \trunc_ln1_reg_2238_reg[31]_1\(0) => \trunc_ln1_reg_2238[31]_i_13_n_20\,
      \trunc_ln255_1_reg_2209_reg[43]\(31 downto 0) => add_ln278_fu_817_p2(46 downto 15),
      \trunc_ln255_1_reg_2209_reg[44]\(31 downto 0) => sub_ln279_fu_833_p20_out(46 downto 15),
      \trunc_ln2_reg_2243_reg[1]\(2) => \trunc_ln2_reg_2243[1]_i_24_n_20\,
      \trunc_ln2_reg_2243_reg[1]\(1) => \trunc_ln2_reg_2243[1]_i_25_n_20\,
      \trunc_ln2_reg_2243_reg[1]\(0) => \trunc_ln2_reg_2243[1]_i_26_n_20\,
      \trunc_ln2_reg_2243_reg[1]_0\(2) => \trunc_ln2_reg_2243[1]_i_32_n_20\,
      \trunc_ln2_reg_2243_reg[1]_0\(1) => \trunc_ln2_reg_2243[1]_i_33_n_20\,
      \trunc_ln2_reg_2243_reg[1]_0\(0) => \trunc_ln2_reg_2243[1]_i_34_n_20\,
      \trunc_ln2_reg_2243_reg[25]\(0) => \trunc_ln2_reg_2243[25]_i_2_n_20\,
      \trunc_ln2_reg_2243_reg[25]_0\(0) => \trunc_ln2_reg_2243[25]_i_10_n_20\,
      \trunc_ln2_reg_2243_reg[31]\(4) => \trunc_ln2_reg_2243[31]_i_2_n_20\,
      \trunc_ln2_reg_2243_reg[31]\(3) => \trunc_ln2_reg_2243[31]_i_3_n_20\,
      \trunc_ln2_reg_2243_reg[31]\(2) => \trunc_ln2_reg_2243[31]_i_4_n_20\,
      \trunc_ln2_reg_2243_reg[31]\(1) => \trunc_ln2_reg_2243[31]_i_5_n_20\,
      \trunc_ln2_reg_2243_reg[31]\(0) => \trunc_ln2_reg_2243[31]_i_6_n_20\,
      \trunc_ln2_reg_2243_reg[31]_0\(5) => \trunc_ln2_reg_2243[31]_i_7_n_20\,
      \trunc_ln2_reg_2243_reg[31]_0\(4) => \trunc_ln2_reg_2243[31]_i_8_n_20\,
      \trunc_ln2_reg_2243_reg[31]_0\(3) => \trunc_ln2_reg_2243[31]_i_9_n_20\,
      \trunc_ln2_reg_2243_reg[31]_0\(2) => \trunc_ln2_reg_2243[31]_i_10_n_20\,
      \trunc_ln2_reg_2243_reg[31]_0\(1) => \trunc_ln2_reg_2243[31]_i_11_n_20\,
      \trunc_ln2_reg_2243_reg[31]_0\(0) => \trunc_ln2_reg_2243[31]_i_12_n_20\,
      xb_4_fu_812_p2(37 downto 0) => xb_4_fu_812_p2(40 downto 3)
    );
\nbh[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0800"
    )
        port map (
      I0 => sext_ln618_fu_1370_p1(0),
      I1 => \trunc_ln522_1_reg_2357_reg[3]_i_2_n_21\,
      I2 => \trunc_ln522_1_reg_2357[2]_i_2_n_20\,
      I3 => \^q\(3),
      I4 => nbh(0),
      O => grp_encode_fu_333_nbh_o(0)
    );
\nbh[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0800"
    )
        port map (
      I0 => \^icmp_ln311_reg_2321_reg[0]_0\(4),
      I1 => \trunc_ln522_1_reg_2357_reg[3]_i_2_n_21\,
      I2 => \trunc_ln522_1_reg_2357[2]_i_2_n_20\,
      I3 => \^q\(3),
      I4 => nbh(10),
      O => grp_encode_fu_333_nbh_o(10)
    );
\nbh[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FFC800"
    )
        port map (
      I0 => sext_ln617_fu_1398_p1(11),
      I1 => \trunc_ln522_1_reg_2357_reg[3]_i_2_n_21\,
      I2 => \trunc_ln522_1_reg_2357[2]_i_2_n_20\,
      I3 => \^q\(3),
      I4 => nbh(11),
      O => grp_encode_fu_333_nbh_o(11)
    );
\nbh[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FFC800"
    )
        port map (
      I0 => sext_ln617_fu_1398_p1(12),
      I1 => \trunc_ln522_1_reg_2357_reg[3]_i_2_n_21\,
      I2 => \trunc_ln522_1_reg_2357[2]_i_2_n_20\,
      I3 => \^q\(3),
      I4 => nbh(12),
      O => grp_encode_fu_333_nbh_o(12)
    );
\nbh[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0800"
    )
        port map (
      I0 => sext_ln617_fu_1398_p1(13),
      I1 => \trunc_ln522_1_reg_2357_reg[3]_i_2_n_21\,
      I2 => \trunc_ln522_1_reg_2357[2]_i_2_n_20\,
      I3 => \^q\(3),
      I4 => nbh(13),
      O => grp_encode_fu_333_nbh_o(13)
    );
\nbh[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => \trunc_ln522_1_reg_2357_reg[3]_i_2_n_21\,
      I1 => sext_ln617_fu_1398_p1(14),
      I2 => sext_ln617_fu_1398_p1(15),
      I3 => \^q\(3),
      I4 => nbh(14),
      O => grp_encode_fu_333_nbh_o(14)
    );
\nbh[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sext_ln618_fu_1370_p1(1),
      I1 => \trunc_ln522_1_reg_2357_reg[3]_i_2_n_21\,
      I2 => \trunc_ln522_1_reg_2357[2]_i_2_n_20\,
      I3 => \^q\(3),
      I4 => nbh(1),
      O => grp_encode_fu_333_nbh_o(1)
    );
\nbh[1]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nbh(2),
      O => \nbh[1]_i_10_n_20\
    );
\nbh[1]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nbh(1),
      O => \nbh[1]_i_11_n_20\
    );
\nbh[1]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nbh(0),
      O => \nbh[1]_i_3_n_20\
    );
\nbh[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nbh(1),
      I1 => nbh(8),
      O => \nbh[1]_i_4_n_20\
    );
\nbh[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nbh(0),
      I1 => nbh(7),
      O => \nbh[1]_i_5_n_20\
    );
\nbh[1]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nbh(6),
      O => \nbh[1]_i_6_n_20\
    );
\nbh[1]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nbh(5),
      O => \nbh[1]_i_7_n_20\
    );
\nbh[1]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nbh(4),
      O => \nbh[1]_i_8_n_20\
    );
\nbh[1]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nbh(3),
      O => \nbh[1]_i_9_n_20\
    );
\nbh[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0800"
    )
        port map (
      I0 => sext_ln617_fu_1398_p1(2),
      I1 => \trunc_ln522_1_reg_2357_reg[3]_i_2_n_21\,
      I2 => \trunc_ln522_1_reg_2357[2]_i_2_n_20\,
      I3 => \^q\(3),
      I4 => nbh(2),
      O => grp_encode_fu_333_nbh_o(2)
    );
\nbh[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0800"
    )
        port map (
      I0 => sext_ln617_fu_1398_p1(3),
      I1 => \trunc_ln522_1_reg_2357_reg[3]_i_2_n_21\,
      I2 => \trunc_ln522_1_reg_2357[2]_i_2_n_20\,
      I3 => \^q\(3),
      I4 => nbh(3),
      O => grp_encode_fu_333_nbh_o(3)
    );
\nbh[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0800"
    )
        port map (
      I0 => sext_ln617_fu_1398_p1(4),
      I1 => \trunc_ln522_1_reg_2357_reg[3]_i_2_n_21\,
      I2 => \trunc_ln522_1_reg_2357[2]_i_2_n_20\,
      I3 => \^q\(3),
      I4 => nbh(4),
      O => grp_encode_fu_333_nbh_o(4)
    );
\nbh[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0800"
    )
        port map (
      I0 => sext_ln617_fu_1398_p1(5),
      I1 => \trunc_ln522_1_reg_2357_reg[3]_i_2_n_21\,
      I2 => \trunc_ln522_1_reg_2357[2]_i_2_n_20\,
      I3 => \^q\(3),
      I4 => nbh(5),
      O => grp_encode_fu_333_nbh_o(5)
    );
\nbh[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0800"
    )
        port map (
      I0 => \^icmp_ln311_reg_2321_reg[0]_0\(0),
      I1 => \trunc_ln522_1_reg_2357_reg[3]_i_2_n_21\,
      I2 => \trunc_ln522_1_reg_2357[2]_i_2_n_20\,
      I3 => \^q\(3),
      I4 => nbh(6),
      O => grp_encode_fu_333_nbh_o(6)
    );
\nbh[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0800"
    )
        port map (
      I0 => \^icmp_ln311_reg_2321_reg[0]_0\(1),
      I1 => \trunc_ln522_1_reg_2357_reg[3]_i_2_n_21\,
      I2 => \trunc_ln522_1_reg_2357[2]_i_2_n_20\,
      I3 => \^q\(3),
      I4 => nbh(7),
      O => grp_encode_fu_333_nbh_o(7)
    );
\nbh[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0800"
    )
        port map (
      I0 => \^icmp_ln311_reg_2321_reg[0]_0\(2),
      I1 => \trunc_ln522_1_reg_2357_reg[3]_i_2_n_21\,
      I2 => \trunc_ln522_1_reg_2357[2]_i_2_n_20\,
      I3 => \^q\(3),
      I4 => nbh(8),
      O => grp_encode_fu_333_nbh_o(8)
    );
\nbh[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0800"
    )
        port map (
      I0 => \^icmp_ln311_reg_2321_reg[0]_0\(3),
      I1 => \trunc_ln522_1_reg_2357_reg[3]_i_2_n_21\,
      I2 => \trunc_ln522_1_reg_2357[2]_i_2_n_20\,
      I3 => \^q\(3),
      I4 => nbh(9),
      O => grp_encode_fu_333_nbh_o(9)
    );
\nbh[9]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nbh(9),
      O => \nbh[9]_i_10_n_20\
    );
\nbh[9]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nbh(8),
      O => \nbh[9]_i_11_n_20\
    );
\nbh[9]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nbh(7),
      I1 => nbh(14),
      O => \nbh[9]_i_12_n_20\
    );
\nbh[9]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nbh(6),
      I1 => nbh(13),
      O => \nbh[9]_i_13_n_20\
    );
\nbh[9]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nbh(5),
      I1 => nbh(12),
      O => \nbh[9]_i_14_n_20\
    );
\nbh[9]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nbh(4),
      I1 => nbh(11),
      O => \nbh[9]_i_15_n_20\
    );
\nbh[9]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nbh(3),
      I1 => nbh(10),
      O => \nbh[9]_i_16_n_20\
    );
\nbh[9]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nbh(2),
      I1 => nbh(9),
      O => \nbh[9]_i_17_n_20\
    );
\nbh[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln618_fu_1370_p1(9),
      O => \nbh[9]_i_4_n_20\
    );
\nbh[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln618_fu_1370_p1(8),
      O => \nbh[9]_i_5_n_20\
    );
\nbh[9]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln618_fu_1370_p1(5),
      I1 => icmp_ln311_reg_2321,
      O => \nbh[9]_i_6_n_20\
    );
\nbh[9]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln618_fu_1370_p1(4),
      I1 => icmp_ln311_reg_2321,
      O => \nbh[9]_i_7_n_20\
    );
\nbh[9]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln618_fu_1370_p1(3),
      O => \nbh[9]_i_8_n_20\
    );
\nbh[9]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln618_fu_1370_p1(2),
      I1 => icmp_ln311_reg_2321,
      O => \nbh[9]_i_9_n_20\
    );
\nbh_reg[1]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \nbh[1]_i_3_n_20\,
      CI_TOP => '0',
      CO(7) => \nbh_reg[1]_i_2_n_20\,
      CO(6) => \nbh_reg[1]_i_2_n_21\,
      CO(5) => \nbh_reg[1]_i_2_n_22\,
      CO(4) => \nbh_reg[1]_i_2_n_23\,
      CO(3) => \nbh_reg[1]_i_2_n_24\,
      CO(2) => \nbh_reg[1]_i_2_n_25\,
      CO(1) => \nbh_reg[1]_i_2_n_26\,
      CO(0) => \nbh_reg[1]_i_2_n_27\,
      DI(7 downto 6) => nbh(1 downto 0),
      DI(5 downto 0) => B"000000",
      O(7 downto 6) => sext_ln618_fu_1370_p1(1 downto 0),
      O(5 downto 0) => \NLW_nbh_reg[1]_i_2_O_UNCONNECTED\(5 downto 0),
      S(7) => \nbh[1]_i_4_n_20\,
      S(6) => \nbh[1]_i_5_n_20\,
      S(5) => \nbh[1]_i_6_n_20\,
      S(4) => \nbh[1]_i_7_n_20\,
      S(3) => \nbh[1]_i_8_n_20\,
      S(2) => \nbh[1]_i_9_n_20\,
      S(1) => \nbh[1]_i_10_n_20\,
      S(0) => \nbh[1]_i_11_n_20\
    );
\nbh_reg[9]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => sext_ln618_fu_1370_p1(1),
      CI_TOP => '0',
      CO(7) => \nbh_reg[9]_i_2_n_20\,
      CO(6) => \nbh_reg[9]_i_2_n_21\,
      CO(5) => \nbh_reg[9]_i_2_n_22\,
      CO(4) => \nbh_reg[9]_i_2_n_23\,
      CO(3) => \nbh_reg[9]_i_2_n_24\,
      CO(2) => \nbh_reg[9]_i_2_n_25\,
      CO(1) => \nbh_reg[9]_i_2_n_26\,
      CO(0) => \nbh_reg[9]_i_2_n_27\,
      DI(7 downto 0) => sext_ln618_fu_1370_p1(9 downto 2),
      O(7 downto 4) => \^icmp_ln311_reg_2321_reg[0]_0\(3 downto 0),
      O(3 downto 0) => sext_ln617_fu_1398_p1(5 downto 2),
      S(7) => \nbh[9]_i_4_n_20\,
      S(6) => \nbh[9]_i_5_n_20\,
      S(5 downto 4) => sext_ln618_fu_1370_p1(7 downto 6),
      S(3) => \nbh[9]_i_6_n_20\,
      S(2) => \nbh[9]_i_7_n_20\,
      S(1) => \nbh[9]_i_8_n_20\,
      S(0) => \nbh[9]_i_9_n_20\
    );
\nbh_reg[9]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \nbh_reg[1]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \nbh_reg[9]_i_3_n_20\,
      CO(6) => \nbh_reg[9]_i_3_n_21\,
      CO(5) => \nbh_reg[9]_i_3_n_22\,
      CO(4) => \nbh_reg[9]_i_3_n_23\,
      CO(3) => \nbh_reg[9]_i_3_n_24\,
      CO(2) => \nbh_reg[9]_i_3_n_25\,
      CO(1) => \nbh_reg[9]_i_3_n_26\,
      CO(0) => \nbh_reg[9]_i_3_n_27\,
      DI(7 downto 0) => nbh(9 downto 2),
      O(7 downto 0) => sext_ln618_fu_1370_p1(9 downto 2),
      S(7) => \nbh[9]_i_10_n_20\,
      S(6) => \nbh[9]_i_11_n_20\,
      S(5) => \nbh[9]_i_12_n_20\,
      S(4) => \nbh[9]_i_13_n_20\,
      S(3) => \nbh[9]_i_14_n_20\,
      S(2) => \nbh[9]_i_15_n_20\,
      S(1) => \nbh[9]_i_16_n_20\,
      S(0) => \nbh[9]_i_17_n_20\
    );
\q0[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \^q\(3),
      I1 => encoded_ce0_0(2),
      I2 => \q0_reg[10]\,
      I3 => \q0_reg[10]_0\(0),
      O => \ap_CS_fsm_reg[9]_0\(0)
    );
\q0[10]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCC4"
    )
        port map (
      I0 => sext_ln618_fu_1370_p1(1),
      I1 => \trunc_ln522_1_reg_2357_reg[3]_i_2_n_21\,
      I2 => sext_ln617_fu_1398_p1(2),
      I3 => sext_ln617_fu_1398_p1(3),
      O => \q0[10]_i_10_n_20\
    );
\q0[10]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDF0FFFF"
    )
        port map (
      I0 => \q0[10]_i_9_n_20\,
      I1 => sext_ln617_fu_1398_p1(13),
      I2 => sext_ln617_fu_1398_p1(15),
      I3 => sext_ln617_fu_1398_p1(14),
      I4 => \trunc_ln522_1_reg_2357_reg[3]_i_2_n_21\,
      O => \icmp_ln311_reg_2321_reg[0]_1\
    );
\q0[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7FFF7F7F7F7F"
    )
        port map (
      I0 => sext_ln617_fu_1398_p1(11),
      I1 => \trunc_ln522_1_reg_2357_reg[3]_i_2_n_21\,
      I2 => sext_ln617_fu_1398_p1(12),
      I3 => \q0[10]_i_10_n_20\,
      I4 => \trunc_ln522_1_reg_2357[2]_i_5_n_20\,
      I5 => \trunc_ln522_1_reg_2357[2]_i_6_n_20\,
      O => \q0[10]_i_9_n_20\
    );
\ram_reg_bram_0_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF90FFFFFF900000"
    )
        port map (
      I0 => idx118_fu_286_reg(2),
      I1 => ram_reg_bram_0_i_87_n_20,
      I2 => ap_NS_fsm(6),
      I3 => ram_reg_bram_0_i_82_n_20,
      I4 => encoded_ce0_0(2),
      I5 => ram_reg_bram_0_1(2),
      O => \ap_CS_fsm_reg[4]_4\(2)
    );
\ram_reg_bram_0_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF60FFFFFF600000"
    )
        port map (
      I0 => idx118_fu_286_reg(1),
      I1 => idx118_fu_286_reg(0),
      I2 => ap_NS_fsm(6),
      I3 => ram_reg_bram_0_i_88_n_20,
      I4 => encoded_ce0_0(2),
      I5 => ram_reg_bram_0_1(1),
      O => \ap_CS_fsm_reg[4]_4\(1)
    );
\ram_reg_bram_0_i_12__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FFF1F00"
    )
        port map (
      I0 => ram_reg_bram_0_i_89_n_20,
      I1 => idx118_fu_286_reg(0),
      I2 => ap_CS_fsm_state6,
      I3 => encoded_ce0_0(2),
      I4 => ram_reg_bram_0_1(0),
      O => \ap_CS_fsm_reg[4]_4\(0)
    );
\ram_reg_bram_0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA80"
    )
        port map (
      I0 => encoded_ce0_0(2),
      I1 => \ap_CS_fsm_reg_n_20_[0]\,
      I2 => grp_encode_fu_333_ap_start_reg,
      I3 => ap_CS_fsm_state6,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => tqmf_ce1
    );
\ram_reg_bram_0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFF000000"
    )
        port map (
      I0 => ap_NS_fsm(1),
      I1 => ap_CS_fsm_state6,
      I2 => \^q\(0),
      I3 => ram_reg_bram_0(1),
      I4 => encoded_ce0_0(0),
      I5 => encoded_ce0_0(2),
      O => tqmf_ce0
    );
\ram_reg_bram_0_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"59FF5900"
    )
        port map (
      I0 => trunc_ln269_reg_2228(4),
      I1 => trunc_ln269_reg_2228(3),
      I2 => ram_reg_bram_0_i_79_n_20,
      I3 => \^q\(1),
      I4 => ram_reg_bram_0_i_80_n_20,
      O => \trunc_ln269_reg_2228_reg[4]_0\(4)
    );
\ram_reg_bram_0_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5556FFFF55560000"
    )
        port map (
      I0 => trunc_ln269_reg_2228(3),
      I1 => trunc_ln269_reg_2228(2),
      I2 => trunc_ln269_reg_2228(0),
      I3 => trunc_ln269_reg_2228(1),
      I4 => \^q\(1),
      I5 => ram_reg_bram_0_i_81_n_20,
      O => \trunc_ln269_reg_2228_reg[4]_0\(3)
    );
ram_reg_bram_0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => trunc_ln269_reg_2228(2),
      I1 => trunc_ln269_reg_2228(1),
      I2 => trunc_ln269_reg_2228(0),
      I3 => \^q\(1),
      I4 => ram_reg_bram_0_i_82_n_20,
      O => \trunc_ln269_reg_2228_reg[4]_0\(2)
    );
ram_reg_bram_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F9090909F909F90"
    )
        port map (
      I0 => trunc_ln269_reg_2228(0),
      I1 => trunc_ln269_reg_2228(1),
      I2 => \^q\(1),
      I3 => ram_reg_bram_0_i_83_n_20,
      I4 => ram_reg_bram_0_i_84_n_20,
      I5 => \^idx_fu_270_reg[2]_0\(0),
      O => \trunc_ln269_reg_2228_reg[4]_0\(1)
    );
ram_reg_bram_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => trunc_ln269_reg_2228(0),
      I1 => \^q\(1),
      I2 => ap_CS_fsm_state6,
      O => \trunc_ln269_reg_2228_reg[4]_0\(0)
    );
ram_reg_bram_0_i_77: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => encoded_ce0_0(2),
      I1 => \^i_6_fu_290_reg[4]_0\,
      I2 => \^q\(1),
      O => \ap_CS_fsm_reg[4]_5\(0)
    );
ram_reg_bram_0_i_79: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => trunc_ln269_reg_2228(1),
      I1 => trunc_ln269_reg_2228(0),
      I2 => trunc_ln269_reg_2228(2),
      O => ram_reg_bram_0_i_79_n_20
    );
ram_reg_bram_0_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA28888888"
    )
        port map (
      I0 => ram_reg_bram_0_i_83_n_20,
      I1 => idx_fu_270_reg(4),
      I2 => \^idx_fu_270_reg[2]_0\(0),
      I3 => \^idx_fu_270_reg[2]_0\(1),
      I4 => idx_fu_270_reg(3),
      I5 => ram_reg_bram_0_i_84_n_20,
      O => ram_reg_bram_0_i_80_n_20
    );
ram_reg_bram_0_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007800"
    )
        port map (
      I0 => \^idx_fu_270_reg[2]_0\(0),
      I1 => \^idx_fu_270_reg[2]_0\(1),
      I2 => idx_fu_270_reg(3),
      I3 => \^q\(0),
      I4 => ap_CS_fsm_state6,
      I5 => ram_reg_bram_0_i_84_n_20,
      O => ram_reg_bram_0_i_81_n_20
    );
ram_reg_bram_0_i_82: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44440440"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \^q\(0),
      I2 => \^idx_fu_270_reg[2]_0\(0),
      I3 => \^idx_fu_270_reg[2]_0\(1),
      I4 => ram_reg_bram_0_i_84_n_20,
      O => ram_reg_bram_0_i_82_n_20
    );
ram_reg_bram_0_i_83: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_CS_fsm_state6,
      O => ram_reg_bram_0_i_83_n_20
    );
ram_reg_bram_0_i_84: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => i_fu_274_reg(0),
      I1 => i_fu_274_reg(1),
      I2 => i_fu_274_reg(3),
      I3 => i_fu_274_reg(2),
      O => ram_reg_bram_0_i_84_n_20
    );
ram_reg_bram_0_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800022222AAA"
    )
        port map (
      I0 => ap_NS_fsm(6),
      I1 => idx118_fu_286_reg(3),
      I2 => idx118_fu_286_reg(1),
      I3 => idx118_fu_286_reg(0),
      I4 => idx118_fu_286_reg(2),
      I5 => idx118_fu_286_reg(4),
      O => ram_reg_bram_0_i_85_n_20
    );
ram_reg_bram_0_i_86: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => idx118_fu_286_reg(2),
      I1 => idx118_fu_286_reg(0),
      I2 => idx118_fu_286_reg(1),
      O => ram_reg_bram_0_i_86_n_20
    );
ram_reg_bram_0_i_87: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => idx118_fu_286_reg(1),
      I1 => idx118_fu_286_reg(0),
      O => ram_reg_bram_0_i_87_n_20
    );
ram_reg_bram_0_i_88: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \^q\(0),
      I2 => ram_reg_bram_0_i_84_n_20,
      I3 => \^idx_fu_270_reg[2]_0\(0),
      O => ram_reg_bram_0_i_88_n_20
    );
ram_reg_bram_0_i_89: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => i_6_fu_290_reg(0),
      I1 => i_6_fu_290_reg(1),
      I2 => i_6_fu_290_reg(2),
      I3 => i_6_fu_290_reg(3),
      I4 => i_6_fu_290_reg(4),
      O => ram_reg_bram_0_i_89_n_20
    );
\ram_reg_bram_0_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => ram_reg_bram_0_i_85_n_20,
      I1 => ram_reg_bram_0_i_80_n_20,
      I2 => encoded_ce0_0(2),
      I3 => ram_reg_bram_0_1(4),
      O => \ap_CS_fsm_reg[4]_4\(4)
    );
ram_reg_bram_0_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => i_6_fu_290_reg(4),
      I1 => i_6_fu_290_reg(3),
      I2 => i_6_fu_290_reg(2),
      I3 => i_6_fu_290_reg(1),
      I4 => i_6_fu_290_reg(0),
      I5 => ap_CS_fsm_state6,
      O => \^i_6_fu_290_reg[4]_0\
    );
\ram_reg_bram_0_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF90FFFFFF900000"
    )
        port map (
      I0 => idx118_fu_286_reg(3),
      I1 => ram_reg_bram_0_i_86_n_20,
      I2 => ap_NS_fsm(6),
      I3 => ram_reg_bram_0_i_81_n_20,
      I4 => encoded_ce0_0(2),
      I5 => ram_reg_bram_0_1(3),
      O => \ap_CS_fsm_reg[4]_4\(3)
    );
\reg_525_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_fu_509_p2(15),
      Q => reg_525(0),
      R => '0'
    );
\reg_525_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_fu_509_p2(25),
      Q => reg_525(10),
      R => '0'
    );
\reg_525_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_fu_509_p2(26),
      Q => reg_525(11),
      R => '0'
    );
\reg_525_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_fu_509_p2(27),
      Q => reg_525(12),
      R => '0'
    );
\reg_525_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_fu_509_p2(28),
      Q => reg_525(13),
      R => '0'
    );
\reg_525_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_fu_509_p2(29),
      Q => reg_525(14),
      R => '0'
    );
\reg_525_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_fu_509_p2(30),
      Q => reg_525(15),
      R => '0'
    );
\reg_525_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_fu_509_p2(31),
      Q => reg_525(16),
      R => '0'
    );
\reg_525_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_fu_509_p2(32),
      Q => reg_525(17),
      R => '0'
    );
\reg_525_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_fu_509_p2(33),
      Q => reg_525(18),
      R => '0'
    );
\reg_525_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_fu_509_p2(34),
      Q => reg_525(19),
      R => '0'
    );
\reg_525_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_fu_509_p2(16),
      Q => reg_525(1),
      R => '0'
    );
\reg_525_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_fu_509_p2(35),
      Q => reg_525(20),
      R => '0'
    );
\reg_525_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_fu_509_p2(36),
      Q => reg_525(21),
      R => '0'
    );
\reg_525_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_fu_509_p2(37),
      Q => reg_525(22),
      R => '0'
    );
\reg_525_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_fu_509_p2(38),
      Q => reg_525(23),
      R => '0'
    );
\reg_525_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_fu_509_p2(39),
      Q => reg_525(24),
      R => '0'
    );
\reg_525_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_fu_509_p2(40),
      Q => reg_525(25),
      R => '0'
    );
\reg_525_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_fu_509_p2(41),
      Q => reg_525(26),
      R => '0'
    );
\reg_525_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_fu_509_p2(42),
      Q => reg_525(27),
      R => '0'
    );
\reg_525_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_fu_509_p2(43),
      Q => reg_525(28),
      R => '0'
    );
\reg_525_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_fu_509_p2(44),
      Q => reg_525(29),
      R => '0'
    );
\reg_525_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_fu_509_p2(17),
      Q => reg_525(2),
      R => '0'
    );
\reg_525_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_fu_509_p2(45),
      Q => reg_525(30),
      R => '0'
    );
\reg_525_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_fu_509_p2(46),
      Q => reg_525(31),
      R => '0'
    );
\reg_525_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_fu_509_p2(18),
      Q => reg_525(3),
      R => '0'
    );
\reg_525_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_fu_509_p2(19),
      Q => reg_525(4),
      R => '0'
    );
\reg_525_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_fu_509_p2(20),
      Q => reg_525(5),
      R => '0'
    );
\reg_525_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_fu_509_p2(21),
      Q => reg_525(6),
      R => '0'
    );
\reg_525_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_fu_509_p2(22),
      Q => reg_525(7),
      R => '0'
    );
\reg_525_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_fu_509_p2(23),
      Q => reg_525(8),
      R => '0'
    );
\reg_525_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5250,
      D => grp_fu_509_p2(24),
      Q => reg_525(9),
      R => '0'
    );
\rh1[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_2308(14),
      I1 => trunc_ln304_reg_2308(15),
      O => \rh1[15]_i_4_n_20\
    );
\rh1[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_2308(15),
      I1 => trunc_ln304_reg_2308(16),
      O => \rh1[23]_i_10_n_20\
    );
\rh1[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_2308(22),
      I1 => trunc_ln304_reg_2308(23),
      O => \rh1[23]_i_3_n_20\
    );
\rh1[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_2308(21),
      I1 => trunc_ln304_reg_2308(22),
      O => \rh1[23]_i_4_n_20\
    );
\rh1[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_2308(20),
      I1 => trunc_ln304_reg_2308(21),
      O => \rh1[23]_i_5_n_20\
    );
\rh1[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_2308(19),
      I1 => trunc_ln304_reg_2308(20),
      O => \rh1[23]_i_6_n_20\
    );
\rh1[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_2308(18),
      I1 => trunc_ln304_reg_2308(19),
      O => \rh1[23]_i_7_n_20\
    );
\rh1[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_2308(17),
      I1 => trunc_ln304_reg_2308(18),
      O => \rh1[23]_i_8_n_20\
    );
\rh1[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_2308(16),
      I1 => trunc_ln304_reg_2308(17),
      O => \rh1[23]_i_9_n_20\
    );
\rh1[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_2308(29),
      I1 => trunc_ln304_reg_2308(30),
      O => \rh1[30]_i_3_n_20\
    );
\rh1[30]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_2308(28),
      I1 => trunc_ln304_reg_2308(29),
      O => \rh1[30]_i_4_n_20\
    );
\rh1[30]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_2308(27),
      I1 => trunc_ln304_reg_2308(28),
      O => \rh1[30]_i_5_n_20\
    );
\rh1[30]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_2308(26),
      I1 => trunc_ln304_reg_2308(27),
      O => \rh1[30]_i_6_n_20\
    );
\rh1[30]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_2308(25),
      I1 => trunc_ln304_reg_2308(26),
      O => \rh1[30]_i_7_n_20\
    );
\rh1[30]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_2308(24),
      I1 => trunc_ln304_reg_2308(25),
      O => \rh1[30]_i_8_n_20\
    );
\rh1[30]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_2308(23),
      I1 => trunc_ln304_reg_2308(24),
      O => \rh1[30]_i_9_n_20\
    );
\rh2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(0),
      I1 => ap_CS_fsm_state8,
      I2 => rh2(0),
      O => grp_encode_fu_333_rh2_o(0)
    );
\rh2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(10),
      I1 => ap_CS_fsm_state8,
      I2 => rh2(10),
      O => grp_encode_fu_333_rh2_o(10)
    );
\rh2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(11),
      I1 => ap_CS_fsm_state8,
      I2 => rh2(11),
      O => grp_encode_fu_333_rh2_o(11)
    );
\rh2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(12),
      I1 => ap_CS_fsm_state8,
      I2 => rh2(12),
      O => grp_encode_fu_333_rh2_o(12)
    );
\rh2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(13),
      I1 => ap_CS_fsm_state8,
      I2 => rh2(13),
      O => grp_encode_fu_333_rh2_o(13)
    );
\rh2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(14),
      I1 => ap_CS_fsm_state8,
      I2 => rh2(14),
      O => grp_encode_fu_333_rh2_o(14)
    );
\rh2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(15),
      I1 => ap_CS_fsm_state8,
      I2 => rh2(15),
      O => grp_encode_fu_333_rh2_o(15)
    );
\rh2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(16),
      I1 => ap_CS_fsm_state8,
      I2 => rh2(16),
      O => grp_encode_fu_333_rh2_o(16)
    );
\rh2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(17),
      I1 => ap_CS_fsm_state8,
      I2 => rh2(17),
      O => grp_encode_fu_333_rh2_o(17)
    );
\rh2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(18),
      I1 => ap_CS_fsm_state8,
      I2 => rh2(18),
      O => grp_encode_fu_333_rh2_o(18)
    );
\rh2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(19),
      I1 => ap_CS_fsm_state8,
      I2 => rh2(19),
      O => grp_encode_fu_333_rh2_o(19)
    );
\rh2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(1),
      I1 => ap_CS_fsm_state8,
      I2 => rh2(1),
      O => grp_encode_fu_333_rh2_o(1)
    );
\rh2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(20),
      I1 => ap_CS_fsm_state8,
      I2 => rh2(20),
      O => grp_encode_fu_333_rh2_o(20)
    );
\rh2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(21),
      I1 => ap_CS_fsm_state8,
      I2 => rh2(21),
      O => grp_encode_fu_333_rh2_o(21)
    );
\rh2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(22),
      I1 => ap_CS_fsm_state8,
      I2 => rh2(22),
      O => grp_encode_fu_333_rh2_o(22)
    );
\rh2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(23),
      I1 => ap_CS_fsm_state8,
      I2 => rh2(23),
      O => grp_encode_fu_333_rh2_o(23)
    );
\rh2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(24),
      I1 => ap_CS_fsm_state8,
      I2 => rh2(24),
      O => grp_encode_fu_333_rh2_o(24)
    );
\rh2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(25),
      I1 => ap_CS_fsm_state8,
      I2 => rh2(25),
      O => grp_encode_fu_333_rh2_o(25)
    );
\rh2[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(26),
      I1 => ap_CS_fsm_state8,
      I2 => rh2(26),
      O => grp_encode_fu_333_rh2_o(26)
    );
\rh2[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(27),
      I1 => ap_CS_fsm_state8,
      I2 => rh2(27),
      O => grp_encode_fu_333_rh2_o(27)
    );
\rh2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(28),
      I1 => ap_CS_fsm_state8,
      I2 => rh2(28),
      O => grp_encode_fu_333_rh2_o(28)
    );
\rh2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(29),
      I1 => ap_CS_fsm_state8,
      I2 => rh2(29),
      O => grp_encode_fu_333_rh2_o(29)
    );
\rh2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(2),
      I1 => ap_CS_fsm_state8,
      I2 => rh2(2),
      O => grp_encode_fu_333_rh2_o(2)
    );
\rh2[30]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(30),
      I1 => ap_CS_fsm_state8,
      I2 => rh2(30),
      O => grp_encode_fu_333_rh2_o(30)
    );
\rh2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(3),
      I1 => ap_CS_fsm_state8,
      I2 => rh2(3),
      O => grp_encode_fu_333_rh2_o(3)
    );
\rh2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(4),
      I1 => ap_CS_fsm_state8,
      I2 => rh2(4),
      O => grp_encode_fu_333_rh2_o(4)
    );
\rh2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(5),
      I1 => ap_CS_fsm_state8,
      I2 => rh2(5),
      O => grp_encode_fu_333_rh2_o(5)
    );
\rh2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(6),
      I1 => ap_CS_fsm_state8,
      I2 => rh2(6),
      O => grp_encode_fu_333_rh2_o(6)
    );
\rh2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(7),
      I1 => ap_CS_fsm_state8,
      I2 => rh2(7),
      O => grp_encode_fu_333_rh2_o(7)
    );
\rh2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(8),
      I1 => ap_CS_fsm_state8,
      I2 => rh2(8),
      O => grp_encode_fu_333_rh2_o(8)
    );
\rh2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rh1(9),
      I1 => ap_CS_fsm_state8,
      I2 => rh2(9),
      O => grp_encode_fu_333_rh2_o(9)
    );
\rlt1[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln285_reg_2264(15),
      O => \rlt1[15]_i_3_n_20\
    );
\rlt1[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_2264(15),
      I1 => trunc_ln285_reg_2264(16),
      O => \rlt1[23]_i_10_n_20\
    );
\rlt1[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_2264(22),
      I1 => trunc_ln285_reg_2264(23),
      O => \rlt1[23]_i_3_n_20\
    );
\rlt1[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_2264(21),
      I1 => trunc_ln285_reg_2264(22),
      O => \rlt1[23]_i_4_n_20\
    );
\rlt1[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_2264(20),
      I1 => trunc_ln285_reg_2264(21),
      O => \rlt1[23]_i_5_n_20\
    );
\rlt1[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_2264(19),
      I1 => trunc_ln285_reg_2264(20),
      O => \rlt1[23]_i_6_n_20\
    );
\rlt1[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_2264(18),
      I1 => trunc_ln285_reg_2264(19),
      O => \rlt1[23]_i_7_n_20\
    );
\rlt1[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_2264(17),
      I1 => trunc_ln285_reg_2264(18),
      O => \rlt1[23]_i_8_n_20\
    );
\rlt1[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_2264(16),
      I1 => trunc_ln285_reg_2264(17),
      O => \rlt1[23]_i_9_n_20\
    );
\rlt1[30]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_2264(24),
      I1 => trunc_ln285_reg_2264(25),
      O => \rlt1[30]_i_10_n_20\
    );
\rlt1[30]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_2264(23),
      I1 => trunc_ln285_reg_2264(24),
      O => \rlt1[30]_i_11_n_20\
    );
\rlt1[30]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_2264(29),
      I1 => trunc_ln285_reg_2264(30),
      O => \rlt1[30]_i_5_n_20\
    );
\rlt1[30]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_2264(28),
      I1 => trunc_ln285_reg_2264(29),
      O => \rlt1[30]_i_6_n_20\
    );
\rlt1[30]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_2264(27),
      I1 => trunc_ln285_reg_2264(28),
      O => \rlt1[30]_i_7_n_20\
    );
\rlt1[30]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_2264(26),
      I1 => trunc_ln285_reg_2264(27),
      O => \rlt1[30]_i_8_n_20\
    );
\rlt1[30]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_2264(25),
      I1 => trunc_ln285_reg_2264(26),
      O => \rlt1[30]_i_9_n_20\
    );
\rlt2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rlt1(0),
      I1 => \^i_6_fu_290_reg[4]_0\,
      I2 => rlt2(0),
      O => grp_encode_fu_333_rlt2_o(0)
    );
\rlt2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rlt1(10),
      I1 => \^i_6_fu_290_reg[4]_0\,
      I2 => rlt2(10),
      O => grp_encode_fu_333_rlt2_o(10)
    );
\rlt2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rlt1(11),
      I1 => \^i_6_fu_290_reg[4]_0\,
      I2 => rlt2(11),
      O => grp_encode_fu_333_rlt2_o(11)
    );
\rlt2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rlt1(12),
      I1 => \^i_6_fu_290_reg[4]_0\,
      I2 => rlt2(12),
      O => grp_encode_fu_333_rlt2_o(12)
    );
\rlt2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rlt1(13),
      I1 => \^i_6_fu_290_reg[4]_0\,
      I2 => rlt2(13),
      O => grp_encode_fu_333_rlt2_o(13)
    );
\rlt2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rlt1(14),
      I1 => \^i_6_fu_290_reg[4]_0\,
      I2 => rlt2(14),
      O => grp_encode_fu_333_rlt2_o(14)
    );
\rlt2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rlt1(15),
      I1 => \^i_6_fu_290_reg[4]_0\,
      I2 => rlt2(15),
      O => grp_encode_fu_333_rlt2_o(15)
    );
\rlt2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rlt1(16),
      I1 => \^i_6_fu_290_reg[4]_0\,
      I2 => rlt2(16),
      O => grp_encode_fu_333_rlt2_o(16)
    );
\rlt2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rlt1(17),
      I1 => \^i_6_fu_290_reg[4]_0\,
      I2 => rlt2(17),
      O => grp_encode_fu_333_rlt2_o(17)
    );
\rlt2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rlt1(18),
      I1 => \^i_6_fu_290_reg[4]_0\,
      I2 => rlt2(18),
      O => grp_encode_fu_333_rlt2_o(18)
    );
\rlt2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rlt1(19),
      I1 => \^i_6_fu_290_reg[4]_0\,
      I2 => rlt2(19),
      O => grp_encode_fu_333_rlt2_o(19)
    );
\rlt2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rlt1(1),
      I1 => \^i_6_fu_290_reg[4]_0\,
      I2 => rlt2(1),
      O => grp_encode_fu_333_rlt2_o(1)
    );
\rlt2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rlt1(20),
      I1 => \^i_6_fu_290_reg[4]_0\,
      I2 => rlt2(20),
      O => grp_encode_fu_333_rlt2_o(20)
    );
\rlt2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rlt1(21),
      I1 => \^i_6_fu_290_reg[4]_0\,
      I2 => rlt2(21),
      O => grp_encode_fu_333_rlt2_o(21)
    );
\rlt2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rlt1(22),
      I1 => \^i_6_fu_290_reg[4]_0\,
      I2 => rlt2(22),
      O => grp_encode_fu_333_rlt2_o(22)
    );
\rlt2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rlt1(23),
      I1 => \^i_6_fu_290_reg[4]_0\,
      I2 => rlt2(23),
      O => grp_encode_fu_333_rlt2_o(23)
    );
\rlt2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rlt1(24),
      I1 => \^i_6_fu_290_reg[4]_0\,
      I2 => rlt2(24),
      O => grp_encode_fu_333_rlt2_o(24)
    );
\rlt2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rlt1(25),
      I1 => \^i_6_fu_290_reg[4]_0\,
      I2 => rlt2(25),
      O => grp_encode_fu_333_rlt2_o(25)
    );
\rlt2[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rlt1(26),
      I1 => \^i_6_fu_290_reg[4]_0\,
      I2 => rlt2(26),
      O => grp_encode_fu_333_rlt2_o(26)
    );
\rlt2[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rlt1(27),
      I1 => \^i_6_fu_290_reg[4]_0\,
      I2 => rlt2(27),
      O => grp_encode_fu_333_rlt2_o(27)
    );
\rlt2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rlt1(28),
      I1 => \^i_6_fu_290_reg[4]_0\,
      I2 => rlt2(28),
      O => grp_encode_fu_333_rlt2_o(28)
    );
\rlt2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rlt1(29),
      I1 => \^i_6_fu_290_reg[4]_0\,
      I2 => rlt2(29),
      O => grp_encode_fu_333_rlt2_o(29)
    );
\rlt2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rlt1(2),
      I1 => \^i_6_fu_290_reg[4]_0\,
      I2 => rlt2(2),
      O => grp_encode_fu_333_rlt2_o(2)
    );
\rlt2[30]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rlt1(30),
      I1 => \^i_6_fu_290_reg[4]_0\,
      I2 => rlt2(30),
      O => grp_encode_fu_333_rlt2_o(30)
    );
\rlt2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rlt1(3),
      I1 => \^i_6_fu_290_reg[4]_0\,
      I2 => rlt2(3),
      O => grp_encode_fu_333_rlt2_o(3)
    );
\rlt2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rlt1(4),
      I1 => \^i_6_fu_290_reg[4]_0\,
      I2 => rlt2(4),
      O => grp_encode_fu_333_rlt2_o(4)
    );
\rlt2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rlt1(5),
      I1 => \^i_6_fu_290_reg[4]_0\,
      I2 => rlt2(5),
      O => grp_encode_fu_333_rlt2_o(5)
    );
\rlt2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rlt1(6),
      I1 => \^i_6_fu_290_reg[4]_0\,
      I2 => rlt2(6),
      O => grp_encode_fu_333_rlt2_o(6)
    );
\rlt2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rlt1(7),
      I1 => \^i_6_fu_290_reg[4]_0\,
      I2 => rlt2(7),
      O => grp_encode_fu_333_rlt2_o(7)
    );
\rlt2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rlt1(8),
      I1 => \^i_6_fu_290_reg[4]_0\,
      I2 => rlt2(8),
      O => grp_encode_fu_333_rlt2_o(8)
    );
\rlt2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rlt1(9),
      I1 => \^i_6_fu_290_reg[4]_0\,
      I2 => rlt2(9),
      O => grp_encode_fu_333_rlt2_o(9)
    );
\sext_ln620_1_reg_2352_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => mul_14s_15ns_29_1_1_U71_n_33,
      Q => sext_ln620_1_reg_2352(0),
      R => '0'
    );
\sext_ln620_1_reg_2352_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => mul_14s_15ns_29_1_1_U71_n_23,
      Q => sext_ln620_1_reg_2352(10),
      R => '0'
    );
\sext_ln620_1_reg_2352_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => mul_14s_15ns_29_1_1_U71_n_22,
      Q => sext_ln620_1_reg_2352(11),
      R => '0'
    );
\sext_ln620_1_reg_2352_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => mul_14s_15ns_29_1_1_U71_n_21,
      Q => sext_ln620_1_reg_2352(12),
      R => '0'
    );
\sext_ln620_1_reg_2352_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => mul_14s_15ns_29_1_1_U71_n_20,
      Q => sext_ln620_1_reg_2352(15),
      R => '0'
    );
\sext_ln620_1_reg_2352_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => mul_14s_15ns_29_1_1_U71_n_32,
      Q => sext_ln620_1_reg_2352(1),
      R => '0'
    );
\sext_ln620_1_reg_2352_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => mul_14s_15ns_29_1_1_U71_n_31,
      Q => sext_ln620_1_reg_2352(2),
      R => '0'
    );
\sext_ln620_1_reg_2352_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => mul_14s_15ns_29_1_1_U71_n_30,
      Q => sext_ln620_1_reg_2352(3),
      R => '0'
    );
\sext_ln620_1_reg_2352_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => mul_14s_15ns_29_1_1_U71_n_29,
      Q => sext_ln620_1_reg_2352(4),
      R => '0'
    );
\sext_ln620_1_reg_2352_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => mul_14s_15ns_29_1_1_U71_n_28,
      Q => sext_ln620_1_reg_2352(5),
      R => '0'
    );
\sext_ln620_1_reg_2352_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => mul_14s_15ns_29_1_1_U71_n_27,
      Q => sext_ln620_1_reg_2352(6),
      R => '0'
    );
\sext_ln620_1_reg_2352_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => mul_14s_15ns_29_1_1_U71_n_26,
      Q => sext_ln620_1_reg_2352(7),
      R => '0'
    );
\sext_ln620_1_reg_2352_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => mul_14s_15ns_29_1_1_U71_n_25,
      Q => sext_ln620_1_reg_2352(8),
      R => '0'
    );
\sext_ln620_1_reg_2352_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => mul_14s_15ns_29_1_1_U71_n_24,
      Q => sext_ln620_1_reg_2352(9),
      R => '0'
    );
\sub_ln285_reg_2269_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_931_p20_out(0),
      Q => sub_ln285_reg_2269(0),
      R => '0'
    );
\sub_ln285_reg_2269_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_931_p20_out(10),
      Q => sub_ln285_reg_2269(10),
      R => '0'
    );
\sub_ln285_reg_2269_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_931_p20_out(11),
      Q => sub_ln285_reg_2269(11),
      R => '0'
    );
\sub_ln285_reg_2269_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_931_p20_out(12),
      Q => sub_ln285_reg_2269(12),
      R => '0'
    );
\sub_ln285_reg_2269_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_931_p20_out(13),
      Q => sub_ln285_reg_2269(13),
      R => '0'
    );
\sub_ln285_reg_2269_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_931_p20_out(14),
      Q => sub_ln285_reg_2269(14),
      R => '0'
    );
\sub_ln285_reg_2269_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_931_p20_out(15),
      Q => sub_ln285_reg_2269(15),
      R => '0'
    );
\sub_ln285_reg_2269_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_931_p20_out(16),
      Q => sub_ln285_reg_2269(16),
      R => '0'
    );
\sub_ln285_reg_2269_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_931_p20_out(17),
      Q => sub_ln285_reg_2269(17),
      R => '0'
    );
\sub_ln285_reg_2269_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_931_p20_out(18),
      Q => sub_ln285_reg_2269(18),
      R => '0'
    );
\sub_ln285_reg_2269_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_931_p20_out(19),
      Q => sub_ln285_reg_2269(19),
      R => '0'
    );
\sub_ln285_reg_2269_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_931_p20_out(1),
      Q => sub_ln285_reg_2269(1),
      R => '0'
    );
\sub_ln285_reg_2269_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_931_p20_out(20),
      Q => sub_ln285_reg_2269(20),
      R => '0'
    );
\sub_ln285_reg_2269_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_931_p20_out(21),
      Q => sub_ln285_reg_2269(21),
      R => '0'
    );
\sub_ln285_reg_2269_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_931_p20_out(22),
      Q => sub_ln285_reg_2269(22),
      R => '0'
    );
\sub_ln285_reg_2269_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_931_p20_out(23),
      Q => sub_ln285_reg_2269(23),
      R => '0'
    );
\sub_ln285_reg_2269_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_931_p20_out(24),
      Q => sub_ln285_reg_2269(24),
      R => '0'
    );
\sub_ln285_reg_2269_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_931_p20_out(25),
      Q => sub_ln285_reg_2269(25),
      R => '0'
    );
\sub_ln285_reg_2269_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_931_p20_out(26),
      Q => sub_ln285_reg_2269(26),
      R => '0'
    );
\sub_ln285_reg_2269_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_931_p20_out(27),
      Q => sub_ln285_reg_2269(27),
      R => '0'
    );
\sub_ln285_reg_2269_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_931_p20_out(28),
      Q => sub_ln285_reg_2269(28),
      R => '0'
    );
\sub_ln285_reg_2269_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_931_p20_out(29),
      Q => sub_ln285_reg_2269(29),
      R => '0'
    );
\sub_ln285_reg_2269_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_931_p20_out(2),
      Q => sub_ln285_reg_2269(2),
      R => '0'
    );
\sub_ln285_reg_2269_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_931_p20_out(30),
      Q => sub_ln285_reg_2269(30),
      R => '0'
    );
\sub_ln285_reg_2269_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_931_p20_out(31),
      Q => sub_ln285_reg_2269(31),
      R => '0'
    );
\sub_ln285_reg_2269_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_931_p20_out(3),
      Q => sub_ln285_reg_2269(3),
      R => '0'
    );
\sub_ln285_reg_2269_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_931_p20_out(4),
      Q => sub_ln285_reg_2269(4),
      R => '0'
    );
\sub_ln285_reg_2269_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_931_p20_out(5),
      Q => sub_ln285_reg_2269(5),
      R => '0'
    );
\sub_ln285_reg_2269_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_931_p20_out(6),
      Q => sub_ln285_reg_2269(6),
      R => '0'
    );
\sub_ln285_reg_2269_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_931_p20_out(7),
      Q => sub_ln285_reg_2269(7),
      R => '0'
    );
\sub_ln285_reg_2269_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_931_p20_out(8),
      Q => sub_ln285_reg_2269(8),
      R => '0'
    );
\sub_ln285_reg_2269_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_931_p20_out(9),
      Q => sub_ln285_reg_2269(9),
      R => '0'
    );
\tmp_11_reg_2313_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sub_ln304_fu_1036_p2(31),
      Q => select_ln305_fu_1264_p3(1),
      R => '0'
    );
\tmp_13_reg_2384_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => \tmp_product__3_2\(63),
      Q => tmp_13_reg_2384,
      R => '0'
    );
\tmp_2_reg_2303_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => grp_filtez_fu_430_ap_return(0),
      Q => tmp_2_reg_2303(0),
      R => '0'
    );
\tmp_2_reg_2303_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => grp_filtez_fu_430_ap_return(10),
      Q => tmp_2_reg_2303(10),
      R => '0'
    );
\tmp_2_reg_2303_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => grp_filtez_fu_430_ap_return(11),
      Q => tmp_2_reg_2303(11),
      R => '0'
    );
\tmp_2_reg_2303_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => grp_filtez_fu_430_ap_return(12),
      Q => tmp_2_reg_2303(12),
      R => '0'
    );
\tmp_2_reg_2303_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => grp_filtez_fu_430_ap_return(13),
      Q => tmp_2_reg_2303(13),
      R => '0'
    );
\tmp_2_reg_2303_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => grp_filtez_fu_430_ap_return(14),
      Q => tmp_2_reg_2303(14),
      R => '0'
    );
\tmp_2_reg_2303_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => grp_filtez_fu_430_ap_return(15),
      Q => tmp_2_reg_2303(15),
      R => '0'
    );
\tmp_2_reg_2303_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => grp_filtez_fu_430_ap_return(16),
      Q => tmp_2_reg_2303(16),
      R => '0'
    );
\tmp_2_reg_2303_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => grp_filtez_fu_430_ap_return(17),
      Q => tmp_2_reg_2303(17),
      R => '0'
    );
\tmp_2_reg_2303_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => grp_filtez_fu_430_ap_return(18),
      Q => tmp_2_reg_2303(18),
      R => '0'
    );
\tmp_2_reg_2303_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => grp_filtez_fu_430_ap_return(19),
      Q => tmp_2_reg_2303(19),
      R => '0'
    );
\tmp_2_reg_2303_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => grp_filtez_fu_430_ap_return(1),
      Q => tmp_2_reg_2303(1),
      R => '0'
    );
\tmp_2_reg_2303_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => grp_filtez_fu_430_ap_return(20),
      Q => tmp_2_reg_2303(20),
      R => '0'
    );
\tmp_2_reg_2303_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => grp_filtez_fu_430_ap_return(21),
      Q => tmp_2_reg_2303(21),
      R => '0'
    );
\tmp_2_reg_2303_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => grp_filtez_fu_430_ap_return(22),
      Q => tmp_2_reg_2303(22),
      R => '0'
    );
\tmp_2_reg_2303_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => grp_filtez_fu_430_ap_return(23),
      Q => tmp_2_reg_2303(23),
      R => '0'
    );
\tmp_2_reg_2303_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => grp_filtez_fu_430_ap_return(24),
      Q => tmp_2_reg_2303(24),
      R => '0'
    );
\tmp_2_reg_2303_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => grp_filtez_fu_430_ap_return(25),
      Q => tmp_2_reg_2303(25),
      R => '0'
    );
\tmp_2_reg_2303_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => grp_filtez_fu_430_ap_return(26),
      Q => tmp_2_reg_2303(26),
      R => '0'
    );
\tmp_2_reg_2303_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => grp_filtez_fu_430_ap_return(27),
      Q => tmp_2_reg_2303(27),
      R => '0'
    );
\tmp_2_reg_2303_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => grp_filtez_fu_430_ap_return(28),
      Q => tmp_2_reg_2303(28),
      R => '0'
    );
\tmp_2_reg_2303_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => grp_filtez_fu_430_ap_return(29),
      Q => tmp_2_reg_2303(29),
      R => '0'
    );
\tmp_2_reg_2303_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => grp_filtez_fu_430_ap_return(2),
      Q => tmp_2_reg_2303(2),
      R => '0'
    );
\tmp_2_reg_2303_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => grp_filtez_fu_430_ap_return(30),
      Q => tmp_2_reg_2303(30),
      R => '0'
    );
\tmp_2_reg_2303_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => grp_filtez_fu_430_ap_return(31),
      Q => tmp_2_reg_2303(31),
      R => '0'
    );
\tmp_2_reg_2303_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => grp_filtez_fu_430_ap_return(3),
      Q => tmp_2_reg_2303(3),
      R => '0'
    );
\tmp_2_reg_2303_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => grp_filtez_fu_430_ap_return(4),
      Q => tmp_2_reg_2303(4),
      R => '0'
    );
\tmp_2_reg_2303_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => grp_filtez_fu_430_ap_return(5),
      Q => tmp_2_reg_2303(5),
      R => '0'
    );
\tmp_2_reg_2303_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => grp_filtez_fu_430_ap_return(6),
      Q => tmp_2_reg_2303(6),
      R => '0'
    );
\tmp_2_reg_2303_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => grp_filtez_fu_430_ap_return(7),
      Q => tmp_2_reg_2303(7),
      R => '0'
    );
\tmp_2_reg_2303_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => grp_filtez_fu_430_ap_return(8),
      Q => tmp_2_reg_2303(8),
      R => '0'
    );
\tmp_2_reg_2303_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => grp_filtez_fu_430_ap_return(9),
      Q => tmp_2_reg_2303(9),
      R => '0'
    );
\tmp_5_reg_2254_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => al1(5),
      Q => tmp_5_reg_2254(0),
      R => '0'
    );
\tmp_5_reg_2254_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => al1(15),
      Q => tmp_5_reg_2254(10),
      R => '0'
    );
\tmp_5_reg_2254_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => al1(6),
      Q => tmp_5_reg_2254(1),
      R => '0'
    );
\tmp_5_reg_2254_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => al1(7),
      Q => tmp_5_reg_2254(2),
      R => '0'
    );
\tmp_5_reg_2254_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => al1(8),
      Q => tmp_5_reg_2254(3),
      R => '0'
    );
\tmp_5_reg_2254_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => al1(9),
      Q => tmp_5_reg_2254(4),
      R => '0'
    );
\tmp_5_reg_2254_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => al1(10),
      Q => tmp_5_reg_2254(5),
      R => '0'
    );
\tmp_5_reg_2254_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => al1(11),
      Q => tmp_5_reg_2254(6),
      R => '0'
    );
\tmp_5_reg_2254_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => al1(12),
      Q => tmp_5_reg_2254(7),
      R => '0'
    );
\tmp_5_reg_2254_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => al1(13),
      Q => tmp_5_reg_2254(8),
      R => '0'
    );
\tmp_5_reg_2254_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => al1(14),
      Q => tmp_5_reg_2254(9),
      R => '0'
    );
\tmp_7_reg_2373_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(4),
      D => \tmp_product__3\(63),
      Q => tmp_7_reg_2373,
      R => '0'
    );
\tmp_8_reg_2283_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => ah1(5),
      Q => tmp_8_reg_2283(0),
      R => '0'
    );
\tmp_8_reg_2283_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => ah1(15),
      Q => tmp_8_reg_2283(10),
      R => '0'
    );
\tmp_8_reg_2283_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => ah1(6),
      Q => tmp_8_reg_2283(1),
      R => '0'
    );
\tmp_8_reg_2283_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => ah1(7),
      Q => tmp_8_reg_2283(2),
      R => '0'
    );
\tmp_8_reg_2283_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => ah1(8),
      Q => tmp_8_reg_2283(3),
      R => '0'
    );
\tmp_8_reg_2283_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => ah1(9),
      Q => tmp_8_reg_2283(4),
      R => '0'
    );
\tmp_8_reg_2283_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => ah1(10),
      Q => tmp_8_reg_2283(5),
      R => '0'
    );
\tmp_8_reg_2283_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => ah1(11),
      Q => tmp_8_reg_2283(6),
      R => '0'
    );
\tmp_8_reg_2283_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => ah1(12),
      Q => tmp_8_reg_2283(7),
      R => '0'
    );
\tmp_8_reg_2283_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => ah1(13),
      Q => tmp_8_reg_2283(8),
      R => '0'
    );
\tmp_8_reg_2283_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => ah1(14),
      Q => tmp_8_reg_2283(9),
      R => '0'
    );
\tmp_product__14_carry__3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000470047000000"
    )
        port map (
      I0 => tqmf_load_2_reg_2214(29),
      I1 => ap_CS_fsm_state6,
      I2 => DOUTBDOUT(29),
      I3 => mul_32s_7s_39_1_1_U67_n_22,
      I4 => grp_fu_498_p0(30),
      I5 => mul_32s_7s_39_1_1_U67_n_21,
      O => \tmp_product__14_carry__3_i_1_n_20\
    );
\tmp_product__14_carry__3_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E00008E"
    )
        port map (
      I0 => mul_32s_7s_39_1_1_U67_n_20,
      I1 => mul_32s_7s_39_1_1_U67_n_23,
      I2 => grp_fu_498_p0(28),
      I3 => grp_fu_498_p0(29),
      I4 => mul_32s_7s_39_1_1_U67_n_22,
      O => \tmp_product__14_carry__3_i_2_n_20\
    );
\tmp_product__14_carry__3_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33553355F3FFF355"
    )
        port map (
      I0 => DOUTBDOUT(31),
      I1 => tqmf_load_2_reg_2214(31),
      I2 => tqmf_load_2_reg_2214(30),
      I3 => ap_CS_fsm_state6,
      I4 => DOUTBDOUT(30),
      I5 => mul_32s_7s_39_1_1_U67_n_21,
      O => \tmp_product__14_carry__3_i_3_n_20\
    );
\tmp_product__14_carry__3_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A659A9A9A656565"
    )
        port map (
      I0 => \tmp_product__14_carry__3_i_1_n_20\,
      I1 => mul_32s_7s_39_1_1_U67_n_21,
      I2 => grp_fu_498_p0(30),
      I3 => tqmf_load_2_reg_2214(31),
      I4 => ap_CS_fsm_state6,
      I5 => DOUTBDOUT(31),
      O => \tmp_product__14_carry__3_i_4_n_20\
    );
\tmp_product__14_carry__3_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4FF00D42B00FF2B"
    )
        port map (
      I0 => grp_fu_498_p0(28),
      I1 => mul_32s_7s_39_1_1_U67_n_23,
      I2 => mul_32s_7s_39_1_1_U67_n_20,
      I3 => grp_fu_498_p0(29),
      I4 => mul_32s_7s_39_1_1_U67_n_22,
      I5 => \tmp_product__14_carry__3_i_7_n_20\,
      O => \tmp_product__14_carry__3_i_5_n_20\
    );
\tmp_product__14_carry__3_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tqmf_load_2_reg_2214(30),
      I1 => ap_CS_fsm_state6,
      I2 => DOUTBDOUT(30),
      O => grp_fu_498_p0(30)
    );
\tmp_product__14_carry__3_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => mul_32s_7s_39_1_1_U67_n_21,
      I1 => DOUTBDOUT(30),
      I2 => ap_CS_fsm_state6,
      I3 => tqmf_load_2_reg_2214(30),
      O => \tmp_product__14_carry__3_i_7_n_20\
    );
\tmp_reg_2259_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_430_ap_return(0),
      Q => tmp_reg_2259(0),
      R => '0'
    );
\tmp_reg_2259_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_430_ap_return(10),
      Q => tmp_reg_2259(10),
      R => '0'
    );
\tmp_reg_2259_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_430_ap_return(11),
      Q => tmp_reg_2259(11),
      R => '0'
    );
\tmp_reg_2259_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_430_ap_return(12),
      Q => tmp_reg_2259(12),
      R => '0'
    );
\tmp_reg_2259_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_430_ap_return(13),
      Q => tmp_reg_2259(13),
      R => '0'
    );
\tmp_reg_2259_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_430_ap_return(14),
      Q => tmp_reg_2259(14),
      R => '0'
    );
\tmp_reg_2259_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_430_ap_return(15),
      Q => tmp_reg_2259(15),
      R => '0'
    );
\tmp_reg_2259_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_430_ap_return(16),
      Q => tmp_reg_2259(16),
      R => '0'
    );
\tmp_reg_2259_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_430_ap_return(17),
      Q => tmp_reg_2259(17),
      R => '0'
    );
\tmp_reg_2259_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_430_ap_return(18),
      Q => tmp_reg_2259(18),
      R => '0'
    );
\tmp_reg_2259_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_430_ap_return(19),
      Q => tmp_reg_2259(19),
      R => '0'
    );
\tmp_reg_2259_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_430_ap_return(1),
      Q => tmp_reg_2259(1),
      R => '0'
    );
\tmp_reg_2259_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_430_ap_return(20),
      Q => tmp_reg_2259(20),
      R => '0'
    );
\tmp_reg_2259_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_430_ap_return(21),
      Q => tmp_reg_2259(21),
      R => '0'
    );
\tmp_reg_2259_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_430_ap_return(22),
      Q => tmp_reg_2259(22),
      R => '0'
    );
\tmp_reg_2259_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_430_ap_return(23),
      Q => tmp_reg_2259(23),
      R => '0'
    );
\tmp_reg_2259_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_430_ap_return(24),
      Q => tmp_reg_2259(24),
      R => '0'
    );
\tmp_reg_2259_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_430_ap_return(25),
      Q => tmp_reg_2259(25),
      R => '0'
    );
\tmp_reg_2259_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_430_ap_return(26),
      Q => tmp_reg_2259(26),
      R => '0'
    );
\tmp_reg_2259_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_430_ap_return(27),
      Q => tmp_reg_2259(27),
      R => '0'
    );
\tmp_reg_2259_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_430_ap_return(28),
      Q => tmp_reg_2259(28),
      R => '0'
    );
\tmp_reg_2259_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_430_ap_return(29),
      Q => tmp_reg_2259(29),
      R => '0'
    );
\tmp_reg_2259_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_430_ap_return(2),
      Q => tmp_reg_2259(2),
      R => '0'
    );
\tmp_reg_2259_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_430_ap_return(30),
      Q => tmp_reg_2259(30),
      R => '0'
    );
\tmp_reg_2259_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_430_ap_return(31),
      Q => tmp_reg_2259(31),
      R => '0'
    );
\tmp_reg_2259_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_430_ap_return(3),
      Q => tmp_reg_2259(3),
      R => '0'
    );
\tmp_reg_2259_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_430_ap_return(4),
      Q => tmp_reg_2259(4),
      R => '0'
    );
\tmp_reg_2259_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_430_ap_return(5),
      Q => tmp_reg_2259(5),
      R => '0'
    );
\tmp_reg_2259_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_430_ap_return(6),
      Q => tmp_reg_2259(6),
      R => '0'
    );
\tmp_reg_2259_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_430_ap_return(7),
      Q => tmp_reg_2259(7),
      R => '0'
    );
\tmp_reg_2259_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_430_ap_return(8),
      Q => tmp_reg_2259(8),
      R => '0'
    );
\tmp_reg_2259_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_430_ap_return(9),
      Q => tmp_reg_2259(9),
      R => '0'
    );
\tqmf_load_2_reg_2214_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(0),
      Q => tqmf_load_2_reg_2214(0),
      R => '0'
    );
\tqmf_load_2_reg_2214_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(10),
      Q => tqmf_load_2_reg_2214(10),
      R => '0'
    );
\tqmf_load_2_reg_2214_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(11),
      Q => tqmf_load_2_reg_2214(11),
      R => '0'
    );
\tqmf_load_2_reg_2214_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(12),
      Q => tqmf_load_2_reg_2214(12),
      R => '0'
    );
\tqmf_load_2_reg_2214_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(13),
      Q => tqmf_load_2_reg_2214(13),
      R => '0'
    );
\tqmf_load_2_reg_2214_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(14),
      Q => tqmf_load_2_reg_2214(14),
      R => '0'
    );
\tqmf_load_2_reg_2214_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(15),
      Q => tqmf_load_2_reg_2214(15),
      R => '0'
    );
\tqmf_load_2_reg_2214_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(16),
      Q => tqmf_load_2_reg_2214(16),
      R => '0'
    );
\tqmf_load_2_reg_2214_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(17),
      Q => tqmf_load_2_reg_2214(17),
      R => '0'
    );
\tqmf_load_2_reg_2214_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(18),
      Q => tqmf_load_2_reg_2214(18),
      R => '0'
    );
\tqmf_load_2_reg_2214_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(19),
      Q => tqmf_load_2_reg_2214(19),
      R => '0'
    );
\tqmf_load_2_reg_2214_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(1),
      Q => tqmf_load_2_reg_2214(1),
      R => '0'
    );
\tqmf_load_2_reg_2214_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(20),
      Q => tqmf_load_2_reg_2214(20),
      R => '0'
    );
\tqmf_load_2_reg_2214_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(21),
      Q => tqmf_load_2_reg_2214(21),
      R => '0'
    );
\tqmf_load_2_reg_2214_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(22),
      Q => tqmf_load_2_reg_2214(22),
      R => '0'
    );
\tqmf_load_2_reg_2214_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(23),
      Q => tqmf_load_2_reg_2214(23),
      R => '0'
    );
\tqmf_load_2_reg_2214_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(24),
      Q => tqmf_load_2_reg_2214(24),
      R => '0'
    );
\tqmf_load_2_reg_2214_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(25),
      Q => tqmf_load_2_reg_2214(25),
      R => '0'
    );
\tqmf_load_2_reg_2214_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(26),
      Q => tqmf_load_2_reg_2214(26),
      R => '0'
    );
\tqmf_load_2_reg_2214_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(27),
      Q => tqmf_load_2_reg_2214(27),
      R => '0'
    );
\tqmf_load_2_reg_2214_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(28),
      Q => tqmf_load_2_reg_2214(28),
      R => '0'
    );
\tqmf_load_2_reg_2214_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(29),
      Q => tqmf_load_2_reg_2214(29),
      R => '0'
    );
\tqmf_load_2_reg_2214_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(2),
      Q => tqmf_load_2_reg_2214(2),
      R => '0'
    );
\tqmf_load_2_reg_2214_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(30),
      Q => tqmf_load_2_reg_2214(30),
      R => '0'
    );
\tqmf_load_2_reg_2214_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(31),
      Q => tqmf_load_2_reg_2214(31),
      R => '0'
    );
\tqmf_load_2_reg_2214_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(3),
      Q => tqmf_load_2_reg_2214(3),
      R => '0'
    );
\tqmf_load_2_reg_2214_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(4),
      Q => tqmf_load_2_reg_2214(4),
      R => '0'
    );
\tqmf_load_2_reg_2214_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(5),
      Q => tqmf_load_2_reg_2214(5),
      R => '0'
    );
\tqmf_load_2_reg_2214_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(6),
      Q => tqmf_load_2_reg_2214(6),
      R => '0'
    );
\tqmf_load_2_reg_2214_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(7),
      Q => tqmf_load_2_reg_2214(7),
      R => '0'
    );
\tqmf_load_2_reg_2214_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(8),
      Q => tqmf_load_2_reg_2214(8),
      R => '0'
    );
\tqmf_load_2_reg_2214_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(9),
      Q => tqmf_load_2_reg_2214(9),
      R => '0'
    );
\tqmf_load_3_reg_2219_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(0),
      Q => sext_ln263_2_fu_782_p1(4),
      R => '0'
    );
\tqmf_load_3_reg_2219_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(10),
      Q => sext_ln263_2_fu_782_p1(14),
      R => '0'
    );
\tqmf_load_3_reg_2219_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(11),
      Q => sext_ln263_2_fu_782_p1(15),
      R => '0'
    );
\tqmf_load_3_reg_2219_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(12),
      Q => sext_ln263_2_fu_782_p1(16),
      R => '0'
    );
\tqmf_load_3_reg_2219_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(13),
      Q => sext_ln263_2_fu_782_p1(17),
      R => '0'
    );
\tqmf_load_3_reg_2219_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(14),
      Q => sext_ln263_2_fu_782_p1(18),
      R => '0'
    );
\tqmf_load_3_reg_2219_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(15),
      Q => sext_ln263_2_fu_782_p1(19),
      R => '0'
    );
\tqmf_load_3_reg_2219_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(16),
      Q => sext_ln263_2_fu_782_p1(20),
      R => '0'
    );
\tqmf_load_3_reg_2219_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(17),
      Q => sext_ln263_2_fu_782_p1(21),
      R => '0'
    );
\tqmf_load_3_reg_2219_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(18),
      Q => sext_ln263_2_fu_782_p1(22),
      R => '0'
    );
\tqmf_load_3_reg_2219_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(19),
      Q => sext_ln263_2_fu_782_p1(23),
      R => '0'
    );
\tqmf_load_3_reg_2219_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(1),
      Q => sext_ln263_2_fu_782_p1(5),
      R => '0'
    );
\tqmf_load_3_reg_2219_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(20),
      Q => sext_ln263_2_fu_782_p1(24),
      R => '0'
    );
\tqmf_load_3_reg_2219_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(21),
      Q => sext_ln263_2_fu_782_p1(25),
      R => '0'
    );
\tqmf_load_3_reg_2219_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(22),
      Q => sext_ln263_2_fu_782_p1(26),
      R => '0'
    );
\tqmf_load_3_reg_2219_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(23),
      Q => sext_ln263_2_fu_782_p1(27),
      R => '0'
    );
\tqmf_load_3_reg_2219_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(24),
      Q => sext_ln263_2_fu_782_p1(28),
      R => '0'
    );
\tqmf_load_3_reg_2219_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(25),
      Q => sext_ln263_2_fu_782_p1(29),
      R => '0'
    );
\tqmf_load_3_reg_2219_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(26),
      Q => sext_ln263_2_fu_782_p1(30),
      R => '0'
    );
\tqmf_load_3_reg_2219_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(27),
      Q => sext_ln263_2_fu_782_p1(31),
      R => '0'
    );
\tqmf_load_3_reg_2219_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(28),
      Q => sext_ln263_2_fu_782_p1(32),
      R => '0'
    );
\tqmf_load_3_reg_2219_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(29),
      Q => sext_ln263_2_fu_782_p1(33),
      R => '0'
    );
\tqmf_load_3_reg_2219_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(2),
      Q => sext_ln263_2_fu_782_p1(6),
      R => '0'
    );
\tqmf_load_3_reg_2219_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(30),
      Q => sext_ln263_2_fu_782_p1(34),
      R => '0'
    );
\tqmf_load_3_reg_2219_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(31),
      Q => sext_ln263_2_fu_782_p1(35),
      R => '0'
    );
\tqmf_load_3_reg_2219_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(3),
      Q => sext_ln263_2_fu_782_p1(7),
      R => '0'
    );
\tqmf_load_3_reg_2219_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(4),
      Q => sext_ln263_2_fu_782_p1(8),
      R => '0'
    );
\tqmf_load_3_reg_2219_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(5),
      Q => sext_ln263_2_fu_782_p1(9),
      R => '0'
    );
\tqmf_load_3_reg_2219_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(6),
      Q => sext_ln263_2_fu_782_p1(10),
      R => '0'
    );
\tqmf_load_3_reg_2219_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(7),
      Q => sext_ln263_2_fu_782_p1(11),
      R => '0'
    );
\tqmf_load_3_reg_2219_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(8),
      Q => sext_ln263_2_fu_782_p1(12),
      R => '0'
    );
\tqmf_load_3_reg_2219_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(9),
      Q => sext_ln263_2_fu_782_p1(13),
      R => '0'
    );
\trunc_ln1_reg_2238[0]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAEA808"
    )
        port map (
      I0 => trunc_ln255_1_reg_2209(3),
      I1 => DOUTBDOUT(1),
      I2 => ap_CS_fsm_state6,
      I3 => tqmf_load_2_reg_2214(1),
      I4 => xb_4_fu_812_p2(3),
      O => \trunc_ln1_reg_2238[0]_i_22_n_20\
    );
\trunc_ln1_reg_2238[0]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => DOUTBDOUT(1),
      I1 => ap_CS_fsm_state6,
      I2 => tqmf_load_2_reg_2214(1),
      I3 => xb_4_fu_812_p2(3),
      I4 => trunc_ln255_1_reg_2209(3),
      O => \trunc_ln1_reg_2238[0]_i_23_n_20\
    );
\trunc_ln1_reg_2238[0]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln255_1_reg_2209(1),
      I1 => trunc_ln255_reg_2204(1),
      O => \trunc_ln1_reg_2238[0]_i_24_n_20\
    );
\trunc_ln1_reg_2238[0]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln255_1_reg_2209(1),
      I1 => trunc_ln255_reg_2204(1),
      O => \trunc_ln1_reg_2238[0]_i_25_n_20\
    );
\trunc_ln1_reg_2238[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => xb_4_fu_812_p2(2),
      I1 => grp_fu_498_p0(0),
      I2 => trunc_ln255_1_reg_2209(2),
      I3 => trunc_ln255_1_reg_2209(3),
      I4 => xb_4_fu_812_p2(3),
      I5 => grp_fu_498_p0(1),
      O => \trunc_ln1_reg_2238[0]_i_30_n_20\
    );
\trunc_ln1_reg_2238[0]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => trunc_ln255_reg_2204(1),
      I1 => trunc_ln255_1_reg_2209(1),
      I2 => trunc_ln255_1_reg_2209(2),
      I3 => xb_4_fu_812_p2(2),
      I4 => grp_fu_498_p0(0),
      O => \trunc_ln1_reg_2238[0]_i_31_n_20\
    );
\trunc_ln1_reg_2238[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => trunc_ln255_reg_2204(0),
      I1 => trunc_ln255_1_reg_2209(0),
      I2 => trunc_ln255_reg_2204(1),
      I3 => trunc_ln255_1_reg_2209(1),
      O => \trunc_ln1_reg_2238[0]_i_32_n_20\
    );
\trunc_ln1_reg_2238[0]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln255_reg_2204(0),
      I1 => trunc_ln255_1_reg_2209(0),
      O => \trunc_ln1_reg_2238[0]_i_33_n_20\
    );
\trunc_ln1_reg_2238[31]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E11E1EE1"
    )
        port map (
      I0 => xb_4_fu_812_p2(43),
      I1 => trunc_ln255_1_reg_2209(43),
      I2 => xb_4_fu_812_p2(44),
      I3 => trunc_ln255_1_reg_2209(44),
      I4 => \trunc_ln1_reg_2238[31]_i_3_n_20\,
      O => \trunc_ln1_reg_2238[31]_i_10_n_20\
    );
\trunc_ln1_reg_2238[31]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E11E1EE1"
    )
        port map (
      I0 => xb_4_fu_812_p2(42),
      I1 => trunc_ln255_1_reg_2209(42),
      I2 => xb_4_fu_812_p2(43),
      I3 => trunc_ln255_1_reg_2209(43),
      I4 => \trunc_ln1_reg_2238[31]_i_4_n_20\,
      O => \trunc_ln1_reg_2238[31]_i_11_n_20\
    );
\trunc_ln1_reg_2238[31]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E11E1EE1"
    )
        port map (
      I0 => xb_4_fu_812_p2(41),
      I1 => trunc_ln255_1_reg_2209(41),
      I2 => xb_4_fu_812_p2(42),
      I3 => trunc_ln255_1_reg_2209(42),
      I4 => \trunc_ln1_reg_2238[31]_i_5_n_20\,
      O => \trunc_ln1_reg_2238[31]_i_12_n_20\
    );
\trunc_ln1_reg_2238[31]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E11E1EE1"
    )
        port map (
      I0 => xb_4_fu_812_p2(40),
      I1 => trunc_ln255_1_reg_2209(40),
      I2 => xb_4_fu_812_p2(41),
      I3 => trunc_ln255_1_reg_2209(41),
      I4 => \trunc_ln1_reg_2238[31]_i_6_n_20\,
      O => \trunc_ln1_reg_2238[31]_i_13_n_20\
    );
\trunc_ln1_reg_2238[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => xb_4_fu_812_p2(43),
      I1 => trunc_ln255_1_reg_2209(43),
      I2 => xb_4_fu_812_p2(44),
      I3 => trunc_ln255_1_reg_2209(44),
      O => \trunc_ln1_reg_2238[31]_i_2_n_20\
    );
\trunc_ln1_reg_2238[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => xb_4_fu_812_p2(42),
      I1 => trunc_ln255_1_reg_2209(42),
      I2 => xb_4_fu_812_p2(43),
      I3 => trunc_ln255_1_reg_2209(43),
      O => \trunc_ln1_reg_2238[31]_i_3_n_20\
    );
\trunc_ln1_reg_2238[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => xb_4_fu_812_p2(41),
      I1 => trunc_ln255_1_reg_2209(41),
      I2 => xb_4_fu_812_p2(42),
      I3 => trunc_ln255_1_reg_2209(42),
      O => \trunc_ln1_reg_2238[31]_i_4_n_20\
    );
\trunc_ln1_reg_2238[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => xb_4_fu_812_p2(40),
      I1 => trunc_ln255_1_reg_2209(40),
      I2 => xb_4_fu_812_p2(41),
      I3 => trunc_ln255_1_reg_2209(41),
      O => \trunc_ln1_reg_2238[31]_i_5_n_20\
    );
\trunc_ln1_reg_2238[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => xb_4_fu_812_p2(39),
      I1 => trunc_ln255_1_reg_2209(39),
      I2 => xb_4_fu_812_p2(40),
      I3 => trunc_ln255_1_reg_2209(40),
      O => \trunc_ln1_reg_2238[31]_i_6_n_20\
    );
\trunc_ln1_reg_2238[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E0FF00FF01EE1"
    )
        port map (
      I0 => trunc_ln255_1_reg_2209(44),
      I1 => xb_4_fu_812_p2(44),
      I2 => trunc_ln255_1_reg_2209(46),
      I3 => xb_4_fu_812_p2(46),
      I4 => trunc_ln255_1_reg_2209(45),
      I5 => xb_4_fu_812_p2(45),
      O => \trunc_ln1_reg_2238[31]_i_8_n_20\
    );
\trunc_ln1_reg_2238[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969669"
    )
        port map (
      I0 => \trunc_ln1_reg_2238[31]_i_2_n_20\,
      I1 => trunc_ln255_1_reg_2209(45),
      I2 => xb_4_fu_812_p2(45),
      I3 => trunc_ln255_1_reg_2209(44),
      I4 => xb_4_fu_812_p2(44),
      O => \trunc_ln1_reg_2238[31]_i_9_n_20\
    );
\trunc_ln1_reg_2238_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_817_p2(15),
      Q => trunc_ln1_reg_2238(0),
      R => '0'
    );
\trunc_ln1_reg_2238_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_817_p2(25),
      Q => trunc_ln1_reg_2238(10),
      R => '0'
    );
\trunc_ln1_reg_2238_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_817_p2(26),
      Q => trunc_ln1_reg_2238(11),
      R => '0'
    );
\trunc_ln1_reg_2238_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_817_p2(27),
      Q => trunc_ln1_reg_2238(12),
      R => '0'
    );
\trunc_ln1_reg_2238_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_817_p2(28),
      Q => trunc_ln1_reg_2238(13),
      R => '0'
    );
\trunc_ln1_reg_2238_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_817_p2(29),
      Q => trunc_ln1_reg_2238(14),
      R => '0'
    );
\trunc_ln1_reg_2238_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_817_p2(30),
      Q => trunc_ln1_reg_2238(15),
      R => '0'
    );
\trunc_ln1_reg_2238_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_817_p2(31),
      Q => trunc_ln1_reg_2238(16),
      R => '0'
    );
\trunc_ln1_reg_2238_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_817_p2(32),
      Q => trunc_ln1_reg_2238(17),
      R => '0'
    );
\trunc_ln1_reg_2238_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_817_p2(33),
      Q => trunc_ln1_reg_2238(18),
      R => '0'
    );
\trunc_ln1_reg_2238_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_817_p2(34),
      Q => trunc_ln1_reg_2238(19),
      R => '0'
    );
\trunc_ln1_reg_2238_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_817_p2(16),
      Q => trunc_ln1_reg_2238(1),
      R => '0'
    );
\trunc_ln1_reg_2238_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_817_p2(35),
      Q => trunc_ln1_reg_2238(20),
      R => '0'
    );
\trunc_ln1_reg_2238_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_817_p2(36),
      Q => trunc_ln1_reg_2238(21),
      R => '0'
    );
\trunc_ln1_reg_2238_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_817_p2(37),
      Q => trunc_ln1_reg_2238(22),
      R => '0'
    );
\trunc_ln1_reg_2238_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_817_p2(38),
      Q => trunc_ln1_reg_2238(23),
      R => '0'
    );
\trunc_ln1_reg_2238_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_817_p2(39),
      Q => trunc_ln1_reg_2238(24),
      R => '0'
    );
\trunc_ln1_reg_2238_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_817_p2(40),
      Q => trunc_ln1_reg_2238(25),
      R => '0'
    );
\trunc_ln1_reg_2238_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_817_p2(41),
      Q => trunc_ln1_reg_2238(26),
      R => '0'
    );
\trunc_ln1_reg_2238_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_817_p2(42),
      Q => trunc_ln1_reg_2238(27),
      R => '0'
    );
\trunc_ln1_reg_2238_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_817_p2(43),
      Q => trunc_ln1_reg_2238(28),
      R => '0'
    );
\trunc_ln1_reg_2238_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_817_p2(44),
      Q => trunc_ln1_reg_2238(29),
      R => '0'
    );
\trunc_ln1_reg_2238_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_817_p2(17),
      Q => trunc_ln1_reg_2238(2),
      R => '0'
    );
\trunc_ln1_reg_2238_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_817_p2(45),
      Q => trunc_ln1_reg_2238(30),
      R => '0'
    );
\trunc_ln1_reg_2238_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_817_p2(46),
      Q => trunc_ln1_reg_2238(31),
      R => '0'
    );
\trunc_ln1_reg_2238_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_817_p2(18),
      Q => trunc_ln1_reg_2238(3),
      R => '0'
    );
\trunc_ln1_reg_2238_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_817_p2(19),
      Q => trunc_ln1_reg_2238(4),
      R => '0'
    );
\trunc_ln1_reg_2238_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_817_p2(20),
      Q => trunc_ln1_reg_2238(5),
      R => '0'
    );
\trunc_ln1_reg_2238_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_817_p2(21),
      Q => trunc_ln1_reg_2238(6),
      R => '0'
    );
\trunc_ln1_reg_2238_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_817_p2(22),
      Q => trunc_ln1_reg_2238(7),
      R => '0'
    );
\trunc_ln1_reg_2238_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_817_p2(23),
      Q => trunc_ln1_reg_2238(8),
      R => '0'
    );
\trunc_ln1_reg_2238_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_817_p2(24),
      Q => trunc_ln1_reg_2238(9),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(0),
      Q => trunc_ln255_1_reg_2209(0),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(10),
      Q => trunc_ln255_1_reg_2209(10),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(11),
      Q => trunc_ln255_1_reg_2209(11),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(12),
      Q => trunc_ln255_1_reg_2209(12),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(13),
      Q => trunc_ln255_1_reg_2209(13),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(14),
      Q => trunc_ln255_1_reg_2209(14),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(15),
      Q => trunc_ln255_1_reg_2209(15),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(16),
      Q => trunc_ln255_1_reg_2209(16),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(17),
      Q => trunc_ln255_1_reg_2209(17),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(18),
      Q => trunc_ln255_1_reg_2209(18),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(19),
      Q => trunc_ln255_1_reg_2209(19),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(1),
      Q => trunc_ln255_1_reg_2209(1),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(20),
      Q => trunc_ln255_1_reg_2209(20),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(21),
      Q => trunc_ln255_1_reg_2209(21),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(22),
      Q => trunc_ln255_1_reg_2209(22),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(23),
      Q => trunc_ln255_1_reg_2209(23),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(24),
      Q => trunc_ln255_1_reg_2209(24),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(25),
      Q => trunc_ln255_1_reg_2209(25),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(26),
      Q => trunc_ln255_1_reg_2209(26),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(27),
      Q => trunc_ln255_1_reg_2209(27),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(28),
      Q => trunc_ln255_1_reg_2209(28),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(29),
      Q => trunc_ln255_1_reg_2209(29),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(2),
      Q => trunc_ln255_1_reg_2209(2),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(30),
      Q => trunc_ln255_1_reg_2209(30),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(31),
      Q => trunc_ln255_1_reg_2209(31),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(32),
      Q => trunc_ln255_1_reg_2209(32),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(33),
      Q => trunc_ln255_1_reg_2209(33),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(34),
      Q => trunc_ln255_1_reg_2209(34),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(35),
      Q => trunc_ln255_1_reg_2209(35),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(36),
      Q => trunc_ln255_1_reg_2209(36),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(37),
      Q => trunc_ln255_1_reg_2209(37),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(38),
      Q => trunc_ln255_1_reg_2209(38),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(39),
      Q => trunc_ln255_1_reg_2209(39),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(3),
      Q => trunc_ln255_1_reg_2209(3),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(40),
      Q => trunc_ln255_1_reg_2209(40),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(41),
      Q => trunc_ln255_1_reg_2209(41),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(42),
      Q => trunc_ln255_1_reg_2209(42),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(43),
      Q => trunc_ln255_1_reg_2209(43),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(44),
      Q => trunc_ln255_1_reg_2209(44),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(45),
      Q => trunc_ln255_1_reg_2209(45),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(46),
      Q => trunc_ln255_1_reg_2209(46),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(4),
      Q => trunc_ln255_1_reg_2209(4),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(5),
      Q => trunc_ln255_1_reg_2209(5),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(6),
      Q => trunc_ln255_1_reg_2209(6),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(7),
      Q => trunc_ln255_1_reg_2209(7),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(8),
      Q => trunc_ln255_1_reg_2209(8),
      R => '0'
    );
\trunc_ln255_1_reg_2209_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_278_reg(9),
      Q => trunc_ln255_1_reg_2209(9),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(0),
      Q => trunc_ln255_reg_2204(0),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(10),
      Q => trunc_ln255_reg_2204(10),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(11),
      Q => trunc_ln255_reg_2204(11),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(12),
      Q => trunc_ln255_reg_2204(12),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(13),
      Q => trunc_ln255_reg_2204(13),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(14),
      Q => trunc_ln255_reg_2204(14),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(15),
      Q => trunc_ln255_reg_2204(15),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(16),
      Q => trunc_ln255_reg_2204(16),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(17),
      Q => trunc_ln255_reg_2204(17),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(18),
      Q => trunc_ln255_reg_2204(18),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(19),
      Q => trunc_ln255_reg_2204(19),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(1),
      Q => trunc_ln255_reg_2204(1),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(20),
      Q => trunc_ln255_reg_2204(20),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(21),
      Q => trunc_ln255_reg_2204(21),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(22),
      Q => trunc_ln255_reg_2204(22),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(23),
      Q => trunc_ln255_reg_2204(23),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(24),
      Q => trunc_ln255_reg_2204(24),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(25),
      Q => trunc_ln255_reg_2204(25),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(26),
      Q => trunc_ln255_reg_2204(26),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(27),
      Q => trunc_ln255_reg_2204(27),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(28),
      Q => trunc_ln255_reg_2204(28),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(29),
      Q => trunc_ln255_reg_2204(29),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(2),
      Q => trunc_ln255_reg_2204(2),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(30),
      Q => trunc_ln255_reg_2204(30),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(31),
      Q => trunc_ln255_reg_2204(31),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(32),
      Q => trunc_ln255_reg_2204(32),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(33),
      Q => trunc_ln255_reg_2204(33),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(34),
      Q => trunc_ln255_reg_2204(34),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(35),
      Q => trunc_ln255_reg_2204(35),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(36),
      Q => trunc_ln255_reg_2204(36),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(37),
      Q => trunc_ln255_reg_2204(37),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(38),
      Q => trunc_ln255_reg_2204(38),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(39),
      Q => trunc_ln255_reg_2204(39),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(3),
      Q => trunc_ln255_reg_2204(3),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(40),
      Q => trunc_ln255_reg_2204(40),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(41),
      Q => trunc_ln255_reg_2204(41),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(42),
      Q => trunc_ln255_reg_2204(42),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(43),
      Q => trunc_ln255_reg_2204(43),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(44),
      Q => trunc_ln255_reg_2204(44),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(45),
      Q => trunc_ln255_reg_2204(45),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(46),
      Q => trunc_ln255_reg_2204(46),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(4),
      Q => trunc_ln255_reg_2204(4),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(5),
      Q => trunc_ln255_reg_2204(5),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(6),
      Q => trunc_ln255_reg_2204(6),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(7),
      Q => trunc_ln255_reg_2204(7),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(8),
      Q => trunc_ln255_reg_2204(8),
      R => '0'
    );
\trunc_ln255_reg_2204_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_282_reg(9),
      Q => trunc_ln255_reg_2204(9),
      R => '0'
    );
\trunc_ln269_reg_2228_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => idx118_fu_286_reg(0),
      Q => trunc_ln269_reg_2228(0),
      R => '0'
    );
\trunc_ln269_reg_2228_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => idx118_fu_286_reg(1),
      Q => trunc_ln269_reg_2228(1),
      R => '0'
    );
\trunc_ln269_reg_2228_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => idx118_fu_286_reg(2),
      Q => trunc_ln269_reg_2228(2),
      R => '0'
    );
\trunc_ln269_reg_2228_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => idx118_fu_286_reg(3),
      Q => trunc_ln269_reg_2228(3),
      R => '0'
    );
\trunc_ln269_reg_2228_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => idx118_fu_286_reg(4),
      Q => trunc_ln269_reg_2228(4),
      R => '0'
    );
\trunc_ln285_reg_2264_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_927_p1(0),
      Q => trunc_ln285_reg_2264(0),
      R => '0'
    );
\trunc_ln285_reg_2264_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_927_p1(10),
      Q => trunc_ln285_reg_2264(10),
      R => '0'
    );
\trunc_ln285_reg_2264_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_927_p1(11),
      Q => trunc_ln285_reg_2264(11),
      R => '0'
    );
\trunc_ln285_reg_2264_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_927_p1(12),
      Q => trunc_ln285_reg_2264(12),
      R => '0'
    );
\trunc_ln285_reg_2264_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_927_p1(13),
      Q => trunc_ln285_reg_2264(13),
      R => '0'
    );
\trunc_ln285_reg_2264_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_927_p1(14),
      Q => trunc_ln285_reg_2264(14),
      R => '0'
    );
\trunc_ln285_reg_2264_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_927_p1(15),
      Q => trunc_ln285_reg_2264(15),
      R => '0'
    );
\trunc_ln285_reg_2264_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_927_p1(16),
      Q => trunc_ln285_reg_2264(16),
      R => '0'
    );
\trunc_ln285_reg_2264_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_927_p1(17),
      Q => trunc_ln285_reg_2264(17),
      R => '0'
    );
\trunc_ln285_reg_2264_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_927_p1(18),
      Q => trunc_ln285_reg_2264(18),
      R => '0'
    );
\trunc_ln285_reg_2264_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_927_p1(19),
      Q => trunc_ln285_reg_2264(19),
      R => '0'
    );
\trunc_ln285_reg_2264_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_927_p1(1),
      Q => trunc_ln285_reg_2264(1),
      R => '0'
    );
\trunc_ln285_reg_2264_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_927_p1(20),
      Q => trunc_ln285_reg_2264(20),
      R => '0'
    );
\trunc_ln285_reg_2264_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_927_p1(21),
      Q => trunc_ln285_reg_2264(21),
      R => '0'
    );
\trunc_ln285_reg_2264_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_927_p1(22),
      Q => trunc_ln285_reg_2264(22),
      R => '0'
    );
\trunc_ln285_reg_2264_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_927_p1(23),
      Q => trunc_ln285_reg_2264(23),
      R => '0'
    );
\trunc_ln285_reg_2264_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_927_p1(24),
      Q => trunc_ln285_reg_2264(24),
      R => '0'
    );
\trunc_ln285_reg_2264_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_927_p1(25),
      Q => trunc_ln285_reg_2264(25),
      R => '0'
    );
\trunc_ln285_reg_2264_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_927_p1(26),
      Q => trunc_ln285_reg_2264(26),
      R => '0'
    );
\trunc_ln285_reg_2264_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_927_p1(27),
      Q => trunc_ln285_reg_2264(27),
      R => '0'
    );
\trunc_ln285_reg_2264_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_927_p1(28),
      Q => trunc_ln285_reg_2264(28),
      R => '0'
    );
\trunc_ln285_reg_2264_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_927_p1(29),
      Q => trunc_ln285_reg_2264(29),
      R => '0'
    );
\trunc_ln285_reg_2264_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_927_p1(2),
      Q => trunc_ln285_reg_2264(2),
      R => '0'
    );
\trunc_ln285_reg_2264_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_927_p1(30),
      Q => trunc_ln285_reg_2264(30),
      R => '0'
    );
\trunc_ln285_reg_2264_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_927_p1(3),
      Q => trunc_ln285_reg_2264(3),
      R => '0'
    );
\trunc_ln285_reg_2264_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_927_p1(4),
      Q => trunc_ln285_reg_2264(4),
      R => '0'
    );
\trunc_ln285_reg_2264_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_927_p1(5),
      Q => trunc_ln285_reg_2264(5),
      R => '0'
    );
\trunc_ln285_reg_2264_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_927_p1(6),
      Q => trunc_ln285_reg_2264(6),
      R => '0'
    );
\trunc_ln285_reg_2264_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_927_p1(7),
      Q => trunc_ln285_reg_2264(7),
      R => '0'
    );
\trunc_ln285_reg_2264_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_927_p1(8),
      Q => trunc_ln285_reg_2264(8),
      R => '0'
    );
\trunc_ln285_reg_2264_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_927_p1(9),
      Q => trunc_ln285_reg_2264(9),
      R => '0'
    );
\trunc_ln2_reg_2243[17]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_797_p2(25),
      I1 => trunc_ln255_reg_2204(25),
      O => \trunc_ln2_reg_2243[17]_i_20_n_20\
    );
\trunc_ln2_reg_2243[17]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_797_p2(24),
      I1 => trunc_ln255_reg_2204(24),
      O => \trunc_ln2_reg_2243[17]_i_21_n_20\
    );
\trunc_ln2_reg_2243[17]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_797_p2(23),
      I1 => trunc_ln255_reg_2204(23),
      O => \trunc_ln2_reg_2243[17]_i_22_n_20\
    );
\trunc_ln2_reg_2243[17]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_797_p2(22),
      I1 => trunc_ln255_reg_2204(22),
      O => \trunc_ln2_reg_2243[17]_i_23_n_20\
    );
\trunc_ln2_reg_2243[17]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_797_p2(21),
      I1 => trunc_ln255_reg_2204(21),
      O => \trunc_ln2_reg_2243[17]_i_24_n_20\
    );
\trunc_ln2_reg_2243[17]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_797_p2(20),
      I1 => trunc_ln255_reg_2204(20),
      O => \trunc_ln2_reg_2243[17]_i_25_n_20\
    );
\trunc_ln2_reg_2243[17]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_797_p2(19),
      I1 => trunc_ln255_reg_2204(19),
      O => \trunc_ln2_reg_2243[17]_i_26_n_20\
    );
\trunc_ln2_reg_2243[17]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_797_p2(18),
      I1 => trunc_ln255_reg_2204(18),
      O => \trunc_ln2_reg_2243[17]_i_27_n_20\
    );
\trunc_ln2_reg_2243[17]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_782_p1(24),
      I1 => sext_ln263_2_fu_782_p1(26),
      O => \trunc_ln2_reg_2243[17]_i_28_n_20\
    );
\trunc_ln2_reg_2243[17]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_782_p1(23),
      I1 => sext_ln263_2_fu_782_p1(25),
      O => \trunc_ln2_reg_2243[17]_i_29_n_20\
    );
\trunc_ln2_reg_2243[17]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_782_p1(22),
      I1 => sext_ln263_2_fu_782_p1(24),
      O => \trunc_ln2_reg_2243[17]_i_30_n_20\
    );
\trunc_ln2_reg_2243[17]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_782_p1(21),
      I1 => sext_ln263_2_fu_782_p1(23),
      O => \trunc_ln2_reg_2243[17]_i_31_n_20\
    );
\trunc_ln2_reg_2243[17]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_782_p1(20),
      I1 => sext_ln263_2_fu_782_p1(22),
      O => \trunc_ln2_reg_2243[17]_i_32_n_20\
    );
\trunc_ln2_reg_2243[17]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_782_p1(19),
      I1 => sext_ln263_2_fu_782_p1(21),
      O => \trunc_ln2_reg_2243[17]_i_33_n_20\
    );
\trunc_ln2_reg_2243[17]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_782_p1(18),
      I1 => sext_ln263_2_fu_782_p1(20),
      O => \trunc_ln2_reg_2243[17]_i_34_n_20\
    );
\trunc_ln2_reg_2243[17]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_782_p1(17),
      I1 => sext_ln263_2_fu_782_p1(19),
      O => \trunc_ln2_reg_2243[17]_i_35_n_20\
    );
\trunc_ln2_reg_2243[1]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A808FEAE"
    )
        port map (
      I0 => trunc_ln255_1_reg_2209(2),
      I1 => DOUTBDOUT(0),
      I2 => ap_CS_fsm_state6,
      I3 => tqmf_load_2_reg_2214(0),
      I4 => xb_4_fu_812_p2(2),
      O => \trunc_ln2_reg_2243[1]_i_24_n_20\
    );
\trunc_ln2_reg_2243[1]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1DE2E21D"
    )
        port map (
      I0 => DOUTBDOUT(0),
      I1 => ap_CS_fsm_state6,
      I2 => tqmf_load_2_reg_2214(0),
      I3 => xb_4_fu_812_p2(2),
      I4 => trunc_ln255_1_reg_2209(2),
      O => \trunc_ln2_reg_2243[1]_i_25_n_20\
    );
\trunc_ln2_reg_2243[1]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => trunc_ln255_1_reg_2209(0),
      I1 => trunc_ln255_reg_2204(0),
      O => \trunc_ln2_reg_2243[1]_i_26_n_20\
    );
\trunc_ln2_reg_2243[1]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_812_p2(2),
      I1 => grp_fu_498_p0(0),
      I2 => trunc_ln255_1_reg_2209(2),
      I3 => trunc_ln255_1_reg_2209(3),
      I4 => xb_4_fu_812_p2(3),
      I5 => grp_fu_498_p0(1),
      O => \trunc_ln2_reg_2243[1]_i_32_n_20\
    );
\trunc_ln2_reg_2243[1]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB4B44B"
    )
        port map (
      I0 => trunc_ln255_reg_2204(1),
      I1 => trunc_ln255_1_reg_2209(1),
      I2 => trunc_ln255_1_reg_2209(2),
      I3 => xb_4_fu_812_p2(2),
      I4 => grp_fu_498_p0(0),
      O => \trunc_ln2_reg_2243[1]_i_33_n_20\
    );
\trunc_ln2_reg_2243[1]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => trunc_ln255_reg_2204(0),
      I1 => trunc_ln255_1_reg_2209(0),
      I2 => trunc_ln255_reg_2204(1),
      I3 => trunc_ln255_1_reg_2209(1),
      O => \trunc_ln2_reg_2243[1]_i_34_n_20\
    );
\trunc_ln2_reg_2243[1]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tqmf_load_2_reg_2214(1),
      I1 => ap_CS_fsm_state6,
      I2 => DOUTBDOUT(1),
      O => grp_fu_498_p0(1)
    );
\trunc_ln2_reg_2243[1]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_797_p2(9),
      I1 => trunc_ln255_reg_2204(9),
      O => \trunc_ln2_reg_2243[1]_i_38_n_20\
    );
\trunc_ln2_reg_2243[1]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_797_p2(8),
      I1 => trunc_ln255_reg_2204(8),
      O => \trunc_ln2_reg_2243[1]_i_39_n_20\
    );
\trunc_ln2_reg_2243[1]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_797_p2(7),
      I1 => trunc_ln255_reg_2204(7),
      O => \trunc_ln2_reg_2243[1]_i_40_n_20\
    );
\trunc_ln2_reg_2243[1]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_797_p2(6),
      I1 => trunc_ln255_reg_2204(6),
      O => \trunc_ln2_reg_2243[1]_i_41_n_20\
    );
\trunc_ln2_reg_2243[1]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_797_p2(5),
      I1 => trunc_ln255_reg_2204(5),
      O => \trunc_ln2_reg_2243[1]_i_42_n_20\
    );
\trunc_ln2_reg_2243[1]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_797_p2(4),
      I1 => trunc_ln255_reg_2204(4),
      O => \trunc_ln2_reg_2243[1]_i_43_n_20\
    );
\trunc_ln2_reg_2243[1]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_797_p2(3),
      I1 => trunc_ln255_reg_2204(3),
      O => \trunc_ln2_reg_2243[1]_i_44_n_20\
    );
\trunc_ln2_reg_2243[1]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_797_p2(2),
      I1 => trunc_ln255_reg_2204(2),
      O => \trunc_ln2_reg_2243[1]_i_45_n_20\
    );
\trunc_ln2_reg_2243[1]_i_46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln263_2_fu_782_p1(4),
      O => \trunc_ln2_reg_2243[1]_i_46_n_20\
    );
\trunc_ln2_reg_2243[1]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_782_p1(8),
      I1 => sext_ln263_2_fu_782_p1(10),
      O => \trunc_ln2_reg_2243[1]_i_47_n_20\
    );
\trunc_ln2_reg_2243[1]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_782_p1(7),
      I1 => sext_ln263_2_fu_782_p1(9),
      O => \trunc_ln2_reg_2243[1]_i_48_n_20\
    );
\trunc_ln2_reg_2243[1]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_782_p1(6),
      I1 => sext_ln263_2_fu_782_p1(8),
      O => \trunc_ln2_reg_2243[1]_i_49_n_20\
    );
\trunc_ln2_reg_2243[1]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_782_p1(5),
      I1 => sext_ln263_2_fu_782_p1(7),
      O => \trunc_ln2_reg_2243[1]_i_50_n_20\
    );
\trunc_ln2_reg_2243[1]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_782_p1(4),
      I1 => sext_ln263_2_fu_782_p1(6),
      O => \trunc_ln2_reg_2243[1]_i_51_n_20\
    );
\trunc_ln2_reg_2243[1]_i_52\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln263_2_fu_782_p1(5),
      O => \trunc_ln2_reg_2243[1]_i_52_n_20\
    );
\trunc_ln2_reg_2243[25]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FD22D2DD2F00F"
    )
        port map (
      I0 => xb_4_fu_812_p2(38),
      I1 => trunc_ln255_1_reg_2209(38),
      I2 => xb_4_fu_812_p2(40),
      I3 => trunc_ln255_1_reg_2209(40),
      I4 => trunc_ln255_1_reg_2209(39),
      I5 => xb_4_fu_812_p2(39),
      O => \trunc_ln2_reg_2243[25]_i_10_n_20\
    );
\trunc_ln2_reg_2243[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6066"
    )
        port map (
      I0 => xb_4_fu_812_p2(39),
      I1 => trunc_ln255_1_reg_2209(39),
      I2 => trunc_ln255_1_reg_2209(38),
      I3 => xb_4_fu_812_p2(38),
      O => \trunc_ln2_reg_2243[25]_i_2_n_20\
    );
\trunc_ln2_reg_2243[25]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_797_p2(33),
      I1 => trunc_ln255_reg_2204(33),
      O => \trunc_ln2_reg_2243[25]_i_20_n_20\
    );
\trunc_ln2_reg_2243[25]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_797_p2(32),
      I1 => trunc_ln255_reg_2204(32),
      O => \trunc_ln2_reg_2243[25]_i_21_n_20\
    );
\trunc_ln2_reg_2243[25]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_797_p2(31),
      I1 => trunc_ln255_reg_2204(31),
      O => \trunc_ln2_reg_2243[25]_i_22_n_20\
    );
\trunc_ln2_reg_2243[25]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_797_p2(30),
      I1 => trunc_ln255_reg_2204(30),
      O => \trunc_ln2_reg_2243[25]_i_23_n_20\
    );
\trunc_ln2_reg_2243[25]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_797_p2(29),
      I1 => trunc_ln255_reg_2204(29),
      O => \trunc_ln2_reg_2243[25]_i_24_n_20\
    );
\trunc_ln2_reg_2243[25]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_797_p2(28),
      I1 => trunc_ln255_reg_2204(28),
      O => \trunc_ln2_reg_2243[25]_i_25_n_20\
    );
\trunc_ln2_reg_2243[25]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_797_p2(27),
      I1 => trunc_ln255_reg_2204(27),
      O => \trunc_ln2_reg_2243[25]_i_26_n_20\
    );
\trunc_ln2_reg_2243[25]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_797_p2(26),
      I1 => trunc_ln255_reg_2204(26),
      O => \trunc_ln2_reg_2243[25]_i_27_n_20\
    );
\trunc_ln2_reg_2243[25]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_782_p1(32),
      I1 => sext_ln263_2_fu_782_p1(34),
      O => \trunc_ln2_reg_2243[25]_i_28_n_20\
    );
\trunc_ln2_reg_2243[25]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_782_p1(31),
      I1 => sext_ln263_2_fu_782_p1(33),
      O => \trunc_ln2_reg_2243[25]_i_29_n_20\
    );
\trunc_ln2_reg_2243[25]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_782_p1(30),
      I1 => sext_ln263_2_fu_782_p1(32),
      O => \trunc_ln2_reg_2243[25]_i_30_n_20\
    );
\trunc_ln2_reg_2243[25]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_782_p1(29),
      I1 => sext_ln263_2_fu_782_p1(31),
      O => \trunc_ln2_reg_2243[25]_i_31_n_20\
    );
\trunc_ln2_reg_2243[25]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_782_p1(28),
      I1 => sext_ln263_2_fu_782_p1(30),
      O => \trunc_ln2_reg_2243[25]_i_32_n_20\
    );
\trunc_ln2_reg_2243[25]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_782_p1(27),
      I1 => sext_ln263_2_fu_782_p1(29),
      O => \trunc_ln2_reg_2243[25]_i_33_n_20\
    );
\trunc_ln2_reg_2243[25]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_782_p1(26),
      I1 => sext_ln263_2_fu_782_p1(28),
      O => \trunc_ln2_reg_2243[25]_i_34_n_20\
    );
\trunc_ln2_reg_2243[25]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_782_p1(25),
      I1 => sext_ln263_2_fu_782_p1(27),
      O => \trunc_ln2_reg_2243[25]_i_35_n_20\
    );
\trunc_ln2_reg_2243[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FD22D2DD2F00F"
    )
        port map (
      I0 => xb_4_fu_812_p2(41),
      I1 => trunc_ln255_1_reg_2209(41),
      I2 => xb_4_fu_812_p2(43),
      I3 => trunc_ln255_1_reg_2209(43),
      I4 => trunc_ln255_1_reg_2209(42),
      I5 => xb_4_fu_812_p2(42),
      O => \trunc_ln2_reg_2243[31]_i_10_n_20\
    );
\trunc_ln2_reg_2243[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FD22D2DD2F00F"
    )
        port map (
      I0 => xb_4_fu_812_p2(40),
      I1 => trunc_ln255_1_reg_2209(40),
      I2 => xb_4_fu_812_p2(42),
      I3 => trunc_ln255_1_reg_2209(42),
      I4 => trunc_ln255_1_reg_2209(41),
      I5 => xb_4_fu_812_p2(41),
      O => \trunc_ln2_reg_2243[31]_i_11_n_20\
    );
\trunc_ln2_reg_2243[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FD22D2DD2F00F"
    )
        port map (
      I0 => xb_4_fu_812_p2(39),
      I1 => trunc_ln255_1_reg_2209(39),
      I2 => xb_4_fu_812_p2(41),
      I3 => trunc_ln255_1_reg_2209(41),
      I4 => trunc_ln255_1_reg_2209(40),
      I5 => xb_4_fu_812_p2(40),
      O => \trunc_ln2_reg_2243[31]_i_12_n_20\
    );
\trunc_ln2_reg_2243[31]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln255_reg_2204(45),
      I1 => trunc_ln255_reg_2204(46),
      O => \trunc_ln2_reg_2243[31]_i_15_n_20\
    );
\trunc_ln2_reg_2243[31]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln255_reg_2204(44),
      I1 => trunc_ln255_reg_2204(45),
      O => \trunc_ln2_reg_2243[31]_i_16_n_20\
    );
\trunc_ln2_reg_2243[31]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln255_reg_2204(43),
      I1 => trunc_ln255_reg_2204(44),
      O => \trunc_ln2_reg_2243[31]_i_17_n_20\
    );
\trunc_ln2_reg_2243[31]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln255_reg_2204(42),
      I1 => trunc_ln255_reg_2204(43),
      O => \trunc_ln2_reg_2243[31]_i_18_n_20\
    );
\trunc_ln2_reg_2243[31]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln255_reg_2204(41),
      I1 => trunc_ln255_reg_2204(42),
      O => \trunc_ln2_reg_2243[31]_i_19_n_20\
    );
\trunc_ln2_reg_2243[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6066"
    )
        port map (
      I0 => xb_4_fu_812_p2(44),
      I1 => trunc_ln255_1_reg_2209(44),
      I2 => trunc_ln255_1_reg_2209(43),
      I3 => xb_4_fu_812_p2(43),
      O => \trunc_ln2_reg_2243[31]_i_2_n_20\
    );
\trunc_ln2_reg_2243[31]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln255_reg_2204(40),
      I1 => trunc_ln255_reg_2204(41),
      O => \trunc_ln2_reg_2243[31]_i_21_n_20\
    );
\trunc_ln2_reg_2243[31]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln255_reg_2204(39),
      I1 => trunc_ln255_reg_2204(40),
      O => \trunc_ln2_reg_2243[31]_i_22_n_20\
    );
\trunc_ln2_reg_2243[31]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln255_reg_2204(38),
      I1 => trunc_ln255_reg_2204(39),
      O => \trunc_ln2_reg_2243[31]_i_23_n_20\
    );
\trunc_ln2_reg_2243[31]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln255_reg_2204(37),
      I1 => trunc_ln255_reg_2204(38),
      O => \trunc_ln2_reg_2243[31]_i_24_n_20\
    );
\trunc_ln2_reg_2243[31]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln255_reg_2204(36),
      I1 => trunc_ln255_reg_2204(37),
      O => \trunc_ln2_reg_2243[31]_i_25_n_20\
    );
\trunc_ln2_reg_2243[31]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln255_reg_2204(36),
      I1 => \trunc_ln2_reg_2243_reg[31]_i_20_n_24\,
      O => \trunc_ln2_reg_2243[31]_i_26_n_20\
    );
\trunc_ln2_reg_2243[31]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_797_p2(35),
      I1 => trunc_ln255_reg_2204(35),
      O => \trunc_ln2_reg_2243[31]_i_27_n_20\
    );
\trunc_ln2_reg_2243[31]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_797_p2(34),
      I1 => trunc_ln255_reg_2204(34),
      O => \trunc_ln2_reg_2243[31]_i_28_n_20\
    );
\trunc_ln2_reg_2243[31]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_782_p1(34),
      I1 => sext_ln263_2_fu_782_p1(35),
      O => \trunc_ln2_reg_2243[31]_i_29_n_20\
    );
\trunc_ln2_reg_2243[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6066"
    )
        port map (
      I0 => xb_4_fu_812_p2(43),
      I1 => trunc_ln255_1_reg_2209(43),
      I2 => trunc_ln255_1_reg_2209(42),
      I3 => xb_4_fu_812_p2(42),
      O => \trunc_ln2_reg_2243[31]_i_3_n_20\
    );
\trunc_ln2_reg_2243[31]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_782_p1(35),
      I1 => sext_ln263_2_fu_782_p1(34),
      O => \trunc_ln2_reg_2243[31]_i_30_n_20\
    );
\trunc_ln2_reg_2243[31]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_782_p1(35),
      I1 => sext_ln263_2_fu_782_p1(33),
      O => \trunc_ln2_reg_2243[31]_i_31_n_20\
    );
\trunc_ln2_reg_2243[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6066"
    )
        port map (
      I0 => xb_4_fu_812_p2(42),
      I1 => trunc_ln255_1_reg_2209(42),
      I2 => trunc_ln255_1_reg_2209(41),
      I3 => xb_4_fu_812_p2(41),
      O => \trunc_ln2_reg_2243[31]_i_4_n_20\
    );
\trunc_ln2_reg_2243[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6066"
    )
        port map (
      I0 => xb_4_fu_812_p2(41),
      I1 => trunc_ln255_1_reg_2209(41),
      I2 => trunc_ln255_1_reg_2209(40),
      I3 => xb_4_fu_812_p2(40),
      O => \trunc_ln2_reg_2243[31]_i_5_n_20\
    );
\trunc_ln2_reg_2243[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6066"
    )
        port map (
      I0 => xb_4_fu_812_p2(40),
      I1 => trunc_ln255_1_reg_2209(40),
      I2 => trunc_ln255_1_reg_2209(39),
      I3 => xb_4_fu_812_p2(39),
      O => \trunc_ln2_reg_2243[31]_i_6_n_20\
    );
\trunc_ln2_reg_2243[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FD22D2DD2F00F"
    )
        port map (
      I0 => xb_4_fu_812_p2(44),
      I1 => trunc_ln255_1_reg_2209(44),
      I2 => trunc_ln255_1_reg_2209(46),
      I3 => xb_4_fu_812_p2(46),
      I4 => trunc_ln255_1_reg_2209(45),
      I5 => xb_4_fu_812_p2(45),
      O => \trunc_ln2_reg_2243[31]_i_7_n_20\
    );
\trunc_ln2_reg_2243[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FD22D2DD2F00F"
    )
        port map (
      I0 => xb_4_fu_812_p2(43),
      I1 => trunc_ln255_1_reg_2209(43),
      I2 => xb_4_fu_812_p2(45),
      I3 => trunc_ln255_1_reg_2209(45),
      I4 => trunc_ln255_1_reg_2209(44),
      I5 => xb_4_fu_812_p2(44),
      O => \trunc_ln2_reg_2243[31]_i_8_n_20\
    );
\trunc_ln2_reg_2243[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FD22D2DD2F00F"
    )
        port map (
      I0 => xb_4_fu_812_p2(42),
      I1 => trunc_ln255_1_reg_2209(42),
      I2 => xb_4_fu_812_p2(44),
      I3 => trunc_ln255_1_reg_2209(44),
      I4 => trunc_ln255_1_reg_2209(43),
      I5 => xb_4_fu_812_p2(43),
      O => \trunc_ln2_reg_2243[31]_i_9_n_20\
    );
\trunc_ln2_reg_2243[9]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_797_p2(17),
      I1 => trunc_ln255_reg_2204(17),
      O => \trunc_ln2_reg_2243[9]_i_20_n_20\
    );
\trunc_ln2_reg_2243[9]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_797_p2(16),
      I1 => trunc_ln255_reg_2204(16),
      O => \trunc_ln2_reg_2243[9]_i_21_n_20\
    );
\trunc_ln2_reg_2243[9]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_797_p2(15),
      I1 => trunc_ln255_reg_2204(15),
      O => \trunc_ln2_reg_2243[9]_i_22_n_20\
    );
\trunc_ln2_reg_2243[9]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_797_p2(14),
      I1 => trunc_ln255_reg_2204(14),
      O => \trunc_ln2_reg_2243[9]_i_23_n_20\
    );
\trunc_ln2_reg_2243[9]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_797_p2(13),
      I1 => trunc_ln255_reg_2204(13),
      O => \trunc_ln2_reg_2243[9]_i_24_n_20\
    );
\trunc_ln2_reg_2243[9]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_797_p2(12),
      I1 => trunc_ln255_reg_2204(12),
      O => \trunc_ln2_reg_2243[9]_i_25_n_20\
    );
\trunc_ln2_reg_2243[9]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_797_p2(11),
      I1 => trunc_ln255_reg_2204(11),
      O => \trunc_ln2_reg_2243[9]_i_26_n_20\
    );
\trunc_ln2_reg_2243[9]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_797_p2(10),
      I1 => trunc_ln255_reg_2204(10),
      O => \trunc_ln2_reg_2243[9]_i_27_n_20\
    );
\trunc_ln2_reg_2243[9]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_782_p1(16),
      I1 => sext_ln263_2_fu_782_p1(18),
      O => \trunc_ln2_reg_2243[9]_i_28_n_20\
    );
\trunc_ln2_reg_2243[9]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_782_p1(15),
      I1 => sext_ln263_2_fu_782_p1(17),
      O => \trunc_ln2_reg_2243[9]_i_29_n_20\
    );
\trunc_ln2_reg_2243[9]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_782_p1(14),
      I1 => sext_ln263_2_fu_782_p1(16),
      O => \trunc_ln2_reg_2243[9]_i_30_n_20\
    );
\trunc_ln2_reg_2243[9]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_782_p1(13),
      I1 => sext_ln263_2_fu_782_p1(15),
      O => \trunc_ln2_reg_2243[9]_i_31_n_20\
    );
\trunc_ln2_reg_2243[9]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_782_p1(12),
      I1 => sext_ln263_2_fu_782_p1(14),
      O => \trunc_ln2_reg_2243[9]_i_32_n_20\
    );
\trunc_ln2_reg_2243[9]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_782_p1(11),
      I1 => sext_ln263_2_fu_782_p1(13),
      O => \trunc_ln2_reg_2243[9]_i_33_n_20\
    );
\trunc_ln2_reg_2243[9]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_782_p1(10),
      I1 => sext_ln263_2_fu_782_p1(12),
      O => \trunc_ln2_reg_2243[9]_i_34_n_20\
    );
\trunc_ln2_reg_2243[9]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_782_p1(9),
      I1 => sext_ln263_2_fu_782_p1(11),
      O => \trunc_ln2_reg_2243[9]_i_35_n_20\
    );
\trunc_ln2_reg_2243_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_833_p20_out(15),
      Q => trunc_ln2_reg_2243(0),
      R => '0'
    );
\trunc_ln2_reg_2243_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_833_p20_out(25),
      Q => trunc_ln2_reg_2243(10),
      R => '0'
    );
\trunc_ln2_reg_2243_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_833_p20_out(26),
      Q => trunc_ln2_reg_2243(11),
      R => '0'
    );
\trunc_ln2_reg_2243_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_833_p20_out(27),
      Q => trunc_ln2_reg_2243(12),
      R => '0'
    );
\trunc_ln2_reg_2243_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_833_p20_out(28),
      Q => trunc_ln2_reg_2243(13),
      R => '0'
    );
\trunc_ln2_reg_2243_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_833_p20_out(29),
      Q => trunc_ln2_reg_2243(14),
      R => '0'
    );
\trunc_ln2_reg_2243_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_833_p20_out(30),
      Q => trunc_ln2_reg_2243(15),
      R => '0'
    );
\trunc_ln2_reg_2243_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_833_p20_out(31),
      Q => trunc_ln2_reg_2243(16),
      R => '0'
    );
\trunc_ln2_reg_2243_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_833_p20_out(32),
      Q => trunc_ln2_reg_2243(17),
      R => '0'
    );
\trunc_ln2_reg_2243_reg[17]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln2_reg_2243_reg[9]_i_18_n_20\,
      CI_TOP => '0',
      CO(7) => \trunc_ln2_reg_2243_reg[17]_i_18_n_20\,
      CO(6) => \trunc_ln2_reg_2243_reg[17]_i_18_n_21\,
      CO(5) => \trunc_ln2_reg_2243_reg[17]_i_18_n_22\,
      CO(4) => \trunc_ln2_reg_2243_reg[17]_i_18_n_23\,
      CO(3) => \trunc_ln2_reg_2243_reg[17]_i_18_n_24\,
      CO(2) => \trunc_ln2_reg_2243_reg[17]_i_18_n_25\,
      CO(1) => \trunc_ln2_reg_2243_reg[17]_i_18_n_26\,
      CO(0) => \trunc_ln2_reg_2243_reg[17]_i_18_n_27\,
      DI(7 downto 0) => sub_ln263_fu_797_p2(25 downto 18),
      O(7 downto 0) => xb_4_fu_812_p2(25 downto 18),
      S(7) => \trunc_ln2_reg_2243[17]_i_20_n_20\,
      S(6) => \trunc_ln2_reg_2243[17]_i_21_n_20\,
      S(5) => \trunc_ln2_reg_2243[17]_i_22_n_20\,
      S(4) => \trunc_ln2_reg_2243[17]_i_23_n_20\,
      S(3) => \trunc_ln2_reg_2243[17]_i_24_n_20\,
      S(2) => \trunc_ln2_reg_2243[17]_i_25_n_20\,
      S(1) => \trunc_ln2_reg_2243[17]_i_26_n_20\,
      S(0) => \trunc_ln2_reg_2243[17]_i_27_n_20\
    );
\trunc_ln2_reg_2243_reg[17]_i_19\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln2_reg_2243_reg[9]_i_19_n_20\,
      CI_TOP => '0',
      CO(7) => \trunc_ln2_reg_2243_reg[17]_i_19_n_20\,
      CO(6) => \trunc_ln2_reg_2243_reg[17]_i_19_n_21\,
      CO(5) => \trunc_ln2_reg_2243_reg[17]_i_19_n_22\,
      CO(4) => \trunc_ln2_reg_2243_reg[17]_i_19_n_23\,
      CO(3) => \trunc_ln2_reg_2243_reg[17]_i_19_n_24\,
      CO(2) => \trunc_ln2_reg_2243_reg[17]_i_19_n_25\,
      CO(1) => \trunc_ln2_reg_2243_reg[17]_i_19_n_26\,
      CO(0) => \trunc_ln2_reg_2243_reg[17]_i_19_n_27\,
      DI(7 downto 0) => sext_ln263_2_fu_782_p1(24 downto 17),
      O(7 downto 0) => sub_ln263_fu_797_p2(24 downto 17),
      S(7) => \trunc_ln2_reg_2243[17]_i_28_n_20\,
      S(6) => \trunc_ln2_reg_2243[17]_i_29_n_20\,
      S(5) => \trunc_ln2_reg_2243[17]_i_30_n_20\,
      S(4) => \trunc_ln2_reg_2243[17]_i_31_n_20\,
      S(3) => \trunc_ln2_reg_2243[17]_i_32_n_20\,
      S(2) => \trunc_ln2_reg_2243[17]_i_33_n_20\,
      S(1) => \trunc_ln2_reg_2243[17]_i_34_n_20\,
      S(0) => \trunc_ln2_reg_2243[17]_i_35_n_20\
    );
\trunc_ln2_reg_2243_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_833_p20_out(33),
      Q => trunc_ln2_reg_2243(18),
      R => '0'
    );
\trunc_ln2_reg_2243_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_833_p20_out(34),
      Q => trunc_ln2_reg_2243(19),
      R => '0'
    );
\trunc_ln2_reg_2243_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_833_p20_out(16),
      Q => trunc_ln2_reg_2243(1),
      R => '0'
    );
\trunc_ln2_reg_2243_reg[1]_i_35\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \trunc_ln2_reg_2243_reg[1]_i_35_n_20\,
      CO(6) => \trunc_ln2_reg_2243_reg[1]_i_35_n_21\,
      CO(5) => \trunc_ln2_reg_2243_reg[1]_i_35_n_22\,
      CO(4) => \trunc_ln2_reg_2243_reg[1]_i_35_n_23\,
      CO(3) => \trunc_ln2_reg_2243_reg[1]_i_35_n_24\,
      CO(2) => \trunc_ln2_reg_2243_reg[1]_i_35_n_25\,
      CO(1) => \trunc_ln2_reg_2243_reg[1]_i_35_n_26\,
      CO(0) => \trunc_ln2_reg_2243_reg[1]_i_35_n_27\,
      DI(7 downto 0) => sub_ln263_fu_797_p2(9 downto 2),
      O(7 downto 0) => xb_4_fu_812_p2(9 downto 2),
      S(7) => \trunc_ln2_reg_2243[1]_i_38_n_20\,
      S(6) => \trunc_ln2_reg_2243[1]_i_39_n_20\,
      S(5) => \trunc_ln2_reg_2243[1]_i_40_n_20\,
      S(4) => \trunc_ln2_reg_2243[1]_i_41_n_20\,
      S(3) => \trunc_ln2_reg_2243[1]_i_42_n_20\,
      S(2) => \trunc_ln2_reg_2243[1]_i_43_n_20\,
      S(1) => \trunc_ln2_reg_2243[1]_i_44_n_20\,
      S(0) => \trunc_ln2_reg_2243[1]_i_45_n_20\
    );
\trunc_ln2_reg_2243_reg[1]_i_37\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \trunc_ln2_reg_2243_reg[1]_i_37_n_20\,
      CO(6) => \trunc_ln2_reg_2243_reg[1]_i_37_n_21\,
      CO(5) => \trunc_ln2_reg_2243_reg[1]_i_37_n_22\,
      CO(4) => \trunc_ln2_reg_2243_reg[1]_i_37_n_23\,
      CO(3) => \trunc_ln2_reg_2243_reg[1]_i_37_n_24\,
      CO(2) => \trunc_ln2_reg_2243_reg[1]_i_37_n_25\,
      CO(1) => \trunc_ln2_reg_2243_reg[1]_i_37_n_26\,
      CO(0) => \trunc_ln2_reg_2243_reg[1]_i_37_n_27\,
      DI(7 downto 3) => sext_ln263_2_fu_782_p1(8 downto 4),
      DI(2) => '0',
      DI(1) => \trunc_ln2_reg_2243[1]_i_46_n_20\,
      DI(0) => '0',
      O(7 downto 1) => sub_ln263_fu_797_p2(8 downto 2),
      O(0) => \NLW_trunc_ln2_reg_2243_reg[1]_i_37_O_UNCONNECTED\(0),
      S(7) => \trunc_ln2_reg_2243[1]_i_47_n_20\,
      S(6) => \trunc_ln2_reg_2243[1]_i_48_n_20\,
      S(5) => \trunc_ln2_reg_2243[1]_i_49_n_20\,
      S(4) => \trunc_ln2_reg_2243[1]_i_50_n_20\,
      S(3) => \trunc_ln2_reg_2243[1]_i_51_n_20\,
      S(2) => \trunc_ln2_reg_2243[1]_i_52_n_20\,
      S(1) => sext_ln263_2_fu_782_p1(4),
      S(0) => '0'
    );
\trunc_ln2_reg_2243_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_833_p20_out(35),
      Q => trunc_ln2_reg_2243(20),
      R => '0'
    );
\trunc_ln2_reg_2243_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_833_p20_out(36),
      Q => trunc_ln2_reg_2243(21),
      R => '0'
    );
\trunc_ln2_reg_2243_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_833_p20_out(37),
      Q => trunc_ln2_reg_2243(22),
      R => '0'
    );
\trunc_ln2_reg_2243_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_833_p20_out(38),
      Q => trunc_ln2_reg_2243(23),
      R => '0'
    );
\trunc_ln2_reg_2243_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_833_p20_out(39),
      Q => trunc_ln2_reg_2243(24),
      R => '0'
    );
\trunc_ln2_reg_2243_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_833_p20_out(40),
      Q => trunc_ln2_reg_2243(25),
      R => '0'
    );
\trunc_ln2_reg_2243_reg[25]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln2_reg_2243_reg[17]_i_18_n_20\,
      CI_TOP => '0',
      CO(7) => \trunc_ln2_reg_2243_reg[25]_i_18_n_20\,
      CO(6) => \trunc_ln2_reg_2243_reg[25]_i_18_n_21\,
      CO(5) => \trunc_ln2_reg_2243_reg[25]_i_18_n_22\,
      CO(4) => \trunc_ln2_reg_2243_reg[25]_i_18_n_23\,
      CO(3) => \trunc_ln2_reg_2243_reg[25]_i_18_n_24\,
      CO(2) => \trunc_ln2_reg_2243_reg[25]_i_18_n_25\,
      CO(1) => \trunc_ln2_reg_2243_reg[25]_i_18_n_26\,
      CO(0) => \trunc_ln2_reg_2243_reg[25]_i_18_n_27\,
      DI(7 downto 0) => sub_ln263_fu_797_p2(33 downto 26),
      O(7 downto 0) => xb_4_fu_812_p2(33 downto 26),
      S(7) => \trunc_ln2_reg_2243[25]_i_20_n_20\,
      S(6) => \trunc_ln2_reg_2243[25]_i_21_n_20\,
      S(5) => \trunc_ln2_reg_2243[25]_i_22_n_20\,
      S(4) => \trunc_ln2_reg_2243[25]_i_23_n_20\,
      S(3) => \trunc_ln2_reg_2243[25]_i_24_n_20\,
      S(2) => \trunc_ln2_reg_2243[25]_i_25_n_20\,
      S(1) => \trunc_ln2_reg_2243[25]_i_26_n_20\,
      S(0) => \trunc_ln2_reg_2243[25]_i_27_n_20\
    );
\trunc_ln2_reg_2243_reg[25]_i_19\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln2_reg_2243_reg[17]_i_19_n_20\,
      CI_TOP => '0',
      CO(7) => \trunc_ln2_reg_2243_reg[25]_i_19_n_20\,
      CO(6) => \trunc_ln2_reg_2243_reg[25]_i_19_n_21\,
      CO(5) => \trunc_ln2_reg_2243_reg[25]_i_19_n_22\,
      CO(4) => \trunc_ln2_reg_2243_reg[25]_i_19_n_23\,
      CO(3) => \trunc_ln2_reg_2243_reg[25]_i_19_n_24\,
      CO(2) => \trunc_ln2_reg_2243_reg[25]_i_19_n_25\,
      CO(1) => \trunc_ln2_reg_2243_reg[25]_i_19_n_26\,
      CO(0) => \trunc_ln2_reg_2243_reg[25]_i_19_n_27\,
      DI(7 downto 0) => sext_ln263_2_fu_782_p1(32 downto 25),
      O(7 downto 0) => sub_ln263_fu_797_p2(32 downto 25),
      S(7) => \trunc_ln2_reg_2243[25]_i_28_n_20\,
      S(6) => \trunc_ln2_reg_2243[25]_i_29_n_20\,
      S(5) => \trunc_ln2_reg_2243[25]_i_30_n_20\,
      S(4) => \trunc_ln2_reg_2243[25]_i_31_n_20\,
      S(3) => \trunc_ln2_reg_2243[25]_i_32_n_20\,
      S(2) => \trunc_ln2_reg_2243[25]_i_33_n_20\,
      S(1) => \trunc_ln2_reg_2243[25]_i_34_n_20\,
      S(0) => \trunc_ln2_reg_2243[25]_i_35_n_20\
    );
\trunc_ln2_reg_2243_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_833_p20_out(41),
      Q => trunc_ln2_reg_2243(26),
      R => '0'
    );
\trunc_ln2_reg_2243_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_833_p20_out(42),
      Q => trunc_ln2_reg_2243(27),
      R => '0'
    );
\trunc_ln2_reg_2243_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_833_p20_out(43),
      Q => trunc_ln2_reg_2243(28),
      R => '0'
    );
\trunc_ln2_reg_2243_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_833_p20_out(44),
      Q => trunc_ln2_reg_2243(29),
      R => '0'
    );
\trunc_ln2_reg_2243_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_833_p20_out(17),
      Q => trunc_ln2_reg_2243(2),
      R => '0'
    );
\trunc_ln2_reg_2243_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_833_p20_out(45),
      Q => trunc_ln2_reg_2243(30),
      R => '0'
    );
\trunc_ln2_reg_2243_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_833_p20_out(46),
      Q => trunc_ln2_reg_2243(31),
      R => '0'
    );
\trunc_ln2_reg_2243_reg[31]_i_13\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln2_reg_2243_reg[31]_i_14_n_20\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_trunc_ln2_reg_2243_reg[31]_i_13_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \trunc_ln2_reg_2243_reg[31]_i_13_n_24\,
      CO(2) => \trunc_ln2_reg_2243_reg[31]_i_13_n_25\,
      CO(1) => \trunc_ln2_reg_2243_reg[31]_i_13_n_26\,
      CO(0) => \trunc_ln2_reg_2243_reg[31]_i_13_n_27\,
      DI(7 downto 4) => B"0000",
      DI(3 downto 0) => trunc_ln255_reg_2204(44 downto 41),
      O(7 downto 5) => \NLW_trunc_ln2_reg_2243_reg[31]_i_13_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => xb_4_fu_812_p2(46 downto 42),
      S(7 downto 5) => B"000",
      S(4) => \trunc_ln2_reg_2243[31]_i_15_n_20\,
      S(3) => \trunc_ln2_reg_2243[31]_i_16_n_20\,
      S(2) => \trunc_ln2_reg_2243[31]_i_17_n_20\,
      S(1) => \trunc_ln2_reg_2243[31]_i_18_n_20\,
      S(0) => \trunc_ln2_reg_2243[31]_i_19_n_20\
    );
\trunc_ln2_reg_2243_reg[31]_i_14\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln2_reg_2243_reg[25]_i_18_n_20\,
      CI_TOP => '0',
      CO(7) => \trunc_ln2_reg_2243_reg[31]_i_14_n_20\,
      CO(6) => \trunc_ln2_reg_2243_reg[31]_i_14_n_21\,
      CO(5) => \trunc_ln2_reg_2243_reg[31]_i_14_n_22\,
      CO(4) => \trunc_ln2_reg_2243_reg[31]_i_14_n_23\,
      CO(3) => \trunc_ln2_reg_2243_reg[31]_i_14_n_24\,
      CO(2) => \trunc_ln2_reg_2243_reg[31]_i_14_n_25\,
      CO(1) => \trunc_ln2_reg_2243_reg[31]_i_14_n_26\,
      CO(0) => \trunc_ln2_reg_2243_reg[31]_i_14_n_27\,
      DI(7 downto 3) => trunc_ln255_reg_2204(40 downto 36),
      DI(2) => \trunc_ln2_reg_2243_reg[31]_i_20_n_24\,
      DI(1 downto 0) => sub_ln263_fu_797_p2(35 downto 34),
      O(7 downto 0) => xb_4_fu_812_p2(41 downto 34),
      S(7) => \trunc_ln2_reg_2243[31]_i_21_n_20\,
      S(6) => \trunc_ln2_reg_2243[31]_i_22_n_20\,
      S(5) => \trunc_ln2_reg_2243[31]_i_23_n_20\,
      S(4) => \trunc_ln2_reg_2243[31]_i_24_n_20\,
      S(3) => \trunc_ln2_reg_2243[31]_i_25_n_20\,
      S(2) => \trunc_ln2_reg_2243[31]_i_26_n_20\,
      S(1) => \trunc_ln2_reg_2243[31]_i_27_n_20\,
      S(0) => \trunc_ln2_reg_2243[31]_i_28_n_20\
    );
\trunc_ln2_reg_2243_reg[31]_i_20\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln2_reg_2243_reg[25]_i_19_n_20\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_trunc_ln2_reg_2243_reg[31]_i_20_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \trunc_ln2_reg_2243_reg[31]_i_20_n_24\,
      CO(2) => \NLW_trunc_ln2_reg_2243_reg[31]_i_20_CO_UNCONNECTED\(2),
      CO(1) => \trunc_ln2_reg_2243_reg[31]_i_20_n_26\,
      CO(0) => \trunc_ln2_reg_2243_reg[31]_i_20_n_27\,
      DI(7 downto 3) => B"00000",
      DI(2) => sext_ln263_2_fu_782_p1(34),
      DI(1) => sext_ln263_2_fu_782_p1(35),
      DI(0) => sext_ln263_2_fu_782_p1(33),
      O(7 downto 3) => \NLW_trunc_ln2_reg_2243_reg[31]_i_20_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => sub_ln263_fu_797_p2(35 downto 33),
      S(7 downto 3) => B"00001",
      S(2) => \trunc_ln2_reg_2243[31]_i_29_n_20\,
      S(1) => \trunc_ln2_reg_2243[31]_i_30_n_20\,
      S(0) => \trunc_ln2_reg_2243[31]_i_31_n_20\
    );
\trunc_ln2_reg_2243_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_833_p20_out(18),
      Q => trunc_ln2_reg_2243(3),
      R => '0'
    );
\trunc_ln2_reg_2243_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_833_p20_out(19),
      Q => trunc_ln2_reg_2243(4),
      R => '0'
    );
\trunc_ln2_reg_2243_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_833_p20_out(20),
      Q => trunc_ln2_reg_2243(5),
      R => '0'
    );
\trunc_ln2_reg_2243_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_833_p20_out(21),
      Q => trunc_ln2_reg_2243(6),
      R => '0'
    );
\trunc_ln2_reg_2243_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_833_p20_out(22),
      Q => trunc_ln2_reg_2243(7),
      R => '0'
    );
\trunc_ln2_reg_2243_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_833_p20_out(23),
      Q => trunc_ln2_reg_2243(8),
      R => '0'
    );
\trunc_ln2_reg_2243_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_833_p20_out(24),
      Q => trunc_ln2_reg_2243(9),
      R => '0'
    );
\trunc_ln2_reg_2243_reg[9]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln2_reg_2243_reg[1]_i_35_n_20\,
      CI_TOP => '0',
      CO(7) => \trunc_ln2_reg_2243_reg[9]_i_18_n_20\,
      CO(6) => \trunc_ln2_reg_2243_reg[9]_i_18_n_21\,
      CO(5) => \trunc_ln2_reg_2243_reg[9]_i_18_n_22\,
      CO(4) => \trunc_ln2_reg_2243_reg[9]_i_18_n_23\,
      CO(3) => \trunc_ln2_reg_2243_reg[9]_i_18_n_24\,
      CO(2) => \trunc_ln2_reg_2243_reg[9]_i_18_n_25\,
      CO(1) => \trunc_ln2_reg_2243_reg[9]_i_18_n_26\,
      CO(0) => \trunc_ln2_reg_2243_reg[9]_i_18_n_27\,
      DI(7 downto 0) => sub_ln263_fu_797_p2(17 downto 10),
      O(7 downto 0) => xb_4_fu_812_p2(17 downto 10),
      S(7) => \trunc_ln2_reg_2243[9]_i_20_n_20\,
      S(6) => \trunc_ln2_reg_2243[9]_i_21_n_20\,
      S(5) => \trunc_ln2_reg_2243[9]_i_22_n_20\,
      S(4) => \trunc_ln2_reg_2243[9]_i_23_n_20\,
      S(3) => \trunc_ln2_reg_2243[9]_i_24_n_20\,
      S(2) => \trunc_ln2_reg_2243[9]_i_25_n_20\,
      S(1) => \trunc_ln2_reg_2243[9]_i_26_n_20\,
      S(0) => \trunc_ln2_reg_2243[9]_i_27_n_20\
    );
\trunc_ln2_reg_2243_reg[9]_i_19\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln2_reg_2243_reg[1]_i_37_n_20\,
      CI_TOP => '0',
      CO(7) => \trunc_ln2_reg_2243_reg[9]_i_19_n_20\,
      CO(6) => \trunc_ln2_reg_2243_reg[9]_i_19_n_21\,
      CO(5) => \trunc_ln2_reg_2243_reg[9]_i_19_n_22\,
      CO(4) => \trunc_ln2_reg_2243_reg[9]_i_19_n_23\,
      CO(3) => \trunc_ln2_reg_2243_reg[9]_i_19_n_24\,
      CO(2) => \trunc_ln2_reg_2243_reg[9]_i_19_n_25\,
      CO(1) => \trunc_ln2_reg_2243_reg[9]_i_19_n_26\,
      CO(0) => \trunc_ln2_reg_2243_reg[9]_i_19_n_27\,
      DI(7 downto 0) => sext_ln263_2_fu_782_p1(16 downto 9),
      O(7 downto 0) => sub_ln263_fu_797_p2(16 downto 9),
      S(7) => \trunc_ln2_reg_2243[9]_i_28_n_20\,
      S(6) => \trunc_ln2_reg_2243[9]_i_29_n_20\,
      S(5) => \trunc_ln2_reg_2243[9]_i_30_n_20\,
      S(4) => \trunc_ln2_reg_2243[9]_i_31_n_20\,
      S(3) => \trunc_ln2_reg_2243[9]_i_32_n_20\,
      S(2) => \trunc_ln2_reg_2243[9]_i_33_n_20\,
      S(1) => \trunc_ln2_reg_2243[9]_i_34_n_20\,
      S(0) => \trunc_ln2_reg_2243[9]_i_35_n_20\
    );
\trunc_ln304_reg_2308_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln285_fu_927_p1(0),
      Q => trunc_ln304_reg_2308(0),
      R => '0'
    );
\trunc_ln304_reg_2308_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln285_fu_927_p1(10),
      Q => trunc_ln304_reg_2308(10),
      R => '0'
    );
\trunc_ln304_reg_2308_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln285_fu_927_p1(11),
      Q => trunc_ln304_reg_2308(11),
      R => '0'
    );
\trunc_ln304_reg_2308_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln285_fu_927_p1(12),
      Q => trunc_ln304_reg_2308(12),
      R => '0'
    );
\trunc_ln304_reg_2308_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln285_fu_927_p1(13),
      Q => trunc_ln304_reg_2308(13),
      R => '0'
    );
\trunc_ln304_reg_2308_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln285_fu_927_p1(14),
      Q => trunc_ln304_reg_2308(14),
      R => '0'
    );
\trunc_ln304_reg_2308_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln285_fu_927_p1(15),
      Q => trunc_ln304_reg_2308(15),
      R => '0'
    );
\trunc_ln304_reg_2308_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln285_fu_927_p1(16),
      Q => trunc_ln304_reg_2308(16),
      R => '0'
    );
\trunc_ln304_reg_2308_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln285_fu_927_p1(17),
      Q => trunc_ln304_reg_2308(17),
      R => '0'
    );
\trunc_ln304_reg_2308_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln285_fu_927_p1(18),
      Q => trunc_ln304_reg_2308(18),
      R => '0'
    );
\trunc_ln304_reg_2308_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln285_fu_927_p1(19),
      Q => trunc_ln304_reg_2308(19),
      R => '0'
    );
\trunc_ln304_reg_2308_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln285_fu_927_p1(1),
      Q => trunc_ln304_reg_2308(1),
      R => '0'
    );
\trunc_ln304_reg_2308_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln285_fu_927_p1(20),
      Q => trunc_ln304_reg_2308(20),
      R => '0'
    );
\trunc_ln304_reg_2308_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln285_fu_927_p1(21),
      Q => trunc_ln304_reg_2308(21),
      R => '0'
    );
\trunc_ln304_reg_2308_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln285_fu_927_p1(22),
      Q => trunc_ln304_reg_2308(22),
      R => '0'
    );
\trunc_ln304_reg_2308_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln285_fu_927_p1(23),
      Q => trunc_ln304_reg_2308(23),
      R => '0'
    );
\trunc_ln304_reg_2308_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln285_fu_927_p1(24),
      Q => trunc_ln304_reg_2308(24),
      R => '0'
    );
\trunc_ln304_reg_2308_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln285_fu_927_p1(25),
      Q => trunc_ln304_reg_2308(25),
      R => '0'
    );
\trunc_ln304_reg_2308_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln285_fu_927_p1(26),
      Q => trunc_ln304_reg_2308(26),
      R => '0'
    );
\trunc_ln304_reg_2308_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln285_fu_927_p1(27),
      Q => trunc_ln304_reg_2308(27),
      R => '0'
    );
\trunc_ln304_reg_2308_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln285_fu_927_p1(28),
      Q => trunc_ln304_reg_2308(28),
      R => '0'
    );
\trunc_ln304_reg_2308_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln285_fu_927_p1(29),
      Q => trunc_ln304_reg_2308(29),
      R => '0'
    );
\trunc_ln304_reg_2308_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln285_fu_927_p1(2),
      Q => trunc_ln304_reg_2308(2),
      R => '0'
    );
\trunc_ln304_reg_2308_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln285_fu_927_p1(30),
      Q => trunc_ln304_reg_2308(30),
      R => '0'
    );
\trunc_ln304_reg_2308_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln285_fu_927_p1(3),
      Q => trunc_ln304_reg_2308(3),
      R => '0'
    );
\trunc_ln304_reg_2308_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln285_fu_927_p1(4),
      Q => trunc_ln304_reg_2308(4),
      R => '0'
    );
\trunc_ln304_reg_2308_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln285_fu_927_p1(5),
      Q => trunc_ln304_reg_2308(5),
      R => '0'
    );
\trunc_ln304_reg_2308_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln285_fu_927_p1(6),
      Q => trunc_ln304_reg_2308(6),
      R => '0'
    );
\trunc_ln304_reg_2308_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln285_fu_927_p1(7),
      Q => trunc_ln304_reg_2308(7),
      R => '0'
    );
\trunc_ln304_reg_2308_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln285_fu_927_p1(8),
      Q => trunc_ln304_reg_2308(8),
      R => '0'
    );
\trunc_ln304_reg_2308_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln285_fu_927_p1(9),
      Q => trunc_ln304_reg_2308(9),
      R => '0'
    );
\trunc_ln522_1_reg_2357[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => sext_ln617_fu_1398_p1(11),
      I1 => \trunc_ln522_1_reg_2357_reg[3]_i_2_n_21\,
      I2 => \trunc_ln522_1_reg_2357[2]_i_2_n_20\,
      O => select_ln624_fu_1428_p3(11)
    );
\trunc_ln522_1_reg_2357[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => sext_ln617_fu_1398_p1(12),
      I1 => \trunc_ln522_1_reg_2357_reg[3]_i_2_n_21\,
      I2 => \trunc_ln522_1_reg_2357[2]_i_2_n_20\,
      O => select_ln624_fu_1428_p3(12)
    );
\trunc_ln522_1_reg_2357[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sext_ln617_fu_1398_p1(13),
      I1 => \trunc_ln522_1_reg_2357_reg[3]_i_2_n_21\,
      I2 => \trunc_ln522_1_reg_2357[2]_i_2_n_20\,
      O => select_ln624_fu_1428_p3(13)
    );
\trunc_ln522_1_reg_2357[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEECECECECECECEC"
    )
        port map (
      I0 => sext_ln617_fu_1398_p1(14),
      I1 => sext_ln617_fu_1398_p1(15),
      I2 => sext_ln617_fu_1398_p1(13),
      I3 => sext_ln617_fu_1398_p1(11),
      I4 => \trunc_ln522_1_reg_2357[2]_i_3_n_20\,
      I5 => \trunc_ln522_1_reg_2357[2]_i_4_n_20\,
      O => \trunc_ln522_1_reg_2357[2]_i_2_n_20\
    );
\trunc_ln522_1_reg_2357[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \trunc_ln522_1_reg_2357_reg[3]_i_2_n_21\,
      I1 => sext_ln617_fu_1398_p1(12),
      O => \trunc_ln522_1_reg_2357[2]_i_3_n_20\
    );
\trunc_ln522_1_reg_2357[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE0F0FFFFFFFF"
    )
        port map (
      I0 => sext_ln617_fu_1398_p1(3),
      I1 => sext_ln617_fu_1398_p1(2),
      I2 => \trunc_ln522_1_reg_2357_reg[3]_i_2_n_21\,
      I3 => sext_ln618_fu_1370_p1(1),
      I4 => \trunc_ln522_1_reg_2357[2]_i_5_n_20\,
      I5 => \trunc_ln522_1_reg_2357[2]_i_6_n_20\,
      O => \trunc_ln522_1_reg_2357[2]_i_4_n_20\
    );
\trunc_ln522_1_reg_2357[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0E0"
    )
        port map (
      I0 => \^icmp_ln311_reg_2321_reg[0]_0\(1),
      I1 => \^icmp_ln311_reg_2321_reg[0]_0\(0),
      I2 => \trunc_ln522_1_reg_2357_reg[3]_i_2_n_21\,
      I3 => sext_ln617_fu_1398_p1(4),
      I4 => sext_ln617_fu_1398_p1(5),
      O => \trunc_ln522_1_reg_2357[2]_i_5_n_20\
    );
\trunc_ln522_1_reg_2357[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F0F1F"
    )
        port map (
      I0 => sext_ln618_fu_1370_p1(0),
      I1 => \^icmp_ln311_reg_2321_reg[0]_0\(4),
      I2 => \trunc_ln522_1_reg_2357_reg[3]_i_2_n_21\,
      I3 => \^icmp_ln311_reg_2321_reg[0]_0\(3),
      I4 => \^icmp_ln311_reg_2321_reg[0]_0\(2),
      O => \trunc_ln522_1_reg_2357[2]_i_6_n_20\
    );
\trunc_ln522_1_reg_2357[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \trunc_ln522_1_reg_2357_reg[3]_i_2_n_21\,
      I1 => sext_ln617_fu_1398_p1(14),
      I2 => sext_ln617_fu_1398_p1(15),
      O => select_ln624_fu_1428_p3(14)
    );
\trunc_ln522_1_reg_2357[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => icmp_ln311_reg_2321,
      I1 => sext_ln618_fu_1370_p1(10),
      O => \trunc_ln522_1_reg_2357[3]_i_10_n_20\
    );
\trunc_ln522_1_reg_2357[3]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nbh(14),
      O => \trunc_ln522_1_reg_2357[3]_i_11_n_20\
    );
\trunc_ln522_1_reg_2357[3]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nbh(13),
      O => \trunc_ln522_1_reg_2357[3]_i_12_n_20\
    );
\trunc_ln522_1_reg_2357[3]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nbh(12),
      O => \trunc_ln522_1_reg_2357[3]_i_13_n_20\
    );
\trunc_ln522_1_reg_2357[3]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nbh(11),
      O => \trunc_ln522_1_reg_2357[3]_i_14_n_20\
    );
\trunc_ln522_1_reg_2357[3]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nbh(10),
      O => \trunc_ln522_1_reg_2357[3]_i_15_n_20\
    );
\trunc_ln522_1_reg_2357[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln311_reg_2321,
      O => \trunc_ln522_1_reg_2357[3]_i_4_n_20\
    );
\trunc_ln522_1_reg_2357[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln618_fu_1370_p1(14),
      I1 => \trunc_ln522_1_reg_2357_reg[3]_i_3_n_22\,
      O => \trunc_ln522_1_reg_2357[3]_i_5_n_20\
    );
\trunc_ln522_1_reg_2357[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln618_fu_1370_p1(13),
      I1 => sext_ln618_fu_1370_p1(14),
      O => \trunc_ln522_1_reg_2357[3]_i_6_n_20\
    );
\trunc_ln522_1_reg_2357[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln618_fu_1370_p1(12),
      I1 => sext_ln618_fu_1370_p1(13),
      O => \trunc_ln522_1_reg_2357[3]_i_7_n_20\
    );
\trunc_ln522_1_reg_2357[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln618_fu_1370_p1(11),
      I1 => sext_ln618_fu_1370_p1(12),
      O => \trunc_ln522_1_reg_2357[3]_i_8_n_20\
    );
\trunc_ln522_1_reg_2357[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => icmp_ln311_reg_2321,
      I1 => sext_ln618_fu_1370_p1(11),
      O => \trunc_ln522_1_reg_2357[3]_i_9_n_20\
    );
\trunc_ln522_1_reg_2357_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => select_ln624_fu_1428_p3(11),
      Q => \^trunc_ln522_1_reg_2357_reg[3]_0\(0),
      R => '0'
    );
\trunc_ln522_1_reg_2357_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => select_ln624_fu_1428_p3(12),
      Q => \^trunc_ln522_1_reg_2357_reg[3]_0\(1),
      R => '0'
    );
\trunc_ln522_1_reg_2357_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => select_ln624_fu_1428_p3(13),
      Q => \^trunc_ln522_1_reg_2357_reg[3]_0\(2),
      R => '0'
    );
\trunc_ln522_1_reg_2357_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => select_ln624_fu_1428_p3(14),
      Q => \^trunc_ln522_1_reg_2357_reg[3]_0\(3),
      R => '0'
    );
\trunc_ln522_1_reg_2357_reg[3]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \nbh_reg[9]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \NLW_trunc_ln522_1_reg_2357_reg[3]_i_2_CO_UNCONNECTED\(7),
      CO(6) => \trunc_ln522_1_reg_2357_reg[3]_i_2_n_21\,
      CO(5) => \NLW_trunc_ln522_1_reg_2357_reg[3]_i_2_CO_UNCONNECTED\(5),
      CO(4) => \trunc_ln522_1_reg_2357_reg[3]_i_2_n_23\,
      CO(3) => \trunc_ln522_1_reg_2357_reg[3]_i_2_n_24\,
      CO(2) => \trunc_ln522_1_reg_2357_reg[3]_i_2_n_25\,
      CO(1) => \trunc_ln522_1_reg_2357_reg[3]_i_2_n_26\,
      CO(0) => \trunc_ln522_1_reg_2357_reg[3]_i_2_n_27\,
      DI(7 downto 6) => B"00",
      DI(5 downto 2) => sext_ln618_fu_1370_p1(14 downto 11),
      DI(1) => icmp_ln311_reg_2321,
      DI(0) => \trunc_ln522_1_reg_2357[3]_i_4_n_20\,
      O(7 downto 6) => \NLW_trunc_ln522_1_reg_2357_reg[3]_i_2_O_UNCONNECTED\(7 downto 6),
      O(5 downto 1) => sext_ln617_fu_1398_p1(15 downto 11),
      O(0) => \^icmp_ln311_reg_2321_reg[0]_0\(4),
      S(7 downto 6) => B"01",
      S(5) => \trunc_ln522_1_reg_2357[3]_i_5_n_20\,
      S(4) => \trunc_ln522_1_reg_2357[3]_i_6_n_20\,
      S(3) => \trunc_ln522_1_reg_2357[3]_i_7_n_20\,
      S(2) => \trunc_ln522_1_reg_2357[3]_i_8_n_20\,
      S(1) => \trunc_ln522_1_reg_2357[3]_i_9_n_20\,
      S(0) => \trunc_ln522_1_reg_2357[3]_i_10_n_20\
    );
\trunc_ln522_1_reg_2357_reg[3]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \nbh_reg[9]_i_3_n_20\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_trunc_ln522_1_reg_2357_reg[3]_i_3_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \trunc_ln522_1_reg_2357_reg[3]_i_3_n_22\,
      CO(4) => \NLW_trunc_ln522_1_reg_2357_reg[3]_i_3_CO_UNCONNECTED\(4),
      CO(3) => \trunc_ln522_1_reg_2357_reg[3]_i_3_n_24\,
      CO(2) => \trunc_ln522_1_reg_2357_reg[3]_i_3_n_25\,
      CO(1) => \trunc_ln522_1_reg_2357_reg[3]_i_3_n_26\,
      CO(0) => \trunc_ln522_1_reg_2357_reg[3]_i_3_n_27\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => nbh(14 downto 10),
      O(7 downto 5) => \NLW_trunc_ln522_1_reg_2357_reg[3]_i_3_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => sext_ln618_fu_1370_p1(14 downto 10),
      S(7 downto 5) => B"001",
      S(4) => \trunc_ln522_1_reg_2357[3]_i_11_n_20\,
      S(3) => \trunc_ln522_1_reg_2357[3]_i_12_n_20\,
      S(2) => \trunc_ln522_1_reg_2357[3]_i_13_n_20\,
      S(1) => \trunc_ln522_1_reg_2357[3]_i_14_n_20\,
      S(0) => \trunc_ln522_1_reg_2357[3]_i_15_n_20\
    );
\trunc_ln5_reg_2326_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln287_1_fu_1121_p1(0),
      Q => trunc_ln5_reg_2326(0),
      R => '0'
    );
\trunc_ln5_reg_2326_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln287_1_fu_1121_p1(10),
      Q => trunc_ln5_reg_2326(10),
      R => '0'
    );
\trunc_ln5_reg_2326_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln287_1_fu_1121_p1(11),
      Q => trunc_ln5_reg_2326(11),
      R => '0'
    );
\trunc_ln5_reg_2326_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln287_1_fu_1121_p1(12),
      Q => trunc_ln5_reg_2326(12),
      R => '0'
    );
\trunc_ln5_reg_2326_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln287_1_fu_1121_p1(13),
      Q => trunc_ln5_reg_2326(13),
      R => '0'
    );
\trunc_ln5_reg_2326_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln287_1_fu_1121_p1(14),
      Q => trunc_ln5_reg_2326(14),
      R => '0'
    );
\trunc_ln5_reg_2326_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln287_1_fu_1121_p1(15),
      Q => trunc_ln5_reg_2326(15),
      R => '0'
    );
\trunc_ln5_reg_2326_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln287_1_fu_1121_p1(1),
      Q => trunc_ln5_reg_2326(1),
      R => '0'
    );
\trunc_ln5_reg_2326_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln287_1_fu_1121_p1(2),
      Q => trunc_ln5_reg_2326(2),
      R => '0'
    );
\trunc_ln5_reg_2326_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln287_1_fu_1121_p1(3),
      Q => trunc_ln5_reg_2326(3),
      R => '0'
    );
\trunc_ln5_reg_2326_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln287_1_fu_1121_p1(4),
      Q => trunc_ln5_reg_2326(4),
      R => '0'
    );
\trunc_ln5_reg_2326_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln287_1_fu_1121_p1(5),
      Q => trunc_ln5_reg_2326(5),
      R => '0'
    );
\trunc_ln5_reg_2326_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln287_1_fu_1121_p1(6),
      Q => trunc_ln5_reg_2326(6),
      R => '0'
    );
\trunc_ln5_reg_2326_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln287_1_fu_1121_p1(7),
      Q => trunc_ln5_reg_2326(7),
      R => '0'
    );
\trunc_ln5_reg_2326_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln287_1_fu_1121_p1(8),
      Q => trunc_ln5_reg_2326(8),
      R => '0'
    );
\trunc_ln5_reg_2326_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => sext_ln287_1_fu_1121_p1(9),
      Q => trunc_ln5_reg_2326(9),
      R => '0'
    );
\trunc_ln8_reg_2331_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => \trunc_ln8_reg_2331_reg[3]_1\(0),
      Q => \^trunc_ln8_reg_2331_reg[3]_0\(0),
      R => '0'
    );
\trunc_ln8_reg_2331_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => \trunc_ln8_reg_2331_reg[3]_1\(1),
      Q => \^trunc_ln8_reg_2331_reg[3]_0\(1),
      R => '0'
    );
\trunc_ln8_reg_2331_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => \trunc_ln8_reg_2331_reg[3]_1\(2),
      Q => \^trunc_ln8_reg_2331_reg[3]_0\(2),
      R => '0'
    );
\trunc_ln8_reg_2331_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(3),
      D => \trunc_ln8_reg_2331_reg[3]_1\(3),
      Q => \^trunc_ln8_reg_2331_reg[3]_0\(3),
      R => '0'
    );
\xa_1_fu_278_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_60,
      Q => xa_1_fu_278_reg(0),
      R => '0'
    );
\xa_1_fu_278_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_66,
      Q => xa_1_fu_278_reg(10),
      R => '0'
    );
\xa_1_fu_278_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_65,
      Q => xa_1_fu_278_reg(11),
      R => '0'
    );
\xa_1_fu_278_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_64,
      Q => xa_1_fu_278_reg(12),
      R => '0'
    );
\xa_1_fu_278_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_63,
      Q => xa_1_fu_278_reg(13),
      R => '0'
    );
\xa_1_fu_278_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_62,
      Q => xa_1_fu_278_reg(14),
      R => '0'
    );
\xa_1_fu_278_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_61,
      Q => xa_1_fu_278_reg(15),
      R => '0'
    );
\xa_1_fu_278_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_76,
      Q => xa_1_fu_278_reg(16),
      R => '0'
    );
\xa_1_fu_278_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_75,
      Q => xa_1_fu_278_reg(17),
      R => '0'
    );
\xa_1_fu_278_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_74,
      Q => xa_1_fu_278_reg(18),
      R => '0'
    );
\xa_1_fu_278_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_73,
      Q => xa_1_fu_278_reg(19),
      R => '0'
    );
\xa_1_fu_278_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_59,
      Q => xa_1_fu_278_reg(1),
      R => '0'
    );
\xa_1_fu_278_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_72,
      Q => xa_1_fu_278_reg(20),
      R => '0'
    );
\xa_1_fu_278_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_71,
      Q => xa_1_fu_278_reg(21),
      R => '0'
    );
\xa_1_fu_278_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_70,
      Q => xa_1_fu_278_reg(22),
      R => '0'
    );
\xa_1_fu_278_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_69,
      Q => xa_1_fu_278_reg(23),
      R => '0'
    );
\xa_1_fu_278_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_84,
      Q => xa_1_fu_278_reg(24),
      R => '0'
    );
\xa_1_fu_278_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_83,
      Q => xa_1_fu_278_reg(25),
      R => '0'
    );
\xa_1_fu_278_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_82,
      Q => xa_1_fu_278_reg(26),
      R => '0'
    );
\xa_1_fu_278_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_81,
      Q => xa_1_fu_278_reg(27),
      R => '0'
    );
\xa_1_fu_278_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_80,
      Q => xa_1_fu_278_reg(28),
      R => '0'
    );
\xa_1_fu_278_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_79,
      Q => xa_1_fu_278_reg(29),
      R => '0'
    );
\xa_1_fu_278_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_58,
      Q => xa_1_fu_278_reg(2),
      R => '0'
    );
\xa_1_fu_278_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_78,
      Q => xa_1_fu_278_reg(30),
      R => '0'
    );
\xa_1_fu_278_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_77,
      Q => xa_1_fu_278_reg(31),
      R => '0'
    );
\xa_1_fu_278_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_92,
      Q => xa_1_fu_278_reg(32),
      R => '0'
    );
\xa_1_fu_278_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_91,
      Q => xa_1_fu_278_reg(33),
      R => '0'
    );
\xa_1_fu_278_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_90,
      Q => xa_1_fu_278_reg(34),
      R => '0'
    );
\xa_1_fu_278_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_89,
      Q => xa_1_fu_278_reg(35),
      R => '0'
    );
\xa_1_fu_278_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_88,
      Q => xa_1_fu_278_reg(36),
      R => '0'
    );
\xa_1_fu_278_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_87,
      Q => xa_1_fu_278_reg(37),
      R => '0'
    );
\xa_1_fu_278_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_86,
      Q => xa_1_fu_278_reg(38),
      R => '0'
    );
\xa_1_fu_278_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_85,
      Q => xa_1_fu_278_reg(39),
      R => '0'
    );
\xa_1_fu_278_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_57,
      Q => xa_1_fu_278_reg(3),
      R => '0'
    );
\xa_1_fu_278_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_99,
      Q => xa_1_fu_278_reg(40),
      R => '0'
    );
\xa_1_fu_278_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_98,
      Q => xa_1_fu_278_reg(41),
      R => '0'
    );
\xa_1_fu_278_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_97,
      Q => xa_1_fu_278_reg(42),
      R => '0'
    );
\xa_1_fu_278_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_96,
      Q => xa_1_fu_278_reg(43),
      R => '0'
    );
\xa_1_fu_278_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_95,
      Q => xa_1_fu_278_reg(44),
      R => '0'
    );
\xa_1_fu_278_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_94,
      Q => xa_1_fu_278_reg(45),
      R => '0'
    );
\xa_1_fu_278_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_93,
      Q => xa_1_fu_278_reg(46),
      R => '0'
    );
\xa_1_fu_278_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_56,
      Q => xa_1_fu_278_reg(4),
      R => '0'
    );
\xa_1_fu_278_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_55,
      Q => xa_1_fu_278_reg(5),
      R => '0'
    );
\xa_1_fu_278_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_54,
      Q => xa_1_fu_278_reg(6),
      R => '0'
    );
\xa_1_fu_278_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_53,
      Q => xa_1_fu_278_reg(7),
      R => '0'
    );
\xa_1_fu_278_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_68,
      Q => xa_1_fu_278_reg(8),
      R => '0'
    );
\xa_1_fu_278_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U60_n_67,
      Q => xa_1_fu_278_reg(9),
      R => '0'
    );
\xb_1_fu_282_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_28,
      Q => xb_1_fu_282_reg(0),
      R => '0'
    );
\xb_1_fu_282_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_34,
      Q => xb_1_fu_282_reg(10),
      R => '0'
    );
\xb_1_fu_282_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_33,
      Q => xb_1_fu_282_reg(11),
      R => '0'
    );
\xb_1_fu_282_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_32,
      Q => xb_1_fu_282_reg(12),
      R => '0'
    );
\xb_1_fu_282_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_31,
      Q => xb_1_fu_282_reg(13),
      R => '0'
    );
\xb_1_fu_282_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_30,
      Q => xb_1_fu_282_reg(14),
      R => '0'
    );
\xb_1_fu_282_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_29,
      Q => xb_1_fu_282_reg(15),
      R => '0'
    );
\xb_1_fu_282_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_44,
      Q => xb_1_fu_282_reg(16),
      R => '0'
    );
\xb_1_fu_282_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_43,
      Q => xb_1_fu_282_reg(17),
      R => '0'
    );
\xb_1_fu_282_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_42,
      Q => xb_1_fu_282_reg(18),
      R => '0'
    );
\xb_1_fu_282_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_41,
      Q => xb_1_fu_282_reg(19),
      R => '0'
    );
\xb_1_fu_282_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_27,
      Q => xb_1_fu_282_reg(1),
      R => '0'
    );
\xb_1_fu_282_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_40,
      Q => xb_1_fu_282_reg(20),
      R => '0'
    );
\xb_1_fu_282_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_39,
      Q => xb_1_fu_282_reg(21),
      R => '0'
    );
\xb_1_fu_282_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_38,
      Q => xb_1_fu_282_reg(22),
      R => '0'
    );
\xb_1_fu_282_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_37,
      Q => xb_1_fu_282_reg(23),
      R => '0'
    );
\xb_1_fu_282_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_52,
      Q => xb_1_fu_282_reg(24),
      R => '0'
    );
\xb_1_fu_282_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_51,
      Q => xb_1_fu_282_reg(25),
      R => '0'
    );
\xb_1_fu_282_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_50,
      Q => xb_1_fu_282_reg(26),
      R => '0'
    );
\xb_1_fu_282_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_49,
      Q => xb_1_fu_282_reg(27),
      R => '0'
    );
\xb_1_fu_282_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_48,
      Q => xb_1_fu_282_reg(28),
      R => '0'
    );
\xb_1_fu_282_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_47,
      Q => xb_1_fu_282_reg(29),
      R => '0'
    );
\xb_1_fu_282_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_26,
      Q => xb_1_fu_282_reg(2),
      R => '0'
    );
\xb_1_fu_282_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_46,
      Q => xb_1_fu_282_reg(30),
      R => '0'
    );
\xb_1_fu_282_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_45,
      Q => xb_1_fu_282_reg(31),
      R => '0'
    );
\xb_1_fu_282_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_60,
      Q => xb_1_fu_282_reg(32),
      R => '0'
    );
\xb_1_fu_282_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_59,
      Q => xb_1_fu_282_reg(33),
      R => '0'
    );
\xb_1_fu_282_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_58,
      Q => xb_1_fu_282_reg(34),
      R => '0'
    );
\xb_1_fu_282_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_57,
      Q => xb_1_fu_282_reg(35),
      R => '0'
    );
\xb_1_fu_282_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_56,
      Q => xb_1_fu_282_reg(36),
      R => '0'
    );
\xb_1_fu_282_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_55,
      Q => xb_1_fu_282_reg(37),
      R => '0'
    );
\xb_1_fu_282_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_54,
      Q => xb_1_fu_282_reg(38),
      R => '0'
    );
\xb_1_fu_282_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_53,
      Q => xb_1_fu_282_reg(39),
      R => '0'
    );
\xb_1_fu_282_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_25,
      Q => xb_1_fu_282_reg(3),
      R => '0'
    );
\xb_1_fu_282_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_67,
      Q => xb_1_fu_282_reg(40),
      R => '0'
    );
\xb_1_fu_282_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_66,
      Q => xb_1_fu_282_reg(41),
      R => '0'
    );
\xb_1_fu_282_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_65,
      Q => xb_1_fu_282_reg(42),
      R => '0'
    );
\xb_1_fu_282_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_64,
      Q => xb_1_fu_282_reg(43),
      R => '0'
    );
\xb_1_fu_282_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_63,
      Q => xb_1_fu_282_reg(44),
      R => '0'
    );
\xb_1_fu_282_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_62,
      Q => xb_1_fu_282_reg(45),
      R => '0'
    );
\xb_1_fu_282_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_61,
      Q => xb_1_fu_282_reg(46),
      R => '0'
    );
\xb_1_fu_282_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_24,
      Q => xb_1_fu_282_reg(4),
      R => '0'
    );
\xb_1_fu_282_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_23,
      Q => xb_1_fu_282_reg(5),
      R => '0'
    );
\xb_1_fu_282_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_22,
      Q => xb_1_fu_282_reg(6),
      R => '0'
    );
\xb_1_fu_282_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_21,
      Q => xb_1_fu_282_reg(7),
      R => '0'
    );
\xb_1_fu_282_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_36,
      Q => xb_1_fu_282_reg(8),
      R => '0'
    );
\xb_1_fu_282_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U61_n_35,
      Q => xb_1_fu_282_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_done : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    in_data_address0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    in_data_ce0 : out STD_LOGIC;
    in_data_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_address1 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    in_data_ce1 : out STD_LOGIC;
    in_data_q1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    encoded_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    encoded_ce0 : out STD_LOGIC;
    encoded_we0 : out STD_LOGIC;
    encoded_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    encoded_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    decoded_address0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    decoded_ce0 : out STD_LOGIC;
    decoded_we0 : out STD_LOGIC;
    decoded_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    decoded_address1 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    decoded_ce1 : out STD_LOGIC;
    decoded_we1 : out STD_LOGIC;
    decoded_d1 : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main : entity is "9'b000000001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main : entity is "9'b000000010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main : entity is "9'b000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main : entity is "9'b000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main : entity is "9'b000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main : entity is "9'b000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main : entity is "9'b001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main : entity is "9'b010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main : entity is "9'b100000000";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main is
  signal \<const0>\ : STD_LOGIC;
  signal accumc_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal accumd_U_n_52 : STD_LOGIC;
  signal accumd_U_n_75 : STD_LOGIC;
  signal accumd_U_n_76 : STD_LOGIC;
  signal accumd_U_n_77 : STD_LOGIC;
  signal accumd_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal accumd_ce0 : STD_LOGIC;
  signal accumd_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln217_fu_478_p2 : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal add_ln223_fu_536_p2 : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal ah1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ah2 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal al1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal al2 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \ap_CS_fsm_reg[7]_rep_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_20_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state4_0 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state6_1 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state7_2 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ap_NS_fsm12_out : STD_LOGIC;
  signal \^ap_ready\ : STD_LOGIC;
  signal ap_ready_INST_0_i_1_n_20 : STD_LOGIC;
  signal dec_ah1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dec_ah2 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal dec_al1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dec_al2 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal dec_del_bph_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dec_del_bph_ce0 : STD_LOGIC;
  signal dec_del_bph_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dec_del_bpl_U_n_20 : STD_LOGIC;
  signal dec_del_bpl_U_n_21 : STD_LOGIC;
  signal dec_del_bpl_U_n_22 : STD_LOGIC;
  signal dec_del_bpl_U_n_23 : STD_LOGIC;
  signal dec_del_bpl_U_n_24 : STD_LOGIC;
  signal dec_del_bpl_U_n_25 : STD_LOGIC;
  signal dec_del_bpl_U_n_26 : STD_LOGIC;
  signal dec_del_bpl_U_n_27 : STD_LOGIC;
  signal dec_del_bpl_U_n_28 : STD_LOGIC;
  signal dec_del_bpl_U_n_29 : STD_LOGIC;
  signal dec_del_bpl_U_n_30 : STD_LOGIC;
  signal dec_del_bpl_U_n_31 : STD_LOGIC;
  signal dec_del_bpl_U_n_32 : STD_LOGIC;
  signal dec_del_bpl_U_n_33 : STD_LOGIC;
  signal dec_del_bpl_U_n_34 : STD_LOGIC;
  signal dec_del_bpl_U_n_35 : STD_LOGIC;
  signal dec_del_bpl_U_n_36 : STD_LOGIC;
  signal dec_del_bpl_U_n_37 : STD_LOGIC;
  signal dec_del_bpl_U_n_38 : STD_LOGIC;
  signal dec_del_bpl_U_n_39 : STD_LOGIC;
  signal dec_del_bpl_U_n_40 : STD_LOGIC;
  signal dec_del_bpl_U_n_41 : STD_LOGIC;
  signal dec_del_bpl_U_n_42 : STD_LOGIC;
  signal dec_del_bpl_U_n_43 : STD_LOGIC;
  signal dec_del_bpl_U_n_44 : STD_LOGIC;
  signal dec_del_bpl_U_n_45 : STD_LOGIC;
  signal dec_del_bpl_U_n_46 : STD_LOGIC;
  signal dec_del_bpl_U_n_47 : STD_LOGIC;
  signal dec_del_bpl_U_n_48 : STD_LOGIC;
  signal dec_del_bpl_U_n_49 : STD_LOGIC;
  signal dec_del_bpl_U_n_50 : STD_LOGIC;
  signal dec_del_bpl_U_n_51 : STD_LOGIC;
  signal dec_del_bpl_ce0 : STD_LOGIC;
  signal dec_del_bpl_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dec_del_dhx_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dec_del_dhx_ce0 : STD_LOGIC;
  signal dec_del_dhx_ce1 : STD_LOGIC;
  signal dec_del_dhx_we0 : STD_LOGIC;
  signal dec_del_dhx_we1 : STD_LOGIC;
  signal dec_del_dltx_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dec_del_dltx_ce0 : STD_LOGIC;
  signal dec_del_dltx_ce1 : STD_LOGIC;
  signal dec_del_dltx_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dec_del_dltx_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dec_del_dltx_we0 : STD_LOGIC;
  signal dec_del_dltx_we1 : STD_LOGIC;
  signal dec_deth : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal dec_detl : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal dec_nbh : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal dec_nbl : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal dec_ph1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dec_ph2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dec_plt1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dec_plt2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dec_rh1 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal dec_rh2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal dec_rlt1 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal dec_rlt2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \^decoded_address1\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \^decoded_ce0\ : STD_LOGIC;
  signal delay_bph_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal delay_bph_ce0 : STD_LOGIC;
  signal delay_bpl_ce0 : STD_LOGIC;
  signal delay_bpl_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal delay_dhx_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal delay_dhx_ce0 : STD_LOGIC;
  signal delay_dhx_ce1 : STD_LOGIC;
  signal delay_dhx_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal delay_dhx_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal delay_dhx_we0 : STD_LOGIC;
  signal delay_dhx_we1 : STD_LOGIC;
  signal delay_dltx_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal delay_dltx_ce0 : STD_LOGIC;
  signal delay_dltx_ce1 : STD_LOGIC;
  signal delay_dltx_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal delay_dltx_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal delay_dltx_we0 : STD_LOGIC;
  signal delay_dltx_we1 : STD_LOGIC;
  signal deth : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal detl : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal \^encoded_d0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^encoded_we0\ : STD_LOGIC;
  signal grp_decode_fu_399_ap_start_reg : STD_LOGIC;
  signal grp_decode_fu_399_dec_ah1_o : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_decode_fu_399_dec_ah2_o : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal grp_decode_fu_399_dec_ah2_o_ap_vld : STD_LOGIC;
  signal grp_decode_fu_399_dec_al1_o : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_decode_fu_399_dec_al2_o : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal grp_decode_fu_399_dec_del_dltx_address1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_decode_fu_399_dec_del_dltx_d1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_decode_fu_399_dec_deth_o : STD_LOGIC_VECTOR ( 14 downto 4 );
  signal grp_decode_fu_399_dec_detl_o : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal grp_decode_fu_399_dec_nbh_o : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal grp_decode_fu_399_dec_nbl_o : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal grp_decode_fu_399_dec_ph1_o : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_decode_fu_399_dec_ph2_o : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_decode_fu_399_dec_plt1_o : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_decode_fu_399_dec_plt2_o : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_decode_fu_399_dec_rh1_o : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal grp_decode_fu_399_dec_rh2_o : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal grp_decode_fu_399_dec_rh2_o_ap_vld : STD_LOGIC;
  signal grp_decode_fu_399_dec_rlt1_o : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal grp_decode_fu_399_dec_rlt2_o : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal grp_decode_fu_399_ilb_table_ce0 : STD_LOGIC;
  signal grp_decode_fu_399_n_100 : STD_LOGIC;
  signal grp_decode_fu_399_n_101 : STD_LOGIC;
  signal grp_decode_fu_399_n_102 : STD_LOGIC;
  signal grp_decode_fu_399_n_103 : STD_LOGIC;
  signal grp_decode_fu_399_n_104 : STD_LOGIC;
  signal grp_decode_fu_399_n_105 : STD_LOGIC;
  signal grp_decode_fu_399_n_106 : STD_LOGIC;
  signal grp_decode_fu_399_n_107 : STD_LOGIC;
  signal grp_decode_fu_399_n_108 : STD_LOGIC;
  signal grp_decode_fu_399_n_109 : STD_LOGIC;
  signal grp_decode_fu_399_n_110 : STD_LOGIC;
  signal grp_decode_fu_399_n_111 : STD_LOGIC;
  signal grp_decode_fu_399_n_112 : STD_LOGIC;
  signal grp_decode_fu_399_n_113 : STD_LOGIC;
  signal grp_decode_fu_399_n_114 : STD_LOGIC;
  signal grp_decode_fu_399_n_115 : STD_LOGIC;
  signal grp_decode_fu_399_n_116 : STD_LOGIC;
  signal grp_decode_fu_399_n_117 : STD_LOGIC;
  signal grp_decode_fu_399_n_119 : STD_LOGIC;
  signal grp_decode_fu_399_n_27 : STD_LOGIC;
  signal grp_decode_fu_399_n_28 : STD_LOGIC;
  signal grp_decode_fu_399_n_29 : STD_LOGIC;
  signal grp_decode_fu_399_n_30 : STD_LOGIC;
  signal grp_decode_fu_399_n_31 : STD_LOGIC;
  signal grp_decode_fu_399_n_32 : STD_LOGIC;
  signal grp_decode_fu_399_n_33 : STD_LOGIC;
  signal grp_decode_fu_399_n_34 : STD_LOGIC;
  signal grp_decode_fu_399_n_35 : STD_LOGIC;
  signal grp_decode_fu_399_n_36 : STD_LOGIC;
  signal grp_decode_fu_399_n_37 : STD_LOGIC;
  signal grp_decode_fu_399_n_38 : STD_LOGIC;
  signal grp_decode_fu_399_n_521 : STD_LOGIC;
  signal grp_decode_fu_399_n_522 : STD_LOGIC;
  signal grp_decode_fu_399_n_525 : STD_LOGIC;
  signal grp_decode_fu_399_n_526 : STD_LOGIC;
  signal grp_decode_fu_399_n_527 : STD_LOGIC;
  signal grp_decode_fu_399_n_537 : STD_LOGIC;
  signal grp_decode_fu_399_n_538 : STD_LOGIC;
  signal grp_decode_fu_399_n_552 : STD_LOGIC;
  signal grp_decode_fu_399_n_553 : STD_LOGIC;
  signal grp_decode_fu_399_n_554 : STD_LOGIC;
  signal grp_decode_fu_399_n_555 : STD_LOGIC;
  signal grp_decode_fu_399_n_556 : STD_LOGIC;
  signal grp_decode_fu_399_n_557 : STD_LOGIC;
  signal grp_decode_fu_399_n_558 : STD_LOGIC;
  signal grp_decode_fu_399_n_559 : STD_LOGIC;
  signal grp_decode_fu_399_n_560 : STD_LOGIC;
  signal grp_decode_fu_399_n_561 : STD_LOGIC;
  signal grp_decode_fu_399_n_562 : STD_LOGIC;
  signal grp_decode_fu_399_n_563 : STD_LOGIC;
  signal grp_decode_fu_399_n_564 : STD_LOGIC;
  signal grp_decode_fu_399_n_565 : STD_LOGIC;
  signal grp_decode_fu_399_n_566 : STD_LOGIC;
  signal grp_decode_fu_399_n_567 : STD_LOGIC;
  signal grp_decode_fu_399_n_568 : STD_LOGIC;
  signal grp_decode_fu_399_n_569 : STD_LOGIC;
  signal grp_decode_fu_399_n_570 : STD_LOGIC;
  signal grp_decode_fu_399_n_571 : STD_LOGIC;
  signal grp_decode_fu_399_n_572 : STD_LOGIC;
  signal grp_decode_fu_399_n_573 : STD_LOGIC;
  signal grp_decode_fu_399_n_574 : STD_LOGIC;
  signal grp_decode_fu_399_n_575 : STD_LOGIC;
  signal grp_decode_fu_399_n_576 : STD_LOGIC;
  signal grp_decode_fu_399_n_577 : STD_LOGIC;
  signal grp_decode_fu_399_n_578 : STD_LOGIC;
  signal grp_decode_fu_399_n_579 : STD_LOGIC;
  signal grp_decode_fu_399_n_580 : STD_LOGIC;
  signal grp_decode_fu_399_n_581 : STD_LOGIC;
  signal grp_decode_fu_399_n_582 : STD_LOGIC;
  signal grp_decode_fu_399_n_583 : STD_LOGIC;
  signal grp_decode_fu_399_n_584 : STD_LOGIC;
  signal grp_decode_fu_399_n_585 : STD_LOGIC;
  signal grp_decode_fu_399_n_586 : STD_LOGIC;
  signal grp_decode_fu_399_n_587 : STD_LOGIC;
  signal grp_decode_fu_399_n_588 : STD_LOGIC;
  signal grp_decode_fu_399_n_589 : STD_LOGIC;
  signal grp_decode_fu_399_n_590 : STD_LOGIC;
  signal grp_decode_fu_399_n_591 : STD_LOGIC;
  signal grp_decode_fu_399_n_592 : STD_LOGIC;
  signal grp_decode_fu_399_n_593 : STD_LOGIC;
  signal grp_decode_fu_399_n_594 : STD_LOGIC;
  signal grp_decode_fu_399_n_595 : STD_LOGIC;
  signal grp_decode_fu_399_n_596 : STD_LOGIC;
  signal grp_decode_fu_399_n_597 : STD_LOGIC;
  signal grp_decode_fu_399_n_598 : STD_LOGIC;
  signal grp_decode_fu_399_n_599 : STD_LOGIC;
  signal grp_decode_fu_399_n_600 : STD_LOGIC;
  signal grp_decode_fu_399_n_601 : STD_LOGIC;
  signal grp_decode_fu_399_n_602 : STD_LOGIC;
  signal grp_decode_fu_399_n_603 : STD_LOGIC;
  signal grp_decode_fu_399_n_604 : STD_LOGIC;
  signal grp_decode_fu_399_n_605 : STD_LOGIC;
  signal grp_decode_fu_399_n_606 : STD_LOGIC;
  signal grp_decode_fu_399_n_607 : STD_LOGIC;
  signal grp_decode_fu_399_n_608 : STD_LOGIC;
  signal grp_decode_fu_399_n_609 : STD_LOGIC;
  signal grp_decode_fu_399_n_610 : STD_LOGIC;
  signal grp_decode_fu_399_n_611 : STD_LOGIC;
  signal grp_decode_fu_399_n_612 : STD_LOGIC;
  signal grp_decode_fu_399_n_613 : STD_LOGIC;
  signal grp_decode_fu_399_n_614 : STD_LOGIC;
  signal grp_decode_fu_399_n_615 : STD_LOGIC;
  signal grp_decode_fu_399_n_616 : STD_LOGIC;
  signal grp_decode_fu_399_n_617 : STD_LOGIC;
  signal grp_decode_fu_399_n_618 : STD_LOGIC;
  signal grp_decode_fu_399_n_619 : STD_LOGIC;
  signal grp_decode_fu_399_n_620 : STD_LOGIC;
  signal grp_decode_fu_399_n_621 : STD_LOGIC;
  signal grp_decode_fu_399_n_622 : STD_LOGIC;
  signal grp_decode_fu_399_n_623 : STD_LOGIC;
  signal grp_decode_fu_399_n_624 : STD_LOGIC;
  signal grp_decode_fu_399_n_625 : STD_LOGIC;
  signal grp_decode_fu_399_n_626 : STD_LOGIC;
  signal grp_decode_fu_399_n_627 : STD_LOGIC;
  signal grp_decode_fu_399_n_628 : STD_LOGIC;
  signal grp_decode_fu_399_n_629 : STD_LOGIC;
  signal grp_decode_fu_399_n_630 : STD_LOGIC;
  signal grp_decode_fu_399_n_631 : STD_LOGIC;
  signal grp_decode_fu_399_n_632 : STD_LOGIC;
  signal grp_decode_fu_399_n_633 : STD_LOGIC;
  signal grp_decode_fu_399_n_634 : STD_LOGIC;
  signal grp_decode_fu_399_n_635 : STD_LOGIC;
  signal grp_decode_fu_399_n_636 : STD_LOGIC;
  signal grp_decode_fu_399_n_637 : STD_LOGIC;
  signal grp_decode_fu_399_n_638 : STD_LOGIC;
  signal grp_decode_fu_399_n_639 : STD_LOGIC;
  signal grp_decode_fu_399_n_640 : STD_LOGIC;
  signal grp_decode_fu_399_n_641 : STD_LOGIC;
  signal grp_decode_fu_399_n_642 : STD_LOGIC;
  signal grp_decode_fu_399_n_643 : STD_LOGIC;
  signal grp_decode_fu_399_n_644 : STD_LOGIC;
  signal grp_decode_fu_399_n_645 : STD_LOGIC;
  signal grp_decode_fu_399_n_94 : STD_LOGIC;
  signal grp_decode_fu_399_n_95 : STD_LOGIC;
  signal grp_decode_fu_399_n_96 : STD_LOGIC;
  signal grp_decode_fu_399_n_97 : STD_LOGIC;
  signal grp_decode_fu_399_n_98 : STD_LOGIC;
  signal grp_decode_fu_399_n_99 : STD_LOGIC;
  signal grp_decode_fu_399_xout1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_decode_fu_399_xout2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_encode_fu_333_ah1_o : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_encode_fu_333_ah2_o : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal grp_encode_fu_333_al1_o : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_encode_fu_333_al2_o : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal grp_encode_fu_333_ap_ready : STD_LOGIC;
  signal grp_encode_fu_333_ap_start_reg : STD_LOGIC;
  signal grp_encode_fu_333_delay_dhx_address1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_encode_fu_333_delay_dhx_d1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_encode_fu_333_delay_dltx_address1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_encode_fu_333_delay_dltx_d1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_encode_fu_333_deth_o : STD_LOGIC_VECTOR ( 14 downto 4 );
  signal grp_encode_fu_333_detl_o : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal grp_encode_fu_333_h_address0 : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal grp_encode_fu_333_h_ce0 : STD_LOGIC;
  signal grp_encode_fu_333_il : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_encode_fu_333_n_188 : STD_LOGIC;
  signal grp_encode_fu_333_n_189 : STD_LOGIC;
  signal grp_encode_fu_333_n_190 : STD_LOGIC;
  signal grp_encode_fu_333_n_191 : STD_LOGIC;
  signal grp_encode_fu_333_n_192 : STD_LOGIC;
  signal grp_encode_fu_333_n_193 : STD_LOGIC;
  signal grp_encode_fu_333_n_194 : STD_LOGIC;
  signal grp_encode_fu_333_n_195 : STD_LOGIC;
  signal grp_encode_fu_333_n_196 : STD_LOGIC;
  signal grp_encode_fu_333_n_197 : STD_LOGIC;
  signal grp_encode_fu_333_n_198 : STD_LOGIC;
  signal grp_encode_fu_333_n_199 : STD_LOGIC;
  signal grp_encode_fu_333_n_200 : STD_LOGIC;
  signal grp_encode_fu_333_n_201 : STD_LOGIC;
  signal grp_encode_fu_333_n_202 : STD_LOGIC;
  signal grp_encode_fu_333_n_203 : STD_LOGIC;
  signal grp_encode_fu_333_n_204 : STD_LOGIC;
  signal grp_encode_fu_333_n_205 : STD_LOGIC;
  signal grp_encode_fu_333_n_206 : STD_LOGIC;
  signal grp_encode_fu_333_n_207 : STD_LOGIC;
  signal grp_encode_fu_333_n_208 : STD_LOGIC;
  signal grp_encode_fu_333_n_209 : STD_LOGIC;
  signal grp_encode_fu_333_n_210 : STD_LOGIC;
  signal grp_encode_fu_333_n_211 : STD_LOGIC;
  signal grp_encode_fu_333_n_217 : STD_LOGIC;
  signal grp_encode_fu_333_n_218 : STD_LOGIC;
  signal grp_encode_fu_333_n_235 : STD_LOGIC;
  signal grp_encode_fu_333_n_236 : STD_LOGIC;
  signal grp_encode_fu_333_n_237 : STD_LOGIC;
  signal grp_encode_fu_333_n_238 : STD_LOGIC;
  signal grp_encode_fu_333_n_239 : STD_LOGIC;
  signal grp_encode_fu_333_n_240 : STD_LOGIC;
  signal grp_encode_fu_333_n_241 : STD_LOGIC;
  signal grp_encode_fu_333_n_242 : STD_LOGIC;
  signal grp_encode_fu_333_n_243 : STD_LOGIC;
  signal grp_encode_fu_333_n_244 : STD_LOGIC;
  signal grp_encode_fu_333_n_245 : STD_LOGIC;
  signal grp_encode_fu_333_n_246 : STD_LOGIC;
  signal grp_encode_fu_333_n_247 : STD_LOGIC;
  signal grp_encode_fu_333_n_248 : STD_LOGIC;
  signal grp_encode_fu_333_n_249 : STD_LOGIC;
  signal grp_encode_fu_333_n_250 : STD_LOGIC;
  signal grp_encode_fu_333_n_251 : STD_LOGIC;
  signal grp_encode_fu_333_n_252 : STD_LOGIC;
  signal grp_encode_fu_333_n_253 : STD_LOGIC;
  signal grp_encode_fu_333_n_254 : STD_LOGIC;
  signal grp_encode_fu_333_n_255 : STD_LOGIC;
  signal grp_encode_fu_333_n_256 : STD_LOGIC;
  signal grp_encode_fu_333_n_258 : STD_LOGIC;
  signal grp_encode_fu_333_n_26 : STD_LOGIC;
  signal grp_encode_fu_333_n_27 : STD_LOGIC;
  signal grp_encode_fu_333_n_28 : STD_LOGIC;
  signal grp_encode_fu_333_n_29 : STD_LOGIC;
  signal grp_encode_fu_333_n_30 : STD_LOGIC;
  signal grp_encode_fu_333_n_31 : STD_LOGIC;
  signal grp_encode_fu_333_n_32 : STD_LOGIC;
  signal grp_encode_fu_333_n_33 : STD_LOGIC;
  signal grp_encode_fu_333_n_34 : STD_LOGIC;
  signal grp_encode_fu_333_n_35 : STD_LOGIC;
  signal grp_encode_fu_333_n_36 : STD_LOGIC;
  signal grp_encode_fu_333_n_37 : STD_LOGIC;
  signal grp_encode_fu_333_n_38 : STD_LOGIC;
  signal grp_encode_fu_333_n_505 : STD_LOGIC;
  signal grp_encode_fu_333_n_515 : STD_LOGIC;
  signal grp_encode_fu_333_n_516 : STD_LOGIC;
  signal grp_encode_fu_333_n_523 : STD_LOGIC;
  signal grp_encode_fu_333_n_524 : STD_LOGIC;
  signal grp_encode_fu_333_n_525 : STD_LOGIC;
  signal grp_encode_fu_333_n_544 : STD_LOGIC;
  signal grp_encode_fu_333_n_545 : STD_LOGIC;
  signal grp_encode_fu_333_n_546 : STD_LOGIC;
  signal grp_encode_fu_333_n_547 : STD_LOGIC;
  signal grp_encode_fu_333_n_548 : STD_LOGIC;
  signal grp_encode_fu_333_n_549 : STD_LOGIC;
  signal grp_encode_fu_333_n_550 : STD_LOGIC;
  signal grp_encode_fu_333_n_551 : STD_LOGIC;
  signal grp_encode_fu_333_n_552 : STD_LOGIC;
  signal grp_encode_fu_333_n_553 : STD_LOGIC;
  signal grp_encode_fu_333_n_554 : STD_LOGIC;
  signal grp_encode_fu_333_n_555 : STD_LOGIC;
  signal grp_encode_fu_333_n_556 : STD_LOGIC;
  signal grp_encode_fu_333_n_557 : STD_LOGIC;
  signal grp_encode_fu_333_n_558 : STD_LOGIC;
  signal grp_encode_fu_333_n_559 : STD_LOGIC;
  signal grp_encode_fu_333_n_560 : STD_LOGIC;
  signal grp_encode_fu_333_n_561 : STD_LOGIC;
  signal grp_encode_fu_333_n_562 : STD_LOGIC;
  signal grp_encode_fu_333_n_563 : STD_LOGIC;
  signal grp_encode_fu_333_n_564 : STD_LOGIC;
  signal grp_encode_fu_333_n_565 : STD_LOGIC;
  signal grp_encode_fu_333_n_566 : STD_LOGIC;
  signal grp_encode_fu_333_n_567 : STD_LOGIC;
  signal grp_encode_fu_333_n_568 : STD_LOGIC;
  signal grp_encode_fu_333_n_569 : STD_LOGIC;
  signal grp_encode_fu_333_n_570 : STD_LOGIC;
  signal grp_encode_fu_333_n_571 : STD_LOGIC;
  signal grp_encode_fu_333_n_572 : STD_LOGIC;
  signal grp_encode_fu_333_n_573 : STD_LOGIC;
  signal grp_encode_fu_333_n_574 : STD_LOGIC;
  signal grp_encode_fu_333_n_575 : STD_LOGIC;
  signal grp_encode_fu_333_n_576 : STD_LOGIC;
  signal grp_encode_fu_333_n_577 : STD_LOGIC;
  signal grp_encode_fu_333_n_578 : STD_LOGIC;
  signal grp_encode_fu_333_n_579 : STD_LOGIC;
  signal grp_encode_fu_333_n_580 : STD_LOGIC;
  signal grp_encode_fu_333_n_581 : STD_LOGIC;
  signal grp_encode_fu_333_n_582 : STD_LOGIC;
  signal grp_encode_fu_333_n_583 : STD_LOGIC;
  signal grp_encode_fu_333_n_584 : STD_LOGIC;
  signal grp_encode_fu_333_n_585 : STD_LOGIC;
  signal grp_encode_fu_333_n_586 : STD_LOGIC;
  signal grp_encode_fu_333_n_587 : STD_LOGIC;
  signal grp_encode_fu_333_n_588 : STD_LOGIC;
  signal grp_encode_fu_333_nbh_o : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal grp_encode_fu_333_nbl_o : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal grp_encode_fu_333_ph1_o : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_encode_fu_333_ph2_o : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_encode_fu_333_plt1_o : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_encode_fu_333_plt2_o : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_encode_fu_333_qq4_code4_table_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_encode_fu_333_rh1_o : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal grp_encode_fu_333_rh2_o : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal grp_encode_fu_333_rh2_o_ap_vld : STD_LOGIC;
  signal grp_encode_fu_333_rlt1_o : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal grp_encode_fu_333_rlt1_o_ap_vld : STD_LOGIC;
  signal grp_encode_fu_333_rlt2_o : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal grp_encode_fu_333_tqmf_address1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_filtez_fu_430_bpl_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_filtez_fu_430_dlt_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_filtez_fu_433_bpl_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_filtez_fu_433_dlt_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_reset_fu_243_accumd_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_reset_fu_243_accumd_ce0 : STD_LOGIC;
  signal grp_reset_fu_243_ap_start_reg : STD_LOGIC;
  signal grp_reset_fu_243_dec_del_bph_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_reset_fu_243_dec_del_bph_ce0 : STD_LOGIC;
  signal grp_reset_fu_243_dec_del_bph_we0 : STD_LOGIC;
  signal grp_reset_fu_243_dec_del_dhx_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_reset_fu_243_dec_del_dhx_ce0 : STD_LOGIC;
  signal grp_reset_fu_243_dec_del_dhx_we0 : STD_LOGIC;
  signal grp_reset_fu_243_n_20 : STD_LOGIC;
  signal grp_reset_fu_243_n_25 : STD_LOGIC;
  signal grp_reset_fu_243_n_26 : STD_LOGIC;
  signal grp_reset_fu_243_n_28 : STD_LOGIC;
  signal grp_reset_fu_243_n_31 : STD_LOGIC;
  signal grp_reset_fu_243_n_32 : STD_LOGIC;
  signal grp_reset_fu_243_n_50 : STD_LOGIC;
  signal grp_reset_fu_243_n_51 : STD_LOGIC;
  signal grp_reset_fu_243_n_52 : STD_LOGIC;
  signal grp_reset_fu_243_n_53 : STD_LOGIC;
  signal grp_reset_fu_243_n_54 : STD_LOGIC;
  signal grp_reset_fu_243_n_55 : STD_LOGIC;
  signal grp_reset_fu_243_n_56 : STD_LOGIC;
  signal grp_reset_fu_243_n_57 : STD_LOGIC;
  signal grp_reset_fu_243_n_59 : STD_LOGIC;
  signal grp_reset_fu_243_n_60 : STD_LOGIC;
  signal grp_reset_fu_243_n_61 : STD_LOGIC;
  signal grp_reset_fu_243_n_62 : STD_LOGIC;
  signal grp_reset_fu_243_n_63 : STD_LOGIC;
  signal grp_reset_fu_243_n_64 : STD_LOGIC;
  signal grp_reset_fu_243_tqmf_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_reset_fu_243_tqmf_ce0 : STD_LOGIC;
  signal \grp_upzero_fu_443/ap_CS_fsm_state4\ : STD_LOGIC;
  signal \grp_upzero_fu_443/ap_CS_fsm_state6\ : STD_LOGIC;
  signal \grp_upzero_fu_443/p_1_in\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \grp_upzero_fu_443/wd3_fu_274_p4\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal grp_upzero_fu_443_bli_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_upzero_fu_443_dlti_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_upzero_fu_443_dlti_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \grp_upzero_fu_452/ap_CS_fsm_state4\ : STD_LOGIC;
  signal \grp_upzero_fu_452/ap_CS_fsm_state6\ : STD_LOGIC;
  signal \grp_upzero_fu_452/p_1_in\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \grp_upzero_fu_452/wd3_fu_274_p4\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \grp_upzero_fu_461/ap_CS_fsm_state4\ : STD_LOGIC;
  signal \grp_upzero_fu_461/ap_CS_fsm_state6\ : STD_LOGIC;
  signal \grp_upzero_fu_461/p_1_in\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \grp_upzero_fu_461/wd3_fu_274_p4\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal h_ce0 : STD_LOGIC;
  signal h_q1 : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal \i_11_fu_168[0]_i_1_n_20\ : STD_LOGIC;
  signal \i_11_fu_168[5]_i_1_n_20\ : STD_LOGIC;
  signal i_11_fu_168_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal i_18_reg_597 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \i_fu_164[0]_i_1_n_20\ : STD_LOGIC;
  signal \i_fu_164[5]_i_4_n_20\ : STD_LOGIC;
  signal idx_fu_270_reg : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal il : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal il0 : STD_LOGIC;
  signal ilb_table_U_n_100 : STD_LOGIC;
  signal ilb_table_U_n_101 : STD_LOGIC;
  signal ilb_table_U_n_114 : STD_LOGIC;
  signal ilb_table_U_n_115 : STD_LOGIC;
  signal ilb_table_U_n_116 : STD_LOGIC;
  signal ilb_table_U_n_117 : STD_LOGIC;
  signal ilb_table_U_n_118 : STD_LOGIC;
  signal ilb_table_U_n_119 : STD_LOGIC;
  signal ilb_table_U_n_120 : STD_LOGIC;
  signal ilb_table_U_n_121 : STD_LOGIC;
  signal ilb_table_U_n_23 : STD_LOGIC;
  signal ilb_table_U_n_34 : STD_LOGIC;
  signal ilb_table_U_n_36 : STD_LOGIC;
  signal ilb_table_U_n_37 : STD_LOGIC;
  signal ilb_table_U_n_43 : STD_LOGIC;
  signal ilb_table_U_n_44 : STD_LOGIC;
  signal ilb_table_U_n_49 : STD_LOGIC;
  signal ilb_table_U_n_50 : STD_LOGIC;
  signal ilb_table_U_n_63 : STD_LOGIC;
  signal ilb_table_U_n_64 : STD_LOGIC;
  signal ilb_table_U_n_65 : STD_LOGIC;
  signal ilb_table_U_n_69 : STD_LOGIC;
  signal ilb_table_U_n_70 : STD_LOGIC;
  signal ilb_table_U_n_71 : STD_LOGIC;
  signal ilb_table_U_n_72 : STD_LOGIC;
  signal ilb_table_U_n_88 : STD_LOGIC;
  signal ilb_table_U_n_89 : STD_LOGIC;
  signal ilb_table_U_n_91 : STD_LOGIC;
  signal ilb_table_U_n_92 : STD_LOGIC;
  signal ilb_table_U_n_98 : STD_LOGIC;
  signal ilb_table_U_n_99 : STD_LOGIC;
  signal ilb_table_ce0 : STD_LOGIC;
  signal ilb_table_q0 : STD_LOGIC_VECTOR ( 10 downto 7 );
  signal ilb_table_q1 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \^in_data_address0\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \^in_data_ce1\ : STD_LOGIC;
  signal in_data_load_1_reg_627 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_data_load_reg_622 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal nbh : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal nbl : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ph1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ph2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal plt1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal plt2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal q00 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal qq4_code4_table_ce0 : STD_LOGIC;
  signal rh1 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal rh2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal rlt1 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal rlt2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal select_ln515_fu_1209_p3 : STD_LOGIC_VECTOR ( 14 downto 11 );
  signal select_ln515_fu_703_p3 : STD_LOGIC_VECTOR ( 14 downto 11 );
  signal sext_ln244_fu_575_p1 : STD_LOGIC_VECTOR ( 35 downto 2 );
  signal sext_ln512_fu_1165_p1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sext_ln512_fu_659_p1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sext_ln617_fu_1398_p1 : STD_LOGIC_VECTOR ( 10 downto 6 );
  signal sext_ln618_fu_778_p1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sub_ln396_fu_1949_p2 : STD_LOGIC_VECTOR ( 35 downto 34 );
  signal tqmf_U_n_118 : STD_LOGIC;
  signal tqmf_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal tqmf_ce0 : STD_LOGIC;
  signal tqmf_ce1 : STD_LOGIC;
  signal tqmf_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tqmf_q1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tqmf_we0 : STD_LOGIC;
  signal tqmf_we1 : STD_LOGIC;
  signal trunc_ln12_reg_2119 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal trunc_ln225_reg_645 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal trunc_ln522_1_reg_2357 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal trunc_ln522_2_reg_2129 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal trunc_ln8_reg_2331 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wl_code_table_U_n_58 : STD_LOGIC;
  signal wl_code_table_U_n_59 : STD_LOGIC;
  signal wl_code_table_U_n_60 : STD_LOGIC;
  signal wl_code_table_U_n_61 : STD_LOGIC;
  signal wl_code_table_U_n_62 : STD_LOGIC;
  signal wl_code_table_U_n_63 : STD_LOGIC;
  signal wl_code_table_U_n_64 : STD_LOGIC;
  signal wl_code_table_U_n_65 : STD_LOGIC;
  signal wl_code_table_U_n_66 : STD_LOGIC;
  signal wl_code_table_U_n_67 : STD_LOGIC;
  signal wl_code_table_U_n_68 : STD_LOGIC;
  signal xa2_2_fu_254_reg : STD_LOGIC_VECTOR ( 35 downto 2 );
  signal xout20 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__7\ : label is "soft_lutpair782";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \ap_CS_fsm_reg[7]\ : label is "ap_CS_fsm_reg[7]";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]_rep\ : label is "none";
  attribute ORIG_CELL_NAME of \ap_CS_fsm_reg[7]_rep\ : label is "ap_CS_fsm_reg[7]";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute SOFT_HLUTNM of ap_ready_INST_0 : label is "soft_lutpair782";
  attribute SOFT_HLUTNM of \encoded_address0[0]_INST_0\ : label is "soft_lutpair787";
  attribute SOFT_HLUTNM of \encoded_address0[1]_INST_0\ : label is "soft_lutpair787";
  attribute SOFT_HLUTNM of \encoded_address0[2]_INST_0\ : label is "soft_lutpair786";
  attribute SOFT_HLUTNM of \encoded_address0[3]_INST_0\ : label is "soft_lutpair786";
  attribute SOFT_HLUTNM of \encoded_address0[4]_INST_0\ : label is "soft_lutpair785";
  attribute SOFT_HLUTNM of \encoded_address0[5]_INST_0\ : label is "soft_lutpair785";
  attribute SOFT_HLUTNM of \i_11_fu_168[1]_i_1\ : label is "soft_lutpair783";
  attribute SOFT_HLUTNM of \i_11_fu_168[2]_i_1\ : label is "soft_lutpair783";
  attribute SOFT_HLUTNM of \i_11_fu_168[3]_i_1\ : label is "soft_lutpair780";
  attribute SOFT_HLUTNM of \i_11_fu_168[4]_i_1\ : label is "soft_lutpair780";
  attribute SOFT_HLUTNM of \i_fu_164[1]_i_1\ : label is "soft_lutpair784";
  attribute SOFT_HLUTNM of \i_fu_164[2]_i_1\ : label is "soft_lutpair784";
  attribute SOFT_HLUTNM of \i_fu_164[3]_i_1\ : label is "soft_lutpair781";
  attribute SOFT_HLUTNM of \i_fu_164[4]_i_1\ : label is "soft_lutpair781";
begin
  ap_done <= \^ap_ready\;
  ap_ready <= \^ap_ready\;
  decoded_address0(6 downto 1) <= \^decoded_address1\(6 downto 1);
  decoded_address0(0) <= \<const0>\;
  decoded_address1(6 downto 1) <= \^decoded_address1\(6 downto 1);
  decoded_address1(0) <= \<const0>\;
  decoded_ce0 <= \^decoded_ce0\;
  decoded_ce1 <= \^decoded_ce0\;
  decoded_we0 <= \^decoded_ce0\;
  decoded_we1 <= \^decoded_ce0\;
  encoded_d0(31) <= \<const0>\;
  encoded_d0(30) <= \<const0>\;
  encoded_d0(29) <= \<const0>\;
  encoded_d0(28) <= \<const0>\;
  encoded_d0(27) <= \<const0>\;
  encoded_d0(26) <= \<const0>\;
  encoded_d0(25) <= \<const0>\;
  encoded_d0(24) <= \<const0>\;
  encoded_d0(23) <= \<const0>\;
  encoded_d0(22) <= \<const0>\;
  encoded_d0(21) <= \<const0>\;
  encoded_d0(20) <= \<const0>\;
  encoded_d0(19) <= \<const0>\;
  encoded_d0(18) <= \<const0>\;
  encoded_d0(17) <= \<const0>\;
  encoded_d0(16) <= \<const0>\;
  encoded_d0(15) <= \<const0>\;
  encoded_d0(14) <= \<const0>\;
  encoded_d0(13) <= \<const0>\;
  encoded_d0(12) <= \<const0>\;
  encoded_d0(11) <= \<const0>\;
  encoded_d0(10) <= \<const0>\;
  encoded_d0(9) <= \<const0>\;
  encoded_d0(8) <= \<const0>\;
  encoded_d0(7 downto 0) <= \^encoded_d0\(7 downto 0);
  encoded_we0 <= \^encoded_we0\;
  in_data_address0(6 downto 1) <= \^in_data_address0\(6 downto 1);
  in_data_address0(0) <= \<const0>\;
  in_data_address1(6 downto 1) <= \^in_data_address0\(6 downto 1);
  in_data_address1(0) <= \<const0>\;
  in_data_ce0 <= \^in_data_ce1\;
  in_data_ce1 <= \^in_data_ce1\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
accumc_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_accumc_RAM_AUTO_1R1W
     port map (
      CEB2 => accumd_ce0,
      accumd_address0(3 downto 0) => accumd_address0(3 downto 0),
      ap_clk => ap_clk,
      d0(31) => grp_decode_fu_399_n_554,
      d0(30) => grp_decode_fu_399_n_555,
      d0(29) => grp_decode_fu_399_n_556,
      d0(28) => grp_decode_fu_399_n_557,
      d0(27) => grp_decode_fu_399_n_558,
      d0(26) => grp_decode_fu_399_n_559,
      d0(25) => grp_decode_fu_399_n_560,
      d0(24) => grp_decode_fu_399_n_561,
      d0(23) => grp_decode_fu_399_n_562,
      d0(22) => grp_decode_fu_399_n_563,
      d0(21) => grp_decode_fu_399_n_564,
      d0(20) => grp_decode_fu_399_n_565,
      d0(19) => grp_decode_fu_399_n_566,
      d0(18) => grp_decode_fu_399_n_567,
      d0(17) => grp_decode_fu_399_n_568,
      d0(16) => grp_decode_fu_399_n_569,
      d0(15) => grp_decode_fu_399_n_570,
      d0(14) => grp_decode_fu_399_n_571,
      d0(13) => grp_decode_fu_399_n_572,
      d0(12) => grp_decode_fu_399_n_573,
      d0(11) => grp_decode_fu_399_n_574,
      d0(10) => grp_decode_fu_399_n_575,
      d0(9) => grp_decode_fu_399_n_576,
      d0(8) => grp_decode_fu_399_n_577,
      d0(7) => grp_decode_fu_399_n_578,
      d0(6) => grp_decode_fu_399_n_579,
      d0(5) => grp_decode_fu_399_n_580,
      d0(4) => grp_decode_fu_399_n_581,
      d0(3) => grp_decode_fu_399_n_582,
      d0(2) => grp_decode_fu_399_n_583,
      d0(1) => grp_decode_fu_399_n_584,
      d0(0) => grp_decode_fu_399_n_585,
      p_0_in => \p_0_in__3\,
      q0(31 downto 0) => accumc_q0(31 downto 0)
    );
accumd_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_accumc_RAM_AUTO_1R1W_0
     port map (
      CEB2 => accumd_ce0,
      CO(0) => accumd_U_n_75,
      D(19 downto 0) => grp_decode_fu_399_xout2(19 downto 0),
      DI(2) => accumd_U_n_52,
      DI(1 downto 0) => sub_ln396_fu_1949_p2(35 downto 34),
      S(1) => accumd_U_n_76,
      S(0) => accumd_U_n_77,
      accumd_address0(3 downto 0) => accumd_address0(3 downto 0),
      ap_clk => ap_clk,
      d0(31) => grp_decode_fu_399_n_586,
      d0(30) => grp_decode_fu_399_n_587,
      d0(29) => grp_decode_fu_399_n_588,
      d0(28) => grp_decode_fu_399_n_589,
      d0(27) => grp_decode_fu_399_n_590,
      d0(26) => grp_decode_fu_399_n_591,
      d0(25) => grp_decode_fu_399_n_592,
      d0(24) => grp_decode_fu_399_n_593,
      d0(23) => grp_decode_fu_399_n_594,
      d0(22) => grp_decode_fu_399_n_595,
      d0(21) => grp_decode_fu_399_n_596,
      d0(20) => grp_decode_fu_399_n_597,
      d0(19) => grp_decode_fu_399_n_598,
      d0(18) => grp_decode_fu_399_n_599,
      d0(17) => grp_decode_fu_399_n_600,
      d0(16) => grp_decode_fu_399_n_601,
      d0(15) => grp_decode_fu_399_n_602,
      d0(14) => grp_decode_fu_399_n_603,
      d0(13) => grp_decode_fu_399_n_604,
      d0(12) => grp_decode_fu_399_n_605,
      d0(11) => grp_decode_fu_399_n_606,
      d0(10) => grp_decode_fu_399_n_607,
      d0(9) => grp_decode_fu_399_n_608,
      d0(8) => grp_decode_fu_399_n_609,
      d0(7) => grp_decode_fu_399_n_610,
      d0(6) => grp_decode_fu_399_n_611,
      d0(5) => grp_decode_fu_399_n_612,
      d0(4) => grp_decode_fu_399_n_613,
      d0(3) => grp_decode_fu_399_n_614,
      d0(2) => grp_decode_fu_399_n_615,
      d0(1) => grp_decode_fu_399_n_616,
      d0(0) => grp_decode_fu_399_n_617,
      p_0_in => \p_0_in__3\,
      q0(31 downto 0) => accumd_q0(31 downto 0),
      q00(31 downto 0) => q00(31 downto 0),
      xa2_2_fu_254_reg(33 downto 0) => xa2_2_fu_254_reg(35 downto 2)
    );
\ah1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_ah1_o(0),
      Q => ah1(0),
      R => grp_reset_fu_243_n_61
    );
\ah1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_ah1_o(10),
      Q => ah1(10),
      R => grp_reset_fu_243_n_61
    );
\ah1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_ah1_o(11),
      Q => ah1(11),
      R => grp_reset_fu_243_n_61
    );
\ah1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_ah1_o(12),
      Q => ah1(12),
      R => grp_reset_fu_243_n_61
    );
\ah1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_ah1_o(13),
      Q => ah1(13),
      R => grp_reset_fu_243_n_61
    );
\ah1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_ah1_o(14),
      Q => ah1(14),
      R => grp_reset_fu_243_n_61
    );
\ah1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_ah1_o(15),
      Q => ah1(15),
      R => grp_reset_fu_243_n_61
    );
\ah1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_ah1_o(1),
      Q => ah1(1),
      R => grp_reset_fu_243_n_61
    );
\ah1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_ah1_o(2),
      Q => ah1(2),
      R => grp_reset_fu_243_n_61
    );
\ah1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_ah1_o(3),
      Q => ah1(3),
      R => grp_reset_fu_243_n_61
    );
\ah1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_ah1_o(4),
      Q => ah1(4),
      R => grp_reset_fu_243_n_61
    );
\ah1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_ah1_o(5),
      Q => ah1(5),
      R => grp_reset_fu_243_n_61
    );
\ah1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_ah1_o(6),
      Q => ah1(6),
      R => grp_reset_fu_243_n_61
    );
\ah1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_ah1_o(7),
      Q => ah1(7),
      R => grp_reset_fu_243_n_61
    );
\ah1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_ah1_o(8),
      Q => ah1(8),
      R => grp_reset_fu_243_n_61
    );
\ah1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_ah1_o(9),
      Q => ah1(9),
      R => grp_reset_fu_243_n_61
    );
\ah2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_ah2_o(0),
      Q => ah2(0),
      R => grp_reset_fu_243_n_61
    );
\ah2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_ah2_o(10),
      Q => ah2(10),
      R => grp_reset_fu_243_n_61
    );
\ah2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_ah2_o(11),
      Q => ah2(11),
      R => grp_reset_fu_243_n_61
    );
\ah2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_ah2_o(12),
      Q => ah2(12),
      R => grp_reset_fu_243_n_61
    );
\ah2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_ah2_o(13),
      Q => ah2(13),
      R => grp_reset_fu_243_n_61
    );
\ah2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_ah2_o(14),
      Q => ah2(14),
      R => grp_reset_fu_243_n_61
    );
\ah2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_ah2_o(1),
      Q => ah2(1),
      R => grp_reset_fu_243_n_61
    );
\ah2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_ah2_o(2),
      Q => ah2(2),
      R => grp_reset_fu_243_n_61
    );
\ah2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_ah2_o(3),
      Q => ah2(3),
      R => grp_reset_fu_243_n_61
    );
\ah2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_ah2_o(4),
      Q => ah2(4),
      R => grp_reset_fu_243_n_61
    );
\ah2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_ah2_o(5),
      Q => ah2(5),
      R => grp_reset_fu_243_n_61
    );
\ah2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_ah2_o(6),
      Q => ah2(6),
      R => grp_reset_fu_243_n_61
    );
\ah2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_ah2_o(7),
      Q => ah2(7),
      R => grp_reset_fu_243_n_61
    );
\ah2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_ah2_o(8),
      Q => ah2(8),
      R => grp_reset_fu_243_n_61
    );
\ah2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_ah2_o(9),
      Q => ah2(9),
      R => grp_reset_fu_243_n_61
    );
\al1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_al1_o(0),
      Q => al1(0),
      R => grp_reset_fu_243_n_61
    );
\al1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_al1_o(10),
      Q => al1(10),
      R => grp_reset_fu_243_n_61
    );
\al1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_al1_o(11),
      Q => al1(11),
      R => grp_reset_fu_243_n_61
    );
\al1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_al1_o(12),
      Q => al1(12),
      R => grp_reset_fu_243_n_61
    );
\al1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_al1_o(13),
      Q => al1(13),
      R => grp_reset_fu_243_n_61
    );
\al1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_al1_o(14),
      Q => al1(14),
      R => grp_reset_fu_243_n_61
    );
\al1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_al1_o(15),
      Q => al1(15),
      R => grp_reset_fu_243_n_61
    );
\al1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_al1_o(1),
      Q => al1(1),
      R => grp_reset_fu_243_n_61
    );
\al1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_al1_o(2),
      Q => al1(2),
      R => grp_reset_fu_243_n_61
    );
\al1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_al1_o(3),
      Q => al1(3),
      R => grp_reset_fu_243_n_61
    );
\al1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_al1_o(4),
      Q => al1(4),
      R => grp_reset_fu_243_n_61
    );
\al1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_al1_o(5),
      Q => al1(5),
      R => grp_reset_fu_243_n_61
    );
\al1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_al1_o(6),
      Q => al1(6),
      R => grp_reset_fu_243_n_61
    );
\al1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_al1_o(7),
      Q => al1(7),
      R => grp_reset_fu_243_n_61
    );
\al1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_al1_o(8),
      Q => al1(8),
      R => grp_reset_fu_243_n_61
    );
\al1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_al1_o(9),
      Q => al1(9),
      R => grp_reset_fu_243_n_61
    );
\al2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_al2_o(0),
      Q => al2(0),
      R => grp_reset_fu_243_n_61
    );
\al2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_al2_o(10),
      Q => al2(10),
      R => grp_reset_fu_243_n_61
    );
\al2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_al2_o(11),
      Q => al2(11),
      R => grp_reset_fu_243_n_61
    );
\al2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_al2_o(12),
      Q => al2(12),
      R => grp_reset_fu_243_n_61
    );
\al2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_al2_o(13),
      Q => al2(13),
      R => grp_reset_fu_243_n_61
    );
\al2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_al2_o(14),
      Q => al2(14),
      R => grp_reset_fu_243_n_61
    );
\al2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_al2_o(1),
      Q => al2(1),
      R => grp_reset_fu_243_n_61
    );
\al2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_al2_o(2),
      Q => al2(2),
      R => grp_reset_fu_243_n_61
    );
\al2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_al2_o(3),
      Q => al2(3),
      R => grp_reset_fu_243_n_61
    );
\al2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_al2_o(4),
      Q => al2(4),
      R => grp_reset_fu_243_n_61
    );
\al2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_al2_o(5),
      Q => al2(5),
      R => grp_reset_fu_243_n_61
    );
\al2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_al2_o(6),
      Q => al2(6),
      R => grp_reset_fu_243_n_61
    );
\al2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_al2_o(7),
      Q => al2(7),
      R => grp_reset_fu_243_n_61
    );
\al2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_al2_o(8),
      Q => al2(8),
      R => grp_reset_fu_243_n_61
    );
\al2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_52,
      D => grp_encode_fu_333_al2_o(9),
      Q => al2(9),
      R => grp_reset_fu_243_n_61
    );
\ap_CS_fsm[0]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => ap_ready_INST_0_i_1_n_20,
      I1 => ap_CS_fsm_state6,
      I2 => ap_start,
      I3 => \ap_CS_fsm_reg_n_20_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^in_data_ce1\,
      I1 => \i_fu_164[5]_i_4_n_20\,
      I2 => \^decoded_ce0\,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_ready_INST_0_i_1_n_20,
      I1 => ap_CS_fsm_state6,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_20_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^in_data_ce1\,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_decode_fu_399_n_552,
      Q => \ap_CS_fsm_reg[7]_rep_n_20\,
      R => ap_rst
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => \^decoded_ce0\,
      R => ap_rst
    );
ap_idle_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_20_[0]\,
      I1 => ap_start,
      O => ap_idle
    );
ap_ready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => ap_ready_INST_0_i_1_n_20,
      O => \^ap_ready\
    );
ap_ready_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => i_11_fu_168_reg(0),
      I1 => i_11_fu_168_reg(1),
      I2 => i_11_fu_168_reg(4),
      I3 => i_11_fu_168_reg(5),
      I4 => i_11_fu_168_reg(3),
      I5 => i_11_fu_168_reg(2),
      O => ap_ready_INST_0_i_1_n_20
    );
\dec_ah1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_32,
      D => grp_decode_fu_399_dec_ah1_o(0),
      Q => dec_ah1(0),
      R => grp_reset_fu_243_n_57
    );
\dec_ah1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_32,
      D => grp_decode_fu_399_dec_ah1_o(10),
      Q => dec_ah1(10),
      R => grp_reset_fu_243_n_57
    );
\dec_ah1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_32,
      D => grp_decode_fu_399_dec_ah1_o(11),
      Q => dec_ah1(11),
      R => grp_reset_fu_243_n_57
    );
\dec_ah1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_32,
      D => grp_decode_fu_399_dec_ah1_o(12),
      Q => dec_ah1(12),
      R => grp_reset_fu_243_n_57
    );
\dec_ah1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_32,
      D => grp_decode_fu_399_dec_ah1_o(13),
      Q => dec_ah1(13),
      R => grp_reset_fu_243_n_57
    );
\dec_ah1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_32,
      D => grp_decode_fu_399_dec_ah1_o(14),
      Q => dec_ah1(14),
      R => grp_reset_fu_243_n_57
    );
\dec_ah1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_32,
      D => grp_decode_fu_399_dec_ah1_o(15),
      Q => dec_ah1(15),
      R => grp_reset_fu_243_n_57
    );
\dec_ah1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_32,
      D => grp_decode_fu_399_dec_ah1_o(1),
      Q => dec_ah1(1),
      R => grp_reset_fu_243_n_57
    );
\dec_ah1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_32,
      D => grp_decode_fu_399_dec_ah1_o(2),
      Q => dec_ah1(2),
      R => grp_reset_fu_243_n_57
    );
\dec_ah1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_32,
      D => grp_decode_fu_399_dec_ah1_o(3),
      Q => dec_ah1(3),
      R => grp_reset_fu_243_n_57
    );
\dec_ah1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_32,
      D => grp_decode_fu_399_dec_ah1_o(4),
      Q => dec_ah1(4),
      R => grp_reset_fu_243_n_57
    );
\dec_ah1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_32,
      D => grp_decode_fu_399_dec_ah1_o(5),
      Q => dec_ah1(5),
      R => grp_reset_fu_243_n_57
    );
\dec_ah1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_32,
      D => grp_decode_fu_399_dec_ah1_o(6),
      Q => dec_ah1(6),
      R => grp_reset_fu_243_n_57
    );
\dec_ah1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_32,
      D => grp_decode_fu_399_dec_ah1_o(7),
      Q => dec_ah1(7),
      R => grp_reset_fu_243_n_57
    );
\dec_ah1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_32,
      D => grp_decode_fu_399_dec_ah1_o(8),
      Q => dec_ah1(8),
      R => grp_reset_fu_243_n_57
    );
\dec_ah1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_32,
      D => grp_decode_fu_399_dec_ah1_o(9),
      Q => dec_ah1(9),
      R => grp_reset_fu_243_n_57
    );
\dec_ah2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_32,
      D => grp_decode_fu_399_dec_ah2_o(0),
      Q => dec_ah2(0),
      R => grp_reset_fu_243_n_57
    );
\dec_ah2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_32,
      D => grp_decode_fu_399_dec_ah2_o(10),
      Q => dec_ah2(10),
      R => grp_reset_fu_243_n_57
    );
\dec_ah2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_32,
      D => grp_decode_fu_399_dec_ah2_o(11),
      Q => dec_ah2(11),
      R => grp_reset_fu_243_n_57
    );
\dec_ah2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_32,
      D => grp_decode_fu_399_dec_ah2_o(12),
      Q => dec_ah2(12),
      R => grp_reset_fu_243_n_57
    );
\dec_ah2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_32,
      D => grp_decode_fu_399_dec_ah2_o(13),
      Q => dec_ah2(13),
      R => grp_reset_fu_243_n_57
    );
\dec_ah2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_32,
      D => grp_decode_fu_399_dec_ah2_o(14),
      Q => dec_ah2(14),
      R => grp_reset_fu_243_n_57
    );
\dec_ah2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_32,
      D => grp_decode_fu_399_dec_ah2_o(1),
      Q => dec_ah2(1),
      R => grp_reset_fu_243_n_57
    );
\dec_ah2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_32,
      D => grp_decode_fu_399_dec_ah2_o(2),
      Q => dec_ah2(2),
      R => grp_reset_fu_243_n_57
    );
\dec_ah2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_32,
      D => grp_decode_fu_399_dec_ah2_o(3),
      Q => dec_ah2(3),
      R => grp_reset_fu_243_n_57
    );
\dec_ah2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_32,
      D => grp_decode_fu_399_dec_ah2_o(4),
      Q => dec_ah2(4),
      R => grp_reset_fu_243_n_57
    );
\dec_ah2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_32,
      D => grp_decode_fu_399_dec_ah2_o(5),
      Q => dec_ah2(5),
      R => grp_reset_fu_243_n_57
    );
\dec_ah2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_32,
      D => grp_decode_fu_399_dec_ah2_o(6),
      Q => dec_ah2(6),
      R => grp_reset_fu_243_n_57
    );
\dec_ah2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_32,
      D => grp_decode_fu_399_dec_ah2_o(7),
      Q => dec_ah2(7),
      R => grp_reset_fu_243_n_57
    );
\dec_ah2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_32,
      D => grp_decode_fu_399_dec_ah2_o(8),
      Q => dec_ah2(8),
      R => grp_reset_fu_243_n_57
    );
\dec_ah2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_32,
      D => grp_decode_fu_399_dec_ah2_o(9),
      Q => dec_ah2(9),
      R => grp_reset_fu_243_n_57
    );
\dec_al1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_al1_o(0),
      Q => dec_al1(0),
      R => grp_reset_fu_243_n_64
    );
\dec_al1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_al1_o(10),
      Q => dec_al1(10),
      R => grp_reset_fu_243_n_64
    );
\dec_al1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_al1_o(11),
      Q => dec_al1(11),
      R => grp_reset_fu_243_n_64
    );
\dec_al1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_al1_o(12),
      Q => dec_al1(12),
      R => grp_reset_fu_243_n_64
    );
\dec_al1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_al1_o(13),
      Q => dec_al1(13),
      R => grp_reset_fu_243_n_64
    );
\dec_al1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_al1_o(14),
      Q => dec_al1(14),
      R => grp_reset_fu_243_n_64
    );
\dec_al1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_al1_o(15),
      Q => dec_al1(15),
      R => grp_reset_fu_243_n_64
    );
\dec_al1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_al1_o(1),
      Q => dec_al1(1),
      R => grp_reset_fu_243_n_64
    );
\dec_al1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_al1_o(2),
      Q => dec_al1(2),
      R => grp_reset_fu_243_n_64
    );
\dec_al1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_al1_o(3),
      Q => dec_al1(3),
      R => grp_reset_fu_243_n_64
    );
\dec_al1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_al1_o(4),
      Q => dec_al1(4),
      R => grp_reset_fu_243_n_64
    );
\dec_al1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_al1_o(5),
      Q => dec_al1(5),
      R => grp_reset_fu_243_n_64
    );
\dec_al1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_al1_o(6),
      Q => dec_al1(6),
      R => grp_reset_fu_243_n_64
    );
\dec_al1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_al1_o(7),
      Q => dec_al1(7),
      R => grp_reset_fu_243_n_64
    );
\dec_al1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_al1_o(8),
      Q => dec_al1(8),
      R => grp_reset_fu_243_n_64
    );
\dec_al1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_al1_o(9),
      Q => dec_al1(9),
      R => grp_reset_fu_243_n_64
    );
\dec_al2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_al2_o(0),
      Q => dec_al2(0),
      R => grp_reset_fu_243_n_64
    );
\dec_al2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_al2_o(10),
      Q => dec_al2(10),
      R => grp_reset_fu_243_n_64
    );
\dec_al2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_al2_o(11),
      Q => dec_al2(11),
      R => grp_reset_fu_243_n_64
    );
\dec_al2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_al2_o(12),
      Q => dec_al2(12),
      R => grp_reset_fu_243_n_64
    );
\dec_al2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_al2_o(13),
      Q => dec_al2(13),
      R => grp_reset_fu_243_n_64
    );
\dec_al2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_al2_o(14),
      Q => dec_al2(14),
      R => grp_reset_fu_243_n_64
    );
\dec_al2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_al2_o(1),
      Q => dec_al2(1),
      R => grp_reset_fu_243_n_64
    );
\dec_al2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_al2_o(2),
      Q => dec_al2(2),
      R => grp_reset_fu_243_n_64
    );
\dec_al2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_al2_o(3),
      Q => dec_al2(3),
      R => grp_reset_fu_243_n_64
    );
\dec_al2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_al2_o(4),
      Q => dec_al2(4),
      R => grp_reset_fu_243_n_64
    );
\dec_al2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_al2_o(5),
      Q => dec_al2(5),
      R => grp_reset_fu_243_n_64
    );
\dec_al2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_al2_o(6),
      Q => dec_al2(6),
      R => grp_reset_fu_243_n_64
    );
\dec_al2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_al2_o(7),
      Q => dec_al2(7),
      R => grp_reset_fu_243_n_64
    );
\dec_al2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_al2_o(8),
      Q => dec_al2(8),
      R => grp_reset_fu_243_n_64
    );
\dec_al2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_al2_o(9),
      Q => dec_al2(9),
      R => grp_reset_fu_243_n_64
    );
dec_del_bph_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_bpl_RAM_AUTO_1R1W
     port map (
      E(0) => dec_del_bph_ce0,
      Q(31 downto 0) => dec_del_bph_q0(31 downto 0),
      ap_clk => ap_clk,
      bli_q0(29) => grp_upzero_fu_443_bli_q0(31),
      bli_q0(28 downto 23) => grp_upzero_fu_443_bli_q0(29 downto 24),
      bli_q0(22 downto 0) => grp_upzero_fu_443_bli_q0(22 downto 0),
      d0(31) => dec_del_bpl_U_n_20,
      d0(30) => dec_del_bpl_U_n_21,
      d0(29) => dec_del_bpl_U_n_22,
      d0(28) => dec_del_bpl_U_n_23,
      d0(27) => dec_del_bpl_U_n_24,
      d0(26) => dec_del_bpl_U_n_25,
      d0(25) => dec_del_bpl_U_n_26,
      d0(24) => dec_del_bpl_U_n_27,
      d0(23) => dec_del_bpl_U_n_28,
      d0(22) => dec_del_bpl_U_n_29,
      d0(21) => dec_del_bpl_U_n_30,
      d0(20) => dec_del_bpl_U_n_31,
      d0(19) => dec_del_bpl_U_n_32,
      d0(18) => dec_del_bpl_U_n_33,
      d0(17) => dec_del_bpl_U_n_34,
      d0(16) => dec_del_bpl_U_n_35,
      d0(15) => dec_del_bpl_U_n_36,
      d0(14) => dec_del_bpl_U_n_37,
      d0(13) => dec_del_bpl_U_n_38,
      d0(12) => dec_del_bpl_U_n_39,
      d0(11) => dec_del_bpl_U_n_40,
      d0(10) => dec_del_bpl_U_n_41,
      d0(9) => dec_del_bpl_U_n_42,
      d0(8) => dec_del_bpl_U_n_43,
      d0(7) => dec_del_bpl_U_n_44,
      d0(6) => dec_del_bpl_U_n_45,
      d0(5) => dec_del_bpl_U_n_46,
      d0(4) => dec_del_bpl_U_n_47,
      d0(3) => dec_del_bpl_U_n_48,
      d0(2) => dec_del_bpl_U_n_49,
      d0(1) => dec_del_bpl_U_n_50,
      d0(0) => dec_del_bpl_U_n_51,
      dec_del_bph_address0(2 downto 0) => dec_del_bph_address0(2 downto 0),
      grp_filtez_fu_433_bpl_q0(31 downto 0) => grp_filtez_fu_433_bpl_q0(31 downto 0),
      p_0_in => \p_0_in__2\,
      \ram_reg_0_7_0_0_i_6__1\(1) => ap_CS_fsm_state6_1,
      \ram_reg_0_7_0_0_i_6__1\(0) => ap_CS_fsm_state4_0,
      \ram_reg_0_7_14_14_i_3__1\(31 downto 0) => dec_del_bpl_q0(31 downto 0)
    );
dec_del_bpl_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_bpl_RAM_AUTO_1R1W_1
     port map (
      E(0) => dec_del_bpl_ce0,
      Q(31 downto 0) => dec_del_bpl_q0(31 downto 0),
      S(5) => grp_decode_fu_399_n_96,
      S(4) => grp_decode_fu_399_n_97,
      S(3) => grp_decode_fu_399_n_98,
      S(2) => grp_decode_fu_399_n_99,
      S(1) => grp_decode_fu_399_n_100,
      S(0) => grp_decode_fu_399_n_101,
      ap_clk => ap_clk,
      bli_q0(29) => grp_upzero_fu_443_bli_q0(31),
      bli_q0(28 downto 23) => grp_upzero_fu_443_bli_q0(29 downto 24),
      bli_q0(22 downto 0) => grp_upzero_fu_443_bli_q0(22 downto 0),
      d0(31) => dec_del_bpl_U_n_20,
      d0(30) => dec_del_bpl_U_n_21,
      d0(29) => dec_del_bpl_U_n_22,
      d0(28) => dec_del_bpl_U_n_23,
      d0(27) => dec_del_bpl_U_n_24,
      d0(26) => dec_del_bpl_U_n_25,
      d0(25) => dec_del_bpl_U_n_26,
      d0(24) => dec_del_bpl_U_n_27,
      d0(23) => dec_del_bpl_U_n_28,
      d0(22) => dec_del_bpl_U_n_29,
      d0(21) => dec_del_bpl_U_n_30,
      d0(20) => dec_del_bpl_U_n_31,
      d0(19) => dec_del_bpl_U_n_32,
      d0(18) => dec_del_bpl_U_n_33,
      d0(17) => dec_del_bpl_U_n_34,
      d0(16) => dec_del_bpl_U_n_35,
      d0(15) => dec_del_bpl_U_n_36,
      d0(14) => dec_del_bpl_U_n_37,
      d0(13) => dec_del_bpl_U_n_38,
      d0(12) => dec_del_bpl_U_n_39,
      d0(11) => dec_del_bpl_U_n_40,
      d0(10) => dec_del_bpl_U_n_41,
      d0(9) => dec_del_bpl_U_n_42,
      d0(8) => dec_del_bpl_U_n_43,
      d0(7) => dec_del_bpl_U_n_44,
      d0(6) => dec_del_bpl_U_n_45,
      d0(5) => dec_del_bpl_U_n_46,
      d0(4) => dec_del_bpl_U_n_47,
      d0(3) => dec_del_bpl_U_n_48,
      d0(2) => dec_del_bpl_U_n_49,
      d0(1) => dec_del_bpl_U_n_50,
      d0(0) => dec_del_bpl_U_n_51,
      p_0_in => \p_0_in__1\,
      \q0_reg[29]_0\(23 downto 0) => \grp_upzero_fu_443/wd3_fu_274_p4\(31 downto 8),
      \q0_reg[31]_0\ => grp_decode_fu_399_n_527,
      \q0_reg[31]_1\ => grp_decode_fu_399_n_537,
      \q0_reg[31]_2\ => grp_decode_fu_399_n_538,
      \q0_reg[31]_3\(0) => ap_CS_fsm_state8,
      \ram_reg_0_7_0_0_i_6__1_0\(0) => ap_CS_fsm_state6_1,
      ram_reg_0_7_14_14_i_1_0(7) => grp_decode_fu_399_n_102,
      ram_reg_0_7_14_14_i_1_0(6) => grp_decode_fu_399_n_103,
      ram_reg_0_7_14_14_i_1_0(5) => grp_decode_fu_399_n_104,
      ram_reg_0_7_14_14_i_1_0(4) => grp_decode_fu_399_n_105,
      ram_reg_0_7_14_14_i_1_0(3) => grp_decode_fu_399_n_106,
      ram_reg_0_7_14_14_i_1_0(2) => grp_decode_fu_399_n_107,
      ram_reg_0_7_14_14_i_1_0(1) => grp_decode_fu_399_n_108,
      ram_reg_0_7_14_14_i_1_0(0) => grp_decode_fu_399_n_109,
      \ram_reg_0_7_14_14_i_3__1_0\(31 downto 0) => dec_del_bph_q0(31 downto 0),
      ram_reg_0_7_22_22_i_1_0(7) => grp_decode_fu_399_n_110,
      ram_reg_0_7_22_22_i_1_0(6) => grp_decode_fu_399_n_111,
      ram_reg_0_7_22_22_i_1_0(5) => grp_decode_fu_399_n_112,
      ram_reg_0_7_22_22_i_1_0(4) => grp_decode_fu_399_n_113,
      ram_reg_0_7_22_22_i_1_0(3) => grp_decode_fu_399_n_114,
      ram_reg_0_7_22_22_i_1_0(2) => grp_decode_fu_399_n_115,
      ram_reg_0_7_22_22_i_1_0(1) => grp_decode_fu_399_n_116,
      ram_reg_0_7_22_22_i_1_0(0) => grp_decode_fu_399_n_117,
      ram_reg_0_7_30_30_i_1_0(1) => grp_decode_fu_399_n_94,
      ram_reg_0_7_30_30_i_1_0(0) => grp_decode_fu_399_n_95,
      \ram_reg_0_7_6_6_i_2__1_0\(0) => \grp_upzero_fu_443/ap_CS_fsm_state4\
    );
dec_del_dhx_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_dltx_RAM_AUTO_1R1W
     port map (
      A(15 downto 0) => grp_filtez_fu_433_dlt_q0(15 downto 0),
      ADDRARDADDR(2 downto 0) => grp_decode_fu_399_dec_del_dltx_address1(2 downto 0),
      ADDRBWRADDR(2 downto 0) => dec_del_dhx_address0(2 downto 0),
      D(15 downto 0) => \grp_upzero_fu_443/p_1_in\(15 downto 0),
      DINADIN(15 downto 0) => grp_decode_fu_399_dec_del_dltx_d1(15 downto 0),
      DINBDIN(15) => grp_decode_fu_399_n_618,
      DINBDIN(14) => grp_decode_fu_399_n_619,
      DINBDIN(13) => grp_decode_fu_399_n_620,
      DINBDIN(12) => grp_decode_fu_399_n_621,
      DINBDIN(11) => grp_decode_fu_399_n_622,
      DINBDIN(10) => grp_decode_fu_399_n_623,
      DINBDIN(9) => grp_decode_fu_399_n_624,
      DINBDIN(8) => grp_decode_fu_399_n_625,
      DINBDIN(7) => grp_decode_fu_399_n_626,
      DINBDIN(6) => grp_decode_fu_399_n_627,
      DINBDIN(5) => grp_decode_fu_399_n_628,
      DINBDIN(4) => grp_decode_fu_399_n_629,
      DINBDIN(3) => grp_decode_fu_399_n_630,
      DINBDIN(2) => grp_decode_fu_399_n_631,
      DINBDIN(1) => grp_decode_fu_399_n_632,
      DINBDIN(0) => grp_decode_fu_399_n_633,
      DOUTADOUT(15 downto 0) => dec_del_dltx_q1(15 downto 0),
      DOUTBDOUT(15 downto 0) => dec_del_dltx_q0(15 downto 0),
      Q(0) => \grp_upzero_fu_443/ap_CS_fsm_state6\,
      WEA(0) => dec_del_dhx_we1,
      WEBWE(0) => dec_del_dhx_we0,
      ap_clk => ap_clk,
      dec_del_dhx_ce0 => dec_del_dhx_ce0,
      dec_del_dhx_ce1 => dec_del_dhx_ce1,
      ram_reg_bram_0_0(15 downto 0) => grp_upzero_fu_443_dlti_q0(15 downto 0),
      ram_reg_bram_0_1(15 downto 0) => grp_upzero_fu_443_dlti_q1(15 downto 0),
      \reg_180_reg[15]\(1) => ap_CS_fsm_state6_1,
      \reg_180_reg[15]\(0) => ap_CS_fsm_state4_0
    );
dec_del_dltx_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_dltx_RAM_AUTO_1R1W_2
     port map (
      ADDRARDADDR(2 downto 0) => grp_decode_fu_399_dec_del_dltx_address1(2 downto 0),
      ADDRBWRADDR(2 downto 0) => dec_del_dltx_address0(2 downto 0),
      DINADIN(15 downto 0) => grp_decode_fu_399_dec_del_dltx_d1(15 downto 0),
      DINBDIN(15) => grp_decode_fu_399_n_618,
      DINBDIN(14) => grp_decode_fu_399_n_619,
      DINBDIN(13) => grp_decode_fu_399_n_620,
      DINBDIN(12) => grp_decode_fu_399_n_621,
      DINBDIN(11) => grp_decode_fu_399_n_622,
      DINBDIN(10) => grp_decode_fu_399_n_623,
      DINBDIN(9) => grp_decode_fu_399_n_624,
      DINBDIN(8) => grp_decode_fu_399_n_625,
      DINBDIN(7) => grp_decode_fu_399_n_626,
      DINBDIN(6) => grp_decode_fu_399_n_627,
      DINBDIN(5) => grp_decode_fu_399_n_628,
      DINBDIN(4) => grp_decode_fu_399_n_629,
      DINBDIN(3) => grp_decode_fu_399_n_630,
      DINBDIN(2) => grp_decode_fu_399_n_631,
      DINBDIN(1) => grp_decode_fu_399_n_632,
      DINBDIN(0) => grp_decode_fu_399_n_633,
      DOUTADOUT(15 downto 0) => dec_del_dltx_q1(15 downto 0),
      DOUTBDOUT(15 downto 0) => dec_del_dltx_q0(15 downto 0),
      WEA(0) => dec_del_dltx_we1,
      WEBWE(0) => dec_del_dltx_we0,
      ap_clk => ap_clk,
      dec_del_dltx_ce0 => dec_del_dltx_ce0,
      dec_del_dltx_ce1 => dec_del_dltx_ce1
    );
\dec_deth_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_deth_o(10),
      Q => dec_deth(10),
      R => grp_decode_fu_399_n_521
    );
\dec_deth_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_deth_o(11),
      Q => dec_deth(11),
      R => grp_decode_fu_399_n_521
    );
\dec_deth_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_deth_o(12),
      Q => dec_deth(12),
      R => grp_decode_fu_399_n_521
    );
\dec_deth_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_deth_o(13),
      Q => dec_deth(13),
      R => grp_decode_fu_399_n_521
    );
\dec_deth_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_deth_o(14),
      Q => dec_deth(14),
      R => grp_decode_fu_399_n_521
    );
\dec_deth_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_n_525,
      Q => dec_deth(3),
      R => '0'
    );
\dec_deth_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_deth_o(4),
      Q => dec_deth(4),
      R => grp_decode_fu_399_n_521
    );
\dec_deth_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_deth_o(5),
      Q => dec_deth(5),
      R => grp_decode_fu_399_n_521
    );
\dec_deth_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_deth_o(6),
      Q => dec_deth(6),
      R => grp_decode_fu_399_n_521
    );
\dec_deth_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_deth_o(7),
      Q => dec_deth(7),
      R => grp_decode_fu_399_n_521
    );
\dec_deth_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_deth_o(8),
      Q => dec_deth(8),
      R => grp_decode_fu_399_n_521
    );
\dec_deth_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_deth_o(9),
      Q => dec_deth(9),
      R => grp_decode_fu_399_n_521
    );
\dec_detl_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_detl_o(10),
      Q => dec_detl(10),
      R => grp_decode_fu_399_n_521
    );
\dec_detl_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_detl_o(11),
      Q => dec_detl(11),
      R => grp_decode_fu_399_n_521
    );
\dec_detl_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_detl_o(12),
      Q => dec_detl(12),
      R => grp_decode_fu_399_n_521
    );
\dec_detl_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_detl_o(13),
      Q => dec_detl(13),
      R => grp_decode_fu_399_n_521
    );
\dec_detl_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_detl_o(14),
      Q => dec_detl(14),
      R => grp_decode_fu_399_n_521
    );
\dec_detl_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_detl_o(3),
      Q => dec_detl(3),
      R => grp_decode_fu_399_n_521
    );
\dec_detl_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_detl_o(4),
      Q => dec_detl(4),
      R => grp_decode_fu_399_n_521
    );
\dec_detl_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_n_526,
      Q => dec_detl(5),
      R => '0'
    );
\dec_detl_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_detl_o(6),
      Q => dec_detl(6),
      R => grp_decode_fu_399_n_521
    );
\dec_detl_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_detl_o(7),
      Q => dec_detl(7),
      R => grp_decode_fu_399_n_521
    );
\dec_detl_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_detl_o(8),
      Q => dec_detl(8),
      R => grp_decode_fu_399_n_521
    );
\dec_detl_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_detl_o(9),
      Q => dec_detl(9),
      R => grp_decode_fu_399_n_521
    );
\dec_nbh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_50,
      D => grp_decode_fu_399_dec_nbh_o(0),
      Q => dec_nbh(0),
      R => grp_reset_fu_243_n_60
    );
\dec_nbh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_50,
      D => grp_decode_fu_399_dec_nbh_o(10),
      Q => dec_nbh(10),
      R => grp_reset_fu_243_n_60
    );
\dec_nbh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_50,
      D => grp_decode_fu_399_dec_nbh_o(11),
      Q => dec_nbh(11),
      R => grp_reset_fu_243_n_60
    );
\dec_nbh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_50,
      D => grp_decode_fu_399_dec_nbh_o(12),
      Q => dec_nbh(12),
      R => grp_reset_fu_243_n_60
    );
\dec_nbh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_50,
      D => grp_decode_fu_399_dec_nbh_o(13),
      Q => dec_nbh(13),
      R => grp_reset_fu_243_n_60
    );
\dec_nbh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_50,
      D => grp_decode_fu_399_dec_nbh_o(14),
      Q => dec_nbh(14),
      R => grp_reset_fu_243_n_60
    );
\dec_nbh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_50,
      D => grp_decode_fu_399_dec_nbh_o(1),
      Q => dec_nbh(1),
      R => grp_reset_fu_243_n_60
    );
\dec_nbh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_50,
      D => grp_decode_fu_399_dec_nbh_o(2),
      Q => dec_nbh(2),
      R => grp_reset_fu_243_n_60
    );
\dec_nbh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_50,
      D => grp_decode_fu_399_dec_nbh_o(3),
      Q => dec_nbh(3),
      R => grp_reset_fu_243_n_60
    );
\dec_nbh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_50,
      D => grp_decode_fu_399_dec_nbh_o(4),
      Q => dec_nbh(4),
      R => grp_reset_fu_243_n_60
    );
\dec_nbh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_50,
      D => grp_decode_fu_399_dec_nbh_o(5),
      Q => dec_nbh(5),
      R => grp_reset_fu_243_n_60
    );
\dec_nbh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_50,
      D => grp_decode_fu_399_dec_nbh_o(6),
      Q => dec_nbh(6),
      R => grp_reset_fu_243_n_60
    );
\dec_nbh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_50,
      D => grp_decode_fu_399_dec_nbh_o(7),
      Q => dec_nbh(7),
      R => grp_reset_fu_243_n_60
    );
\dec_nbh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_50,
      D => grp_decode_fu_399_dec_nbh_o(8),
      Q => dec_nbh(8),
      R => grp_reset_fu_243_n_60
    );
\dec_nbh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_50,
      D => grp_decode_fu_399_dec_nbh_o(9),
      Q => dec_nbh(9),
      R => grp_reset_fu_243_n_60
    );
\dec_nbl_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_50,
      D => grp_decode_fu_399_dec_nbl_o(0),
      Q => dec_nbl(0),
      R => grp_reset_fu_243_n_60
    );
\dec_nbl_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_50,
      D => grp_decode_fu_399_dec_nbl_o(10),
      Q => dec_nbl(10),
      R => grp_reset_fu_243_n_60
    );
\dec_nbl_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_50,
      D => grp_decode_fu_399_dec_nbl_o(11),
      Q => dec_nbl(11),
      R => grp_reset_fu_243_n_60
    );
\dec_nbl_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_50,
      D => grp_decode_fu_399_dec_nbl_o(12),
      Q => dec_nbl(12),
      R => grp_reset_fu_243_n_60
    );
\dec_nbl_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_50,
      D => grp_decode_fu_399_dec_nbl_o(13),
      Q => dec_nbl(13),
      R => grp_reset_fu_243_n_60
    );
\dec_nbl_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_50,
      D => grp_decode_fu_399_dec_nbl_o(14),
      Q => dec_nbl(14),
      R => grp_reset_fu_243_n_60
    );
\dec_nbl_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_50,
      D => grp_decode_fu_399_dec_nbl_o(1),
      Q => dec_nbl(1),
      R => grp_reset_fu_243_n_60
    );
\dec_nbl_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_50,
      D => grp_decode_fu_399_dec_nbl_o(2),
      Q => dec_nbl(2),
      R => grp_reset_fu_243_n_60
    );
\dec_nbl_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_50,
      D => grp_decode_fu_399_dec_nbl_o(3),
      Q => dec_nbl(3),
      R => grp_reset_fu_243_n_60
    );
\dec_nbl_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_50,
      D => grp_decode_fu_399_dec_nbl_o(4),
      Q => dec_nbl(4),
      R => grp_reset_fu_243_n_60
    );
\dec_nbl_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_50,
      D => grp_decode_fu_399_dec_nbl_o(5),
      Q => dec_nbl(5),
      R => grp_reset_fu_243_n_60
    );
\dec_nbl_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_50,
      D => grp_decode_fu_399_dec_nbl_o(6),
      Q => dec_nbl(6),
      R => grp_reset_fu_243_n_60
    );
\dec_nbl_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_50,
      D => grp_decode_fu_399_dec_nbl_o(7),
      Q => dec_nbl(7),
      R => grp_reset_fu_243_n_60
    );
\dec_nbl_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_50,
      D => grp_decode_fu_399_dec_nbl_o(8),
      Q => dec_nbl(8),
      R => grp_reset_fu_243_n_60
    );
\dec_nbl_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_50,
      D => grp_decode_fu_399_dec_nbl_o(9),
      Q => dec_nbl(9),
      R => grp_reset_fu_243_n_60
    );
\dec_ph1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph1_o(0),
      Q => dec_ph1(0),
      R => grp_reset_fu_243_n_64
    );
\dec_ph1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph1_o(10),
      Q => dec_ph1(10),
      R => grp_reset_fu_243_n_64
    );
\dec_ph1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph1_o(11),
      Q => dec_ph1(11),
      R => grp_reset_fu_243_n_64
    );
\dec_ph1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph1_o(12),
      Q => dec_ph1(12),
      R => grp_reset_fu_243_n_64
    );
\dec_ph1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph1_o(13),
      Q => dec_ph1(13),
      R => grp_reset_fu_243_n_64
    );
\dec_ph1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph1_o(14),
      Q => dec_ph1(14),
      R => grp_reset_fu_243_n_64
    );
\dec_ph1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph1_o(15),
      Q => dec_ph1(15),
      R => grp_reset_fu_243_n_64
    );
\dec_ph1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph1_o(16),
      Q => dec_ph1(16),
      R => grp_reset_fu_243_n_64
    );
\dec_ph1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph1_o(17),
      Q => dec_ph1(17),
      R => grp_reset_fu_243_n_64
    );
\dec_ph1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph1_o(18),
      Q => dec_ph1(18),
      R => grp_reset_fu_243_n_64
    );
\dec_ph1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph1_o(19),
      Q => dec_ph1(19),
      R => grp_reset_fu_243_n_64
    );
\dec_ph1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph1_o(1),
      Q => dec_ph1(1),
      R => grp_reset_fu_243_n_64
    );
\dec_ph1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph1_o(20),
      Q => dec_ph1(20),
      R => grp_reset_fu_243_n_64
    );
\dec_ph1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph1_o(21),
      Q => dec_ph1(21),
      R => grp_reset_fu_243_n_64
    );
\dec_ph1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph1_o(22),
      Q => dec_ph1(22),
      R => grp_reset_fu_243_n_64
    );
\dec_ph1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph1_o(23),
      Q => dec_ph1(23),
      R => grp_reset_fu_243_n_64
    );
\dec_ph1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph1_o(24),
      Q => dec_ph1(24),
      R => grp_reset_fu_243_n_64
    );
\dec_ph1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph1_o(25),
      Q => dec_ph1(25),
      R => grp_reset_fu_243_n_64
    );
\dec_ph1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph1_o(26),
      Q => dec_ph1(26),
      R => grp_reset_fu_243_n_64
    );
\dec_ph1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph1_o(27),
      Q => dec_ph1(27),
      R => grp_reset_fu_243_n_64
    );
\dec_ph1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph1_o(28),
      Q => dec_ph1(28),
      R => grp_reset_fu_243_n_64
    );
\dec_ph1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph1_o(29),
      Q => dec_ph1(29),
      R => grp_reset_fu_243_n_64
    );
\dec_ph1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph1_o(2),
      Q => dec_ph1(2),
      R => grp_reset_fu_243_n_64
    );
\dec_ph1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph1_o(30),
      Q => dec_ph1(30),
      R => grp_reset_fu_243_n_64
    );
\dec_ph1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph1_o(31),
      Q => dec_ph1(31),
      R => grp_reset_fu_243_n_64
    );
\dec_ph1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph1_o(3),
      Q => dec_ph1(3),
      R => grp_reset_fu_243_n_64
    );
\dec_ph1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph1_o(4),
      Q => dec_ph1(4),
      R => grp_reset_fu_243_n_64
    );
\dec_ph1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph1_o(5),
      Q => dec_ph1(5),
      R => grp_reset_fu_243_n_64
    );
\dec_ph1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph1_o(6),
      Q => dec_ph1(6),
      R => grp_reset_fu_243_n_64
    );
\dec_ph1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph1_o(7),
      Q => dec_ph1(7),
      R => grp_reset_fu_243_n_64
    );
\dec_ph1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph1_o(8),
      Q => dec_ph1(8),
      R => grp_reset_fu_243_n_64
    );
\dec_ph1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph1_o(9),
      Q => dec_ph1(9),
      R => grp_reset_fu_243_n_64
    );
\dec_ph2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph2_o(0),
      Q => dec_ph2(0),
      R => grp_reset_fu_243_n_64
    );
\dec_ph2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph2_o(10),
      Q => dec_ph2(10),
      R => grp_reset_fu_243_n_64
    );
\dec_ph2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph2_o(11),
      Q => dec_ph2(11),
      R => grp_reset_fu_243_n_64
    );
\dec_ph2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph2_o(12),
      Q => dec_ph2(12),
      R => grp_reset_fu_243_n_64
    );
\dec_ph2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph2_o(13),
      Q => dec_ph2(13),
      R => grp_reset_fu_243_n_64
    );
\dec_ph2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph2_o(14),
      Q => dec_ph2(14),
      R => grp_reset_fu_243_n_64
    );
\dec_ph2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph2_o(15),
      Q => dec_ph2(15),
      R => grp_reset_fu_243_n_64
    );
\dec_ph2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph2_o(16),
      Q => dec_ph2(16),
      R => grp_reset_fu_243_n_64
    );
\dec_ph2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph2_o(17),
      Q => dec_ph2(17),
      R => grp_reset_fu_243_n_64
    );
\dec_ph2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph2_o(18),
      Q => dec_ph2(18),
      R => grp_reset_fu_243_n_64
    );
\dec_ph2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph2_o(19),
      Q => dec_ph2(19),
      R => grp_reset_fu_243_n_64
    );
\dec_ph2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph2_o(1),
      Q => dec_ph2(1),
      R => grp_reset_fu_243_n_64
    );
\dec_ph2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph2_o(20),
      Q => dec_ph2(20),
      R => grp_reset_fu_243_n_64
    );
\dec_ph2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph2_o(21),
      Q => dec_ph2(21),
      R => grp_reset_fu_243_n_64
    );
\dec_ph2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph2_o(22),
      Q => dec_ph2(22),
      R => grp_reset_fu_243_n_64
    );
\dec_ph2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph2_o(23),
      Q => dec_ph2(23),
      R => grp_reset_fu_243_n_64
    );
\dec_ph2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph2_o(24),
      Q => dec_ph2(24),
      R => grp_reset_fu_243_n_64
    );
\dec_ph2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph2_o(25),
      Q => dec_ph2(25),
      R => grp_reset_fu_243_n_64
    );
\dec_ph2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph2_o(26),
      Q => dec_ph2(26),
      R => grp_reset_fu_243_n_64
    );
\dec_ph2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph2_o(27),
      Q => dec_ph2(27),
      R => grp_reset_fu_243_n_64
    );
\dec_ph2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph2_o(28),
      Q => dec_ph2(28),
      R => grp_reset_fu_243_n_64
    );
\dec_ph2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph2_o(29),
      Q => dec_ph2(29),
      R => grp_reset_fu_243_n_64
    );
\dec_ph2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph2_o(2),
      Q => dec_ph2(2),
      R => grp_reset_fu_243_n_64
    );
\dec_ph2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph2_o(30),
      Q => dec_ph2(30),
      R => grp_reset_fu_243_n_64
    );
\dec_ph2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph2_o(31),
      Q => dec_ph2(31),
      R => grp_reset_fu_243_n_64
    );
\dec_ph2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph2_o(3),
      Q => dec_ph2(3),
      R => grp_reset_fu_243_n_64
    );
\dec_ph2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph2_o(4),
      Q => dec_ph2(4),
      R => grp_reset_fu_243_n_64
    );
\dec_ph2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph2_o(5),
      Q => dec_ph2(5),
      R => grp_reset_fu_243_n_64
    );
\dec_ph2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph2_o(6),
      Q => dec_ph2(6),
      R => grp_reset_fu_243_n_64
    );
\dec_ph2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph2_o(7),
      Q => dec_ph2(7),
      R => grp_reset_fu_243_n_64
    );
\dec_ph2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph2_o(8),
      Q => dec_ph2(8),
      R => grp_reset_fu_243_n_64
    );
\dec_ph2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_ph2_o(9),
      Q => dec_ph2(9),
      R => grp_reset_fu_243_n_64
    );
\dec_plt1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt1_o(0),
      Q => dec_plt1(0),
      R => grp_decode_fu_399_n_521
    );
\dec_plt1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt1_o(10),
      Q => dec_plt1(10),
      R => grp_decode_fu_399_n_521
    );
\dec_plt1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt1_o(11),
      Q => dec_plt1(11),
      R => grp_decode_fu_399_n_521
    );
\dec_plt1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt1_o(12),
      Q => dec_plt1(12),
      R => grp_decode_fu_399_n_521
    );
\dec_plt1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt1_o(13),
      Q => dec_plt1(13),
      R => grp_decode_fu_399_n_521
    );
\dec_plt1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt1_o(14),
      Q => dec_plt1(14),
      R => grp_decode_fu_399_n_521
    );
\dec_plt1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt1_o(15),
      Q => dec_plt1(15),
      R => grp_decode_fu_399_n_521
    );
\dec_plt1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt1_o(16),
      Q => dec_plt1(16),
      R => grp_decode_fu_399_n_521
    );
\dec_plt1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt1_o(17),
      Q => dec_plt1(17),
      R => grp_decode_fu_399_n_521
    );
\dec_plt1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt1_o(18),
      Q => dec_plt1(18),
      R => grp_decode_fu_399_n_521
    );
\dec_plt1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt1_o(19),
      Q => dec_plt1(19),
      R => grp_decode_fu_399_n_521
    );
\dec_plt1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt1_o(1),
      Q => dec_plt1(1),
      R => grp_decode_fu_399_n_521
    );
\dec_plt1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt1_o(20),
      Q => dec_plt1(20),
      R => grp_decode_fu_399_n_521
    );
\dec_plt1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt1_o(21),
      Q => dec_plt1(21),
      R => grp_decode_fu_399_n_521
    );
\dec_plt1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt1_o(22),
      Q => dec_plt1(22),
      R => grp_decode_fu_399_n_521
    );
\dec_plt1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt1_o(23),
      Q => dec_plt1(23),
      R => grp_decode_fu_399_n_521
    );
\dec_plt1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt1_o(24),
      Q => dec_plt1(24),
      R => grp_decode_fu_399_n_521
    );
\dec_plt1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt1_o(25),
      Q => dec_plt1(25),
      R => grp_decode_fu_399_n_521
    );
\dec_plt1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt1_o(26),
      Q => dec_plt1(26),
      R => grp_decode_fu_399_n_521
    );
\dec_plt1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt1_o(27),
      Q => dec_plt1(27),
      R => grp_decode_fu_399_n_521
    );
\dec_plt1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt1_o(28),
      Q => dec_plt1(28),
      R => grp_decode_fu_399_n_521
    );
\dec_plt1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt1_o(29),
      Q => dec_plt1(29),
      R => grp_decode_fu_399_n_521
    );
\dec_plt1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt1_o(2),
      Q => dec_plt1(2),
      R => grp_decode_fu_399_n_521
    );
\dec_plt1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt1_o(30),
      Q => dec_plt1(30),
      R => grp_decode_fu_399_n_521
    );
\dec_plt1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt1_o(31),
      Q => dec_plt1(31),
      R => grp_decode_fu_399_n_521
    );
\dec_plt1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt1_o(3),
      Q => dec_plt1(3),
      R => grp_decode_fu_399_n_521
    );
\dec_plt1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt1_o(4),
      Q => dec_plt1(4),
      R => grp_decode_fu_399_n_521
    );
\dec_plt1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt1_o(5),
      Q => dec_plt1(5),
      R => grp_decode_fu_399_n_521
    );
\dec_plt1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt1_o(6),
      Q => dec_plt1(6),
      R => grp_decode_fu_399_n_521
    );
\dec_plt1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt1_o(7),
      Q => dec_plt1(7),
      R => grp_decode_fu_399_n_521
    );
\dec_plt1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt1_o(8),
      Q => dec_plt1(8),
      R => grp_decode_fu_399_n_521
    );
\dec_plt1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt1_o(9),
      Q => dec_plt1(9),
      R => grp_decode_fu_399_n_521
    );
\dec_plt2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt2_o(0),
      Q => dec_plt2(0),
      R => grp_decode_fu_399_n_521
    );
\dec_plt2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt2_o(10),
      Q => dec_plt2(10),
      R => grp_decode_fu_399_n_521
    );
\dec_plt2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt2_o(11),
      Q => dec_plt2(11),
      R => grp_decode_fu_399_n_521
    );
\dec_plt2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt2_o(12),
      Q => dec_plt2(12),
      R => grp_decode_fu_399_n_521
    );
\dec_plt2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt2_o(13),
      Q => dec_plt2(13),
      R => grp_decode_fu_399_n_521
    );
\dec_plt2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt2_o(14),
      Q => dec_plt2(14),
      R => grp_decode_fu_399_n_521
    );
\dec_plt2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt2_o(15),
      Q => dec_plt2(15),
      R => grp_decode_fu_399_n_521
    );
\dec_plt2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt2_o(16),
      Q => dec_plt2(16),
      R => grp_decode_fu_399_n_521
    );
\dec_plt2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt2_o(17),
      Q => dec_plt2(17),
      R => grp_decode_fu_399_n_521
    );
\dec_plt2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt2_o(18),
      Q => dec_plt2(18),
      R => grp_decode_fu_399_n_521
    );
\dec_plt2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt2_o(19),
      Q => dec_plt2(19),
      R => grp_decode_fu_399_n_521
    );
\dec_plt2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt2_o(1),
      Q => dec_plt2(1),
      R => grp_decode_fu_399_n_521
    );
\dec_plt2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt2_o(20),
      Q => dec_plt2(20),
      R => grp_decode_fu_399_n_521
    );
\dec_plt2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt2_o(21),
      Q => dec_plt2(21),
      R => grp_decode_fu_399_n_521
    );
\dec_plt2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt2_o(22),
      Q => dec_plt2(22),
      R => grp_decode_fu_399_n_521
    );
\dec_plt2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt2_o(23),
      Q => dec_plt2(23),
      R => grp_decode_fu_399_n_521
    );
\dec_plt2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt2_o(24),
      Q => dec_plt2(24),
      R => grp_decode_fu_399_n_521
    );
\dec_plt2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt2_o(25),
      Q => dec_plt2(25),
      R => grp_decode_fu_399_n_521
    );
\dec_plt2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt2_o(26),
      Q => dec_plt2(26),
      R => grp_decode_fu_399_n_521
    );
\dec_plt2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt2_o(27),
      Q => dec_plt2(27),
      R => grp_decode_fu_399_n_521
    );
\dec_plt2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt2_o(28),
      Q => dec_plt2(28),
      R => grp_decode_fu_399_n_521
    );
\dec_plt2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt2_o(29),
      Q => dec_plt2(29),
      R => grp_decode_fu_399_n_521
    );
\dec_plt2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt2_o(2),
      Q => dec_plt2(2),
      R => grp_decode_fu_399_n_521
    );
\dec_plt2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt2_o(30),
      Q => dec_plt2(30),
      R => grp_decode_fu_399_n_521
    );
\dec_plt2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt2_o(31),
      Q => dec_plt2(31),
      R => grp_decode_fu_399_n_521
    );
\dec_plt2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt2_o(3),
      Q => dec_plt2(3),
      R => grp_decode_fu_399_n_521
    );
\dec_plt2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt2_o(4),
      Q => dec_plt2(4),
      R => grp_decode_fu_399_n_521
    );
\dec_plt2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt2_o(5),
      Q => dec_plt2(5),
      R => grp_decode_fu_399_n_521
    );
\dec_plt2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt2_o(6),
      Q => dec_plt2(6),
      R => grp_decode_fu_399_n_521
    );
\dec_plt2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt2_o(7),
      Q => dec_plt2(7),
      R => grp_decode_fu_399_n_521
    );
\dec_plt2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt2_o(8),
      Q => dec_plt2(8),
      R => grp_decode_fu_399_n_521
    );
\dec_plt2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_plt2_o(9),
      Q => dec_plt2(9),
      R => grp_decode_fu_399_n_521
    );
\dec_rh1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh1_o(0),
      Q => dec_rh1(0),
      R => grp_reset_fu_243_n_64
    );
\dec_rh1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh1_o(10),
      Q => dec_rh1(10),
      R => grp_reset_fu_243_n_64
    );
\dec_rh1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh1_o(11),
      Q => dec_rh1(11),
      R => grp_reset_fu_243_n_64
    );
\dec_rh1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh1_o(12),
      Q => dec_rh1(12),
      R => grp_reset_fu_243_n_64
    );
\dec_rh1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh1_o(13),
      Q => dec_rh1(13),
      R => grp_reset_fu_243_n_64
    );
\dec_rh1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh1_o(14),
      Q => dec_rh1(14),
      R => grp_reset_fu_243_n_64
    );
\dec_rh1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh1_o(15),
      Q => dec_rh1(15),
      R => grp_reset_fu_243_n_64
    );
\dec_rh1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh1_o(16),
      Q => dec_rh1(16),
      R => grp_reset_fu_243_n_64
    );
\dec_rh1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh1_o(17),
      Q => dec_rh1(17),
      R => grp_reset_fu_243_n_64
    );
\dec_rh1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh1_o(18),
      Q => dec_rh1(18),
      R => grp_reset_fu_243_n_64
    );
\dec_rh1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh1_o(19),
      Q => dec_rh1(19),
      R => grp_reset_fu_243_n_64
    );
\dec_rh1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh1_o(1),
      Q => dec_rh1(1),
      R => grp_reset_fu_243_n_64
    );
\dec_rh1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh1_o(20),
      Q => dec_rh1(20),
      R => grp_reset_fu_243_n_64
    );
\dec_rh1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh1_o(21),
      Q => dec_rh1(21),
      R => grp_reset_fu_243_n_64
    );
\dec_rh1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh1_o(22),
      Q => dec_rh1(22),
      R => grp_reset_fu_243_n_64
    );
\dec_rh1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh1_o(23),
      Q => dec_rh1(23),
      R => grp_reset_fu_243_n_64
    );
\dec_rh1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh1_o(24),
      Q => dec_rh1(24),
      R => grp_reset_fu_243_n_64
    );
\dec_rh1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh1_o(25),
      Q => dec_rh1(25),
      R => grp_reset_fu_243_n_64
    );
\dec_rh1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh1_o(26),
      Q => dec_rh1(26),
      R => grp_reset_fu_243_n_64
    );
\dec_rh1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh1_o(27),
      Q => dec_rh1(27),
      R => grp_reset_fu_243_n_64
    );
\dec_rh1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh1_o(28),
      Q => dec_rh1(28),
      R => grp_reset_fu_243_n_64
    );
\dec_rh1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh1_o(29),
      Q => dec_rh1(29),
      R => grp_reset_fu_243_n_64
    );
\dec_rh1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh1_o(2),
      Q => dec_rh1(2),
      R => grp_reset_fu_243_n_64
    );
\dec_rh1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh1_o(30),
      Q => dec_rh1(30),
      R => grp_reset_fu_243_n_64
    );
\dec_rh1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh1_o(3),
      Q => dec_rh1(3),
      R => grp_reset_fu_243_n_64
    );
\dec_rh1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh1_o(4),
      Q => dec_rh1(4),
      R => grp_reset_fu_243_n_64
    );
\dec_rh1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh1_o(5),
      Q => dec_rh1(5),
      R => grp_reset_fu_243_n_64
    );
\dec_rh1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh1_o(6),
      Q => dec_rh1(6),
      R => grp_reset_fu_243_n_64
    );
\dec_rh1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh1_o(7),
      Q => dec_rh1(7),
      R => grp_reset_fu_243_n_64
    );
\dec_rh1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh1_o(8),
      Q => dec_rh1(8),
      R => grp_reset_fu_243_n_64
    );
\dec_rh1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh1_o(9),
      Q => dec_rh1(9),
      R => grp_reset_fu_243_n_64
    );
\dec_rh2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh2_o(0),
      Q => dec_rh2(0),
      R => grp_reset_fu_243_n_64
    );
\dec_rh2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh2_o(10),
      Q => dec_rh2(10),
      R => grp_reset_fu_243_n_64
    );
\dec_rh2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh2_o(11),
      Q => dec_rh2(11),
      R => grp_reset_fu_243_n_64
    );
\dec_rh2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh2_o(12),
      Q => dec_rh2(12),
      R => grp_reset_fu_243_n_64
    );
\dec_rh2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh2_o(13),
      Q => dec_rh2(13),
      R => grp_reset_fu_243_n_64
    );
\dec_rh2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh2_o(14),
      Q => dec_rh2(14),
      R => grp_reset_fu_243_n_64
    );
\dec_rh2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh2_o(15),
      Q => dec_rh2(15),
      R => grp_reset_fu_243_n_64
    );
\dec_rh2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh2_o(16),
      Q => dec_rh2(16),
      R => grp_reset_fu_243_n_64
    );
\dec_rh2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh2_o(17),
      Q => dec_rh2(17),
      R => grp_reset_fu_243_n_64
    );
\dec_rh2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh2_o(18),
      Q => dec_rh2(18),
      R => grp_reset_fu_243_n_64
    );
\dec_rh2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh2_o(19),
      Q => dec_rh2(19),
      R => grp_reset_fu_243_n_64
    );
\dec_rh2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh2_o(1),
      Q => dec_rh2(1),
      R => grp_reset_fu_243_n_64
    );
\dec_rh2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh2_o(20),
      Q => dec_rh2(20),
      R => grp_reset_fu_243_n_64
    );
\dec_rh2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh2_o(21),
      Q => dec_rh2(21),
      R => grp_reset_fu_243_n_64
    );
\dec_rh2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh2_o(22),
      Q => dec_rh2(22),
      R => grp_reset_fu_243_n_64
    );
\dec_rh2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh2_o(23),
      Q => dec_rh2(23),
      R => grp_reset_fu_243_n_64
    );
\dec_rh2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh2_o(24),
      Q => dec_rh2(24),
      R => grp_reset_fu_243_n_64
    );
\dec_rh2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh2_o(25),
      Q => dec_rh2(25),
      R => grp_reset_fu_243_n_64
    );
\dec_rh2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh2_o(26),
      Q => dec_rh2(26),
      R => grp_reset_fu_243_n_64
    );
\dec_rh2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh2_o(27),
      Q => dec_rh2(27),
      R => grp_reset_fu_243_n_64
    );
\dec_rh2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh2_o(28),
      Q => dec_rh2(28),
      R => grp_reset_fu_243_n_64
    );
\dec_rh2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh2_o(29),
      Q => dec_rh2(29),
      R => grp_reset_fu_243_n_64
    );
\dec_rh2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh2_o(2),
      Q => dec_rh2(2),
      R => grp_reset_fu_243_n_64
    );
\dec_rh2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh2_o(30),
      Q => dec_rh2(30),
      R => grp_reset_fu_243_n_64
    );
\dec_rh2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh2_o(3),
      Q => dec_rh2(3),
      R => grp_reset_fu_243_n_64
    );
\dec_rh2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh2_o(4),
      Q => dec_rh2(4),
      R => grp_reset_fu_243_n_64
    );
\dec_rh2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh2_o(5),
      Q => dec_rh2(5),
      R => grp_reset_fu_243_n_64
    );
\dec_rh2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh2_o(6),
      Q => dec_rh2(6),
      R => grp_reset_fu_243_n_64
    );
\dec_rh2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh2_o(7),
      Q => dec_rh2(7),
      R => grp_reset_fu_243_n_64
    );
\dec_rh2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh2_o(8),
      Q => dec_rh2(8),
      R => grp_reset_fu_243_n_64
    );
\dec_rh2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rh2_o(9),
      Q => dec_rh2(9),
      R => grp_reset_fu_243_n_64
    );
\dec_rlt1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rlt1_o(0),
      Q => dec_rlt1(0),
      R => grp_reset_fu_243_n_64
    );
\dec_rlt1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rlt1_o(10),
      Q => dec_rlt1(10),
      R => grp_reset_fu_243_n_64
    );
\dec_rlt1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rlt1_o(11),
      Q => dec_rlt1(11),
      R => grp_reset_fu_243_n_64
    );
\dec_rlt1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rlt1_o(12),
      Q => dec_rlt1(12),
      R => grp_reset_fu_243_n_64
    );
\dec_rlt1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rlt1_o(13),
      Q => dec_rlt1(13),
      R => grp_reset_fu_243_n_64
    );
\dec_rlt1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rlt1_o(14),
      Q => dec_rlt1(14),
      R => grp_reset_fu_243_n_64
    );
\dec_rlt1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rlt1_o(15),
      Q => dec_rlt1(15),
      R => grp_reset_fu_243_n_64
    );
\dec_rlt1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rlt1_o(16),
      Q => dec_rlt1(16),
      R => grp_reset_fu_243_n_64
    );
\dec_rlt1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rlt1_o(17),
      Q => dec_rlt1(17),
      R => grp_reset_fu_243_n_64
    );
\dec_rlt1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rlt1_o(18),
      Q => dec_rlt1(18),
      R => grp_reset_fu_243_n_64
    );
\dec_rlt1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rlt1_o(19),
      Q => dec_rlt1(19),
      R => grp_reset_fu_243_n_64
    );
\dec_rlt1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rlt1_o(1),
      Q => dec_rlt1(1),
      R => grp_reset_fu_243_n_64
    );
\dec_rlt1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rlt1_o(20),
      Q => dec_rlt1(20),
      R => grp_reset_fu_243_n_64
    );
\dec_rlt1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rlt1_o(21),
      Q => dec_rlt1(21),
      R => grp_reset_fu_243_n_64
    );
\dec_rlt1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rlt1_o(22),
      Q => dec_rlt1(22),
      R => grp_reset_fu_243_n_64
    );
\dec_rlt1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rlt1_o(23),
      Q => dec_rlt1(23),
      R => grp_reset_fu_243_n_64
    );
\dec_rlt1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rlt1_o(24),
      Q => dec_rlt1(24),
      R => grp_reset_fu_243_n_64
    );
\dec_rlt1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rlt1_o(25),
      Q => dec_rlt1(25),
      R => grp_reset_fu_243_n_64
    );
\dec_rlt1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rlt1_o(26),
      Q => dec_rlt1(26),
      R => grp_reset_fu_243_n_64
    );
\dec_rlt1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rlt1_o(27),
      Q => dec_rlt1(27),
      R => grp_reset_fu_243_n_64
    );
\dec_rlt1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rlt1_o(28),
      Q => dec_rlt1(28),
      R => grp_reset_fu_243_n_64
    );
\dec_rlt1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rlt1_o(29),
      Q => dec_rlt1(29),
      R => grp_reset_fu_243_n_64
    );
\dec_rlt1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rlt1_o(2),
      Q => dec_rlt1(2),
      R => grp_reset_fu_243_n_64
    );
\dec_rlt1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rlt1_o(30),
      Q => dec_rlt1(30),
      R => grp_reset_fu_243_n_64
    );
\dec_rlt1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rlt1_o(3),
      Q => dec_rlt1(3),
      R => grp_reset_fu_243_n_64
    );
\dec_rlt1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rlt1_o(4),
      Q => dec_rlt1(4),
      R => grp_reset_fu_243_n_64
    );
\dec_rlt1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rlt1_o(5),
      Q => dec_rlt1(5),
      R => grp_reset_fu_243_n_64
    );
\dec_rlt1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rlt1_o(6),
      Q => dec_rlt1(6),
      R => grp_reset_fu_243_n_64
    );
\dec_rlt1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rlt1_o(7),
      Q => dec_rlt1(7),
      R => grp_reset_fu_243_n_64
    );
\dec_rlt1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rlt1_o(8),
      Q => dec_rlt1(8),
      R => grp_reset_fu_243_n_64
    );
\dec_rlt1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_51,
      D => grp_decode_fu_399_dec_rlt1_o(9),
      Q => dec_rlt1(9),
      R => grp_reset_fu_243_n_64
    );
\dec_rlt2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_rlt2_o(0),
      Q => dec_rlt2(0),
      R => grp_decode_fu_399_n_521
    );
\dec_rlt2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_rlt2_o(10),
      Q => dec_rlt2(10),
      R => grp_decode_fu_399_n_521
    );
\dec_rlt2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_rlt2_o(11),
      Q => dec_rlt2(11),
      R => grp_decode_fu_399_n_521
    );
\dec_rlt2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_rlt2_o(12),
      Q => dec_rlt2(12),
      R => grp_decode_fu_399_n_521
    );
\dec_rlt2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_rlt2_o(13),
      Q => dec_rlt2(13),
      R => grp_decode_fu_399_n_521
    );
\dec_rlt2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_rlt2_o(14),
      Q => dec_rlt2(14),
      R => grp_decode_fu_399_n_521
    );
\dec_rlt2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_rlt2_o(15),
      Q => dec_rlt2(15),
      R => grp_decode_fu_399_n_521
    );
\dec_rlt2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_rlt2_o(16),
      Q => dec_rlt2(16),
      R => grp_decode_fu_399_n_521
    );
\dec_rlt2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_rlt2_o(17),
      Q => dec_rlt2(17),
      R => grp_decode_fu_399_n_521
    );
\dec_rlt2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_rlt2_o(18),
      Q => dec_rlt2(18),
      R => grp_decode_fu_399_n_521
    );
\dec_rlt2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_rlt2_o(19),
      Q => dec_rlt2(19),
      R => grp_decode_fu_399_n_521
    );
\dec_rlt2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_rlt2_o(1),
      Q => dec_rlt2(1),
      R => grp_decode_fu_399_n_521
    );
\dec_rlt2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_rlt2_o(20),
      Q => dec_rlt2(20),
      R => grp_decode_fu_399_n_521
    );
\dec_rlt2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_rlt2_o(21),
      Q => dec_rlt2(21),
      R => grp_decode_fu_399_n_521
    );
\dec_rlt2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_rlt2_o(22),
      Q => dec_rlt2(22),
      R => grp_decode_fu_399_n_521
    );
\dec_rlt2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_rlt2_o(23),
      Q => dec_rlt2(23),
      R => grp_decode_fu_399_n_521
    );
\dec_rlt2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_rlt2_o(24),
      Q => dec_rlt2(24),
      R => grp_decode_fu_399_n_521
    );
\dec_rlt2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_rlt2_o(25),
      Q => dec_rlt2(25),
      R => grp_decode_fu_399_n_521
    );
\dec_rlt2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_rlt2_o(26),
      Q => dec_rlt2(26),
      R => grp_decode_fu_399_n_521
    );
\dec_rlt2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_rlt2_o(27),
      Q => dec_rlt2(27),
      R => grp_decode_fu_399_n_521
    );
\dec_rlt2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_rlt2_o(28),
      Q => dec_rlt2(28),
      R => grp_decode_fu_399_n_521
    );
\dec_rlt2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_rlt2_o(29),
      Q => dec_rlt2(29),
      R => grp_decode_fu_399_n_521
    );
\dec_rlt2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_rlt2_o(2),
      Q => dec_rlt2(2),
      R => grp_decode_fu_399_n_521
    );
\dec_rlt2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_rlt2_o(30),
      Q => dec_rlt2(30),
      R => grp_decode_fu_399_n_521
    );
\dec_rlt2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_rlt2_o(3),
      Q => dec_rlt2(3),
      R => grp_decode_fu_399_n_521
    );
\dec_rlt2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_rlt2_o(4),
      Q => dec_rlt2(4),
      R => grp_decode_fu_399_n_521
    );
\dec_rlt2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_rlt2_o(5),
      Q => dec_rlt2(5),
      R => grp_decode_fu_399_n_521
    );
\dec_rlt2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_rlt2_o(6),
      Q => dec_rlt2(6),
      R => grp_decode_fu_399_n_521
    );
\dec_rlt2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_rlt2_o(7),
      Q => dec_rlt2(7),
      R => grp_decode_fu_399_n_521
    );
\dec_rlt2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_rlt2_o(8),
      Q => dec_rlt2(8),
      R => grp_decode_fu_399_n_521
    );
\dec_rlt2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_31,
      D => grp_decode_fu_399_dec_rlt2_o(9),
      Q => dec_rlt2(9),
      R => grp_decode_fu_399_n_521
    );
delay_bph_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_bpl_RAM_AUTO_1R1W_3
     port map (
      DSP_A_B_DATA_INST(31 downto 0) => delay_bpl_q0(31 downto 0),
      E(0) => delay_bph_ce0,
      Q(0) => ap_CS_fsm_state9,
      S(5) => grp_encode_fu_333_n_235,
      S(4) => grp_encode_fu_333_n_236,
      S(3) => grp_encode_fu_333_n_237,
      S(2) => grp_encode_fu_333_n_238,
      S(1) => grp_encode_fu_333_n_239,
      S(0) => grp_encode_fu_333_n_240,
      ap_clk => ap_clk,
      delay_bph_address0(2 downto 0) => delay_bph_address0(2 downto 0),
      grp_filtez_fu_430_bpl_q0(31 downto 0) => grp_filtez_fu_430_bpl_q0(31 downto 0),
      p_0_in => \p_0_in__0\,
      \q0_reg[29]_0\(23 downto 0) => \grp_upzero_fu_461/wd3_fu_274_p4\(31 downto 8),
      \q0_reg[31]_0\(0) => ap_CS_fsm_state5,
      \ram_reg_0_7_14_14_i_1__1_0\(7) => grp_encode_fu_333_n_241,
      \ram_reg_0_7_14_14_i_1__1_0\(6) => grp_encode_fu_333_n_242,
      \ram_reg_0_7_14_14_i_1__1_0\(5) => grp_encode_fu_333_n_243,
      \ram_reg_0_7_14_14_i_1__1_0\(4) => grp_encode_fu_333_n_244,
      \ram_reg_0_7_14_14_i_1__1_0\(3) => grp_encode_fu_333_n_245,
      \ram_reg_0_7_14_14_i_1__1_0\(2) => grp_encode_fu_333_n_246,
      \ram_reg_0_7_14_14_i_1__1_0\(1) => grp_encode_fu_333_n_247,
      \ram_reg_0_7_14_14_i_1__1_0\(0) => grp_encode_fu_333_n_248,
      \ram_reg_0_7_22_22_i_1__1_0\(7) => grp_encode_fu_333_n_249,
      \ram_reg_0_7_22_22_i_1__1_0\(6) => grp_encode_fu_333_n_250,
      \ram_reg_0_7_22_22_i_1__1_0\(5) => grp_encode_fu_333_n_251,
      \ram_reg_0_7_22_22_i_1__1_0\(4) => grp_encode_fu_333_n_252,
      \ram_reg_0_7_22_22_i_1__1_0\(3) => grp_encode_fu_333_n_253,
      \ram_reg_0_7_22_22_i_1__1_0\(2) => grp_encode_fu_333_n_254,
      \ram_reg_0_7_22_22_i_1__1_0\(1) => grp_encode_fu_333_n_255,
      \ram_reg_0_7_22_22_i_1__1_0\(0) => grp_encode_fu_333_n_256,
      \ram_reg_0_7_30_30_i_1__1_0\(1) => grp_encode_fu_333_n_217,
      \ram_reg_0_7_30_30_i_1__1_0\(0) => grp_encode_fu_333_n_218,
      \ram_reg_0_7_6_6_i_2__0_0\(0) => \grp_upzero_fu_461/ap_CS_fsm_state4\
    );
delay_bpl_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_bpl_RAM_AUTO_1R1W_4
     port map (
      E(0) => delay_bpl_ce0,
      Q(31 downto 0) => delay_bpl_q0(31 downto 0),
      S(5) => grp_encode_fu_333_n_190,
      S(4) => grp_encode_fu_333_n_191,
      S(3) => grp_encode_fu_333_n_192,
      S(2) => grp_encode_fu_333_n_193,
      S(1) => grp_encode_fu_333_n_194,
      S(0) => grp_encode_fu_333_n_195,
      ap_clk => ap_clk,
      p_0_in => p_0_in,
      \q0_reg[29]_0\(23 downto 0) => \grp_upzero_fu_452/wd3_fu_274_p4\(31 downto 8),
      \q0_reg[31]_0\ => grp_encode_fu_333_n_505,
      \q0_reg[31]_1\ => grp_encode_fu_333_n_515,
      \q0_reg[31]_2\ => grp_encode_fu_333_n_516,
      \q0_reg[31]_3\(0) => ap_CS_fsm_state5,
      \ram_reg_0_7_14_14_i_1__0_0\(7) => grp_encode_fu_333_n_196,
      \ram_reg_0_7_14_14_i_1__0_0\(6) => grp_encode_fu_333_n_197,
      \ram_reg_0_7_14_14_i_1__0_0\(5) => grp_encode_fu_333_n_198,
      \ram_reg_0_7_14_14_i_1__0_0\(4) => grp_encode_fu_333_n_199,
      \ram_reg_0_7_14_14_i_1__0_0\(3) => grp_encode_fu_333_n_200,
      \ram_reg_0_7_14_14_i_1__0_0\(2) => grp_encode_fu_333_n_201,
      \ram_reg_0_7_14_14_i_1__0_0\(1) => grp_encode_fu_333_n_202,
      \ram_reg_0_7_14_14_i_1__0_0\(0) => grp_encode_fu_333_n_203,
      \ram_reg_0_7_22_22_i_1__0_0\(7) => grp_encode_fu_333_n_204,
      \ram_reg_0_7_22_22_i_1__0_0\(6) => grp_encode_fu_333_n_205,
      \ram_reg_0_7_22_22_i_1__0_0\(5) => grp_encode_fu_333_n_206,
      \ram_reg_0_7_22_22_i_1__0_0\(4) => grp_encode_fu_333_n_207,
      \ram_reg_0_7_22_22_i_1__0_0\(3) => grp_encode_fu_333_n_208,
      \ram_reg_0_7_22_22_i_1__0_0\(2) => grp_encode_fu_333_n_209,
      \ram_reg_0_7_22_22_i_1__0_0\(1) => grp_encode_fu_333_n_210,
      \ram_reg_0_7_22_22_i_1__0_0\(0) => grp_encode_fu_333_n_211,
      \ram_reg_0_7_30_30_i_1__0_0\(1) => grp_encode_fu_333_n_188,
      \ram_reg_0_7_30_30_i_1__0_0\(0) => grp_encode_fu_333_n_189,
      ram_reg_0_7_6_6_i_2_0(0) => \grp_upzero_fu_452/ap_CS_fsm_state4\
    );
delay_dhx_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_dltx_RAM_AUTO_1R1W_5
     port map (
      A(15 downto 0) => delay_dhx_q0(15 downto 0),
      ADDRARDADDR(2 downto 0) => grp_encode_fu_333_delay_dhx_address1(2 downto 0),
      ADDRBWRADDR(2 downto 0) => delay_dhx_address0(2 downto 0),
      D(15 downto 0) => delay_dhx_q1(15 downto 0),
      DINADIN(15 downto 0) => grp_encode_fu_333_delay_dhx_d1(15 downto 0),
      DINBDIN(15) => grp_encode_fu_333_n_562,
      DINBDIN(14) => grp_encode_fu_333_n_563,
      DINBDIN(13) => grp_encode_fu_333_n_564,
      DINBDIN(12) => grp_encode_fu_333_n_565,
      DINBDIN(11) => grp_encode_fu_333_n_566,
      DINBDIN(10) => grp_encode_fu_333_n_567,
      DINBDIN(9) => grp_encode_fu_333_n_568,
      DINBDIN(8) => grp_encode_fu_333_n_569,
      DINBDIN(7) => grp_encode_fu_333_n_570,
      DINBDIN(6) => grp_encode_fu_333_n_571,
      DINBDIN(5) => grp_encode_fu_333_n_572,
      DINBDIN(4) => grp_encode_fu_333_n_573,
      DINBDIN(3) => grp_encode_fu_333_n_574,
      DINBDIN(2) => grp_encode_fu_333_n_575,
      DINBDIN(1) => grp_encode_fu_333_n_576,
      DINBDIN(0) => grp_encode_fu_333_n_577,
      DSP_A_B_DATA_INST(0) => ap_CS_fsm_state9,
      DSP_A_B_DATA_INST_0(15 downto 0) => delay_dltx_q0(15 downto 0),
      Q(0) => \grp_upzero_fu_461/ap_CS_fsm_state6\,
      WEA(0) => delay_dhx_we1,
      WEBWE(0) => delay_dhx_we0,
      ap_clk => ap_clk,
      delay_dhx_ce0 => delay_dhx_ce0,
      delay_dhx_ce1 => delay_dhx_ce1,
      ram_reg_bram_0_0(15 downto 0) => \grp_upzero_fu_461/p_1_in\(15 downto 0),
      ram_reg_bram_0_1(15 downto 0) => grp_filtez_fu_430_dlt_q0(15 downto 0)
    );
delay_dltx_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_dltx_RAM_AUTO_1R1W_6
     port map (
      ADDRARDADDR(2 downto 0) => grp_encode_fu_333_delay_dltx_address1(2 downto 0),
      ADDRBWRADDR(2 downto 0) => delay_dltx_address0(2 downto 0),
      D(15 downto 0) => delay_dltx_q1(15 downto 0),
      DINADIN(15 downto 0) => grp_encode_fu_333_delay_dltx_d1(15 downto 0),
      DINBDIN(15) => grp_encode_fu_333_n_546,
      DINBDIN(14) => grp_encode_fu_333_n_547,
      DINBDIN(13) => grp_encode_fu_333_n_548,
      DINBDIN(12) => grp_encode_fu_333_n_549,
      DINBDIN(11) => grp_encode_fu_333_n_550,
      DINBDIN(10) => grp_encode_fu_333_n_551,
      DINBDIN(9) => grp_encode_fu_333_n_552,
      DINBDIN(8) => grp_encode_fu_333_n_553,
      DINBDIN(7) => grp_encode_fu_333_n_554,
      DINBDIN(6) => grp_encode_fu_333_n_555,
      DINBDIN(5) => grp_encode_fu_333_n_556,
      DINBDIN(4) => grp_encode_fu_333_n_557,
      DINBDIN(3) => grp_encode_fu_333_n_558,
      DINBDIN(2) => grp_encode_fu_333_n_559,
      DINBDIN(1) => grp_encode_fu_333_n_560,
      DINBDIN(0) => grp_encode_fu_333_n_561,
      Q(0) => \grp_upzero_fu_452/ap_CS_fsm_state6\,
      WEA(0) => delay_dltx_we1,
      WEBWE(0) => delay_dltx_we0,
      ap_clk => ap_clk,
      delay_dltx_ce0 => delay_dltx_ce0,
      delay_dltx_ce1 => delay_dltx_ce1,
      ram_reg_bram_0_0(15 downto 0) => delay_dltx_q0(15 downto 0),
      ram_reg_bram_0_1(15 downto 0) => \grp_upzero_fu_452/p_1_in\(15 downto 0)
    );
\deth_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_deth_o(10),
      Q => deth(10),
      R => grp_reset_fu_243_n_63
    );
\deth_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_deth_o(11),
      Q => deth(11),
      R => grp_reset_fu_243_n_63
    );
\deth_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_deth_o(12),
      Q => deth(12),
      R => grp_reset_fu_243_n_63
    );
\deth_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_deth_o(13),
      Q => deth(13),
      R => grp_reset_fu_243_n_63
    );
\deth_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_deth_o(14),
      Q => deth(14),
      R => grp_reset_fu_243_n_63
    );
\deth_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_n_523,
      Q => deth(3),
      R => '0'
    );
\deth_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_deth_o(4),
      Q => deth(4),
      R => grp_reset_fu_243_n_63
    );
\deth_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_deth_o(5),
      Q => deth(5),
      R => grp_reset_fu_243_n_63
    );
\deth_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_deth_o(6),
      Q => deth(6),
      R => grp_reset_fu_243_n_63
    );
\deth_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_deth_o(7),
      Q => deth(7),
      R => grp_reset_fu_243_n_63
    );
\deth_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_deth_o(8),
      Q => deth(8),
      R => grp_reset_fu_243_n_63
    );
\deth_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_deth_o(9),
      Q => deth(9),
      R => grp_reset_fu_243_n_63
    );
\detl_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_detl_o(10),
      Q => detl(10),
      R => grp_reset_fu_243_n_63
    );
\detl_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_detl_o(11),
      Q => detl(11),
      R => grp_reset_fu_243_n_63
    );
\detl_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_detl_o(12),
      Q => detl(12),
      R => grp_reset_fu_243_n_63
    );
\detl_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_detl_o(13),
      Q => detl(13),
      R => grp_reset_fu_243_n_63
    );
\detl_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_detl_o(14),
      Q => detl(14),
      R => grp_reset_fu_243_n_63
    );
\detl_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_detl_o(3),
      Q => detl(3),
      R => grp_reset_fu_243_n_63
    );
\detl_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_detl_o(4),
      Q => detl(4),
      R => grp_reset_fu_243_n_63
    );
\detl_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_n_525,
      Q => detl(5),
      R => '0'
    );
\detl_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_detl_o(6),
      Q => detl(6),
      R => grp_reset_fu_243_n_63
    );
\detl_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_detl_o(7),
      Q => detl(7),
      R => grp_reset_fu_243_n_63
    );
\detl_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_detl_o(8),
      Q => detl(8),
      R => grp_reset_fu_243_n_63
    );
\detl_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_detl_o(9),
      Q => detl(9),
      R => grp_reset_fu_243_n_63
    );
\encoded_address0[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_11_fu_168_reg(0),
      I1 => ap_CS_fsm_state6,
      I2 => i_18_reg_597(0),
      O => encoded_address0(0)
    );
\encoded_address0[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_11_fu_168_reg(1),
      I1 => ap_CS_fsm_state6,
      I2 => i_18_reg_597(1),
      O => encoded_address0(1)
    );
\encoded_address0[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_11_fu_168_reg(2),
      I1 => ap_CS_fsm_state6,
      I2 => i_18_reg_597(2),
      O => encoded_address0(2)
    );
\encoded_address0[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_11_fu_168_reg(3),
      I1 => ap_CS_fsm_state6,
      I2 => i_18_reg_597(3),
      O => encoded_address0(3)
    );
\encoded_address0[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_11_fu_168_reg(4),
      I1 => ap_CS_fsm_state6,
      I2 => i_18_reg_597(4),
      O => encoded_address0(4)
    );
\encoded_address0[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_11_fu_168_reg(5),
      I1 => ap_CS_fsm_state6,
      I2 => i_18_reg_597(5),
      O => encoded_address0(5)
    );
grp_decode_fu_399: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_decode
     port map (
      A(12) => grp_encode_fu_333_n_26,
      A(11) => grp_encode_fu_333_n_27,
      A(10) => grp_encode_fu_333_n_28,
      A(9) => grp_encode_fu_333_n_29,
      A(8) => grp_encode_fu_333_n_30,
      A(7) => grp_encode_fu_333_n_31,
      A(6) => grp_encode_fu_333_n_32,
      A(5) => grp_encode_fu_333_n_33,
      A(4) => grp_encode_fu_333_n_34,
      A(3) => grp_encode_fu_333_n_35,
      A(2) => grp_encode_fu_333_n_36,
      A(1) => grp_encode_fu_333_n_37,
      A(0) => grp_encode_fu_333_n_38,
      ADDRARDADDR(1) => grp_decode_fu_399_dec_del_dltx_address1(2),
      ADDRARDADDR(0) => grp_decode_fu_399_dec_del_dltx_address1(0),
      ADDRBWRADDR(2 downto 0) => dec_del_dltx_address0(2 downto 0),
      B(11 downto 0) => dec_detl(14 downto 3),
      CEA2 => h_ce0,
      CEB2 => accumd_ce0,
      CO(0) => accumd_U_n_75,
      D(31 downto 0) => grp_decode_fu_399_xout1(31 downto 0),
      DI(2) => accumd_U_n_52,
      DI(1 downto 0) => sub_ln396_fu_1949_p2(35 downto 34),
      DINADIN(15 downto 0) => grp_decode_fu_399_dec_del_dltx_d1(15 downto 0),
      DINBDIN(15) => grp_decode_fu_399_n_618,
      DINBDIN(14) => grp_decode_fu_399_n_619,
      DINBDIN(13) => grp_decode_fu_399_n_620,
      DINBDIN(12) => grp_decode_fu_399_n_621,
      DINBDIN(11) => grp_decode_fu_399_n_622,
      DINBDIN(10) => grp_decode_fu_399_n_623,
      DINBDIN(9) => grp_decode_fu_399_n_624,
      DINBDIN(8) => grp_decode_fu_399_n_625,
      DINBDIN(7) => grp_decode_fu_399_n_626,
      DINBDIN(6) => grp_decode_fu_399_n_627,
      DINBDIN(5) => grp_decode_fu_399_n_628,
      DINBDIN(4) => grp_decode_fu_399_n_629,
      DINBDIN(3) => grp_decode_fu_399_n_630,
      DINBDIN(2) => grp_decode_fu_399_n_631,
      DINBDIN(1) => grp_decode_fu_399_n_632,
      DINBDIN(0) => grp_decode_fu_399_n_633,
      DSP_ALU_INST(15 downto 0) => grp_filtez_fu_433_dlt_q0(15 downto 0),
      DSP_A_B_DATA_INST(11) => h_q1(14),
      DSP_A_B_DATA_INST(10 downto 0) => h_q1(12 downto 2),
      DSP_A_B_DATA_INST_0(5 downto 0) => il(5 downto 0),
      E(0) => qq4_code4_table_ce0,
      Q(3) => ap_CS_fsm_state6_1,
      Q(2) => grp_decode_fu_399_dec_rh2_o_ap_vld,
      Q(1) => ap_CS_fsm_state4_0,
      Q(0) => grp_decode_fu_399_ilb_table_ce0,
      S(5) => grp_decode_fu_399_n_96,
      S(4) => grp_decode_fu_399_n_97,
      S(3) => grp_decode_fu_399_n_98,
      S(2) => grp_decode_fu_399_n_99,
      S(1) => grp_decode_fu_399_n_100,
      S(0) => grp_decode_fu_399_n_101,
      WEA(0) => dec_del_dltx_we1,
      WEBWE(0) => dec_del_dltx_we0,
      accumd_address0(3 downto 0) => accumd_address0(3 downto 0),
      \ap_CS_fsm_reg[10]_0\ => grp_decode_fu_399_n_119,
      \ap_CS_fsm_reg[3]_0\(1) => grp_decode_fu_399_n_94,
      \ap_CS_fsm_reg[3]_0\(0) => grp_decode_fu_399_n_95,
      \ap_CS_fsm_reg[3]_1\(7) => grp_decode_fu_399_n_102,
      \ap_CS_fsm_reg[3]_1\(6) => grp_decode_fu_399_n_103,
      \ap_CS_fsm_reg[3]_1\(5) => grp_decode_fu_399_n_104,
      \ap_CS_fsm_reg[3]_1\(4) => grp_decode_fu_399_n_105,
      \ap_CS_fsm_reg[3]_1\(3) => grp_decode_fu_399_n_106,
      \ap_CS_fsm_reg[3]_1\(2) => grp_decode_fu_399_n_107,
      \ap_CS_fsm_reg[3]_1\(1) => grp_decode_fu_399_n_108,
      \ap_CS_fsm_reg[3]_1\(0) => grp_decode_fu_399_n_109,
      \ap_CS_fsm_reg[3]_2\(7) => grp_decode_fu_399_n_110,
      \ap_CS_fsm_reg[3]_2\(6) => grp_decode_fu_399_n_111,
      \ap_CS_fsm_reg[3]_2\(5) => grp_decode_fu_399_n_112,
      \ap_CS_fsm_reg[3]_2\(4) => grp_decode_fu_399_n_113,
      \ap_CS_fsm_reg[3]_2\(3) => grp_decode_fu_399_n_114,
      \ap_CS_fsm_reg[3]_2\(2) => grp_decode_fu_399_n_115,
      \ap_CS_fsm_reg[3]_2\(1) => grp_decode_fu_399_n_116,
      \ap_CS_fsm_reg[3]_2\(0) => grp_decode_fu_399_n_117,
      \ap_CS_fsm_reg[3]_3\(0) => dec_del_bpl_ce0,
      \ap_CS_fsm_reg[3]_4\ => grp_decode_fu_399_n_522,
      \ap_CS_fsm_reg[3]_5\ => grp_decode_fu_399_n_527,
      \ap_CS_fsm_reg[3]_6\ => grp_decode_fu_399_n_537,
      \ap_CS_fsm_reg[3]_7\ => grp_decode_fu_399_n_538,
      \ap_CS_fsm_reg[5]_0\(0) => dec_del_bph_ce0,
      \ap_CS_fsm_reg[5]_1\(2 downto 0) => dec_del_dhx_address0(2 downto 0),
      \ap_CS_fsm_reg[5]_2\(0) => dec_del_dhx_we0,
      \ap_CS_fsm_reg[6]_0\ => grp_decode_fu_399_n_553,
      \ap_CS_fsm_reg[7]_0\(2) => grp_decode_fu_399_dec_del_dltx_address1(1),
      \ap_CS_fsm_reg[7]_0\(1) => \grp_upzero_fu_443/ap_CS_fsm_state6\,
      \ap_CS_fsm_reg[7]_0\(0) => \grp_upzero_fu_443/ap_CS_fsm_state4\,
      \ap_CS_fsm_reg[7]_1\ => \p_0_in__2\,
      \ap_CS_fsm_reg[7]_2\(0) => dec_del_dhx_we1,
      \ap_CS_fsm_reg[7]_3\(1 downto 0) => ap_NS_fsm(8 downto 7),
      \ap_CS_fsm_reg[7]_rep\(31) => grp_decode_fu_399_n_586,
      \ap_CS_fsm_reg[7]_rep\(30) => grp_decode_fu_399_n_587,
      \ap_CS_fsm_reg[7]_rep\(29) => grp_decode_fu_399_n_588,
      \ap_CS_fsm_reg[7]_rep\(28) => grp_decode_fu_399_n_589,
      \ap_CS_fsm_reg[7]_rep\(27) => grp_decode_fu_399_n_590,
      \ap_CS_fsm_reg[7]_rep\(26) => grp_decode_fu_399_n_591,
      \ap_CS_fsm_reg[7]_rep\(25) => grp_decode_fu_399_n_592,
      \ap_CS_fsm_reg[7]_rep\(24) => grp_decode_fu_399_n_593,
      \ap_CS_fsm_reg[7]_rep\(23) => grp_decode_fu_399_n_594,
      \ap_CS_fsm_reg[7]_rep\(22) => grp_decode_fu_399_n_595,
      \ap_CS_fsm_reg[7]_rep\(21) => grp_decode_fu_399_n_596,
      \ap_CS_fsm_reg[7]_rep\(20) => grp_decode_fu_399_n_597,
      \ap_CS_fsm_reg[7]_rep\(19) => grp_decode_fu_399_n_598,
      \ap_CS_fsm_reg[7]_rep\(18) => grp_decode_fu_399_n_599,
      \ap_CS_fsm_reg[7]_rep\(17) => grp_decode_fu_399_n_600,
      \ap_CS_fsm_reg[7]_rep\(16) => grp_decode_fu_399_n_601,
      \ap_CS_fsm_reg[7]_rep\(15) => grp_decode_fu_399_n_602,
      \ap_CS_fsm_reg[7]_rep\(14) => grp_decode_fu_399_n_603,
      \ap_CS_fsm_reg[7]_rep\(13) => grp_decode_fu_399_n_604,
      \ap_CS_fsm_reg[7]_rep\(12) => grp_decode_fu_399_n_605,
      \ap_CS_fsm_reg[7]_rep\(11) => grp_decode_fu_399_n_606,
      \ap_CS_fsm_reg[7]_rep\(10) => grp_decode_fu_399_n_607,
      \ap_CS_fsm_reg[7]_rep\(9) => grp_decode_fu_399_n_608,
      \ap_CS_fsm_reg[7]_rep\(8) => grp_decode_fu_399_n_609,
      \ap_CS_fsm_reg[7]_rep\(7) => grp_decode_fu_399_n_610,
      \ap_CS_fsm_reg[7]_rep\(6) => grp_decode_fu_399_n_611,
      \ap_CS_fsm_reg[7]_rep\(5) => grp_decode_fu_399_n_612,
      \ap_CS_fsm_reg[7]_rep\(4) => grp_decode_fu_399_n_613,
      \ap_CS_fsm_reg[7]_rep\(3) => grp_decode_fu_399_n_614,
      \ap_CS_fsm_reg[7]_rep\(2) => grp_decode_fu_399_n_615,
      \ap_CS_fsm_reg[7]_rep\(1) => grp_decode_fu_399_n_616,
      \ap_CS_fsm_reg[7]_rep\(0) => grp_decode_fu_399_n_617,
      \ap_CS_fsm_reg[7]_rep_0\(10 downto 0) => p_0_out(10 downto 0),
      \ap_CS_fsm_reg[8]_0\(0) => xout20,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      bpl_q0(31 downto 0) => grp_filtez_fu_433_bpl_q0(31 downto 0),
      d0(31) => grp_decode_fu_399_n_554,
      d0(30) => grp_decode_fu_399_n_555,
      d0(29) => grp_decode_fu_399_n_556,
      d0(28) => grp_decode_fu_399_n_557,
      d0(27) => grp_decode_fu_399_n_558,
      d0(26) => grp_decode_fu_399_n_559,
      d0(25) => grp_decode_fu_399_n_560,
      d0(24) => grp_decode_fu_399_n_561,
      d0(23) => grp_decode_fu_399_n_562,
      d0(22) => grp_decode_fu_399_n_563,
      d0(21) => grp_decode_fu_399_n_564,
      d0(20) => grp_decode_fu_399_n_565,
      d0(19) => grp_decode_fu_399_n_566,
      d0(18) => grp_decode_fu_399_n_567,
      d0(17) => grp_decode_fu_399_n_568,
      d0(16) => grp_decode_fu_399_n_569,
      d0(15) => grp_decode_fu_399_n_570,
      d0(14) => grp_decode_fu_399_n_571,
      d0(13) => grp_decode_fu_399_n_572,
      d0(12) => grp_decode_fu_399_n_573,
      d0(11) => grp_decode_fu_399_n_574,
      d0(10) => grp_decode_fu_399_n_575,
      d0(9) => grp_decode_fu_399_n_576,
      d0(8) => grp_decode_fu_399_n_577,
      d0(7) => grp_decode_fu_399_n_578,
      d0(6) => grp_decode_fu_399_n_579,
      d0(5) => grp_decode_fu_399_n_580,
      d0(4) => grp_decode_fu_399_n_581,
      d0(3) => grp_decode_fu_399_n_582,
      d0(2) => grp_decode_fu_399_n_583,
      d0(1) => grp_decode_fu_399_n_584,
      d0(0) => grp_decode_fu_399_n_585,
      dec_ah1(15 downto 0) => dec_ah1(15 downto 0),
      dec_ah2(14 downto 0) => dec_ah2(14 downto 0),
      dec_al1(15 downto 0) => dec_al1(15 downto 0),
      dec_al2(14 downto 0) => dec_al2(14 downto 0),
      dec_del_bph_address0(2 downto 0) => dec_del_bph_address0(2 downto 0),
      dec_del_dhx_ce0 => dec_del_dhx_ce0,
      dec_del_dhx_ce1 => dec_del_dhx_ce1,
      dec_del_dltx_ce0 => dec_del_dltx_ce0,
      dec_del_dltx_ce1 => dec_del_dltx_ce1,
      \dec_deth_reg[12]\(3 downto 0) => ilb_table_q0(10 downto 7),
      \dec_deth_reg[14]\(11 downto 0) => dec_deth(14 downto 3),
      \dec_deth_reg[3]\ => ilb_table_U_n_99,
      \dec_deth_reg[3]_0\ => ilb_table_U_n_101,
      \dec_deth_reg[3]_1\ => ilb_table_U_n_98,
      \dec_deth_reg[9]\ => ilb_table_U_n_100,
      \dec_detl_reg[12]\(9 downto 0) => ilb_table_q1(10 downto 1),
      \dec_detl_reg[3]\ => ilb_table_U_n_88,
      \dec_detl_reg[5]\(0) => grp_decode_fu_399_n_526,
      \dec_detl_reg[5]_0\ => ilb_table_U_n_89,
      \dec_detl_reg[7]\ => ilb_table_U_n_91,
      \dec_detl_reg[9]\ => ilb_table_U_n_92,
      dec_nbh(14 downto 0) => dec_nbh(14 downto 0),
      \dec_nbh_reg[13]\(3) => ilb_table_U_n_117,
      \dec_nbh_reg[13]\(2) => ilb_table_U_n_118,
      \dec_nbh_reg[13]\(1) => ilb_table_U_n_119,
      \dec_nbh_reg[13]\(0) => ilb_table_U_n_120,
      \dec_nbh_reg[9]\(2) => ilb_table_U_n_70,
      \dec_nbh_reg[9]\(1) => ilb_table_U_n_71,
      \dec_nbh_reg[9]\(0) => ilb_table_U_n_72,
      dec_ph1(31 downto 0) => dec_ph1(31 downto 0),
      dec_ph2(31 downto 0) => dec_ph2(31 downto 0),
      dec_plt1(31 downto 0) => dec_plt1(31 downto 0),
      dec_plt2(31 downto 0) => dec_plt2(31 downto 0),
      dec_rh1(30 downto 0) => dec_rh1(30 downto 0),
      dec_rh2(30 downto 0) => dec_rh2(30 downto 0),
      dec_rlt1(30 downto 0) => dec_rlt1(30 downto 0),
      dec_rlt2(30 downto 0) => dec_rlt2(30 downto 0),
      \dlti_load_2_reg_379_reg[15]\(15 downto 0) => grp_upzero_fu_443_dlti_q0(15 downto 0),
      \dlti_load_4_reg_396_reg[15]\(15 downto 0) => grp_upzero_fu_443_dlti_q1(15 downto 0),
      grp_decode_fu_399_ap_start_reg => grp_decode_fu_399_ap_start_reg,
      grp_decode_fu_399_ap_start_reg_reg => grp_decode_fu_399_n_552,
      grp_decode_fu_399_dec_ah1_o(15 downto 0) => grp_decode_fu_399_dec_ah1_o(15 downto 0),
      grp_decode_fu_399_dec_ah2_o(14 downto 0) => grp_decode_fu_399_dec_ah2_o(14 downto 0),
      grp_decode_fu_399_dec_ah2_o_ap_vld => grp_decode_fu_399_dec_ah2_o_ap_vld,
      grp_decode_fu_399_dec_al1_o(15 downto 0) => grp_decode_fu_399_dec_al1_o(15 downto 0),
      grp_decode_fu_399_dec_al2_o(14 downto 0) => grp_decode_fu_399_dec_al2_o(14 downto 0),
      grp_decode_fu_399_dec_deth_o(5 downto 0) => grp_decode_fu_399_dec_deth_o(14 downto 9),
      grp_decode_fu_399_dec_detl_o(9 downto 4) => grp_decode_fu_399_dec_detl_o(14 downto 9),
      grp_decode_fu_399_dec_detl_o(3 downto 2) => grp_decode_fu_399_dec_detl_o(7 downto 6),
      grp_decode_fu_399_dec_detl_o(1 downto 0) => grp_decode_fu_399_dec_detl_o(4 downto 3),
      grp_decode_fu_399_dec_nbh_o(14 downto 0) => grp_decode_fu_399_dec_nbh_o(14 downto 0),
      grp_decode_fu_399_dec_ph1_o(31 downto 0) => grp_decode_fu_399_dec_ph1_o(31 downto 0),
      grp_decode_fu_399_dec_ph2_o(31 downto 0) => grp_decode_fu_399_dec_ph2_o(31 downto 0),
      grp_decode_fu_399_dec_plt1_o(31 downto 0) => grp_decode_fu_399_dec_plt1_o(31 downto 0),
      grp_decode_fu_399_dec_plt2_o(31 downto 0) => grp_decode_fu_399_dec_plt2_o(31 downto 0),
      grp_decode_fu_399_dec_rh1_o(30 downto 0) => grp_decode_fu_399_dec_rh1_o(30 downto 0),
      grp_decode_fu_399_dec_rh2_o(30 downto 0) => grp_decode_fu_399_dec_rh2_o(30 downto 0),
      grp_decode_fu_399_dec_rlt1_o(30 downto 0) => grp_decode_fu_399_dec_rlt1_o(30 downto 0),
      grp_decode_fu_399_dec_rlt2_o(30 downto 0) => grp_decode_fu_399_dec_rlt2_o(30 downto 0),
      grp_reset_fu_243_ap_start_reg => grp_reset_fu_243_ap_start_reg,
      grp_reset_fu_243_ap_start_reg_reg => grp_decode_fu_399_n_521,
      grp_reset_fu_243_dec_del_bph_we0 => grp_reset_fu_243_dec_del_bph_we0,
      grp_reset_fu_243_dec_del_dhx_we0 => grp_reset_fu_243_dec_del_dhx_we0,
      \idx_fu_250_reg[1]_0\(11) => grp_decode_fu_399_n_634,
      \idx_fu_250_reg[1]_0\(10) => grp_decode_fu_399_n_635,
      \idx_fu_250_reg[1]_0\(9) => grp_decode_fu_399_n_636,
      \idx_fu_250_reg[1]_0\(8) => grp_decode_fu_399_n_637,
      \idx_fu_250_reg[1]_0\(7) => grp_decode_fu_399_n_638,
      \idx_fu_250_reg[1]_0\(6) => grp_decode_fu_399_n_639,
      \idx_fu_250_reg[1]_0\(5) => grp_decode_fu_399_n_640,
      \idx_fu_250_reg[1]_0\(4) => grp_decode_fu_399_n_641,
      \idx_fu_250_reg[1]_0\(3) => grp_decode_fu_399_n_642,
      \idx_fu_250_reg[1]_0\(2) => grp_decode_fu_399_n_643,
      \idx_fu_250_reg[1]_0\(1) => grp_decode_fu_399_n_644,
      \idx_fu_250_reg[1]_0\(0) => grp_decode_fu_399_n_645,
      \idx_fu_270_reg[1]\(11) => grp_decode_fu_399_n_27,
      \idx_fu_270_reg[1]\(10) => grp_decode_fu_399_n_28,
      \idx_fu_270_reg[1]\(9) => grp_decode_fu_399_n_29,
      \idx_fu_270_reg[1]\(8) => grp_decode_fu_399_n_30,
      \idx_fu_270_reg[1]\(7) => grp_decode_fu_399_n_31,
      \idx_fu_270_reg[1]\(6) => grp_decode_fu_399_n_32,
      \idx_fu_270_reg[1]\(5) => grp_decode_fu_399_n_33,
      \idx_fu_270_reg[1]\(4) => grp_decode_fu_399_n_34,
      \idx_fu_270_reg[1]\(3) => grp_decode_fu_399_n_35,
      \idx_fu_270_reg[1]\(2) => grp_decode_fu_399_n_36,
      \idx_fu_270_reg[1]\(1) => grp_decode_fu_399_n_37,
      \idx_fu_270_reg[1]\(0) => grp_decode_fu_399_n_38,
      p_0_in => \p_0_in__1\,
      q0(31 downto 0) => accumc_q0(31 downto 0),
      q00(31 downto 0) => q00(31 downto 0),
      \q0_reg[0]\(3) => grp_reset_fu_243_accumd_ce0,
      \q0_reg[0]\(2) => grp_reset_fu_243_dec_del_bph_ce0,
      \q0_reg[0]\(1) => grp_reset_fu_243_dec_del_dhx_ce0,
      \q0_reg[0]\(0) => grp_reset_fu_243_n_25,
      \q0_reg[0]_0\ => grp_encode_fu_333_n_544,
      \q0_reg[1]\ => \ap_CS_fsm_reg[7]_rep_n_20\,
      \q0_reg[1]_0\(0) => il0,
      \q0_reg[31]\(2 downto 0) => grp_reset_fu_243_dec_del_bph_address0(2 downto 0),
      \q0_reg[31]_0\(3 downto 0) => grp_reset_fu_243_accumd_address0(3 downto 0),
      \q0_reg[31]_1\(31 downto 0) => accumd_q0(31 downto 0),
      \q1_reg[1]\(0) => grp_encode_fu_333_h_ce0,
      \q1_reg[8]\(1 downto 0) => grp_encode_fu_333_h_address0(4 downto 3),
      \q1_reg[8]_0\(1 downto 0) => idx_fu_270_reg(2 downto 1),
      \ram_reg_0_7_30_30_i_2__1\(23 downto 0) => \grp_upzero_fu_443/wd3_fu_274_p4\(31 downto 8),
      ram_reg_bram_0(3) => ap_CS_fsm_state8,
      ram_reg_bram_0(2) => ap_CS_fsm_state7,
      ram_reg_bram_0(1) => ap_CS_fsm_state5,
      ram_reg_bram_0(0) => ap_CS_fsm_state2,
      ram_reg_bram_0_0(2 downto 0) => grp_reset_fu_243_dec_del_dhx_address0(2 downto 0),
      \reg_180_reg[15]\(15 downto 0) => \grp_upzero_fu_443/p_1_in\(15 downto 0),
      sext_ln617_fu_1398_p1(4 downto 0) => sext_ln617_fu_1398_p1(10 downto 6),
      sext_ln618_fu_778_p1(14 downto 0) => sext_ln618_fu_778_p1(14 downto 0),
      \trunc_ln12_reg_2119_reg[3]_0\(3 downto 0) => trunc_ln12_reg_2119(3 downto 0),
      \trunc_ln12_reg_2119_reg[3]_1\(3 downto 0) => select_ln515_fu_703_p3(14 downto 11),
      \trunc_ln15_reg_2101_reg[1]_0\(1 downto 0) => trunc_ln225_reg_645(7 downto 6),
      \trunc_ln522_2_reg_2129_reg[0]_0\(0) => grp_decode_fu_399_n_525,
      \trunc_ln522_2_reg_2129_reg[3]_0\(3 downto 0) => trunc_ln522_2_reg_2129(3 downto 0),
      \xa2_2_fu_254_reg[35]_0\(33 downto 0) => xa2_2_fu_254_reg(35 downto 2),
      \xa2_2_fu_254_reg[43]_0\(11 downto 0) => grp_decode_fu_399_xout2(31 downto 20),
      \xout2_reg[27]\(1) => accumd_U_n_76,
      \xout2_reg[27]\(0) => accumd_U_n_77
    );
grp_decode_fu_399_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_decode_fu_399_n_553,
      Q => grp_decode_fu_399_ap_start_reg,
      R => ap_rst
    );
grp_encode_fu_333: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_encode
     port map (
      A(15 downto 0) => delay_dhx_q0(15 downto 0),
      ADDRARDADDR(1) => grp_encode_fu_333_delay_dltx_address1(2),
      ADDRARDADDR(0) => grp_encode_fu_333_delay_dltx_address1(0),
      ADDRBWRADDR(2 downto 0) => delay_dltx_address0(2 downto 0),
      CEA2 => grp_reset_fu_243_n_26,
      D(1 downto 0) => grp_encode_fu_333_h_address0(4 downto 3),
      DINADIN(15 downto 0) => grp_encode_fu_333_delay_dltx_d1(15 downto 0),
      DINBDIN(15) => grp_encode_fu_333_n_546,
      DINBDIN(14) => grp_encode_fu_333_n_547,
      DINBDIN(13) => grp_encode_fu_333_n_548,
      DINBDIN(12) => grp_encode_fu_333_n_549,
      DINBDIN(11) => grp_encode_fu_333_n_550,
      DINBDIN(10) => grp_encode_fu_333_n_551,
      DINBDIN(9) => grp_encode_fu_333_n_552,
      DINBDIN(8) => grp_encode_fu_333_n_553,
      DINBDIN(7) => grp_encode_fu_333_n_554,
      DINBDIN(6) => grp_encode_fu_333_n_555,
      DINBDIN(5) => grp_encode_fu_333_n_556,
      DINBDIN(4) => grp_encode_fu_333_n_557,
      DINBDIN(3) => grp_encode_fu_333_n_558,
      DINBDIN(2) => grp_encode_fu_333_n_559,
      DINBDIN(1) => grp_encode_fu_333_n_560,
      DINBDIN(0) => grp_encode_fu_333_n_561,
      DOUTADOUT(31 downto 0) => tqmf_q1(31 downto 0),
      DOUTBDOUT(31 downto 0) => tqmf_q0(31 downto 0),
      DSP_ALU_INST(0) => h_ce0,
      DSP_ALU_INST_0(11) => grp_decode_fu_399_n_27,
      DSP_ALU_INST_0(10) => grp_decode_fu_399_n_28,
      DSP_ALU_INST_0(9) => grp_decode_fu_399_n_29,
      DSP_ALU_INST_0(8) => grp_decode_fu_399_n_30,
      DSP_ALU_INST_0(7) => grp_decode_fu_399_n_31,
      DSP_ALU_INST_0(6) => grp_decode_fu_399_n_32,
      DSP_ALU_INST_0(5) => grp_decode_fu_399_n_33,
      DSP_ALU_INST_0(4) => grp_decode_fu_399_n_34,
      DSP_ALU_INST_0(3) => grp_decode_fu_399_n_35,
      DSP_ALU_INST_0(2) => grp_decode_fu_399_n_36,
      DSP_ALU_INST_0(1) => grp_decode_fu_399_n_37,
      DSP_ALU_INST_0(0) => grp_decode_fu_399_n_38,
      DSP_ALU_INST_1(15 downto 0) => grp_filtez_fu_430_dlt_q0(15 downto 0),
      DSP_A_B_DATA_INST(11) => h_q1(14),
      DSP_A_B_DATA_INST(10 downto 0) => h_q1(12 downto 2),
      E(0) => qq4_code4_table_ce0,
      O(3) => tqmf_U_n_118,
      O(2 downto 0) => sext_ln244_fu_575_p1(35 downto 33),
      Q(5) => grp_encode_fu_333_ap_ready,
      Q(4) => ap_CS_fsm_state11,
      Q(3) => grp_encode_fu_333_rlt1_o_ap_vld,
      Q(2) => ap_CS_fsm_state9,
      Q(1) => ap_CS_fsm_state7_2,
      Q(0) => grp_encode_fu_333_h_ce0,
      RSTA => grp_reset_fu_243_n_63,
      S(5) => grp_encode_fu_333_n_190,
      S(4) => grp_encode_fu_333_n_191,
      S(3) => grp_encode_fu_333_n_192,
      S(2) => grp_encode_fu_333_n_193,
      S(1) => grp_encode_fu_333_n_194,
      S(0) => grp_encode_fu_333_n_195,
      WEA(0) => delay_dltx_we1,
      WEBWE(0) => delay_dltx_we0,
      ah1(15 downto 0) => ah1(15 downto 0),
      ah2(14 downto 0) => ah2(14 downto 0),
      al1(15 downto 0) => al1(15 downto 0),
      al2(14 downto 0) => al2(14 downto 0),
      \ap_CS_fsm_reg[0]_0\(0) => il0,
      \ap_CS_fsm_reg[10]_0\ => grp_encode_fu_333_n_505,
      \ap_CS_fsm_reg[10]_1\(2 downto 0) => delay_dhx_address0(2 downto 0),
      \ap_CS_fsm_reg[10]_2\ => grp_encode_fu_333_n_515,
      \ap_CS_fsm_reg[10]_3\ => grp_encode_fu_333_n_516,
      \ap_CS_fsm_reg[10]_4\ => grp_encode_fu_333_n_524,
      \ap_CS_fsm_reg[10]_5\(0) => delay_dhx_we0,
      \ap_CS_fsm_reg[11]_0\(0) => ap_NS_fsm(4),
      \ap_CS_fsm_reg[3]_0\(1) => grp_encode_fu_333_n_188,
      \ap_CS_fsm_reg[3]_0\(0) => grp_encode_fu_333_n_189,
      \ap_CS_fsm_reg[3]_1\(7) => grp_encode_fu_333_n_196,
      \ap_CS_fsm_reg[3]_1\(6) => grp_encode_fu_333_n_197,
      \ap_CS_fsm_reg[3]_1\(5) => grp_encode_fu_333_n_198,
      \ap_CS_fsm_reg[3]_1\(4) => grp_encode_fu_333_n_199,
      \ap_CS_fsm_reg[3]_1\(3) => grp_encode_fu_333_n_200,
      \ap_CS_fsm_reg[3]_1\(2) => grp_encode_fu_333_n_201,
      \ap_CS_fsm_reg[3]_1\(1) => grp_encode_fu_333_n_202,
      \ap_CS_fsm_reg[3]_1\(0) => grp_encode_fu_333_n_203,
      \ap_CS_fsm_reg[3]_2\(7) => grp_encode_fu_333_n_204,
      \ap_CS_fsm_reg[3]_2\(6) => grp_encode_fu_333_n_205,
      \ap_CS_fsm_reg[3]_2\(5) => grp_encode_fu_333_n_206,
      \ap_CS_fsm_reg[3]_2\(4) => grp_encode_fu_333_n_207,
      \ap_CS_fsm_reg[3]_2\(3) => grp_encode_fu_333_n_208,
      \ap_CS_fsm_reg[3]_2\(2) => grp_encode_fu_333_n_209,
      \ap_CS_fsm_reg[3]_2\(1) => grp_encode_fu_333_n_210,
      \ap_CS_fsm_reg[3]_2\(0) => grp_encode_fu_333_n_211,
      \ap_CS_fsm_reg[3]_3\(1) => grp_encode_fu_333_n_217,
      \ap_CS_fsm_reg[3]_3\(0) => grp_encode_fu_333_n_218,
      \ap_CS_fsm_reg[3]_4\(5) => grp_encode_fu_333_n_235,
      \ap_CS_fsm_reg[3]_4\(4) => grp_encode_fu_333_n_236,
      \ap_CS_fsm_reg[3]_4\(3) => grp_encode_fu_333_n_237,
      \ap_CS_fsm_reg[3]_4\(2) => grp_encode_fu_333_n_238,
      \ap_CS_fsm_reg[3]_4\(1) => grp_encode_fu_333_n_239,
      \ap_CS_fsm_reg[3]_4\(0) => grp_encode_fu_333_n_240,
      \ap_CS_fsm_reg[3]_5\(7) => grp_encode_fu_333_n_241,
      \ap_CS_fsm_reg[3]_5\(6) => grp_encode_fu_333_n_242,
      \ap_CS_fsm_reg[3]_5\(5) => grp_encode_fu_333_n_243,
      \ap_CS_fsm_reg[3]_5\(4) => grp_encode_fu_333_n_244,
      \ap_CS_fsm_reg[3]_5\(3) => grp_encode_fu_333_n_245,
      \ap_CS_fsm_reg[3]_5\(2) => grp_encode_fu_333_n_246,
      \ap_CS_fsm_reg[3]_5\(1) => grp_encode_fu_333_n_247,
      \ap_CS_fsm_reg[3]_5\(0) => grp_encode_fu_333_n_248,
      \ap_CS_fsm_reg[3]_6\(7) => grp_encode_fu_333_n_249,
      \ap_CS_fsm_reg[3]_6\(6) => grp_encode_fu_333_n_250,
      \ap_CS_fsm_reg[3]_6\(5) => grp_encode_fu_333_n_251,
      \ap_CS_fsm_reg[3]_6\(4) => grp_encode_fu_333_n_252,
      \ap_CS_fsm_reg[3]_6\(3) => grp_encode_fu_333_n_253,
      \ap_CS_fsm_reg[3]_6\(2) => grp_encode_fu_333_n_254,
      \ap_CS_fsm_reg[3]_6\(1) => grp_encode_fu_333_n_255,
      \ap_CS_fsm_reg[3]_6\(0) => grp_encode_fu_333_n_256,
      \ap_CS_fsm_reg[3]_7\ => grp_encode_fu_333_n_545,
      \ap_CS_fsm_reg[4]_0\(0) => delay_bpl_ce0,
      \ap_CS_fsm_reg[4]_1\ => \p_0_in__0\,
      \ap_CS_fsm_reg[4]_2\(0) => delay_bph_ce0,
      \ap_CS_fsm_reg[4]_3\(0) => delay_dhx_we1,
      \ap_CS_fsm_reg[4]_4\(4 downto 0) => tqmf_address0(4 downto 0),
      \ap_CS_fsm_reg[4]_5\(0) => tqmf_we1,
      \ap_CS_fsm_reg[4]_6\(15) => grp_encode_fu_333_n_562,
      \ap_CS_fsm_reg[4]_6\(14) => grp_encode_fu_333_n_563,
      \ap_CS_fsm_reg[4]_6\(13) => grp_encode_fu_333_n_564,
      \ap_CS_fsm_reg[4]_6\(12) => grp_encode_fu_333_n_565,
      \ap_CS_fsm_reg[4]_6\(11) => grp_encode_fu_333_n_566,
      \ap_CS_fsm_reg[4]_6\(10) => grp_encode_fu_333_n_567,
      \ap_CS_fsm_reg[4]_6\(9) => grp_encode_fu_333_n_568,
      \ap_CS_fsm_reg[4]_6\(8) => grp_encode_fu_333_n_569,
      \ap_CS_fsm_reg[4]_6\(7) => grp_encode_fu_333_n_570,
      \ap_CS_fsm_reg[4]_6\(6) => grp_encode_fu_333_n_571,
      \ap_CS_fsm_reg[4]_6\(5) => grp_encode_fu_333_n_572,
      \ap_CS_fsm_reg[4]_6\(4) => grp_encode_fu_333_n_573,
      \ap_CS_fsm_reg[4]_6\(3) => grp_encode_fu_333_n_574,
      \ap_CS_fsm_reg[4]_6\(2) => grp_encode_fu_333_n_575,
      \ap_CS_fsm_reg[4]_6\(1) => grp_encode_fu_333_n_576,
      \ap_CS_fsm_reg[4]_6\(0) => grp_encode_fu_333_n_577,
      \ap_CS_fsm_reg[6]_0\(1) => grp_encode_fu_333_delay_dhx_address1(2),
      \ap_CS_fsm_reg[6]_0\(0) => grp_encode_fu_333_delay_dhx_address1(0),
      \ap_CS_fsm_reg[7]_0\(2) => grp_encode_fu_333_delay_dltx_address1(1),
      \ap_CS_fsm_reg[7]_0\(1) => \grp_upzero_fu_452/ap_CS_fsm_state6\,
      \ap_CS_fsm_reg[7]_0\(0) => \grp_upzero_fu_452/ap_CS_fsm_state4\,
      \ap_CS_fsm_reg[7]_1\(2) => grp_encode_fu_333_delay_dhx_address1(1),
      \ap_CS_fsm_reg[7]_1\(1) => \grp_upzero_fu_461/ap_CS_fsm_state6\,
      \ap_CS_fsm_reg[7]_1\(0) => \grp_upzero_fu_461/ap_CS_fsm_state4\,
      \ap_CS_fsm_reg[9]_0\(0) => ilb_table_ce0,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      bpl_q0(31 downto 0) => grp_filtez_fu_430_bpl_q0(31 downto 0),
      delay_bph_address0(2 downto 0) => delay_bph_address0(2 downto 0),
      delay_dhx_ce0 => delay_dhx_ce0,
      delay_dhx_ce1 => delay_dhx_ce1,
      delay_dltx_ce0 => delay_dltx_ce0,
      delay_dltx_ce1 => delay_dltx_ce1,
      \deth_reg[12]\(3 downto 0) => ilb_table_q0(10 downto 7),
      \deth_reg[14]\(11 downto 0) => deth(14 downto 3),
      \deth_reg[3]\ => ilb_table_U_n_49,
      \deth_reg[3]_0\ => ilb_table_U_n_50,
      \deth_reg[3]_1\ => ilb_table_U_n_43,
      \deth_reg[9]\ => ilb_table_U_n_44,
      detl(11 downto 0) => detl(14 downto 3),
      \detl_reg[12]\(8 downto 1) => ilb_table_q1(10 downto 3),
      \detl_reg[12]\(0) => ilb_table_q1(1),
      \detl_reg[3]\ => ilb_table_U_n_121,
      \detl_reg[5]\(0) => grp_encode_fu_333_n_525,
      \detl_reg[5]_0\ => ilb_table_U_n_34,
      \detl_reg[7]\ => ilb_table_U_n_36,
      \detl_reg[9]\ => ilb_table_U_n_37,
      \dlti_load_2_reg_379_reg[15]\(15 downto 0) => delay_dltx_q0(15 downto 0),
      \dlti_load_4_reg_396_reg[15]\(15 downto 0) => grp_encode_fu_333_delay_dhx_d1(15 downto 0),
      \dlti_load_4_reg_396_reg[15]_0\(15 downto 0) => delay_dltx_q1(15 downto 0),
      \dlti_load_4_reg_396_reg[15]_1\(15 downto 0) => delay_dhx_q1(15 downto 0),
      encoded_ce0 => encoded_ce0,
      encoded_ce0_0(3) => ap_CS_fsm_state6,
      encoded_ce0_0(2) => ap_CS_fsm_state5,
      encoded_ce0_0(1) => ap_CS_fsm_state4,
      encoded_ce0_0(0) => ap_CS_fsm_state2,
      encoded_d0(7 downto 0) => \^encoded_d0\(7 downto 0),
      encoded_we0 => \^encoded_we0\,
      grp_encode_fu_333_ah1_o(15 downto 0) => grp_encode_fu_333_ah1_o(15 downto 0),
      grp_encode_fu_333_ah2_o(14 downto 0) => grp_encode_fu_333_ah2_o(14 downto 0),
      grp_encode_fu_333_al1_o(15 downto 0) => grp_encode_fu_333_al1_o(15 downto 0),
      grp_encode_fu_333_al2_o(14 downto 0) => grp_encode_fu_333_al2_o(14 downto 0),
      grp_encode_fu_333_ap_start_reg => grp_encode_fu_333_ap_start_reg,
      grp_encode_fu_333_deth_o(5 downto 0) => grp_encode_fu_333_deth_o(14 downto 9),
      grp_encode_fu_333_detl_o(9 downto 4) => grp_encode_fu_333_detl_o(14 downto 9),
      grp_encode_fu_333_detl_o(3 downto 2) => grp_encode_fu_333_detl_o(7 downto 6),
      grp_encode_fu_333_detl_o(1 downto 0) => grp_encode_fu_333_detl_o(4 downto 3),
      grp_encode_fu_333_nbh_o(14 downto 0) => grp_encode_fu_333_nbh_o(14 downto 0),
      grp_encode_fu_333_ph1_o(31 downto 0) => grp_encode_fu_333_ph1_o(31 downto 0),
      grp_encode_fu_333_ph2_o(31 downto 0) => grp_encode_fu_333_ph2_o(31 downto 0),
      grp_encode_fu_333_plt1_o(31 downto 0) => grp_encode_fu_333_plt1_o(31 downto 0),
      grp_encode_fu_333_plt2_o(31 downto 0) => grp_encode_fu_333_plt2_o(31 downto 0),
      grp_encode_fu_333_rh1_o(30 downto 0) => grp_encode_fu_333_rh1_o(30 downto 0),
      grp_encode_fu_333_rh2_o(30 downto 0) => grp_encode_fu_333_rh2_o(30 downto 0),
      grp_encode_fu_333_rh2_o_ap_vld => grp_encode_fu_333_rh2_o_ap_vld,
      grp_encode_fu_333_rlt1_o(30 downto 0) => grp_encode_fu_333_rlt1_o(30 downto 0),
      grp_encode_fu_333_rlt2_o(30 downto 0) => grp_encode_fu_333_rlt2_o(30 downto 0),
      grp_reset_fu_243_dec_del_bph_we0 => grp_reset_fu_243_dec_del_bph_we0,
      grp_reset_fu_243_dec_del_dhx_we0 => grp_reset_fu_243_dec_del_dhx_we0,
      \i_6_fu_290_reg[4]_0\ => grp_encode_fu_333_n_258,
      \icmp_ln311_reg_2321_reg[0]_0\(4 downto 0) => sext_ln617_fu_1398_p1(10 downto 6),
      \icmp_ln311_reg_2321_reg[0]_1\ => grp_encode_fu_333_n_544,
      \idx_fu_270_reg[2]_0\(1 downto 0) => idx_fu_270_reg(2 downto 1),
      nbh(14 downto 0) => nbh(14 downto 0),
      p_0_in => p_0_in,
      ph1(31 downto 0) => ph1(31 downto 0),
      ph2(31 downto 0) => ph2(31 downto 0),
      plt1(31 downto 0) => plt1(31 downto 0),
      plt2(31 downto 0) => plt2(31 downto 0),
      \q0_reg[0]\ => grp_reset_fu_243_n_54,
      \q0_reg[10]\ => \ap_CS_fsm_reg[7]_rep_n_20\,
      \q0_reg[10]_0\(0) => grp_decode_fu_399_ilb_table_ce0,
      \q0_reg[12]\(3 downto 0) => trunc_ln225_reg_645(5 downto 2),
      \q0_reg[31]\(2 downto 0) => grp_reset_fu_243_dec_del_bph_address0(2 downto 0),
      \q0_reg[5]\(5 downto 2) => grp_encode_fu_333_qq4_code4_table_address0(3 downto 0),
      \q0_reg[5]\(1 downto 0) => grp_encode_fu_333_il(1 downto 0),
      ram_reg_0_7_30_30_i_2(23 downto 0) => \grp_upzero_fu_452/wd3_fu_274_p4\(31 downto 8),
      \ram_reg_0_7_30_30_i_2__0\(23 downto 0) => \grp_upzero_fu_461/wd3_fu_274_p4\(31 downto 8),
      ram_reg_bram_0(1) => grp_reset_fu_243_tqmf_ce0,
      ram_reg_bram_0(0) => grp_reset_fu_243_dec_del_dhx_ce0,
      ram_reg_bram_0_0(2 downto 0) => grp_reset_fu_243_dec_del_dhx_address0(2 downto 0),
      ram_reg_bram_0_1(4 downto 0) => grp_reset_fu_243_tqmf_address0(4 downto 0),
      \reg_180_reg[15]\(15 downto 0) => \grp_upzero_fu_452/p_1_in\(15 downto 0),
      \reg_180_reg[15]_0\(15 downto 0) => \grp_upzero_fu_461/p_1_in\(15 downto 0),
      rh1(30 downto 0) => rh1(30 downto 0),
      rh2(30 downto 0) => rh2(30 downto 0),
      rlt1(30 downto 0) => rlt1(30 downto 0),
      rlt2(30 downto 0) => rlt2(30 downto 0),
      sext_ln244_fu_575_p1(30 downto 0) => sext_ln244_fu_575_p1(32 downto 2),
      tqmf_ce0 => tqmf_ce0,
      tqmf_ce1 => tqmf_ce1,
      \trunc_ln225_reg_645_reg[5]\(12) => grp_encode_fu_333_n_26,
      \trunc_ln225_reg_645_reg[5]\(11) => grp_encode_fu_333_n_27,
      \trunc_ln225_reg_645_reg[5]\(10) => grp_encode_fu_333_n_28,
      \trunc_ln225_reg_645_reg[5]\(9) => grp_encode_fu_333_n_29,
      \trunc_ln225_reg_645_reg[5]\(8) => grp_encode_fu_333_n_30,
      \trunc_ln225_reg_645_reg[5]\(7) => grp_encode_fu_333_n_31,
      \trunc_ln225_reg_645_reg[5]\(6) => grp_encode_fu_333_n_32,
      \trunc_ln225_reg_645_reg[5]\(5) => grp_encode_fu_333_n_33,
      \trunc_ln225_reg_645_reg[5]\(4) => grp_encode_fu_333_n_34,
      \trunc_ln225_reg_645_reg[5]\(3) => grp_encode_fu_333_n_35,
      \trunc_ln225_reg_645_reg[5]\(2) => grp_encode_fu_333_n_36,
      \trunc_ln225_reg_645_reg[5]\(1) => grp_encode_fu_333_n_37,
      \trunc_ln225_reg_645_reg[5]\(0) => grp_encode_fu_333_n_38,
      \trunc_ln225_reg_645_reg[5]_0\(10) => grp_encode_fu_333_n_578,
      \trunc_ln225_reg_645_reg[5]_0\(9) => grp_encode_fu_333_n_579,
      \trunc_ln225_reg_645_reg[5]_0\(8) => grp_encode_fu_333_n_580,
      \trunc_ln225_reg_645_reg[5]_0\(7) => grp_encode_fu_333_n_581,
      \trunc_ln225_reg_645_reg[5]_0\(6) => grp_encode_fu_333_n_582,
      \trunc_ln225_reg_645_reg[5]_0\(5) => grp_encode_fu_333_n_583,
      \trunc_ln225_reg_645_reg[5]_0\(4) => grp_encode_fu_333_n_584,
      \trunc_ln225_reg_645_reg[5]_0\(3) => grp_encode_fu_333_n_585,
      \trunc_ln225_reg_645_reg[5]_0\(2) => grp_encode_fu_333_n_586,
      \trunc_ln225_reg_645_reg[5]_0\(1) => grp_encode_fu_333_n_587,
      \trunc_ln225_reg_645_reg[5]_0\(0) => grp_encode_fu_333_n_588,
      \trunc_ln269_reg_2228_reg[4]_0\(4 downto 0) => grp_encode_fu_333_tqmf_address1(4 downto 0),
      \trunc_ln522_1_reg_2357_reg[0]_0\(0) => grp_encode_fu_333_n_523,
      \trunc_ln522_1_reg_2357_reg[3]_0\(3 downto 0) => trunc_ln522_1_reg_2357(3 downto 0),
      \trunc_ln8_reg_2331_reg[3]_0\(3 downto 0) => trunc_ln8_reg_2331(3 downto 0),
      \trunc_ln8_reg_2331_reg[3]_1\(3 downto 0) => select_ln515_fu_1209_p3(14 downto 11)
    );
grp_encode_fu_333_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_encode_fu_333_n_545,
      Q => grp_encode_fu_333_ap_start_reg,
      R => ap_rst
    );
grp_reset_fu_243: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_reset
     port map (
      CEA2 => grp_reset_fu_243_n_26,
      CEB2 => accumd_ce0,
      D(1 downto 0) => ap_NS_fsm(2 downto 1),
      E(0) => grp_reset_fu_243_dec_del_dhx_we0,
      Q(4) => grp_reset_fu_243_accumd_ce0,
      Q(3) => grp_reset_fu_243_tqmf_ce0,
      Q(2) => grp_reset_fu_243_dec_del_bph_ce0,
      Q(1) => grp_reset_fu_243_dec_del_dhx_ce0,
      Q(0) => grp_reset_fu_243_n_25,
      RSTA => grp_reset_fu_243_n_63,
      WEBWE(0) => tqmf_we0,
      \al1_reg[15]\(1) => grp_encode_fu_333_ap_ready,
      \al1_reg[15]\(0) => grp_encode_fu_333_rlt1_o_ap_vld,
      \ap_CS_fsm_reg[0]_0\ => grp_reset_fu_243_n_20,
      \ap_CS_fsm_reg[0]_1\ => grp_reset_fu_243_n_28,
      \ap_CS_fsm_reg[0]_2\ => grp_reset_fu_243_n_31,
      \ap_CS_fsm_reg[0]_3\ => grp_reset_fu_243_n_32,
      \ap_CS_fsm_reg[0]_4\ => grp_reset_fu_243_n_50,
      \ap_CS_fsm_reg[0]_5\ => grp_reset_fu_243_n_51,
      \ap_CS_fsm_reg[0]_6\ => grp_reset_fu_243_n_52,
      \ap_CS_fsm_reg[0]_7\ => grp_reset_fu_243_n_53,
      \ap_CS_fsm_reg[0]_8\ => grp_reset_fu_243_n_64,
      \ap_CS_fsm_reg[4]_0\ => grp_reset_fu_243_n_54,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      ap_start => ap_start,
      ap_start_0 => grp_reset_fu_243_n_59,
      \dec_ah1_reg[15]\ => \ap_CS_fsm_reg[7]_rep_n_20\,
      \dec_deth_reg[4]\ => grp_decode_fu_399_n_522,
      \dec_ph2_reg[0]\(1) => grp_decode_fu_399_dec_rh2_o_ap_vld,
      \dec_ph2_reg[0]\(0) => grp_decode_fu_399_ilb_table_ce0,
      encoded_we0 => \^encoded_we0\,
      grp_decode_fu_399_dec_ah2_o_ap_vld => grp_decode_fu_399_dec_ah2_o_ap_vld,
      grp_encode_fu_333_rh2_o_ap_vld => grp_encode_fu_333_rh2_o_ap_vld,
      grp_reset_fu_243_ap_start_reg => grp_reset_fu_243_ap_start_reg,
      grp_reset_fu_243_ap_start_reg_reg => grp_reset_fu_243_n_55,
      grp_reset_fu_243_ap_start_reg_reg_0 => grp_reset_fu_243_n_56,
      grp_reset_fu_243_ap_start_reg_reg_1 => grp_reset_fu_243_n_57,
      grp_reset_fu_243_ap_start_reg_reg_2 => grp_reset_fu_243_n_60,
      grp_reset_fu_243_ap_start_reg_reg_3 => grp_reset_fu_243_n_61,
      grp_reset_fu_243_ap_start_reg_reg_4 => grp_reset_fu_243_n_62,
      grp_reset_fu_243_dec_del_bph_we0 => grp_reset_fu_243_dec_del_bph_we0,
      \i_2_fu_146_reg[2]_0\(2 downto 0) => grp_reset_fu_243_dec_del_bph_address0(2 downto 0),
      \i_3_fu_150_reg[4]_0\(4 downto 0) => grp_reset_fu_243_tqmf_address0(4 downto 0),
      \i_4_fu_154_reg[3]_0\(3 downto 0) => grp_reset_fu_243_accumd_address0(3 downto 0),
      \i_fu_142_reg[2]_0\(2 downto 0) => grp_reset_fu_243_dec_del_dhx_address0(2 downto 0),
      p_0_in => \p_0_in__3\,
      \ph2_reg[0]\ => grp_encode_fu_333_n_524,
      \q0_reg[31]\ => grp_decode_fu_399_n_119,
      \rh2_reg[30]\(2) => ap_CS_fsm_state5,
      \rh2_reg[30]\(1) => ap_CS_fsm_state2,
      \rh2_reg[30]\(0) => \ap_CS_fsm_reg_n_20_[0]\,
      \rlt2_reg[30]\ => grp_encode_fu_333_n_258
    );
grp_reset_fu_243_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_reset_fu_243_n_59,
      Q => grp_reset_fu_243_ap_start_reg,
      R => ap_rst
    );
h_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_h_ROM_AUTO_1R
     port map (
      D(11) => grp_decode_fu_399_n_634,
      D(10) => grp_decode_fu_399_n_635,
      D(9) => grp_decode_fu_399_n_636,
      D(8) => grp_decode_fu_399_n_637,
      D(7) => grp_decode_fu_399_n_638,
      D(6) => grp_decode_fu_399_n_639,
      D(5) => grp_decode_fu_399_n_640,
      D(4) => grp_decode_fu_399_n_641,
      D(3) => grp_decode_fu_399_n_642,
      D(2) => grp_decode_fu_399_n_643,
      D(1) => grp_decode_fu_399_n_644,
      D(0) => grp_decode_fu_399_n_645,
      E(0) => h_ce0,
      Q(11) => h_q1(14),
      Q(10 downto 0) => h_q1(12 downto 2),
      ap_clk => ap_clk
    );
\i_11_fu_168[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_11_fu_168_reg(0),
      O => \i_11_fu_168[0]_i_1_n_20\
    );
\i_11_fu_168[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_11_fu_168_reg(1),
      I1 => i_11_fu_168_reg(0),
      O => add_ln223_fu_536_p2(1)
    );
\i_11_fu_168[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_11_fu_168_reg(1),
      I1 => i_11_fu_168_reg(0),
      I2 => i_11_fu_168_reg(2),
      O => add_ln223_fu_536_p2(2)
    );
\i_11_fu_168[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_11_fu_168_reg(2),
      I1 => i_11_fu_168_reg(0),
      I2 => i_11_fu_168_reg(1),
      I3 => i_11_fu_168_reg(3),
      O => add_ln223_fu_536_p2(3)
    );
\i_11_fu_168[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_11_fu_168_reg(3),
      I1 => i_11_fu_168_reg(1),
      I2 => i_11_fu_168_reg(0),
      I3 => i_11_fu_168_reg(2),
      I4 => i_11_fu_168_reg(4),
      O => add_ln223_fu_536_p2(4)
    );
\i_11_fu_168[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^in_data_ce1\,
      I1 => \i_fu_164[5]_i_4_n_20\,
      O => \i_11_fu_168[5]_i_1_n_20\
    );
\i_11_fu_168[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => i_11_fu_168_reg(4),
      I1 => i_11_fu_168_reg(2),
      I2 => i_11_fu_168_reg(0),
      I3 => i_11_fu_168_reg(1),
      I4 => i_11_fu_168_reg(3),
      I5 => i_11_fu_168_reg(5),
      O => add_ln223_fu_536_p2(5)
    );
\i_11_fu_168_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => \i_11_fu_168[0]_i_1_n_20\,
      Q => i_11_fu_168_reg(0),
      R => \i_11_fu_168[5]_i_1_n_20\
    );
\i_11_fu_168_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln223_fu_536_p2(1),
      Q => i_11_fu_168_reg(1),
      R => \i_11_fu_168[5]_i_1_n_20\
    );
\i_11_fu_168_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln223_fu_536_p2(2),
      Q => i_11_fu_168_reg(2),
      R => \i_11_fu_168[5]_i_1_n_20\
    );
\i_11_fu_168_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln223_fu_536_p2(3),
      Q => i_11_fu_168_reg(3),
      R => \i_11_fu_168[5]_i_1_n_20\
    );
\i_11_fu_168_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln223_fu_536_p2(4),
      Q => i_11_fu_168_reg(4),
      R => \i_11_fu_168[5]_i_1_n_20\
    );
\i_11_fu_168_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln223_fu_536_p2(5),
      Q => i_11_fu_168_reg(5),
      R => \i_11_fu_168[5]_i_1_n_20\
    );
\i_18_reg_597_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^in_data_ce1\,
      D => \^in_data_address0\(1),
      Q => i_18_reg_597(0),
      R => '0'
    );
\i_18_reg_597_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^in_data_ce1\,
      D => \^in_data_address0\(2),
      Q => i_18_reg_597(1),
      R => '0'
    );
\i_18_reg_597_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^in_data_ce1\,
      D => \^in_data_address0\(3),
      Q => i_18_reg_597(2),
      R => '0'
    );
\i_18_reg_597_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^in_data_ce1\,
      D => \^in_data_address0\(4),
      Q => i_18_reg_597(3),
      R => '0'
    );
\i_18_reg_597_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^in_data_ce1\,
      D => \^in_data_address0\(5),
      Q => i_18_reg_597(4),
      R => '0'
    );
\i_18_reg_597_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^in_data_ce1\,
      D => \^in_data_address0\(6),
      Q => i_18_reg_597(5),
      R => '0'
    );
\i_19_reg_632_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_11_fu_168_reg(0),
      Q => \^decoded_address1\(1),
      R => '0'
    );
\i_19_reg_632_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_11_fu_168_reg(1),
      Q => \^decoded_address1\(2),
      R => '0'
    );
\i_19_reg_632_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_11_fu_168_reg(2),
      Q => \^decoded_address1\(3),
      R => '0'
    );
\i_19_reg_632_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_11_fu_168_reg(3),
      Q => \^decoded_address1\(4),
      R => '0'
    );
\i_19_reg_632_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_11_fu_168_reg(4),
      Q => \^decoded_address1\(5),
      R => '0'
    );
\i_19_reg_632_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_11_fu_168_reg(5),
      Q => \^decoded_address1\(6),
      R => '0'
    );
\i_fu_164[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^in_data_address0\(1),
      O => \i_fu_164[0]_i_1_n_20\
    );
\i_fu_164[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^in_data_address0\(2),
      I1 => \^in_data_address0\(1),
      O => add_ln217_fu_478_p2(1)
    );
\i_fu_164[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^in_data_address0\(2),
      I1 => \^in_data_address0\(1),
      I2 => \^in_data_address0\(3),
      O => add_ln217_fu_478_p2(2)
    );
\i_fu_164[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^in_data_address0\(3),
      I1 => \^in_data_address0\(1),
      I2 => \^in_data_address0\(2),
      I3 => \^in_data_address0\(4),
      O => add_ln217_fu_478_p2(3)
    );
\i_fu_164[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^in_data_address0\(4),
      I1 => \^in_data_address0\(2),
      I2 => \^in_data_address0\(1),
      I3 => \^in_data_address0\(3),
      I4 => \^in_data_address0\(5),
      O => add_ln217_fu_478_p2(4)
    );
\i_fu_164[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_20_[0]\,
      I1 => ap_start,
      O => ap_NS_fsm12_out
    );
\i_fu_164[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \i_fu_164[5]_i_4_n_20\,
      I1 => \^in_data_ce1\,
      O => ap_NS_fsm(3)
    );
\i_fu_164[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^in_data_address0\(5),
      I1 => \^in_data_address0\(3),
      I2 => \^in_data_address0\(1),
      I3 => \^in_data_address0\(2),
      I4 => \^in_data_address0\(4),
      I5 => \^in_data_address0\(6),
      O => add_ln217_fu_478_p2(5)
    );
\i_fu_164[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => \^in_data_address0\(1),
      I1 => \^in_data_address0\(2),
      I2 => \^in_data_address0\(5),
      I3 => \^in_data_address0\(6),
      I4 => \^in_data_address0\(4),
      I5 => \^in_data_address0\(3),
      O => \i_fu_164[5]_i_4_n_20\
    );
\i_fu_164_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \i_fu_164[0]_i_1_n_20\,
      Q => \^in_data_address0\(1),
      R => ap_NS_fsm12_out
    );
\i_fu_164_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => add_ln217_fu_478_p2(1),
      Q => \^in_data_address0\(2),
      R => ap_NS_fsm12_out
    );
\i_fu_164_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => add_ln217_fu_478_p2(2),
      Q => \^in_data_address0\(3),
      R => ap_NS_fsm12_out
    );
\i_fu_164_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => add_ln217_fu_478_p2(3),
      Q => \^in_data_address0\(4),
      R => ap_NS_fsm12_out
    );
\i_fu_164_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => add_ln217_fu_478_p2(4),
      Q => \^in_data_address0\(5),
      R => ap_NS_fsm12_out
    );
\i_fu_164_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => add_ln217_fu_478_p2(5),
      Q => \^in_data_address0\(6),
      R => ap_NS_fsm12_out
    );
\il_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => il0,
      D => grp_encode_fu_333_il(0),
      Q => il(0),
      R => '0'
    );
\il_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => il0,
      D => grp_encode_fu_333_il(1),
      Q => il(1),
      R => '0'
    );
\il_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => il0,
      D => grp_encode_fu_333_qq4_code4_table_address0(0),
      Q => il(2),
      R => '0'
    );
\il_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => il0,
      D => grp_encode_fu_333_qq4_code4_table_address0(1),
      Q => il(3),
      R => '0'
    );
\il_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => il0,
      D => grp_encode_fu_333_qq4_code4_table_address0(2),
      Q => il(4),
      R => '0'
    );
\il_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => il0,
      D => grp_encode_fu_333_qq4_code4_table_address0(3),
      Q => il(5),
      R => '0'
    );
ilb_table_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_ilb_table_ROM_AUTO_1R
     port map (
      B(0) => dec_detl(8),
      D(10 downto 0) => p_0_out(10 downto 0),
      DI(3 downto 1) => sext_ln512_fu_1165_p1(14 downto 12),
      DI(0) => ilb_table_U_n_23,
      E(0) => ilb_table_ce0,
      Q(9 downto 0) => ilb_table_q1(10 downto 1),
      S(2) => ilb_table_U_n_63,
      S(1) => ilb_table_U_n_64,
      S(0) => ilb_table_U_n_65,
      ap_clk => ap_clk,
      \dec_deth_reg[5]\(3 downto 0) => trunc_ln522_2_reg_2129(3 downto 0),
      \dec_deth_reg[8]\(4 downto 0) => dec_deth(8 downto 4),
      \dec_detl_reg[5]\(3 downto 0) => trunc_ln12_reg_2119(3 downto 0),
      \dec_detl_reg[8]\(0) => ap_CS_fsm_state4_0,
      dec_nbh(14 downto 0) => dec_nbh(14 downto 0),
      \dec_nbh_reg[14]\(3) => ilb_table_U_n_117,
      \dec_nbh_reg[14]\(2) => ilb_table_U_n_118,
      \dec_nbh_reg[14]\(1) => ilb_table_U_n_119,
      \dec_nbh_reg[14]\(0) => ilb_table_U_n_120,
      \dec_nbh_reg[9]\(2) => ilb_table_U_n_70,
      \dec_nbh_reg[9]\(1) => ilb_table_U_n_71,
      \dec_nbh_reg[9]\(0) => ilb_table_U_n_72,
      dec_nbl(14 downto 0) => dec_nbl(14 downto 0),
      \dec_nbl_reg[14]\(3 downto 1) => sext_ln512_fu_659_p1(14 downto 12),
      \dec_nbl_reg[14]\(0) => ilb_table_U_n_69,
      \dec_nbl_reg[14]_0\(2) => ilb_table_U_n_114,
      \dec_nbl_reg[14]_0\(1) => ilb_table_U_n_115,
      \dec_nbl_reg[14]_0\(0) => ilb_table_U_n_116,
      \deth_reg[8]\(3 downto 0) => trunc_ln522_1_reg_2357(3 downto 0),
      \deth_reg[8]_0\(4 downto 0) => deth(8 downto 4),
      detl(0) => detl(8),
      \detl_reg[5]\(3 downto 0) => trunc_ln8_reg_2331(3 downto 0),
      \detl_reg[8]\(0) => ap_CS_fsm_state11,
      grp_decode_fu_399_dec_deth_o(4 downto 0) => grp_decode_fu_399_dec_deth_o(8 downto 4),
      grp_decode_fu_399_dec_detl_o(0) => grp_decode_fu_399_dec_detl_o(8),
      grp_encode_fu_333_deth_o(4 downto 0) => grp_encode_fu_333_deth_o(8 downto 4),
      grp_encode_fu_333_detl_o(0) => grp_encode_fu_333_detl_o(8),
      nbl(14 downto 0) => nbl(14 downto 0),
      \q0_reg[0]_0\ => ilb_table_U_n_50,
      \q0_reg[0]_1\ => ilb_table_U_n_101,
      \q0_reg[10]_0\(3 downto 0) => ilb_table_q0(10 downto 7),
      \q0_reg[6]_0\ => ilb_table_U_n_44,
      \q0_reg[6]_1\ => ilb_table_U_n_49,
      \q0_reg[6]_2\ => ilb_table_U_n_99,
      \q0_reg[6]_3\ => ilb_table_U_n_100,
      \q1_reg[10]_0\(10) => wl_code_table_U_n_58,
      \q1_reg[10]_0\(9) => wl_code_table_U_n_59,
      \q1_reg[10]_0\(8) => wl_code_table_U_n_60,
      \q1_reg[10]_0\(7) => wl_code_table_U_n_61,
      \q1_reg[10]_0\(6) => wl_code_table_U_n_62,
      \q1_reg[10]_0\(5) => wl_code_table_U_n_63,
      \q1_reg[10]_0\(4) => wl_code_table_U_n_64,
      \q1_reg[10]_0\(3) => wl_code_table_U_n_65,
      \q1_reg[10]_0\(2) => wl_code_table_U_n_66,
      \q1_reg[10]_0\(1) => wl_code_table_U_n_67,
      \q1_reg[10]_0\(0) => wl_code_table_U_n_68,
      \q1_reg[4]_0\ => ilb_table_U_n_34,
      \q1_reg[4]_1\ => ilb_table_U_n_89,
      \q1_reg[7]_0\ => ilb_table_U_n_36,
      \q1_reg[7]_1\ => ilb_table_U_n_91,
      \q1_reg[8]_0\ => ilb_table_U_n_37,
      \q1_reg[8]_1\ => ilb_table_U_n_88,
      \q1_reg[8]_2\ => ilb_table_U_n_92,
      sext_ln512_fu_1165_p1(11 downto 0) => sext_ln512_fu_1165_p1(11 downto 0),
      sext_ln512_fu_659_p1(11 downto 0) => sext_ln512_fu_659_p1(11 downto 0),
      sext_ln618_fu_778_p1(14 downto 0) => sext_ln618_fu_778_p1(14 downto 0),
      \trunc_ln522_1_reg_2357_reg[1]\ => ilb_table_U_n_43,
      \trunc_ln522_2_reg_2129_reg[1]\ => ilb_table_U_n_98,
      \trunc_ln8_reg_2331_reg[1]\ => ilb_table_U_n_121
    );
\in_data_load_1_reg_627_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(0),
      Q => in_data_load_1_reg_627(0),
      R => '0'
    );
\in_data_load_1_reg_627_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(10),
      Q => in_data_load_1_reg_627(10),
      R => '0'
    );
\in_data_load_1_reg_627_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(11),
      Q => in_data_load_1_reg_627(11),
      R => '0'
    );
\in_data_load_1_reg_627_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(12),
      Q => in_data_load_1_reg_627(12),
      R => '0'
    );
\in_data_load_1_reg_627_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(13),
      Q => in_data_load_1_reg_627(13),
      R => '0'
    );
\in_data_load_1_reg_627_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(14),
      Q => in_data_load_1_reg_627(14),
      R => '0'
    );
\in_data_load_1_reg_627_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(15),
      Q => in_data_load_1_reg_627(15),
      R => '0'
    );
\in_data_load_1_reg_627_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(16),
      Q => in_data_load_1_reg_627(16),
      R => '0'
    );
\in_data_load_1_reg_627_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(17),
      Q => in_data_load_1_reg_627(17),
      R => '0'
    );
\in_data_load_1_reg_627_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(18),
      Q => in_data_load_1_reg_627(18),
      R => '0'
    );
\in_data_load_1_reg_627_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(19),
      Q => in_data_load_1_reg_627(19),
      R => '0'
    );
\in_data_load_1_reg_627_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(1),
      Q => in_data_load_1_reg_627(1),
      R => '0'
    );
\in_data_load_1_reg_627_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(20),
      Q => in_data_load_1_reg_627(20),
      R => '0'
    );
\in_data_load_1_reg_627_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(21),
      Q => in_data_load_1_reg_627(21),
      R => '0'
    );
\in_data_load_1_reg_627_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(22),
      Q => in_data_load_1_reg_627(22),
      R => '0'
    );
\in_data_load_1_reg_627_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(23),
      Q => in_data_load_1_reg_627(23),
      R => '0'
    );
\in_data_load_1_reg_627_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(24),
      Q => in_data_load_1_reg_627(24),
      R => '0'
    );
\in_data_load_1_reg_627_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(25),
      Q => in_data_load_1_reg_627(25),
      R => '0'
    );
\in_data_load_1_reg_627_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(26),
      Q => in_data_load_1_reg_627(26),
      R => '0'
    );
\in_data_load_1_reg_627_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(27),
      Q => in_data_load_1_reg_627(27),
      R => '0'
    );
\in_data_load_1_reg_627_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(28),
      Q => in_data_load_1_reg_627(28),
      R => '0'
    );
\in_data_load_1_reg_627_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(29),
      Q => in_data_load_1_reg_627(29),
      R => '0'
    );
\in_data_load_1_reg_627_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(2),
      Q => in_data_load_1_reg_627(2),
      R => '0'
    );
\in_data_load_1_reg_627_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(30),
      Q => in_data_load_1_reg_627(30),
      R => '0'
    );
\in_data_load_1_reg_627_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(31),
      Q => in_data_load_1_reg_627(31),
      R => '0'
    );
\in_data_load_1_reg_627_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(3),
      Q => in_data_load_1_reg_627(3),
      R => '0'
    );
\in_data_load_1_reg_627_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(4),
      Q => in_data_load_1_reg_627(4),
      R => '0'
    );
\in_data_load_1_reg_627_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(5),
      Q => in_data_load_1_reg_627(5),
      R => '0'
    );
\in_data_load_1_reg_627_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(6),
      Q => in_data_load_1_reg_627(6),
      R => '0'
    );
\in_data_load_1_reg_627_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(7),
      Q => in_data_load_1_reg_627(7),
      R => '0'
    );
\in_data_load_1_reg_627_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(8),
      Q => in_data_load_1_reg_627(8),
      R => '0'
    );
\in_data_load_1_reg_627_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(9),
      Q => in_data_load_1_reg_627(9),
      R => '0'
    );
\in_data_load_reg_622_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(0),
      Q => in_data_load_reg_622(0),
      R => '0'
    );
\in_data_load_reg_622_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(10),
      Q => in_data_load_reg_622(10),
      R => '0'
    );
\in_data_load_reg_622_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(11),
      Q => in_data_load_reg_622(11),
      R => '0'
    );
\in_data_load_reg_622_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(12),
      Q => in_data_load_reg_622(12),
      R => '0'
    );
\in_data_load_reg_622_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(13),
      Q => in_data_load_reg_622(13),
      R => '0'
    );
\in_data_load_reg_622_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(14),
      Q => in_data_load_reg_622(14),
      R => '0'
    );
\in_data_load_reg_622_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(15),
      Q => in_data_load_reg_622(15),
      R => '0'
    );
\in_data_load_reg_622_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(16),
      Q => in_data_load_reg_622(16),
      R => '0'
    );
\in_data_load_reg_622_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(17),
      Q => in_data_load_reg_622(17),
      R => '0'
    );
\in_data_load_reg_622_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(18),
      Q => in_data_load_reg_622(18),
      R => '0'
    );
\in_data_load_reg_622_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(19),
      Q => in_data_load_reg_622(19),
      R => '0'
    );
\in_data_load_reg_622_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(1),
      Q => in_data_load_reg_622(1),
      R => '0'
    );
\in_data_load_reg_622_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(20),
      Q => in_data_load_reg_622(20),
      R => '0'
    );
\in_data_load_reg_622_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(21),
      Q => in_data_load_reg_622(21),
      R => '0'
    );
\in_data_load_reg_622_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(22),
      Q => in_data_load_reg_622(22),
      R => '0'
    );
\in_data_load_reg_622_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(23),
      Q => in_data_load_reg_622(23),
      R => '0'
    );
\in_data_load_reg_622_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(24),
      Q => in_data_load_reg_622(24),
      R => '0'
    );
\in_data_load_reg_622_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(25),
      Q => in_data_load_reg_622(25),
      R => '0'
    );
\in_data_load_reg_622_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(26),
      Q => in_data_load_reg_622(26),
      R => '0'
    );
\in_data_load_reg_622_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(27),
      Q => in_data_load_reg_622(27),
      R => '0'
    );
\in_data_load_reg_622_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(28),
      Q => in_data_load_reg_622(28),
      R => '0'
    );
\in_data_load_reg_622_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(29),
      Q => in_data_load_reg_622(29),
      R => '0'
    );
\in_data_load_reg_622_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(2),
      Q => in_data_load_reg_622(2),
      R => '0'
    );
\in_data_load_reg_622_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(30),
      Q => in_data_load_reg_622(30),
      R => '0'
    );
\in_data_load_reg_622_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(31),
      Q => in_data_load_reg_622(31),
      R => '0'
    );
\in_data_load_reg_622_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(3),
      Q => in_data_load_reg_622(3),
      R => '0'
    );
\in_data_load_reg_622_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(4),
      Q => in_data_load_reg_622(4),
      R => '0'
    );
\in_data_load_reg_622_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(5),
      Q => in_data_load_reg_622(5),
      R => '0'
    );
\in_data_load_reg_622_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(6),
      Q => in_data_load_reg_622(6),
      R => '0'
    );
\in_data_load_reg_622_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(7),
      Q => in_data_load_reg_622(7),
      R => '0'
    );
\in_data_load_reg_622_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(8),
      Q => in_data_load_reg_622(8),
      R => '0'
    );
\in_data_load_reg_622_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(9),
      Q => in_data_load_reg_622(9),
      R => '0'
    );
\nbh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_nbh_o(0),
      Q => nbh(0),
      R => grp_reset_fu_243_n_62
    );
\nbh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_nbh_o(10),
      Q => nbh(10),
      R => grp_reset_fu_243_n_62
    );
\nbh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_nbh_o(11),
      Q => nbh(11),
      R => grp_reset_fu_243_n_62
    );
\nbh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_nbh_o(12),
      Q => nbh(12),
      R => grp_reset_fu_243_n_62
    );
\nbh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_nbh_o(13),
      Q => nbh(13),
      R => grp_reset_fu_243_n_62
    );
\nbh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_nbh_o(14),
      Q => nbh(14),
      R => grp_reset_fu_243_n_62
    );
\nbh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_nbh_o(1),
      Q => nbh(1),
      R => grp_reset_fu_243_n_62
    );
\nbh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_nbh_o(2),
      Q => nbh(2),
      R => grp_reset_fu_243_n_62
    );
\nbh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_nbh_o(3),
      Q => nbh(3),
      R => grp_reset_fu_243_n_62
    );
\nbh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_nbh_o(4),
      Q => nbh(4),
      R => grp_reset_fu_243_n_62
    );
\nbh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_nbh_o(5),
      Q => nbh(5),
      R => grp_reset_fu_243_n_62
    );
\nbh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_nbh_o(6),
      Q => nbh(6),
      R => grp_reset_fu_243_n_62
    );
\nbh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_nbh_o(7),
      Q => nbh(7),
      R => grp_reset_fu_243_n_62
    );
\nbh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_nbh_o(8),
      Q => nbh(8),
      R => grp_reset_fu_243_n_62
    );
\nbh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_nbh_o(9),
      Q => nbh(9),
      R => grp_reset_fu_243_n_62
    );
\nbl_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_nbl_o(0),
      Q => nbl(0),
      R => grp_reset_fu_243_n_62
    );
\nbl_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_nbl_o(10),
      Q => nbl(10),
      R => grp_reset_fu_243_n_62
    );
\nbl_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_nbl_o(11),
      Q => nbl(11),
      R => grp_reset_fu_243_n_62
    );
\nbl_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_nbl_o(12),
      Q => nbl(12),
      R => grp_reset_fu_243_n_62
    );
\nbl_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_nbl_o(13),
      Q => nbl(13),
      R => grp_reset_fu_243_n_62
    );
\nbl_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_nbl_o(14),
      Q => nbl(14),
      R => grp_reset_fu_243_n_62
    );
\nbl_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_nbl_o(1),
      Q => nbl(1),
      R => grp_reset_fu_243_n_62
    );
\nbl_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_nbl_o(2),
      Q => nbl(2),
      R => grp_reset_fu_243_n_62
    );
\nbl_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_nbl_o(3),
      Q => nbl(3),
      R => grp_reset_fu_243_n_62
    );
\nbl_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_nbl_o(4),
      Q => nbl(4),
      R => grp_reset_fu_243_n_62
    );
\nbl_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_nbl_o(5),
      Q => nbl(5),
      R => grp_reset_fu_243_n_62
    );
\nbl_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_nbl_o(6),
      Q => nbl(6),
      R => grp_reset_fu_243_n_62
    );
\nbl_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_nbl_o(7),
      Q => nbl(7),
      R => grp_reset_fu_243_n_62
    );
\nbl_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_nbl_o(8),
      Q => nbl(8),
      R => grp_reset_fu_243_n_62
    );
\nbl_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_nbl_o(9),
      Q => nbl(9),
      R => grp_reset_fu_243_n_62
    );
\ph1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph1_o(0),
      Q => ph1(0),
      R => grp_reset_fu_243_n_63
    );
\ph1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph1_o(10),
      Q => ph1(10),
      R => grp_reset_fu_243_n_63
    );
\ph1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph1_o(11),
      Q => ph1(11),
      R => grp_reset_fu_243_n_63
    );
\ph1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph1_o(12),
      Q => ph1(12),
      R => grp_reset_fu_243_n_63
    );
\ph1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph1_o(13),
      Q => ph1(13),
      R => grp_reset_fu_243_n_63
    );
\ph1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph1_o(14),
      Q => ph1(14),
      R => grp_reset_fu_243_n_63
    );
\ph1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph1_o(15),
      Q => ph1(15),
      R => grp_reset_fu_243_n_63
    );
\ph1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph1_o(16),
      Q => ph1(16),
      R => grp_reset_fu_243_n_63
    );
\ph1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph1_o(17),
      Q => ph1(17),
      R => grp_reset_fu_243_n_63
    );
\ph1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph1_o(18),
      Q => ph1(18),
      R => grp_reset_fu_243_n_63
    );
\ph1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph1_o(19),
      Q => ph1(19),
      R => grp_reset_fu_243_n_63
    );
\ph1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph1_o(1),
      Q => ph1(1),
      R => grp_reset_fu_243_n_63
    );
\ph1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph1_o(20),
      Q => ph1(20),
      R => grp_reset_fu_243_n_63
    );
\ph1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph1_o(21),
      Q => ph1(21),
      R => grp_reset_fu_243_n_63
    );
\ph1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph1_o(22),
      Q => ph1(22),
      R => grp_reset_fu_243_n_63
    );
\ph1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph1_o(23),
      Q => ph1(23),
      R => grp_reset_fu_243_n_63
    );
\ph1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph1_o(24),
      Q => ph1(24),
      R => grp_reset_fu_243_n_63
    );
\ph1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph1_o(25),
      Q => ph1(25),
      R => grp_reset_fu_243_n_63
    );
\ph1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph1_o(26),
      Q => ph1(26),
      R => grp_reset_fu_243_n_63
    );
\ph1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph1_o(27),
      Q => ph1(27),
      R => grp_reset_fu_243_n_63
    );
\ph1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph1_o(28),
      Q => ph1(28),
      R => grp_reset_fu_243_n_63
    );
\ph1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph1_o(29),
      Q => ph1(29),
      R => grp_reset_fu_243_n_63
    );
\ph1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph1_o(2),
      Q => ph1(2),
      R => grp_reset_fu_243_n_63
    );
\ph1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph1_o(30),
      Q => ph1(30),
      R => grp_reset_fu_243_n_63
    );
\ph1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph1_o(31),
      Q => ph1(31),
      R => grp_reset_fu_243_n_63
    );
\ph1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph1_o(3),
      Q => ph1(3),
      R => grp_reset_fu_243_n_63
    );
\ph1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph1_o(4),
      Q => ph1(4),
      R => grp_reset_fu_243_n_63
    );
\ph1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph1_o(5),
      Q => ph1(5),
      R => grp_reset_fu_243_n_63
    );
\ph1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph1_o(6),
      Q => ph1(6),
      R => grp_reset_fu_243_n_63
    );
\ph1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph1_o(7),
      Q => ph1(7),
      R => grp_reset_fu_243_n_63
    );
\ph1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph1_o(8),
      Q => ph1(8),
      R => grp_reset_fu_243_n_63
    );
\ph1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph1_o(9),
      Q => ph1(9),
      R => grp_reset_fu_243_n_63
    );
\ph2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph2_o(0),
      Q => ph2(0),
      R => grp_reset_fu_243_n_63
    );
\ph2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph2_o(10),
      Q => ph2(10),
      R => grp_reset_fu_243_n_63
    );
\ph2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph2_o(11),
      Q => ph2(11),
      R => grp_reset_fu_243_n_63
    );
\ph2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph2_o(12),
      Q => ph2(12),
      R => grp_reset_fu_243_n_63
    );
\ph2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph2_o(13),
      Q => ph2(13),
      R => grp_reset_fu_243_n_63
    );
\ph2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph2_o(14),
      Q => ph2(14),
      R => grp_reset_fu_243_n_63
    );
\ph2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph2_o(15),
      Q => ph2(15),
      R => grp_reset_fu_243_n_63
    );
\ph2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph2_o(16),
      Q => ph2(16),
      R => grp_reset_fu_243_n_63
    );
\ph2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph2_o(17),
      Q => ph2(17),
      R => grp_reset_fu_243_n_63
    );
\ph2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph2_o(18),
      Q => ph2(18),
      R => grp_reset_fu_243_n_63
    );
\ph2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph2_o(19),
      Q => ph2(19),
      R => grp_reset_fu_243_n_63
    );
\ph2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph2_o(1),
      Q => ph2(1),
      R => grp_reset_fu_243_n_63
    );
\ph2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph2_o(20),
      Q => ph2(20),
      R => grp_reset_fu_243_n_63
    );
\ph2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph2_o(21),
      Q => ph2(21),
      R => grp_reset_fu_243_n_63
    );
\ph2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph2_o(22),
      Q => ph2(22),
      R => grp_reset_fu_243_n_63
    );
\ph2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph2_o(23),
      Q => ph2(23),
      R => grp_reset_fu_243_n_63
    );
\ph2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph2_o(24),
      Q => ph2(24),
      R => grp_reset_fu_243_n_63
    );
\ph2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph2_o(25),
      Q => ph2(25),
      R => grp_reset_fu_243_n_63
    );
\ph2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph2_o(26),
      Q => ph2(26),
      R => grp_reset_fu_243_n_63
    );
\ph2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph2_o(27),
      Q => ph2(27),
      R => grp_reset_fu_243_n_63
    );
\ph2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph2_o(28),
      Q => ph2(28),
      R => grp_reset_fu_243_n_63
    );
\ph2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph2_o(29),
      Q => ph2(29),
      R => grp_reset_fu_243_n_63
    );
\ph2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph2_o(2),
      Q => ph2(2),
      R => grp_reset_fu_243_n_63
    );
\ph2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph2_o(30),
      Q => ph2(30),
      R => grp_reset_fu_243_n_63
    );
\ph2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph2_o(31),
      Q => ph2(31),
      R => grp_reset_fu_243_n_63
    );
\ph2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph2_o(3),
      Q => ph2(3),
      R => grp_reset_fu_243_n_63
    );
\ph2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph2_o(4),
      Q => ph2(4),
      R => grp_reset_fu_243_n_63
    );
\ph2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph2_o(5),
      Q => ph2(5),
      R => grp_reset_fu_243_n_63
    );
\ph2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph2_o(6),
      Q => ph2(6),
      R => grp_reset_fu_243_n_63
    );
\ph2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph2_o(7),
      Q => ph2(7),
      R => grp_reset_fu_243_n_63
    );
\ph2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph2_o(8),
      Q => ph2(8),
      R => grp_reset_fu_243_n_63
    );
\ph2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_ph2_o(9),
      Q => ph2(9),
      R => grp_reset_fu_243_n_63
    );
\plt1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt1_o(0),
      Q => plt1(0),
      R => grp_reset_fu_243_n_63
    );
\plt1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt1_o(10),
      Q => plt1(10),
      R => grp_reset_fu_243_n_63
    );
\plt1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt1_o(11),
      Q => plt1(11),
      R => grp_reset_fu_243_n_63
    );
\plt1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt1_o(12),
      Q => plt1(12),
      R => grp_reset_fu_243_n_63
    );
\plt1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt1_o(13),
      Q => plt1(13),
      R => grp_reset_fu_243_n_63
    );
\plt1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt1_o(14),
      Q => plt1(14),
      R => grp_reset_fu_243_n_63
    );
\plt1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt1_o(15),
      Q => plt1(15),
      R => grp_reset_fu_243_n_63
    );
\plt1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt1_o(16),
      Q => plt1(16),
      R => grp_reset_fu_243_n_63
    );
\plt1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt1_o(17),
      Q => plt1(17),
      R => grp_reset_fu_243_n_63
    );
\plt1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt1_o(18),
      Q => plt1(18),
      R => grp_reset_fu_243_n_63
    );
\plt1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt1_o(19),
      Q => plt1(19),
      R => grp_reset_fu_243_n_63
    );
\plt1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt1_o(1),
      Q => plt1(1),
      R => grp_reset_fu_243_n_63
    );
\plt1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt1_o(20),
      Q => plt1(20),
      R => grp_reset_fu_243_n_63
    );
\plt1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt1_o(21),
      Q => plt1(21),
      R => grp_reset_fu_243_n_63
    );
\plt1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt1_o(22),
      Q => plt1(22),
      R => grp_reset_fu_243_n_63
    );
\plt1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt1_o(23),
      Q => plt1(23),
      R => grp_reset_fu_243_n_63
    );
\plt1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt1_o(24),
      Q => plt1(24),
      R => grp_reset_fu_243_n_63
    );
\plt1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt1_o(25),
      Q => plt1(25),
      R => grp_reset_fu_243_n_63
    );
\plt1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt1_o(26),
      Q => plt1(26),
      R => grp_reset_fu_243_n_63
    );
\plt1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt1_o(27),
      Q => plt1(27),
      R => grp_reset_fu_243_n_63
    );
\plt1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt1_o(28),
      Q => plt1(28),
      R => grp_reset_fu_243_n_63
    );
\plt1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt1_o(29),
      Q => plt1(29),
      R => grp_reset_fu_243_n_63
    );
\plt1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt1_o(2),
      Q => plt1(2),
      R => grp_reset_fu_243_n_63
    );
\plt1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt1_o(30),
      Q => plt1(30),
      R => grp_reset_fu_243_n_63
    );
\plt1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt1_o(31),
      Q => plt1(31),
      R => grp_reset_fu_243_n_63
    );
\plt1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt1_o(3),
      Q => plt1(3),
      R => grp_reset_fu_243_n_63
    );
\plt1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt1_o(4),
      Q => plt1(4),
      R => grp_reset_fu_243_n_63
    );
\plt1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt1_o(5),
      Q => plt1(5),
      R => grp_reset_fu_243_n_63
    );
\plt1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt1_o(6),
      Q => plt1(6),
      R => grp_reset_fu_243_n_63
    );
\plt1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt1_o(7),
      Q => plt1(7),
      R => grp_reset_fu_243_n_63
    );
\plt1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt1_o(8),
      Q => plt1(8),
      R => grp_reset_fu_243_n_63
    );
\plt1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt1_o(9),
      Q => plt1(9),
      R => grp_reset_fu_243_n_63
    );
\plt2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt2_o(0),
      Q => plt2(0),
      R => grp_reset_fu_243_n_63
    );
\plt2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt2_o(10),
      Q => plt2(10),
      R => grp_reset_fu_243_n_63
    );
\plt2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt2_o(11),
      Q => plt2(11),
      R => grp_reset_fu_243_n_63
    );
\plt2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt2_o(12),
      Q => plt2(12),
      R => grp_reset_fu_243_n_63
    );
\plt2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt2_o(13),
      Q => plt2(13),
      R => grp_reset_fu_243_n_63
    );
\plt2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt2_o(14),
      Q => plt2(14),
      R => grp_reset_fu_243_n_63
    );
\plt2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt2_o(15),
      Q => plt2(15),
      R => grp_reset_fu_243_n_63
    );
\plt2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt2_o(16),
      Q => plt2(16),
      R => grp_reset_fu_243_n_63
    );
\plt2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt2_o(17),
      Q => plt2(17),
      R => grp_reset_fu_243_n_63
    );
\plt2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt2_o(18),
      Q => plt2(18),
      R => grp_reset_fu_243_n_63
    );
\plt2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt2_o(19),
      Q => plt2(19),
      R => grp_reset_fu_243_n_63
    );
\plt2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt2_o(1),
      Q => plt2(1),
      R => grp_reset_fu_243_n_63
    );
\plt2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt2_o(20),
      Q => plt2(20),
      R => grp_reset_fu_243_n_63
    );
\plt2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt2_o(21),
      Q => plt2(21),
      R => grp_reset_fu_243_n_63
    );
\plt2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt2_o(22),
      Q => plt2(22),
      R => grp_reset_fu_243_n_63
    );
\plt2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt2_o(23),
      Q => plt2(23),
      R => grp_reset_fu_243_n_63
    );
\plt2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt2_o(24),
      Q => plt2(24),
      R => grp_reset_fu_243_n_63
    );
\plt2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt2_o(25),
      Q => plt2(25),
      R => grp_reset_fu_243_n_63
    );
\plt2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt2_o(26),
      Q => plt2(26),
      R => grp_reset_fu_243_n_63
    );
\plt2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt2_o(27),
      Q => plt2(27),
      R => grp_reset_fu_243_n_63
    );
\plt2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt2_o(28),
      Q => plt2(28),
      R => grp_reset_fu_243_n_63
    );
\plt2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt2_o(29),
      Q => plt2(29),
      R => grp_reset_fu_243_n_63
    );
\plt2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt2_o(2),
      Q => plt2(2),
      R => grp_reset_fu_243_n_63
    );
\plt2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt2_o(30),
      Q => plt2(30),
      R => grp_reset_fu_243_n_63
    );
\plt2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt2_o(31),
      Q => plt2(31),
      R => grp_reset_fu_243_n_63
    );
\plt2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt2_o(3),
      Q => plt2(3),
      R => grp_reset_fu_243_n_63
    );
\plt2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt2_o(4),
      Q => plt2(4),
      R => grp_reset_fu_243_n_63
    );
\plt2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt2_o(5),
      Q => plt2(5),
      R => grp_reset_fu_243_n_63
    );
\plt2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt2_o(6),
      Q => plt2(6),
      R => grp_reset_fu_243_n_63
    );
\plt2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt2_o(7),
      Q => plt2(7),
      R => grp_reset_fu_243_n_63
    );
\plt2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt2_o(8),
      Q => plt2(8),
      R => grp_reset_fu_243_n_63
    );
\plt2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_26,
      D => grp_encode_fu_333_plt2_o(9),
      Q => plt2(9),
      R => grp_reset_fu_243_n_63
    );
\rh1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rh1_o(0),
      Q => rh1(0),
      R => grp_reset_fu_243_n_62
    );
\rh1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rh1_o(10),
      Q => rh1(10),
      R => grp_reset_fu_243_n_62
    );
\rh1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rh1_o(11),
      Q => rh1(11),
      R => grp_reset_fu_243_n_62
    );
\rh1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rh1_o(12),
      Q => rh1(12),
      R => grp_reset_fu_243_n_62
    );
\rh1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rh1_o(13),
      Q => rh1(13),
      R => grp_reset_fu_243_n_62
    );
\rh1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rh1_o(14),
      Q => rh1(14),
      R => grp_reset_fu_243_n_62
    );
\rh1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rh1_o(15),
      Q => rh1(15),
      R => grp_reset_fu_243_n_62
    );
\rh1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rh1_o(16),
      Q => rh1(16),
      R => grp_reset_fu_243_n_62
    );
\rh1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rh1_o(17),
      Q => rh1(17),
      R => grp_reset_fu_243_n_62
    );
\rh1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rh1_o(18),
      Q => rh1(18),
      R => grp_reset_fu_243_n_62
    );
\rh1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rh1_o(19),
      Q => rh1(19),
      R => grp_reset_fu_243_n_62
    );
\rh1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rh1_o(1),
      Q => rh1(1),
      R => grp_reset_fu_243_n_62
    );
\rh1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rh1_o(20),
      Q => rh1(20),
      R => grp_reset_fu_243_n_62
    );
\rh1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rh1_o(21),
      Q => rh1(21),
      R => grp_reset_fu_243_n_62
    );
\rh1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rh1_o(22),
      Q => rh1(22),
      R => grp_reset_fu_243_n_62
    );
\rh1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rh1_o(23),
      Q => rh1(23),
      R => grp_reset_fu_243_n_62
    );
\rh1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rh1_o(24),
      Q => rh1(24),
      R => grp_reset_fu_243_n_62
    );
\rh1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rh1_o(25),
      Q => rh1(25),
      R => grp_reset_fu_243_n_62
    );
\rh1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rh1_o(26),
      Q => rh1(26),
      R => grp_reset_fu_243_n_62
    );
\rh1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rh1_o(27),
      Q => rh1(27),
      R => grp_reset_fu_243_n_62
    );
\rh1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rh1_o(28),
      Q => rh1(28),
      R => grp_reset_fu_243_n_62
    );
\rh1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rh1_o(29),
      Q => rh1(29),
      R => grp_reset_fu_243_n_62
    );
\rh1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rh1_o(2),
      Q => rh1(2),
      R => grp_reset_fu_243_n_62
    );
\rh1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rh1_o(30),
      Q => rh1(30),
      R => grp_reset_fu_243_n_62
    );
\rh1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rh1_o(3),
      Q => rh1(3),
      R => grp_reset_fu_243_n_62
    );
\rh1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rh1_o(4),
      Q => rh1(4),
      R => grp_reset_fu_243_n_62
    );
\rh1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rh1_o(5),
      Q => rh1(5),
      R => grp_reset_fu_243_n_62
    );
\rh1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rh1_o(6),
      Q => rh1(6),
      R => grp_reset_fu_243_n_62
    );
\rh1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rh1_o(7),
      Q => rh1(7),
      R => grp_reset_fu_243_n_62
    );
\rh1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rh1_o(8),
      Q => rh1(8),
      R => grp_reset_fu_243_n_62
    );
\rh1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rh1_o(9),
      Q => rh1(9),
      R => grp_reset_fu_243_n_62
    );
\rh2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_20,
      D => grp_encode_fu_333_rh2_o(0),
      Q => rh2(0),
      R => grp_reset_fu_243_n_55
    );
\rh2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_20,
      D => grp_encode_fu_333_rh2_o(10),
      Q => rh2(10),
      R => grp_reset_fu_243_n_55
    );
\rh2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_20,
      D => grp_encode_fu_333_rh2_o(11),
      Q => rh2(11),
      R => grp_reset_fu_243_n_55
    );
\rh2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_20,
      D => grp_encode_fu_333_rh2_o(12),
      Q => rh2(12),
      R => grp_reset_fu_243_n_55
    );
\rh2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_20,
      D => grp_encode_fu_333_rh2_o(13),
      Q => rh2(13),
      R => grp_reset_fu_243_n_55
    );
\rh2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_20,
      D => grp_encode_fu_333_rh2_o(14),
      Q => rh2(14),
      R => grp_reset_fu_243_n_55
    );
\rh2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_20,
      D => grp_encode_fu_333_rh2_o(15),
      Q => rh2(15),
      R => grp_reset_fu_243_n_55
    );
\rh2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_20,
      D => grp_encode_fu_333_rh2_o(16),
      Q => rh2(16),
      R => grp_reset_fu_243_n_55
    );
\rh2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_20,
      D => grp_encode_fu_333_rh2_o(17),
      Q => rh2(17),
      R => grp_reset_fu_243_n_55
    );
\rh2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_20,
      D => grp_encode_fu_333_rh2_o(18),
      Q => rh2(18),
      R => grp_reset_fu_243_n_55
    );
\rh2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_20,
      D => grp_encode_fu_333_rh2_o(19),
      Q => rh2(19),
      R => grp_reset_fu_243_n_55
    );
\rh2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_20,
      D => grp_encode_fu_333_rh2_o(1),
      Q => rh2(1),
      R => grp_reset_fu_243_n_55
    );
\rh2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_20,
      D => grp_encode_fu_333_rh2_o(20),
      Q => rh2(20),
      R => grp_reset_fu_243_n_55
    );
\rh2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_20,
      D => grp_encode_fu_333_rh2_o(21),
      Q => rh2(21),
      R => grp_reset_fu_243_n_55
    );
\rh2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_20,
      D => grp_encode_fu_333_rh2_o(22),
      Q => rh2(22),
      R => grp_reset_fu_243_n_55
    );
\rh2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_20,
      D => grp_encode_fu_333_rh2_o(23),
      Q => rh2(23),
      R => grp_reset_fu_243_n_55
    );
\rh2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_20,
      D => grp_encode_fu_333_rh2_o(24),
      Q => rh2(24),
      R => grp_reset_fu_243_n_55
    );
\rh2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_20,
      D => grp_encode_fu_333_rh2_o(25),
      Q => rh2(25),
      R => grp_reset_fu_243_n_55
    );
\rh2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_20,
      D => grp_encode_fu_333_rh2_o(26),
      Q => rh2(26),
      R => grp_reset_fu_243_n_55
    );
\rh2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_20,
      D => grp_encode_fu_333_rh2_o(27),
      Q => rh2(27),
      R => grp_reset_fu_243_n_55
    );
\rh2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_20,
      D => grp_encode_fu_333_rh2_o(28),
      Q => rh2(28),
      R => grp_reset_fu_243_n_55
    );
\rh2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_20,
      D => grp_encode_fu_333_rh2_o(29),
      Q => rh2(29),
      R => grp_reset_fu_243_n_55
    );
\rh2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_20,
      D => grp_encode_fu_333_rh2_o(2),
      Q => rh2(2),
      R => grp_reset_fu_243_n_55
    );
\rh2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_20,
      D => grp_encode_fu_333_rh2_o(30),
      Q => rh2(30),
      R => grp_reset_fu_243_n_55
    );
\rh2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_20,
      D => grp_encode_fu_333_rh2_o(3),
      Q => rh2(3),
      R => grp_reset_fu_243_n_55
    );
\rh2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_20,
      D => grp_encode_fu_333_rh2_o(4),
      Q => rh2(4),
      R => grp_reset_fu_243_n_55
    );
\rh2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_20,
      D => grp_encode_fu_333_rh2_o(5),
      Q => rh2(5),
      R => grp_reset_fu_243_n_55
    );
\rh2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_20,
      D => grp_encode_fu_333_rh2_o(6),
      Q => rh2(6),
      R => grp_reset_fu_243_n_55
    );
\rh2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_20,
      D => grp_encode_fu_333_rh2_o(7),
      Q => rh2(7),
      R => grp_reset_fu_243_n_55
    );
\rh2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_20,
      D => grp_encode_fu_333_rh2_o(8),
      Q => rh2(8),
      R => grp_reset_fu_243_n_55
    );
\rh2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_20,
      D => grp_encode_fu_333_rh2_o(9),
      Q => rh2(9),
      R => grp_reset_fu_243_n_55
    );
\rlt1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rlt1_o(0),
      Q => rlt1(0),
      R => grp_reset_fu_243_n_62
    );
\rlt1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rlt1_o(10),
      Q => rlt1(10),
      R => grp_reset_fu_243_n_62
    );
\rlt1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rlt1_o(11),
      Q => rlt1(11),
      R => grp_reset_fu_243_n_62
    );
\rlt1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rlt1_o(12),
      Q => rlt1(12),
      R => grp_reset_fu_243_n_62
    );
\rlt1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rlt1_o(13),
      Q => rlt1(13),
      R => grp_reset_fu_243_n_62
    );
\rlt1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rlt1_o(14),
      Q => rlt1(14),
      R => grp_reset_fu_243_n_62
    );
\rlt1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rlt1_o(15),
      Q => rlt1(15),
      R => grp_reset_fu_243_n_62
    );
\rlt1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rlt1_o(16),
      Q => rlt1(16),
      R => grp_reset_fu_243_n_62
    );
\rlt1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rlt1_o(17),
      Q => rlt1(17),
      R => grp_reset_fu_243_n_62
    );
\rlt1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rlt1_o(18),
      Q => rlt1(18),
      R => grp_reset_fu_243_n_62
    );
\rlt1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rlt1_o(19),
      Q => rlt1(19),
      R => grp_reset_fu_243_n_62
    );
\rlt1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rlt1_o(1),
      Q => rlt1(1),
      R => grp_reset_fu_243_n_62
    );
\rlt1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rlt1_o(20),
      Q => rlt1(20),
      R => grp_reset_fu_243_n_62
    );
\rlt1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rlt1_o(21),
      Q => rlt1(21),
      R => grp_reset_fu_243_n_62
    );
\rlt1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rlt1_o(22),
      Q => rlt1(22),
      R => grp_reset_fu_243_n_62
    );
\rlt1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rlt1_o(23),
      Q => rlt1(23),
      R => grp_reset_fu_243_n_62
    );
\rlt1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rlt1_o(24),
      Q => rlt1(24),
      R => grp_reset_fu_243_n_62
    );
\rlt1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rlt1_o(25),
      Q => rlt1(25),
      R => grp_reset_fu_243_n_62
    );
\rlt1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rlt1_o(26),
      Q => rlt1(26),
      R => grp_reset_fu_243_n_62
    );
\rlt1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rlt1_o(27),
      Q => rlt1(27),
      R => grp_reset_fu_243_n_62
    );
\rlt1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rlt1_o(28),
      Q => rlt1(28),
      R => grp_reset_fu_243_n_62
    );
\rlt1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rlt1_o(29),
      Q => rlt1(29),
      R => grp_reset_fu_243_n_62
    );
\rlt1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rlt1_o(2),
      Q => rlt1(2),
      R => grp_reset_fu_243_n_62
    );
\rlt1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rlt1_o(30),
      Q => rlt1(30),
      R => grp_reset_fu_243_n_62
    );
\rlt1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rlt1_o(3),
      Q => rlt1(3),
      R => grp_reset_fu_243_n_62
    );
\rlt1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rlt1_o(4),
      Q => rlt1(4),
      R => grp_reset_fu_243_n_62
    );
\rlt1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rlt1_o(5),
      Q => rlt1(5),
      R => grp_reset_fu_243_n_62
    );
\rlt1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rlt1_o(6),
      Q => rlt1(6),
      R => grp_reset_fu_243_n_62
    );
\rlt1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rlt1_o(7),
      Q => rlt1(7),
      R => grp_reset_fu_243_n_62
    );
\rlt1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rlt1_o(8),
      Q => rlt1(8),
      R => grp_reset_fu_243_n_62
    );
\rlt1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_53,
      D => grp_encode_fu_333_rlt1_o(9),
      Q => rlt1(9),
      R => grp_reset_fu_243_n_62
    );
\rlt2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_28,
      D => grp_encode_fu_333_rlt2_o(0),
      Q => rlt2(0),
      R => grp_reset_fu_243_n_56
    );
\rlt2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_28,
      D => grp_encode_fu_333_rlt2_o(10),
      Q => rlt2(10),
      R => grp_reset_fu_243_n_56
    );
\rlt2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_28,
      D => grp_encode_fu_333_rlt2_o(11),
      Q => rlt2(11),
      R => grp_reset_fu_243_n_56
    );
\rlt2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_28,
      D => grp_encode_fu_333_rlt2_o(12),
      Q => rlt2(12),
      R => grp_reset_fu_243_n_56
    );
\rlt2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_28,
      D => grp_encode_fu_333_rlt2_o(13),
      Q => rlt2(13),
      R => grp_reset_fu_243_n_56
    );
\rlt2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_28,
      D => grp_encode_fu_333_rlt2_o(14),
      Q => rlt2(14),
      R => grp_reset_fu_243_n_56
    );
\rlt2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_28,
      D => grp_encode_fu_333_rlt2_o(15),
      Q => rlt2(15),
      R => grp_reset_fu_243_n_56
    );
\rlt2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_28,
      D => grp_encode_fu_333_rlt2_o(16),
      Q => rlt2(16),
      R => grp_reset_fu_243_n_56
    );
\rlt2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_28,
      D => grp_encode_fu_333_rlt2_o(17),
      Q => rlt2(17),
      R => grp_reset_fu_243_n_56
    );
\rlt2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_28,
      D => grp_encode_fu_333_rlt2_o(18),
      Q => rlt2(18),
      R => grp_reset_fu_243_n_56
    );
\rlt2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_28,
      D => grp_encode_fu_333_rlt2_o(19),
      Q => rlt2(19),
      R => grp_reset_fu_243_n_56
    );
\rlt2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_28,
      D => grp_encode_fu_333_rlt2_o(1),
      Q => rlt2(1),
      R => grp_reset_fu_243_n_56
    );
\rlt2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_28,
      D => grp_encode_fu_333_rlt2_o(20),
      Q => rlt2(20),
      R => grp_reset_fu_243_n_56
    );
\rlt2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_28,
      D => grp_encode_fu_333_rlt2_o(21),
      Q => rlt2(21),
      R => grp_reset_fu_243_n_56
    );
\rlt2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_28,
      D => grp_encode_fu_333_rlt2_o(22),
      Q => rlt2(22),
      R => grp_reset_fu_243_n_56
    );
\rlt2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_28,
      D => grp_encode_fu_333_rlt2_o(23),
      Q => rlt2(23),
      R => grp_reset_fu_243_n_56
    );
\rlt2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_28,
      D => grp_encode_fu_333_rlt2_o(24),
      Q => rlt2(24),
      R => grp_reset_fu_243_n_56
    );
\rlt2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_28,
      D => grp_encode_fu_333_rlt2_o(25),
      Q => rlt2(25),
      R => grp_reset_fu_243_n_56
    );
\rlt2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_28,
      D => grp_encode_fu_333_rlt2_o(26),
      Q => rlt2(26),
      R => grp_reset_fu_243_n_56
    );
\rlt2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_28,
      D => grp_encode_fu_333_rlt2_o(27),
      Q => rlt2(27),
      R => grp_reset_fu_243_n_56
    );
\rlt2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_28,
      D => grp_encode_fu_333_rlt2_o(28),
      Q => rlt2(28),
      R => grp_reset_fu_243_n_56
    );
\rlt2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_28,
      D => grp_encode_fu_333_rlt2_o(29),
      Q => rlt2(29),
      R => grp_reset_fu_243_n_56
    );
\rlt2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_28,
      D => grp_encode_fu_333_rlt2_o(2),
      Q => rlt2(2),
      R => grp_reset_fu_243_n_56
    );
\rlt2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_28,
      D => grp_encode_fu_333_rlt2_o(30),
      Q => rlt2(30),
      R => grp_reset_fu_243_n_56
    );
\rlt2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_28,
      D => grp_encode_fu_333_rlt2_o(3),
      Q => rlt2(3),
      R => grp_reset_fu_243_n_56
    );
\rlt2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_28,
      D => grp_encode_fu_333_rlt2_o(4),
      Q => rlt2(4),
      R => grp_reset_fu_243_n_56
    );
\rlt2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_28,
      D => grp_encode_fu_333_rlt2_o(5),
      Q => rlt2(5),
      R => grp_reset_fu_243_n_56
    );
\rlt2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_28,
      D => grp_encode_fu_333_rlt2_o(6),
      Q => rlt2(6),
      R => grp_reset_fu_243_n_56
    );
\rlt2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_28,
      D => grp_encode_fu_333_rlt2_o(7),
      Q => rlt2(7),
      R => grp_reset_fu_243_n_56
    );
\rlt2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_28,
      D => grp_encode_fu_333_rlt2_o(8),
      Q => rlt2(8),
      R => grp_reset_fu_243_n_56
    );
\rlt2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_reset_fu_243_n_28,
      D => grp_encode_fu_333_rlt2_o(9),
      Q => rlt2(9),
      R => grp_reset_fu_243_n_56
    );
tqmf_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_tqmf_RAM_AUTO_1R1W
     port map (
      DOUTADOUT(31 downto 0) => tqmf_q1(31 downto 0),
      DOUTBDOUT(31 downto 0) => tqmf_q0(31 downto 0),
      O(0) => tqmf_U_n_118,
      Q(0) => ap_CS_fsm_state7_2,
      WEBWE(0) => tqmf_we0,
      ap_clk => ap_clk,
      ram_reg_bram_0_0(4 downto 0) => grp_encode_fu_333_tqmf_address1(4 downto 0),
      ram_reg_bram_0_1(4 downto 0) => tqmf_address0(4 downto 0),
      ram_reg_bram_0_2(0) => tqmf_we1,
      ram_reg_bram_0_3(31 downto 0) => in_data_load_reg_622(31 downto 0),
      ram_reg_bram_0_4(0) => ap_CS_fsm_state5,
      ram_reg_bram_0_5(31 downto 0) => in_data_load_1_reg_627(31 downto 0),
      sext_ln244_fu_575_p1(33 downto 0) => sext_ln244_fu_575_p1(35 downto 2),
      tqmf_ce0 => tqmf_ce0,
      tqmf_ce1 => tqmf_ce1
    );
\trunc_ln225_reg_645_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => encoded_q0(2),
      Q => trunc_ln225_reg_645(2),
      R => '0'
    );
\trunc_ln225_reg_645_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => encoded_q0(3),
      Q => trunc_ln225_reg_645(3),
      R => '0'
    );
\trunc_ln225_reg_645_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => encoded_q0(4),
      Q => trunc_ln225_reg_645(4),
      R => '0'
    );
\trunc_ln225_reg_645_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => encoded_q0(5),
      Q => trunc_ln225_reg_645(5),
      R => '0'
    );
\trunc_ln225_reg_645_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => encoded_q0(6),
      Q => trunc_ln225_reg_645(6),
      R => '0'
    );
\trunc_ln225_reg_645_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => encoded_q0(7),
      Q => trunc_ln225_reg_645(7),
      R => '0'
    );
wl_code_table_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_wl_code_table_ROM_AUTO_1R
     port map (
      D(10) => grp_encode_fu_333_n_578,
      D(9) => grp_encode_fu_333_n_579,
      D(8) => grp_encode_fu_333_n_580,
      D(7) => grp_encode_fu_333_n_581,
      D(6) => grp_encode_fu_333_n_582,
      D(5) => grp_encode_fu_333_n_583,
      D(4) => grp_encode_fu_333_n_584,
      D(3) => grp_encode_fu_333_n_585,
      D(2) => grp_encode_fu_333_n_586,
      D(1) => grp_encode_fu_333_n_587,
      D(0) => grp_encode_fu_333_n_588,
      DI(0) => ilb_table_U_n_23,
      E(0) => qq4_code4_table_ce0,
      Q(0) => grp_encode_fu_333_rlt1_o_ap_vld,
      S(2) => ilb_table_U_n_63,
      S(1) => ilb_table_U_n_64,
      S(0) => ilb_table_U_n_65,
      \ap_CS_fsm_reg[7]_rep\(10) => wl_code_table_U_n_58,
      \ap_CS_fsm_reg[7]_rep\(9) => wl_code_table_U_n_59,
      \ap_CS_fsm_reg[7]_rep\(8) => wl_code_table_U_n_60,
      \ap_CS_fsm_reg[7]_rep\(7) => wl_code_table_U_n_61,
      \ap_CS_fsm_reg[7]_rep\(6) => wl_code_table_U_n_62,
      \ap_CS_fsm_reg[7]_rep\(5) => wl_code_table_U_n_63,
      \ap_CS_fsm_reg[7]_rep\(4) => wl_code_table_U_n_64,
      \ap_CS_fsm_reg[7]_rep\(3) => wl_code_table_U_n_65,
      \ap_CS_fsm_reg[7]_rep\(2) => wl_code_table_U_n_66,
      \ap_CS_fsm_reg[7]_rep\(1) => wl_code_table_U_n_67,
      \ap_CS_fsm_reg[7]_rep\(0) => wl_code_table_U_n_68,
      ap_clk => ap_clk,
      dec_nbl(14 downto 0) => dec_nbl(14 downto 0),
      \dec_nbl_reg[0]\(0) => grp_decode_fu_399_ilb_table_ce0,
      grp_decode_fu_399_dec_nbl_o(14 downto 0) => grp_decode_fu_399_dec_nbl_o(14 downto 0),
      grp_encode_fu_333_nbl_o(14 downto 0) => grp_encode_fu_333_nbl_o(14 downto 0),
      nbl(14 downto 0) => nbl(14 downto 0),
      \q0_reg[11]_0\(3 downto 0) => select_ln515_fu_1209_p3(14 downto 11),
      \q0_reg[11]_1\(3 downto 0) => select_ln515_fu_703_p3(14 downto 11),
      \q1_reg[0]\ => \ap_CS_fsm_reg[7]_rep_n_20\,
      sext_ln512_fu_1165_p1(14 downto 0) => sext_ln512_fu_1165_p1(14 downto 0),
      sext_ln512_fu_659_p1(14 downto 0) => sext_ln512_fu_659_p1(14 downto 0),
      \trunc_ln12_reg_2119_reg[3]\(0) => ilb_table_U_n_69,
      \trunc_ln12_reg_2119_reg[3]_0\(2) => ilb_table_U_n_114,
      \trunc_ln12_reg_2119_reg[3]_0\(1) => ilb_table_U_n_115,
      \trunc_ln12_reg_2119_reg[3]_0\(0) => ilb_table_U_n_116
    );
\xout1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(0),
      Q => decoded_d1(0),
      R => '0'
    );
\xout1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(10),
      Q => decoded_d1(10),
      R => '0'
    );
\xout1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(11),
      Q => decoded_d1(11),
      R => '0'
    );
\xout1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(12),
      Q => decoded_d1(12),
      R => '0'
    );
\xout1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(13),
      Q => decoded_d1(13),
      R => '0'
    );
\xout1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(14),
      Q => decoded_d1(14),
      R => '0'
    );
\xout1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(15),
      Q => decoded_d1(15),
      R => '0'
    );
\xout1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(16),
      Q => decoded_d1(16),
      R => '0'
    );
\xout1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(17),
      Q => decoded_d1(17),
      R => '0'
    );
\xout1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(18),
      Q => decoded_d1(18),
      R => '0'
    );
\xout1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(19),
      Q => decoded_d1(19),
      R => '0'
    );
\xout1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(1),
      Q => decoded_d1(1),
      R => '0'
    );
\xout1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(20),
      Q => decoded_d1(20),
      R => '0'
    );
\xout1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(21),
      Q => decoded_d1(21),
      R => '0'
    );
\xout1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(22),
      Q => decoded_d1(22),
      R => '0'
    );
\xout1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(23),
      Q => decoded_d1(23),
      R => '0'
    );
\xout1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(24),
      Q => decoded_d1(24),
      R => '0'
    );
\xout1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(25),
      Q => decoded_d1(25),
      R => '0'
    );
\xout1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(26),
      Q => decoded_d1(26),
      R => '0'
    );
\xout1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(27),
      Q => decoded_d1(27),
      R => '0'
    );
\xout1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(28),
      Q => decoded_d1(28),
      R => '0'
    );
\xout1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(29),
      Q => decoded_d1(29),
      R => '0'
    );
\xout1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(2),
      Q => decoded_d1(2),
      R => '0'
    );
\xout1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(30),
      Q => decoded_d1(30),
      R => '0'
    );
\xout1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(31),
      Q => decoded_d1(31),
      R => '0'
    );
\xout1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(3),
      Q => decoded_d1(3),
      R => '0'
    );
\xout1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(4),
      Q => decoded_d1(4),
      R => '0'
    );
\xout1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(5),
      Q => decoded_d1(5),
      R => '0'
    );
\xout1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(6),
      Q => decoded_d1(6),
      R => '0'
    );
\xout1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(7),
      Q => decoded_d1(7),
      R => '0'
    );
\xout1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(8),
      Q => decoded_d1(8),
      R => '0'
    );
\xout1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(9),
      Q => decoded_d1(9),
      R => '0'
    );
\xout2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(0),
      Q => decoded_d0(0),
      R => '0'
    );
\xout2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(10),
      Q => decoded_d0(10),
      R => '0'
    );
\xout2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(11),
      Q => decoded_d0(11),
      R => '0'
    );
\xout2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(12),
      Q => decoded_d0(12),
      R => '0'
    );
\xout2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(13),
      Q => decoded_d0(13),
      R => '0'
    );
\xout2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(14),
      Q => decoded_d0(14),
      R => '0'
    );
\xout2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(15),
      Q => decoded_d0(15),
      R => '0'
    );
\xout2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(16),
      Q => decoded_d0(16),
      R => '0'
    );
\xout2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(17),
      Q => decoded_d0(17),
      R => '0'
    );
\xout2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(18),
      Q => decoded_d0(18),
      R => '0'
    );
\xout2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(19),
      Q => decoded_d0(19),
      R => '0'
    );
\xout2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(1),
      Q => decoded_d0(1),
      R => '0'
    );
\xout2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(20),
      Q => decoded_d0(20),
      R => '0'
    );
\xout2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(21),
      Q => decoded_d0(21),
      R => '0'
    );
\xout2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(22),
      Q => decoded_d0(22),
      R => '0'
    );
\xout2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(23),
      Q => decoded_d0(23),
      R => '0'
    );
\xout2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(24),
      Q => decoded_d0(24),
      R => '0'
    );
\xout2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(25),
      Q => decoded_d0(25),
      R => '0'
    );
\xout2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(26),
      Q => decoded_d0(26),
      R => '0'
    );
\xout2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(27),
      Q => decoded_d0(27),
      R => '0'
    );
\xout2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(28),
      Q => decoded_d0(28),
      R => '0'
    );
\xout2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(29),
      Q => decoded_d0(29),
      R => '0'
    );
\xout2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(2),
      Q => decoded_d0(2),
      R => '0'
    );
\xout2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(30),
      Q => decoded_d0(30),
      R => '0'
    );
\xout2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(31),
      Q => decoded_d0(31),
      R => '0'
    );
\xout2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(3),
      Q => decoded_d0(3),
      R => '0'
    );
\xout2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(4),
      Q => decoded_d0(4),
      R => '0'
    );
\xout2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(5),
      Q => decoded_d0(5),
      R => '0'
    );
\xout2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(6),
      Q => decoded_d0(6),
      R => '0'
    );
\xout2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(7),
      Q => decoded_d0(7),
      R => '0'
    );
\xout2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(8),
      Q => decoded_d0(8),
      R => '0'
    );
\xout2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(9),
      Q => decoded_d0(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    in_data_ce0 : out STD_LOGIC;
    in_data_ce1 : out STD_LOGIC;
    encoded_ce0 : out STD_LOGIC;
    encoded_we0 : out STD_LOGIC;
    decoded_ce0 : out STD_LOGIC;
    decoded_we0 : out STD_LOGIC;
    decoded_ce1 : out STD_LOGIC;
    decoded_we1 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_done : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    in_data_address0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    in_data_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_address1 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    in_data_q1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    encoded_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    encoded_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    encoded_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    decoded_address0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    decoded_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    decoded_address1 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    decoded_d1 : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "bd_0_hls_inst_0,adpcm_main,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "adpcm_main,Vivado 2023.2";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^decoded_address0\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \^decoded_address1\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \^encoded_d0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^in_data_address0\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \^in_data_address1\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal NLW_inst_decoded_address0_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_decoded_address1_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_encoded_d0_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_inst_in_data_address0_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_in_data_address1_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "9'b000000001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "9'b000000010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "9'b000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "9'b000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "9'b000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "9'b000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "9'b001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "9'b010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of inst : label is "9'b100000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_RESET ap_rst, FREQ_HZ 125000000.0, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_done : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done";
  attribute X_INTERFACE_INFO of ap_idle : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle";
  attribute X_INTERFACE_INFO of ap_ready : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready";
  attribute X_INTERFACE_INFO of ap_rst : signal is "xilinx.com:signal:reset:1.0 ap_rst RST";
  attribute X_INTERFACE_PARAMETER of ap_rst : signal is "XIL_INTERFACENAME ap_rst, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_start : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start";
  attribute X_INTERFACE_INFO of decoded_address0 : signal is "xilinx.com:signal:data:1.0 decoded_address0 DATA";
  attribute X_INTERFACE_PARAMETER of decoded_address0 : signal is "XIL_INTERFACENAME decoded_address0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of decoded_address1 : signal is "xilinx.com:signal:data:1.0 decoded_address1 DATA";
  attribute X_INTERFACE_PARAMETER of decoded_address1 : signal is "XIL_INTERFACENAME decoded_address1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of decoded_d0 : signal is "xilinx.com:signal:data:1.0 decoded_d0 DATA";
  attribute X_INTERFACE_PARAMETER of decoded_d0 : signal is "XIL_INTERFACENAME decoded_d0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of decoded_d1 : signal is "xilinx.com:signal:data:1.0 decoded_d1 DATA";
  attribute X_INTERFACE_PARAMETER of decoded_d1 : signal is "XIL_INTERFACENAME decoded_d1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of encoded_address0 : signal is "xilinx.com:signal:data:1.0 encoded_address0 DATA";
  attribute X_INTERFACE_PARAMETER of encoded_address0 : signal is "XIL_INTERFACENAME encoded_address0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of encoded_d0 : signal is "xilinx.com:signal:data:1.0 encoded_d0 DATA";
  attribute X_INTERFACE_PARAMETER of encoded_d0 : signal is "XIL_INTERFACENAME encoded_d0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of encoded_q0 : signal is "xilinx.com:signal:data:1.0 encoded_q0 DATA";
  attribute X_INTERFACE_PARAMETER of encoded_q0 : signal is "XIL_INTERFACENAME encoded_q0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of in_data_address0 : signal is "xilinx.com:signal:data:1.0 in_data_address0 DATA";
  attribute X_INTERFACE_PARAMETER of in_data_address0 : signal is "XIL_INTERFACENAME in_data_address0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of in_data_address1 : signal is "xilinx.com:signal:data:1.0 in_data_address1 DATA";
  attribute X_INTERFACE_PARAMETER of in_data_address1 : signal is "XIL_INTERFACENAME in_data_address1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of in_data_q0 : signal is "xilinx.com:signal:data:1.0 in_data_q0 DATA";
  attribute X_INTERFACE_PARAMETER of in_data_q0 : signal is "XIL_INTERFACENAME in_data_q0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of in_data_q1 : signal is "xilinx.com:signal:data:1.0 in_data_q1 DATA";
  attribute X_INTERFACE_PARAMETER of in_data_q1 : signal is "XIL_INTERFACENAME in_data_q1, LAYERED_METADATA undef";
begin
  decoded_address0(6 downto 1) <= \^decoded_address0\(6 downto 1);
  decoded_address0(0) <= \<const1>\;
  decoded_address1(6 downto 1) <= \^decoded_address1\(6 downto 1);
  decoded_address1(0) <= \<const0>\;
  encoded_d0(31) <= \<const0>\;
  encoded_d0(30) <= \<const0>\;
  encoded_d0(29) <= \<const0>\;
  encoded_d0(28) <= \<const0>\;
  encoded_d0(27) <= \<const0>\;
  encoded_d0(26) <= \<const0>\;
  encoded_d0(25) <= \<const0>\;
  encoded_d0(24) <= \<const0>\;
  encoded_d0(23) <= \<const0>\;
  encoded_d0(22) <= \<const0>\;
  encoded_d0(21) <= \<const0>\;
  encoded_d0(20) <= \<const0>\;
  encoded_d0(19) <= \<const0>\;
  encoded_d0(18) <= \<const0>\;
  encoded_d0(17) <= \<const0>\;
  encoded_d0(16) <= \<const0>\;
  encoded_d0(15) <= \<const0>\;
  encoded_d0(14) <= \<const0>\;
  encoded_d0(13) <= \<const0>\;
  encoded_d0(12) <= \<const0>\;
  encoded_d0(11) <= \<const0>\;
  encoded_d0(10) <= \<const0>\;
  encoded_d0(9) <= \<const0>\;
  encoded_d0(8) <= \<const0>\;
  encoded_d0(7 downto 0) <= \^encoded_d0\(7 downto 0);
  in_data_address0(6 downto 1) <= \^in_data_address0\(6 downto 1);
  in_data_address0(0) <= \<const1>\;
  in_data_address1(6 downto 1) <= \^in_data_address1\(6 downto 1);
  in_data_address1(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main
     port map (
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_idle => ap_idle,
      ap_ready => ap_ready,
      ap_rst => ap_rst,
      ap_start => ap_start,
      decoded_address0(6 downto 1) => \^decoded_address0\(6 downto 1),
      decoded_address0(0) => NLW_inst_decoded_address0_UNCONNECTED(0),
      decoded_address1(6 downto 1) => \^decoded_address1\(6 downto 1),
      decoded_address1(0) => NLW_inst_decoded_address1_UNCONNECTED(0),
      decoded_ce0 => decoded_ce0,
      decoded_ce1 => decoded_ce1,
      decoded_d0(31 downto 0) => decoded_d0(31 downto 0),
      decoded_d1(31 downto 0) => decoded_d1(31 downto 0),
      decoded_we0 => decoded_we0,
      decoded_we1 => decoded_we1,
      encoded_address0(5 downto 0) => encoded_address0(5 downto 0),
      encoded_ce0 => encoded_ce0,
      encoded_d0(31 downto 8) => NLW_inst_encoded_d0_UNCONNECTED(31 downto 8),
      encoded_d0(7 downto 0) => \^encoded_d0\(7 downto 0),
      encoded_q0(31 downto 8) => B"000000000000000000000000",
      encoded_q0(7 downto 2) => encoded_q0(7 downto 2),
      encoded_q0(1 downto 0) => B"00",
      encoded_we0 => encoded_we0,
      in_data_address0(6 downto 1) => \^in_data_address0\(6 downto 1),
      in_data_address0(0) => NLW_inst_in_data_address0_UNCONNECTED(0),
      in_data_address1(6 downto 1) => \^in_data_address1\(6 downto 1),
      in_data_address1(0) => NLW_inst_in_data_address1_UNCONNECTED(0),
      in_data_ce0 => in_data_ce0,
      in_data_ce1 => in_data_ce1,
      in_data_q0(31 downto 0) => in_data_q0(31 downto 0),
      in_data_q1(31 downto 0) => in_data_q1(31 downto 0)
    );
end STRUCTURE;
