
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.17-s075_1, built Wed Mar 15 11:17:40 PDT 2023
Options:	-no_gui -batch -files /home/yl996/proj/mcp-eda-example/scripts/FreePDK45/backend/7_route.tcl -execute restoreDesign /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat des3 
Date:		Tue Jun 17 00:37:56 2025
Host:		hl279-cmp-00.egr.duke.edu (x86_64 w/Linux 4.18.0-553.54.1.el8_10.x86_64) (12cores*48cpus*Intel(R) Xeon(R) CPU E5-2687W v4 @ 3.00GHz 30720KB)
OS:		Red Hat Enterprise Linux 8.10 (Ootpa)

License:
		[00:38:01.228706] Configured Lic search path (21.01-s002): 27400@license06.egr.duke.edu:27500@license01.egr.duke.edu

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (1030 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
Executing cmd 'restoreDesign /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat des3' ...
<CMD> restoreDesign /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat des3
#% Begin load design ... (date=06/17 00:38:20, mem=864.0M)
Set Default Input Pin Transition as 0.1 ps.
Loading design 'des3' saved by 'Innovus' '21.17-s075_1' on 'Tue Jun 17 00:37:55 2025'.
% Begin Load MMMC data ... (date=06/17 00:38:20, mem=867.2M)
% End Load MMMC data ... (date=06/17 00:38:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=868.1M, current mem=868.1M)
default

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/NangateOpenCellLibrary.lef ...
Set DBUPerIGU to M2 pitch 380.

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1rw0r_1024x136_17.lef ...
**ERROR: (IMPLF-82):	The y coordinate value 61.3175
in pin 'addr0[2]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 61.4525
in pin 'addr0[2]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 64.0475
in pin 'addr0[3]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 64.1825
in pin 'addr0[3]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 66.2575
in pin 'addr0[4]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 66.3925
in pin 'addr0[4]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 68.9875
in pin 'addr0[5]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 69.1225
in pin 'addr0[5]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 71.1975
in pin 'addr0[6]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 71.3325
in pin 'addr0[6]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 73.9275
in pin 'addr0[7]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 74.0625
in pin 'addr0[7]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 76.1375
in pin 'addr0[8]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 76.2725
in pin 'addr0[8]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 78.8675
in pin 'addr0[9]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 79.0025
in pin 'addr0[9]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 5.6775
in pin 'csb0' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 5.8125
in pin 'csb0' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 8.4075
in pin 'web0' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 8.5425
in pin 'web0' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**WARN: (EMS-27):	Message (IMPLF-82) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1rw0r_128x44.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1rw0r_20x64.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1rw0r_22x64.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1rw0r_256x64.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1rw0r_45x512.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1rw0r_512x45.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1rw0r_512x64.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1rw0r_64x160_20.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1rw0r_64x176_22.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1rw0r_64x20_64.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1rw0r_64x40_20.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1rw0r_64x44_22.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1rw0r_64x512.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1rw0r_64x80_20.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1rw0r_64x88_22.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_11x128.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_120x16.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_128x120_30.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_128x124_31.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_128x32_32.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_128x40.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_128x44_11.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_128x4_1.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_128x52_13.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_128x56_14.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_12x256.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_13x128.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_14x128.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_16x120.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_16x32_32.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_16x72.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_2048x8_2.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_256x128_64.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_256x48_12.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_256x4_1.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_27x96_32.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_28x128_32.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_31x128.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_32x120.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_32x128_32.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_32x240.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_32x32.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_32x32_32.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_32x64_32.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_32x72.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_32x96_32.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_34x128_32.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_38x96_32.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_40x128.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_40x240.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_40x64_32.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_40x72.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_48x32_32.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_512x64_64.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_64x32_32.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_64x512.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/lef/freepdk45_sram_1w1r_96x32_32.lef ...

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/viewDefinition.tcl
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_slow_ccs.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_1024x136_17/freepdk45_sram_1rw0r_1024x136_17_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_1024x136_17_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_128x44/freepdk45_sram_1rw0r_128x44_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_128x44_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_20x64/freepdk45_sram_1rw0r_20x64_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_20x64_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_22x64/freepdk45_sram_1rw0r_22x64_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_22x64_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_256x64/freepdk45_sram_1rw0r_256x64_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_256x64_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_45x512/freepdk45_sram_1rw0r_45x512_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_45x512_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_512x45/freepdk45_sram_1rw0r_512x45_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_512x45_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_512x64/freepdk45_sram_1rw0r_512x64_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_512x64_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x160_20/freepdk45_sram_1rw0r_64x160_20_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_64x160_20_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x176_22/freepdk45_sram_1rw0r_64x176_22_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_64x176_22_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x20_64/freepdk45_sram_1rw0r_64x20_64_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_64x20_64_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x40_20/freepdk45_sram_1rw0r_64x40_20_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_64x40_20_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x44_22/freepdk45_sram_1rw0r_64x44_22_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_64x44_22_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x512/freepdk45_sram_1rw0r_64x512_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_64x512_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x80_20/freepdk45_sram_1rw0r_64x80_20_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_64x80_20_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x88_22/freepdk45_sram_1rw0r_64x88_22_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_64x88_22_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_120x16/freepdk45_sram_1w1r_120x16_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_120x16_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x120_30/freepdk45_sram_1w1r_128x120_30_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_128x120_30_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x124_31/freepdk45_sram_1w1r_128x124_31_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_128x124_31_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x32_32/freepdk45_sram_1w1r_128x32_32_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_128x32_32_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x40/freepdk45_sram_1w1r_128x40_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_128x40_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x44_11/freepdk45_sram_1w1r_128x44_11_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_128x44_11_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x4_1/freepdk45_sram_1w1r_128x4_1_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_128x4_1_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x52_13/freepdk45_sram_1w1r_128x52_13_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_128x52_13_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x56_14/freepdk45_sram_1w1r_128x56_14_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_128x56_14_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_16x120/freepdk45_sram_1w1r_16x120_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_16x120_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_16x32_32/freepdk45_sram_1w1r_16x32_32_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_16x32_32_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_16x72/freepdk45_sram_1w1r_16x72_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_16x72_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_2048x8_2/freepdk45_sram_1w1r_2048x8_2_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_2048x8_2_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_256x128_64/freepdk45_sram_1w1r_256x128_64_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_256x128_64_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_256x48_12/freepdk45_sram_1w1r_256x48_12_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_256x48_12_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_256x4_1/freepdk45_sram_1w1r_256x4_1_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_256x4_1_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_27x96_32/freepdk45_sram_1w1r_27x96_32_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_27x96_32_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_28x128_32/freepdk45_sram_1w1r_28x128_32_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_28x128_32_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_31x128/freepdk45_sram_1w1r_31x128_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_31x128_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x120/freepdk45_sram_1w1r_32x120_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_32x120_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x128_32/freepdk45_sram_1w1r_32x128_32_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_32x128_32_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x240/freepdk45_sram_1w1r_32x240_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_32x240_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x32/freepdk45_sram_1w1r_32x32_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_32x32_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x32_32/freepdk45_sram_1w1r_32x32_32_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_32x32_32_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x64_32/freepdk45_sram_1w1r_32x64_32_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_32x64_32_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x72/freepdk45_sram_1w1r_32x72_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_32x72_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x96_32/freepdk45_sram_1w1r_32x96_32_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_32x96_32_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_34x128_32/freepdk45_sram_1w1r_34x128_32_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_34x128_32_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_38x96_32/freepdk45_sram_1w1r_38x96_32_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_38x96_32_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x128/freepdk45_sram_1w1r_40x128_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_40x128_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x240/freepdk45_sram_1w1r_40x240_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_40x240_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x64_32/freepdk45_sram_1w1r_40x64_32_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_40x64_32_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x72/freepdk45_sram_1w1r_40x72_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_40x72_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_48x32_32/freepdk45_sram_1w1r_48x32_32_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_48x32_32_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_512x64_64/freepdk45_sram_1w1r_512x64_64_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_512x64_64_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_64x32_32/freepdk45_sram_1w1r_64x32_32_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_64x32_32_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_64x512/freepdk45_sram_1w1r_64x512_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_64x512_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_96x32_32/freepdk45_sram_1w1r_96x32_32_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_96x32_32_SS_0p95V_125C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_fast_ccs.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_1024x136_17/freepdk45_sram_1rw0r_1024x136_17_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_1024x136_17_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_128x44/freepdk45_sram_1rw0r_128x44_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_128x44_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_20x64/freepdk45_sram_1rw0r_20x64_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_20x64_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_22x64/freepdk45_sram_1rw0r_22x64_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_22x64_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_256x64/freepdk45_sram_1rw0r_256x64_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_256x64_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_45x512/freepdk45_sram_1rw0r_45x512_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_45x512_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_512x45/freepdk45_sram_1rw0r_512x45_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_512x45_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_512x64/freepdk45_sram_1rw0r_512x64_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_512x64_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x160_20/freepdk45_sram_1rw0r_64x160_20_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_64x160_20_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x176_22/freepdk45_sram_1rw0r_64x176_22_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_64x176_22_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x20_64/freepdk45_sram_1rw0r_64x20_64_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_64x20_64_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x40_20/freepdk45_sram_1rw0r_64x40_20_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_64x40_20_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x44_22/freepdk45_sram_1rw0r_64x44_22_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_64x44_22_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x512/freepdk45_sram_1rw0r_64x512_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_64x512_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x80_20/freepdk45_sram_1rw0r_64x80_20_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_64x80_20_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x88_22/freepdk45_sram_1rw0r_64x88_22_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_64x88_22_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_120x16/freepdk45_sram_1w1r_120x16_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_120x16_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x120_30/freepdk45_sram_1w1r_128x120_30_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_128x120_30_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x124_31/freepdk45_sram_1w1r_128x124_31_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_128x124_31_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x32_32/freepdk45_sram_1w1r_128x32_32_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_128x32_32_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x40/freepdk45_sram_1w1r_128x40_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_128x40_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x44_11/freepdk45_sram_1w1r_128x44_11_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_128x44_11_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x4_1/freepdk45_sram_1w1r_128x4_1_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_128x4_1_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x52_13/freepdk45_sram_1w1r_128x52_13_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_128x52_13_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x56_14/freepdk45_sram_1w1r_128x56_14_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_128x56_14_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_16x120/freepdk45_sram_1w1r_16x120_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_16x120_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_16x32_32/freepdk45_sram_1w1r_16x32_32_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_16x32_32_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_16x72/freepdk45_sram_1w1r_16x72_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_16x72_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_2048x8_2/freepdk45_sram_1w1r_2048x8_2_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_2048x8_2_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_256x128_64/freepdk45_sram_1w1r_256x128_64_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_256x128_64_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_256x48_12/freepdk45_sram_1w1r_256x48_12_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_256x48_12_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_256x4_1/freepdk45_sram_1w1r_256x4_1_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_256x4_1_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_27x96_32/freepdk45_sram_1w1r_27x96_32_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_27x96_32_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_28x128_32/freepdk45_sram_1w1r_28x128_32_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_28x128_32_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_31x128/freepdk45_sram_1w1r_31x128_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_31x128_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x120/freepdk45_sram_1w1r_32x120_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_32x120_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x128_32/freepdk45_sram_1w1r_32x128_32_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_32x128_32_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x240/freepdk45_sram_1w1r_32x240_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_32x240_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x32/freepdk45_sram_1w1r_32x32_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_32x32_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x32_32/freepdk45_sram_1w1r_32x32_32_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_32x32_32_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x64_32/freepdk45_sram_1w1r_32x64_32_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_32x64_32_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x72/freepdk45_sram_1w1r_32x72_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_32x72_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x96_32/freepdk45_sram_1w1r_32x96_32_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_32x96_32_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_34x128_32/freepdk45_sram_1w1r_34x128_32_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_34x128_32_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_38x96_32/freepdk45_sram_1w1r_38x96_32_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_38x96_32_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x128/freepdk45_sram_1w1r_40x128_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_40x128_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x240/freepdk45_sram_1w1r_40x240_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_40x240_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x64_32/freepdk45_sram_1w1r_40x64_32_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_40x64_32_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x72/freepdk45_sram_1w1r_40x72_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_40x72_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_48x32_32/freepdk45_sram_1w1r_48x32_32_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_48x32_32_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_512x64_64/freepdk45_sram_1w1r_512x64_64_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_512x64_64_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_64x32_32/freepdk45_sram_1w1r_64x32_32_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_64x32_32_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_64x512/freepdk45_sram_1w1r_64x512_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_64x512_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_96x32_32/freepdk45_sram_1w1r_96x32_32_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_96x32_32_FF_1p25V_0C_lib' 
*** End library_loading (cpu=0.12min, real=0.12min, mem=78.0M, fe_cpu=0.45min, fe_real=0.52min, fe_mem=1038.2M) ***
% Begin Load netlist data ... (date=06/17 00:38:27, mem=904.7M)
*** Begin netlist parsing (mem=1038.2M) ***
Created 188 new cells from 110 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/des3.v.bin'

*** Memory Usage v#1 (Current mem = 1045.195M, initial mem = 494.906M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1045.2M) ***
% End Load netlist data ... (date=06/17 00:38:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=926.2M, current mem=926.2M)
Top level cell is des3.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_1024x136_17' found in library 'freepdk45_sram_1rw0r_1024x136_17_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_128x44_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_128x44' found in library 'freepdk45_sram_1rw0r_128x44_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_20x64_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_20x64' found in library 'freepdk45_sram_1rw0r_20x64_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_22x64_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_22x64' found in library 'freepdk45_sram_1rw0r_22x64_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_256x64_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_256x64' found in library 'freepdk45_sram_1rw0r_256x64_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_45x512_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_45x512' found in library 'freepdk45_sram_1rw0r_45x512_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_512x45_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_512x45' found in library 'freepdk45_sram_1rw0r_512x45_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_512x64_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_512x64' found in library 'freepdk45_sram_1rw0r_512x64_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x160_20_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x160_20' found in library 'freepdk45_sram_1rw0r_64x160_20_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x176_22_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x176_22' found in library 'freepdk45_sram_1rw0r_64x176_22_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x20_64_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x20_64' found in library 'freepdk45_sram_1rw0r_64x20_64_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x40_20_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x40_20' found in library 'freepdk45_sram_1rw0r_64x40_20_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x44_22_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x44_22' found in library 'freepdk45_sram_1rw0r_64x44_22_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x512_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x512' found in library 'freepdk45_sram_1rw0r_64x512_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x80_20_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x80_20' found in library 'freepdk45_sram_1rw0r_64x80_20_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x88_22_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x88_22' found in library 'freepdk45_sram_1rw0r_64x88_22_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1w1r_120x16_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1w1r_120x16' found in library 'freepdk45_sram_1w1r_120x16_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1w1r_128x120_30_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1w1r_128x120_30' found in library 'freepdk45_sram_1w1r_128x120_30_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1w1r_128x124_31_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1w1r_128x124_31' found in library 'freepdk45_sram_1w1r_128x124_31_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1w1r_128x32_32_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1w1r_128x32_32' found in library 'freepdk45_sram_1w1r_128x32_32_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1w1r_128x40_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
Message <TECHLIB-606> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Hooked 376 DB cells to tlib cells.
2 empty module found.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell des3 ...
*** Netlist is unique.
** info: there are 383 modules.
** info: there are 429 stdCell insts.

*** Memory Usage v#1 (Current mem = 1101.078M, initial mem = 494.906M) ***
*info: set bottom ioPad orient R0
Start create_tracks
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Loading preference file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/gui.pref.tcl ...
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Slack adjustment of -0 applied on <default> path group
**WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <high> specified for reg2reg path_group
Slack adjustment of -0 applied on reg2reg path_group
**WARN: (IMPOPT-3602):	The specified path group name Reg2Reg is not defined.
Type 'man IMPOPT-3602' for more detail.
Slack adjustment of -0 applied on Reg2Reg path_group
The power planner are extend the stripe antenna to the first ring.
Stripes will break as close as possible to obstructions.
Change floorplan default-technical-site to 'FreePDK45_38x28_10R_NP_162NW_34O'.
*Info: initialize multi-corner CTS.
Total number of combinational cells: 93
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 6
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
Reading floorplan file - /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/des3.fp.gz (mem = 1363.1M).
% Begin Load floorplan data ... (date=06/17 00:38:28, mem=1247.4M)
*info: reset 1947 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 123880 123200)
Start create_tracks
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
 ... processed partition successfully.
Reading binary special route file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/des3.fp.spr.gz (Created by Innovus v21.17-s075_1 on Tue Jun 17 00:37:51 2025, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1248.9M, current mem=1248.9M)
There are 5 nets with weight being set
There are 7 nets with bottomPreferredRoutingLayer being set
There are 5 nets with avoidDetour being set
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
% End Load floorplan data ... (date=06/17 00:38:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=1251.0M, current mem=1251.0M)
Reading congestion map file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/des3.route.congmap.gz ...
% Begin Load SymbolTable ... (date=06/17 00:38:28, mem=1251.2M)
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
% End Load SymbolTable ... (date=06/17 00:38:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1252.2M, current mem=1252.2M)
Loading place ...
% Begin Load placement data ... (date=06/17 00:38:28, mem=1252.2M)
Reading placement file - /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/des3.place.gz.
** Reading stdCellPlacement_binary (Created by Innovus v21.17-s075_1 on Tue Jun 17 00:37:51 2025, version# 2) ...
Read Views for adaptive view pruning ...
Read 0 views from Binary DB for adaptive view pruning
*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1367.1M) ***
Total net length = 7.319e+03 (4.779e+03 2.540e+03) (ext = 5.012e+03)
% End Load placement data ... (date=06/17 00:38:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1253.2M, current mem=1253.2M)
Reading PG file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/des3.pg.gz, version#2, (Created by Innovus v21.17-s075_1 on       Tue Jun 17 00:37:51 2025)
*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1364.1M) ***
% Begin Load routing data ... (date=06/17 00:38:28, mem=1253.8M)
Reading routing file - /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/des3.route.gz.
Reading Innovus routing data (Created by Innovus v21.17-s075_1 on Tue Jun 17 00:37:51 2025 Format: 20.1) ...
*** Total 703 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1365.1M) ***
% End Load routing data ... (date=06/17 00:38:29, total cpu=0:00:00.0, real=0:00:01.0, peak res=1255.9M, current mem=1254.9M)
TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
Reading property file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/des3.prop
*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1368.1M) ***
Reading dirtyarea snapshot file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/des3.db.da.gz (Create by Innovus v21.17-s075_1 on Tue Jun 17 00:37:52 2025, version: 4).
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/mmmc/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: worst
    RC-Corner Name        : default
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/mmmc/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: best
    RC-Corner Name        : default
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/libs/mmmc/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Loading rc congestion map /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/des3.congmap.gz ...
Start generating vias ..
#Skip building auto via since it is not turned on.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Via generation completed.
% Begin Load power constraints ... (date=06/17 00:38:30, mem=1277.9M)
'set_default_switching_activity' finished successfully.
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.

% End Load power constraints ... (date=06/17 00:38:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1284.9M, current mem=1284.9M)
fast slow typical
% Begin load AAE data ... (date=06/17 00:38:30, mem=1320.2M)
AAE DB initialization (MEM=1463.15 CPU=0:00:00.0 REAL=0:00:00.0) 
% End load AAE data ... (date=06/17 00:38:31, total cpu=0:00:00.6, real=0:00:01.0, peak res=1326.5M, current mem=1326.5M)
Restoring CCOpt config...
  Extracting original clock gating for clk...
    clock_tree clk contains 128 sinks and 0 clock gates.
  Extracting original clock gating for clk done.
  The skew group clk/default was created. It contains 128 sinks and 1 sources.
  The skew group clk/default was created. It contains 128 sinks and 1 sources.
Restoring CCOpt config done.
Total number of combinational cells: 93
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 6
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
**WARN: (IMPCTE-107):	The following globals have been obsoleted since version . They will be removed in the next release. 
timing_enable_separate_device_slew_effect_sensitivities
#% End load design ... (date=06/17 00:38:31, total cpu=0:00:10.9, real=0:00:11.0, peak res=1350.7M, current mem=1338.3M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPLF-82         96866  %s is not on Manufacturing Grid. This is...
WARNING   IMPOPT-3602          2  The specified path group name %s is not ...
WARNING   IMPCTE-107           1  The following globals have been obsolete...
WARNING   TECHLIB-606        108  An inconsistency was found during interp...
*** Message Summary: 111 warning(s), 96866 error(s)

Sourcing file "/home/yl996/proj/mcp-eda-example/scripts/FreePDK45/backend/7_route.tcl" ...
<CMD> setNanoRouteMode -routeWithTimingDriven false -routeDesignFixClockNets true
<CMD> globalRoute
#% Begin globalRoute (date=06/17 00:38:31, mem=1338.3M)

globalRoute

#Start globalRoute on Tue Jun 17 00:38:31 2025
#
#create default rule from bind_ndr_rule rule=0x7f15686d81c0 0x7f153f03a018
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#num needed restored net=0
#need_extraction net=0 (total=1947)
#WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
#NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
#Total number of trivial nets (e.g. < 2 pins) = 1447 (skipped).
#Total number of routable nets = 500.
#Total number of nets in the design = 1947.
#495 routable nets do not have any wires.
#5 routable nets have routed wires.
#495 nets will be global routed.
#2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Tue Jun 17 00:38:31 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 1945 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Restoring pin access data from file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/cts.enc.dat/des3.apa ...
#Done restoring pin access data
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
#shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=10(metal10)
#pin_access_rlayer=2(metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1372.68 (MB), peak = 1406.46 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1378.07 (MB), peak = 1406.46 (MB)
#
#Finished routing data preparation on Tue Jun 17 00:38:31 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 13.66 (MB)
#Total memory = 1378.32 (MB)
#Peak memory = 1406.46 (MB)
#
#
#Start global routing on Tue Jun 17 00:38:31 2025
#
#
#Start global routing initialization on Tue Jun 17 00:38:31 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Jun 17 00:38:31 2025
#
#Start routing resource analysis on Tue Jun 17 00:38:31 2025
#
#Routing resource analysis is done on Tue Jun 17 00:38:31 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H         222         218         841    32.82%
#  metal2         V         297          29         841     0.00%
#  metal3         H         427          13         841     0.00%
#  metal4         V         181          39         841     6.90%
#  metal5         H         219           0         841     0.00%
#  metal6         V         220           0         841     0.00%
#  metal7         H          73           0         841     0.00%
#  metal8         V          73           0         841     0.00%
#  metal9         H          30           0         841     0.00%
#  metal10        V          30           0         841     0.00%
#  --------------------------------------------------------------
#  Total                   1772       7.90%        8410     3.97%
#
#  5 nets (0.26%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Jun 17 00:38:31 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1378.32 (MB), peak = 1406.46 (MB)
#
#
#Global routing initialization is done on Tue Jun 17 00:38:31 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1378.32 (MB), peak = 1406.46 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1382.78 (MB), peak = 1406.46 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1382.78 (MB), peak = 1406.46 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1447 (skipped).
#Total number of routable nets = 500.
#Total number of nets in the design = 1947.
#
#500 routable nets have routed wires.
#2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default            2             493  
#------------------------------------------
#        Total            2             493  
#------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                  5            2             493  
#-------------------------------------------------------------
#        Total                  5            2             493  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal2        0(0.00%)      1(0.12%)      1(0.12%)   (0.24%)
#  metal3        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal10       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total      0(0.00%)      1(0.01%)      1(0.01%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.02% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 7492 um.
#Total half perimeter of net bounding box = 7747 um.
#Total wire length on LAYER metal1 = 760 um.
#Total wire length on LAYER metal2 = 2535 um.
#Total wire length on LAYER metal3 = 3992 um.
#Total wire length on LAYER metal4 = 205 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 2478
#Up-Via Summary (total 2478):
#           
#-----------------------
# metal1           1382
# metal2            986
# metal3            110
#-----------------------
#                  2478 
#
#Max overcon = 3 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.85 (MB)
#Total memory = 1383.18 (MB)
#Peak memory = 1406.46 (MB)
#
#Finished global routing on Tue Jun 17 00:38:31 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1383.18 (MB), peak = 1406.46 (MB)
#Start Track Assignment.
#Done with 558 horizontal wires in 1 hboxes and 564 vertical wires in 1 hboxes.
#Done with 113 horizontal wires in 1 hboxes and 140 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1       769.80 	  0.00%  	  0.00% 	  0.00%
# metal2      2482.17 	  0.07%  	  0.00% 	  0.00%
# metal3      3769.84 	  0.03%  	  0.00% 	  0.00%
# metal4        29.68 	  0.00%  	  0.00% 	  0.00%
# metal5         0.00 	  0.00%  	  0.00% 	  0.00%
# metal6         0.00 	  0.00%  	  0.00% 	  0.00%
# metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# metal10        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All        7051.49  	  0.04% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 7483 um.
#Total half perimeter of net bounding box = 7747 um.
#Total wire length on LAYER metal1 = 767 um.
#Total wire length on LAYER metal2 = 2533 um.
#Total wire length on LAYER metal3 = 3976 um.
#Total wire length on LAYER metal4 = 207 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 2478
#Up-Via Summary (total 2478):
#           
#-----------------------
# metal1           1382
# metal2            986
# metal3            110
#-----------------------
#                  2478 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1383.32 (MB), peak = 1406.46 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#
#globalRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 50.80 (MB)
#Total memory = 1389.15 (MB)
#Peak memory = 1406.46 (MB)
#Number of warnings = 2
#Total number of warnings = 2
#Number of fails = 0
#Total number of fails = 0
#Complete globalRoute on Tue Jun 17 00:38:32 2025
#
#% End globalRoute (date=06/17 00:38:32, total cpu=0:00:00.7, real=0:00:01.0, peak res=1406.5M, current mem=1389.7M)
<CMD> dumpCongestArea -all pnr_reports/congestion.rpt
**WARN: (IMPTR-151):	Command dumpCongestArea is obsolete.  Although it still works in this release, it will be removed in a future release.  Please remove this command from your scripts to avoid failures in a future release.
<CMD> detailRoute
#% Begin detailRoute (date=06/17 00:38:32, mem=1389.7M)

detailRoute

#Start detailRoute on Tue Jun 17 00:38:32 2025
#
#num needed restored net=0
#need_extraction net=0 (total=1947)
#WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
#NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
#Start routing data preparation on Tue Jun 17 00:38:32 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 1945 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
#shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=10(metal10)
#pin_access_rlayer=2(metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1394.80 (MB), peak = 1406.46 (MB)
#Using user defined Ggrids in DB.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1398.91 (MB), peak = 1406.46 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 27
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        1        2        3
#	metal2        2       22       24
#	Totals        3       24       27
#62 out of 429 instances (14.5%) need to be verified(marked ipoed), dirty area = 2.4%.
#47.9% of the total area is being checked for drcs
#47.9% of the total area was checked
#   number of violations = 28
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        1        3        4
#	metal2        2       22       24
#	Totals        3       25       28
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1405.76 (MB), peak = 1425.61 (MB)
#start 1st optimization iteration ...
#   number of violations = 5
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        1        2        3
#	metal2        0        2        2
#	Totals        1        4        5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.81 (MB), peak = 1425.61 (MB)
#start 2nd optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        1        3        4
#	metal2        0        2        2
#	Totals        1        5        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.98 (MB), peak = 1425.61 (MB)
#start 3rd optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        1        3        4
#	metal2        0        2        2
#	Totals        1        5        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.62 (MB), peak = 1425.61 (MB)
#start 4th optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        1        3        4
#	metal2        0        2        2
#	Totals        1        5        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1404.46 (MB), peak = 1425.61 (MB)
#start 5th optimization iteration ...
#   number of violations = 7
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        1        2        3
#	metal2        0        4        4
#	Totals        1        6        7
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1404.79 (MB), peak = 1428.17 (MB)
#start 6th optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        1        3        4
#	metal2        0        2        2
#	Totals        1        5        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1404.84 (MB), peak = 1433.73 (MB)
#start 7th optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        1        3        4
#	metal2        0        2        2
#	Totals        1        5        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.60 (MB), peak = 1433.73 (MB)
#start 8th optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        1        3        4
#	metal2        0        2        2
#	Totals        1        5        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.86 (MB), peak = 1433.73 (MB)
#start 9th optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        1        3        4
#	metal2        0        2        2
#	Totals        1        5        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1406.24 (MB), peak = 1433.73 (MB)
#start 10th optimization iteration ...
#   number of violations = 7
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        2        2        4
#	metal2        0        3        3
#	Totals        2        5        7
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.62 (MB), peak = 1433.73 (MB)
#start 11th optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        1        3        4
#	metal2        0        2        2
#	Totals        1        5        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.69 (MB), peak = 1433.73 (MB)
#start 12th optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        1        3        4
#	metal2        0        2        2
#	Totals        1        5        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.76 (MB), peak = 1433.73 (MB)
#start 13th optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        1        3        4
#	metal2        0        2        2
#	Totals        1        5        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1406.02 (MB), peak = 1433.73 (MB)
#start 14th optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        1        3        4
#	metal2        0        2        2
#	Totals        1        5        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.86 (MB), peak = 1433.73 (MB)
#start 15th optimization iteration ...
#   number of violations = 4
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        1        0        1
#	metal2        0        3        3
#	Totals        1        3        4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1404.91 (MB), peak = 1433.73 (MB)
#start 16th optimization iteration ...
#   number of violations = 4
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        1        1
#	metal2        3        3
#	Totals        4        4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.62 (MB), peak = 1433.77 (MB)
#start 17th optimization iteration ...
#   number of violations = 4
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        1        1
#	metal2        3        3
#	Totals        4        4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1406.18 (MB), peak = 1433.77 (MB)
#start 18th optimization iteration ...
#   number of violations = 5
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        2        2
#	metal2        3        3
#	Totals        5        5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.59 (MB), peak = 1434.02 (MB)
#start 19th optimization iteration ...
#   number of violations = 5
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        2        2
#	metal2        3        3
#	Totals        5        5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1406.59 (MB), peak = 1434.02 (MB)
#start 20th optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        3        3
#	Totals        3        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1406.95 (MB), peak = 1434.02 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 7896 um.
#Total half perimeter of net bounding box = 7747 um.
#Total wire length on LAYER metal1 = 1066 um.
#Total wire length on LAYER metal2 = 2681 um.
#Total wire length on LAYER metal3 = 3920 um.
#Total wire length on LAYER metal4 = 230 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 2902
#Up-Via Summary (total 2902):
#           
#-----------------------
# metal1           1502
# metal2           1277
# metal3            123
#-----------------------
#                  2902 
#
#Total number of DRC violations = 3
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 3
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 16.25 (MB)
#Total memory = 1406.95 (MB)
#Peak memory = 1434.02 (MB)
#
#detailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 12.71 (MB)
#Total memory = 1402.40 (MB)
#Peak memory = 1434.02 (MB)
#Number of warnings = 1
#Total number of warnings = 3
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Tue Jun 17 00:38:35 2025
#
#% End detailRoute (date=06/17 00:38:35, total cpu=0:00:03.6, real=0:00:03.0, peak res=1434.0M, current mem=1402.0M)
<CMD> saveDesign pnr_save/global_route.enc
#% Begin save design ... (date=06/17 00:38:35, mem=1405.1M)
% Begin Save ccopt configuration ... (date=06/17 00:38:35, mem=1405.1M)
% End Save ccopt configuration ... (date=06/17 00:38:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1406.5M, current mem=1406.5M)
% Begin Save netlist data ... (date=06/17 00:38:35, mem=1407.3M)
Writing Binary DB to pnr_save/global_route.enc.dat/des3.v.bin in single-threaded mode...
% End Save netlist data ... (date=06/17 00:38:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1407.3M, current mem=1407.3M)
Saving symbol-table file ...
Saving congestion map file pnr_save/global_route.enc.dat/des3.route.congmap.gz ...
% Begin Save AAE data ... (date=06/17 00:38:41, mem=1407.2M)
Saving AAE Data ...
% End Save AAE data ... (date=06/17 00:38:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1407.2M, current mem=1407.2M)
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'normal' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Type 'man IMPCTE-104' for more detail.
Saving preference file pnr_save/global_route.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=06/17 00:38:41, mem=1411.1M)
Saving floorplan file ...
Convert 0 swires and 0 svias from compressed groups
% End Save floorplan data ... (date=06/17 00:38:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1411.9M, current mem=1411.9M)
Saving PG file pnr_save/global_route.enc.dat/des3.pg.gz, version#2, (Created by Innovus v21.17-s075_1 on Tue Jun 17 00:38:41 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1535.9M) ***
Saving Drc markers ...
... 3 markers are saved ...
... 3 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=06/17 00:38:42, mem=1411.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=06/17 00:38:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1412.7M, current mem=1412.7M)
% Begin Save routing data ... (date=06/17 00:38:42, mem=1412.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1535.9M) ***
% End Save routing data ... (date=06/17 00:38:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1413.0M, current mem=1413.0M)
Saving property file pnr_save/global_route.enc.dat/des3.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1538.9M) ***
#Saving pin access data to file pnr_save/global_route.enc.dat/des3.apa ...
#
% Begin Save power constraints data ... (date=06/17 00:38:42, mem=1413.8M)
% End Save power constraints data ... (date=06/17 00:38:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1413.8M, current mem=1413.8M)
default
Generated self-contained design global_route.enc.dat
#% End save design ... (date=06/17 00:38:45, total cpu=0:00:01.0, real=0:00:10.0, peak res=1440.3M, current mem=1416.1M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   NRIG-100             2  Ignoring auto generated timing constrain...
WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> timeDesign -postRoute -outDir pnr_reports/postRoute_timing
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
*** timeDesign #1 [begin] : totSession cpu/real = 0:00:35.2/0:00:43.6 (0.8), mem = 1575.2M
**WARN: (IMPOPT-7232):	"setOptMode -powerEffort low" overrides powerEffort from "setDesignMode -powerEffort none"
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'des3' of instances=429 and nets=1947 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design des3.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: default
extractDetailRC Option : -outfile /tmp/innovus_temp_3955556_hl279-cmp-00.egr.duke.edu_yl996_PZGrdJ/des3_3955556_hJfryY.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1575.2M)
Extracted 10.0617% (CPU Time= 0:00:00.1  MEM= 1609.0M)
Extracted 20.0584% (CPU Time= 0:00:00.1  MEM= 1633.0M)
Extracted 30.0552% (CPU Time= 0:00:00.1  MEM= 1633.0M)
Extracted 40.0519% (CPU Time= 0:00:00.1  MEM= 1633.0M)
Extracted 50.0487% (CPU Time= 0:00:00.1  MEM= 1633.0M)
Extracted 60.0454% (CPU Time= 0:00:00.1  MEM= 1633.0M)
Extracted 70.0422% (CPU Time= 0:00:00.2  MEM= 1633.0M)
Extracted 80.0389% (CPU Time= 0:00:00.2  MEM= 1633.0M)
Extracted 90.0357% (CPU Time= 0:00:00.2  MEM= 1633.0M)
Extracted 100% (CPU Time= 0:00:00.2  MEM= 1633.0M)
Number of Extracted Resistors     : 5983
Number of Extracted Ground Cap.   : 6482
Number of Extracted Coupling Cap. : 19224
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: default
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1614.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1614.039M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE DB initialization (MEM=1614.04 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: des3
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1669.58)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 628
AAE_INFO-618: Total number of nets in the design is 1947,  32.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1842.89 CPU=0:00:00.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1842.89 CPU=0:00:00.6 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1834.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1834.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1805.01)
Glitch Analysis: View worst -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View worst -- Total Number of Nets Analyzed = 628. 
Total number of fetched objects 628
AAE_INFO-618: Total number of nets in the design is 1947,  1.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1851.71 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1851.71 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:00:36.8 mem=1851.7M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default | Reg2Reg |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.172  |  0.172  |  0.260  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   128   |   128   |   128   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      7 (7)       |    -47     |     11 (11)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 25.997%
------------------------------------------------------------------
Reported timing to dir pnr_reports/postRoute_timing
Total CPU time: 1.81 sec
Total Real time: 3.0 sec
Total Memory Usage: 1961.140625 Mbytes
Reset AAE Options
*** timeDesign #1 [finish] : cpu/real = 0:00:01.8/0:00:03.2 (0.6), totSession cpu/real = 0:00:37.0/0:00:46.8 (0.8), mem = 1961.1M
<CMD> report_timing -max_paths 100 -path_group Reg2Reg > pnr_reports/route_timing.rpt.gz
<CMD> verify_drc -limit 10000000 -report pnr_reports/postRoute_drc_max1M.rpt
#-limit 10000000                         # int, default=10000000, user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report pnr_reports/postRoute_drc_max1M.rpt # string, default="", user setting
 *** Starting Verify DRC (MEM: 1963.1) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 11 Viols.

 Violation Summary By Layer and Type:

	       outOfDie    Short   Totals
	metal1        2        0        2
	metal2        2        3        5
	metal3        2        0        2
	metal4        2        0        2
	Totals        8        3       11

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 264.1M) ***

<CMD> saveDesign pnr_save/detail_route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=06/17 00:38:48, mem=1596.3M)
% Begin Save ccopt configuration ... (date=06/17 00:38:48, mem=1596.3M)
% End Save ccopt configuration ... (date=06/17 00:38:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1596.7M, current mem=1596.7M)
% Begin Save netlist data ... (date=06/17 00:38:48, mem=1596.7M)
Writing Binary DB to pnr_save/detail_route.enc.dat/des3.v.bin in single-threaded mode...
% End Save netlist data ... (date=06/17 00:38:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1596.9M, current mem=1596.7M)
Saving symbol-table file ...
Saving congestion map file pnr_save/detail_route.enc.dat/des3.route.congmap.gz ...
% Begin Save AAE data ... (date=06/17 00:38:49, mem=1596.8M)
Saving AAE Data ...
% End Save AAE data ... (date=06/17 00:38:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1596.8M, current mem=1596.8M)
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'normal' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Type 'man IMPCTE-104' for more detail.
Saving preference file pnr_save/detail_route.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=06/17 00:38:49, mem=1597.0M)
Saving floorplan file ...
Convert 0 swires and 0 svias from compressed groups
% End Save floorplan data ... (date=06/17 00:38:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1597.0M, current mem=1597.0M)
Saving PG file pnr_save/detail_route.enc.dat/des3.pg.gz, version#2, (Created by Innovus v21.17-s075_1 on Tue Jun 17 00:38:49 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1969.8M) ***
Saving Drc markers ...
... 14 markers are saved ...
... 14 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=06/17 00:38:50, mem=1597.0M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=06/17 00:38:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1597.0M, current mem=1597.0M)
% Begin Save routing data ... (date=06/17 00:38:50, mem=1597.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1970.8M) ***
% End Save routing data ... (date=06/17 00:38:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1597.1M, current mem=1597.1M)
Saving property file pnr_save/detail_route.enc.dat/des3.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1973.8M) ***
#Saving pin access data to file pnr_save/detail_route.enc.dat/des3.apa ...
#
% Begin Save power constraints data ... (date=06/17 00:38:50, mem=1597.1M)
% End Save power constraints data ... (date=06/17 00:38:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1597.1M, current mem=1597.1M)
default
Generated self-contained design detail_route.enc.dat
#% End save design ... (date=06/17 00:38:53, total cpu=0:00:01.0, real=0:00:05.0, peak res=1627.8M, current mem=1597.7M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> setDelayCalMode -SIAware True
<CMD> timeDesign -postRoute -outDir pnr_reports/route_SI_timing
*** timeDesign #2 [begin] : totSession cpu/real = 0:00:38.2/0:00:51.4 (0.7), mem = 1984.9M
**WARN: (IMPOPT-7232):	"setOptMode -powerEffort low" overrides powerEffort from "setDesignMode -powerEffort none"
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'des3' of instances=429 and nets=1947 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design des3.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: default
extractDetailRC Option : -outfile /tmp/innovus_temp_3955556_hl279-cmp-00.egr.duke.edu_yl996_PZGrdJ/des3_3955556_hJfryY.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1988.9M)
Extracted 10.0617% (CPU Time= 0:00:00.1  MEM= 2037.2M)
Extracted 20.0584% (CPU Time= 0:00:00.1  MEM= 2061.2M)
Extracted 30.0552% (CPU Time= 0:00:00.1  MEM= 2061.2M)
Extracted 40.0519% (CPU Time= 0:00:00.1  MEM= 2061.2M)
Extracted 50.0487% (CPU Time= 0:00:00.1  MEM= 2061.2M)
Extracted 60.0454% (CPU Time= 0:00:00.1  MEM= 2061.2M)
Extracted 70.0422% (CPU Time= 0:00:00.1  MEM= 2061.2M)
Extracted 80.0389% (CPU Time= 0:00:00.1  MEM= 2061.2M)
Extracted 90.0357% (CPU Time= 0:00:00.2  MEM= 2061.2M)
Extracted 100% (CPU Time= 0:00:00.2  MEM= 2061.2M)
Number of Extracted Resistors     : 5983
Number of Extracted Ground Cap.   : 6482
Number of Extracted Coupling Cap. : 19224
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: default
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2045.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 2045.203M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: des3
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2025.48)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 628
AAE_INFO-618: Total number of nets in the design is 1947,  32.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2043.24 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2043.24 CPU=0:00:00.4 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2043.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2043.2M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1988.36)
Glitch Analysis: View worst -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View worst -- Total Number of Nets Analyzed = 628. 
Total number of fetched objects 628
AAE_INFO-618: Total number of nets in the design is 1947,  1.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2032.04 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2032.04 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:00:39.6 mem=2032.0M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default | Reg2Reg |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.172  |  0.172  |  0.260  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   128   |   128   |   128   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      7 (7)       |    -47     |     11 (11)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 25.997%
------------------------------------------------------------------
Reported timing to dir pnr_reports/route_SI_timing
Total CPU time: 1.68 sec
Total Real time: 3.0 sec
Total Memory Usage: 2006.359375 Mbytes
Reset AAE Options
*** timeDesign #2 [finish] : cpu/real = 0:00:01.7/0:00:03.3 (0.5), totSession cpu/real = 0:00:39.9/0:00:54.7 (0.7), mem = 2006.4M
<CMD> optDesign -postRoute -outDir pnr_reports/route_SI_opt.rpt
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1588.0M, totSessionCpu=0:00:40 **
optDesign: "postRoute" optimization is suspended as part of the "express" flowEffort.
<CMD> verify_drc -limit 10000000 -report pnr_reports/postOpt_drc_max1M.rpt
#-limit 10000000                         # int, default=10000000, user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report pnr_reports/postOpt_drc_max1M.rpt # string, default="", user setting
 *** Starting Verify DRC (MEM: 2006.4) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 11 Viols.

 Violation Summary By Layer and Type:

	       outOfDie    Short   Totals
	metal1        2        0        2
	metal2        2        3        5
	metal3        2        0        2
	metal4        2        0        2
	Totals        8        3       11

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 267.1M) ***

<CMD> timeDesign -postRoute -reportOnly -outDir pnr_reports/route_opt_timing
**WARN: (IMPOPT-3542):	Option '-postRoute' is ignored when used with '-reportOnly'. The two options used are not compatible. To avoid this message just use the '-reportOnly' option alone.
*** timeDesign #3 [begin] : totSession cpu/real = 0:00:40.0/0:00:54.8 (0.7), mem = 2273.4M
**WARN: (IMPOPT-7232):	"setOptMode -powerEffort low" overrides powerEffort from "setDesignMode -powerEffort none"
 Reset EOS DB
Ignoring AAE DB Resetting ...

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default | Reg2Reg |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.172  |  0.172  |  0.260  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   128   |   128   |   128   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      7 (7)       |    -47     |     11 (11)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 25.997%
------------------------------------------------------------------
Reported timing to dir pnr_reports/route_opt_timing
Total CPU time: 0.22 sec
Total Real time: 1.0 sec
Total Memory Usage: 2020.742188 Mbytes
Reset AAE Options
*** timeDesign #3 [finish] : cpu/real = 0:00:00.2/0:00:01.4 (0.2), totSession cpu/real = 0:00:40.2/0:00:56.1 (0.7), mem = 2020.7M
<CMD> report_timing -max_paths 100 -path_group Reg2Reg > pnr_reports/route_opt_timing.rpt.gz
<CMD> defOut pnr_out/route.def -routing
Writing DEF file 'pnr_out/route.def', current time is Tue Jun 17 00:38:58 2025 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'pnr_out/route.def' is written, current time is Tue Jun 17 00:38:58 2025 ...
<CMD> fit
<CMD> createSnapshot -dir pnr_out -name pnr_result
<CMD> set_default_switching_activity -input_activity 0.2 -seq_activity 0.1
'set_default_switching_activity' finished successfully.
<CMD> propagate_activity
clk(1000MHz) 
Starting Levelizing
2025-Jun-17 00:38:58 (2025-Jun-17 04:38:58 GMT)
2025-Jun-17 00:38:58 (2025-Jun-17 04:38:58 GMT): 10%
2025-Jun-17 00:38:58 (2025-Jun-17 04:38:58 GMT): 20%
2025-Jun-17 00:38:58 (2025-Jun-17 04:38:58 GMT): 30%
2025-Jun-17 00:38:58 (2025-Jun-17 04:38:58 GMT): 40%
2025-Jun-17 00:38:58 (2025-Jun-17 04:38:58 GMT): 50%
2025-Jun-17 00:38:58 (2025-Jun-17 04:38:58 GMT): 60%
2025-Jun-17 00:38:58 (2025-Jun-17 04:38:58 GMT): 70%
2025-Jun-17 00:38:58 (2025-Jun-17 04:38:58 GMT): 80%
2025-Jun-17 00:38:58 (2025-Jun-17 04:38:58 GMT): 90%

Finished Levelizing
2025-Jun-17 00:38:58 (2025-Jun-17 04:38:58 GMT)

Starting Activity Propagation
2025-Jun-17 00:38:58 (2025-Jun-17 04:38:58 GMT)
2025-Jun-17 00:38:58 (2025-Jun-17 04:38:58 GMT): 10%
2025-Jun-17 00:38:58 (2025-Jun-17 04:38:58 GMT): 20%
2025-Jun-17 00:38:58 (2025-Jun-17 04:38:58 GMT): 30%

Finished Activity Propagation
2025-Jun-17 00:38:58 (2025-Jun-17 04:38:58 GMT)
<CMD> set_power_output_dir pnr_reports/route_opt_power
<CMD> report_power -cap -pg_net -format=detailed -outfile design.rpt.gz
env CDS_WORKAREA is set to /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0
** WARN:  (VOLTUS_POWR-2017):   Report Generation : Unknown option -format=detailed to the report_power command.


Power Net Detected:
        Voltage	    Name
             0V	    VSS
          0.95V	    VDD
Using Power View: worst.

Begin Power Analysis

             0V	    VSS
          0.95V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1604.56MB/3374.22MB/1604.56MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1604.56MB/3374.22MB/1604.56MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1604.56MB/3374.22MB/1604.56MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Jun-17 00:38:58 (2025-Jun-17 04:38:58 GMT)
2025-Jun-17 00:38:58 (2025-Jun-17 04:38:58 GMT): 10%
2025-Jun-17 00:38:58 (2025-Jun-17 04:38:58 GMT): 20%

Finished Activity Propagation
2025-Jun-17 00:38:58 (2025-Jun-17 04:38:58 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1604.56MB/3374.22MB/1604.56MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Jun-17 00:38:58 (2025-Jun-17 04:38:58 GMT)
 ... Calculating switching power
2025-Jun-17 00:38:58 (2025-Jun-17 04:38:58 GMT): 10%
2025-Jun-17 00:38:58 (2025-Jun-17 04:38:58 GMT): 20%
2025-Jun-17 00:38:58 (2025-Jun-17 04:38:58 GMT): 30%
2025-Jun-17 00:38:58 (2025-Jun-17 04:38:58 GMT): 40%
2025-Jun-17 00:38:58 (2025-Jun-17 04:38:58 GMT): 50%
2025-Jun-17 00:38:58 (2025-Jun-17 04:38:58 GMT): 60%
 ... Calculating internal and leakage power
2025-Jun-17 00:38:58 (2025-Jun-17 04:38:58 GMT): 70%
2025-Jun-17 00:38:58 (2025-Jun-17 04:38:58 GMT): 80%
2025-Jun-17 00:38:58 (2025-Jun-17 04:38:58 GMT): 90%

Finished Calculating power
2025-Jun-17 00:38:58 (2025-Jun-17 04:38:58 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1604.94MB/3374.22MB/1604.94MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1604.94MB/3374.22MB/1604.94MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1604.94MB/3374.22MB/1604.94MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1604.94MB/3374.22MB/1604.94MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.58394117 	   71.5374%
Total Switching Power:       0.21736925 	   26.6294%
Total Leakage Power:         0.01496374 	    1.8332%
Total Power:                 0.81627416
-----------------------------------------------------------------------------------------
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1606.30MB/3374.22MB/1606.30MB)


Output file is pnr_reports/route_opt_power/design.rpt.gz.
<CMD> report_power -clock_network all -outfile clock.rpt.gz
env CDS_WORKAREA is set to /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0
Using Power View: worst.
Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1606.30MB/3374.22MB/1606.30MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.58394117 	   71.5374%
Total Switching Power:       0.21736925 	   26.6294%
Total Leakage Power:         0.01496374 	    1.8332%
Total Power:                 0.81627416
-----------------------------------------------------------------------------------------
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1606.30MB/3374.22MB/1606.30MB)


Output file is pnr_reports/route_opt_power/clock.rpt.gz.
<CMD> setExtractRCMode -engine postRoute -effortLevel low -coupled true -total_c_th 0.0
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'des3' of instances=429 and nets=1947 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design des3.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: default
extractDetailRC Option : -outfile /tmp/innovus_temp_3955556_hl279-cmp-00.egr.duke.edu_yl996_PZGrdJ/des3_3955556_hJfryY.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2015.7M)
Extracted 10.0617% (CPU Time= 0:00:00.2  MEM= 2064.1M)
Extracted 20.0584% (CPU Time= 0:00:00.2  MEM= 2088.1M)
Extracted 30.0552% (CPU Time= 0:00:00.2  MEM= 2088.1M)
Extracted 40.0519% (CPU Time= 0:00:00.2  MEM= 2088.1M)
Extracted 50.0487% (CPU Time= 0:00:00.2  MEM= 2088.1M)
Extracted 60.0454% (CPU Time= 0:00:00.2  MEM= 2088.1M)
Extracted 70.0422% (CPU Time= 0:00:00.2  MEM= 2088.1M)
Extracted 80.0389% (CPU Time= 0:00:00.2  MEM= 2088.1M)
Extracted 90.0357% (CPU Time= 0:00:00.2  MEM= 2088.1M)
Extracted 100% (CPU Time= 0:00:00.2  MEM= 2088.1M)
Number of Extracted Resistors     : 5983
Number of Extracted Ground Cap.   : 6482
Number of Extracted Coupling Cap. : 19224
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: default
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2064.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 2064.055M)
<CMD> rcOut -spef pnr_out/RC.spef.gz
RC Out has the following PVT Info:
   RC-typical 
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 2046.3M)
<CMD> summaryReport -outfile pnr_reports/route_summary.rpt
Start to collect the design information.
Build netlist information for Cell des3.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file pnr_reports/route_summary.rpt
<CMD> saveDesign pnr_save/route_opt.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=06/17 00:39:01, mem=1559.6M)
% Begin Save ccopt configuration ... (date=06/17 00:39:01, mem=1559.6M)
% End Save ccopt configuration ... (date=06/17 00:39:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1560.0M, current mem=1560.0M)
% Begin Save netlist data ... (date=06/17 00:39:01, mem=1560.0M)
Writing Binary DB to pnr_save/route_opt.enc.dat/des3.v.bin in single-threaded mode...
% End Save netlist data ... (date=06/17 00:39:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1560.0M, current mem=1560.0M)
Saving symbol-table file ...
Saving congestion map file pnr_save/route_opt.enc.dat/des3.route.congmap.gz ...
% Begin Save AAE data ... (date=06/17 00:39:02, mem=1560.2M)
Saving AAE Data ...
% End Save AAE data ... (date=06/17 00:39:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1560.2M, current mem=1560.2M)
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'normal' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Type 'man IMPCTE-104' for more detail.
Saving preference file pnr_save/route_opt.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=06/17 00:39:02, mem=1567.8M)
Saving floorplan file ...
Convert 0 swires and 0 svias from compressed groups
% End Save floorplan data ... (date=06/17 00:39:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1567.8M, current mem=1567.8M)
Saving PG file pnr_save/route_opt.enc.dat/des3.pg.gz, version#2, (Created by Innovus v21.17-s075_1 on Tue Jun 17 00:39:02 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1998.9M) ***
Saving Drc markers ...
... 14 markers are saved ...
... 14 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=06/17 00:39:03, mem=1567.8M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=06/17 00:39:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1567.8M, current mem=1567.8M)
% Begin Save routing data ... (date=06/17 00:39:03, mem=1567.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1998.9M) ***
% End Save routing data ... (date=06/17 00:39:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1567.9M, current mem=1567.9M)
Saving property file pnr_save/route_opt.enc.dat/des3.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2001.9M) ***
#Saving pin access data to file pnr_save/route_opt.enc.dat/des3.apa ...
#
% Begin Save power constraints data ... (date=06/17 00:39:03, mem=1567.9M)
% End Save power constraints data ... (date=06/17 00:39:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1567.9M, current mem=1567.9M)
default
Generated self-contained design route_opt.enc.dat
#% End save design ... (date=06/17 00:39:06, total cpu=0:00:01.0, real=0:00:05.0, peak res=1567.9M, current mem=1567.8M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
*** Message Summary: 1 warning(s), 0 error(s)


*** Memory Usage v#1 (Current mem = 1988.875M, initial mem = 494.906M) ***
*** Message Summary: 123 warning(s), 96866 error(s)

--- Ending "Innovus" (totcpu=0:00:42.1, real=0:01:10, mem=1988.9M) ---
