2013-03-27_12-47-46 ==> Run tests:  test1
2013-03-27_12-47-46 ==> Start  =========================================
2013-03-27_12-47-46 ==> Counters updated:
F1: Snap12 Links, FPGA logic/IO                   :      0       0
F2: Level-shifting Translator Bits, FPGA logic/IO :      0       0
F3: Block RAM, FPGA logic/IO                      :      0       0
F4a: Finisar - Rx SEU / Cannot-Write Reset        :      0       0
F4b: Finisar - Tx SEU / Cannot-Retrieve Reset     :      0       0
F5: Triple Voting, SEU Mitigation                 :      0       0
F7: Resend BRAMs                                  :      0       0
2013-03-27_12-47-46 ==> (Re)Initializing snap12 counters: 
    --> snap12_counts_last[0] =  0
    --> snap12_counts_last[1] =  0
    --> snap12_counts_last[2] =  0
    --> snap12_counts_last[3] =  0
    --> snap12_counts_last[4] =  0
    --> snap12_counts_last[5] =  0
    --> snap12_counts_last[6] =  0
    --> snap12_counts_last[7] =  0
2013-03-27_12-48-01 ***ERROR*** (F1e2) Change in snap12 error counters (ntry=0): 
    --> snap12_counts[0] =  0
    --> snap12_counts[1] =  1
    --> snap12_counts[2] =  0
    --> snap12_counts[3] =  0
    --> snap12_counts[4] =  0
    --> snap12_counts[5] =  0
    --> snap12_counts[6] =  0
    --> snap12_counts[7] =  0
2013-03-27_12-48-01 ==> Counters updated:
F1: Snap12 Links, FPGA logic/IO                   :      1       0
2013-03-27_12-48-01 ***ERROR*** (F1e2) Change in snap12 error counters (ntry=0): 
    --> snap12_counts[0] =  0
    --> snap12_counts[1] =  1
    --> snap12_counts[2] =  0
    --> snap12_counts[3] =  0
    --> snap12_counts[4] =  0
    --> snap12_counts[5] =  0
    --> snap12_counts[6] =  1
    --> snap12_counts[7] =  0
2013-03-27_12-48-01 ==> Counters updated:
F1: Snap12 Links, FPGA logic/IO                   :      2       0
2013-03-27_12-48-02 ***ERROR*** (F1e2) Change in snap12 error counters (ntry=0): 
    --> snap12_counts[0] =  0
    --> snap12_counts[1] =  1
    --> snap12_counts[2] =  0
    --> snap12_counts[3] =  1
    --> snap12_counts[4] =  0
    --> snap12_counts[5] =  0
    --> snap12_counts[6] =  1
    --> snap12_counts[7] =  0
2013-03-27_12-48-02 ==> Counters updated:
F1: Snap12 Links, FPGA logic/IO                   :      3       0
2013-03-27_12-48-03 ***ERROR*** (F1e2) Change in snap12 error counters (ntry=0): 
    --> snap12_counts[0] =  0
    --> snap12_counts[1] =  1
    --> snap12_counts[2] =  0
    --> snap12_counts[3] =  1
    --> snap12_counts[4] =  1
    --> snap12_counts[5] =  0
    --> snap12_counts[6] =  1
    --> snap12_counts[7] =  0
2013-03-27_12-48-03 ==> Counters updated:
F1: Snap12 Links, FPGA logic/IO                   :      4       0
2013-03-27_12-48-04 ***ERROR*** (F1e2) Change in snap12 error counters (ntry=0): 
    --> snap12_counts[0] =  0
    --> snap12_counts[1] =  1
    --> snap12_counts[2] =  0
    --> snap12_counts[3] =  1
    --> snap12_counts[4] =  1
    --> snap12_counts[5] =  1
    --> snap12_counts[6] =  1
    --> snap12_counts[7] =  0
2013-03-27_12-48-04 ==> Counters updated:
F1: Snap12 Links, FPGA logic/IO                   :      5       0
2013-03-27_12-48-05 ***ERROR*** (F1e2) Change in snap12 error counters (ntry=0): 
    --> snap12_counts[0] =  0
    --> snap12_counts[1] =  1
    --> snap12_counts[2] =  2
    --> snap12_counts[3] =  1
    --> snap12_counts[4] =  1
    --> snap12_counts[5] =  1
    --> snap12_counts[6] =  1
    --> snap12_counts[7] =  0
2013-03-27_12-48-05 ==> Counters updated:
F1: Snap12 Links, FPGA logic/IO                   :      6       0
2013-03-27_12-48-05 ***ERROR*** (F1e2) Change in snap12 error counters (ntry=0): 
    --> snap12_counts[0] =  0
    --> snap12_counts[1] =  1
    --> snap12_counts[2] =  2
    --> snap12_counts[3] =  1
    --> snap12_counts[4] =  1
    --> snap12_counts[5] =  2
    --> snap12_counts[6] =  1
    --> snap12_counts[7] =  0
2013-03-27_12-48-05 ==> Counters updated:
F1: Snap12 Links, FPGA logic/IO                   :      7       0
2013-03-27_12-48-06 ***ERROR*** (F1e2) Change in snap12 error counters (ntry=0): 
    --> snap12_counts[0] =  0
    --> snap12_counts[1] =  1
    --> snap12_counts[2] =  2
    --> snap12_counts[3] =  1
    --> snap12_counts[4] =  2
    --> snap12_counts[5] =  2
    --> snap12_counts[6] =  1
    --> snap12_counts[7] =  0
2013-03-27_12-48-06 ==> Counters updated:
F1: Snap12 Links, FPGA logic/IO                   :      8       0
2013-03-27_12-48-06 ***ERROR*** (F1e2) Change in snap12 error counters (ntry=0): 
    --> snap12_counts[0] =  0
    --> snap12_counts[1] =  1
    --> snap12_counts[2] =  2
    --> snap12_counts[3] =  1
    --> snap12_counts[4] =  2
    --> snap12_counts[5] =  2
    --> snap12_counts[6] =  2
    --> snap12_counts[7] =  0
2013-03-27_12-48-06 ==> Counters updated:
F1: Snap12 Links, FPGA logic/IO                   :      9       0
2013-03-27_12-48-07 ***ERROR*** (F1e2) Change in snap12 error counters (ntry=0): 
    --> snap12_counts[0] =  0
    --> snap12_counts[1] =  3
    --> snap12_counts[2] =  2
    --> snap12_counts[3] =  1
    --> snap12_counts[4] =  2
    --> snap12_counts[5] =  2
    --> snap12_counts[6] =  2
    --> snap12_counts[7] =  0
2013-03-27_12-48-07 ==> Counters updated:
F1: Snap12 Links, FPGA logic/IO                   :     10       0
2013-03-27_12-48-07 ***ERROR*** (F1e2) Change in snap12 error counters (ntry=0): 
    --> snap12_counts[0] =  0
    --> snap12_counts[1] =  3
    --> snap12_counts[2] =  2
    --> snap12_counts[3] =  1
    --> snap12_counts[4] =  3
    --> snap12_counts[5] =  2
    --> snap12_counts[6] =  2
    --> snap12_counts[7] =  0
2013-03-27_12-48-07 ==> Counters updated:
F1: Snap12 Links, FPGA logic/IO                   :     11       0
2013-03-27_12-48-08 ***ERROR*** (F1e2) Change in snap12 error counters (ntry=0): 
    --> snap12_counts[0] =  0
    --> snap12_counts[1] =  4
    --> snap12_counts[2] =  2
    --> snap12_counts[3] =  1
    --> snap12_counts[4] =  3
    --> snap12_counts[5] =  3
    --> snap12_counts[6] =  2
    --> snap12_counts[7] =  0
2013-03-27_12-48-08 ==> Counters updated:
F1: Snap12 Links, FPGA logic/IO                   :     12       0
2013-03-27_12-48-26 ***ERROR*** (F1e2) Change in snap12 error counters (ntry=0): 
    --> snap12_counts[0] =  0
    --> snap12_counts[1] =  4
    --> snap12_counts[2] =  2
    --> snap12_counts[3] =  1
    --> snap12_counts[4] =  3
    --> snap12_counts[5] =  4
    --> snap12_counts[6] =  2
    --> snap12_counts[7] =  0
2013-03-27_12-48-26 ==> Counters updated:
F1: Snap12 Links, FPGA logic/IO                   :     13       0
2013-03-27_12-48-27 ***ERROR*** (F1e2) Change in snap12 error counters (ntry=0): 
    --> snap12_counts[0] =  0
    --> snap12_counts[1] =  4
    --> snap12_counts[2] =  2
    --> snap12_counts[3] =  1
    --> snap12_counts[4] =  3
    --> snap12_counts[5] =  5
    --> snap12_counts[6] =  2
    --> snap12_counts[7] =  1
2013-03-27_12-48-27 ==> Counters updated:
F1: Snap12 Links, FPGA logic/IO                   :     14       0
2013-03-27_12-48-27 ***ERROR*** (F1e2) Change in snap12 error counters (ntry=0): 
    --> snap12_counts[0] =  0
    --> snap12_counts[1] =  4
    --> snap12_counts[2] =  2
    --> snap12_counts[3] =  2
    --> snap12_counts[4] =  3
    --> snap12_counts[5] =  5
    --> snap12_counts[6] =  3
    --> snap12_counts[7] =  1
2013-03-27_12-48-27 ==> Counters updated:
F1: Snap12 Links, FPGA logic/IO                   :     15       0
2013-03-27_12-48-28 ***ERROR*** (F1e2) Change in snap12 error counters (ntry=0): 
    --> snap12_counts[0] =  0
    --> snap12_counts[1] =  4
    --> snap12_counts[2] =  2
    --> snap12_counts[3] =  2
    --> snap12_counts[4] =  4
    --> snap12_counts[5] =  5
    --> snap12_counts[6] =  3
    --> snap12_counts[7] =  2
2013-03-27_12-48-28 ==> Counters updated:
F1: Snap12 Links, FPGA logic/IO                   :     16       0
2013-03-27_12-48-28 ***ERROR*** (F1e2) Change in snap12 error counters (ntry=0): 
    --> snap12_counts[0] =  0
    --> snap12_counts[1] =  4
    --> snap12_counts[2] =  2
    --> snap12_counts[3] =  3
    --> snap12_counts[4] =  4
    --> snap12_counts[5] =  5
    --> snap12_counts[6] =  3
    --> snap12_counts[7] =  3
2013-03-27_12-48-28 ==> Counters updated:
F1: Snap12 Links, FPGA logic/IO                   :     17       0
2013-03-27_12-48-29 ***ERROR*** (F1e2) Change in snap12 error counters (ntry=0): 
    --> snap12_counts[0] =  0
    --> snap12_counts[1] =  4
    --> snap12_counts[2] =  3
    --> snap12_counts[3] =  3
    --> snap12_counts[4] =  4
    --> snap12_counts[5] =  5
    --> snap12_counts[6] =  3
    --> snap12_counts[7] =  3
2013-03-27_12-48-29 ==> Counters updated:
F1: Snap12 Links, FPGA logic/IO                   :     18       0
2013-03-27_12-48-29 ***ERROR*** (F1e2) Change in snap12 error counters (ntry=0): 
    --> snap12_counts[0] =  0
    --> snap12_counts[1] =  4
    --> snap12_counts[2] =  3
    --> snap12_counts[3] =  3
    --> snap12_counts[4] =  4
    --> snap12_counts[5] =  5
    --> snap12_counts[6] =  4
    --> snap12_counts[7] =  3
2013-03-27_12-48-29 ==> Counters updated:
F1: Snap12 Links, FPGA logic/IO                   :     19       0
2013-03-27_12-48-29 ***ERROR*** (F1e2) Change in snap12 error counters (ntry=1): 
    --> snap12_counts[0] =  0
    --> snap12_counts[1] =  4
    --> snap12_counts[2] =  3
    --> snap12_counts[3] =  4
    --> snap12_counts[4] =  4
    --> snap12_counts[5] =  5
    --> snap12_counts[6] =  4
    --> snap12_counts[7] =  3
2013-03-27_12-48-42 ***ERROR*** (F1e2) Change in snap12 error counters (ntry=0): 
    --> snap12_counts[0] =  0
    --> snap12_counts[1] =  4
    --> snap12_counts[2] =  3
    --> snap12_counts[3] =  4
    --> snap12_counts[4] =  4
    --> snap12_counts[5] =  5
    --> snap12_counts[6] =  5
    --> snap12_counts[7] =  3
2013-03-27_12-48-42 ==> Counters updated:
F1: Snap12 Links, FPGA logic/IO                   :     20       0
2013-03-27_12-48-42 ***ERROR*** (F1e2) Change in snap12 error counters (ntry=0): 
    --> snap12_counts[0] =  0
    --> snap12_counts[1] =  5
    --> snap12_counts[2] =  3
    --> snap12_counts[3] =  4
    --> snap12_counts[4] =  4
    --> snap12_counts[5] =  6
    --> snap12_counts[6] =  5
    --> snap12_counts[7] =  3
2013-03-27_12-48-42 ==> Counters updated:
F1: Snap12 Links, FPGA logic/IO                   :     21       0
2013-03-27_12-48-43 ***ERROR*** (F1e2) Change in snap12 error counters (ntry=0): 
    --> snap12_counts[0] =  0
    --> snap12_counts[1] =  5
    --> snap12_counts[2] =  3
    --> snap12_counts[3] =  4
    --> snap12_counts[4] =  5
    --> snap12_counts[5] =  6
    --> snap12_counts[6] =  5
    --> snap12_counts[7] =  3
2013-03-27_12-48-43 ==> Counters updated:
F1: Snap12 Links, FPGA logic/IO                   :     22       0
2013-03-27_12-48-43 ***ERROR*** (F1e2) Change in snap12 error counters (ntry=0): 
    --> snap12_counts[0] =  0
    --> snap12_counts[1] =  6
    --> snap12_counts[2] =  3
    --> snap12_counts[3] =  4
    --> snap12_counts[4] =  5
    --> snap12_counts[5] =  6
    --> snap12_counts[6] =  5
    --> snap12_counts[7] =  3
2013-03-27_12-48-43 ==> Counters updated:
F1: Snap12 Links, FPGA logic/IO                   :     23       0
2013-03-27_12-48-44 ***ERROR*** (F1e2) Change in snap12 error counters (ntry=0): 
    --> snap12_counts[0] =  0
    --> snap12_counts[1] =  6
    --> snap12_counts[2] =  3
    --> snap12_counts[3] =  5
    --> snap12_counts[4] =  5
    --> snap12_counts[5] =  7
    --> snap12_counts[6] =  5
    --> snap12_counts[7] =  4
2013-03-27_12-48-44 ==> Counters updated:
F1: Snap12 Links, FPGA logic/IO                   :     24       0
2013-03-27_12-48-44 ***ERROR*** (F1e2) Change in snap12 error counters (ntry=0): 
    --> snap12_counts[0] =  0
    --> snap12_counts[1] =  6
    --> snap12_counts[2] =  4
    --> snap12_counts[3] =  5
    --> snap12_counts[4] =  5
    --> snap12_counts[5] =  7
    --> snap12_counts[6] =  5
    --> snap12_counts[7] =  4
2013-03-27_12-48-44 ==> Counters updated:
F1: Snap12 Links, FPGA logic/IO                   :     25       0
2013-03-27_12-48-45 ***ERROR*** (F1e2) Change in snap12 error counters (ntry=0): 
    --> snap12_counts[0] =  0
    --> snap12_counts[1] =  6
    --> snap12_counts[2] =  5
    --> snap12_counts[3] =  5
    --> snap12_counts[4] =  5
    --> snap12_counts[5] =  8
    --> snap12_counts[6] =  5
    --> snap12_counts[7] =  4
2013-03-27_12-48-45 ==> Counters updated:
F1: Snap12 Links, FPGA logic/IO                   :     26       0
2013-03-27_12-48-45 ***ERROR*** (F1e2) Change in snap12 error counters (ntry=0): 
    --> snap12_counts[0] =  0
    --> snap12_counts[1] =  6
    --> snap12_counts[2] =  5
    --> snap12_counts[3] =  6
    --> snap12_counts[4] =  5
    --> snap12_counts[5] =  8
    --> snap12_counts[6] =  5
    --> snap12_counts[7] =  5
2013-03-27_12-48-45 ==> Counters updated:
F1: Snap12 Links, FPGA logic/IO                   :     27       0
2013-03-27_12-48-46 ***ERROR*** (F1e2) Change in snap12 error counters (ntry=0): 
    --> snap12_counts[0] =  1
    --> snap12_counts[1] =  6
    --> snap12_counts[2] =  5
    --> snap12_counts[3] =  6
    --> snap12_counts[4] =  5
    --> snap12_counts[5] =  8
    --> snap12_counts[6] =  5
    --> snap12_counts[7] =  5
2013-03-27_12-48-46 ==> Counters updated:
F1: Snap12 Links, FPGA logic/IO                   :     28       0
2013-03-27_12-48-46 ***ERROR*** (F1e2) Change in snap12 error counters (ntry=0): 
    --> snap12_counts[0] =  1
    --> snap12_counts[1] =  6
    --> snap12_counts[2] =  5
    --> snap12_counts[3] =  6
    --> snap12_counts[4] =  6
    --> snap12_counts[5] =  8
    --> snap12_counts[6] =  5
    --> snap12_counts[7] =  6
2013-03-27_12-48-46 ==> Counters updated:
F1: Snap12 Links, FPGA logic/IO                   :     29       0
2013-03-27_12-48-47 ***ERROR*** (F1e2) Change in snap12 error counters (ntry=0): 
    --> snap12_counts[0] =  2
    --> snap12_counts[1] =  6
    --> snap12_counts[2] =  5
    --> snap12_counts[3] =  7
    --> snap12_counts[4] =  6
    --> snap12_counts[5] =  8
    --> snap12_counts[6] =  5
    --> snap12_counts[7] =  6
2013-03-27_12-48-47 ==> Counters updated:
F1: Snap12 Links, FPGA logic/IO                   :     30       0
2013-03-27_12-48-56 ==> Counters updated:
F1: Snap12 Links, FPGA logic/IO                   :     30       0
2013-03-27_12-48-56 ==> Stopped
2013-03-27_12-48-56 ==> FINAL SUMMARY:
 on? Test                                              :   #SEU  #Runaways
  *  F1: Snap12 Links, FPGA logic/IO                   :     30       0
     F2: Level-shifting Translator Bits, FPGA logic/IO :      0       0
     F3: Block RAM, FPGA logic/IO                      :      0       0
     F4a: Finisar - Rx SEU / Cannot-Write Reset        :      0       0
     F4b: Finisar - Tx SEU / Cannot-Retrieve Reset     :      0       0
     F5: Triple Voting, SEU Mitigation                 :      0       0
     F7: Resend BRAMs                                  :      0       0
