Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Apr 25 12:12:18 2025
| Host         : Aditya running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.025        0.000                      0                   74        0.268        0.000                      0                   74        3.000        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100MHz            {0.000 5.000}      10.000          100.000         
clk_gen/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                  6.025        0.000                      0                   74        0.268        0.000                      0                   74        4.500        0.000                       0                    51  
clk_gen/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_100MHz                              
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_100MHz          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :            0  Failing Endpoints,  Worst Slack        6.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 hex_refresh_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_refresh_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 0.704ns (20.211%)  route 2.779ns (79.789%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.620     5.128    clk_100MHz_IBUF_BUFG
    SLICE_X58Y85         FDRE                                         r  hex_refresh_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.456     5.584 r  hex_refresh_counter_reg[20]/Q
                         net (fo=2, routed)           1.273     6.857    hex_refresh_counter[20]
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.981 r  hex_refresh_counter[23]_i_6/O
                         net (fo=2, routed)           0.819     7.800    hex_refresh_counter[23]_i_6_n_0
    SLICE_X59Y83         LUT4 (Prop_lut4_I3_O)        0.124     7.924 r  hex_refresh_counter[23]_i_1/O
                         net (fo=32, routed)          0.687     8.611    latched_display_value
    SLICE_X58Y83         FDRE                                         r  hex_refresh_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.501    14.830    clk_100MHz_IBUF_BUFG
    SLICE_X58Y83         FDRE                                         r  hex_refresh_counter_reg[10]/C
                         clock pessimism              0.271    15.101    
                         clock uncertainty           -0.035    15.065    
    SLICE_X58Y83         FDRE (Setup_fdre_C_R)       -0.429    14.636    hex_refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -8.611    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 hex_refresh_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_refresh_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 0.704ns (20.211%)  route 2.779ns (79.789%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.620     5.128    clk_100MHz_IBUF_BUFG
    SLICE_X58Y85         FDRE                                         r  hex_refresh_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.456     5.584 r  hex_refresh_counter_reg[20]/Q
                         net (fo=2, routed)           1.273     6.857    hex_refresh_counter[20]
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.981 r  hex_refresh_counter[23]_i_6/O
                         net (fo=2, routed)           0.819     7.800    hex_refresh_counter[23]_i_6_n_0
    SLICE_X59Y83         LUT4 (Prop_lut4_I3_O)        0.124     7.924 r  hex_refresh_counter[23]_i_1/O
                         net (fo=32, routed)          0.687     8.611    latched_display_value
    SLICE_X58Y83         FDRE                                         r  hex_refresh_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.501    14.830    clk_100MHz_IBUF_BUFG
    SLICE_X58Y83         FDRE                                         r  hex_refresh_counter_reg[11]/C
                         clock pessimism              0.271    15.101    
                         clock uncertainty           -0.035    15.065    
    SLICE_X58Y83         FDRE (Setup_fdre_C_R)       -0.429    14.636    hex_refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -8.611    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 hex_refresh_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_refresh_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 0.704ns (20.211%)  route 2.779ns (79.789%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.620     5.128    clk_100MHz_IBUF_BUFG
    SLICE_X58Y85         FDRE                                         r  hex_refresh_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.456     5.584 r  hex_refresh_counter_reg[20]/Q
                         net (fo=2, routed)           1.273     6.857    hex_refresh_counter[20]
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.981 r  hex_refresh_counter[23]_i_6/O
                         net (fo=2, routed)           0.819     7.800    hex_refresh_counter[23]_i_6_n_0
    SLICE_X59Y83         LUT4 (Prop_lut4_I3_O)        0.124     7.924 r  hex_refresh_counter[23]_i_1/O
                         net (fo=32, routed)          0.687     8.611    latched_display_value
    SLICE_X58Y83         FDRE                                         r  hex_refresh_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.501    14.830    clk_100MHz_IBUF_BUFG
    SLICE_X58Y83         FDRE                                         r  hex_refresh_counter_reg[12]/C
                         clock pessimism              0.271    15.101    
                         clock uncertainty           -0.035    15.065    
    SLICE_X58Y83         FDRE (Setup_fdre_C_R)       -0.429    14.636    hex_refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -8.611    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 hex_refresh_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_refresh_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 0.704ns (20.211%)  route 2.779ns (79.789%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.620     5.128    clk_100MHz_IBUF_BUFG
    SLICE_X58Y85         FDRE                                         r  hex_refresh_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.456     5.584 r  hex_refresh_counter_reg[20]/Q
                         net (fo=2, routed)           1.273     6.857    hex_refresh_counter[20]
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.981 r  hex_refresh_counter[23]_i_6/O
                         net (fo=2, routed)           0.819     7.800    hex_refresh_counter[23]_i_6_n_0
    SLICE_X59Y83         LUT4 (Prop_lut4_I3_O)        0.124     7.924 r  hex_refresh_counter[23]_i_1/O
                         net (fo=32, routed)          0.687     8.611    latched_display_value
    SLICE_X58Y83         FDRE                                         r  hex_refresh_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.501    14.830    clk_100MHz_IBUF_BUFG
    SLICE_X58Y83         FDRE                                         r  hex_refresh_counter_reg[9]/C
                         clock pessimism              0.271    15.101    
                         clock uncertainty           -0.035    15.065    
    SLICE_X58Y83         FDRE (Setup_fdre_C_R)       -0.429    14.636    hex_refresh_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -8.611    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.049ns  (required time - arrival time)
  Source:                 hex_refresh_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_refresh_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 0.704ns (20.338%)  route 2.757ns (79.662%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.620     5.128    clk_100MHz_IBUF_BUFG
    SLICE_X58Y85         FDRE                                         r  hex_refresh_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.456     5.584 r  hex_refresh_counter_reg[20]/Q
                         net (fo=2, routed)           1.273     6.857    hex_refresh_counter[20]
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.981 r  hex_refresh_counter[23]_i_6/O
                         net (fo=2, routed)           0.819     7.800    hex_refresh_counter[23]_i_6_n_0
    SLICE_X59Y83         LUT4 (Prop_lut4_I3_O)        0.124     7.924 r  hex_refresh_counter[23]_i_1/O
                         net (fo=32, routed)          0.666     8.589    latched_display_value
    SLICE_X58Y86         FDRE                                         r  hex_refresh_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.503    14.832    clk_100MHz_IBUF_BUFG
    SLICE_X58Y86         FDRE                                         r  hex_refresh_counter_reg[21]/C
                         clock pessimism              0.271    15.103    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y86         FDRE (Setup_fdre_C_R)       -0.429    14.638    hex_refresh_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                  6.049    

Slack (MET) :             6.049ns  (required time - arrival time)
  Source:                 hex_refresh_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_refresh_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 0.704ns (20.338%)  route 2.757ns (79.662%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.620     5.128    clk_100MHz_IBUF_BUFG
    SLICE_X58Y85         FDRE                                         r  hex_refresh_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.456     5.584 r  hex_refresh_counter_reg[20]/Q
                         net (fo=2, routed)           1.273     6.857    hex_refresh_counter[20]
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.981 r  hex_refresh_counter[23]_i_6/O
                         net (fo=2, routed)           0.819     7.800    hex_refresh_counter[23]_i_6_n_0
    SLICE_X59Y83         LUT4 (Prop_lut4_I3_O)        0.124     7.924 r  hex_refresh_counter[23]_i_1/O
                         net (fo=32, routed)          0.666     8.589    latched_display_value
    SLICE_X58Y86         FDRE                                         r  hex_refresh_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.503    14.832    clk_100MHz_IBUF_BUFG
    SLICE_X58Y86         FDRE                                         r  hex_refresh_counter_reg[22]/C
                         clock pessimism              0.271    15.103    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y86         FDRE (Setup_fdre_C_R)       -0.429    14.638    hex_refresh_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                  6.049    

Slack (MET) :             6.049ns  (required time - arrival time)
  Source:                 hex_refresh_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_refresh_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 0.704ns (20.338%)  route 2.757ns (79.662%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.620     5.128    clk_100MHz_IBUF_BUFG
    SLICE_X58Y85         FDRE                                         r  hex_refresh_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.456     5.584 r  hex_refresh_counter_reg[20]/Q
                         net (fo=2, routed)           1.273     6.857    hex_refresh_counter[20]
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.981 r  hex_refresh_counter[23]_i_6/O
                         net (fo=2, routed)           0.819     7.800    hex_refresh_counter[23]_i_6_n_0
    SLICE_X59Y83         LUT4 (Prop_lut4_I3_O)        0.124     7.924 r  hex_refresh_counter[23]_i_1/O
                         net (fo=32, routed)          0.666     8.589    latched_display_value
    SLICE_X58Y86         FDRE                                         r  hex_refresh_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.503    14.832    clk_100MHz_IBUF_BUFG
    SLICE_X58Y86         FDRE                                         r  hex_refresh_counter_reg[23]/C
                         clock pessimism              0.271    15.103    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y86         FDRE (Setup_fdre_C_R)       -0.429    14.638    hex_refresh_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                  6.049    

Slack (MET) :             6.118ns  (required time - arrival time)
  Source:                 hex_refresh_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latched_display_value_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.704ns (19.496%)  route 2.907ns (80.504%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.620     5.128    clk_100MHz_IBUF_BUFG
    SLICE_X58Y85         FDRE                                         r  hex_refresh_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.456     5.584 r  hex_refresh_counter_reg[20]/Q
                         net (fo=2, routed)           1.273     6.857    hex_refresh_counter[20]
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.981 r  hex_refresh_counter[23]_i_6/O
                         net (fo=2, routed)           0.819     7.800    hex_refresh_counter[23]_i_6_n_0
    SLICE_X59Y83         LUT4 (Prop_lut4_I3_O)        0.124     7.924 r  hex_refresh_counter[23]_i_1/O
                         net (fo=32, routed)          0.815     8.739    latched_display_value
    SLICE_X59Y79         FDRE                                         r  latched_display_value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.497    14.826    clk_100MHz_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  latched_display_value_reg[0]/C
                         clock pessimism              0.271    15.097    
                         clock uncertainty           -0.035    15.061    
    SLICE_X59Y79         FDRE (Setup_fdre_C_CE)      -0.205    14.856    latched_display_value_reg[0]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -8.739    
  -------------------------------------------------------------------
                         slack                                  6.118    

Slack (MET) :             6.118ns  (required time - arrival time)
  Source:                 hex_refresh_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latched_display_value_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.704ns (19.496%)  route 2.907ns (80.504%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.620     5.128    clk_100MHz_IBUF_BUFG
    SLICE_X58Y85         FDRE                                         r  hex_refresh_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.456     5.584 r  hex_refresh_counter_reg[20]/Q
                         net (fo=2, routed)           1.273     6.857    hex_refresh_counter[20]
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.981 r  hex_refresh_counter[23]_i_6/O
                         net (fo=2, routed)           0.819     7.800    hex_refresh_counter[23]_i_6_n_0
    SLICE_X59Y83         LUT4 (Prop_lut4_I3_O)        0.124     7.924 r  hex_refresh_counter[23]_i_1/O
                         net (fo=32, routed)          0.815     8.739    latched_display_value
    SLICE_X59Y79         FDRE                                         r  latched_display_value_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.497    14.826    clk_100MHz_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  latched_display_value_reg[3]/C
                         clock pessimism              0.271    15.097    
                         clock uncertainty           -0.035    15.061    
    SLICE_X59Y79         FDRE (Setup_fdre_C_CE)      -0.205    14.856    latched_display_value_reg[3]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -8.739    
  -------------------------------------------------------------------
                         slack                                  6.118    

Slack (MET) :             6.118ns  (required time - arrival time)
  Source:                 hex_refresh_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latched_display_value_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.704ns (19.496%)  route 2.907ns (80.504%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.620     5.128    clk_100MHz_IBUF_BUFG
    SLICE_X58Y85         FDRE                                         r  hex_refresh_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.456     5.584 r  hex_refresh_counter_reg[20]/Q
                         net (fo=2, routed)           1.273     6.857    hex_refresh_counter[20]
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.981 r  hex_refresh_counter[23]_i_6/O
                         net (fo=2, routed)           0.819     7.800    hex_refresh_counter[23]_i_6_n_0
    SLICE_X59Y83         LUT4 (Prop_lut4_I3_O)        0.124     7.924 r  hex_refresh_counter[23]_i_1/O
                         net (fo=32, routed)          0.815     8.739    latched_display_value
    SLICE_X59Y79         FDRE                                         r  latched_display_value_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.497    14.826    clk_100MHz_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  latched_display_value_reg[5]/C
                         clock pessimism              0.271    15.097    
                         clock uncertainty           -0.035    15.061    
    SLICE_X59Y79         FDRE (Setup_fdre_C_CE)      -0.205    14.856    latched_display_value_reg[5]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -8.739    
  -------------------------------------------------------------------
                         slack                                  6.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 hex_pixel/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_pixel/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.583     1.451    hex_pixel/clk_100MHz
    SLICE_X62Y78         FDRE                                         r  hex_pixel/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.141     1.592 r  hex_pixel/counter_reg[10]/Q
                         net (fo=1, routed)           0.121     1.714    hex_pixel/counter_reg_n_0_[10]
    SLICE_X62Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.825 r  hex_pixel/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.825    hex_pixel/counter_reg[8]_i_1_n_5
    SLICE_X62Y78         FDRE                                         r  hex_pixel/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.851     1.965    hex_pixel/clk_100MHz
    SLICE_X62Y78         FDRE                                         r  hex_pixel/counter_reg[10]/C
                         clock pessimism             -0.514     1.451    
    SLICE_X62Y78         FDRE (Hold_fdre_C_D)         0.105     1.556    hex_pixel/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 hex_pixel/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_pixel/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.584     1.452    hex_pixel/clk_100MHz
    SLICE_X62Y79         FDRE                                         r  hex_pixel/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  hex_pixel/counter_reg[14]/Q
                         net (fo=1, routed)           0.121     1.715    hex_pixel/counter_reg_n_0_[14]
    SLICE_X62Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.826 r  hex_pixel/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.826    hex_pixel/counter_reg[12]_i_1_n_5
    SLICE_X62Y79         FDRE                                         r  hex_pixel/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.852     1.966    hex_pixel/clk_100MHz
    SLICE_X62Y79         FDRE                                         r  hex_pixel/counter_reg[14]/C
                         clock pessimism             -0.514     1.452    
    SLICE_X62Y79         FDRE (Hold_fdre_C_D)         0.105     1.557    hex_pixel/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 hex_pixel/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_pixel/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.581     1.449    hex_pixel/clk_100MHz
    SLICE_X62Y76         FDRE                                         r  hex_pixel/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  hex_pixel/counter_reg[2]/Q
                         net (fo=1, routed)           0.121     1.712    hex_pixel/counter_reg_n_0_[2]
    SLICE_X62Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.823 r  hex_pixel/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.823    hex_pixel/counter_reg[0]_i_1_n_5
    SLICE_X62Y76         FDRE                                         r  hex_pixel/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.848     1.962    hex_pixel/clk_100MHz
    SLICE_X62Y76         FDRE                                         r  hex_pixel/counter_reg[2]/C
                         clock pessimism             -0.513     1.449    
    SLICE_X62Y76         FDRE (Hold_fdre_C_D)         0.105     1.554    hex_pixel/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 hex_pixel/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_pixel/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.583     1.451    hex_pixel/clk_100MHz
    SLICE_X62Y77         FDRE                                         r  hex_pixel/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.141     1.592 r  hex_pixel/counter_reg[6]/Q
                         net (fo=1, routed)           0.121     1.714    hex_pixel/counter_reg_n_0_[6]
    SLICE_X62Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.825 r  hex_pixel/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.825    hex_pixel/counter_reg[4]_i_1_n_5
    SLICE_X62Y77         FDRE                                         r  hex_pixel/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.850     1.964    hex_pixel/clk_100MHz
    SLICE_X62Y77         FDRE                                         r  hex_pixel/counter_reg[6]/C
                         clock pessimism             -0.513     1.451    
    SLICE_X62Y77         FDRE (Hold_fdre_C_D)         0.105     1.556    hex_pixel/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 hex_refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_refresh_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.585     1.453    clk_100MHz_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  hex_refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.141     1.594 f  hex_refresh_counter_reg[0]/Q
                         net (fo=3, routed)           0.178     1.772    hex_refresh_counter[0]
    SLICE_X59Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.817 r  hex_refresh_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.817    p_1_in[0]
    SLICE_X59Y81         FDRE                                         r  hex_refresh_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.853     1.966    clk_100MHz_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  hex_refresh_counter_reg[0]/C
                         clock pessimism             -0.513     1.453    
    SLICE_X59Y81         FDRE (Hold_fdre_C_D)         0.091     1.544    hex_refresh_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 latched_display_value_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latched_display_value_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.587     1.455    clk_100MHz_IBUF_BUFG
    SLICE_X59Y83         FDRE                                         r  latched_display_value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.141     1.596 r  latched_display_value_reg[15]/Q
                         net (fo=9, routed)           0.180     1.777    latched_display_value_reg_n_0_[15]
    SLICE_X59Y83         LUT5 (Prop_lut5_I4_O)        0.045     1.822 r  latched_display_value[15]_i_1/O
                         net (fo=1, routed)           0.000     1.822    latched_display_value[15]_i_1_n_0
    SLICE_X59Y83         FDRE                                         r  latched_display_value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.855     1.968    clk_100MHz_IBUF_BUFG
    SLICE_X59Y83         FDRE                                         r  latched_display_value_reg[15]/C
                         clock pessimism             -0.513     1.455    
    SLICE_X59Y83         FDRE (Hold_fdre_C_D)         0.091     1.546    latched_display_value_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 hex_refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.587     1.455    clk_100MHz_IBUF_BUFG
    SLICE_X58Y83         FDRE                                         r  hex_refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.141     1.596 r  hex_refresh_counter_reg[11]/Q
                         net (fo=2, routed)           0.133     1.729    hex_refresh_counter[11]
    SLICE_X58Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.840 r  hex_refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.840    p_1_in[11]
    SLICE_X58Y83         FDRE                                         r  hex_refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.855     1.968    clk_100MHz_IBUF_BUFG
    SLICE_X58Y83         FDRE                                         r  hex_refresh_counter_reg[11]/C
                         clock pessimism             -0.513     1.455    
    SLICE_X58Y83         FDRE (Hold_fdre_C_D)         0.105     1.560    hex_refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 hex_refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.585     1.453    clk_100MHz_IBUF_BUFG
    SLICE_X58Y81         FDRE                                         r  hex_refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDRE (Prop_fdre_C_Q)         0.141     1.594 r  hex_refresh_counter_reg[3]/Q
                         net (fo=2, routed)           0.133     1.727    hex_refresh_counter[3]
    SLICE_X58Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.838 r  hex_refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.838    p_1_in[3]
    SLICE_X58Y81         FDRE                                         r  hex_refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.853     1.966    clk_100MHz_IBUF_BUFG
    SLICE_X58Y81         FDRE                                         r  hex_refresh_counter_reg[3]/C
                         clock pessimism             -0.513     1.453    
    SLICE_X58Y81         FDRE (Hold_fdre_C_D)         0.105     1.558    hex_refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 hex_refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.588     1.456    clk_100MHz_IBUF_BUFG
    SLICE_X58Y84         FDRE                                         r  hex_refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  hex_refresh_counter_reg[15]/Q
                         net (fo=2, routed)           0.133     1.730    hex_refresh_counter[15]
    SLICE_X58Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.841 r  hex_refresh_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.841    p_1_in[15]
    SLICE_X58Y84         FDRE                                         r  hex_refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.855     1.969    clk_100MHz_IBUF_BUFG
    SLICE_X58Y84         FDRE                                         r  hex_refresh_counter_reg[15]/C
                         clock pessimism             -0.513     1.456    
    SLICE_X58Y84         FDRE (Hold_fdre_C_D)         0.105     1.561    hex_refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 hex_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_refresh_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.588     1.456    clk_100MHz_IBUF_BUFG
    SLICE_X58Y85         FDRE                                         r  hex_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  hex_refresh_counter_reg[19]/Q
                         net (fo=2, routed)           0.133     1.730    hex_refresh_counter[19]
    SLICE_X58Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.841 r  hex_refresh_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.841    p_1_in[19]
    SLICE_X58Y85         FDRE                                         r  hex_refresh_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.856     1.970    clk_100MHz_IBUF_BUFG
    SLICE_X58Y85         FDRE                                         r  hex_refresh_counter_reg[19]/C
                         clock pessimism             -0.514     1.456    
    SLICE_X58Y85         FDRE (Hold_fdre_C_D)         0.105     1.561    hex_refresh_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y81   hex_refresh_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y83   hex_refresh_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y83   hex_refresh_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y83   hex_refresh_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y84   hex_refresh_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y84   hex_refresh_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y84   hex_refresh_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y84   hex_refresh_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y85   hex_refresh_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y81   hex_refresh_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y81   hex_refresh_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y83   hex_refresh_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y83   hex_refresh_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y83   hex_refresh_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y83   hex_refresh_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y83   hex_refresh_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y83   hex_refresh_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y84   hex_refresh_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y84   hex_refresh_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y81   hex_refresh_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y81   hex_refresh_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y83   hex_refresh_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y83   hex_refresh_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y83   hex_refresh_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y83   hex_refresh_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y83   hex_refresh_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y83   hex_refresh_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y84   hex_refresh_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y84   hex_refresh_counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_gen/inst/clk_in1
  To Clock:  clk_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_gen/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100MHz
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 latched_display_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.424ns  (logic 3.907ns (52.626%)  route 3.517ns (47.374%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.612     5.120    clk_100MHz_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  latched_display_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  latched_display_value_reg[3]/Q
                         net (fo=7, routed)           1.296     6.872    hex_pixel/Q[3]
    SLICE_X61Y82         LUT6 (Prop_lut6_I3_O)        0.124     6.996 r  hex_pixel/hex_seg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.996    hex_pixel/hex_seg_OBUF[3]_inst_i_3_n_0
    SLICE_X61Y82         MUXF7 (Prop_muxf7_I1_O)      0.245     7.241 r  hex_pixel/hex_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.221     9.462    hex_seg_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         3.082    12.543 r  hex_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.543    hex_seg[3]
    C5                                                                r  hex_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 latched_display_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.356ns  (logic 3.945ns (53.628%)  route 3.411ns (46.372%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.613     5.121    clk_100MHz_IBUF_BUFG
    SLICE_X60Y80         FDRE                                         r  latched_display_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  latched_display_value_reg[2]/Q
                         net (fo=7, routed)           1.320     6.959    hex_pixel/Q[2]
    SLICE_X60Y82         LUT5 (Prop_lut5_I2_O)        0.124     7.083 r  hex_pixel/hex_seg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.083    hex_pixel/hex_seg_OBUF[4]_inst_i_3_n_0
    SLICE_X60Y82         MUXF7 (Prop_muxf7_I1_O)      0.214     7.297 r  hex_pixel/hex_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.091     9.388    hex_seg_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         3.089    12.476 r  hex_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.476    hex_seg[4]
    D7                                                                r  hex_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.205ns  (logic 3.480ns (48.304%)  route 3.725ns (51.696%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.613     5.121    hex_pixel/clk_100MHz
    SLICE_X62Y79         FDRE                                         r  hex_pixel/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.456     5.577 f  hex_pixel/counter_reg[15]/Q
                         net (fo=12, routed)          1.020     6.596    hex_pixel/p_0_in[0]
    SLICE_X64Y79         LUT2 (Prop_lut2_I1_O)        0.124     6.720 r  hex_pixel/hex_grid_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.705     9.426    hex_grid_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         2.900    12.326 r  hex_grid_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.326    hex_grid[1]
    H6                                                                r  hex_grid[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 latched_display_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.206ns  (logic 3.872ns (53.727%)  route 3.335ns (46.273%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.612     5.120    clk_100MHz_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  latched_display_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  latched_display_value_reg[0]/Q
                         net (fo=7, routed)           1.293     6.869    hex_pixel/Q[0]
    SLICE_X62Y82         LUT5 (Prop_lut5_I1_O)        0.124     6.993 r  hex_pixel/hex_seg_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.993    hex_pixel/hex_seg_OBUF[0]_inst_i_3_n_0
    SLICE_X62Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     7.210 r  hex_pixel/hex_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.042     9.251    hex_seg_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         3.075    12.326 r  hex_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.326    hex_seg[0]
    E6                                                                r  hex_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.138ns  (logic 3.739ns (52.386%)  route 3.399ns (47.614%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.614     5.122    hex_pixel/clk_100MHz
    SLICE_X62Y80         FDRE                                         r  hex_pixel/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.456     5.578 r  hex_pixel/counter_reg[16]/Q
                         net (fo=19, routed)          0.828     6.406    hex_pixel/p_0_in[1]
    SLICE_X64Y79         LUT2 (Prop_lut2_I0_O)        0.152     6.558 r  hex_pixel/hex_grid_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.571     9.128    hex_grid_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         3.131    12.260 r  hex_grid_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.260    hex_grid[0]
    G6                                                                r  hex_grid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 latched_display_value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.086ns  (logic 3.897ns (54.993%)  route 3.189ns (45.007%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.612     5.120    clk_100MHz_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  latched_display_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  latched_display_value_reg[5]/Q
                         net (fo=7, routed)           1.181     6.757    hex_pixel/Q[5]
    SLICE_X62Y82         LUT5 (Prop_lut5_I1_O)        0.124     6.881 r  hex_pixel/hex_seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.881    hex_pixel/hex_seg_OBUF[5]_inst_i_2_n_0
    SLICE_X62Y82         MUXF7 (Prop_muxf7_I0_O)      0.238     7.119 r  hex_pixel/hex_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.008     9.127    hex_seg_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         3.079    12.206 r  hex_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.206    hex_seg[5]
    D6                                                                r  hex_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 latched_display_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.038ns  (logic 3.889ns (55.265%)  route 3.148ns (44.735%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.612     5.120    clk_100MHz_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  latched_display_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  latched_display_value_reg[0]/Q
                         net (fo=7, routed)           1.284     6.859    hex_pixel/Q[0]
    SLICE_X63Y82         LUT6 (Prop_lut6_I1_O)        0.124     6.983 r  hex_pixel/hex_seg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.983    hex_pixel/hex_seg_OBUF[1]_inst_i_3_n_0
    SLICE_X63Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     7.200 r  hex_pixel/hex_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.865     9.065    hex_seg_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.092    12.157 r  hex_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.157    hex_seg[1]
    B4                                                                r  hex_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.813ns  (logic 3.876ns (56.895%)  route 2.937ns (43.105%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.614     5.122    hex_pixel/clk_100MHz
    SLICE_X62Y80         FDRE                                         r  hex_pixel/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.456     5.578 r  hex_pixel/counter_reg[16]/Q
                         net (fo=19, routed)          1.069     6.647    hex_pixel/p_0_in[1]
    SLICE_X61Y82         LUT6 (Prop_lut6_I4_O)        0.124     6.771 r  hex_pixel/hex_seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.771    hex_pixel/hex_seg_OBUF[2]_inst_i_2_n_0
    SLICE_X61Y82         MUXF7 (Prop_muxf7_I0_O)      0.212     6.983 r  hex_pixel/hex_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.867     8.850    hex_seg_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         3.084    11.934 r  hex_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.934    hex_seg[2]
    D5                                                                r  hex_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 latched_display_value_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.809ns  (logic 3.906ns (57.370%)  route 2.903ns (42.630%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.617     5.125    clk_100MHz_IBUF_BUFG
    SLICE_X59Y83         FDRE                                         r  latched_display_value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.456     5.581 f  latched_display_value_reg[15]/Q
                         net (fo=9, routed)           1.172     6.753    hex_pixel/hex_seg_OBUF[3]_inst_i_1_0
    SLICE_X63Y82         LUT6 (Prop_lut6_I5_O)        0.124     6.877 r  hex_pixel/hex_seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.877    hex_pixel/hex_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X63Y82         MUXF7 (Prop_muxf7_I0_O)      0.238     7.115 r  hex_pixel/hex_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.731     8.846    hex_seg_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         3.088    11.934 r  hex_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.934    hex_seg[6]
    C4                                                                r  hex_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.454ns  (logic 3.717ns (57.601%)  route 2.736ns (42.399%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.613     5.121    hex_pixel/clk_100MHz
    SLICE_X62Y79         FDRE                                         r  hex_pixel/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  hex_pixel/counter_reg[15]/Q
                         net (fo=12, routed)          1.020     6.596    hex_pixel/p_0_in[0]
    SLICE_X64Y79         LUT2 (Prop_lut2_I0_O)        0.146     6.742 r  hex_pixel/hex_grid_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.717     8.459    hex_grid_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         3.115    11.575 r  hex_grid_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.575    hex_grid[2]
    C3                                                                r  hex_grid[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hex_pixel/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.366ns (68.635%)  route 0.624ns (31.365%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.584     1.452    hex_pixel/clk_100MHz
    SLICE_X62Y79         FDRE                                         r  hex_pixel/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141     1.593 f  hex_pixel/counter_reg[15]/Q
                         net (fo=12, routed)          0.220     1.814    hex_pixel/p_0_in[0]
    SLICE_X64Y79         LUT2 (Prop_lut2_I1_O)        0.045     1.859 r  hex_pixel/hex_grid_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.404     2.263    hex_grid_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         1.180     3.443 r  hex_grid_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.443    hex_grid[3]
    B3                                                                r  hex_grid[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.053ns  (logic 1.475ns (71.857%)  route 0.578ns (28.143%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.584     1.452    hex_pixel/clk_100MHz
    SLICE_X62Y79         FDRE                                         r  hex_pixel/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  hex_pixel/counter_reg[15]/Q
                         net (fo=12, routed)          0.206     1.800    hex_pixel/p_0_in[0]
    SLICE_X63Y82         MUXF7 (Prop_muxf7_S_O)       0.093     1.893 r  hex_pixel/hex_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.372     2.264    hex_seg_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         1.241     3.505 r  hex_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.505    hex_seg[6]
    C4                                                                r  hex_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 latched_display_value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.075ns  (logic 1.484ns (71.510%)  route 0.591ns (28.490%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.583     1.451    clk_100MHz_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  latched_display_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.141     1.592 r  latched_display_value_reg[5]/Q
                         net (fo=7, routed)           0.183     1.775    hex_pixel/Q[5]
    SLICE_X61Y82         LUT6 (Prop_lut6_I1_O)        0.045     1.820 r  hex_pixel/hex_seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.820    hex_pixel/hex_seg_OBUF[2]_inst_i_2_n_0
    SLICE_X61Y82         MUXF7 (Prop_muxf7_I0_O)      0.062     1.882 r  hex_pixel/hex_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.408     2.291    hex_seg_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         1.236     3.527 r  hex_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.527    hex_seg[2]
    D5                                                                r  hex_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.087ns  (logic 1.426ns (68.345%)  route 0.661ns (31.655%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.585     1.453    hex_pixel/clk_100MHz
    SLICE_X62Y80         FDRE                                         r  hex_pixel/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.141     1.594 f  hex_pixel/counter_reg[16]/Q
                         net (fo=19, routed)          0.299     1.893    hex_pixel/p_0_in[1]
    SLICE_X64Y79         LUT2 (Prop_lut2_I1_O)        0.044     1.937 r  hex_pixel/hex_grid_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.362     2.299    hex_grid_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         1.241     3.540 r  hex_grid_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.540    hex_grid[2]
    C3                                                                r  hex_grid[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.139ns  (logic 1.470ns (68.723%)  route 0.669ns (31.277%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.584     1.452    hex_pixel/clk_100MHz
    SLICE_X62Y79         FDRE                                         r  hex_pixel/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  hex_pixel/counter_reg[15]/Q
                         net (fo=12, routed)          0.267     1.860    hex_pixel/p_0_in[0]
    SLICE_X63Y82         MUXF7 (Prop_muxf7_S_O)       0.085     1.945 r  hex_pixel/hex_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.403     2.347    hex_seg_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.244     3.592 r  hex_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.592    hex_seg[1]
    B4                                                                r  hex_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 latched_display_value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.184ns  (logic 1.491ns (68.260%)  route 0.693ns (31.740%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.583     1.451    clk_100MHz_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  latched_display_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.141     1.592 f  latched_display_value_reg[5]/Q
                         net (fo=7, routed)           0.187     1.779    hex_pixel/Q[5]
    SLICE_X60Y82         LUT5 (Prop_lut5_I3_O)        0.045     1.824 r  hex_pixel/hex_seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.824    hex_pixel/hex_seg_OBUF[4]_inst_i_2_n_0
    SLICE_X60Y82         MUXF7 (Prop_muxf7_I0_O)      0.062     1.886 r  hex_pixel/hex_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.506     2.392    hex_seg_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         1.243     3.635 r  hex_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.635    hex_seg[4]
    D7                                                                r  hex_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 latched_display_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.188ns  (logic 1.489ns (68.038%)  route 0.699ns (31.962%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.588     1.456    clk_100MHz_IBUF_BUFG
    SLICE_X59Y84         FDRE                                         r  latched_display_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  latched_display_value_reg[4]/Q
                         net (fo=7, routed)           0.238     1.836    hex_pixel/Q[4]
    SLICE_X62Y82         LUT5 (Prop_lut5_I2_O)        0.045     1.881 r  hex_pixel/hex_seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.881    hex_pixel/hex_seg_OBUF[5]_inst_i_2_n_0
    SLICE_X62Y82         MUXF7 (Prop_muxf7_I0_O)      0.071     1.952 r  hex_pixel/hex_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.461     2.413    hex_seg_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         1.232     3.644 r  hex_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.644    hex_seg[5]
    D6                                                                r  hex_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 latched_display_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.226ns  (logic 1.501ns (67.420%)  route 0.725ns (32.580%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.583     1.451    clk_100MHz_IBUF_BUFG
    SLICE_X60Y79         FDRE                                         r  latched_display_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDRE (Prop_fdre_C_Q)         0.164     1.615 r  latched_display_value_reg[1]/Q
                         net (fo=7, routed)           0.236     1.851    hex_pixel/Q[1]
    SLICE_X62Y82         LUT5 (Prop_lut5_I2_O)        0.045     1.896 r  hex_pixel/hex_seg_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.896    hex_pixel/hex_seg_OBUF[0]_inst_i_3_n_0
    SLICE_X62Y82         MUXF7 (Prop_muxf7_I1_O)      0.065     1.961 r  hex_pixel/hex_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.490     2.451    hex_seg_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         1.227     3.677 r  hex_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.677    hex_seg[0]
    E6                                                                r  hex_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 latched_display_value_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.241ns  (logic 1.492ns (66.561%)  route 0.749ns (33.439%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.587     1.455    clk_100MHz_IBUF_BUFG
    SLICE_X59Y83         FDRE                                         r  latched_display_value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.141     1.596 r  latched_display_value_reg[15]/Q
                         net (fo=9, routed)           0.188     1.785    hex_pixel/hex_seg_OBUF[3]_inst_i_1_0
    SLICE_X61Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.830 r  hex_pixel/hex_seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.830    hex_pixel/hex_seg_OBUF[3]_inst_i_2_n_0
    SLICE_X61Y82         MUXF7 (Prop_muxf7_I0_O)      0.071     1.901 r  hex_pixel/hex_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.561     2.462    hex_seg_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         1.235     3.697 r  hex_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.697    hex_seg[3]
    C5                                                                r  hex_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.394ns  (logic 1.432ns (59.827%)  route 0.962ns (40.173%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.584     1.452    hex_pixel/clk_100MHz
    SLICE_X62Y79         FDRE                                         r  hex_pixel/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  hex_pixel/counter_reg[15]/Q
                         net (fo=12, routed)          0.220     1.814    hex_pixel/p_0_in[0]
    SLICE_X64Y79         LUT2 (Prop_lut2_I1_O)        0.047     1.861 r  hex_pixel/hex_grid_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.742     2.602    hex_grid_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         1.244     3.846 r  hex_grid_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.846    hex_grid[0]
    G6                                                                r  hex_grid[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.179ns  (logic 3.593ns (43.927%)  route 4.586ns (56.073%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.575    21.575    clk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    18.243 f  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    19.904    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.000 f  clk_gen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.925    22.925    xclk_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.497    26.421 f  xclk_OBUF_inst/O
                         net (fo=0)                   0.000    26.421    xclk
    K16                                                               f  xclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.454ns  (logic 1.224ns (49.869%)  route 1.230ns (50.131%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.549     0.549    clk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.744     0.744    xclk_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.198     1.942 r  xclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.942    xclk
    K16                                                               r  xclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.000 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.575     6.575    clk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    clk_gen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.000 f  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    clk_gen/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.549     0.549    clk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    clk_gen/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100MHz

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data[6]
                            (input port)
  Destination:            latched_display_value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.505ns  (logic 1.487ns (27.004%)  route 4.018ns (72.996%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  data[6] (IN)
                         net (fo=0)                   0.000     0.000    data[6]
    C12                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  data_IBUF[6]_inst/O
                         net (fo=1, routed)           4.018     5.505    data_IBUF[6]
    SLICE_X60Y84         FDRE                                         r  latched_display_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.502     4.831    clk_100MHz_IBUF_BUFG
    SLICE_X60Y84         FDRE                                         r  latched_display_value_reg[6]/C

Slack:                    inf
  Source:                 data[4]
                            (input port)
  Destination:            latched_display_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.128ns  (logic 1.483ns (28.927%)  route 3.645ns (71.073%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  data[4] (IN)
                         net (fo=0)                   0.000     0.000    data[4]
    C11                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  data_IBUF[4]_inst/O
                         net (fo=1, routed)           3.645     5.128    data_IBUF[4]
    SLICE_X59Y84         FDRE                                         r  latched_display_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.502     4.831    clk_100MHz_IBUF_BUFG
    SLICE_X59Y84         FDRE                                         r  latched_display_value_reg[4]/C

Slack:                    inf
  Source:                 data[3]
                            (input port)
  Destination:            latched_display_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.801ns  (logic 1.473ns (30.674%)  route 3.328ns (69.326%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  data[3] (IN)
                         net (fo=0)                   0.000     0.000    data[3]
    H16                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  data_IBUF[3]_inst/O
                         net (fo=1, routed)           3.328     4.801    data_IBUF[3]
    SLICE_X59Y79         FDRE                                         r  latched_display_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.497     4.826    clk_100MHz_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  latched_display_value_reg[3]/C

Slack:                    inf
  Source:                 data[5]
                            (input port)
  Destination:            latched_display_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.737ns  (logic 1.464ns (30.903%)  route 3.273ns (69.097%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  data[5] (IN)
                         net (fo=0)                   0.000     0.000    data[5]
    G18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  data_IBUF[5]_inst/O
                         net (fo=1, routed)           3.273     4.737    data_IBUF[5]
    SLICE_X59Y79         FDRE                                         r  latched_display_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.497     4.826    clk_100MHz_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  latched_display_value_reg[5]/C

Slack:                    inf
  Source:                 data[7]
                            (input port)
  Destination:            latched_display_value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.719ns  (logic 1.473ns (31.225%)  route 3.245ns (68.775%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  data[7] (IN)
                         net (fo=0)                   0.000     0.000    data[7]
    H17                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  data_IBUF[7]_inst/O
                         net (fo=1, routed)           3.245     4.719    data_IBUF[7]
    SLICE_X59Y79         FDRE                                         r  latched_display_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.497     4.826    clk_100MHz_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  latched_display_value_reg[7]/C

Slack:                    inf
  Source:                 data[1]
                            (input port)
  Destination:            latched_display_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.693ns  (logic 1.461ns (31.127%)  route 3.232ns (68.873%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  data[1] (IN)
                         net (fo=0)                   0.000     0.000    data[1]
    H18                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  data_IBUF[1]_inst/O
                         net (fo=1, routed)           3.232     4.693    data_IBUF[1]
    SLICE_X60Y79         FDRE                                         r  latched_display_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.497     4.826    clk_100MHz_IBUF_BUFG
    SLICE_X60Y79         FDRE                                         r  latched_display_value_reg[1]/C

Slack:                    inf
  Source:                 data[2]
                            (input port)
  Destination:            latched_display_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.192ns  (logic 1.477ns (35.230%)  route 2.715ns (64.770%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  data[2] (IN)
                         net (fo=0)                   0.000     0.000    data[2]
    E16                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  data_IBUF[2]_inst/O
                         net (fo=1, routed)           2.715     4.192    data_IBUF[2]
    SLICE_X60Y80         FDRE                                         r  latched_display_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.497     4.826    clk_100MHz_IBUF_BUFG
    SLICE_X60Y80         FDRE                                         r  latched_display_value_reg[2]/C

Slack:                    inf
  Source:                 data[0]
                            (input port)
  Destination:            latched_display_value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.130ns  (logic 1.467ns (35.529%)  route 2.663ns (64.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  data[0] (IN)
                         net (fo=0)                   0.000     0.000    data[0]
    G16                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  data_IBUF[0]_inst/O
                         net (fo=1, routed)           2.663     4.130    data_IBUF[0]
    SLICE_X59Y79         FDRE                                         r  latched_display_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.497     4.826    clk_100MHz_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  latched_display_value_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data[0]
                            (input port)
  Destination:            latched_display_value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.464ns  (logic 0.235ns (16.073%)  route 1.229ns (83.927%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  data[0] (IN)
                         net (fo=0)                   0.000     0.000    data[0]
    G16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  data_IBUF[0]_inst/O
                         net (fo=1, routed)           1.229     1.464    data_IBUF[0]
    SLICE_X59Y79         FDRE                                         r  latched_display_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.850     1.964    clk_100MHz_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  latched_display_value_reg[0]/C

Slack:                    inf
  Source:                 data[2]
                            (input port)
  Destination:            latched_display_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.477ns  (logic 0.245ns (16.568%)  route 1.232ns (83.432%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  data[2] (IN)
                         net (fo=0)                   0.000     0.000    data[2]
    E16                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  data_IBUF[2]_inst/O
                         net (fo=1, routed)           1.232     1.477    data_IBUF[2]
    SLICE_X60Y80         FDRE                                         r  latched_display_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.851     1.965    clk_100MHz_IBUF_BUFG
    SLICE_X60Y80         FDRE                                         r  latched_display_value_reg[2]/C

Slack:                    inf
  Source:                 data[1]
                            (input port)
  Destination:            latched_display_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.698ns  (logic 0.229ns (13.473%)  route 1.469ns (86.527%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  data[1] (IN)
                         net (fo=0)                   0.000     0.000    data[1]
    H18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  data_IBUF[1]_inst/O
                         net (fo=1, routed)           1.469     1.698    data_IBUF[1]
    SLICE_X60Y79         FDRE                                         r  latched_display_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.850     1.964    clk_100MHz_IBUF_BUFG
    SLICE_X60Y79         FDRE                                         r  latched_display_value_reg[1]/C

Slack:                    inf
  Source:                 data[5]
                            (input port)
  Destination:            latched_display_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.718ns  (logic 0.232ns (13.496%)  route 1.486ns (86.504%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  data[5] (IN)
                         net (fo=0)                   0.000     0.000    data[5]
    G18                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  data_IBUF[5]_inst/O
                         net (fo=1, routed)           1.486     1.718    data_IBUF[5]
    SLICE_X59Y79         FDRE                                         r  latched_display_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.850     1.964    clk_100MHz_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  latched_display_value_reg[5]/C

Slack:                    inf
  Source:                 data[7]
                            (input port)
  Destination:            latched_display_value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.740ns  (logic 0.241ns (13.874%)  route 1.498ns (86.126%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  data[7] (IN)
                         net (fo=0)                   0.000     0.000    data[7]
    H17                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  data_IBUF[7]_inst/O
                         net (fo=1, routed)           1.498     1.740    data_IBUF[7]
    SLICE_X59Y79         FDRE                                         r  latched_display_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.850     1.964    clk_100MHz_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  latched_display_value_reg[7]/C

Slack:                    inf
  Source:                 data[3]
                            (input port)
  Destination:            latched_display_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.752ns  (logic 0.241ns (13.735%)  route 1.511ns (86.265%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  data[3] (IN)
                         net (fo=0)                   0.000     0.000    data[3]
    H16                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  data_IBUF[3]_inst/O
                         net (fo=1, routed)           1.511     1.752    data_IBUF[3]
    SLICE_X59Y79         FDRE                                         r  latched_display_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.850     1.964    clk_100MHz_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  latched_display_value_reg[3]/C

Slack:                    inf
  Source:                 data[4]
                            (input port)
  Destination:            latched_display_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.856ns  (logic 0.251ns (13.536%)  route 1.605ns (86.464%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  data[4] (IN)
                         net (fo=0)                   0.000     0.000    data[4]
    C11                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  data_IBUF[4]_inst/O
                         net (fo=1, routed)           1.605     1.856    data_IBUF[4]
    SLICE_X59Y84         FDRE                                         r  latched_display_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.855     1.969    clk_100MHz_IBUF_BUFG
    SLICE_X59Y84         FDRE                                         r  latched_display_value_reg[4]/C

Slack:                    inf
  Source:                 data[6]
                            (input port)
  Destination:            latched_display_value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.049ns  (logic 0.254ns (12.414%)  route 1.794ns (87.586%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  data[6] (IN)
                         net (fo=0)                   0.000     0.000    data[6]
    C12                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  data_IBUF[6]_inst/O
                         net (fo=1, routed)           1.794     2.049    data_IBUF[6]
    SLICE_X60Y84         FDRE                                         r  latched_display_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.855     1.969    clk_100MHz_IBUF_BUFG
    SLICE_X60Y84         FDRE                                         r  latched_display_value_reg[6]/C





