
*** Running vivado
    with args -log TimeCardTop.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TimeCardTop.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source TimeCardTop.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.cache/ip 
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1283.434 ; gain = 0.000
Command: synth_design -top TimeCardTop -part xc7a100tfgg484-1 -generic GoldenImage_Gen=false
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4224
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1283.434 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TimeCardTop' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/Top/TimeCardTop.vhd:220]
	Parameter GoldenImage_Gen bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'IBUFDS' declared at 'C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55218' bound to instance 'MacPpsIn_Inst' of component 'Ibufds' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/Top/TimeCardTop.vhd:588]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55218]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55218]
INFO: [Synth 8-3491] module 'OBUFDS' declared at 'C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:71234' bound to instance 'MacPps0_Inst' of component 'Obufds' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/Top/TimeCardTop.vhd:595]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:71234]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:71234]
INFO: [Synth 8-3491] module 'OBUFDS' declared at 'C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:71234' bound to instance 'MacPps1_Inst' of component 'Obufds' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/Top/TimeCardTop.vhd:602]
INFO: [Synth 8-3491] module 'BUFR' declared at 'C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1409' bound to instance 'BufrClk0_Inst' of component 'Bufr' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/Top/TimeCardTop.vhd:619]
INFO: [Synth 8-6157] synthesizing module 'BUFR' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1409]
INFO: [Synth 8-6155] done synthesizing module 'BUFR' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1409]
INFO: [Synth 8-3491] module 'TimeCard_wrapper' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/hdl/TimeCard_wrapper.vhd:14' bound to instance 'Bd_Inst' of component 'TimeCard_wrapper' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/Top/TimeCardTop.vhd:627]
INFO: [Synth 8-638] synthesizing module 'TimeCard_wrapper' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/hdl/TimeCard_wrapper.vhd:89]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:59734' bound to instance 'I2c_eeprom_scl_iobuf' of component 'IOBUF' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/hdl/TimeCard_wrapper.vhd:229]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:59734]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:59734]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:59734' bound to instance 'I2c_eeprom_sda_iobuf' of component 'IOBUF' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/hdl/TimeCard_wrapper.vhd:236]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:59734' bound to instance 'I2c_rgb_scl_iobuf' of component 'IOBUF' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/hdl/TimeCard_wrapper.vhd:243]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:59734' bound to instance 'I2c_rgb_sda_iobuf' of component 'IOBUF' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/hdl/TimeCard_wrapper.vhd:250]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:59734' bound to instance 'I2c_scl_iobuf' of component 'IOBUF' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/hdl/TimeCard_wrapper.vhd:257]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:59734' bound to instance 'I2c_sda_iobuf' of component 'IOBUF' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/hdl/TimeCard_wrapper.vhd:264]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:59734' bound to instance 'SpiFlash_io0_iobuf' of component 'IOBUF' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/hdl/TimeCard_wrapper.vhd:271]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:59734' bound to instance 'SpiFlash_io1_iobuf' of component 'IOBUF' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/hdl/TimeCard_wrapper.vhd:278]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:59734' bound to instance 'SpiFlash_io2_iobuf' of component 'IOBUF' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/hdl/TimeCard_wrapper.vhd:285]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:59734' bound to instance 'SpiFlash_io3_iobuf' of component 'IOBUF' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/hdl/TimeCard_wrapper.vhd:292]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:59734' bound to instance 'SpiFlash_ss_iobuf_0' of component 'IOBUF' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/hdl/TimeCard_wrapper.vhd:299]
INFO: [Synth 8-3491] module 'TimeCard' declared at 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:16097' bound to instance 'TimeCard_i' of component 'TimeCard' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/hdl/TimeCard_wrapper.vhd:306]
INFO: [Synth 8-638] synthesizing module 'TimeCard' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:16198]
INFO: [Synth 8-3491] module 'TimeCard_BufgMux_IPI_0_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_BufgMux_IPI_0_0_stub.vhdl:5' bound to instance 'BufgMux_IPI_0' of component 'TimeCard_BufgMux_IPI_0_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:19226]
INFO: [Synth 8-638] synthesizing module 'TimeCard_BufgMux_IPI_0_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_BufgMux_IPI_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'TimeCard_BufgMux_IPI_1_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_BufgMux_IPI_1_0_stub.vhdl:5' bound to instance 'BufgMux_IPI_1' of component 'TimeCard_BufgMux_IPI_1_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:19233]
INFO: [Synth 8-638] synthesizing module 'TimeCard_BufgMux_IPI_1_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_BufgMux_IPI_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'TimeCard_BufgMux_IPI_2_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_BufgMux_IPI_2_0_stub.vhdl:5' bound to instance 'BufgMux_IPI_2' of component 'TimeCard_BufgMux_IPI_2_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:19240]
INFO: [Synth 8-638] synthesizing module 'TimeCard_BufgMux_IPI_2_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_BufgMux_IPI_2_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'TimeCard_TC_AdjustableClock_0_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_AdjustableClock_0_0_stub.vhdl:5' bound to instance 'TC_AdjustableClock_0' of component 'TimeCard_TC_AdjustableClock_0_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:19247]
INFO: [Synth 8-638] synthesizing module 'TimeCard_TC_AdjustableClock_0_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_AdjustableClock_0_0_stub.vhdl:103]
INFO: [Synth 8-3491] module 'TimeCard_TC_ClockDetector_0_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_ClockDetector_0_0_stub.vhdl:5' bound to instance 'TC_ClockDetector_0' of component 'TimeCard_TC_ClockDetector_0_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:19342]
INFO: [Synth 8-638] synthesizing module 'TimeCard_TC_ClockDetector_0_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_ClockDetector_0_0_stub.vhdl:43]
INFO: [Synth 8-3491] module 'TimeCard_TC_ConfMaster_0_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_ConfMaster_0_0_stub.vhdl:5' bound to instance 'TC_ConfMaster_0' of component 'TimeCard_TC_ConfMaster_0_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:19377]
INFO: [Synth 8-638] synthesizing module 'TimeCard_TC_ConfMaster_0_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_ConfMaster_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'TimeCard_TC_CoreList_0_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_CoreList_0_0_stub.vhdl:5' bound to instance 'TC_CoreList_0' of component 'TimeCard_TC_CoreList_0_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:19402]
INFO: [Synth 8-638] synthesizing module 'TimeCard_TC_CoreList_0_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_CoreList_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'TimeCard_TC_DummyAxiSlave_0_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_DummyAxiSlave_0_0_stub.vhdl:5' bound to instance 'TC_DummyAxiSlave_0' of component 'TimeCard_TC_DummyAxiSlave_0_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:19427]
INFO: [Synth 8-638] synthesizing module 'TimeCard_TC_DummyAxiSlave_0_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_DummyAxiSlave_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'TimeCard_TC_DummyAxiSlave_1_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_DummyAxiSlave_1_0_stub.vhdl:5' bound to instance 'TC_DummyAxiSlave_1' of component 'TimeCard_TC_DummyAxiSlave_1_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:19451]
INFO: [Synth 8-638] synthesizing module 'TimeCard_TC_DummyAxiSlave_1_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_DummyAxiSlave_1_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'TimeCard_TC_DummyAxiSlave_2_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_DummyAxiSlave_2_0_stub.vhdl:5' bound to instance 'TC_DummyAxiSlave_2' of component 'TimeCard_TC_DummyAxiSlave_2_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:19475]
INFO: [Synth 8-638] synthesizing module 'TimeCard_TC_DummyAxiSlave_2_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_DummyAxiSlave_2_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'TimeCard_TC_DummyAxiSlave_3_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_DummyAxiSlave_3_0_stub.vhdl:5' bound to instance 'TC_DummyAxiSlave_3' of component 'TimeCard_TC_DummyAxiSlave_3_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:19499]
INFO: [Synth 8-638] synthesizing module 'TimeCard_TC_DummyAxiSlave_3_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_DummyAxiSlave_3_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'TimeCard_TC_DummyAxiSlave_4_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_DummyAxiSlave_4_0_stub.vhdl:5' bound to instance 'TC_DummyAxiSlave_4' of component 'TimeCard_TC_DummyAxiSlave_4_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:19523]
INFO: [Synth 8-638] synthesizing module 'TimeCard_TC_DummyAxiSlave_4_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_DummyAxiSlave_4_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'TimeCard_TC_FpgaVersion_0_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_FpgaVersion_0_0_stub.vhdl:5' bound to instance 'TC_FpgaVersion_0' of component 'TimeCard_TC_FpgaVersion_0_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:19547]
INFO: [Synth 8-638] synthesizing module 'TimeCard_TC_FpgaVersion_0_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_FpgaVersion_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'TimeCard_TC_FrequencyCounter_1_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_FrequencyCounter_1_0_stub.vhdl:5' bound to instance 'TC_FrequencyCounter_1' of component 'TimeCard_TC_FrequencyCounter_1_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:19572]
INFO: [Synth 8-638] synthesizing module 'TimeCard_TC_FrequencyCounter_1_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_FrequencyCounter_1_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'TimeCard_TC_FrequencyCounter_2_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_FrequencyCounter_2_0_stub.vhdl:5' bound to instance 'TC_FrequencyCounter_2' of component 'TimeCard_TC_FrequencyCounter_2_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:19601]
INFO: [Synth 8-638] synthesizing module 'TimeCard_TC_FrequencyCounter_2_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_FrequencyCounter_2_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'TimeCard_TC_FrequencyCounter_3_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_FrequencyCounter_3_0_stub.vhdl:5' bound to instance 'TC_FrequencyCounter_3' of component 'TimeCard_TC_FrequencyCounter_3_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:19630]
INFO: [Synth 8-638] synthesizing module 'TimeCard_TC_FrequencyCounter_3_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_FrequencyCounter_3_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'TimeCard_TC_FrequencyCounter_4_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_FrequencyCounter_4_0_stub.vhdl:5' bound to instance 'TC_FrequencyCounter_4' of component 'TimeCard_TC_FrequencyCounter_4_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:19659]
INFO: [Synth 8-638] synthesizing module 'TimeCard_TC_FrequencyCounter_4_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_FrequencyCounter_4_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'TimeCard_TC_MsiIrq_0_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_MsiIrq_0_0_stub.vhdl:5' bound to instance 'TC_MsiIrq_0' of component 'TimeCard_TC_MsiIrq_0_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'TimeCard_TC_MsiIrq_0_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_MsiIrq_0_0_stub.vhdl:38]
INFO: [Synth 8-3491] module 'TimeCard_TC_PpsGenerator_0_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_PpsGenerator_0_0_stub.vhdl:5' bound to instance 'TC_PpsGenerator_0' of component 'TimeCard_TC_PpsGenerator_0_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:19718]
INFO: [Synth 8-638] synthesizing module 'TimeCard_TC_PpsGenerator_0_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_PpsGenerator_0_0_stub.vhdl:38]
INFO: [Synth 8-3491] module 'TimeCard_TC_PpsSlave_0_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_PpsSlave_0_0_stub.vhdl:5' bound to instance 'TC_PpsSlave_0' of component 'TimeCard_TC_PpsSlave_0_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:19748]
INFO: [Synth 8-638] synthesizing module 'TimeCard_TC_PpsSlave_0_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_PpsSlave_0_0_stub.vhdl:52]
INFO: [Synth 8-3491] module 'TimeCard_TC_PpsSourceSelector_0_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_PpsSourceSelector_0_0_stub.vhdl:5' bound to instance 'TC_PpsSourceSelector_0' of component 'TimeCard_TC_PpsSourceSelector_0_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:19792]
INFO: [Synth 8-638] synthesizing module 'TimeCard_TC_PpsSourceSelector_0_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_PpsSourceSelector_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'TimeCard_TC_PpsSourceSelector_1_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_PpsSourceSelector_1_0_stub.vhdl:5' bound to instance 'TC_PpsSourceSelector_1' of component 'TimeCard_TC_PpsSourceSelector_1_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:19804]
INFO: [Synth 8-638] synthesizing module 'TimeCard_TC_PpsSourceSelector_1_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_PpsSourceSelector_1_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'TimeCard_TC_SignalGenerator_1_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_SignalGenerator_1_0_stub.vhdl:5' bound to instance 'TC_SignalGenerator_1' of component 'TimeCard_TC_SignalGenerator_1_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:19816]
INFO: [Synth 8-638] synthesizing module 'TimeCard_TC_SignalGenerator_1_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_SignalGenerator_1_0_stub.vhdl:39]
INFO: [Synth 8-3491] module 'TimeCard_TC_SignalGenerator_2_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_SignalGenerator_2_0_stub.vhdl:5' bound to instance 'TC_SignalGenerator_2' of component 'TimeCard_TC_SignalGenerator_2_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:19847]
INFO: [Synth 8-638] synthesizing module 'TimeCard_TC_SignalGenerator_2_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_SignalGenerator_2_0_stub.vhdl:39]
INFO: [Synth 8-3491] module 'TimeCard_TC_SignalGenerator_3_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_SignalGenerator_3_0_stub.vhdl:5' bound to instance 'TC_SignalGenerator_3' of component 'TimeCard_TC_SignalGenerator_3_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:19878]
INFO: [Synth 8-638] synthesizing module 'TimeCard_TC_SignalGenerator_3_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_SignalGenerator_3_0_stub.vhdl:39]
INFO: [Synth 8-3491] module 'TimeCard_TC_SignalGenerator_4_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_SignalGenerator_4_0_stub.vhdl:5' bound to instance 'TC_SignalGenerator_4' of component 'TimeCard_TC_SignalGenerator_4_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:19909]
INFO: [Synth 8-638] synthesizing module 'TimeCard_TC_SignalGenerator_4_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_SignalGenerator_4_0_stub.vhdl:39]
INFO: [Synth 8-3491] module 'TimeCard_TC_SmaSelector_0_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_SmaSelector_0_0_stub.vhdl:5' bound to instance 'TC_SmaSelector_0' of component 'TimeCard_TC_SmaSelector_0_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:19940]
INFO: [Synth 8-638] synthesizing module 'TimeCard_TC_SmaSelector_0_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_SmaSelector_0_0_stub.vhdl:95]
INFO: [Synth 8-3491] module 'TimeCard_TC_Timestamper_1_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_Timestamper_1_0_stub.vhdl:5' bound to instance 'TC_Timestamper_1' of component 'TimeCard_TC_Timestamper_1_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:20027]
INFO: [Synth 8-638] synthesizing module 'TimeCard_TC_Timestamper_1_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_Timestamper_1_0_stub.vhdl:39]
INFO: [Synth 8-3491] module 'TimeCard_TC_Timestamper_2_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_Timestamper_2_0_stub.vhdl:5' bound to instance 'TC_Timestamper_2' of component 'TimeCard_TC_Timestamper_2_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:20058]
INFO: [Synth 8-638] synthesizing module 'TimeCard_TC_Timestamper_2_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_Timestamper_2_0_stub.vhdl:39]
INFO: [Synth 8-3491] module 'TimeCard_TC_Timestamper_3_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_Timestamper_3_0_stub.vhdl:5' bound to instance 'TC_Timestamper_3' of component 'TimeCard_TC_Timestamper_3_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:20089]
INFO: [Synth 8-638] synthesizing module 'TimeCard_TC_Timestamper_3_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_Timestamper_3_0_stub.vhdl:39]
INFO: [Synth 8-3491] module 'TimeCard_TC_Timestamper_4_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_Timestamper_4_0_stub.vhdl:5' bound to instance 'TC_Timestamper_4' of component 'TimeCard_TC_Timestamper_4_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:20120]
INFO: [Synth 8-638] synthesizing module 'TimeCard_TC_Timestamper_4_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_Timestamper_4_0_stub.vhdl:39]
INFO: [Synth 8-3491] module 'TimeCard_TC_Timestamper_FpgaPps_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_Timestamper_FpgaPps_0_stub.vhdl:5' bound to instance 'TC_Timestamper_FpgaPps' of component 'TimeCard_TC_Timestamper_FpgaPps_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:20151]
INFO: [Synth 8-638] synthesizing module 'TimeCard_TC_Timestamper_FpgaPps_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_Timestamper_FpgaPps_0_stub.vhdl:39]
INFO: [Synth 8-3491] module 'TimeCard_TC_Timestamper_Gnss1Pps_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_Timestamper_Gnss1Pps_0_stub.vhdl:5' bound to instance 'TC_Timestamper_Gnss1Pps' of component 'TimeCard_TC_Timestamper_Gnss1Pps_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:20182]
INFO: [Synth 8-638] synthesizing module 'TimeCard_TC_Timestamper_Gnss1Pps_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_Timestamper_Gnss1Pps_0_stub.vhdl:39]
INFO: [Synth 8-3491] module 'TimeCard_TC_TodSlave_0_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_TodSlave_0_0_stub.vhdl:5' bound to instance 'TC_TodSlave_0' of component 'TimeCard_TC_TodSlave_0_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:20213]
INFO: [Synth 8-638] synthesizing module 'TimeCard_TC_TodSlave_0_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_TC_TodSlave_0_0_stub.vhdl:40]
INFO: [Synth 8-3491] module 'TimeCard_axi_gpio_ext_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_axi_gpio_ext_0_stub.vhdl:5' bound to instance 'axi_gpio_ext' of component 'TimeCard_axi_gpio_ext_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:20245]
INFO: [Synth 8-638] synthesizing module 'TimeCard_axi_gpio_ext_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_axi_gpio_ext_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'TimeCard_axi_gpio_gnss_mac_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_axi_gpio_gnss_mac_0_stub.vhdl:5' bound to instance 'axi_gpio_gnss_mac' of component 'TimeCard_axi_gpio_gnss_mac_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:20269]
INFO: [Synth 8-638] synthesizing module 'TimeCard_axi_gpio_gnss_mac_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_axi_gpio_gnss_mac_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'TimeCard_axi_gpio_rgb_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_axi_gpio_rgb_0_stub.vhdl:5' bound to instance 'axi_gpio_rgb' of component 'TimeCard_axi_gpio_rgb_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:20293]
INFO: [Synth 8-638] synthesizing module 'TimeCard_axi_gpio_rgb_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_axi_gpio_rgb_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'TimeCard_axi_hwicap_0_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_axi_hwicap_0_0_stub.vhdl:5' bound to instance 'axi_hwicap_0' of component 'TimeCard_axi_hwicap_0_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:20316]
INFO: [Synth 8-638] synthesizing module 'TimeCard_axi_hwicap_0_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_axi_hwicap_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'TimeCard_axi_iic_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_axi_iic_0_stub.vhdl:5' bound to instance 'axi_iic' of component 'TimeCard_axi_iic_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:20341]
INFO: [Synth 8-638] synthesizing module 'TimeCard_axi_iic_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_axi_iic_0_stub.vhdl:38]
INFO: [Synth 8-3491] module 'TimeCard_axi_iic_eeprom_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_axi_iic_eeprom_0_stub.vhdl:5' bound to instance 'axi_iic_eeprom' of component 'TimeCard_axi_iic_eeprom_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:20371]
INFO: [Synth 8-638] synthesizing module 'TimeCard_axi_iic_eeprom_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_axi_iic_eeprom_0_stub.vhdl:38]
INFO: [Synth 8-3491] module 'TimeCard_axi_iic_rgb_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_axi_iic_rgb_0_stub.vhdl:5' bound to instance 'axi_iic_rgb' of component 'TimeCard_axi_iic_rgb_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:20401]
INFO: [Synth 8-638] synthesizing module 'TimeCard_axi_iic_rgb_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_axi_iic_rgb_0_stub.vhdl:38]
INFO: [Synth 8-638] synthesizing module 'TimeCard_axi_interconnect_0_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:8603]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_49SGZH' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:707]
INFO: [Synth 8-3491] module 'TimeCard_auto_cc_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_auto_cc_0_stub.vhdl:5' bound to instance 'auto_cc' of component 'TimeCard_auto_cc_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:839]
INFO: [Synth 8-638] synthesizing module 'TimeCard_auto_cc_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_auto_cc_0_stub.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_49SGZH' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:707]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1Q7NF30' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:936]
INFO: [Synth 8-3491] module 'TimeCard_auto_cc_1' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_auto_cc_1_stub.vhdl:5' bound to instance 'auto_cc' of component 'TimeCard_auto_cc_1' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:1068]
INFO: [Synth 8-638] synthesizing module 'TimeCard_auto_cc_1' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_auto_cc_1_stub.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1Q7NF30' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:936]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_2YSOSE' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:1690]
INFO: [Synth 8-3491] module 'TimeCard_auto_cc_2' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_auto_cc_2_stub.vhdl:5' bound to instance 'auto_cc' of component 'TimeCard_auto_cc_2' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:1822]
INFO: [Synth 8-638] synthesizing module 'TimeCard_auto_cc_2' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_auto_cc_2_stub.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_2YSOSE' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:1690]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1RSARA7' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:2020]
INFO: [Synth 8-3491] module 'TimeCard_auto_cc_3' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_auto_cc_3_stub.vhdl:5' bound to instance 'auto_cc' of component 'TimeCard_auto_cc_3' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:2152]
INFO: [Synth 8-638] synthesizing module 'TimeCard_auto_cc_3' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_auto_cc_3_stub.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1RSARA7' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:2020]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_1BZ9Q3' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:2358]
INFO: [Synth 8-3491] module 'TimeCard_auto_cc_4' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_auto_cc_4_stub.vhdl:5' bound to instance 'auto_cc' of component 'TimeCard_auto_cc_4' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:2488]
INFO: [Synth 8-638] synthesizing module 'TimeCard_auto_cc_4' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_auto_cc_4_stub.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_1BZ9Q3' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:2358]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1TDK2SA' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:2694]
INFO: [Synth 8-3491] module 'TimeCard_auto_cc_5' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_auto_cc_5_stub.vhdl:5' bound to instance 'auto_cc' of component 'TimeCard_auto_cc_5' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:2824]
INFO: [Synth 8-638] synthesizing module 'TimeCard_auto_cc_5' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_auto_cc_5_stub.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1TDK2SA' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:2694]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_AZRSO' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:3141]
INFO: [Synth 8-3491] module 'TimeCard_auto_cc_6' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_auto_cc_6_stub.vhdl:5' bound to instance 'auto_cc' of component 'TimeCard_auto_cc_6' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:3271]
INFO: [Synth 8-638] synthesizing module 'TimeCard_auto_cc_6' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_auto_cc_6_stub.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_AZRSO' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:3141]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_1U49DAX' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:3366]
INFO: [Synth 8-3491] module 'TimeCard_auto_cc_7' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_auto_cc_7_stub.vhdl:5' bound to instance 'auto_cc' of component 'TimeCard_auto_cc_7' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:3496]
INFO: [Synth 8-638] synthesizing module 'TimeCard_auto_cc_7' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_auto_cc_7_stub.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_1U49DAX' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:3366]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_6PSGKX' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:3813]
INFO: [Synth 8-3491] module 'TimeCard_auto_cc_8' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_auto_cc_8_stub.vhdl:5' bound to instance 'auto_cc' of component 'TimeCard_auto_cc_8' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:3943]
INFO: [Synth 8-638] synthesizing module 'TimeCard_auto_cc_8' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_auto_cc_8_stub.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_6PSGKX' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:3813]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_1WN7JF4' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:4038]
INFO: [Synth 8-3491] module 'TimeCard_auto_cc_9' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_auto_cc_9_stub.vhdl:5' bound to instance 'auto_cc' of component 'TimeCard_auto_cc_9' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:4168]
INFO: [Synth 8-638] synthesizing module 'TimeCard_auto_cc_9' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_auto_cc_9_stub.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_1WN7JF4' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:4038]
INFO: [Synth 8-638] synthesizing module 'm10_couplers_imp_1O2VBFP' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:4374]
INFO: [Synth 8-3491] module 'TimeCard_auto_cc_10' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_auto_cc_10_stub.vhdl:5' bound to instance 'auto_cc' of component 'TimeCard_auto_cc_10' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:4504]
INFO: [Synth 8-638] synthesizing module 'TimeCard_auto_cc_10' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_auto_cc_10_stub.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 'm10_couplers_imp_1O2VBFP' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:4374]
INFO: [Synth 8-638] synthesizing module 'm11_couplers_imp_FHP9VO' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:4821]
INFO: [Synth 8-3491] module 'TimeCard_auto_cc_11' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_auto_cc_11_stub.vhdl:5' bound to instance 'auto_cc' of component 'TimeCard_auto_cc_11' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:4951]
INFO: [Synth 8-638] synthesizing module 'TimeCard_auto_cc_11' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_auto_cc_11_stub.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 'm11_couplers_imp_FHP9VO' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:4821]
INFO: [Synth 8-638] synthesizing module 'm12_couplers_imp_1PERODI' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:5048]
INFO: [Synth 8-3491] module 'TimeCard_auto_cc_12' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_auto_cc_12_stub.vhdl:5' bound to instance 'auto_cc' of component 'TimeCard_auto_cc_12' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:5180]
INFO: [Synth 8-638] synthesizing module 'TimeCard_auto_cc_12' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_auto_cc_12_stub.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 'm12_couplers_imp_1PERODI' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:5048]
INFO: [Synth 8-638] synthesizing module 'm13_couplers_imp_DVHA6F' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:5499]
INFO: [Synth 8-3491] module 'TimeCard_auto_cc_13' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_auto_cc_13_stub.vhdl:5' bound to instance 'auto_cc' of component 'TimeCard_auto_cc_13' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:5631]
INFO: [Synth 8-638] synthesizing module 'TimeCard_auto_cc_13' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_auto_cc_13_stub.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 'm13_couplers_imp_DVHA6F' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:5499]
INFO: [Synth 8-638] synthesizing module 'm14_couplers_imp_1MLGKV7' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:5728]
INFO: [Synth 8-3491] module 'TimeCard_auto_cc_14' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_auto_cc_14_stub.vhdl:5' bound to instance 'auto_cc' of component 'TimeCard_auto_cc_14' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:5860]
INFO: [Synth 8-638] synthesizing module 'TimeCard_auto_cc_14' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_auto_cc_14_stub.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 'm14_couplers_imp_1MLGKV7' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:5728]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1WCSSZJ' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:7190]
INFO: [Synth 8-3491] module 'TimeCard_auto_ds_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_auto_ds_0_stub.vhdl:5' bound to instance 'auto_ds' of component 'TimeCard_auto_ds_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:7578]
INFO: [Synth 8-638] synthesizing module 'TimeCard_auto_ds_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_auto_ds_0_stub.vhdl:83]
INFO: [Synth 8-3491] module 'TimeCard_auto_pc_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'TimeCard_auto_pc_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:7653]
INFO: [Synth 8-638] synthesizing module 'TimeCard_auto_pc_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_auto_pc_0_stub.vhdl:67]
INFO: [Synth 8-3491] module 'TimeCard_auto_rs_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_auto_rs_0_stub.vhdl:5' bound to instance 'auto_rs' of component 'TimeCard_auto_rs_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:7712]
INFO: [Synth 8-638] synthesizing module 'TimeCard_auto_rs_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_auto_rs_0_stub.vhdl:83]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1WCSSZJ' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:7190]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_6Y2Q8U' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:8061]
INFO: [Synth 8-3491] module 'TimeCard_auto_cc_15' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_auto_cc_15_stub.vhdl:5' bound to instance 'auto_cc' of component 'TimeCard_auto_cc_15' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:8193]
INFO: [Synth 8-638] synthesizing module 'TimeCard_auto_cc_15' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_auto_cc_15_stub.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_6Y2Q8U' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:8061]
INFO: [Synth 8-3491] module 'TimeCard_xbar_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'TimeCard_xbar_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:10443]
INFO: [Synth 8-638] synthesizing module 'TimeCard_xbar_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'TimeCard_axi_interconnect_0_0' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:8603]
INFO: [Synth 8-638] synthesizing module 'TimeCard_axi_interconnect_GPIO_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:10861]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1TT8GBI' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:501]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1TT8GBI' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:501]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_NTAWV' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:1262]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_NTAWV' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:1262]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1SMAUCD' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:1585]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1SMAUCD' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:1585]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_5KBKRG' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:7839]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_5KBKRG' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:7839]
INFO: [Synth 8-3491] module 'TimeCard_xbar_1' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_xbar_1_stub.vhdl:5' bound to instance 'xbar' of component 'TimeCard_xbar_1' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:11291]
INFO: [Synth 8-638] synthesizing module 'TimeCard_xbar_1' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_xbar_1_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'TimeCard_axi_interconnect_GPIO_0' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:10861]
INFO: [Synth 8-638] synthesizing module 'TimeCard_axi_interconnect_IIC_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:11458]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_2HAVNN' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:602]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_2HAVNN' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:602]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1S9PRMQ' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:1161]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1S9PRMQ' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:1161]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_3NAHXC' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:1915]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_3NAHXC' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:1915]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1V3BZI9' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:7067]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1V3BZI9' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:7067]
INFO: [Synth 8-3491] module 'TimeCard_xbar_2' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_xbar_2_stub.vhdl:5' bound to instance 'xbar' of component 'TimeCard_xbar_2' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:11888]
INFO: [Synth 8-638] synthesizing module 'TimeCard_xbar_2' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_xbar_2_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'TimeCard_axi_interconnect_IIC_0' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:11458]
INFO: [Synth 8-638] synthesizing module 'TimeCard_axi_interconnect_timecard_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:12502]
INFO: [Synth 8-638] synthesizing module 'i00_couplers_imp_1YGPPRN' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'i00_couplers_imp_1YGPPRN' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:61]
INFO: [Synth 8-638] synthesizing module 'i01_couplers_imp_56BZ2Q' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'i01_couplers_imp_56BZ2Q' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:172]
INFO: [Synth 8-638] synthesizing module 'i02_couplers_imp_1WUI628' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:283]
INFO: [Synth 8-256] done synthesizing module 'i02_couplers_imp_1WUI628' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:283]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1DOY8YY' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:394]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1DOY8YY' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:394]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_PLV6DN' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:1367]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_PLV6DN' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:1367]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1EPXNJD' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:1478]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1EPXNJD' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:1478]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_OV5SW8' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:2249]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_OV5SW8' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:2249]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_1F8SKJ0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:2585]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_1F8SKJ0' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:2585]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_ODV5SD' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:2921]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_ODV5SD' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:2921]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_1GJS9DB' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:3032]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_1GJS9DB' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:3032]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_MT7QMM' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:3593]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_MT7QMM' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:3593]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_19L0L46' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:3704]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_19L0L46' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:3704]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_KU8JYF' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:4265]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_KU8JYF' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:4265]
INFO: [Synth 8-638] synthesizing module 'm10_couplers_imp_S0N2R6' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:4601]
INFO: [Synth 8-256] done synthesizing module 'm10_couplers_imp_S0N2R6' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:4601]
INFO: [Synth 8-638] synthesizing module 'm11_couplers_imp_12R0U37' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:4712]
INFO: [Synth 8-256] done synthesizing module 'm11_couplers_imp_12R0U37' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:4712]
INFO: [Synth 8-638] synthesizing module 'm12_couplers_imp_QYPIY9' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:5277]
INFO: [Synth 8-256] done synthesizing module 'm12_couplers_imp_QYPIY9' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:5277]
INFO: [Synth 8-638] synthesizing module 'm13_couplers_imp_13J987K' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:5388]
INFO: [Synth 8-256] done synthesizing module 'm13_couplers_imp_13J987K' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:5388]
INFO: [Synth 8-638] synthesizing module 'm14_couplers_imp_UVYVG4' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:5957]
INFO: [Synth 8-256] done synthesizing module 'm14_couplers_imp_UVYVG4' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:5957]
INFO: [Synth 8-638] synthesizing module 'm15_couplers_imp_ZIKCWL' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:6068]
INFO: [Synth 8-256] done synthesizing module 'm15_couplers_imp_ZIKCWL' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:6068]
INFO: [Synth 8-638] synthesizing module 'm16_couplers_imp_TK2F5J' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:6179]
INFO: [Synth 8-256] done synthesizing module 'm16_couplers_imp_TK2F5J' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:6179]
INFO: [Synth 8-638] synthesizing module 'm17_couplers_imp_114S9NA' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:6290]
INFO: [Synth 8-256] done synthesizing module 'm17_couplers_imp_114S9NA' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:6290]
INFO: [Synth 8-638] synthesizing module 'm18_couplers_imp_W3EU9Q' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:6401]
INFO: [Synth 8-256] done synthesizing module 'm18_couplers_imp_W3EU9Q' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:6401]
INFO: [Synth 8-638] synthesizing module 'm19_couplers_imp_17JYSTB' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:6512]
INFO: [Synth 8-256] done synthesizing module 'm19_couplers_imp_17JYSTB' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:6512]
INFO: [Synth 8-638] synthesizing module 'm20_couplers_imp_1JEI04B' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:6623]
INFO: [Synth 8-256] done synthesizing module 'm20_couplers_imp_1JEI04B' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:6623]
INFO: [Synth 8-638] synthesizing module 'm21_couplers_imp_BDH5A2' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:6734]
INFO: [Synth 8-256] done synthesizing module 'm21_couplers_imp_BDH5A2' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:6734]
INFO: [Synth 8-638] synthesizing module 'm22_couplers_imp_1HYIRA0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:6845]
INFO: [Synth 8-256] done synthesizing module 'm22_couplers_imp_1HYIRA0' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:6845]
INFO: [Synth 8-638] synthesizing module 'm23_couplers_imp_CJ4RCP' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:6956]
INFO: [Synth 8-256] done synthesizing module 'm23_couplers_imp_CJ4RCP' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:6956]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_KKNO2W' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:7950]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_KKNO2W' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:7950]
INFO: [Synth 8-3491] module 'TimeCard_tier2_xbar_0_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_tier2_xbar_0_0_stub.vhdl:5' bound to instance 'tier2_xbar_0' of component 'TimeCard_tier2_xbar_0_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:15483]
INFO: [Synth 8-638] synthesizing module 'TimeCard_tier2_xbar_0_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_tier2_xbar_0_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'TimeCard_tier2_xbar_1_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_tier2_xbar_1_0_stub.vhdl:5' bound to instance 'tier2_xbar_1' of component 'TimeCard_tier2_xbar_1_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:15659]
INFO: [Synth 8-638] synthesizing module 'TimeCard_tier2_xbar_1_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_tier2_xbar_1_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'TimeCard_tier2_xbar_2_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_tier2_xbar_2_0_stub.vhdl:5' bound to instance 'tier2_xbar_2' of component 'TimeCard_tier2_xbar_2_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:15835]
INFO: [Synth 8-638] synthesizing module 'TimeCard_tier2_xbar_2_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_tier2_xbar_2_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'TimeCard_xbar_3' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_xbar_3_stub.vhdl:5' bound to instance 'xbar' of component 'TimeCard_xbar_3' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:16011]
INFO: [Synth 8-638] synthesizing module 'TimeCard_xbar_3' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_xbar_3_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'TimeCard_axi_interconnect_timecard_0' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:12502]
INFO: [Synth 8-3491] module 'TimeCard_axi_pcie_0_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_axi_pcie_0_0_stub.vhdl:5' bound to instance 'axi_pcie_0' of component 'TimeCard_axi_pcie_0_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:21485]
INFO: [Synth 8-638] synthesizing module 'TimeCard_axi_pcie_0_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_axi_pcie_0_0_stub.vhdl:118]
INFO: [Synth 8-3491] module 'TimeCard_axi_quad_spi_flash_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_axi_quad_spi_flash_0_stub.vhdl:5' bound to instance 'axi_quad_spi_flash' of component 'TimeCard_axi_quad_spi_flash_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:21595]
INFO: [Synth 8-638] synthesizing module 'TimeCard_axi_quad_spi_flash_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_axi_quad_spi_flash_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'TimeCard_axi_uart16550_ext_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_axi_uart16550_ext_0_stub.vhdl:5' bound to instance 'axi_uart16550_ext' of component 'TimeCard_axi_uart16550_ext_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:21638]
INFO: [Synth 8-638] synthesizing module 'TimeCard_axi_uart16550_ext_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_axi_uart16550_ext_0_stub.vhdl:46]
INFO: [Synth 8-3491] module 'TimeCard_axi_uart16550_gnss1_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_axi_uart16550_gnss1_0_stub.vhdl:5' bound to instance 'axi_uart16550_gnss1' of component 'TimeCard_axi_uart16550_gnss1_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:21676]
INFO: [Synth 8-638] synthesizing module 'TimeCard_axi_uart16550_gnss1_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_axi_uart16550_gnss1_0_stub.vhdl:46]
INFO: [Synth 8-3491] module 'TimeCard_axi_uart16550_gnss2_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_axi_uart16550_gnss2_0_stub.vhdl:5' bound to instance 'axi_uart16550_gnss2' of component 'TimeCard_axi_uart16550_gnss2_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:21714]
INFO: [Synth 8-638] synthesizing module 'TimeCard_axi_uart16550_gnss2_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_axi_uart16550_gnss2_0_stub.vhdl:46]
INFO: [Synth 8-3491] module 'TimeCard_axi_uart16550_mac_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_axi_uart16550_mac_0_stub.vhdl:5' bound to instance 'axi_uart16550_mac' of component 'TimeCard_axi_uart16550_mac_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:21752]
INFO: [Synth 8-638] synthesizing module 'TimeCard_axi_uart16550_mac_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_axi_uart16550_mac_0_stub.vhdl:46]
INFO: [Synth 8-3491] module 'TimeCard_axi_uart16550_reserved_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_axi_uart16550_reserved_0_stub.vhdl:5' bound to instance 'axi_uart16550_reserved' of component 'TimeCard_axi_uart16550_reserved_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:21790]
INFO: [Synth 8-638] synthesizing module 'TimeCard_axi_uart16550_reserved_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_axi_uart16550_reserved_0_stub.vhdl:46]
INFO: [Synth 8-3491] module 'TimeCard_clk_wiz_0_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'TimeCard_clk_wiz_0_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:21828]
INFO: [Synth 8-638] synthesizing module 'TimeCard_clk_wiz_0_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_clk_wiz_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'TimeCard_clk_wiz_1_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_clk_wiz_1_0_stub.vhdl:5' bound to instance 'clk_wiz_1' of component 'TimeCard_clk_wiz_1_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:21839]
INFO: [Synth 8-638] synthesizing module 'TimeCard_clk_wiz_1_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_clk_wiz_1_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'TimeCard_clk_wiz_2_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_clk_wiz_2_0_stub.vhdl:5' bound to instance 'clk_wiz_2' of component 'TimeCard_clk_wiz_2_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:21845]
INFO: [Synth 8-638] synthesizing module 'TimeCard_clk_wiz_2_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_clk_wiz_2_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'TimeCard_proc_sys_reset_0_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'TimeCard_proc_sys_reset_0_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:21855]
INFO: [Synth 8-638] synthesizing module 'TimeCard_proc_sys_reset_0_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'TimeCard_proc_sys_reset_1_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_proc_sys_reset_1_0_stub.vhdl:5' bound to instance 'proc_sys_reset_1' of component 'TimeCard_proc_sys_reset_1_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:21868]
INFO: [Synth 8-638] synthesizing module 'TimeCard_proc_sys_reset_1_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_proc_sys_reset_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'TimeCard_proc_sys_reset_2_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_proc_sys_reset_2_0_stub.vhdl:5' bound to instance 'proc_sys_reset_2' of component 'TimeCard_proc_sys_reset_2_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:21881]
INFO: [Synth 8-638] synthesizing module 'TimeCard_proc_sys_reset_2_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_proc_sys_reset_2_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'TimeCard_util_ds_buf_0_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_util_ds_buf_0_0_stub.vhdl:5' bound to instance 'util_ds_buf_0' of component 'TimeCard_util_ds_buf_0_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:21894]
INFO: [Synth 8-638] synthesizing module 'TimeCard_util_ds_buf_0_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_util_ds_buf_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'TimeCard_util_ds_buf_1_0' declared at 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_util_ds_buf_1_0_stub.vhdl:5' bound to instance 'util_ds_buf_1' of component 'TimeCard_util_ds_buf_1_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:21900]
INFO: [Synth 8-638] synthesizing module 'TimeCard_util_ds_buf_1_0' [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/.Xil/Vivado-24188-HOME-PC/realtime/TimeCard_util_ds_buf_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'TimeCard_xlconstant_0_0' declared at 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_xlconstant_0_0/synth/TimeCard_xlconstant_0_0.v:53' bound to instance 'xlconstant_0' of component 'TimeCard_xlconstant_0_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:21907]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'TimeCard_xlconstant_0_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_xlconstant_0_0/synth/TimeCard_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TimeCard_xlconstant_0_0' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_xlconstant_0_0/synth/TimeCard_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'TimeCard_xlconstant_1_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_xlconstant_1_0/synth/TimeCard_xlconstant_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TimeCard_xlconstant_1_0' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_xlconstant_1_0/synth/TimeCard_xlconstant_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'TimeCard_xlconstant_2_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_xlconstant_2_0/synth/TimeCard_xlconstant_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized1' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized1' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TimeCard_xlconstant_2_0' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_xlconstant_2_0/synth/TimeCard_xlconstant_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'TimeCard_xlconstant_4_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_xlconstant_4_0/synth/TimeCard_xlconstant_4_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'TimeCard_xlconstant_4_0' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_xlconstant_4_0/synth/TimeCard_xlconstant_4_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'TimeCard_xlconstant_6_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_xlconstant_6_0/synth/TimeCard_xlconstant_6_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'TimeCard_xlconstant_6_0' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_xlconstant_6_0/synth/TimeCard_xlconstant_6_0.v:53]
INFO: [Synth 8-256] done synthesizing module 'TimeCard' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd:16198]
INFO: [Synth 8-256] done synthesizing module 'TimeCard_wrapper' (0#1) [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/hdl/TimeCard_wrapper.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'TimeCardTop' (0#1) [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/Top/TimeCardTop.vhd:220]
WARNING: [Synth 8-3917] design TimeCardTop has port Uart1TxDat_DatOut driven by constant 0
WARNING: [Synth 8-3917] design TimeCardTop has port MacFreqControl_DatOut driven by constant 0
WARNING: [Synth 8-3917] design TimeCardTop has port MacUsbPower_EnOut driven by constant 0
WARNING: [Synth 8-3917] design TimeCardTop has port MacUsbP_DatOut driven by constant 0
WARNING: [Synth 8-3917] design TimeCardTop has port MacUsbN_DatOut driven by constant 0
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_KKNO2W is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_KKNO2W is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module s00_couplers_imp_KKNO2W is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module s00_couplers_imp_KKNO2W is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m23_couplers_imp_CJ4RCP is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m23_couplers_imp_CJ4RCP is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m23_couplers_imp_CJ4RCP is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m23_couplers_imp_CJ4RCP is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m22_couplers_imp_1HYIRA0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m22_couplers_imp_1HYIRA0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m22_couplers_imp_1HYIRA0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m22_couplers_imp_1HYIRA0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m21_couplers_imp_BDH5A2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m21_couplers_imp_BDH5A2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m21_couplers_imp_BDH5A2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m21_couplers_imp_BDH5A2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m20_couplers_imp_1JEI04B is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m20_couplers_imp_1JEI04B is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m20_couplers_imp_1JEI04B is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m20_couplers_imp_1JEI04B is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m19_couplers_imp_17JYSTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m19_couplers_imp_17JYSTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m19_couplers_imp_17JYSTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m19_couplers_imp_17JYSTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m18_couplers_imp_W3EU9Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m18_couplers_imp_W3EU9Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m18_couplers_imp_W3EU9Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m18_couplers_imp_W3EU9Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m17_couplers_imp_114S9NA is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m17_couplers_imp_114S9NA is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m17_couplers_imp_114S9NA is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m17_couplers_imp_114S9NA is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m16_couplers_imp_TK2F5J is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m16_couplers_imp_TK2F5J is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m16_couplers_imp_TK2F5J is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m16_couplers_imp_TK2F5J is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m15_couplers_imp_ZIKCWL is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m15_couplers_imp_ZIKCWL is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m15_couplers_imp_ZIKCWL is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m15_couplers_imp_ZIKCWL is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m14_couplers_imp_UVYVG4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m14_couplers_imp_UVYVG4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m14_couplers_imp_UVYVG4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m14_couplers_imp_UVYVG4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m13_couplers_imp_13J987K is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m13_couplers_imp_13J987K is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m13_couplers_imp_13J987K is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m13_couplers_imp_13J987K is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m12_couplers_imp_QYPIY9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m12_couplers_imp_QYPIY9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m12_couplers_imp_QYPIY9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m12_couplers_imp_QYPIY9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m11_couplers_imp_12R0U37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m11_couplers_imp_12R0U37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m11_couplers_imp_12R0U37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m11_couplers_imp_12R0U37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m10_couplers_imp_S0N2R6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m10_couplers_imp_S0N2R6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m10_couplers_imp_S0N2R6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m10_couplers_imp_S0N2R6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m09_couplers_imp_KU8JYF is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m09_couplers_imp_KU8JYF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m09_couplers_imp_KU8JYF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m09_couplers_imp_KU8JYF is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m08_couplers_imp_19L0L46 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m08_couplers_imp_19L0L46 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m08_couplers_imp_19L0L46 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m08_couplers_imp_19L0L46 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m07_couplers_imp_MT7QMM is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m07_couplers_imp_MT7QMM is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m07_couplers_imp_MT7QMM is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m07_couplers_imp_MT7QMM is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m06_couplers_imp_1GJS9DB is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m06_couplers_imp_1GJS9DB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m06_couplers_imp_1GJS9DB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m06_couplers_imp_1GJS9DB is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m05_couplers_imp_ODV5SD is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m05_couplers_imp_ODV5SD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m05_couplers_imp_ODV5SD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m05_couplers_imp_ODV5SD is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m04_couplers_imp_1F8SKJ0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m04_couplers_imp_1F8SKJ0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m04_couplers_imp_1F8SKJ0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m04_couplers_imp_1F8SKJ0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m03_couplers_imp_OV5SW8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m03_couplers_imp_OV5SW8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m03_couplers_imp_OV5SW8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m03_couplers_imp_OV5SW8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m02_couplers_imp_1EPXNJD is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m02_couplers_imp_1EPXNJD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m02_couplers_imp_1EPXNJD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m02_couplers_imp_1EPXNJD is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_PLV6DN is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_PLV6DN is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m01_couplers_imp_PLV6DN is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m01_couplers_imp_PLV6DN is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_1DOY8YY is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_1DOY8YY is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_1DOY8YY is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_1DOY8YY is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1370.203 ; gain = 86.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1370.203 ; gain = 86.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1370.203 ; gain = 86.770
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.281 . Memory (MB): peak = 1370.203 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_BufgMux_IPI_0_0/TimeCard_BufgMux_IPI_0_0/TimeCard_BufgMux_IPI_0_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/BufgMux_IPI_0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_BufgMux_IPI_0_0/TimeCard_BufgMux_IPI_0_0/TimeCard_BufgMux_IPI_0_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/BufgMux_IPI_0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_BufgMux_IPI_1_0/TimeCard_BufgMux_IPI_1_0/TimeCard_BufgMux_IPI_1_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/BufgMux_IPI_1'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_BufgMux_IPI_1_0/TimeCard_BufgMux_IPI_1_0/TimeCard_BufgMux_IPI_1_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/BufgMux_IPI_1'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_BufgMux_IPI_2_0/TimeCard_BufgMux_IPI_2_0/TimeCard_BufgMux_IPI_2_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/BufgMux_IPI_2'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_BufgMux_IPI_2_0/TimeCard_BufgMux_IPI_2_0/TimeCard_BufgMux_IPI_2_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/BufgMux_IPI_2'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_AdjustableClock_0_0/TimeCard_TC_AdjustableClock_0_0/TimeCard_TC_AdjustableClock_0_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_AdjustableClock_0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_AdjustableClock_0_0/TimeCard_TC_AdjustableClock_0_0/TimeCard_TC_AdjustableClock_0_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_AdjustableClock_0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_ClockDetector_0_0/TimeCard_TC_ClockDetector_0_0/TimeCard_TC_ClockDetector_0_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_ClockDetector_0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_ClockDetector_0_0/TimeCard_TC_ClockDetector_0_0/TimeCard_TC_ClockDetector_0_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_ClockDetector_0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_ConfMaster_0_0/TimeCard_TC_ConfMaster_0_0/TimeCard_TC_ConfMaster_0_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_ConfMaster_0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_ConfMaster_0_0/TimeCard_TC_ConfMaster_0_0/TimeCard_TC_ConfMaster_0_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_ConfMaster_0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_CoreList_0_0/TimeCard_TC_CoreList_0_0/TimeCard_TC_CoreList_0_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_CoreList_0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_CoreList_0_0/TimeCard_TC_CoreList_0_0/TimeCard_TC_CoreList_0_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_CoreList_0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_DummyAxiSlave_0_0/TimeCard_TC_DummyAxiSlave_0_0/TimeCard_TC_DummyAxiSlave_0_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_DummyAxiSlave_0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_DummyAxiSlave_0_0/TimeCard_TC_DummyAxiSlave_0_0/TimeCard_TC_DummyAxiSlave_0_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_DummyAxiSlave_0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_DummyAxiSlave_1_0/TimeCard_TC_DummyAxiSlave_1_0/TimeCard_TC_DummyAxiSlave_1_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_DummyAxiSlave_1'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_DummyAxiSlave_1_0/TimeCard_TC_DummyAxiSlave_1_0/TimeCard_TC_DummyAxiSlave_1_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_DummyAxiSlave_1'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_DummyAxiSlave_2_0/TimeCard_TC_DummyAxiSlave_2_0/TimeCard_TC_DummyAxiSlave_1_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_DummyAxiSlave_2'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_DummyAxiSlave_2_0/TimeCard_TC_DummyAxiSlave_2_0/TimeCard_TC_DummyAxiSlave_1_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_DummyAxiSlave_2'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_DummyAxiSlave_3_0/TimeCard_TC_DummyAxiSlave_3_0/TimeCard_TC_DummyAxiSlave_3_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_DummyAxiSlave_3'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_DummyAxiSlave_3_0/TimeCard_TC_DummyAxiSlave_3_0/TimeCard_TC_DummyAxiSlave_3_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_DummyAxiSlave_3'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_DummyAxiSlave_4_0/TimeCard_TC_DummyAxiSlave_4_0/TimeCard_TC_DummyAxiSlave_4_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_DummyAxiSlave_4'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_DummyAxiSlave_4_0/TimeCard_TC_DummyAxiSlave_4_0/TimeCard_TC_DummyAxiSlave_4_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_DummyAxiSlave_4'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_FpgaVersion_0_0/TimeCard_TC_FpgaVersion_0_0/TimeCard_TC_FpgaVersion_0_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_FpgaVersion_0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_FpgaVersion_0_0/TimeCard_TC_FpgaVersion_0_0/TimeCard_TC_FpgaVersion_0_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_FpgaVersion_0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_FrequencyCounter_1_0/TimeCard_TC_FrequencyCounter_1_0/TimeCard_TC_FrequencyCounter_4_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_FrequencyCounter_1'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_FrequencyCounter_1_0/TimeCard_TC_FrequencyCounter_1_0/TimeCard_TC_FrequencyCounter_4_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_FrequencyCounter_1'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_FrequencyCounter_2_0/TimeCard_TC_FrequencyCounter_2_0/TimeCard_TC_FrequencyCounter_4_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_FrequencyCounter_2'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_FrequencyCounter_2_0/TimeCard_TC_FrequencyCounter_2_0/TimeCard_TC_FrequencyCounter_4_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_FrequencyCounter_2'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_FrequencyCounter_3_0/TimeCard_TC_FrequencyCounter_3_0/TimeCard_TC_FrequencyCounter_4_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_FrequencyCounter_3'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_FrequencyCounter_3_0/TimeCard_TC_FrequencyCounter_3_0/TimeCard_TC_FrequencyCounter_4_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_FrequencyCounter_3'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_FrequencyCounter_4_0/TimeCard_TC_FrequencyCounter_4_0/TimeCard_TC_FrequencyCounter_4_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_FrequencyCounter_4'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_FrequencyCounter_4_0/TimeCard_TC_FrequencyCounter_4_0/TimeCard_TC_FrequencyCounter_4_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_FrequencyCounter_4'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_MsiIrq_0_0/TimeCard_TC_MsiIrq_0_0/TimeCard_TC_MsiIrq_0_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_MsiIrq_0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_MsiIrq_0_0/TimeCard_TC_MsiIrq_0_0/TimeCard_TC_MsiIrq_0_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_MsiIrq_0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_PpsGenerator_0_0/TimeCard_TC_PpsGenerator_0_0/TimeCard_TC_PpsGenerator_0_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_PpsGenerator_0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_PpsGenerator_0_0/TimeCard_TC_PpsGenerator_0_0/TimeCard_TC_PpsGenerator_0_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_PpsGenerator_0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_PpsSlave_0_0/TimeCard_TC_PpsSlave_0_0/TimeCard_TC_PpsSlave_0_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_PpsSlave_0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_PpsSlave_0_0/TimeCard_TC_PpsSlave_0_0/TimeCard_TC_PpsSlave_0_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_PpsSlave_0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_PpsSourceSelector_0_0/TimeCard_TC_PpsSourceSelector_0_0/TimeCard_TC_PpsSourceSelector_1_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_PpsSourceSelector_0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_PpsSourceSelector_0_0/TimeCard_TC_PpsSourceSelector_0_0/TimeCard_TC_PpsSourceSelector_1_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_PpsSourceSelector_0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_PpsSourceSelector_1_0/TimeCard_TC_PpsSourceSelector_1_0/TimeCard_TC_PpsSourceSelector_1_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_PpsSourceSelector_1'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_PpsSourceSelector_1_0/TimeCard_TC_PpsSourceSelector_1_0/TimeCard_TC_PpsSourceSelector_1_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_PpsSourceSelector_1'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_SignalGenerator_1_0/TimeCard_TC_SignalGenerator_1_0/TimeCard_TC_SignalGenerator_1_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_SignalGenerator_1'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_SignalGenerator_1_0/TimeCard_TC_SignalGenerator_1_0/TimeCard_TC_SignalGenerator_1_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_SignalGenerator_1'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_SignalGenerator_2_0/TimeCard_TC_SignalGenerator_2_0/TimeCard_TC_SignalGenerator_2_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_SignalGenerator_2'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_SignalGenerator_2_0/TimeCard_TC_SignalGenerator_2_0/TimeCard_TC_SignalGenerator_2_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_SignalGenerator_2'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_SignalGenerator_3_0/TimeCard_TC_SignalGenerator_3_0/TimeCard_TC_SignalGenerator_3_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_SignalGenerator_3'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_SignalGenerator_3_0/TimeCard_TC_SignalGenerator_3_0/TimeCard_TC_SignalGenerator_3_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_SignalGenerator_3'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_SignalGenerator_4_0/TimeCard_TC_SignalGenerator_4_0/TimeCard_TC_SignalGenerator_1_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_SignalGenerator_4'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_SignalGenerator_4_0/TimeCard_TC_SignalGenerator_4_0/TimeCard_TC_SignalGenerator_1_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_SignalGenerator_4'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_SmaSelector_0_0/TimeCard_TC_SmaSelector_0_0/TimeCard_TC_SmaSelector_0_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_SmaSelector_0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_SmaSelector_0_0/TimeCard_TC_SmaSelector_0_0/TimeCard_TC_SmaSelector_0_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_SmaSelector_0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_Timestamper_1_0/TimeCard_TC_Timestamper_1_0/TimeCard_TC_Timestamper_4_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_Timestamper_1'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_Timestamper_1_0/TimeCard_TC_Timestamper_1_0/TimeCard_TC_Timestamper_4_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_Timestamper_1'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_Timestamper_2_0/TimeCard_TC_Timestamper_2_0/TimeCard_TC_Timestamper_2_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_Timestamper_2'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_Timestamper_2_0/TimeCard_TC_Timestamper_2_0/TimeCard_TC_Timestamper_2_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_Timestamper_2'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_Timestamper_3_0/TimeCard_TC_Timestamper_3_0/TimeCard_TC_Timestamper_4_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_Timestamper_3'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_Timestamper_3_0/TimeCard_TC_Timestamper_3_0/TimeCard_TC_Timestamper_4_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_Timestamper_3'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_Timestamper_4_0/TimeCard_TC_Timestamper_4_0/TimeCard_TC_Timestamper_4_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_Timestamper_4'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_Timestamper_4_0/TimeCard_TC_Timestamper_4_0/TimeCard_TC_Timestamper_4_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_Timestamper_4'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_Timestamper_FpgaPps_0/TimeCard_TC_Timestamper_FpgaPps_0/TimeCard_TC_Timestamper_FpgaPps_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_Timestamper_FpgaPps'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_Timestamper_FpgaPps_0/TimeCard_TC_Timestamper_FpgaPps_0/TimeCard_TC_Timestamper_FpgaPps_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_Timestamper_FpgaPps'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_Timestamper_Gnss1Pps_0/TimeCard_TC_Timestamper_Gnss1Pps_0/TimeCard_TC_Timestamper_Gnss1Pps_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_Timestamper_Gnss1Pps'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_Timestamper_Gnss1Pps_0/TimeCard_TC_Timestamper_Gnss1Pps_0/TimeCard_TC_Timestamper_Gnss1Pps_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_Timestamper_Gnss1Pps'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_TodSlave_0_0/TimeCard_TC_TodSlave_0_0/TimeCard_TC_TodSlave_0_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_TodSlave_0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_TodSlave_0_0/TimeCard_TC_TodSlave_0_0/TimeCard_TC_TodSlave_0_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/TC_TodSlave_0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_gpio_ext_0/TimeCard_axi_gpio_ext_0/TimeCard_axi_gpio_ext_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_gpio_ext'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_gpio_ext_0/TimeCard_axi_gpio_ext_0/TimeCard_axi_gpio_ext_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_gpio_ext'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_gpio_gnss_mac_0/TimeCard_axi_gpio_gnss_mac_0/TimeCard_axi_gpio_gnss_mac_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_gpio_gnss_mac'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_gpio_gnss_mac_0/TimeCard_axi_gpio_gnss_mac_0/TimeCard_axi_gpio_gnss_mac_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_gpio_gnss_mac'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_gpio_rgb_0/TimeCard_axi_gpio_rgb_0/TimeCard_axi_gpio_rgb_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_gpio_rgb'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_gpio_rgb_0/TimeCard_axi_gpio_rgb_0/TimeCard_axi_gpio_rgb_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_gpio_rgb'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_hwicap_0_0/TimeCard_axi_hwicap_0_0/TimeCard_axi_hwicap_0_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_hwicap_0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_hwicap_0_0/TimeCard_axi_hwicap_0_0/TimeCard_axi_hwicap_0_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_hwicap_0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_iic_0/TimeCard_axi_iic_0/TimeCard_axi_iic_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_iic'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_iic_0/TimeCard_axi_iic_0/TimeCard_axi_iic_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_iic'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_iic_eeprom_0/TimeCard_axi_iic_eeprom_0/TimeCard_axi_iic_eeprom_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_iic_eeprom'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_iic_eeprom_0/TimeCard_axi_iic_eeprom_0/TimeCard_axi_iic_eeprom_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_iic_eeprom'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_iic_rgb_0/TimeCard_axi_iic_rgb_0/TimeCard_axi_iic_rgb_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_iic_rgb'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_iic_rgb_0/TimeCard_axi_iic_rgb_0/TimeCard_axi_iic_rgb_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_iic_rgb'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_xbar_0/TimeCard_xbar_0/TimeCard_xbar_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_xbar_0/TimeCard_xbar_0/TimeCard_xbar_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/xbar'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_ds_0/TimeCard_auto_ds_0/TimeCard_auto_ds_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_ds_0/TimeCard_auto_ds_0/TimeCard_auto_ds_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_pc_0/TimeCard_auto_pc_0/TimeCard_auto_pc_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_pc_0/TimeCard_auto_pc_0/TimeCard_auto_pc_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_rs_0/TimeCard_auto_rs_0/TimeCard_auto_rs_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_rs'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_rs_0/TimeCard_auto_rs_0/TimeCard_auto_rs_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_rs'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_15/TimeCard_auto_cc_15/TimeCard_auto_cc_15_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/s01_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_15/TimeCard_auto_cc_15/TimeCard_auto_cc_15_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/s01_couplers/auto_cc'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_0/TimeCard_auto_cc_0/TimeCard_auto_cc_1_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m00_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_0/TimeCard_auto_cc_0/TimeCard_auto_cc_1_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m00_couplers/auto_cc'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_1/TimeCard_auto_cc_1/TimeCard_auto_cc_1_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m01_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_1/TimeCard_auto_cc_1/TimeCard_auto_cc_1_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m01_couplers/auto_cc'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_2/TimeCard_auto_cc_2/TimeCard_auto_cc_1_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m02_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_2/TimeCard_auto_cc_2/TimeCard_auto_cc_1_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m02_couplers/auto_cc'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_3/TimeCard_auto_cc_3/TimeCard_auto_cc_3_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m03_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_3/TimeCard_auto_cc_3/TimeCard_auto_cc_3_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m03_couplers/auto_cc'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_4/TimeCard_auto_cc_4/TimeCard_auto_cc_6_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m04_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_4/TimeCard_auto_cc_4/TimeCard_auto_cc_6_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m04_couplers/auto_cc'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_5/TimeCard_auto_cc_5/TimeCard_auto_cc_6_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m05_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_5/TimeCard_auto_cc_5/TimeCard_auto_cc_6_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m05_couplers/auto_cc'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_6/TimeCard_auto_cc_6/TimeCard_auto_cc_6_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m06_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_6/TimeCard_auto_cc_6/TimeCard_auto_cc_6_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m06_couplers/auto_cc'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_7/TimeCard_auto_cc_7/TimeCard_auto_cc_6_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m07_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_7/TimeCard_auto_cc_7/TimeCard_auto_cc_6_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m07_couplers/auto_cc'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_8/TimeCard_auto_cc_8/TimeCard_auto_cc_8_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m08_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_8/TimeCard_auto_cc_8/TimeCard_auto_cc_8_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m08_couplers/auto_cc'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_9/TimeCard_auto_cc_9/TimeCard_auto_cc_9_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m09_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_9/TimeCard_auto_cc_9/TimeCard_auto_cc_9_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m09_couplers/auto_cc'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_10/TimeCard_auto_cc_10/TimeCard_auto_cc_10_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m10_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_10/TimeCard_auto_cc_10/TimeCard_auto_cc_10_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m10_couplers/auto_cc'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_11/TimeCard_auto_cc_11/TimeCard_auto_cc_11_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m11_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_11/TimeCard_auto_cc_11/TimeCard_auto_cc_11_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m11_couplers/auto_cc'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_12/TimeCard_auto_cc_12/TimeCard_auto_cc_12_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m12_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_12/TimeCard_auto_cc_12/TimeCard_auto_cc_12_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m12_couplers/auto_cc'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_13/TimeCard_auto_cc_13/TimeCard_auto_cc_14_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m13_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_13/TimeCard_auto_cc_13/TimeCard_auto_cc_14_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m13_couplers/auto_cc'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_14/TimeCard_auto_cc_14/TimeCard_auto_cc_14_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m14_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_14/TimeCard_auto_cc_14/TimeCard_auto_cc_14_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_0/m14_couplers/auto_cc'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_xbar_1/TimeCard_xbar_1/TimeCard_xbar_1_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_GPIO/xbar'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_xbar_1/TimeCard_xbar_1/TimeCard_xbar_1_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_GPIO/xbar'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_xbar_2/TimeCard_xbar_2/TimeCard_xbar_2_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_IIC/xbar'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_xbar_2/TimeCard_xbar_2/TimeCard_xbar_2_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_IIC/xbar'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_xbar_3/TimeCard_xbar_3/TimeCard_xbar_3_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_timecard/xbar'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_xbar_3/TimeCard_xbar_3/TimeCard_xbar_3_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_timecard/xbar'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_tier2_xbar_0_0/TimeCard_tier2_xbar_0_0/TimeCard_tier2_xbar_0_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_timecard/tier2_xbar_0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_tier2_xbar_0_0/TimeCard_tier2_xbar_0_0/TimeCard_tier2_xbar_0_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_timecard/tier2_xbar_0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_tier2_xbar_1_0/TimeCard_tier2_xbar_1_0/TimeCard_tier2_xbar_1_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_timecard/tier2_xbar_1'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_tier2_xbar_1_0/TimeCard_tier2_xbar_1_0/TimeCard_tier2_xbar_1_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_timecard/tier2_xbar_1'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_tier2_xbar_2_0/TimeCard_tier2_xbar_2_0/TimeCard_tier2_xbar_2_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_timecard/tier2_xbar_2'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_tier2_xbar_2_0/TimeCard_tier2_xbar_2_0/TimeCard_tier2_xbar_2_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_interconnect_timecard/tier2_xbar_2'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_pcie_0_0/TimeCard_axi_pcie_0_0/TimeCard_axi_pcie_0_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_pcie_0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_pcie_0_0/TimeCard_axi_pcie_0_0/TimeCard_axi_pcie_0_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_pcie_0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_quad_spi_flash_0/TimeCard_axi_quad_spi_flash_0/TimeCard_axi_quad_spi_flash_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_quad_spi_flash'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_quad_spi_flash_0/TimeCard_axi_quad_spi_flash_0/TimeCard_axi_quad_spi_flash_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_quad_spi_flash'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_uart16550_ext_0/TimeCard_axi_uart16550_ext_0/TimeCard_axi_uart16550_gnss1_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_uart16550_ext'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_uart16550_ext_0/TimeCard_axi_uart16550_ext_0/TimeCard_axi_uart16550_gnss1_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_uart16550_ext'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_uart16550_gnss1_0/TimeCard_axi_uart16550_gnss1_0/TimeCard_axi_uart16550_gnss1_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_uart16550_gnss1'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_uart16550_gnss1_0/TimeCard_axi_uart16550_gnss1_0/TimeCard_axi_uart16550_gnss1_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_uart16550_gnss1'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_uart16550_gnss2_0/TimeCard_axi_uart16550_gnss2_0/TimeCard_axi_uart16550_gnss2_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_uart16550_gnss2'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_uart16550_gnss2_0/TimeCard_axi_uart16550_gnss2_0/TimeCard_axi_uart16550_gnss2_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_uart16550_gnss2'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_uart16550_mac_0/TimeCard_axi_uart16550_mac_0/TimeCard_axi_uart16550_mac_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_uart16550_mac'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_uart16550_mac_0/TimeCard_axi_uart16550_mac_0/TimeCard_axi_uart16550_mac_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_uart16550_mac'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_uart16550_reserved_0/TimeCard_axi_uart16550_reserved_0/TimeCard_axi_uart16550_reserved_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_uart16550_reserved'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_uart16550_reserved_0/TimeCard_axi_uart16550_reserved_0/TimeCard_axi_uart16550_reserved_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/axi_uart16550_reserved'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_clk_wiz_0_0/TimeCard_clk_wiz_0_0/TimeCard_clk_wiz_0_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_clk_wiz_0_0/TimeCard_clk_wiz_0_0/TimeCard_clk_wiz_0_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/clk_wiz_0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_clk_wiz_1_0/TimeCard_clk_wiz_1_0/TimeCard_clk_wiz_1_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/clk_wiz_1'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_clk_wiz_1_0/TimeCard_clk_wiz_1_0/TimeCard_clk_wiz_1_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/clk_wiz_1'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_clk_wiz_2_0/TimeCard_clk_wiz_2_0/TimeCard_clk_wiz_2_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/clk_wiz_2'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_clk_wiz_2_0/TimeCard_clk_wiz_2_0/TimeCard_clk_wiz_2_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/clk_wiz_2'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_proc_sys_reset_0_0/TimeCard_proc_sys_reset_0_0/TimeCard_proc_sys_reset_2_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/proc_sys_reset_0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_proc_sys_reset_0_0/TimeCard_proc_sys_reset_0_0/TimeCard_proc_sys_reset_2_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/proc_sys_reset_0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_proc_sys_reset_1_0/TimeCard_proc_sys_reset_1_0/TimeCard_proc_sys_reset_1_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/proc_sys_reset_1'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_proc_sys_reset_1_0/TimeCard_proc_sys_reset_1_0/TimeCard_proc_sys_reset_1_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/proc_sys_reset_1'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_proc_sys_reset_2_0/TimeCard_proc_sys_reset_2_0/TimeCard_proc_sys_reset_2_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/proc_sys_reset_2'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_proc_sys_reset_2_0/TimeCard_proc_sys_reset_2_0/TimeCard_proc_sys_reset_2_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/proc_sys_reset_2'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_util_ds_buf_0_0/TimeCard_util_ds_buf_0_0/TimeCard_util_ds_buf_0_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/util_ds_buf_0'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_util_ds_buf_0_0/TimeCard_util_ds_buf_0_0/TimeCard_util_ds_buf_0_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/util_ds_buf_0'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_util_ds_buf_1_0/TimeCard_util_ds_buf_1_0/TimeCard_util_ds_buf_1_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/util_ds_buf_1'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_util_ds_buf_1_0/TimeCard_util_ds_buf_1_0/TimeCard_util_ds_buf_1_0_in_context.xdc] for cell 'Bd_Inst/TimeCard_i/util_ds_buf_1'
Parsing XDC File [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/Constraints/PinoutConstraint.xdc]
Finished Parsing XDC File [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/Constraints/PinoutConstraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/Constraints/PinoutConstraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TimeCardTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TimeCardTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/Constraints/UpdateImageConstraint.xdc]
Finished Parsing XDC File [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/Constraints/UpdateImageConstraint.xdc]
Parsing XDC File [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1397.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 11 instances
  OBUFDS => OBUFDS: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1397.184 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1397.184 ; gain = 113.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1397.184 ; gain = 113.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for Mhz200ClkN_ClkIn. (constraint file  c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_clk_wiz_0_0/TimeCard_clk_wiz_0_0/TimeCard_clk_wiz_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Mhz200ClkN_ClkIn. (constraint file  c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_clk_wiz_0_0/TimeCard_clk_wiz_0_0/TimeCard_clk_wiz_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for Mhz200ClkP_ClkIn. (constraint file  c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_clk_wiz_0_0/TimeCard_clk_wiz_0_0/TimeCard_clk_wiz_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Mhz200ClkP_ClkIn. (constraint file  c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_clk_wiz_0_0/TimeCard_clk_wiz_0_0/TimeCard_clk_wiz_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for PcieRefClkN_ClkIn. (constraint file  c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_util_ds_buf_1_0/TimeCard_util_ds_buf_1_0/TimeCard_util_ds_buf_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PcieRefClkN_ClkIn. (constraint file  c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_util_ds_buf_1_0/TimeCard_util_ds_buf_1_0/TimeCard_util_ds_buf_1_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for PcieRefClkP_ClkIn. (constraint file  c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_util_ds_buf_1_0/TimeCard_util_ds_buf_1_0/TimeCard_util_ds_buf_1_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PcieRefClkP_ClkIn. (constraint file  c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_util_ds_buf_1_0/TimeCard_util_ds_buf_1_0/TimeCard_util_ds_buf_1_0_in_context.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/BufgMux_IPI_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/BufgMux_IPI_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/BufgMux_IPI_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/TC_AdjustableClock_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/TC_ClockDetector_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/TC_ConfMaster_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/TC_CoreList_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/TC_DummyAxiSlave_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/TC_DummyAxiSlave_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/TC_DummyAxiSlave_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/TC_DummyAxiSlave_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/TC_DummyAxiSlave_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/TC_FpgaVersion_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/TC_FrequencyCounter_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/TC_FrequencyCounter_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/TC_FrequencyCounter_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/TC_FrequencyCounter_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/TC_MsiIrq_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/TC_PpsGenerator_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/TC_PpsSlave_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/TC_PpsSourceSelector_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/TC_PpsSourceSelector_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/TC_SignalGenerator_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/TC_SignalGenerator_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/TC_SignalGenerator_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/TC_SignalGenerator_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/TC_SmaSelector_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/TC_Timestamper_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/TC_Timestamper_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/TC_Timestamper_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/TC_Timestamper_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/TC_Timestamper_FpgaPps. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/TC_Timestamper_Gnss1Pps. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/TC_TodSlave_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/axi_gpio_ext. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/axi_gpio_gnss_mac. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/axi_gpio_rgb. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/axi_hwicap_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/axi_iic. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/axi_iic_eeprom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/axi_iic_rgb. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_rs. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/axi_interconnect_0/s01_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/axi_interconnect_0/m00_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/axi_interconnect_0/m01_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/axi_interconnect_0/m02_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/axi_interconnect_0/m03_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/axi_interconnect_0/m04_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/axi_interconnect_0/m05_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/axi_interconnect_0/m06_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/axi_interconnect_0/m07_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/axi_interconnect_0/m08_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/axi_interconnect_0/m09_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/axi_interconnect_0/m10_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/axi_interconnect_0/m11_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/axi_interconnect_0/m12_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/axi_interconnect_0/m13_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/axi_interconnect_0/m14_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/axi_interconnect_GPIO/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/axi_interconnect_GPIO. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/axi_interconnect_IIC/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/axi_interconnect_IIC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/axi_interconnect_timecard/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/axi_interconnect_timecard/tier2_xbar_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/axi_interconnect_timecard/tier2_xbar_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/axi_interconnect_timecard/tier2_xbar_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/axi_interconnect_timecard. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/axi_pcie_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/axi_quad_spi_flash. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/axi_uart16550_ext. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/axi_uart16550_gnss1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/axi_uart16550_gnss2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/axi_uart16550_mac. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/axi_uart16550_reserved. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/clk_wiz_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/proc_sys_reset_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/proc_sys_reset_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/util_ds_buf_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/util_ds_buf_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/xlconstant_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/xlconstant_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/xlconstant_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bd_Inst/TimeCard_i/xlconstant_6. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1397.184 ; gain = 113.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1397.184 ; gain = 113.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   28 Bit       Adders := 2     
+---Registers : 
	               31 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   28 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design TimeCardTop has port Uart1TxDat_DatOut driven by constant 0
WARNING: [Synth 8-3917] design TimeCardTop has port MacFreqControl_DatOut driven by constant 0
WARNING: [Synth 8-3917] design TimeCardTop has port MacUsbPower_EnOut driven by constant 0
WARNING: [Synth 8-3917] design TimeCardTop has port MacUsbP_DatOut driven by constant 0
WARNING: [Synth 8-3917] design TimeCardTop has port MacUsbN_DatOut driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1397.184 ; gain = 113.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 1397.184 ; gain = 113.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 1397.184 ; gain = 113.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 1397.184 ; gain = 113.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 1397.184 ; gain = 113.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 1397.184 ; gain = 113.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 1397.184 ; gain = 113.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 1397.184 ; gain = 113.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 1397.184 ; gain = 113.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 1397.184 ; gain = 113.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |TimeCard_xbar_0                    |         1|
|2     |TimeCard_auto_cc_0                 |         1|
|3     |TimeCard_auto_cc_1                 |         1|
|4     |TimeCard_auto_cc_2                 |         1|
|5     |TimeCard_auto_cc_3                 |         1|
|6     |TimeCard_auto_cc_4                 |         1|
|7     |TimeCard_auto_cc_5                 |         1|
|8     |TimeCard_auto_cc_6                 |         1|
|9     |TimeCard_auto_cc_7                 |         1|
|10    |TimeCard_auto_cc_8                 |         1|
|11    |TimeCard_auto_cc_9                 |         1|
|12    |TimeCard_auto_cc_10                |         1|
|13    |TimeCard_auto_cc_11                |         1|
|14    |TimeCard_auto_cc_12                |         1|
|15    |TimeCard_auto_cc_13                |         1|
|16    |TimeCard_auto_cc_14                |         1|
|17    |TimeCard_auto_ds_0                 |         1|
|18    |TimeCard_auto_pc_0                 |         1|
|19    |TimeCard_auto_rs_0                 |         1|
|20    |TimeCard_auto_cc_15                |         1|
|21    |TimeCard_xbar_1                    |         1|
|22    |TimeCard_xbar_2                    |         1|
|23    |TimeCard_tier2_xbar_0_0            |         1|
|24    |TimeCard_tier2_xbar_1_0            |         1|
|25    |TimeCard_tier2_xbar_2_0            |         1|
|26    |TimeCard_xbar_3                    |         1|
|27    |TimeCard_BufgMux_IPI_0_0           |         1|
|28    |TimeCard_BufgMux_IPI_1_0           |         1|
|29    |TimeCard_BufgMux_IPI_2_0           |         1|
|30    |TimeCard_TC_AdjustableClock_0_0    |         1|
|31    |TimeCard_TC_ClockDetector_0_0      |         1|
|32    |TimeCard_TC_ConfMaster_0_0         |         1|
|33    |TimeCard_TC_CoreList_0_0           |         1|
|34    |TimeCard_TC_DummyAxiSlave_0_0      |         1|
|35    |TimeCard_TC_DummyAxiSlave_1_0      |         1|
|36    |TimeCard_TC_DummyAxiSlave_2_0      |         1|
|37    |TimeCard_TC_DummyAxiSlave_3_0      |         1|
|38    |TimeCard_TC_DummyAxiSlave_4_0      |         1|
|39    |TimeCard_TC_FpgaVersion_0_0        |         1|
|40    |TimeCard_TC_FrequencyCounter_1_0   |         1|
|41    |TimeCard_TC_FrequencyCounter_2_0   |         1|
|42    |TimeCard_TC_FrequencyCounter_3_0   |         1|
|43    |TimeCard_TC_FrequencyCounter_4_0   |         1|
|44    |TimeCard_TC_MsiIrq_0_0             |         1|
|45    |TimeCard_TC_PpsGenerator_0_0       |         1|
|46    |TimeCard_TC_PpsSlave_0_0           |         1|
|47    |TimeCard_TC_PpsSourceSelector_0_0  |         1|
|48    |TimeCard_TC_PpsSourceSelector_1_0  |         1|
|49    |TimeCard_TC_SignalGenerator_1_0    |         1|
|50    |TimeCard_TC_SignalGenerator_2_0    |         1|
|51    |TimeCard_TC_SignalGenerator_3_0    |         1|
|52    |TimeCard_TC_SignalGenerator_4_0    |         1|
|53    |TimeCard_TC_SmaSelector_0_0        |         1|
|54    |TimeCard_TC_Timestamper_1_0        |         1|
|55    |TimeCard_TC_Timestamper_2_0        |         1|
|56    |TimeCard_TC_Timestamper_3_0        |         1|
|57    |TimeCard_TC_Timestamper_4_0        |         1|
|58    |TimeCard_TC_Timestamper_FpgaPps_0  |         1|
|59    |TimeCard_TC_Timestamper_Gnss1Pps_0 |         1|
|60    |TimeCard_TC_TodSlave_0_0           |         1|
|61    |TimeCard_axi_gpio_ext_0            |         1|
|62    |TimeCard_axi_gpio_gnss_mac_0       |         1|
|63    |TimeCard_axi_gpio_rgb_0            |         1|
|64    |TimeCard_axi_hwicap_0_0            |         1|
|65    |TimeCard_axi_iic_0                 |         1|
|66    |TimeCard_axi_iic_eeprom_0          |         1|
|67    |TimeCard_axi_iic_rgb_0             |         1|
|68    |TimeCard_axi_pcie_0_0              |         1|
|69    |TimeCard_axi_quad_spi_flash_0      |         1|
|70    |TimeCard_axi_uart16550_ext_0       |         1|
|71    |TimeCard_axi_uart16550_gnss1_0     |         1|
|72    |TimeCard_axi_uart16550_gnss2_0     |         1|
|73    |TimeCard_axi_uart16550_mac_0       |         1|
|74    |TimeCard_axi_uart16550_reserved_0  |         1|
|75    |TimeCard_clk_wiz_0_0               |         1|
|76    |TimeCard_clk_wiz_1_0               |         1|
|77    |TimeCard_clk_wiz_2_0               |         1|
|78    |TimeCard_proc_sys_reset_0_0        |         1|
|79    |TimeCard_proc_sys_reset_1_0        |         1|
|80    |TimeCard_proc_sys_reset_2_0        |         1|
|81    |TimeCard_util_ds_buf_0_0           |         1|
|82    |TimeCard_util_ds_buf_1_0           |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------+------+
|      |Cell                                    |Count |
+------+----------------------------------------+------+
|1     |TimeCard_BufgMux_IPI_0_0_bbox           |     1|
|2     |TimeCard_BufgMux_IPI_1_0_bbox           |     1|
|3     |TimeCard_BufgMux_IPI_2_0_bbox           |     1|
|4     |TimeCard_TC_AdjustableClock_0_0_bbox    |     1|
|5     |TimeCard_TC_ClockDetector_0_0_bbox      |     1|
|6     |TimeCard_TC_ConfMaster_0_0_bbox         |     1|
|7     |TimeCard_TC_CoreList_0_0_bbox           |     1|
|8     |TimeCard_TC_DummyAxiSlave_0_0_bbox      |     1|
|9     |TimeCard_TC_DummyAxiSlave_1_0_bbox      |     1|
|10    |TimeCard_TC_DummyAxiSlave_2_0_bbox      |     1|
|11    |TimeCard_TC_DummyAxiSlave_3_0_bbox      |     1|
|12    |TimeCard_TC_DummyAxiSlave_4_0_bbox      |     1|
|13    |TimeCard_TC_FpgaVersion_0_0_bbox        |     1|
|14    |TimeCard_TC_FrequencyCounter_1_0_bbox   |     1|
|15    |TimeCard_TC_FrequencyCounter_2_0_bbox   |     1|
|16    |TimeCard_TC_FrequencyCounter_3_0_bbox   |     1|
|17    |TimeCard_TC_FrequencyCounter_4_0_bbox   |     1|
|18    |TimeCard_TC_MsiIrq_0_0_bbox             |     1|
|19    |TimeCard_TC_PpsGenerator_0_0_bbox       |     1|
|20    |TimeCard_TC_PpsSlave_0_0_bbox           |     1|
|21    |TimeCard_TC_PpsSourceSelector_0_0_bbox  |     1|
|22    |TimeCard_TC_PpsSourceSelector_1_0_bbox  |     1|
|23    |TimeCard_TC_SignalGenerator_1_0_bbox    |     1|
|24    |TimeCard_TC_SignalGenerator_2_0_bbox    |     1|
|25    |TimeCard_TC_SignalGenerator_3_0_bbox    |     1|
|26    |TimeCard_TC_SignalGenerator_4_0_bbox    |     1|
|27    |TimeCard_TC_SmaSelector_0_0_bbox        |     1|
|28    |TimeCard_TC_Timestamper_1_0_bbox        |     1|
|29    |TimeCard_TC_Timestamper_2_0_bbox        |     1|
|30    |TimeCard_TC_Timestamper_3_0_bbox        |     1|
|31    |TimeCard_TC_Timestamper_4_0_bbox        |     1|
|32    |TimeCard_TC_Timestamper_FpgaPps_0_bbox  |     1|
|33    |TimeCard_TC_Timestamper_Gnss1Pps_0_bbox |     1|
|34    |TimeCard_TC_TodSlave_0_0_bbox           |     1|
|35    |TimeCard_auto_cc_0_bbox                 |     1|
|36    |TimeCard_auto_cc_10_bbox                |     1|
|37    |TimeCard_auto_cc_11_bbox                |     1|
|38    |TimeCard_auto_cc_12_bbox                |     1|
|39    |TimeCard_auto_cc_13_bbox                |     1|
|40    |TimeCard_auto_cc_14_bbox                |     1|
|41    |TimeCard_auto_cc_15_bbox                |     1|
|42    |TimeCard_auto_cc_1_bbox                 |     1|
|43    |TimeCard_auto_cc_2_bbox                 |     1|
|44    |TimeCard_auto_cc_3_bbox                 |     1|
|45    |TimeCard_auto_cc_4_bbox                 |     1|
|46    |TimeCard_auto_cc_5_bbox                 |     1|
|47    |TimeCard_auto_cc_6_bbox                 |     1|
|48    |TimeCard_auto_cc_7_bbox                 |     1|
|49    |TimeCard_auto_cc_8_bbox                 |     1|
|50    |TimeCard_auto_cc_9_bbox                 |     1|
|51    |TimeCard_auto_ds_0_bbox                 |     1|
|52    |TimeCard_auto_pc_0_bbox                 |     1|
|53    |TimeCard_auto_rs_0_bbox                 |     1|
|54    |TimeCard_axi_gpio_ext_0_bbox            |     1|
|55    |TimeCard_axi_gpio_gnss_mac_0_bbox       |     1|
|56    |TimeCard_axi_gpio_rgb_0_bbox            |     1|
|57    |TimeCard_axi_hwicap_0_0_bbox            |     1|
|58    |TimeCard_axi_iic_0_bbox                 |     1|
|59    |TimeCard_axi_iic_eeprom_0_bbox          |     1|
|60    |TimeCard_axi_iic_rgb_0_bbox             |     1|
|61    |TimeCard_axi_pcie_0_0_bbox              |     1|
|62    |TimeCard_axi_quad_spi_flash_0_bbox      |     1|
|63    |TimeCard_axi_uart16550_ext_0_bbox       |     1|
|64    |TimeCard_axi_uart16550_gnss1_0_bbox     |     1|
|65    |TimeCard_axi_uart16550_gnss2_0_bbox     |     1|
|66    |TimeCard_axi_uart16550_mac_0_bbox       |     1|
|67    |TimeCard_axi_uart16550_reserved_0_bbox  |     1|
|68    |TimeCard_clk_wiz_0_0_bbox               |     1|
|69    |TimeCard_clk_wiz_1_0_bbox               |     1|
|70    |TimeCard_clk_wiz_2_0_bbox               |     1|
|71    |TimeCard_proc_sys_reset_0_0_bbox        |     1|
|72    |TimeCard_proc_sys_reset_1_0_bbox        |     1|
|73    |TimeCard_proc_sys_reset_2_0_bbox        |     1|
|74    |TimeCard_tier2_xbar_0_0_bbox            |     1|
|75    |TimeCard_tier2_xbar_1_0_bbox            |     1|
|76    |TimeCard_tier2_xbar_2_0_bbox            |     1|
|77    |TimeCard_util_ds_buf_0_0_bbox           |     1|
|78    |TimeCard_util_ds_buf_1_0_bbox           |     1|
|79    |TimeCard_xbar_0_bbox                    |     1|
|80    |TimeCard_xbar_1_bbox                    |     1|
|81    |TimeCard_xbar_2_bbox                    |     1|
|82    |TimeCard_xbar_3_bbox                    |     1|
|83    |BUFR                                    |     1|
|84    |CARRY4                                  |    22|
|85    |LUT1                                    |    43|
|86    |LUT2                                    |    29|
|87    |LUT3                                    |     3|
|88    |LUT4                                    |     5|
|89    |LUT5                                    |     6|
|90    |LUT6                                    |    39|
|91    |FDCE                                    |    83|
|92    |FDPE                                    |     2|
|93    |IBUF                                    |    22|
|94    |IBUFDS                                  |     1|
|95    |IOBUF                                   |    11|
|96    |OBUF                                    |    51|
|97    |OBUFDS                                  |     2|
|98    |OBUFT                                   |     1|
+------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 1397.184 ; gain = 113.750
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 80 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 1397.184 ; gain = 86.770
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 1397.184 ; gain = 113.750
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.199 . Memory (MB): peak = 1397.184 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1397.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 11 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 2 instances

Synth Design complete, checksum: c2b26e60
INFO: [Common 17-83] Releasing license: Synthesis
348 Infos, 114 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 1397.184 ; gain = 113.750
INFO: [Common 17-1381] The checkpoint 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_1/TimeCardTop.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TimeCardTop_utilization_synth.rpt -pb TimeCardTop_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Sep 27 20:04:25 2025...
