// Seed: 4265782573
module module_0 (
    input tri id_0,
    output supply0 id_1,
    output tri1 id_2,
    input uwire id_3,
    input tri id_4,
    input wor id_5,
    input supply1 id_6,
    input supply1 id_7,
    input wand id_8,
    output uwire id_9
);
endmodule
program module_1 (
    input wire id_0,
    input wire id_1
    , id_16,
    input wand id_2,
    input uwire id_3,
    input wire id_4,
    input tri1 id_5,
    input uwire id_6,
    output tri1 id_7,
    output wire id_8,
    input supply1 id_9,
    output tri1 id_10,
    output tri id_11,
    input supply1 id_12,
    output logic id_13,
    output wor id_14
);
  wor id_17, id_18;
  logic id_19;
  assign id_17 = id_17 - 1;
  logic id_20;
  ;
  wire id_21, id_22, id_23, id_24;
  always @(negedge id_1) begin : LABEL_0
    id_13 <= 1;
  end
  wire id_25;
  assign id_16 = -1'b0;
  module_0 modCall_1 (
      id_0,
      id_14,
      id_11,
      id_2,
      id_0,
      id_12,
      id_0,
      id_0,
      id_4,
      id_8
  );
  assign modCall_1.id_9 = 0;
endprogram
