===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 16.6296 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.8507 ( 19.1%)    3.8507 ( 23.2%)  FIR Parser
    7.4097 ( 36.7%)    5.3008 ( 31.9%)  'firrtl.circuit' Pipeline
    1.3645 (  6.8%)    0.6842 (  4.1%)    'firrtl.module' Pipeline
    1.1856 (  5.9%)    0.5980 (  3.6%)      CSE
    0.0010 (  0.0%)    0.0005 (  0.0%)        (A) DominanceInfo
    0.1701 (  0.8%)    0.0896 (  0.5%)      LowerCHIRRTL
    0.1650 (  0.8%)    0.1650 (  1.0%)    InferWidths
    0.5446 (  2.7%)    0.5446 (  3.3%)    InferResets
    0.0553 (  0.3%)    0.0553 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0570 (  0.3%)    0.0570 (  0.3%)    PrefixModules
    0.3876 (  1.9%)    0.3876 (  2.3%)    LowerFIRRTLTypes
    1.9106 (  9.5%)    0.9554 (  5.7%)    'firrtl.module' Pipeline
    0.6265 (  3.1%)    0.3267 (  2.0%)      ExpandWhens
    1.2799 (  6.3%)    0.6539 (  3.9%)      Canonicalizer
    0.2505 (  1.2%)    0.2505 (  1.5%)    Inliner
    1.4355 (  7.1%)    1.4355 (  8.6%)    IMConstProp
    0.0519 (  0.3%)    0.0519 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0004 (  0.0%)    0.0004 (  0.0%)    BlackBoxReader
    0.9465 (  4.7%)    0.4733 (  2.8%)    'firrtl.module' Pipeline
    0.9441 (  4.7%)    0.4723 (  2.8%)      Canonicalizer
    0.1919 (  1.0%)    0.1919 (  1.2%)    CreateSiFiveMetadata
    0.1497 (  0.7%)    0.1497 (  0.9%)    EmitOMIR
    0.0515 (  0.3%)    0.0515 (  0.3%)      (A) circt::firrtl::InstanceGraph
    1.2325 (  6.1%)    1.2325 (  7.4%)  LowerFIRRTLToHW
    0.2908 (  1.4%)    0.2908 (  1.7%)  HWMemSimImpl
    2.9273 ( 14.5%)    1.4644 (  8.8%)  'hw.module' Pipeline
    0.0963 (  0.5%)    0.0562 (  0.3%)    HWCleanup
    0.8236 (  4.1%)    0.4128 (  2.5%)    CSE
    0.0011 (  0.0%)    0.0006 (  0.0%)      (A) DominanceInfo
    1.5764 (  7.8%)    0.7886 (  4.7%)    Canonicalizer
    0.0208 (  0.1%)    0.0128 (  0.1%)    HWLegalizeModules
    0.4000 (  2.0%)    0.2084 (  1.3%)    PrettifyVerilog
    4.4823 ( 22.2%)    4.4823 ( 27.0%)  ExportVerilog
    0.0054 (  0.0%)    0.0054 (  0.0%)  Rest
   20.2013 (100.0%)   16.6296 (100.0%)  Total

{
  totalTime: 16.662,
  maxMemory: 808013824
}
