wb_dma_ch_pri_enc/wire_pri27_out -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 -3.135437 -1.975134 -1.703256 0.196843 -3.328371 0.643724 0.680787 2.135283 2.388133 -2.907389 0.035777 -1.910979 -0.030611 0.645303 1.631822 1.215424 3.065952 1.065863 1.200971 0.385536
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_sel/always_5/stmt_1/expr_1 -0.837639 -0.071064 -2.024865 -0.673273 0.219943 0.823890 -1.616450 4.685184 2.664381 -0.787522 1.712956 0.140811 3.007912 -1.570005 2.275674 3.088250 -0.362208 -1.181745 0.042469 -0.535697
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -0.933689 -1.842289 -0.219242 -1.446939 3.986042 -1.289160 -0.303078 -1.697788 1.462706 2.871930 0.878932 -0.280612 1.563792 0.344254 -1.360950 -3.841085 -1.905522 -0.376913 2.116210 -0.430593
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 -0.546056 -0.203013 3.770780 0.877302 1.018028 0.902333 1.904287 -0.346137 2.464148 -1.611659 -0.451286 2.373075 -0.324130 2.447510 0.814890 -3.563298 0.273614 3.011628 1.743182 -0.629751
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.359103 -1.668130 3.050908 -0.410010 -0.058337 0.656496 0.612833 -1.557661 1.972539 -1.238601 -0.831156 0.551834 -2.092768 3.101204 2.418773 -0.552872 -0.938965 4.468635 2.098005 -0.952115
wb_dma_ch_rf/assign_1_ch_adr0 0.137770 -1.946899 1.419241 -1.505440 2.034978 0.056629 -2.509947 -2.235419 -0.538968 3.171098 1.813236 -0.047629 -3.331647 2.983764 0.023548 1.154212 -2.918251 1.490506 2.172139 -0.285219
wb_dma_ch_rf/reg_ch_busy -1.362637 -1.649916 -1.769370 0.043357 5.458794 -1.397889 -1.385567 -0.899746 -0.973878 1.620663 -0.024239 -1.043005 3.474256 -0.325500 1.000059 -3.290190 -2.985332 -0.287272 1.115146 0.219054
wb_dma_wb_slv/always_5 0.543260 0.244156 1.495614 -1.200787 -1.240757 0.004908 -1.728669 1.412015 -0.098773 1.641425 2.144853 -2.867964 -0.310642 -0.249799 1.482086 1.759718 -0.659165 -4.196717 5.222537 -0.408369
wb_dma_wb_slv/always_4 0.985497 -0.372539 0.009504 -0.550675 -4.685877 0.844233 -2.244052 0.673637 2.967254 4.147818 3.692601 -0.655881 -2.307780 0.850527 0.375617 4.440607 3.251701 -4.583128 3.995925 0.410933
wb_dma_wb_slv/always_3 1.752652 -0.023693 6.540019 2.331927 -2.762159 0.679964 1.100856 -0.859129 1.420257 3.019579 -0.217236 1.207394 0.073448 3.701525 1.576920 -0.451925 1.831578 1.020189 -0.779016 1.190331
wb_dma_wb_slv/always_1 2.863714 1.603500 1.999903 -0.108084 -2.381733 1.752189 -3.758310 2.134254 4.541494 5.637301 4.837466 1.783926 -1.722549 -1.580302 0.104514 -1.587556 3.129477 -2.985213 1.758492 0.543954
wb_dma_ch_sel/always_44/case_1/cond 0.388208 -2.062535 0.898550 -0.943308 -0.508640 -0.415656 -1.499875 -3.650114 1.503620 1.723384 1.214326 0.513934 -3.361240 2.559203 0.176166 0.776004 -1.326308 1.357000 4.359627 0.974500
wb_dma_rf/wire_ch0_csr 2.041401 0.056780 0.788843 1.101885 1.693448 -0.633917 -1.354984 3.931319 -0.725424 5.368290 -0.077855 -0.552180 1.015027 -4.581257 4.169230 2.069473 -1.480093 -2.196733 -4.173697 -1.354636
wb_dma_de/wire_done -0.538108 -0.406810 0.886107 0.586775 1.268884 1.128564 0.894006 3.976813 1.359907 -2.277829 -0.635057 0.624635 2.060260 -1.786545 3.006044 0.410186 0.090421 0.577810 -0.521280 -1.964196
wb_dma_ch_pri_enc/wire_pri11_out -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 -0.387524 -0.536883 0.083077 2.244176 3.641168 0.895756 1.389233 4.017646 -2.618929 -3.029674 -0.571248 -0.299810 1.852388 -2.110839 0.544003 -2.601236 -0.009020 -1.258073 -1.823096 -1.285555
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 -1.151145 -2.873406 1.539328 1.735865 2.139557 0.529478 3.152000 1.127182 -0.789929 -3.242110 -1.400317 0.538344 -1.152676 0.895637 0.296904 -2.270801 0.077353 1.374092 1.812790 -1.257389
wb_dma_de/always_13/stmt_1 -0.378940 -0.733370 0.311520 0.268960 -0.518058 0.613850 0.283819 2.738656 2.521857 -1.027464 -0.648287 1.225227 2.379650 -0.418490 3.489904 2.933863 -0.114461 1.719109 -1.018438 -0.443864
wb_dma_de/always_4/if_1 -0.506221 0.056048 1.429964 0.243295 2.918565 1.001948 -0.338085 3.912205 1.264236 -1.053595 0.820191 0.801090 2.683264 -1.165513 3.016022 -0.250409 -0.867057 -0.141349 1.323069 -1.734404
wb_dma_ch_arb/input_req 2.109327 -1.218698 4.249837 2.351912 -1.260376 -0.218241 4.856061 0.183647 0.671719 -2.009882 -3.072073 2.458432 0.486838 1.370208 1.137922 0.165508 -0.988477 0.547426 1.382328 0.002276
wb_dma_ch_pri_enc/wire_pri20_out -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.311406 -1.150268 2.975529 -0.848686 2.444174 0.434839 -1.767076 1.255420 -1.091295 2.137094 1.273697 -1.318943 -1.473095 0.351830 2.306443 1.642081 -4.006746 -1.733665 3.520651 -1.827953
wb_dma_ch_rf/always_26/if_1/if_1 0.511807 2.561753 3.200844 0.677400 -2.053725 0.249376 -0.428259 2.540701 1.267473 -0.789839 -0.735171 0.775500 3.936203 -1.079038 5.310061 2.244362 0.383248 2.488529 -0.052929 0.653635
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -2.358425 -0.484750 -2.833405 -2.824889 0.830648 0.078021 -1.706132 -0.844367 0.805004 -0.113856 1.801749 -1.863739 -2.413789 -1.396049 -1.210977 -0.957537 0.932554 0.255836 2.076847 -1.501520
wb_dma_ch_sel/assign_145_req_p0/expr_1 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.579382 -2.589769 1.711723 -0.129792 2.088570 0.529313 1.641836 1.978100 0.639986 -2.319233 -0.772450 -0.745811 -0.359704 0.039836 2.185487 -0.810540 -1.157358 1.233206 2.732047 -2.363193
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -1.735991 -1.635322 -2.804117 -2.172900 0.416207 -0.360546 -0.158136 2.260738 2.042495 0.268292 1.901279 -1.234343 0.405131 -1.036883 -1.863550 0.862447 -0.082886 -2.051021 1.716756 -1.018408
wb_dma_ch_sel/wire_ch_sel 3.165340 -0.958190 2.405137 3.293292 2.331547 0.076386 -0.413135 0.109203 0.303586 1.702839 -1.054128 4.114628 2.173310 1.531987 4.081977 0.988635 -3.609419 1.096834 0.073398 1.887589
wb_dma_rf/inst_u19 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_rf/inst_u18 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_rf/inst_u17 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_rf/inst_u16 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_rf/inst_u15 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_rf/inst_u14 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_rf/inst_u13 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_rf/inst_u12 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_rf/inst_u11 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_rf/inst_u10 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 0.088423 1.073706 2.506188 -0.369167 4.586791 1.646037 -1.576444 3.520191 -4.903987 0.135437 3.582885 1.983988 0.104558 0.238004 -0.801757 1.332442 2.050113 -0.282568 -0.176815 -1.666576
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 -3.043965 -3.201315 0.347282 -2.477189 -0.975503 -0.365948 2.497015 1.324073 1.746753 0.742001 0.691148 -0.460656 -1.918274 4.647982 -1.967526 6.370616 -0.363977 1.058905 1.010669 -1.363838
wb_dma/input_wb1_ack_i 1.092219 1.848060 2.850104 -2.383697 0.680341 0.019280 1.425039 1.010123 2.127326 -0.098211 0.071986 0.213828 1.615605 -1.341649 -0.538327 -0.486922 -0.833105 -1.708572 -0.020174 -2.054398
wb_dma/wire_slv0_we 2.458240 1.138637 6.302484 3.383956 -1.393932 1.072319 0.409554 -0.595959 -1.105972 1.094104 -0.207394 1.544076 1.793590 3.046627 2.869606 0.122900 1.544932 0.255968 -0.431454 1.375817
wb_dma_ch_rf/reg_ch_sz_inf -2.067446 -0.071089 -2.320594 -0.997597 2.677231 0.069192 -2.131946 1.368881 -1.155217 -0.702810 0.909332 -2.143269 1.067705 -1.701939 1.161240 -0.758892 -0.634002 -0.187040 0.477883 -1.088864
wb_dma_ch_rf 1.461755 1.309216 1.591991 3.116490 0.037106 0.536264 -1.826283 0.360446 -2.275301 1.361596 1.371147 1.745326 0.430608 2.676178 2.010456 1.617440 -0.728721 -0.007767 -0.045759 2.797488
wb_dma_ch_sel/wire_gnt_p1_d -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 -1.997643 -2.263039 -1.929258 3.247671 0.890946 1.028774 -0.036669 2.523478 -1.962875 -4.176568 -0.410943 -0.290182 0.858368 0.358751 2.880775 0.464264 1.507563 1.288137 0.308671 1.116626
wb_dma_ch_sel/input_ch1_txsz -2.077569 -0.523368 -0.514384 -1.549400 -2.066612 1.149843 0.441888 2.662081 4.353627 -0.484149 0.663045 -1.249988 -0.532850 -1.663222 0.041026 -1.570291 3.169559 0.505700 -1.240438 -2.094614
wb_dma/wire_ch3_txsz -1.745906 -2.908306 1.456777 -0.495114 0.019155 0.674482 1.362686 1.529645 2.479087 -1.726215 -0.334487 -0.022130 -0.729397 0.880933 2.452529 0.908601 0.222639 2.179390 2.533949 -1.685238
wb_dma_ch_sel/assign_7_pri2 -1.579382 -2.589769 1.711723 -0.129792 2.088570 0.529313 1.641836 1.978100 0.639986 -2.319233 -0.772450 -0.745811 -0.359704 0.039836 2.185487 -0.810540 -1.157358 1.233206 2.732047 -2.363193
wb_dma_ch_pri_enc/inst_u30 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma/assign_3_dma_nd 0.423444 -1.483891 3.464736 1.141606 2.423824 1.007300 1.249346 3.391365 -1.659695 -1.800666 -0.459791 -0.980948 -0.694872 -0.408905 2.820291 -0.082358 -2.216215 -1.366847 3.250189 -2.480271
wb_dma_ch_rf/assign_6_pointer -0.854585 -2.606451 -1.886195 0.429906 1.923128 1.391648 -0.140244 -0.781915 1.379299 -1.409895 2.286107 4.913936 -3.573136 -0.855624 0.065582 1.496704 4.831859 3.132925 2.793248 -0.429783
wb_dma_ch_rf/wire_ch_adr0_dewe -0.259306 -1.614617 0.813785 -2.009033 -0.147574 -0.527363 -1.169063 -0.883113 1.301650 2.121660 1.155042 -1.358382 -1.145640 1.203110 0.796357 1.645959 -1.907422 -0.385565 3.606640 -0.447107
wb_dma_ch_pri_enc/always_2/if_1/cond -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond -2.077504 -3.810057 -0.409266 -1.864624 0.493932 -0.289358 1.309644 -0.581323 3.195218 0.024870 -0.346140 1.104627 -0.979263 1.040572 0.554940 1.925617 0.142551 3.819929 0.781608 -1.272810
wb_dma_ch_sel/input_ch0_txsz -2.272908 -1.446419 -2.357995 1.297926 -0.364677 0.911185 -0.494874 3.473043 -1.132366 -3.531246 -0.351214 -1.916931 1.081156 -1.200176 3.225086 2.266858 1.431469 0.371923 -0.306456 -0.211456
wb_dma_ch_sel/always_2 0.423444 -1.483891 3.464736 1.141606 2.423824 1.007300 1.249346 3.391365 -1.659695 -1.800666 -0.459791 -0.980948 -0.694872 -0.408905 2.820291 -0.082358 -2.216215 -1.366847 3.250189 -2.480271
wb_dma_ch_sel/always_3 -0.211570 -2.866669 2.139512 2.700854 -0.179385 1.336340 3.076809 2.579581 -1.572499 -4.045176 -2.115098 0.041301 -1.991284 0.511172 2.290893 0.898390 0.537129 0.999412 0.694150 -1.350795
wb_dma_rf/input_de_txsz_we -1.077609 -1.238080 -1.503527 -0.020604 -0.451357 0.883255 -0.423893 3.280066 -0.489543 -2.217891 -0.548838 -2.700510 0.174005 -3.520106 3.116986 1.401843 1.393019 -1.419028 0.362889 -2.088341
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.359103 -1.668130 3.050908 -0.410010 -0.058337 0.656496 0.612833 -1.557661 1.972539 -1.238601 -0.831156 0.551834 -2.092768 3.101204 2.418773 -0.552872 -0.938965 4.468635 2.098005 -0.952115
wb_dma_ch_sel/assign_145_req_p0 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma_de/always_3/if_1/if_1/cond -0.851537 -0.041191 0.342320 -0.199529 -1.008590 -0.547233 0.671109 0.434004 -1.296588 -0.914994 0.656593 -2.756959 -0.458241 0.362971 -0.620243 -0.780571 0.292738 -2.981696 4.510083 0.145845
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.359103 -1.668130 3.050908 -0.410010 -0.058337 0.656496 0.612833 -1.557661 1.972539 -1.238601 -0.831156 0.551834 -2.092768 3.101204 2.418773 -0.552872 -0.938965 4.468635 2.098005 -0.952115
wb_dma_rf/always_1/case_1 0.430458 1.482294 -0.490993 -1.461952 3.957428 0.152924 -2.910202 -1.120431 -1.551999 -1.597221 3.367011 0.870329 -0.836668 -2.487696 -2.415441 -1.899787 0.921012 -0.528347 2.727423 0.048460
wb_dma_rf/always_2/if_1/if_1/stmt_1 -2.562646 -0.848344 -1.284550 -2.729928 0.988996 -0.632857 -1.857795 0.970276 2.674779 2.199648 3.389741 -1.650559 2.899105 0.247493 -0.688488 0.217638 0.554045 -1.359242 3.137321 -0.415300
wb_dma_ch_sel/assign_99_valid/expr_1 1.120542 -0.584703 1.654101 2.873372 -0.031670 0.109516 -0.951945 0.899604 -3.009270 0.211482 1.087122 0.361521 -0.367625 4.154603 1.854520 3.167847 -2.468771 -1.557685 3.583235 2.808751
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.311406 -1.150268 2.975529 -0.848686 2.444174 0.434839 -1.767076 1.255420 -1.091295 2.137094 1.273697 -1.318943 -1.473095 0.351830 2.306443 1.642081 -4.006746 -1.733665 3.520651 -1.827953
wb_dma_wb_slv/reg_slv_adr 2.863714 1.603500 1.999903 -0.108084 -2.381733 1.752189 -3.758310 2.134254 4.541494 5.637301 4.837466 1.783926 -1.722549 -1.580302 0.104514 -1.587556 3.129477 -2.985213 1.758492 0.543954
wb_dma_ch_sel/assign_8_pri2 -1.579382 -2.589769 1.711723 -0.129792 2.088570 0.529313 1.641836 1.978100 0.639986 -2.319233 -0.772450 -0.745811 -0.359704 0.039836 2.185487 -0.810540 -1.157358 1.233206 2.732047 -2.363193
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond -2.067446 -0.071089 -2.320594 -0.997597 2.677231 0.069192 -2.131946 1.368881 -1.155217 -0.702810 0.909332 -2.143269 1.067705 -1.701939 1.161240 -0.758892 -0.634002 -0.187040 0.477883 -1.088864
wb_dma_wb_mast/wire_wb_cyc_o -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -2.932255 -0.831217 0.108129 -1.594285 -0.612482 0.037635 0.645774 -1.759749 0.327100 -1.063131 0.211906 -2.520404 -2.175561 1.055892 -0.842385 -2.275819 1.637612 1.751665 1.373331 -1.313787
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma/wire_paused -1.735991 -1.635322 -2.804117 -2.172900 0.416207 -0.360546 -0.158136 2.260738 2.042495 0.268292 1.901279 -1.234343 0.405131 -1.036883 -1.863550 0.862447 -0.082886 -2.051021 1.716756 -1.018408
wb_dma_ch_rf/always_8/stmt_1/expr_1 -1.362637 -1.649916 -1.769370 0.043357 5.458794 -1.397889 -1.385567 -0.899746 -0.973878 1.620663 -0.024239 -1.043005 3.474256 -0.325500 1.000059 -3.290190 -2.985332 -0.287272 1.115146 0.219054
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma/wire_ch1_adr1 -0.870564 -1.608699 0.508911 0.819197 1.491699 0.256802 2.080453 0.389898 -0.587769 -1.643944 -0.160078 0.020846 -1.342377 0.276682 -1.672454 -3.004140 1.034704 -0.237072 1.525354 -0.802896
wb_dma_ch_rf/always_6/if_1/if_1/block_1 3.082720 -2.463203 0.654184 2.854520 0.253675 0.164066 2.573031 2.572438 -0.133842 -0.272288 -0.842344 3.349551 -0.071344 1.564425 -0.938185 2.648877 -2.642722 -2.198470 -0.355788 1.243975
wb_dma_ch_arb/always_2/block_1/case_1/if_3 -0.986559 -2.444687 3.092186 1.441671 0.083079 0.778992 2.390045 -0.607247 0.929920 -2.422909 -1.033775 1.366251 -2.157211 3.182486 1.331652 -1.321140 0.388206 3.227149 2.663203 -0.362267
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.818024 -0.001586 2.800536 0.717313 -0.936030 -0.074610 0.670807 1.106719 -2.080071 0.333229 0.002418 -2.055357 -1.438838 0.027048 0.902493 0.821693 -1.727872 -3.957650 4.120458 -0.503390
wb_dma_ch_arb/always_2/block_1/case_1/if_1 1.412081 -0.514345 4.265133 2.669700 -1.874999 0.339941 2.541702 0.546363 -1.385357 -1.896037 -1.266555 0.240390 -1.571974 2.136887 2.260861 0.762656 -0.416051 -0.921972 4.439802 0.505628
wb_dma_ch_arb/always_2/block_1/case_1/if_4 -1.359103 -1.668130 3.050908 -0.410010 -0.058337 0.656496 0.612833 -1.557661 1.972539 -1.238601 -0.831156 0.551834 -2.092768 3.101204 2.418773 -0.552872 -0.938965 4.468635 2.098005 -0.952115
wb_dma_ch_sel/always_39/case_1/stmt_4 -1.579382 -2.589769 1.711723 -0.129792 2.088570 0.529313 1.641836 1.978100 0.639986 -2.319233 -0.772450 -0.745811 -0.359704 0.039836 2.185487 -0.810540 -1.157358 1.233206 2.732047 -2.363193
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.818024 -0.001586 2.800536 0.717313 -0.936030 -0.074610 0.670807 1.106719 -2.080071 0.333229 0.002418 -2.055357 -1.438838 0.027048 0.902493 0.821693 -1.727872 -3.957650 4.120458 -0.503390
wb_dma_ch_pri_enc/wire_pri14_out -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_sel/always_39/case_1/stmt_1 0.423444 -1.483891 3.464736 1.141606 2.423824 1.007300 1.249346 3.391365 -1.659695 -1.800666 -0.459791 -0.980948 -0.694872 -0.408905 2.820291 -0.082358 -2.216215 -1.366847 3.250189 -2.480271
wb_dma_rf/wire_ch6_csr 1.713213 -0.201769 1.687307 2.422675 -0.677824 0.934644 0.429064 2.068558 -1.697390 -0.598981 -1.140767 1.605923 -1.293732 1.047437 2.546353 3.662734 -1.478192 0.798901 -1.544133 0.329979
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 0.779810 0.364604 2.115736 -0.850365 1.092778 1.304524 -1.723620 3.071042 -0.413887 0.862079 1.880978 -2.276902 -1.036201 -2.312693 1.883475 0.008628 -0.329985 -3.617813 2.886041 -2.682886
wb_dma_wb_if/input_wb_we_i 0.042980 2.450073 3.885336 -4.486544 -1.280253 0.963890 -0.657410 4.407297 0.318948 3.511822 2.809541 -2.530628 -0.581284 0.596430 -1.768687 2.673595 -0.441321 -3.081235 -0.237945 -3.610221
wb_dma_ch_sel/assign_141_req_p0 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.195537 -1.357136 3.122401 -0.289562 0.993600 0.197666 0.271518 0.345942 -0.948458 2.031987 -1.551812 -1.255477 -3.331831 -1.917156 1.950237 0.818996 -4.537276 -1.835701 1.159471 -2.895707
wb_dma_ch_sel_checker -1.746702 -1.202326 0.184889 -1.837224 -1.859403 0.537440 -0.473540 -0.026740 3.485853 0.381172 1.408960 -0.431534 -1.304858 0.856136 0.443219 0.609258 2.221099 1.265118 1.951550 -0.762866
wb_dma_ch_rf/reg_ch_dis 0.537881 -0.208918 1.265713 0.842375 -1.664523 0.207737 0.595642 2.814235 1.626276 -0.922914 -0.902574 0.930224 2.976726 -0.106470 4.301266 4.300462 -0.540367 0.425856 0.431279 0.345680
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 -1.781688 -5.058044 -0.351534 0.152136 2.171476 -0.069747 3.168860 0.484344 1.639789 -1.006684 -0.098069 2.762142 -1.072165 1.333520 -1.094736 0.943387 1.509905 2.827648 1.283174 -0.887470
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.818024 -0.001586 2.800536 0.717313 -0.936030 -0.074610 0.670807 1.106719 -2.080071 0.333229 0.002418 -2.055357 -1.438838 0.027048 0.902493 0.821693 -1.727872 -3.957650 4.120458 -0.503390
wb_dma_ch_rf/wire_pointer_we -2.932255 -0.831217 0.108129 -1.594285 -0.612482 0.037635 0.645774 -1.759749 0.327100 -1.063131 0.211906 -2.520404 -2.175561 1.055892 -0.842385 -2.275819 1.637612 1.751665 1.373331 -1.313787
wb_dma_ch_sel/always_46/case_1/stmt_1 -1.007048 -1.439799 -0.023257 -1.828866 2.132346 0.937930 -1.782987 1.748047 -1.274595 2.304433 2.186707 -2.392817 -3.081009 0.351835 -1.329644 0.286728 -1.002016 -1.696133 0.221470 -2.614755
wb_dma_wb_slv/always_3/stmt_1 1.752652 -0.023693 6.540019 2.331927 -2.762159 0.679964 1.100856 -0.859129 1.420257 3.019579 -0.217236 1.207394 0.073448 3.701525 1.576920 -0.451925 1.831578 1.020189 -0.779016 1.190331
wb_dma_ch_rf/always_2/if_1/if_1 -1.781688 -5.058044 -0.351534 0.152136 2.171476 -0.069747 3.168860 0.484344 1.639789 -1.006684 -0.098069 2.762142 -1.072165 1.333520 -1.094736 0.943387 1.509905 2.827648 1.283174 -0.887470
wb_dma_pri_enc_sub/assign_1_pri_out -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_sel/input_ch0_adr0 0.191659 -2.110819 -0.361921 -0.795488 -0.453473 -0.562233 -1.824021 -0.762071 0.770302 2.582869 1.338993 -0.804693 -3.658107 -0.084078 0.743202 1.587495 -1.162081 0.479991 2.975281 0.679094
wb_dma_ch_sel/input_ch0_adr1 -0.851537 -0.041191 0.342320 -0.199529 -1.008590 -0.547233 0.671109 0.434004 -1.296588 -0.914994 0.656593 -2.756959 -0.458241 0.362971 -0.620243 -0.780571 0.292738 -2.981696 4.510083 0.145845
wb_dma_wb_slv/assign_4 -0.190367 -1.816329 0.893788 -3.218440 0.577565 -1.637428 1.539888 -1.895794 0.768807 1.675684 0.701523 -3.583036 -1.708322 -0.402233 -4.095642 -3.312166 -0.339284 -4.152443 2.183401 -0.950745
wb_dma_wb_mast/input_wb_data_i 1.069497 -3.728815 1.050915 -2.721106 -3.189002 0.494886 1.116216 -0.818485 2.663819 0.819580 -1.247035 -0.391250 -3.032975 -1.553556 1.068288 4.726978 1.389243 1.385517 -0.855165 -3.042042
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 -0.986559 -2.444687 3.092186 1.441671 0.083079 0.778992 2.390045 -0.607247 0.929920 -2.422909 -1.033775 1.366251 -2.157211 3.182486 1.331652 -1.321140 0.388206 3.227149 2.663203 -0.362267
wb_dma_de/wire_adr1_cnt_next1 0.784220 -1.422760 1.678510 1.490171 0.923325 0.754170 2.577785 1.275914 -1.960815 -1.108987 -0.760795 -0.706185 -3.882220 -1.017676 -1.645661 -2.963182 0.464081 -1.928130 0.875442 -1.996590
wb_dma_ch_sel/inst_u2 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_sel/inst_u1 2.950148 -3.296280 3.394064 2.925631 -1.711018 0.101519 3.529030 -0.686946 -1.319346 -1.234698 -3.122357 1.901446 -3.292892 0.631318 2.267391 1.998961 -1.094428 0.947353 1.704157 -0.070118
wb_dma_ch_sel/inst_u0 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma/wire_adr0 0.388208 -2.062535 0.898550 -0.943308 -0.508640 -0.415656 -1.499875 -3.650114 1.503620 1.723384 1.214326 0.513934 -3.361240 2.559203 0.176166 0.776004 -1.326308 1.357000 4.359627 0.974500
wb_dma/wire_adr1 -1.110417 -0.696373 0.473416 1.462993 -0.399268 -0.405717 2.395615 0.745474 -0.985282 -2.408156 0.362525 -0.808438 0.509365 1.272014 -1.385417 -2.141392 1.685566 -2.276648 4.486429 1.062697
wb_dma_ch_sel/assign_131_req_p0/expr_1 1.386835 0.252456 3.196618 3.378844 0.016209 -0.054125 1.032616 0.522455 -3.073534 -2.128921 -1.118796 0.322553 0.494069 1.813547 3.694676 0.957036 -1.828930 -0.980433 4.691845 1.439205
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.359103 -1.668130 3.050908 -0.410010 -0.058337 0.656496 0.612833 -1.557661 1.972539 -1.238601 -0.831156 0.551834 -2.092768 3.101204 2.418773 -0.552872 -0.938965 4.468635 2.098005 -0.952115
wb_dma_ch_rf/assign_18_pointer_we -2.932255 -0.831217 0.108129 -1.594285 -0.612482 0.037635 0.645774 -1.759749 0.327100 -1.063131 0.211906 -2.520404 -2.175561 1.055892 -0.842385 -2.275819 1.637612 1.751665 1.373331 -1.313787
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 -1.007048 -1.439799 -0.023257 -1.828866 2.132346 0.937930 -1.782987 1.748047 -1.274595 2.304433 2.186707 -2.392817 -3.081009 0.351835 -1.329644 0.286728 -1.002016 -1.696133 0.221470 -2.614755
wb_dma_ch_sel/wire_req_p0 1.799351 -3.207349 2.653775 2.420137 -1.653977 -0.893175 4.763715 -1.056631 -0.897275 -2.456271 -3.952751 1.131340 -0.605261 0.956032 1.716264 1.509834 -1.446292 0.808741 2.145235 0.367773
wb_dma_ch_sel/wire_req_p1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma/wire_ndnr -0.211570 -2.866669 2.139512 2.700854 -0.179385 1.336340 3.076809 2.579581 -1.572499 -4.045176 -2.115098 0.041301 -1.991284 0.511172 2.290893 0.898390 0.537129 0.999412 0.694150 -1.350795
wb_dma_de/reg_mast0_drdy_r -0.715346 -2.409464 0.718935 -1.215652 -4.754729 0.436571 0.968464 0.687426 2.669689 -1.374834 -1.684693 -2.681651 -2.205511 0.209640 2.905522 3.237481 0.163338 0.773360 1.335171 -1.384089
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 0.137770 -1.946899 1.419241 -1.505440 2.034978 0.056629 -2.509947 -2.235419 -0.538968 3.171098 1.813236 -0.047629 -3.331647 2.983764 0.023548 1.154212 -2.918251 1.490506 2.172139 -0.285219
wb_dma_ch_sel/assign_137_req_p0 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma_rf/wire_pointer2 -1.746702 -1.202326 0.184889 -1.837224 -1.859403 0.537440 -0.473540 -0.026740 3.485853 0.381172 1.408960 -0.431534 -1.304858 0.856136 0.443219 0.609258 2.221099 1.265118 1.951550 -0.762866
wb_dma_rf/wire_pointer3 -2.077504 -3.810057 -0.409266 -1.864624 0.493932 -0.289358 1.309644 -0.581323 3.195218 0.024870 -0.346140 1.104627 -0.979263 1.040572 0.554940 1.925617 0.142551 3.819929 0.781608 -1.272810
wb_dma_rf/wire_pointer0 -0.386547 -0.511579 -2.070554 0.923664 1.694315 1.923419 -0.765656 -0.595237 0.843909 -3.703304 2.491644 4.743612 -3.160638 -0.403128 0.702329 0.866895 3.539191 1.902911 4.033518 -0.167325
wb_dma_rf/wire_pointer1 -1.745906 -2.908306 1.456777 -0.495114 0.019155 0.674482 1.362686 1.529645 2.479087 -1.726215 -0.334487 -0.022130 -0.729397 0.880933 2.452529 0.908601 0.222639 2.179390 2.533949 -1.685238
wb_dma_rf/wire_sw_pointer0 -1.722104 0.913668 1.376657 -1.854869 1.084963 -0.255860 -0.989541 -1.232500 1.207515 -0.267512 0.894226 -1.627688 0.823098 -0.802982 0.127448 -4.475811 1.081741 1.334963 2.774074 -0.665542
wb_dma_de/always_21/stmt_1 -0.715346 -2.409464 0.718935 -1.215652 -4.754729 0.436571 0.968464 0.687426 2.669689 -1.374834 -1.684693 -2.681651 -2.205511 0.209640 2.905522 3.237481 0.163338 0.773360 1.335171 -1.384089
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 -1.543350 -3.299787 0.861341 3.570014 -2.882288 2.163586 2.048539 3.563829 0.342964 -4.857267 -0.705604 -0.674429 -1.831053 1.792505 2.516411 1.187132 3.203722 1.058321 0.688820 0.643647
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 -1.016283 0.164303 -0.364338 -0.940673 0.108219 1.583940 -3.083400 3.116888 0.644775 0.309293 2.663501 -1.393914 -0.191102 -2.054878 3.118085 1.953775 2.430490 -1.427643 1.855419 -1.764566
wb_dma_ch_arb/input_advance 0.423444 -1.483891 3.464736 1.141606 2.423824 1.007300 1.249346 3.391365 -1.659695 -1.800666 -0.459791 -0.980948 -0.694872 -0.408905 2.820291 -0.082358 -2.216215 -1.366847 3.250189 -2.480271
wb_dma_de/always_7/stmt_1 -0.605630 -1.384260 -0.967667 1.191584 1.635097 0.541805 0.610611 3.208549 -3.043199 -3.114832 -1.762158 -2.264282 0.222047 -2.572214 2.502458 0.899306 -1.262383 -0.815516 -0.715062 -1.851115
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 -1.359103 -1.668130 3.050908 -0.410010 -0.058337 0.656496 0.612833 -1.557661 1.972539 -1.238601 -0.831156 0.551834 -2.092768 3.101204 2.418773 -0.552872 -0.938965 4.468635 2.098005 -0.952115
wb_dma_de/always_3/if_1/cond -0.851537 -0.041191 0.342320 -0.199529 -1.008590 -0.547233 0.671109 0.434004 -1.296588 -0.914994 0.656593 -2.756959 -0.458241 0.362971 -0.620243 -0.780571 0.292738 -2.981696 4.510083 0.145845
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 3.195537 -1.357136 3.122401 -0.289562 0.993600 0.197666 0.271518 0.345942 -0.948458 2.031987 -1.551812 -1.255477 -3.331831 -1.917156 1.950237 0.818996 -4.537276 -1.835701 1.159471 -2.895707
wb_dma_ch_sel/assign_101_valid 1.120542 -0.584703 1.654101 2.873372 -0.031670 0.109516 -0.951945 0.899604 -3.009270 0.211482 1.087122 0.361521 -0.367625 4.154603 1.854520 3.167847 -2.468771 -1.557685 3.583235 2.808751
wb_dma_ch_sel/assign_98_valid 1.120542 -0.584703 1.654101 2.873372 -0.031670 0.109516 -0.951945 0.899604 -3.009270 0.211482 1.087122 0.361521 -0.367625 4.154603 1.854520 3.167847 -2.468771 -1.557685 3.583235 2.808751
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.311406 -1.150268 2.975529 -0.848686 2.444174 0.434839 -1.767076 1.255420 -1.091295 2.137094 1.273697 -1.318943 -1.473095 0.351830 2.306443 1.642081 -4.006746 -1.733665 3.520651 -1.827953
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.818024 -0.001586 2.800536 0.717313 -0.936030 -0.074610 0.670807 1.106719 -2.080071 0.333229 0.002418 -2.055357 -1.438838 0.027048 0.902493 0.821693 -1.727872 -3.957650 4.120458 -0.503390
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_rf/wire_ch7_csr 1.713213 -0.201769 1.687307 2.422675 -0.677824 0.934644 0.429064 2.068558 -1.697390 -0.598981 -1.140767 1.605923 -1.293732 1.047437 2.546353 3.662734 -1.478192 0.798901 -1.544133 0.329979
wb_dma_ch_sel/reg_csr 1.888849 0.651020 1.034950 -0.147772 1.448799 1.500721 -1.535802 3.667075 -1.240314 2.121612 -0.235274 0.901045 -3.414955 -3.419242 3.007453 3.490007 -1.927247 0.878752 -3.972838 -3.255452
wb_dma_de/reg_next_state 2.563591 -1.007443 0.566202 2.885954 1.932302 0.697718 0.957747 4.767288 0.107130 0.558868 0.289222 3.645495 4.054530 -0.263021 1.167263 3.503656 -1.162788 -2.403401 -2.297854 0.548403
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 0.128006 -3.402445 2.011441 0.288990 4.277164 2.457967 -0.560623 2.424171 -3.038704 1.140790 3.253727 3.696033 -5.179469 -0.212333 -0.319281 4.597507 4.055403 2.301185 -0.525385 -2.759039
wb_dma_de/always_11/stmt_1/expr_1 -0.851537 -0.041191 0.342320 -0.199529 -1.008590 -0.547233 0.671109 0.434004 -1.296588 -0.914994 0.656593 -2.756959 -0.458241 0.362971 -0.620243 -0.780571 0.292738 -2.981696 4.510083 0.145845
wb_dma_ch_rf/input_ptr_set -1.745906 -2.908306 1.456777 -0.495114 0.019155 0.674482 1.362686 1.529645 2.479087 -1.726215 -0.334487 -0.022130 -0.729397 0.880933 2.452529 0.908601 0.222639 2.179390 2.533949 -1.685238
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -1.110417 -0.696373 0.473416 1.462993 -0.399268 -0.405717 2.395615 0.745474 -0.985282 -2.408156 0.362525 -0.808438 0.509365 1.272014 -1.385417 -2.141392 1.685566 -2.276648 4.486429 1.062697
wb_dma_ch_sel/assign_12_pri3 -1.745906 -2.908306 1.456777 -0.495114 0.019155 0.674482 1.362686 1.529645 2.479087 -1.726215 -0.334487 -0.022130 -0.729397 0.880933 2.452529 0.908601 0.222639 2.179390 2.533949 -1.685238
wb_dma_de/assign_65_done/expr_1/expr_1 -0.506221 0.056048 1.429964 0.243295 2.918565 1.001948 -0.338085 3.912205 1.264236 -1.053595 0.820191 0.801090 2.683264 -1.165513 3.016022 -0.250409 -0.867057 -0.141349 1.323069 -1.734404
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 -1.745906 -2.908306 1.456777 -0.495114 0.019155 0.674482 1.362686 1.529645 2.479087 -1.726215 -0.334487 -0.022130 -0.729397 0.880933 2.452529 0.908601 0.222639 2.179390 2.533949 -1.685238
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.195537 -1.357136 3.122401 -0.289562 0.993600 0.197666 0.271518 0.345942 -0.948458 2.031987 -1.551812 -1.255477 -3.331831 -1.917156 1.950237 0.818996 -4.537276 -1.835701 1.159471 -2.895707
assert_wb_dma_ch_sel/input_valid -1.579382 -2.589769 1.711723 -0.129792 2.088570 0.529313 1.641836 1.978100 0.639986 -2.319233 -0.772450 -0.745811 -0.359704 0.039836 2.185487 -0.810540 -1.157358 1.233206 2.732047 -2.363193
wb_dma/input_wb0_stb_i 0.543260 0.244156 1.495614 -1.200787 -1.240757 0.004908 -1.728669 1.412015 -0.098773 1.641425 2.144853 -2.867964 -0.310642 -0.249799 1.482086 1.759718 -0.659165 -4.196717 5.222537 -0.408369
wb_dma/wire_ch1_csr 0.339430 1.218275 0.848999 0.748107 -1.152115 1.457091 -2.376474 4.016698 -1.488565 0.832383 0.071855 -0.815686 -1.251464 0.289017 4.259212 5.494802 -1.664895 0.831154 -2.865255 -0.499542
wb_dma_rf/assign_5_pause_req 1.013997 -0.854852 0.163190 -1.381088 3.411269 -0.938599 -0.130930 0.716695 3.846659 2.732889 0.926699 3.549581 4.255685 -0.898502 0.860154 1.008571 -2.611061 0.265389 0.884874 -0.438329
wb_dma_de/always_12/stmt_1 -0.506221 0.056048 1.429964 0.243295 2.918565 1.001948 -0.338085 3.912205 1.264236 -1.053595 0.820191 0.801090 2.683264 -1.165513 3.016022 -0.250409 -0.867057 -0.141349 1.323069 -1.734404
wb_dma_wb_if/wire_wb_ack_o -1.694842 -0.576317 -0.787125 -2.794271 -0.312833 -0.946568 1.440972 -0.140377 2.231711 -0.975204 -0.166513 -2.386555 0.947789 -1.671410 -1.285070 -1.803741 0.689688 -1.427577 1.780895 -1.348522
wb_dma_ch_rf/always_5/if_1/block_1 -2.932255 -0.831217 0.108129 -1.594285 -0.612482 0.037635 0.645774 -1.759749 0.327100 -1.063131 0.211906 -2.520404 -2.175561 1.055892 -0.842385 -2.275819 1.637612 1.751665 1.373331 -1.313787
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_ch_arb/assign_1_gnt 3.005557 -1.213316 4.935387 2.765365 -1.527801 0.529868 3.838169 0.107314 0.480037 -0.933223 -2.428852 3.201013 -1.806002 1.571680 1.572623 0.661589 -0.795920 0.909991 1.157721 -0.106522
wb_dma_rf/input_dma_err 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma/wire_wb0_addr_o -0.851537 -0.041191 0.342320 -0.199529 -1.008590 -0.547233 0.671109 0.434004 -1.296588 -0.914994 0.656593 -2.756959 -0.458241 0.362971 -0.620243 -0.780571 0.292738 -2.981696 4.510083 0.145845
wb_dma_de/assign_73_dma_busy/expr_1 -2.255219 -3.532310 -2.444283 0.656236 5.105205 -1.407712 -1.344531 -1.538665 0.803352 0.848319 -0.332829 0.141075 4.720136 0.757687 2.531991 -2.324194 -2.053580 2.010995 1.032096 1.361308
wb_dma/input_dma_nd_i 0.423444 -1.483891 3.464736 1.141606 2.423824 1.007300 1.249346 3.391365 -1.659695 -1.800666 -0.459791 -0.980948 -0.694872 -0.408905 2.820291 -0.082358 -2.216215 -1.366847 3.250189 -2.480271
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -2.260185 -1.437236 -2.824394 -2.135930 0.848014 -0.911862 -3.505882 -0.320997 -0.242574 0.953773 1.135398 -2.885213 0.682584 0.565096 2.696906 2.894452 -2.681753 0.739428 2.645508 0.381094
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -2.260185 -1.437236 -2.824394 -2.135930 0.848014 -0.911862 -3.505882 -0.320997 -0.242574 0.953773 1.135398 -2.885213 0.682584 0.565096 2.696906 2.894452 -2.681753 0.739428 2.645508 0.381094
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_de/always_14/stmt_1/expr_1/expr_1 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_ch_sel/assign_3_pri0 0.423444 -1.483891 3.464736 1.141606 2.423824 1.007300 1.249346 3.391365 -1.659695 -1.800666 -0.459791 -0.980948 -0.694872 -0.408905 2.820291 -0.082358 -2.216215 -1.366847 3.250189 -2.480271
wb_dma_de/always_23/block_1/stmt_8 -0.851537 -0.041191 0.342320 -0.199529 -1.008590 -0.547233 0.671109 0.434004 -1.296588 -0.914994 0.656593 -2.756959 -0.458241 0.362971 -0.620243 -0.780571 0.292738 -2.981696 4.510083 0.145845
wb_dma_ch_arb/always_2/block_1/stmt_1 3.005557 -1.213316 4.935387 2.765365 -1.527801 0.529868 3.838169 0.107314 0.480037 -0.933223 -2.428852 3.201013 -1.806002 1.571680 1.572623 0.661589 -0.795920 0.909991 1.157721 -0.106522
wb_dma_de/always_23/block_1/stmt_1 2.563591 -1.007443 0.566202 2.885954 1.932302 0.697718 0.957747 4.767288 0.107130 0.558868 0.289222 3.645495 4.054530 -0.263021 1.167263 3.503656 -1.162788 -2.403401 -2.297854 0.548403
wb_dma_de/always_23/block_1/stmt_2 -1.018791 -1.935576 -0.396271 1.070066 0.736728 0.950888 0.568475 3.245404 -1.396917 -3.078837 -1.206914 -1.111740 -0.074960 -1.426808 3.337164 2.196397 -0.168664 0.549624 -0.075825 -1.681594
wb_dma_de/always_23/block_1/stmt_4 -0.889573 -3.249987 -1.741247 0.330472 -0.673837 -0.148206 -0.567859 0.793324 0.767067 -0.842591 -0.783383 -0.047930 0.709654 -0.172911 3.760583 4.298756 -0.492021 2.149919 0.459282 0.528448
wb_dma_de/always_23/block_1/stmt_5 0.949085 -0.414111 3.838669 -1.476419 0.939116 2.579253 -0.358218 2.060202 -2.016111 -0.433247 0.903565 0.191242 -4.378976 -1.938874 1.831410 4.223596 2.332324 0.554554 -0.665187 -5.185425
wb_dma_de/always_23/block_1/stmt_6 0.779810 0.364604 2.115736 -0.850365 1.092778 1.304524 -1.723620 3.071042 -0.413887 0.862079 1.880978 -2.276902 -1.036201 -2.312693 1.883475 0.008628 -0.329985 -3.617813 2.886041 -2.682886
wb_dma_rf/inst_u25 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_wb_mast/input_mast_go -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 -0.684275 0.553034 -1.004045 -0.753799 1.983537 0.227268 -2.321628 1.702735 -1.396581 0.168341 1.246560 -2.320901 0.742854 -2.127683 1.485675 -0.401707 -0.776135 -1.940651 1.410173 -1.117796
wb_dma_ch_sel/assign_125_de_start/expr_1 0.091428 0.526768 -1.026069 0.678984 -0.401804 0.405934 -0.444446 4.588658 0.987491 -1.215797 1.084516 0.131714 3.351413 -1.379611 2.149572 2.817253 -0.229199 -2.617089 1.191661 0.304948
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -1.070337 -2.272965 -2.098573 -1.666255 3.376832 -1.357320 -0.534624 -0.337863 1.951523 2.491491 1.782589 0.222862 1.859454 0.251754 -2.106260 -1.612237 -2.092367 -1.209726 2.309159 0.077581
wb_dma_ch_sel/assign_151_req_p0 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 0.628110 -1.056952 3.595675 0.463343 -2.392111 1.368094 1.954101 3.287289 2.887968 -1.525329 -1.089220 0.205804 -0.347643 0.264844 3.347298 2.114176 -0.069070 0.303312 1.008363 -1.773247
wb_dma_wb_mast/reg_mast_dout 1.069497 -3.728815 1.050915 -2.721106 -3.189002 0.494886 1.116216 -0.818485 2.663819 0.819580 -1.247035 -0.391250 -3.032975 -1.553556 1.068288 4.726978 1.389243 1.385517 -0.855165 -3.042042
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 0.137770 -1.946899 1.419241 -1.505440 2.034978 0.056629 -2.509947 -2.235419 -0.538968 3.171098 1.813236 -0.047629 -3.331647 2.983764 0.023548 1.154212 -2.918251 1.490506 2.172139 -0.285219
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_sel/assign_100_valid 1.120542 -0.584703 1.654101 2.873372 -0.031670 0.109516 -0.951945 0.899604 -3.009270 0.211482 1.087122 0.361521 -0.367625 4.154603 1.854520 3.167847 -2.468771 -1.557685 3.583235 2.808751
wb_dma_ch_sel/assign_131_req_p0 1.386835 0.252456 3.196618 3.378844 0.016209 -0.054125 1.032616 0.522455 -3.073534 -2.128921 -1.118796 0.322553 0.494069 1.813547 3.694676 0.957036 -1.828930 -0.980433 4.691845 1.439205
wb_dma_ch_sel/assign_135_req_p0/expr_1 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.311406 -1.150268 2.975529 -0.848686 2.444174 0.434839 -1.767076 1.255420 -1.091295 2.137094 1.273697 -1.318943 -1.473095 0.351830 2.306443 1.642081 -4.006746 -1.733665 3.520651 -1.827953
wb_dma_ch_rf/input_dma_done_all -1.018791 -1.935576 -0.396271 1.070066 0.736728 0.950888 0.568475 3.245404 -1.396917 -3.078837 -1.206914 -1.111740 -0.074960 -1.426808 3.337164 2.196397 -0.168664 0.549624 -0.075825 -1.681594
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 0.413089 -4.059899 1.145507 0.041913 -0.483586 1.469466 2.208020 2.754135 -0.843145 -1.300186 -2.083145 -0.478049 -3.668638 -2.320430 1.764867 4.253851 0.936160 1.211188 -2.926053 -3.868423
wb_dma_pri_enc_sub/wire_pri_out -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_rf/input_wb_rf_din -0.428150 -0.035428 -0.026871 1.504018 -1.919583 2.430409 -3.824181 0.060704 -0.089661 1.336557 1.301131 -2.042295 -3.339567 2.364204 3.308220 2.176023 4.651883 -3.320199 1.534686 -0.156758
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond -0.538108 -0.406810 0.886107 0.586775 1.268884 1.128564 0.894006 3.976813 1.359907 -2.277829 -0.635057 0.624635 2.060260 -1.786545 3.006044 0.410186 0.090421 0.577810 -0.521280 -1.964196
wb_dma_ch_sel/assign_157_req_p0/expr_1 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma_ch_sel/assign_139_req_p0 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_sel/always_38/case_1 0.091428 0.526768 -1.026069 0.678984 -0.401804 0.405934 -0.444446 4.588658 0.987491 -1.215797 1.084516 0.131714 3.351413 -1.379611 2.149572 2.817253 -0.229199 -2.617089 1.191661 0.304948
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 1.202780 -2.880926 -0.110870 2.058346 -0.997518 -0.423267 3.312339 1.344444 2.764321 -0.405973 -0.140205 4.181206 -1.083328 4.350833 -2.675420 1.640311 -2.669939 -0.073124 1.308210 2.730075
wb_dma/constraint_wb0_cyc_o -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma/input_wb0_addr_i 3.250789 3.228554 2.756907 -2.168943 -2.524719 0.947068 -3.133588 1.404478 5.596158 4.852820 4.223137 1.274895 -0.308947 -1.863365 -0.331421 -1.564385 1.952009 -3.928579 1.134874 0.887730
wb_dma_de/input_mast1_drdy 0.752843 1.636073 2.492499 -0.938244 1.038015 0.798711 0.082998 1.651864 1.594286 0.846582 1.059057 0.822397 0.151307 -0.463393 -0.378551 -1.202189 -0.563461 -0.722995 0.109265 -1.720940
wb_dma_ch_rf/always_19/if_1/block_1/if_1 -2.067446 -0.071089 -2.320594 -0.997597 2.677231 0.069192 -2.131946 1.368881 -1.155217 -0.702810 0.909332 -2.143269 1.067705 -1.701939 1.161240 -0.758892 -0.634002 -0.187040 0.477883 -1.088864
wb_dma_wb_if/input_wb_ack_i -0.378570 -2.307871 1.862186 -2.449508 -3.718744 0.397263 3.451767 1.652933 4.123844 -1.324848 -2.229615 -0.751766 0.778672 1.076701 0.341070 5.812178 1.041185 0.543457 -3.679243 -1.827940
wb_dma_ch_sel/wire_pri_out -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_de/input_nd 0.423444 -1.483891 3.464736 1.141606 2.423824 1.007300 1.249346 3.391365 -1.659695 -1.800666 -0.459791 -0.980948 -0.694872 -0.408905 2.820291 -0.082358 -2.216215 -1.366847 3.250189 -2.480271
wb_dma_rf/input_ch_sel -0.645154 -5.955774 -2.486517 -0.057927 1.456054 -1.900626 -0.875346 -1.781697 3.069955 4.528386 -2.708566 -1.173226 2.254304 -1.942126 4.411437 0.353715 -2.175087 2.147243 -1.544262 0.045956
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -1.130542 -1.791115 0.592573 -2.524695 3.520002 -0.380203 -2.518341 -1.865410 -0.783689 1.397138 1.365747 -0.839360 0.023879 3.814712 -0.327416 1.678853 -4.645923 2.169122 0.792674 -0.303573
wb_dma_de/always_23/block_1/case_1 2.563591 -1.007443 0.566202 2.885954 1.932302 0.697718 0.957747 4.767288 0.107130 0.558868 0.289222 3.645495 4.054530 -0.263021 1.167263 3.503656 -1.162788 -2.403401 -2.297854 0.548403
wb_dma/wire_pause_req 1.013997 -0.854852 0.163190 -1.381088 3.411269 -0.938599 -0.130930 0.716695 3.846659 2.732889 0.926699 3.549581 4.255685 -0.898502 0.860154 1.008571 -2.611061 0.265389 0.884874 -0.438329
wb_dma_wb_if/input_mast_go -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_rf/input_de_csr -1.963287 -3.747474 -0.878332 -0.552976 -0.931569 0.130054 1.951021 0.691146 2.071276 -1.457972 -1.722047 -0.102823 -1.735325 0.130621 1.268589 1.959250 0.403892 3.270786 -0.723044 -1.388281
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_de/input_mast0_din 0.186995 -4.007392 0.670434 -1.157850 -3.538258 0.808889 1.079516 1.658390 3.249987 2.100644 -0.863088 -0.737489 -4.870964 -0.864739 1.238548 3.766073 0.807284 0.998343 -1.146239 -2.458059
wb_dma_pri_enc_sub/always_3 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_pri_enc_sub/always_1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_sel/reg_adr0 0.388208 -2.062535 0.898550 -0.943308 -0.508640 -0.415656 -1.499875 -3.650114 1.503620 1.723384 1.214326 0.513934 -3.361240 2.559203 0.176166 0.776004 -1.326308 1.357000 4.359627 0.974500
wb_dma_ch_sel/reg_adr1 -1.110417 -0.696373 0.473416 1.462993 -0.399268 -0.405717 2.395615 0.745474 -0.985282 -2.408156 0.362525 -0.808438 0.509365 1.272014 -1.385417 -2.141392 1.685566 -2.276648 4.486429 1.062697
wb_dma_ch_sel/assign_1_pri0 0.423444 -1.483891 3.464736 1.141606 2.423824 1.007300 1.249346 3.391365 -1.659695 -1.800666 -0.459791 -0.980948 -0.694872 -0.408905 2.820291 -0.082358 -2.216215 -1.366847 3.250189 -2.480271
wb_dma_ch_pri_enc/wire_pri26_out -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.311406 -1.150268 2.975529 -0.848686 2.444174 0.434839 -1.767076 1.255420 -1.091295 2.137094 1.273697 -1.318943 -1.473095 0.351830 2.306443 1.642081 -4.006746 -1.733665 3.520651 -1.827953
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 -0.506221 0.056048 1.429964 0.243295 2.918565 1.001948 -0.338085 3.912205 1.264236 -1.053595 0.820191 0.801090 2.683264 -1.165513 3.016022 -0.250409 -0.867057 -0.141349 1.323069 -1.734404
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 0.521545 -2.238099 -0.601233 0.392615 -0.950440 0.247311 -1.148183 2.611565 -0.927963 4.119272 1.034928 0.239358 -2.469475 -0.657972 1.722844 1.201177 1.192408 -1.204540 1.000900 -1.528499
wb_dma/wire_ptr_set -1.745906 -2.908306 1.456777 -0.495114 0.019155 0.674482 1.362686 1.529645 2.479087 -1.726215 -0.334487 -0.022130 -0.729397 0.880933 2.452529 0.908601 0.222639 2.179390 2.533949 -1.685238
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond -0.538108 -0.406810 0.886107 0.586775 1.268884 1.128564 0.894006 3.976813 1.359907 -2.277829 -0.635057 0.624635 2.060260 -1.786545 3.006044 0.410186 0.090421 0.577810 -0.521280 -1.964196
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.311406 -1.150268 2.975529 -0.848686 2.444174 0.434839 -1.767076 1.255420 -1.091295 2.137094 1.273697 -1.318943 -1.473095 0.351830 2.306443 1.642081 -4.006746 -1.733665 3.520651 -1.827953
wb_dma_ch_arb/inst_check_wb_dma_ch_arb 1.024936 -0.333475 3.316481 0.342733 2.697346 1.004987 -0.135474 3.004923 -2.130054 -0.242484 0.606126 -1.636195 -1.109058 -1.057271 1.852638 -0.508380 -2.400657 -2.762655 3.088160 -2.644775
wb_dma_de/reg_ptr_set -3.275678 -1.999918 -3.178804 -0.996403 -3.039865 -0.188440 -2.349211 0.891014 2.592591 -1.088461 0.112261 -3.125596 1.455764 0.687044 4.204673 2.973339 0.479684 1.856165 1.434842 1.195239
wb_dma/wire_dma_nd 0.423444 -1.483891 3.464736 1.141606 2.423824 1.007300 1.249346 3.391365 -1.659695 -1.800666 -0.459791 -0.980948 -0.694872 -0.408905 2.820291 -0.082358 -2.216215 -1.366847 3.250189 -2.480271
wb_dma_rf/assign_3_csr -1.735991 -1.635322 -2.804117 -2.172900 0.416207 -0.360546 -0.158136 2.260738 2.042495 0.268292 1.901279 -1.234343 0.405131 -1.036883 -1.863550 0.862447 -0.082886 -2.051021 1.716756 -1.018408
wb_dma_rf/assign_4_dma_abort 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_ch_sel/assign_123_valid -0.129776 -1.873371 0.921044 0.402279 1.744623 0.578632 -1.315508 2.368877 -0.500924 -0.104820 0.590882 -0.247923 0.363268 0.483708 3.875633 3.141663 -2.317492 0.175598 2.272939 -0.744743
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 2.408536 -0.349323 3.137809 0.848199 2.153847 0.948520 0.789015 1.698548 -2.820099 0.062346 -1.390811 -1.274502 -3.279847 -2.213663 1.134240 -1.168789 -3.061003 -2.043737 0.187801 -3.268972
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 -2.067446 -0.071089 -2.320594 -0.997597 2.677231 0.069192 -2.131946 1.368881 -1.155217 -0.702810 0.909332 -2.143269 1.067705 -1.701939 1.161240 -0.758892 -0.634002 -0.187040 0.477883 -1.088864
wb_dma_rf/wire_ch4_csr 1.713213 -0.201769 1.687307 2.422675 -0.677824 0.934644 0.429064 2.068558 -1.697390 -0.598981 -1.140767 1.605923 -1.293732 1.047437 2.546353 3.662734 -1.478192 0.798901 -1.544133 0.329979
wb_dma_ch_rf/always_1/stmt_1/expr_1 -2.260185 -1.437236 -2.824394 -2.135930 0.848014 -0.911862 -3.505882 -0.320997 -0.242574 0.953773 1.135398 -2.885213 0.682584 0.565096 2.696906 2.894452 -2.681753 0.739428 2.645508 0.381094
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 0.137770 -1.946899 1.419241 -1.505440 2.034978 0.056629 -2.509947 -2.235419 -0.538968 3.171098 1.813236 -0.047629 -3.331647 2.983764 0.023548 1.154212 -2.918251 1.490506 2.172139 -0.285219
wb_dma_ch_pri_enc/wire_pri0_out -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_rf/assign_10_ch_enable 1.202780 -2.880926 -0.110870 2.058346 -0.997518 -0.423267 3.312339 1.344444 2.764321 -0.405973 -0.140205 4.181206 -1.083328 4.350833 -2.675420 1.640311 -2.669939 -0.073124 1.308210 2.730075
wb_dma_wb_slv/reg_slv_we 1.752652 -0.023693 6.540019 2.331927 -2.762159 0.679964 1.100856 -0.859129 1.420257 3.019579 -0.217236 1.207394 0.073448 3.701525 1.576920 -0.451925 1.831578 1.020189 -0.779016 1.190331
wb_dma_de/input_txsz -1.469504 -0.081759 -0.458852 2.590748 0.796155 1.397012 0.610356 3.811440 0.314588 -3.466091 0.069239 0.729759 2.209876 0.077035 1.874047 -1.084328 1.743376 0.397259 -0.654900 0.336545
wb_dma_wb_if/wire_mast_dout 1.069497 -3.728815 1.050915 -2.721106 -3.189002 0.494886 1.116216 -0.818485 2.663819 0.819580 -1.247035 -0.391250 -3.032975 -1.553556 1.068288 4.726978 1.389243 1.385517 -0.855165 -3.042042
wb_dma_ch_rf/wire_ch_enable 1.202780 -2.880926 -0.110870 2.058346 -0.997518 -0.423267 3.312339 1.344444 2.764321 -0.405973 -0.140205 4.181206 -1.083328 4.350833 -2.675420 1.640311 -2.669939 -0.073124 1.308210 2.730075
wb_dma_rf/wire_csr_we 0.512027 0.059888 1.951520 -1.858192 2.058973 -0.021229 -1.822597 -0.723332 2.808859 2.925755 1.049046 2.415144 2.637973 -0.557250 3.633606 2.942440 -0.634133 2.292948 0.861454 -1.241783
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_sel_checker/input_dma_busy -1.746702 -1.202326 0.184889 -1.837224 -1.859403 0.537440 -0.473540 -0.026740 3.485853 0.381172 1.408960 -0.431534 -1.304858 0.856136 0.443219 0.609258 2.221099 1.265118 1.951550 -0.762866
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_rf/assign_9_ch_txsz -1.775092 0.243247 0.219874 3.366682 0.614493 3.354887 -1.582402 3.565106 0.019376 -2.942879 2.288011 0.886152 0.188689 1.171319 2.264848 -1.065378 4.835502 0.112504 -0.434599 -0.068144
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.359103 -1.668130 3.050908 -0.410010 -0.058337 0.656496 0.612833 -1.557661 1.972539 -1.238601 -0.831156 0.551834 -2.092768 3.101204 2.418773 -0.552872 -0.938965 4.468635 2.098005 -0.952115
wb_dma_de/assign_65_done -0.538108 -0.406810 0.886107 0.586775 1.268884 1.128564 0.894006 3.976813 1.359907 -2.277829 -0.635057 0.624635 2.060260 -1.786545 3.006044 0.410186 0.090421 0.577810 -0.521280 -1.964196
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 0.416874 -1.083809 2.177767 -0.171484 -4.429709 0.106297 2.280323 1.987861 4.088247 0.010895 -0.412083 0.751690 0.742725 0.555996 1.913914 3.441175 1.532148 -0.065013 1.901819 0.101830
wb_dma_de/always_2/if_1/if_1 -0.493571 -2.009104 1.541992 -1.640692 1.974443 -0.100176 0.458954 -1.638878 -1.377167 2.264649 0.010135 -1.532423 -5.296966 1.990663 -2.847600 -2.514514 -2.694666 0.726938 0.711056 -1.978048
wb_dma_wb_mast/assign_2_mast_pt_out -1.694842 -0.576317 -0.787125 -2.794271 -0.312833 -0.946568 1.440972 -0.140377 2.231711 -0.975204 -0.166513 -2.386555 0.947789 -1.671410 -1.285070 -1.803741 0.689688 -1.427577 1.780895 -1.348522
wb_dma_ch_sel/assign_156_req_p0/expr_1 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_rf/always_9/stmt_1/expr_1 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_ch_sel/assign_112_valid -0.129776 -1.873371 0.921044 0.402279 1.744623 0.578632 -1.315508 2.368877 -0.500924 -0.104820 0.590882 -0.247923 0.363268 0.483708 3.875633 3.141663 -2.317492 0.175598 2.272939 -0.744743
wb_dma_de/always_23/block_1/case_1/block_8 -2.218281 -2.087456 -1.203842 -0.730559 -4.862341 0.307707 -0.407147 1.303165 3.702664 -1.374786 0.040416 -2.532272 -0.045924 0.928354 2.935634 2.746738 1.665456 0.787243 2.100161 0.714967
wb_dma_de/always_23/block_1/case_1/block_9 -2.218281 -2.087456 -1.203842 -0.730559 -4.862341 0.307707 -0.407147 1.303165 3.702664 -1.374786 0.040416 -2.532272 -0.045924 0.928354 2.935634 2.746738 1.665456 0.787243 2.100161 0.714967
wb_dma_ch_rf/assign_28_this_ptr_set -2.077504 -3.810057 -0.409266 -1.864624 0.493932 -0.289358 1.309644 -0.581323 3.195218 0.024870 -0.346140 1.104627 -0.979263 1.040572 0.554940 1.925617 0.142551 3.819929 0.781608 -1.272810
wb_dma_ch_rf/always_22 -1.007048 -1.439799 -0.023257 -1.828866 2.132346 0.937930 -1.782987 1.748047 -1.274595 2.304433 2.186707 -2.392817 -3.081009 0.351835 -1.329644 0.286728 -1.002016 -1.696133 0.221470 -2.614755
wb_dma_de/always_23/block_1/case_1/block_1 3.675508 -0.700004 1.740763 2.851326 0.603498 1.701424 1.073841 4.789251 -1.406231 -1.197567 0.284990 3.540781 0.789360 -0.608063 1.146752 5.056761 -0.859320 -2.599073 -1.520078 -0.527896
wb_dma_de/always_23/block_1/case_1/block_2 -1.070337 -2.272965 -2.098573 -1.666255 3.376832 -1.357320 -0.534624 -0.337863 1.951523 2.491491 1.782589 0.222862 1.859454 0.251754 -2.106260 -1.612237 -2.092367 -1.209726 2.309159 0.077581
wb_dma_de/always_23/block_1/case_1/block_3 2.805141 0.509236 3.286579 3.638852 3.286938 2.810391 0.198616 4.320613 -3.621006 -1.027450 0.876977 2.551279 -1.840020 -1.037295 0.298823 -1.600714 0.681452 -1.720015 -2.610164 -1.802171
wb_dma_de/always_23/block_1/case_1/block_4 2.037470 -0.366460 2.874153 3.294159 3.798969 3.566360 -1.207216 4.070029 -2.476313 -0.763358 1.049009 1.954860 -2.296317 -0.003160 0.717604 -2.023697 0.104407 -0.466228 -4.120498 -2.196017
wb_dma_ch_rf/always_27 0.537881 -0.208918 1.265713 0.842375 -1.664523 0.207737 0.595642 2.814235 1.626276 -0.922914 -0.902574 0.930224 2.976726 -0.106470 4.301266 4.300462 -0.540367 0.425856 0.431279 0.345680
wb_dma_de/always_23/block_1/case_1/block_7 -3.346831 -3.946448 -1.769834 -0.343600 -3.353059 -0.031938 1.091456 1.930240 2.772227 -0.227379 0.070500 -1.545796 -1.302023 3.358184 0.408195 4.312375 1.060143 1.610552 0.301941 0.830400
wb_dma/assign_4_dma_rest -2.200534 -4.130573 -1.788537 -1.685736 0.808811 -0.750663 1.523416 -0.108559 2.529811 1.558864 -0.225006 0.070349 -2.445647 0.306116 -1.781642 0.219011 -0.312066 2.290444 -0.216542 -1.148773
wb_dma_ch_rf/always_23/if_1 -1.110417 -0.696373 0.473416 1.462993 -0.399268 -0.405717 2.395615 0.745474 -0.985282 -2.408156 0.362525 -0.808438 0.509365 1.272014 -1.385417 -2.141392 1.685566 -2.276648 4.486429 1.062697
wb_dma_ch_sel/reg_ndr_r 0.423444 -1.483891 3.464736 1.141606 2.423824 1.007300 1.249346 3.391365 -1.659695 -1.800666 -0.459791 -0.980948 -0.694872 -0.408905 2.820291 -0.082358 -2.216215 -1.366847 3.250189 -2.480271
wb_dma_de/assign_66_dma_done/expr_1 -0.378940 -0.733370 0.311520 0.268960 -0.518058 0.613850 0.283819 2.738656 2.521857 -1.027464 -0.648287 1.225227 2.379650 -0.418490 3.489904 2.933863 -0.114461 1.719109 -1.018438 -0.443864
wb_dma_ch_sel/reg_req_r -2.027083 -3.775515 -1.797534 -0.481949 -3.289042 -0.306048 0.328997 0.458645 3.962566 -0.154935 -0.343063 -0.454869 -0.316698 0.959000 2.357256 3.104148 1.138712 2.448398 1.363206 0.975632
wb_dma_ch_rf/reg_pointer_r -3.640008 -0.951751 -2.624961 -2.351028 0.434759 -0.325486 -0.655341 -2.714404 0.810137 -0.117126 1.757881 -2.165194 -3.332275 0.728653 -1.859659 -2.437547 1.153532 1.498883 2.432077 -0.841208
wb_dma_ch_sel/assign_105_valid -0.129776 -1.873371 0.921044 0.402279 1.744623 0.578632 -1.315508 2.368877 -0.500924 -0.104820 0.590882 -0.247923 0.363268 0.483708 3.875633 3.141663 -2.317492 0.175598 2.272939 -0.744743
wb_dma_ch_pri_enc/wire_pri5_out -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_sel/always_39/case_1 0.423444 -1.483891 3.464736 1.141606 2.423824 1.007300 1.249346 3.391365 -1.659695 -1.800666 -0.459791 -0.980948 -0.694872 -0.408905 2.820291 -0.082358 -2.216215 -1.366847 3.250189 -2.480271
wb_dma_ch_sel/always_6 -2.218281 -2.087456 -1.203842 -0.730559 -4.862341 0.307707 -0.407147 1.303165 3.702664 -1.374786 0.040416 -2.532272 -0.045924 0.928354 2.935634 2.746738 1.665456 0.787243 2.100161 0.714967
wb_dma_ch_sel/always_7 -2.088790 -2.380140 -0.253549 -0.082852 -1.702523 0.830276 1.728311 1.917906 1.449488 -3.285531 -1.409638 -1.311824 -1.034517 -0.454608 2.105715 1.177205 1.597911 1.805162 0.304420 -1.657885
wb_dma_ch_sel/always_4 0.174548 0.557925 1.037385 1.320681 -0.851343 0.759392 -0.373569 3.832278 0.376570 -1.337285 0.234745 -0.179339 2.763704 -0.286084 3.834497 2.772875 -0.110163 -1.213282 1.113633 0.262808
wb_dma_ch_sel/always_5 -0.837639 -0.071064 -2.024865 -0.673273 0.219943 0.823890 -1.616450 4.685184 2.664381 -0.787522 1.712956 0.140811 3.007912 -1.570005 2.275674 3.088250 -0.362208 -1.181745 0.042469 -0.535697
wb_dma_ch_sel/assign_126_ch_sel/expr_1 3.165340 -0.958190 2.405137 3.293292 2.331547 0.076386 -0.413135 0.109203 0.303586 1.702839 -1.054128 4.114628 2.173310 1.531987 4.081977 0.988635 -3.609419 1.096834 0.073398 1.887589
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 1.818024 -0.001586 2.800536 0.717313 -0.936030 -0.074610 0.670807 1.106719 -2.080071 0.333229 0.002418 -2.055357 -1.438838 0.027048 0.902493 0.821693 -1.727872 -3.957650 4.120458 -0.503390
wb_dma_ch_sel/always_1 -2.027083 -3.775515 -1.797534 -0.481949 -3.289042 -0.306048 0.328997 0.458645 3.962566 -0.154935 -0.343063 -0.454869 -0.316698 0.959000 2.357256 3.104148 1.138712 2.448398 1.363206 0.975632
wb_dma_ch_arb/always_2/block_1/case_1/cond -1.745906 -2.908306 1.456777 -0.495114 0.019155 0.674482 1.362686 1.529645 2.479087 -1.726215 -0.334487 -0.022130 -0.729397 0.880933 2.452529 0.908601 0.222639 2.179390 2.533949 -1.685238
wb_dma_ch_sel/always_8 -2.077504 -3.810057 -0.409266 -1.864624 0.493932 -0.289358 1.309644 -0.581323 3.195218 0.024870 -0.346140 1.104627 -0.979263 1.040572 0.554940 1.925617 0.142551 3.819929 0.781608 -1.272810
wb_dma_ch_sel/always_9 -1.745906 -2.908306 1.456777 -0.495114 0.019155 0.674482 1.362686 1.529645 2.479087 -1.726215 -0.334487 -0.022130 -0.729397 0.880933 2.452529 0.908601 0.222639 2.179390 2.533949 -1.685238
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_de/assign_67_dma_done_all -1.018791 -1.935576 -0.396271 1.070066 0.736728 0.950888 0.568475 3.245404 -1.396917 -3.078837 -1.206914 -1.111740 -0.074960 -1.426808 3.337164 2.196397 -0.168664 0.549624 -0.075825 -1.681594
wb_dma_ch_rf/wire_ch_txsz -1.775092 0.243247 0.219874 3.366682 0.614493 3.354887 -1.582402 3.565106 0.019376 -2.942879 2.288011 0.886152 0.188689 1.171319 2.264848 -1.065378 4.835502 0.112504 -0.434599 -0.068144
wb_dma_ch_sel/assign_99_valid 1.120542 -0.584703 1.654101 2.873372 -0.031670 0.109516 -0.951945 0.899604 -3.009270 0.211482 1.087122 0.361521 -0.367625 4.154603 1.854520 3.167847 -2.468771 -1.557685 3.583235 2.808751
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -1.110417 -0.696373 0.473416 1.462993 -0.399268 -0.405717 2.395615 0.745474 -0.985282 -2.408156 0.362525 -0.808438 0.509365 1.272014 -1.385417 -2.141392 1.685566 -2.276648 4.486429 1.062697
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 4.835190 -0.769772 4.951267 3.821754 -1.295818 0.599031 1.550007 0.980984 -1.262787 1.852019 -1.667572 1.476553 -1.445107 1.113220 1.968358 1.565702 -1.562292 -2.851621 -0.367209 0.719436
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 -1.450719 3.381977 0.777951 -1.772112 -1.990991 -0.147020 -1.268749 3.253922 1.989607 1.752665 1.338771 -1.995772 1.778700 0.483888 2.309761 0.403772 -0.122694 -2.197446 2.915110 -0.780296
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 -0.986559 -2.444687 3.092186 1.441671 0.083079 0.778992 2.390045 -0.607247 0.929920 -2.422909 -1.033775 1.366251 -2.157211 3.182486 1.331652 -1.321140 0.388206 3.227149 2.663203 -0.362267
wb_dma/wire_ch2_txsz -2.088790 -2.380140 -0.253549 -0.082852 -1.702523 0.830276 1.728311 1.917906 1.449488 -3.285531 -1.409638 -1.311824 -1.034517 -0.454608 2.105715 1.177205 1.597911 1.805162 0.304420 -1.657885
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 2.037470 -0.366460 2.874153 3.294159 3.798969 3.566360 -1.207216 4.070029 -2.476313 -0.763358 1.049009 1.954860 -2.296317 -0.003160 0.717604 -2.023697 0.104407 -0.466228 -4.120498 -2.196017
wb_dma_de/always_23/block_1 2.563591 -1.007443 0.566202 2.885954 1.932302 0.697718 0.957747 4.767288 0.107130 0.558868 0.289222 3.645495 4.054530 -0.263021 1.167263 3.503656 -1.162788 -2.403401 -2.297854 0.548403
wb_dma_ch_rf/always_6/if_1/if_1 1.784323 -3.416475 0.320507 1.712561 -0.815744 0.058845 3.453101 2.086102 2.312653 0.822746 -0.251980 3.649133 -1.812567 2.469541 -2.942093 1.774433 -1.396323 -0.927159 -0.515005 0.948067
wb_dma_de/wire_mast1_dout -0.928343 -2.313432 -0.785636 -0.392037 -1.086494 1.337844 0.802289 2.904397 -0.213530 -1.026175 -0.077182 -2.465813 -2.916978 -2.413929 -0.598705 0.199452 2.554317 -1.228785 -1.957083 -2.757567
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -2.932255 -0.831217 0.108129 -1.594285 -0.612482 0.037635 0.645774 -1.759749 0.327100 -1.063131 0.211906 -2.520404 -2.175561 1.055892 -0.842385 -2.275819 1.637612 1.751665 1.373331 -1.313787
wb_dma_de/always_8/stmt_1 -0.506221 0.056048 1.429964 0.243295 2.918565 1.001948 -0.338085 3.912205 1.264236 -1.053595 0.820191 0.801090 2.683264 -1.165513 3.016022 -0.250409 -0.867057 -0.141349 1.323069 -1.734404
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -2.932255 -0.831217 0.108129 -1.594285 -0.612482 0.037635 0.645774 -1.759749 0.327100 -1.063131 0.211906 -2.520404 -2.175561 1.055892 -0.842385 -2.275819 1.637612 1.751665 1.373331 -1.313787
wb_dma_ch_rf/wire_ch_done_we 0.667494 -0.814246 2.276674 0.973288 0.555034 1.167181 0.572244 3.885975 1.157175 -1.317485 -0.654700 0.873491 1.418305 -0.634024 4.168410 2.408331 -1.308542 0.257873 0.401483 -1.546764
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.311406 -1.150268 2.975529 -0.848686 2.444174 0.434839 -1.767076 1.255420 -1.091295 2.137094 1.273697 -1.318943 -1.473095 0.351830 2.306443 1.642081 -4.006746 -1.733665 3.520651 -1.827953
wb_dma_wb_slv/wire_wb_ack_o -1.694842 -0.576317 -0.787125 -2.794271 -0.312833 -0.946568 1.440972 -0.140377 2.231711 -0.975204 -0.166513 -2.386555 0.947789 -1.671410 -1.285070 -1.803741 0.689688 -1.427577 1.780895 -1.348522
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 -0.986559 -2.444687 3.092186 1.441671 0.083079 0.778992 2.390045 -0.607247 0.929920 -2.422909 -1.033775 1.366251 -2.157211 3.182486 1.331652 -1.321140 0.388206 3.227149 2.663203 -0.362267
wb_dma_de/reg_ld_desc_sel 0.406253 -3.285813 0.174350 1.315674 7.110744 0.213214 -1.411596 1.097136 -4.783140 -0.345779 1.278146 1.254806 1.607504 1.856594 0.509820 2.285107 -4.023866 0.091067 0.625840 -0.139872
wb_dma_ch_sel/assign_154_req_p0/expr_1 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma_de/assign_83_wr_ack -0.538108 -0.406810 0.886107 0.586775 1.268884 1.128564 0.894006 3.976813 1.359907 -2.277829 -0.635057 0.624635 2.060260 -1.786545 3.006044 0.410186 0.090421 0.577810 -0.521280 -1.964196
wb_dma/wire_dma_done_all -1.018791 -1.935576 -0.396271 1.070066 0.736728 0.950888 0.568475 3.245404 -1.396917 -3.078837 -1.206914 -1.111740 -0.074960 -1.426808 3.337164 2.196397 -0.168664 0.549624 -0.075825 -1.681594
assert_wb_dma_rf/input_ch0_am1 -1.722104 0.913668 1.376657 -1.854869 1.084963 -0.255860 -0.989541 -1.232500 1.207515 -0.267512 0.894226 -1.627688 0.823098 -0.802982 0.127448 -4.475811 1.081741 1.334963 2.774074 -0.665542
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 -2.218281 -2.087456 -1.203842 -0.730559 -4.862341 0.307707 -0.407147 1.303165 3.702664 -1.374786 0.040416 -2.532272 -0.045924 0.928354 2.935634 2.746738 1.665456 0.787243 2.100161 0.714967
wb_dma_ch_sel/input_ch0_csr 3.445939 1.369206 -0.326019 0.778620 0.852860 1.171317 -1.895410 4.710146 -1.127687 0.441485 0.396497 2.754934 -1.076841 -4.593435 3.579313 4.215986 -2.840728 -0.227767 -2.298497 -1.443084
wb_dma_ch_arb/reg_state 3.005557 -1.213316 4.935387 2.765365 -1.527801 0.529868 3.838169 0.107314 0.480037 -0.933223 -2.428852 3.201013 -1.806002 1.571680 1.572623 0.661589 -0.795920 0.909991 1.157721 -0.106522
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 2.805141 0.509236 3.286579 3.638852 3.286938 2.810391 0.198616 4.320613 -3.621006 -1.027450 0.876977 2.551279 -1.840020 -1.037295 0.298823 -1.600714 0.681452 -1.720015 -2.610164 -1.802171
wb_dma_ch_sel/assign_153_req_p0/expr_1 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma_wb_mast 0.892370 -0.780831 2.790110 -1.502479 -5.099604 0.077502 3.693734 1.996822 2.155838 -0.950626 -1.617805 -1.264079 -0.161773 0.253196 0.270388 5.017147 1.327295 -1.657766 -1.005700 -1.375289
wb_dma_ch_sel/assign_124_valid -0.129776 -1.873371 0.921044 0.402279 1.744623 0.578632 -1.315508 2.368877 -0.500924 -0.104820 0.590882 -0.247923 0.363268 0.483708 3.875633 3.141663 -2.317492 0.175598 2.272939 -0.744743
wb_dma_de/always_18/stmt_1 -2.697129 -2.017690 -1.120163 -0.534373 -2.387297 -0.752869 2.067019 0.906866 -1.754126 -1.685180 0.058586 -4.077668 -1.950713 2.386482 -2.279109 1.757904 0.670676 -2.502247 3.206713 0.158757
wb_dma_ch_rf/wire_ch_csr_dewe 0.413089 -4.059899 1.145507 0.041913 -0.483586 1.469466 2.208020 2.754135 -0.843145 -1.300186 -2.083145 -0.478049 -3.668638 -2.320430 1.764867 4.253851 0.936160 1.211188 -2.926053 -3.868423
wb_dma_ch_pri_enc/input_pri2 -1.745906 -2.908306 1.456777 -0.495114 0.019155 0.674482 1.362686 1.529645 2.479087 -1.726215 -0.334487 -0.022130 -0.729397 0.880933 2.452529 0.908601 0.222639 2.179390 2.533949 -1.685238
wb_dma_ch_pri_enc/input_pri3 -1.745906 -2.908306 1.456777 -0.495114 0.019155 0.674482 1.362686 1.529645 2.479087 -1.726215 -0.334487 -0.022130 -0.729397 0.880933 2.452529 0.908601 0.222639 2.179390 2.533949 -1.685238
wb_dma_ch_pri_enc/input_pri0 -1.579382 -2.589769 1.711723 -0.129792 2.088570 0.529313 1.641836 1.978100 0.639986 -2.319233 -0.772450 -0.745811 -0.359704 0.039836 2.185487 -0.810540 -1.157358 1.233206 2.732047 -2.363193
wb_dma_ch_pri_enc/input_pri1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_wb_if/input_slv_pt_in -1.694842 -0.576317 -0.787125 -2.794271 -0.312833 -0.946568 1.440972 -0.140377 2.231711 -0.975204 -0.166513 -2.386555 0.947789 -1.671410 -1.285070 -1.803741 0.689688 -1.427577 1.780895 -1.348522
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -0.259306 -1.614617 0.813785 -2.009033 -0.147574 -0.527363 -1.169063 -0.883113 1.301650 2.121660 1.155042 -1.358382 -1.145640 1.203110 0.796357 1.645959 -1.907422 -0.385565 3.606640 -0.447107
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma/wire_de_adr1_we -0.851537 -0.041191 0.342320 -0.199529 -1.008590 -0.547233 0.671109 0.434004 -1.296588 -0.914994 0.656593 -2.756959 -0.458241 0.362971 -0.620243 -0.780571 0.292738 -2.981696 4.510083 0.145845
wb_dma_ch_sel/assign_6_pri1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 -1.579382 -2.589769 1.711723 -0.129792 2.088570 0.529313 1.641836 1.978100 0.639986 -2.319233 -0.772450 -0.745811 -0.359704 0.039836 2.185487 -0.810540 -1.157358 1.233206 2.732047 -2.363193
wb_dma_ch_sel/assign_129_req_p0/expr_1 1.608782 1.171694 2.799707 2.212895 1.444022 0.910638 1.103152 3.561440 -4.080329 -2.022773 -1.225745 -1.298036 -1.042933 -2.099389 2.709416 -0.018577 -1.851509 -3.003070 1.739516 -2.232666
wb_dma_rf/wire_csr -1.735991 -1.635322 -2.804117 -2.172900 0.416207 -0.360546 -0.158136 2.260738 2.042495 0.268292 1.901279 -1.234343 0.405131 -1.036883 -1.863550 0.862447 -0.082886 -2.051021 1.716756 -1.018408
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -0.259306 -1.614617 0.813785 -2.009033 -0.147574 -0.527363 -1.169063 -0.883113 1.301650 2.121660 1.155042 -1.358382 -1.145640 1.203110 0.796357 1.645959 -1.907422 -0.385565 3.606640 -0.447107
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 -1.982628 -0.125624 0.386236 -1.064756 -5.053776 0.730142 -0.010422 2.318191 5.784553 -0.784548 0.455499 -1.650553 1.006978 1.499536 2.330181 1.146993 1.663010 0.545349 1.342921 0.351253
wb_dma_ch_sel/always_37/if_1 2.290238 -2.434048 1.539806 3.333021 2.746414 0.650859 -0.614032 -0.289414 2.114496 1.997264 -0.890492 4.952106 0.896717 2.169806 3.560850 -0.018513 -2.905041 3.133064 -1.557145 1.708030
wb_dma_de/always_6/if_1/cond -2.179822 -0.987910 -2.059913 0.122815 -2.106731 1.239343 -1.481642 3.749709 0.764995 -2.067616 0.805561 -2.712493 0.506875 -2.003598 3.532401 2.412055 3.071718 -0.867965 0.747986 -0.689245
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 2.805141 0.509236 3.286579 3.638852 3.286938 2.810391 0.198616 4.320613 -3.621006 -1.027450 0.876977 2.551279 -1.840020 -1.037295 0.298823 -1.600714 0.681452 -1.720015 -2.610164 -1.802171
wb_dma_ch_rf/always_8/stmt_1 -1.362637 -1.649916 -1.769370 0.043357 5.458794 -1.397889 -1.385567 -0.899746 -0.973878 1.620663 -0.024239 -1.043005 3.474256 -0.325500 1.000059 -3.290190 -2.985332 -0.287272 1.115146 0.219054
wb_dma_ch_sel/assign_108_valid -0.129776 -1.873371 0.921044 0.402279 1.744623 0.578632 -1.315508 2.368877 -0.500924 -0.104820 0.590882 -0.247923 0.363268 0.483708 3.875633 3.141663 -2.317492 0.175598 2.272939 -0.744743
wb_dma_ch_pri_enc/wire_pri9_out -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.359103 -1.668130 3.050908 -0.410010 -0.058337 0.656496 0.612833 -1.557661 1.972539 -1.238601 -0.831156 0.551834 -2.092768 3.101204 2.418773 -0.552872 -0.938965 4.468635 2.098005 -0.952115
wb_dma_ch_sel/wire_pri2 -1.745906 -2.908306 1.456777 -0.495114 0.019155 0.674482 1.362686 1.529645 2.479087 -1.726215 -0.334487 -0.022130 -0.729397 0.880933 2.452529 0.908601 0.222639 2.179390 2.533949 -1.685238
wb_dma_ch_sel/wire_pri3 -1.745906 -2.908306 1.456777 -0.495114 0.019155 0.674482 1.362686 1.529645 2.479087 -1.726215 -0.334487 -0.022130 -0.729397 0.880933 2.452529 0.908601 0.222639 2.179390 2.533949 -1.685238
wb_dma_ch_sel/wire_pri0 0.423444 -1.483891 3.464736 1.141606 2.423824 1.007300 1.249346 3.391365 -1.659695 -1.800666 -0.459791 -0.980948 -0.694872 -0.408905 2.820291 -0.082358 -2.216215 -1.366847 3.250189 -2.480271
wb_dma_ch_sel/wire_pri1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_de/always_4/if_1/if_1/cond/expr_1 -1.375739 -1.782865 0.434534 0.805906 2.494328 1.028579 -0.574731 3.697150 -0.642688 -2.249125 0.389442 -0.491316 1.073565 -0.520795 4.134577 1.719525 -0.898138 0.429775 2.248617 -1.510716
wb_dma_rf/input_ptr_set -1.745906 -2.908306 1.456777 -0.495114 0.019155 0.674482 1.362686 1.529645 2.479087 -1.726215 -0.334487 -0.022130 -0.729397 0.880933 2.452529 0.908601 0.222639 2.179390 2.533949 -1.685238
wb_dma_rf/always_2/if_1/if_1 0.740694 0.591916 0.934583 -2.722456 1.789956 0.036158 -1.273455 0.782701 3.477931 2.286770 2.458969 3.620816 2.503571 -1.398209 1.406278 4.121634 -0.420143 1.043355 1.574001 -1.726917
wb_dma_de/assign_77_read_hold -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_pri_enc_sub/input_valid -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 2.351167 -0.784494 3.875193 1.297520 1.225699 1.199979 1.759706 2.180329 -2.497086 -0.700771 -2.336960 -0.779784 -3.953419 -1.686965 2.202742 0.040187 -3.081266 -0.872013 -0.178317 -3.582136
wb_dma_ch_rf/always_27/stmt_1 0.537881 -0.208918 1.265713 0.842375 -1.664523 0.207737 0.595642 2.814235 1.626276 -0.922914 -0.902574 0.930224 2.976726 -0.106470 4.301266 4.300462 -0.540367 0.425856 0.431279 0.345680
wb_dma_wb_slv/assign_2_pt_sel/expr_1 1.806450 0.271995 0.439098 0.261441 -0.855264 0.243921 2.279977 2.260668 1.982136 0.956009 -3.131534 -2.717855 -1.807336 -5.361960 -0.769656 -4.854071 -0.258125 -4.359735 -3.068765 -3.187420
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 -2.218281 -2.087456 -1.203842 -0.730559 -4.862341 0.307707 -0.407147 1.303165 3.702664 -1.374786 0.040416 -2.532272 -0.045924 0.928354 2.935634 2.746738 1.665456 0.787243 2.100161 0.714967
wb_dma_ch_sel/wire_valid 1.202780 -2.880926 -0.110870 2.058346 -0.997518 -0.423267 3.312339 1.344444 2.764321 -0.405973 -0.140205 4.181206 -1.083328 4.350833 -2.675420 1.640311 -2.669939 -0.073124 1.308210 2.730075
wb_dma_ch_sel/assign_162_req_p1/expr_1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 -1.579382 -2.589769 1.711723 -0.129792 2.088570 0.529313 1.641836 1.978100 0.639986 -2.319233 -0.772450 -0.745811 -0.359704 0.039836 2.185487 -0.810540 -1.157358 1.233206 2.732047 -2.363193
wb_dma_de/wire_chunk_cnt_is_0_d -0.506221 0.056048 1.429964 0.243295 2.918565 1.001948 -0.338085 3.912205 1.264236 -1.053595 0.820191 0.801090 2.683264 -1.165513 3.016022 -0.250409 -0.867057 -0.141349 1.323069 -1.734404
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 -1.359103 -1.668130 3.050908 -0.410010 -0.058337 0.656496 0.612833 -1.557661 1.972539 -1.238601 -0.831156 0.551834 -2.092768 3.101204 2.418773 -0.552872 -0.938965 4.468635 2.098005 -0.952115
wb_dma_ch_sel/assign_109_valid -0.129776 -1.873371 0.921044 0.402279 1.744623 0.578632 -1.315508 2.368877 -0.500924 -0.104820 0.590882 -0.247923 0.363268 0.483708 3.875633 3.141663 -2.317492 0.175598 2.272939 -0.744743
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 0.911322 0.549402 2.567436 -1.353712 0.720381 -0.959093 -2.027078 -0.814836 0.752302 3.807314 2.517458 -1.338728 2.521964 0.564952 1.676708 0.116330 -1.492469 -3.416081 6.366046 0.408924
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.818024 -0.001586 2.800536 0.717313 -0.936030 -0.074610 0.670807 1.106719 -2.080071 0.333229 0.002418 -2.055357 -1.438838 0.027048 0.902493 0.821693 -1.727872 -3.957650 4.120458 -0.503390
wb_dma_de/assign_75_mast1_dout -0.928343 -2.313432 -0.785636 -0.392037 -1.086494 1.337844 0.802289 2.904397 -0.213530 -1.026175 -0.077182 -2.465813 -2.916978 -2.413929 -0.598705 0.199452 2.554317 -1.228785 -1.957083 -2.757567
wb_dma/constraint_csr -2.067446 -0.071089 -2.320594 -0.997597 2.677231 0.069192 -2.131946 1.368881 -1.155217 -0.702810 0.909332 -2.143269 1.067705 -1.701939 1.161240 -0.758892 -0.634002 -0.187040 0.477883 -1.088864
wb_dma_ch_rf/always_5/if_1 -2.932255 -0.831217 0.108129 -1.594285 -0.612482 0.037635 0.645774 -1.759749 0.327100 -1.063131 0.211906 -2.520404 -2.175561 1.055892 -0.842385 -2.275819 1.637612 1.751665 1.373331 -1.313787
wb_dma_ch_pri_enc/wire_pri21_out -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_sel/assign_157_req_p0 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma_wb_mast/assign_1/expr_1 0.294582 0.147889 2.104082 -0.066006 -4.246465 1.131906 3.634136 5.923598 1.219917 0.106915 0.587203 -1.902910 -3.300936 -1.705971 -2.636981 -1.156664 2.277039 -3.685514 -0.535597 -2.777164
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.311406 -1.150268 2.975529 -0.848686 2.444174 0.434839 -1.767076 1.255420 -1.091295 2.137094 1.273697 -1.318943 -1.473095 0.351830 2.306443 1.642081 -4.006746 -1.733665 3.520651 -1.827953
wb_dma_de/reg_mast1_adr 2.872368 -4.023523 2.107340 -1.567660 0.335846 -1.185256 2.687648 -0.864697 1.098295 3.152323 -1.738742 -1.017953 -2.434889 -0.541204 -1.714551 0.811119 -4.792718 -2.649890 1.447069 -2.520585
wb_dma_ch_pri_enc/wire_pri17_out -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_sel/assign_141_req_p0/expr_1 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma_ch_sel/input_ch2_csr 0.339430 1.218275 0.848999 0.748107 -1.152115 1.457091 -2.376474 4.016698 -1.488565 0.832383 0.071855 -0.815686 -1.251464 0.289017 4.259212 5.494802 -1.664895 0.831154 -2.865255 -0.499542
wb_dma_ch_rf/assign_13_ch_txsz_we -1.997643 -2.263039 -1.929258 3.247671 0.890946 1.028774 -0.036669 2.523478 -1.962875 -4.176568 -0.410943 -0.290182 0.858368 0.358751 2.880775 0.464264 1.507563 1.288137 0.308671 1.116626
wb_dma_ch_sel/assign_130_req_p0 1.608782 1.171694 2.799707 2.212895 1.444022 0.910638 1.103152 3.561440 -4.080329 -2.022773 -1.225745 -1.298036 -1.042933 -2.099389 2.709416 -0.018577 -1.851509 -3.003070 1.739516 -2.232666
wb_dma_ch_arb/always_1/if_1/stmt_2 3.005557 -1.213316 4.935387 2.765365 -1.527801 0.529868 3.838169 0.107314 0.480037 -0.933223 -2.428852 3.201013 -1.806002 1.571680 1.572623 0.661589 -0.795920 0.909991 1.157721 -0.106522
wb_dma_ch_sel/assign_106_valid -0.129776 -1.873371 0.921044 0.402279 1.744623 0.578632 -1.315508 2.368877 -0.500924 -0.104820 0.590882 -0.247923 0.363268 0.483708 3.875633 3.141663 -2.317492 0.175598 2.272939 -0.744743
wb_dma_ch_pri_enc/wire_pri28_out -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond -1.579382 -2.589769 1.711723 -0.129792 2.088570 0.529313 1.641836 1.978100 0.639986 -2.319233 -0.772450 -0.745811 -0.359704 0.039836 2.185487 -0.810540 -1.157358 1.233206 2.732047 -2.363193
wb_dma_ch_rf/always_10/if_1/if_1/block_1 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_ch_rf/always_11/if_1/if_1 1.393904 0.551015 4.341849 0.609162 2.718965 0.952572 1.791450 3.416025 -0.128040 -0.839128 -0.422568 0.155387 0.693151 -1.347028 1.285436 -2.293821 -2.080456 -1.965097 1.653632 -2.836953
wb_dma_wb_if/wire_slv_adr 2.863714 1.603500 1.999903 -0.108084 -2.381733 1.752189 -3.758310 2.134254 4.541494 5.637301 4.837466 1.783926 -1.722549 -1.580302 0.104514 -1.587556 3.129477 -2.985213 1.758492 0.543954
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 -1.007048 -1.439799 -0.023257 -1.828866 2.132346 0.937930 -1.782987 1.748047 -1.274595 2.304433 2.186707 -2.392817 -3.081009 0.351835 -1.329644 0.286728 -1.002016 -1.696133 0.221470 -2.614755
wb_dma_ch_sel/input_ch1_csr 0.339430 1.218275 0.848999 0.748107 -1.152115 1.457091 -2.376474 4.016698 -1.488565 0.832383 0.071855 -0.815686 -1.251464 0.289017 4.259212 5.494802 -1.664895 0.831154 -2.865255 -0.499542
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma/wire_pt1_sel_i 0.873945 -3.125522 0.950042 0.366280 -2.239932 1.269522 2.018187 2.526813 -0.791749 -0.440307 -0.862072 -2.447434 -5.221242 -2.673624 -0.368963 0.237106 1.880104 -1.946312 -1.635024 -2.999532
wb_dma/wire_pt1_sel_o -1.048365 1.114881 -0.257634 -0.889123 2.066879 1.046980 0.551088 1.354337 1.827588 -0.750857 -0.881030 0.266046 -0.852402 -2.353586 -0.810191 -4.213087 -0.183039 1.401987 -1.297230 -3.428156
wb_dma_ch_sel/assign_127_req_p0/expr_1 0.423444 -1.483891 3.464736 1.141606 2.423824 1.007300 1.249346 3.391365 -1.659695 -1.800666 -0.459791 -0.980948 -0.694872 -0.408905 2.820291 -0.082358 -2.216215 -1.366847 3.250189 -2.480271
wb_dma_ch_pri_enc/inst_u16 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -0.851537 -0.041191 0.342320 -0.199529 -1.008590 -0.547233 0.671109 0.434004 -1.296588 -0.914994 0.656593 -2.756959 -0.458241 0.362971 -0.620243 -0.780571 0.292738 -2.981696 4.510083 0.145845
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -1.110417 -0.696373 0.473416 1.462993 -0.399268 -0.405717 2.395615 0.745474 -0.985282 -2.408156 0.362525 -0.808438 0.509365 1.272014 -1.385417 -2.141392 1.685566 -2.276648 4.486429 1.062697
wb_dma_ch_sel/always_48/case_1 3.005557 -1.213316 4.935387 2.765365 -1.527801 0.529868 3.838169 0.107314 0.480037 -0.933223 -2.428852 3.201013 -1.806002 1.571680 1.572623 0.661589 -0.795920 0.909991 1.157721 -0.106522
wb_dma_ch_sel/input_ch7_csr 1.713213 -0.201769 1.687307 2.422675 -0.677824 0.934644 0.429064 2.068558 -1.697390 -0.598981 -1.140767 1.605923 -1.293732 1.047437 2.546353 3.662734 -1.478192 0.798901 -1.544133 0.329979
assert_wb_dma_rf/input_ch0_txsz -2.180929 0.330233 1.085809 -0.011882 -0.768560 1.366238 -1.372383 0.661928 -0.540338 -0.855275 2.117530 -2.889605 -1.133353 1.149869 -0.225621 -2.485880 3.308290 -1.143689 2.540277 -0.567333
assert_wb_dma_rf -1.794414 1.602914 1.889807 -0.605926 -0.373806 0.609111 -1.718762 -0.001529 0.216752 -0.683107 1.925674 -2.304484 0.825872 0.208278 0.624271 -3.538579 2.758662 -0.167677 3.451172 0.071542
wb_dma_ch_rf/reg_ch_am0_r -1.007048 -1.439799 -0.023257 -1.828866 2.132346 0.937930 -1.782987 1.748047 -1.274595 2.304433 2.186707 -2.392817 -3.081009 0.351835 -1.329644 0.286728 -1.002016 -1.696133 0.221470 -2.614755
wb_dma_ch_rf/always_4/if_1 -3.640008 -0.951751 -2.624961 -2.351028 0.434759 -0.325486 -0.655341 -2.714404 0.810137 -0.117126 1.757881 -2.165194 -3.332275 0.728653 -1.859659 -2.437547 1.153532 1.498883 2.432077 -0.841208
wb_dma_de/always_4/if_1/if_1/stmt_1 -1.375739 -1.782865 0.434534 0.805906 2.494328 1.028579 -0.574731 3.697150 -0.642688 -2.249125 0.389442 -0.491316 1.073565 -0.520795 4.134577 1.719525 -0.898138 0.429775 2.248617 -1.510716
wb_dma_de/always_14/stmt_1/expr_1 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_de/wire_use_ed 0.652486 -3.888640 2.251903 -0.700406 4.198666 2.707055 -1.515593 2.367380 -2.178137 2.327923 2.604820 2.304487 -5.445836 -0.603076 0.272511 4.796899 1.954723 1.970839 -2.366354 -4.022563
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -1.070337 -2.272965 -2.098573 -1.666255 3.376832 -1.357320 -0.534624 -0.337863 1.951523 2.491491 1.782589 0.222862 1.859454 0.251754 -2.106260 -1.612237 -2.092367 -1.209726 2.309159 0.077581
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.311406 -1.150268 2.975529 -0.848686 2.444174 0.434839 -1.767076 1.255420 -1.091295 2.137094 1.273697 -1.318943 -1.473095 0.351830 2.306443 1.642081 -4.006746 -1.733665 3.520651 -1.827953
wb_dma_ch_sel/always_7/stmt_1/expr_1 -2.088790 -2.380140 -0.253549 -0.082852 -1.702523 0.830276 1.728311 1.917906 1.449488 -3.285531 -1.409638 -1.311824 -1.034517 -0.454608 2.105715 1.177205 1.597911 1.805162 0.304420 -1.657885
wb_dma_ch_sel/input_nd_i 0.423444 -1.483891 3.464736 1.141606 2.423824 1.007300 1.249346 3.391365 -1.659695 -1.800666 -0.459791 -0.980948 -0.694872 -0.408905 2.820291 -0.082358 -2.216215 -1.366847 3.250189 -2.480271
assert_wb_dma_ch_sel/input_req_i -1.579382 -2.589769 1.711723 -0.129792 2.088570 0.529313 1.641836 1.978100 0.639986 -2.319233 -0.772450 -0.745811 -0.359704 0.039836 2.185487 -0.810540 -1.157358 1.233206 2.732047 -2.363193
wb_dma_ch_rf/reg_ch_rl -2.260185 -1.437236 -2.824394 -2.135930 0.848014 -0.911862 -3.505882 -0.320997 -0.242574 0.953773 1.135398 -2.885213 0.682584 0.565096 2.696906 2.894452 -2.681753 0.739428 2.645508 0.381094
wb_dma_de/reg_paused -1.735991 -1.635322 -2.804117 -2.172900 0.416207 -0.360546 -0.158136 2.260738 2.042495 0.268292 1.901279 -1.234343 0.405131 -1.036883 -1.863550 0.862447 -0.082886 -2.051021 1.716756 -1.018408
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond -0.538108 -0.406810 0.886107 0.586775 1.268884 1.128564 0.894006 3.976813 1.359907 -2.277829 -0.635057 0.624635 2.060260 -1.786545 3.006044 0.410186 0.090421 0.577810 -0.521280 -1.964196
wb_dma_wb_if/wire_mast_drdy -2.738569 1.683924 3.324852 -1.296762 -1.471560 1.731487 1.903386 3.923108 1.089489 -2.255933 -0.330279 -2.386648 -0.504066 5.811717 -0.724096 3.805737 -2.208423 0.109059 -2.500542 -2.398957
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 -0.698920 -3.477700 1.397487 -0.932706 0.288360 -0.696936 0.695554 -0.500895 0.797390 0.212331 -0.590382 -1.092508 -1.031028 2.090700 2.049864 2.191227 -3.041433 1.067301 4.038865 -0.528615
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 -2.088790 -2.380140 -0.253549 -0.082852 -1.702523 0.830276 1.728311 1.917906 1.449488 -3.285531 -1.409638 -1.311824 -1.034517 -0.454608 2.105715 1.177205 1.597911 1.805162 0.304420 -1.657885
wb_dma_ch_sel/assign_100_valid/expr_1 1.120542 -0.584703 1.654101 2.873372 -0.031670 0.109516 -0.951945 0.899604 -3.009270 0.211482 1.087122 0.361521 -0.367625 4.154603 1.854520 3.167847 -2.468771 -1.557685 3.583235 2.808751
wb_dma_wb_if/inst_u1 1.923422 0.435734 2.680210 3.304725 -2.653532 0.577813 2.287988 0.535282 2.132505 0.982194 -0.049157 2.489599 -0.710245 2.006561 -1.256372 -2.397924 1.689877 -1.601816 0.653099 2.085213
wb_dma_wb_if/inst_u0 0.892370 -0.780831 2.790110 -1.502479 -5.099604 0.077502 3.693734 1.996822 2.155838 -0.950626 -1.617805 -1.264079 -0.161773 0.253196 0.270388 5.017147 1.327295 -1.657766 -1.005700 -1.375289
wb_dma_ch_sel 1.840660 -0.657467 0.053810 2.258791 1.686230 0.078433 -0.359175 1.953975 -0.792267 0.919056 -0.241556 3.059608 1.632485 0.932448 2.040187 3.419770 -2.907255 0.340008 -1.517687 1.339938
wb_dma_rf/input_de_csr_we 0.413089 -4.059899 1.145507 0.041913 -0.483586 1.469466 2.208020 2.754135 -0.843145 -1.300186 -2.083145 -0.478049 -3.668638 -2.320430 1.764867 4.253851 0.936160 1.211188 -2.926053 -3.868423
wb_dma_rf/wire_ch0_adr0 -0.109848 -1.854324 0.648968 -2.199290 1.990121 0.653452 -3.981642 0.270676 -0.913979 4.451735 3.329457 -1.606594 -4.091136 1.655800 0.014457 2.332120 -2.284792 -0.491529 1.791672 -1.190094
wb_dma_rf/wire_ch0_adr1 -1.646935 1.069368 1.262395 0.611969 -1.804545 0.630217 -0.487283 0.607192 -1.739793 -1.862090 1.679165 -2.990978 -0.340836 1.289486 0.134224 -1.635004 2.719985 -2.115915 4.530384 0.561661
wb_dma_de/always_9/stmt_1/expr_1 -0.637169 -0.740854 -1.970609 0.669007 1.384004 0.401433 -0.442663 3.331159 -3.144798 -2.496227 -1.156297 -3.605819 0.621381 -3.667784 2.079844 0.263211 -1.093315 -2.274033 -0.770661 -1.757962
wb_dma_ch_sel/always_42/case_1/cond -0.978625 -1.920574 -0.928365 -1.393755 1.095343 -0.466062 -0.235945 0.388374 3.108778 0.631695 -1.263116 1.196704 1.327750 -0.172381 2.843098 2.126559 -2.662200 3.705721 -1.258807 -0.971373
wb_dma_wb_slv/input_wb_cyc_i 2.968373 0.192976 0.534212 0.365759 -5.164067 -0.569375 1.513325 0.778941 1.575770 1.620596 -3.837441 -3.690355 -2.429349 -4.408715 1.481791 -0.727972 -1.554674 -4.556342 1.082214 -1.560264
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 -1.359103 -1.668130 3.050908 -0.410010 -0.058337 0.656496 0.612833 -1.557661 1.972539 -1.238601 -0.831156 0.551834 -2.092768 3.101204 2.418773 -0.552872 -0.938965 4.468635 2.098005 -0.952115
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 -1.781688 -5.058044 -0.351534 0.152136 2.171476 -0.069747 3.168860 0.484344 1.639789 -1.006684 -0.098069 2.762142 -1.072165 1.333520 -1.094736 0.943387 1.509905 2.827648 1.283174 -0.887470
wb_dma_de/reg_tsz_cnt -1.469504 -0.081759 -0.458852 2.590748 0.796155 1.397012 0.610356 3.811440 0.314588 -3.466091 0.069239 0.729759 2.209876 0.077035 1.874047 -1.084328 1.743376 0.397259 -0.654900 0.336545
wb_dma_ch_sel/reg_ndr 0.423444 -1.483891 3.464736 1.141606 2.423824 1.007300 1.249346 3.391365 -1.659695 -1.800666 -0.459791 -0.980948 -0.694872 -0.408905 2.820291 -0.082358 -2.216215 -1.366847 3.250189 -2.480271
wb_dma_de/assign_83_wr_ack/expr_1 -0.538108 -0.406810 0.886107 0.586775 1.268884 1.128564 0.894006 3.976813 1.359907 -2.277829 -0.635057 0.624635 2.060260 -1.786545 3.006044 0.410186 0.090421 0.577810 -0.521280 -1.964196
wb_dma_de/reg_de_txsz_we -1.077609 -1.238080 -1.503527 -0.020604 -0.451357 0.883255 -0.423893 3.280066 -0.489543 -2.217891 -0.548838 -2.700510 0.174005 -3.520106 3.116986 1.401843 1.393019 -1.419028 0.362889 -2.088341
wb_dma_ch_rf/reg_pointer_sr -2.932255 -0.831217 0.108129 -1.594285 -0.612482 0.037635 0.645774 -1.759749 0.327100 -1.063131 0.211906 -2.520404 -2.175561 1.055892 -0.842385 -2.275819 1.637612 1.751665 1.373331 -1.313787
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 -1.579382 -2.589769 1.711723 -0.129792 2.088570 0.529313 1.641836 1.978100 0.639986 -2.319233 -0.772450 -0.745811 -0.359704 0.039836 2.185487 -0.810540 -1.157358 1.233206 2.732047 -2.363193
wb_dma_rf/input_de_adr1_we -0.851537 -0.041191 0.342320 -0.199529 -1.008590 -0.547233 0.671109 0.434004 -1.296588 -0.914994 0.656593 -2.756959 -0.458241 0.362971 -0.620243 -0.780571 0.292738 -2.981696 4.510083 0.145845
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 2.037470 -0.366460 2.874153 3.294159 3.798969 3.566360 -1.207216 4.070029 -2.476313 -0.763358 1.049009 1.954860 -2.296317 -0.003160 0.717604 -2.023697 0.104407 -0.466228 -4.120498 -2.196017
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_sel/always_43/case_1/cond -1.469504 -0.081759 -0.458852 2.590748 0.796155 1.397012 0.610356 3.811440 0.314588 -3.466091 0.069239 0.729759 2.209876 0.077035 1.874047 -1.084328 1.743376 0.397259 -0.654900 0.336545
wb_dma_ch_rf/reg_ch_adr0_r 0.137770 -1.946899 1.419241 -1.505440 2.034978 0.056629 -2.509947 -2.235419 -0.538968 3.171098 1.813236 -0.047629 -3.331647 2.983764 0.023548 1.154212 -2.918251 1.490506 2.172139 -0.285219
wb_dma_ch_pri_enc/input_valid -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_pri_enc/reg_pri_out1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -3.060367 -3.375517 -1.582369 -1.185280 -1.518967 -0.341082 1.717344 0.828885 -0.111296 -0.749961 0.114125 -3.242412 -2.737078 2.753977 -2.671051 1.981154 0.384710 -0.850963 1.130535 -0.536957
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -0.259306 -1.614617 0.813785 -2.009033 -0.147574 -0.527363 -1.169063 -0.883113 1.301650 2.121660 1.155042 -1.358382 -1.145640 1.203110 0.796357 1.645959 -1.907422 -0.385565 3.606640 -0.447107
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 -2.200534 -4.130573 -1.788537 -1.685736 0.808811 -0.750663 1.523416 -0.108559 2.529811 1.558864 -0.225006 0.070349 -2.445647 0.306116 -1.781642 0.219011 -0.312066 2.290444 -0.216542 -1.148773
wb_dma_ch_arb/always_2/block_1/case_1/if_2 -0.546056 -0.203013 3.770780 0.877302 1.018028 0.902333 1.904287 -0.346137 2.464148 -1.611659 -0.451286 2.373075 -0.324130 2.447510 0.814890 -3.563298 0.273614 3.011628 1.743182 -0.629751
wb_dma_ch_sel/input_req_i -2.027083 -3.775515 -1.797534 -0.481949 -3.289042 -0.306048 0.328997 0.458645 3.962566 -0.154935 -0.343063 -0.454869 -0.316698 0.959000 2.357256 3.104148 1.138712 2.448398 1.363206 0.975632
wb_dma_rf/assign_4_dma_abort/expr_1 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_rf/always_1/case_1/stmt_8 -0.608086 -0.868969 -0.406987 -0.751686 3.978612 0.204342 -2.328639 -0.555648 -1.274944 -0.397833 2.065502 0.659185 -1.497213 -0.378046 -0.625173 -0.606696 -0.608763 1.854455 1.070553 -0.128774
wb_dma_ch_rf/wire_ptr_inv -1.151145 -2.873406 1.539328 1.735865 2.139557 0.529478 3.152000 1.127182 -0.789929 -3.242110 -1.400317 0.538344 -1.152676 0.895637 0.296904 -2.270801 0.077353 1.374092 1.812790 -1.257389
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 0.413671 1.516636 2.262070 -1.290391 -0.364200 1.452688 -0.781171 2.755083 2.642624 1.262319 1.987534 -0.032066 -0.307124 -1.165097 0.502931 -0.501422 1.400461 -1.804685 0.805406 -2.199989
wb_dma_ch_sel/assign_138_req_p0 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma_rf/always_1/case_1/stmt_1 -1.735991 -1.635322 -2.804117 -2.172900 0.416207 -0.360546 -0.158136 2.260738 2.042495 0.268292 1.901279 -1.234343 0.405131 -1.036883 -1.863550 0.862447 -0.082886 -2.051021 1.716756 -1.018408
wb_dma_rf/always_1/case_1/stmt_6 0.051291 -0.199060 0.668347 -1.614068 2.484014 -0.976792 -1.444929 -1.770185 -0.003189 4.202178 1.151163 -3.313078 -1.009221 -1.171684 -1.568282 -3.913004 -1.450899 -4.036691 3.170559 -1.875888
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.818024 -0.001586 2.800536 0.717313 -0.936030 -0.074610 0.670807 1.106719 -2.080071 0.333229 0.002418 -2.055357 -1.438838 0.027048 0.902493 0.821693 -1.727872 -3.957650 4.120458 -0.503390
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 -1.579382 -2.589769 1.711723 -0.129792 2.088570 0.529313 1.641836 1.978100 0.639986 -2.319233 -0.772450 -0.745811 -0.359704 0.039836 2.185487 -0.810540 -1.157358 1.233206 2.732047 -2.363193
wb_dma_ch_sel/always_43/case_1 -1.469504 -0.081759 -0.458852 2.590748 0.796155 1.397012 0.610356 3.811440 0.314588 -3.466091 0.069239 0.729759 2.209876 0.077035 1.874047 -1.084328 1.743376 0.397259 -0.654900 0.336545
wb_dma_ch_sel/assign_9_pri2 -1.745906 -2.908306 1.456777 -0.495114 0.019155 0.674482 1.362686 1.529645 2.479087 -1.726215 -0.334487 -0.022130 -0.729397 0.880933 2.452529 0.908601 0.222639 2.179390 2.533949 -1.685238
wb_dma_pri_enc_sub/always_1/case_1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_rf/always_2/if_1 0.740694 0.591916 0.934583 -2.722456 1.789956 0.036158 -1.273455 0.782701 3.477931 2.286770 2.458969 3.620816 2.503571 -1.398209 1.406278 4.121634 -0.420143 1.043355 1.574001 -1.726917
wb_dma/wire_dma_abort 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 -2.218281 -2.087456 -1.203842 -0.730559 -4.862341 0.307707 -0.407147 1.303165 3.702664 -1.374786 0.040416 -2.532272 -0.045924 0.928354 2.935634 2.746738 1.665456 0.787243 2.100161 0.714967
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.359103 -1.668130 3.050908 -0.410010 -0.058337 0.656496 0.612833 -1.557661 1.972539 -1.238601 -0.831156 0.551834 -2.092768 3.101204 2.418773 -0.552872 -0.938965 4.468635 2.098005 -0.952115
wb_dma_wb_if/input_wb_stb_i 0.543260 0.244156 1.495614 -1.200787 -1.240757 0.004908 -1.728669 1.412015 -0.098773 1.641425 2.144853 -2.867964 -0.310642 -0.249799 1.482086 1.759718 -0.659165 -4.196717 5.222537 -0.408369
wb_dma_rf/input_de_txsz -0.605630 -1.384260 -0.967667 1.191584 1.635097 0.541805 0.610611 3.208549 -3.043199 -3.114832 -1.762158 -2.264282 0.222047 -2.572214 2.502458 0.899306 -1.262383 -0.815516 -0.715062 -1.851115
wb_dma_ch_pri_enc/wire_pri3_out -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_sel/wire_gnt_p1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_sel/wire_gnt_p0 2.950148 -3.296280 3.394064 2.925631 -1.711018 0.101519 3.529030 -0.686946 -1.319346 -1.234698 -3.122357 1.901446 -3.292892 0.631318 2.267391 1.998961 -1.094428 0.947353 1.704157 -0.070118
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.818024 -0.001586 2.800536 0.717313 -0.936030 -0.074610 0.670807 1.106719 -2.080071 0.333229 0.002418 -2.055357 -1.438838 0.027048 0.902493 0.821693 -1.727872 -3.957650 4.120458 -0.503390
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 -1.579382 -2.589769 1.711723 -0.129792 2.088570 0.529313 1.641836 1.978100 0.639986 -2.319233 -0.772450 -0.745811 -0.359704 0.039836 2.185487 -0.810540 -1.157358 1.233206 2.732047 -2.363193
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -1.735991 -1.635322 -2.804117 -2.172900 0.416207 -0.360546 -0.158136 2.260738 2.042495 0.268292 1.901279 -1.234343 0.405131 -1.036883 -1.863550 0.862447 -0.082886 -2.051021 1.716756 -1.018408
wb_dma/input_wb0_err_i 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_ch_sel/always_44/case_1/stmt_4 0.132678 -2.622744 1.860366 -1.721260 1.833570 -0.797241 1.367260 -3.030418 0.854243 1.337312 -0.933745 -0.008830 -2.502116 1.470138 -1.512742 -1.956737 -2.925732 1.572598 1.675641 -1.605297
wb_dma_ch_sel/always_44/case_1/stmt_1 0.191659 -2.110819 -0.361921 -0.795488 -0.453473 -0.562233 -1.824021 -0.762071 0.770302 2.582869 1.338993 -0.804693 -3.658107 -0.084078 0.743202 1.587495 -1.162081 0.479991 2.975281 0.679094
wb_dma_wb_mast/wire_wb_data_o -0.928343 -2.313432 -0.785636 -0.392037 -1.086494 1.337844 0.802289 2.904397 -0.213530 -1.026175 -0.077182 -2.465813 -2.916978 -2.413929 -0.598705 0.199452 2.554317 -1.228785 -1.957083 -2.757567
wb_dma_de/always_6/if_1/if_1/stmt_1 -0.387524 -0.536883 0.083077 2.244176 3.641168 0.895756 1.389233 4.017646 -2.618929 -3.029674 -0.571248 -0.299810 1.852388 -2.110839 0.544003 -2.601236 -0.009020 -1.258073 -1.823096 -1.285555
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 -1.579382 -2.589769 1.711723 -0.129792 2.088570 0.529313 1.641836 1.978100 0.639986 -2.319233 -0.772450 -0.745811 -0.359704 0.039836 2.185487 -0.810540 -1.157358 1.233206 2.732047 -2.363193
wb_dma_ch_sel/always_38/case_1/cond 0.174548 0.557925 1.037385 1.320681 -0.851343 0.759392 -0.373569 3.832278 0.376570 -1.337285 0.234745 -0.179339 2.763704 -0.286084 3.834497 2.772875 -0.110163 -1.213282 1.113633 0.262808
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 -3.135437 -1.975134 -1.703256 0.196843 -3.328371 0.643724 0.680787 2.135283 2.388133 -2.907389 0.035777 -1.910979 -0.030611 0.645303 1.631822 1.215424 3.065952 1.065863 1.200971 0.385536
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 -0.605630 -1.384260 -0.967667 1.191584 1.635097 0.541805 0.610611 3.208549 -3.043199 -3.114832 -1.762158 -2.264282 0.222047 -2.572214 2.502458 0.899306 -1.262383 -0.815516 -0.715062 -1.851115
wb_dma_de/assign_4_use_ed 0.652486 -3.888640 2.251903 -0.700406 4.198666 2.707055 -1.515593 2.367380 -2.178137 2.327923 2.604820 2.304487 -5.445836 -0.603076 0.272511 4.796899 1.954723 1.970839 -2.366354 -4.022563
assert_wb_dma_wb_if/assert_a_wb_stb -1.127615 -0.395351 -0.952358 -0.808883 1.265870 0.423127 0.747520 0.013435 0.469220 -1.068853 -1.436979 -0.982017 -2.359275 -2.014992 -1.253957 -3.597064 -0.248267 1.035329 0.146829 -2.722315
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 -0.607427 -1.123563 0.530867 0.942923 3.396906 0.658864 -0.441035 3.527807 -2.215477 -1.943820 -0.034002 -1.314759 1.132816 -1.344132 3.226402 0.431742 -2.140309 -1.023106 1.940522 -1.720050
wb_dma_ch_sel/assign_132_req_p0 1.386835 0.252456 3.196618 3.378844 0.016209 -0.054125 1.032616 0.522455 -3.073534 -2.128921 -1.118796 0.322553 0.494069 1.813547 3.694676 0.957036 -1.828930 -0.980433 4.691845 1.439205
wb_dma_ch_rf/always_25/if_1 -1.722104 0.913668 1.376657 -1.854869 1.084963 -0.255860 -0.989541 -1.232500 1.207515 -0.267512 0.894226 -1.627688 0.823098 -0.802982 0.127448 -4.475811 1.081741 1.334963 2.774074 -0.665542
wb_dma_de/wire_rd_ack -0.538108 -0.406810 0.886107 0.586775 1.268884 1.128564 0.894006 3.976813 1.359907 -2.277829 -0.635057 0.624635 2.060260 -1.786545 3.006044 0.410186 0.090421 0.577810 -0.521280 -1.964196
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.311406 -1.150268 2.975529 -0.848686 2.444174 0.434839 -1.767076 1.255420 -1.091295 2.137094 1.273697 -1.318943 -1.473095 0.351830 2.306443 1.642081 -4.006746 -1.733665 3.520651 -1.827953
wb_dma/wire_slv0_adr 2.159151 1.581996 0.266075 0.759564 -1.297219 1.805988 -4.734049 1.776391 3.273953 4.794616 4.695630 1.934242 -0.988106 -2.107553 1.161016 -2.134110 3.751048 -2.382617 1.596470 0.732453
wb_dma_wb_slv/input_wb_stb_i 0.543260 0.244156 1.495614 -1.200787 -1.240757 0.004908 -1.728669 1.412015 -0.098773 1.641425 2.144853 -2.867964 -0.310642 -0.249799 1.482086 1.759718 -0.659165 -4.196717 5.222537 -0.408369
wb_dma_ch_sel/assign_96_valid/expr_1 -0.477374 1.574536 2.963656 -0.391079 0.811654 -0.583445 -0.142655 4.201359 -0.951362 4.194315 1.872766 0.699331 0.618330 3.188274 1.876939 6.935112 -2.267103 -0.242508 1.644705 0.786291
wb_dma_ch_sel/always_4/stmt_1 0.174548 0.557925 1.037385 1.320681 -0.851343 0.759392 -0.373569 3.832278 0.376570 -1.337285 0.234745 -0.179339 2.763704 -0.286084 3.834497 2.772875 -0.110163 -1.213282 1.113633 0.262808
wb_dma_rf/wire_pointer2_s -2.932255 -0.831217 0.108129 -1.594285 -0.612482 0.037635 0.645774 -1.759749 0.327100 -1.063131 0.211906 -2.520404 -2.175561 1.055892 -0.842385 -2.275819 1.637612 1.751665 1.373331 -1.313787
wb_dma_de/reg_chunk_dec -0.506221 0.056048 1.429964 0.243295 2.918565 1.001948 -0.338085 3.912205 1.264236 -1.053595 0.820191 0.801090 2.683264 -1.165513 3.016022 -0.250409 -0.867057 -0.141349 1.323069 -1.734404
wb_dma_de/reg_chunk_cnt_is_0_r -1.375739 -1.782865 0.434534 0.805906 2.494328 1.028579 -0.574731 3.697150 -0.642688 -2.249125 0.389442 -0.491316 1.073565 -0.520795 4.134577 1.719525 -0.898138 0.429775 2.248617 -1.510716
wb_dma_ch_sel/assign_158_req_p1/expr_1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma/wire_wb0_cyc_o -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 -1.359103 -1.668130 3.050908 -0.410010 -0.058337 0.656496 0.612833 -1.557661 1.972539 -1.238601 -0.831156 0.551834 -2.092768 3.101204 2.418773 -0.552872 -0.938965 4.468635 2.098005 -0.952115
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond 2.778717 -4.059338 2.472176 2.722827 -0.668291 -0.185528 3.616077 0.566955 1.735834 1.539670 -2.261920 3.287819 -1.553737 2.667321 -0.518571 0.818882 -1.746655 0.221182 -1.304635 1.429334
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 2.489792 -1.454724 3.265598 3.218612 0.346316 1.077789 1.697776 -0.003631 0.609133 -0.842393 -2.775612 3.983719 -1.615607 0.777893 4.429049 1.261412 -1.902833 3.304582 -0.595563 -0.556882
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -1.110417 -0.696373 0.473416 1.462993 -0.399268 -0.405717 2.395615 0.745474 -0.985282 -2.408156 0.362525 -0.808438 0.509365 1.272014 -1.385417 -2.141392 1.685566 -2.276648 4.486429 1.062697
wb_dma_ch_rf/reg_ch_adr1_r -1.110417 -0.696373 0.473416 1.462993 -0.399268 -0.405717 2.395615 0.745474 -0.985282 -2.408156 0.362525 -0.808438 0.509365 1.272014 -1.385417 -2.141392 1.685566 -2.276648 4.486429 1.062697
wb_dma/input_wb0_cyc_i 2.563821 -3.294310 2.544291 -0.941331 -3.303288 -1.245870 1.696247 0.956574 1.059825 2.844665 -1.045089 -4.520395 -0.916244 -3.848885 1.572637 0.669751 1.113935 -5.573503 -0.742473 -0.702461
wb_dma_ch_sel/always_8/stmt_1 -2.077504 -3.810057 -0.409266 -1.864624 0.493932 -0.289358 1.309644 -0.581323 3.195218 0.024870 -0.346140 1.104627 -0.979263 1.040572 0.554940 1.925617 0.142551 3.819929 0.781608 -1.272810
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 -1.963287 -3.747474 -0.878332 -0.552976 -0.931569 0.130054 1.951021 0.691146 2.071276 -1.457972 -1.722047 -0.102823 -1.735325 0.130621 1.268589 1.959250 0.403892 3.270786 -0.723044 -1.388281
wb_dma_wb_slv 1.923422 0.435734 2.680210 3.304725 -2.653532 0.577813 2.287988 0.535282 2.132505 0.982194 -0.049157 2.489599 -0.710245 2.006561 -1.256372 -2.397924 1.689877 -1.601816 0.653099 2.085213
wb_dma_de/inst_u0 -0.493571 -2.009104 1.541992 -1.640692 1.974443 -0.100176 0.458954 -1.638878 -1.377167 2.264649 0.010135 -1.532423 -5.296966 1.990663 -2.847600 -2.514514 -2.694666 0.726938 0.711056 -1.978048
wb_dma_de/inst_u1 0.784220 -1.422760 1.678510 1.490171 0.923325 0.754170 2.577785 1.275914 -1.960815 -1.108987 -0.760795 -0.706185 -3.882220 -1.017676 -1.645661 -2.963182 0.464081 -1.928130 0.875442 -1.996590
wb_dma_pri_enc_sub/input_pri_in -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond -1.077609 -1.238080 -1.503527 -0.020604 -0.451357 0.883255 -0.423893 3.280066 -0.489543 -2.217891 -0.548838 -2.700510 0.174005 -3.520106 3.116986 1.401843 1.393019 -1.419028 0.362889 -2.088341
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 -1.359103 -1.668130 3.050908 -0.410010 -0.058337 0.656496 0.612833 -1.557661 1.972539 -1.238601 -0.831156 0.551834 -2.092768 3.101204 2.418773 -0.552872 -0.938965 4.468635 2.098005 -0.952115
wb_dma_ch_sel/assign_146_req_p0/expr_1 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma_ch_sel/assign_101_valid/expr_1 1.120542 -0.584703 1.654101 2.873372 -0.031670 0.109516 -0.951945 0.899604 -3.009270 0.211482 1.087122 0.361521 -0.367625 4.154603 1.854520 3.167847 -2.468771 -1.557685 3.583235 2.808751
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 -1.579382 -2.589769 1.711723 -0.129792 2.088570 0.529313 1.641836 1.978100 0.639986 -2.319233 -0.772450 -0.745811 -0.359704 0.039836 2.185487 -0.810540 -1.157358 1.233206 2.732047 -2.363193
wb_dma_de/reg_de_adr1_we -0.851537 -0.041191 0.342320 -0.199529 -1.008590 -0.547233 0.671109 0.434004 -1.296588 -0.914994 0.656593 -2.756959 -0.458241 0.362971 -0.620243 -0.780571 0.292738 -2.981696 4.510083 0.145845
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 0.416874 -1.083809 2.177767 -0.171484 -4.429709 0.106297 2.280323 1.987861 4.088247 0.010895 -0.412083 0.751690 0.742725 0.555996 1.913914 3.441175 1.532148 -0.065013 1.901819 0.101830
wb_dma_ch_sel/always_46/case_1 -1.007048 -1.439799 -0.023257 -1.828866 2.132346 0.937930 -1.782987 1.748047 -1.274595 2.304433 2.186707 -2.392817 -3.081009 0.351835 -1.329644 0.286728 -1.002016 -1.696133 0.221470 -2.614755
wb_dma_ch_rf/assign_11_ch_csr_we 4.835190 -0.769772 4.951267 3.821754 -1.295818 0.599031 1.550007 0.980984 -1.262787 1.852019 -1.667572 1.476553 -1.445107 1.113220 1.968358 1.565702 -1.562292 -2.851621 -0.367209 0.719436
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 -2.973991 -2.357810 -3.127781 0.115495 2.094226 0.301688 0.375606 2.345826 -1.004977 -3.729908 -1.516139 -1.903649 0.985220 -2.290963 2.136984 -0.079411 0.125991 1.773402 -1.288257 -1.757101
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.359103 -1.668130 3.050908 -0.410010 -0.058337 0.656496 0.612833 -1.557661 1.972539 -1.238601 -0.831156 0.551834 -2.092768 3.101204 2.418773 -0.552872 -0.938965 4.468635 2.098005 -0.952115
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 1.818024 -0.001586 2.800536 0.717313 -0.936030 -0.074610 0.670807 1.106719 -2.080071 0.333229 0.002418 -2.055357 -1.438838 0.027048 0.902493 0.821693 -1.727872 -3.957650 4.120458 -0.503390
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.311406 -1.150268 2.975529 -0.848686 2.444174 0.434839 -1.767076 1.255420 -1.091295 2.137094 1.273697 -1.318943 -1.473095 0.351830 2.306443 1.642081 -4.006746 -1.733665 3.520651 -1.827953
wb_dma/wire_de_adr0_we -0.259306 -1.614617 0.813785 -2.009033 -0.147574 -0.527363 -1.169063 -0.883113 1.301650 2.121660 1.155042 -1.358382 -1.145640 1.203110 0.796357 1.645959 -1.907422 -0.385565 3.606640 -0.447107
wb_dma_wb_slv/wire_rf_sel 1.870265 0.487158 1.525778 -2.831244 0.638968 -2.507241 0.577752 -2.278255 0.904596 1.949646 -0.891689 -1.805502 4.092620 -1.467105 0.975807 0.356872 -3.666302 -4.097013 5.378187 -0.067836
assert_wb_dma_wb_if -1.127615 -0.395351 -0.952358 -0.808883 1.265870 0.423127 0.747520 0.013435 0.469220 -1.068853 -1.436979 -0.982017 -2.359275 -2.014992 -1.253957 -3.597064 -0.248267 1.035329 0.146829 -2.722315
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 -1.579382 -2.589769 1.711723 -0.129792 2.088570 0.529313 1.641836 1.978100 0.639986 -2.319233 -0.772450 -0.745811 -0.359704 0.039836 2.185487 -0.810540 -1.157358 1.233206 2.732047 -2.363193
wb_dma_ch_sel/assign_120_valid -0.129776 -1.873371 0.921044 0.402279 1.744623 0.578632 -1.315508 2.368877 -0.500924 -0.104820 0.590882 -0.247923 0.363268 0.483708 3.875633 3.141663 -2.317492 0.175598 2.272939 -0.744743
wb_dma/wire_wb1s_data_o -0.928343 -2.313432 -0.785636 -0.392037 -1.086494 1.337844 0.802289 2.904397 -0.213530 -1.026175 -0.077182 -2.465813 -2.916978 -2.413929 -0.598705 0.199452 2.554317 -1.228785 -1.957083 -2.757567
wb_dma_de/wire_adr0_cnt_next1 -0.493571 -2.009104 1.541992 -1.640692 1.974443 -0.100176 0.458954 -1.638878 -1.377167 2.264649 0.010135 -1.532423 -5.296966 1.990663 -2.847600 -2.514514 -2.694666 0.726938 0.711056 -1.978048
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 -1.579382 -2.589769 1.711723 -0.129792 2.088570 0.529313 1.641836 1.978100 0.639986 -2.319233 -0.772450 -0.745811 -0.359704 0.039836 2.185487 -0.810540 -1.157358 1.233206 2.732047 -2.363193
wb_dma/wire_pt0_sel_o 0.873945 -3.125522 0.950042 0.366280 -2.239932 1.269522 2.018187 2.526813 -0.791749 -0.440307 -0.862072 -2.447434 -5.221242 -2.673624 -0.368963 0.237106 1.880104 -1.946312 -1.635024 -2.999532
wb_dma/wire_pt0_sel_i -1.048365 1.114881 -0.257634 -0.889123 2.066879 1.046980 0.551088 1.354337 1.827588 -0.750857 -0.881030 0.266046 -0.852402 -2.353586 -0.810191 -4.213087 -0.183039 1.401987 -1.297230 -3.428156
wb_dma_ch_rf/always_11 1.393904 0.551015 4.341849 0.609162 2.718965 0.952572 1.791450 3.416025 -0.128040 -0.839128 -0.422568 0.155387 0.693151 -1.347028 1.285436 -2.293821 -2.080456 -1.965097 1.653632 -2.836953
wb_dma_ch_rf/always_10 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_ch_rf/always_17 -1.469504 -0.081759 -0.458852 2.590748 0.796155 1.397012 0.610356 3.811440 0.314588 -3.466091 0.069239 0.729759 2.209876 0.077035 1.874047 -1.084328 1.743376 0.397259 -0.654900 0.336545
wb_dma_ch_rf/always_19 -2.067446 -0.071089 -2.320594 -0.997597 2.677231 0.069192 -2.131946 1.368881 -1.155217 -0.702810 0.909332 -2.143269 1.067705 -1.701939 1.161240 -0.758892 -0.634002 -0.187040 0.477883 -1.088864
wb_dma_ch_rf/input_de_csr_we 0.413089 -4.059899 1.145507 0.041913 -0.483586 1.469466 2.208020 2.754135 -0.843145 -1.300186 -2.083145 -0.478049 -3.668638 -2.320430 1.764867 4.253851 0.936160 1.211188 -2.926053 -3.868423
wb_dma_ch_sel/assign_147_req_p0 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.818024 -0.001586 2.800536 0.717313 -0.936030 -0.074610 0.670807 1.106719 -2.080071 0.333229 0.002418 -2.055357 -1.438838 0.027048 0.902493 0.821693 -1.727872 -3.957650 4.120458 -0.503390
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 0.400431 0.076003 1.447717 -0.557362 1.277938 0.607400 -0.916470 1.731853 -0.620658 0.391263 1.043605 -1.639279 -0.620001 -1.479086 1.143384 -0.542459 -0.767536 -2.299019 2.385577 -1.766279
wb_dma_wb_if/wire_slv_dout 0.985497 -0.372539 0.009504 -0.550675 -4.685877 0.844233 -2.244052 0.673637 2.967254 4.147818 3.692601 -0.655881 -2.307780 0.850527 0.375617 4.440607 3.251701 -4.583128 3.995925 0.410933
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond -0.837639 -0.071064 -2.024865 -0.673273 0.219943 0.823890 -1.616450 4.685184 2.664381 -0.787522 1.712956 0.140811 3.007912 -1.570005 2.275674 3.088250 -0.362208 -1.181745 0.042469 -0.535697
wb_dma/wire_pointer -1.781688 -5.058044 -0.351534 0.152136 2.171476 -0.069747 3.168860 0.484344 1.639789 -1.006684 -0.098069 2.762142 -1.072165 1.333520 -1.094736 0.943387 1.509905 2.827648 1.283174 -0.887470
wb_dma_de/assign_75_mast1_dout/expr_1 -0.928343 -2.313432 -0.785636 -0.392037 -1.086494 1.337844 0.802289 2.904397 -0.213530 -1.026175 -0.077182 -2.465813 -2.916978 -2.413929 -0.598705 0.199452 2.554317 -1.228785 -1.957083 -2.757567
wb_dma/wire_ch3_csr 0.339430 1.218275 0.848999 0.748107 -1.152115 1.457091 -2.376474 4.016698 -1.488565 0.832383 0.071855 -0.815686 -1.251464 0.289017 4.259212 5.494802 -1.664895 0.831154 -2.865255 -0.499542
wb_dma_ch_rf/assign_27_ptr_inv -1.151145 -2.873406 1.539328 1.735865 2.139557 0.529478 3.152000 1.127182 -0.789929 -3.242110 -1.400317 0.538344 -1.152676 0.895637 0.296904 -2.270801 0.077353 1.374092 1.812790 -1.257389
wb_dma_de/reg_adr1_inc -0.851537 -0.041191 0.342320 -0.199529 -1.008590 -0.547233 0.671109 0.434004 -1.296588 -0.914994 0.656593 -2.756959 -0.458241 0.362971 -0.620243 -0.780571 0.292738 -2.981696 4.510083 0.145845
wb_dma_ch_sel/input_ch6_csr 1.713213 -0.201769 1.687307 2.422675 -0.677824 0.934644 0.429064 2.068558 -1.697390 -0.598981 -1.140767 1.605923 -1.293732 1.047437 2.546353 3.662734 -1.478192 0.798901 -1.544133 0.329979
wb_dma_de/input_mast0_err 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_de/assign_68_de_txsz/expr_1 -2.293086 -1.303002 -3.338783 1.661996 1.087693 0.468118 -1.038135 3.621848 -2.698607 -3.444894 -0.572717 -3.313115 2.112360 -1.912985 2.758690 0.724772 0.041916 -0.907677 -0.735163 0.143982
wb_dma/wire_ch2_csr 0.339430 1.218275 0.848999 0.748107 -1.152115 1.457091 -2.376474 4.016698 -1.488565 0.832383 0.071855 -0.815686 -1.251464 0.289017 4.259212 5.494802 -1.664895 0.831154 -2.865255 -0.499542
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 -1.579382 -2.589769 1.711723 -0.129792 2.088570 0.529313 1.641836 1.978100 0.639986 -2.319233 -0.772450 -0.745811 -0.359704 0.039836 2.185487 -0.810540 -1.157358 1.233206 2.732047 -2.363193
wb_dma_rf/input_ndnr -0.211570 -2.866669 2.139512 2.700854 -0.179385 1.336340 3.076809 2.579581 -1.572499 -4.045176 -2.115098 0.041301 -1.991284 0.511172 2.290893 0.898390 0.537129 0.999412 0.694150 -1.350795
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 -1.579382 -2.589769 1.711723 -0.129792 2.088570 0.529313 1.641836 1.978100 0.639986 -2.319233 -0.772450 -0.745811 -0.359704 0.039836 2.185487 -0.810540 -1.157358 1.233206 2.732047 -2.363193
wb_dma_de/always_19/stmt_1 2.872368 -4.023523 2.107340 -1.567660 0.335846 -1.185256 2.687648 -0.864697 1.098295 3.152323 -1.738742 -1.017953 -2.434889 -0.541204 -1.714551 0.811119 -4.792718 -2.649890 1.447069 -2.520585
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 -1.398721 0.009958 -0.700591 -1.080343 0.603232 1.207386 -2.912574 2.114488 0.520073 0.401795 2.296679 -0.999195 -0.131465 -1.070429 2.472056 1.694516 1.708606 -0.201778 1.155373 -1.387203
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 -1.102464 -0.877905 -0.656982 1.691107 1.407026 1.885980 -1.003049 3.437009 -0.288218 2.364239 1.924975 1.511483 -2.540188 1.266025 0.529586 -0.874022 2.674597 -0.874046 -0.562778 -1.938798
wb_dma_ch_sel/assign_139_req_p0/expr_1 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma_de/assign_78_mast0_go/expr_1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma/assign_6_pt1_sel_i 0.873945 -3.125522 0.950042 0.366280 -2.239932 1.269522 2.018187 2.526813 -0.791749 -0.440307 -0.862072 -2.447434 -5.221242 -2.673624 -0.368963 0.237106 1.880104 -1.946312 -1.635024 -2.999532
wb_dma/wire_mast1_adr 2.872368 -4.023523 2.107340 -1.567660 0.335846 -1.185256 2.687648 -0.864697 1.098295 3.152323 -1.738742 -1.017953 -2.434889 -0.541204 -1.714551 0.811119 -4.792718 -2.649890 1.447069 -2.520585
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_rf/input_dma_busy -1.362637 -1.649916 -1.769370 0.043357 5.458794 -1.397889 -1.385567 -0.899746 -0.973878 1.620663 -0.024239 -1.043005 3.474256 -0.325500 1.000059 -3.290190 -2.985332 -0.287272 1.115146 0.219054
wb_dma_de/reg_adr1_cnt 0.321704 -0.844979 1.278604 1.641639 -0.716308 0.087709 2.817169 1.039334 -2.122217 -1.679558 -0.341858 -1.342993 -2.382293 -0.022114 -1.925163 -2.322723 1.172650 -3.145652 3.109018 -0.427230
wb_dma_ch_sel/always_42/case_1/stmt_4 -1.963287 -3.747474 -0.878332 -0.552976 -0.931569 0.130054 1.951021 0.691146 2.071276 -1.457972 -1.722047 -0.102823 -1.735325 0.130621 1.268589 1.959250 0.403892 3.270786 -0.723044 -1.388281
wb_dma_ch_sel/always_42/case_1/stmt_2 -1.829638 -0.722127 0.273611 -0.520047 -0.595911 1.005141 1.824907 2.701724 3.214719 -2.808618 -0.893303 -0.106409 0.952811 -1.496372 1.399890 -1.087731 1.963066 1.546921 -0.676665 -2.150025
wb_dma_ch_sel/always_42/case_1/stmt_3 -2.088790 -2.380140 -0.253549 -0.082852 -1.702523 0.830276 1.728311 1.917906 1.449488 -3.285531 -1.409638 -1.311824 -1.034517 -0.454608 2.105715 1.177205 1.597911 1.805162 0.304420 -1.657885
wb_dma_ch_sel/always_42/case_1/stmt_1 2.008192 -0.290469 0.667790 1.171751 1.943795 2.280601 -3.010211 3.036222 -4.008057 0.019693 -0.321161 -0.398531 -4.613845 -2.687847 4.393746 3.485558 -2.509923 0.756339 -3.034807 -2.960999
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -3.640008 -0.951751 -2.624961 -2.351028 0.434759 -0.325486 -0.655341 -2.714404 0.810137 -0.117126 1.757881 -2.165194 -3.332275 0.728653 -1.859659 -2.437547 1.153532 1.498883 2.432077 -0.841208
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 1.116814 -2.928962 -2.800488 1.943512 -0.577351 -0.936779 -0.566441 0.336227 -2.402895 1.638933 -0.457553 -0.346720 -2.664623 -2.333080 2.153709 0.232779 -0.905820 -1.420590 3.408565 0.584190
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 -0.760889 -0.047132 -1.348179 2.425814 0.613223 1.338211 -0.390411 3.524923 0.136613 2.930239 0.975298 1.713258 -3.365106 0.591126 1.072077 -1.773289 1.763439 -1.170982 -0.122002 -1.880822
wb_dma_ch_sel/always_3/stmt_1/expr_1 -0.211570 -2.866669 2.139512 2.700854 -0.179385 1.336340 3.076809 2.579581 -1.572499 -4.045176 -2.115098 0.041301 -1.991284 0.511172 2.290893 0.898390 0.537129 0.999412 0.694150 -1.350795
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.359103 -1.668130 3.050908 -0.410010 -0.058337 0.656496 0.612833 -1.557661 1.972539 -1.238601 -0.831156 0.551834 -2.092768 3.101204 2.418773 -0.552872 -0.938965 4.468635 2.098005 -0.952115
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 2.408536 -0.349323 3.137809 0.848199 2.153847 0.948520 0.789015 1.698548 -2.820099 0.062346 -1.390811 -1.274502 -3.279847 -2.213663 1.134240 -1.168789 -3.061003 -2.043737 0.187801 -3.268972
wb_dma/wire_txsz -1.469504 -0.081759 -0.458852 2.590748 0.796155 1.397012 0.610356 3.811440 0.314588 -3.466091 0.069239 0.729759 2.209876 0.077035 1.874047 -1.084328 1.743376 0.397259 -0.654900 0.336545
wb_dma_de/always_14/stmt_1 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_wb_slv/reg_rf_ack 0.543260 0.244156 1.495614 -1.200787 -1.240757 0.004908 -1.728669 1.412015 -0.098773 1.641425 2.144853 -2.867964 -0.310642 -0.249799 1.482086 1.759718 -0.659165 -4.196717 5.222537 -0.408369
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 0.174548 0.557925 1.037385 1.320681 -0.851343 0.759392 -0.373569 3.832278 0.376570 -1.337285 0.234745 -0.179339 2.763704 -0.286084 3.834497 2.772875 -0.110163 -1.213282 1.113633 0.262808
wb_dma/wire_de_csr_we 0.413089 -4.059899 1.145507 0.041913 -0.483586 1.469466 2.208020 2.754135 -0.843145 -1.300186 -2.083145 -0.478049 -3.668638 -2.320430 1.764867 4.253851 0.936160 1.211188 -2.926053 -3.868423
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.818024 -0.001586 2.800536 0.717313 -0.936030 -0.074610 0.670807 1.106719 -2.080071 0.333229 0.002418 -2.055357 -1.438838 0.027048 0.902493 0.821693 -1.727872 -3.957650 4.120458 -0.503390
wb_dma_wb_slv/assign_1_rf_sel/expr_1 1.870265 0.487158 1.525778 -2.831244 0.638968 -2.507241 0.577752 -2.278255 0.904596 1.949646 -0.891689 -1.805502 4.092620 -1.467105 0.975807 0.356872 -3.666302 -4.097013 5.378187 -0.067836
wb_dma/wire_ch1_txsz -2.077569 -0.523368 -0.514384 -1.549400 -2.066612 1.149843 0.441888 2.662081 4.353627 -0.484149 0.663045 -1.249988 -0.532850 -1.663222 0.041026 -1.570291 3.169559 0.505700 -1.240438 -2.094614
wb_dma_rf/inst_u9 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_rf/inst_u8 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_rf/inst_u7 1.713213 -0.201769 1.687307 2.422675 -0.677824 0.934644 0.429064 2.068558 -1.697390 -0.598981 -1.140767 1.605923 -1.293732 1.047437 2.546353 3.662734 -1.478192 0.798901 -1.544133 0.329979
wb_dma_rf/inst_u6 1.713213 -0.201769 1.687307 2.422675 -0.677824 0.934644 0.429064 2.068558 -1.697390 -0.598981 -1.140767 1.605923 -1.293732 1.047437 2.546353 3.662734 -1.478192 0.798901 -1.544133 0.329979
wb_dma_rf/inst_u5 1.713213 -0.201769 1.687307 2.422675 -0.677824 0.934644 0.429064 2.068558 -1.697390 -0.598981 -1.140767 1.605923 -1.293732 1.047437 2.546353 3.662734 -1.478192 0.798901 -1.544133 0.329979
wb_dma_rf/inst_u4 1.713213 -0.201769 1.687307 2.422675 -0.677824 0.934644 0.429064 2.068558 -1.697390 -0.598981 -1.140767 1.605923 -1.293732 1.047437 2.546353 3.662734 -1.478192 0.798901 -1.544133 0.329979
wb_dma_rf/inst_u3 1.713213 -0.201769 1.687307 2.422675 -0.677824 0.934644 0.429064 2.068558 -1.697390 -0.598981 -1.140767 1.605923 -1.293732 1.047437 2.546353 3.662734 -1.478192 0.798901 -1.544133 0.329979
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.311406 -1.150268 2.975529 -0.848686 2.444174 0.434839 -1.767076 1.255420 -1.091295 2.137094 1.273697 -1.318943 -1.473095 0.351830 2.306443 1.642081 -4.006746 -1.733665 3.520651 -1.827953
wb_dma_rf/inst_u1 1.713213 -0.201769 1.687307 2.422675 -0.677824 0.934644 0.429064 2.068558 -1.697390 -0.598981 -1.140767 1.605923 -1.293732 1.047437 2.546353 3.662734 -1.478192 0.798901 -1.544133 0.329979
wb_dma_rf/inst_u0 2.215059 1.159539 0.334770 2.306275 1.051109 0.525435 -2.527214 1.818226 -1.524864 1.706363 1.633688 2.300483 1.440185 0.465565 1.859349 2.541803 -1.193477 -1.174378 -0.181563 2.116253
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 2.805141 0.509236 3.286579 3.638852 3.286938 2.810391 0.198616 4.320613 -3.621006 -1.027450 0.876977 2.551279 -1.840020 -1.037295 0.298823 -1.600714 0.681452 -1.720015 -2.610164 -1.802171
wb_dma_inc30r/assign_2_out -0.060973 0.124940 0.310882 1.622825 4.082466 0.042473 0.546480 1.552170 -5.027922 -1.425282 0.722579 -1.055705 -2.811851 -1.695327 -1.822495 -4.255940 -0.583104 -1.357317 1.008078 -0.460257
wb_dma/wire_mast1_din -0.928343 -2.313432 -0.785636 -0.392037 -1.086494 1.337844 0.802289 2.904397 -0.213530 -1.026175 -0.077182 -2.465813 -2.916978 -2.413929 -0.598705 0.199452 2.554317 -1.228785 -1.957083 -2.757567
wb_dma_ch_sel/assign_2_pri0 0.423444 -1.483891 3.464736 1.141606 2.423824 1.007300 1.249346 3.391365 -1.659695 -1.800666 -0.459791 -0.980948 -0.694872 -0.408905 2.820291 -0.082358 -2.216215 -1.366847 3.250189 -2.480271
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.818024 -0.001586 2.800536 0.717313 -0.936030 -0.074610 0.670807 1.106719 -2.080071 0.333229 0.002418 -2.055357 -1.438838 0.027048 0.902493 0.821693 -1.727872 -3.957650 4.120458 -0.503390
wb_dma_rf/input_de_adr0_we -0.259306 -1.614617 0.813785 -2.009033 -0.147574 -0.527363 -1.169063 -0.883113 1.301650 2.121660 1.155042 -1.358382 -1.145640 1.203110 0.796357 1.645959 -1.907422 -0.385565 3.606640 -0.447107
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.359103 -1.668130 3.050908 -0.410010 -0.058337 0.656496 0.612833 -1.557661 1.972539 -1.238601 -0.831156 0.551834 -2.092768 3.101204 2.418773 -0.552872 -0.938965 4.468635 2.098005 -0.952115
wb_dma_wb_mast/always_1/if_1/stmt_1 1.069497 -3.728815 1.050915 -2.721106 -3.189002 0.494886 1.116216 -0.818485 2.663819 0.819580 -1.247035 -0.391250 -3.032975 -1.553556 1.068288 4.726978 1.389243 1.385517 -0.855165 -3.042042
wb_dma_ch_sel/always_48/case_1/cond -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.818024 -0.001586 2.800536 0.717313 -0.936030 -0.074610 0.670807 1.106719 -2.080071 0.333229 0.002418 -2.055357 -1.438838 0.027048 0.902493 0.821693 -1.727872 -3.957650 4.120458 -0.503390
wb_dma_rf/input_wb_rf_we 2.458240 1.138637 6.302484 3.383956 -1.393932 1.072319 0.409554 -0.595959 -1.105972 1.094104 -0.207394 1.544076 1.793590 3.046627 2.869606 0.122900 1.544932 0.255968 -0.431454 1.375817
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma/assign_7_pt0_sel_i -1.048365 1.114881 -0.257634 -0.889123 2.066879 1.046980 0.551088 1.354337 1.827588 -0.750857 -0.881030 0.266046 -0.852402 -2.353586 -0.810191 -4.213087 -0.183039 1.401987 -1.297230 -3.428156
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 -1.151145 -2.873406 1.539328 1.735865 2.139557 0.529478 3.152000 1.127182 -0.789929 -3.242110 -1.400317 0.538344 -1.152676 0.895637 0.296904 -2.270801 0.077353 1.374092 1.812790 -1.257389
wb_dma_wb_mast/wire_mast_pt_out -1.694842 -0.576317 -0.787125 -2.794271 -0.312833 -0.946568 1.440972 -0.140377 2.231711 -0.975204 -0.166513 -2.386555 0.947789 -1.671410 -1.285070 -1.803741 0.689688 -1.427577 1.780895 -1.348522
assert_wb_dma_ch_arb/input_state 1.024936 -0.333475 3.316481 0.342733 2.697346 1.004987 -0.135474 3.004923 -2.130054 -0.242484 0.606126 -1.636195 -1.109058 -1.057271 1.852638 -0.508380 -2.400657 -2.762655 3.088160 -2.644775
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 -1.579382 -2.589769 1.711723 -0.129792 2.088570 0.529313 1.641836 1.978100 0.639986 -2.319233 -0.772450 -0.745811 -0.359704 0.039836 2.185487 -0.810540 -1.157358 1.233206 2.732047 -2.363193
wb_dma_de/always_8/stmt_1/expr_1 -0.506221 0.056048 1.429964 0.243295 2.918565 1.001948 -0.338085 3.912205 1.264236 -1.053595 0.820191 0.801090 2.683264 -1.165513 3.016022 -0.250409 -0.867057 -0.141349 1.323069 -1.734404
wb_dma/wire_ch0_csr 1.993689 0.208091 0.465932 1.670177 -1.074973 0.653147 -0.951157 6.565532 0.137612 2.812453 0.422978 0.781243 -0.016294 -3.063337 3.326652 0.867262 -2.660295 0.363259 -4.167336 -0.199240
wb_dma_de/assign_69_de_adr0/expr_1 0.137770 -1.946899 1.419241 -1.505440 2.034978 0.056629 -2.509947 -2.235419 -0.538968 3.171098 1.813236 -0.047629 -3.331647 2.983764 0.023548 1.154212 -2.918251 1.490506 2.172139 -0.285219
wb_dma_wb_slv/wire_pt_sel 1.806450 0.271995 0.439098 0.261441 -0.855264 0.243921 2.279977 2.260668 1.982136 0.956009 -3.131534 -2.717855 -1.807336 -5.361960 -0.769656 -4.854071 -0.258125 -4.359735 -3.068765 -3.187420
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond 0.598598 -0.960641 -0.832941 -2.244936 2.195108 -0.074400 0.230118 2.681608 2.745714 0.705249 2.110389 3.876618 0.980876 -0.824021 -0.482469 4.911504 -2.102107 0.073823 1.603435 -1.579476
wb_dma_ch_sel/wire_de_start 0.091428 0.526768 -1.026069 0.678984 -0.401804 0.405934 -0.444446 4.588658 0.987491 -1.215797 1.084516 0.131714 3.351413 -1.379611 2.149572 2.817253 -0.229199 -2.617089 1.191661 0.304948
wb_dma_wb_mast/assign_3_mast_drdy -2.738569 1.683924 3.324852 -1.296762 -1.471560 1.731487 1.903386 3.923108 1.089489 -2.255933 -0.330279 -2.386648 -0.504066 5.811717 -0.724096 3.805737 -2.208423 0.109059 -2.500542 -2.398957
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 -1.018791 -1.935576 -0.396271 1.070066 0.736728 0.950888 0.568475 3.245404 -1.396917 -3.078837 -1.206914 -1.111740 -0.074960 -1.426808 3.337164 2.196397 -0.168664 0.549624 -0.075825 -1.681594
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.311406 -1.150268 2.975529 -0.848686 2.444174 0.434839 -1.767076 1.255420 -1.091295 2.137094 1.273697 -1.318943 -1.473095 0.351830 2.306443 1.642081 -4.006746 -1.733665 3.520651 -1.827953
wb_dma_de/always_5/stmt_1 -1.375739 -1.782865 0.434534 0.805906 2.494328 1.028579 -0.574731 3.697150 -0.642688 -2.249125 0.389442 -0.491316 1.073565 -0.520795 4.134577 1.719525 -0.898138 0.429775 2.248617 -1.510716
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_de/input_mast1_err 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_de/reg_mast0_adr -2.697129 -2.017690 -1.120163 -0.534373 -2.387297 -0.752869 2.067019 0.906866 -1.754126 -1.685180 0.058586 -4.077668 -1.950713 2.386482 -2.279109 1.757904 0.670676 -2.502247 3.206713 0.158757
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond -0.715346 -2.409464 0.718935 -1.215652 -4.754729 0.436571 0.968464 0.687426 2.669689 -1.374834 -1.684693 -2.681651 -2.205511 0.209640 2.905522 3.237481 0.163338 0.773360 1.335171 -1.384089
wb_dma_ch_rf/assign_15_ch_am0_we -1.007048 -1.439799 -0.023257 -1.828866 2.132346 0.937930 -1.782987 1.748047 -1.274595 2.304433 2.186707 -2.392817 -3.081009 0.351835 -1.329644 0.286728 -1.002016 -1.696133 0.221470 -2.614755
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond -1.745906 -2.908306 1.456777 -0.495114 0.019155 0.674482 1.362686 1.529645 2.479087 -1.726215 -0.334487 -0.022130 -0.729397 0.880933 2.452529 0.908601 0.222639 2.179390 2.533949 -1.685238
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 -1.579382 -2.589769 1.711723 -0.129792 2.088570 0.529313 1.641836 1.978100 0.639986 -2.319233 -0.772450 -0.745811 -0.359704 0.039836 2.185487 -0.810540 -1.157358 1.233206 2.732047 -2.363193
wb_dma_rf/inst_u2 0.635650 -0.188231 2.494980 2.957744 -0.960108 1.131250 1.060710 0.948139 -1.873429 -1.247479 -1.003308 1.876297 -1.909815 2.919505 2.639150 2.752184 -0.635927 2.646810 -1.713449 0.719025
wb_dma_ch_rf/wire_ch_adr1_dewe -0.851537 -0.041191 0.342320 -0.199529 -1.008590 -0.547233 0.671109 0.434004 -1.296588 -0.914994 0.656593 -2.756959 -0.458241 0.362971 -0.620243 -0.780571 0.292738 -2.981696 4.510083 0.145845
wb_dma_ch_rf/always_17/if_1 -1.469504 -0.081759 -0.458852 2.590748 0.796155 1.397012 0.610356 3.811440 0.314588 -3.466091 0.069239 0.729759 2.209876 0.077035 1.874047 -1.084328 1.743376 0.397259 -0.654900 0.336545
wb_dma_de/assign_71_de_csr -1.963287 -3.747474 -0.878332 -0.552976 -0.931569 0.130054 1.951021 0.691146 2.071276 -1.457972 -1.722047 -0.102823 -1.735325 0.130621 1.268589 1.959250 0.403892 3.270786 -0.723044 -1.388281
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_sel/always_42/case_1 1.888849 0.651020 1.034950 -0.147772 1.448799 1.500721 -1.535802 3.667075 -1.240314 2.121612 -0.235274 0.901045 -3.414955 -3.419242 3.007453 3.490007 -1.927247 0.878752 -3.972838 -3.255452
wb_dma_ch_sel/always_1/stmt_1/expr_1 -2.027083 -3.775515 -1.797534 -0.481949 -3.289042 -0.306048 0.328997 0.458645 3.962566 -0.154935 -0.343063 -0.454869 -0.316698 0.959000 2.357256 3.104148 1.138712 2.448398 1.363206 0.975632
wb_dma_ch_sel/always_6/stmt_1 -2.218281 -2.087456 -1.203842 -0.730559 -4.862341 0.307707 -0.407147 1.303165 3.702664 -1.374786 0.040416 -2.532272 -0.045924 0.928354 2.935634 2.746738 1.665456 0.787243 2.100161 0.714967
wb_dma_ch_rf/reg_ch_chk_sz_r -0.506221 0.056048 1.429964 0.243295 2.918565 1.001948 -0.338085 3.912205 1.264236 -1.053595 0.820191 0.801090 2.683264 -1.165513 3.016022 -0.250409 -0.867057 -0.141349 1.323069 -1.734404
wb_dma_ch_sel/always_3/stmt_1 -0.211570 -2.866669 2.139512 2.700854 -0.179385 1.336340 3.076809 2.579581 -1.572499 -4.045176 -2.115098 0.041301 -1.991284 0.511172 2.290893 0.898390 0.537129 0.999412 0.694150 -1.350795
wb_dma/wire_pointer2_s -2.932255 -0.831217 0.108129 -1.594285 -0.612482 0.037635 0.645774 -1.759749 0.327100 -1.063131 0.211906 -2.520404 -2.175561 1.055892 -0.842385 -2.275819 1.637612 1.751665 1.373331 -1.313787
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -0.671447 -2.150489 -0.801787 -3.171112 1.798836 -1.851169 2.425775 -1.156683 2.233890 0.025128 -0.519824 -1.243935 0.923079 -1.347209 -2.833175 -2.354616 -1.486051 -1.901468 1.903582 -1.229791
wb_dma_ch_rf/input_de_txsz -0.605630 -1.384260 -0.967667 1.191584 1.635097 0.541805 0.610611 3.208549 -3.043199 -3.114832 -1.762158 -2.264282 0.222047 -2.572214 2.502458 0.899306 -1.262383 -0.815516 -0.715062 -1.851115
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.359103 -1.668130 3.050908 -0.410010 -0.058337 0.656496 0.612833 -1.557661 1.972539 -1.238601 -0.831156 0.551834 -2.092768 3.101204 2.418773 -0.552872 -0.938965 4.468635 2.098005 -0.952115
wb_dma_wb_if/input_pt_sel_i 1.144665 1.121771 1.350630 0.787328 -2.275335 2.402498 1.492896 3.801110 0.861123 -0.073333 -1.629017 -1.145671 -4.691010 -3.276680 -0.953976 -2.835825 0.530519 -0.975465 -2.254388 -4.627729
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.311406 -1.150268 2.975529 -0.848686 2.444174 0.434839 -1.767076 1.255420 -1.091295 2.137094 1.273697 -1.318943 -1.473095 0.351830 2.306443 1.642081 -4.006746 -1.733665 3.520651 -1.827953
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 -1.745906 -2.908306 1.456777 -0.495114 0.019155 0.674482 1.362686 1.529645 2.479087 -1.726215 -0.334487 -0.022130 -0.729397 0.880933 2.452529 0.908601 0.222639 2.179390 2.533949 -1.685238
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond -3.884090 -1.622386 0.839389 -0.496723 -2.478977 1.517734 2.350523 2.941233 -0.319918 -3.381516 -0.570927 -2.902324 -3.217036 4.626642 -0.706016 4.037987 1.034438 0.923681 -0.997309 -2.067794
wb_dma/wire_mast0_go -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_rf/always_1/stmt_1 -2.260185 -1.437236 -2.824394 -2.135930 0.848014 -0.911862 -3.505882 -0.320997 -0.242574 0.953773 1.135398 -2.885213 0.682584 0.565096 2.696906 2.894452 -2.681753 0.739428 2.645508 0.381094
wb_dma_ch_rf/always_10/if_1 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_ch_sel/assign_165_req_p1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond -0.506221 0.056048 1.429964 0.243295 2.918565 1.001948 -0.338085 3.912205 1.264236 -1.053595 0.820191 0.801090 2.683264 -1.165513 3.016022 -0.250409 -0.867057 -0.141349 1.323069 -1.734404
wb_dma_de/always_23/block_1/case_1/block_8/if_2 -1.974707 -2.545450 -0.851922 0.368102 -0.061241 0.469525 2.298156 2.127311 -0.629393 -3.866143 -2.316537 -2.146467 -0.930867 -1.549605 1.384985 -0.115402 0.407161 1.095390 -0.575494 -2.111580
wb_dma_de/always_23/block_1/case_1/block_8/if_3 -2.218281 -2.087456 -1.203842 -0.730559 -4.862341 0.307707 -0.407147 1.303165 3.702664 -1.374786 0.040416 -2.532272 -0.045924 0.928354 2.935634 2.746738 1.665456 0.787243 2.100161 0.714967
wb_dma_de/always_23/block_1/case_1/block_8/if_1 -2.088790 -2.380140 -0.253549 -0.082852 -1.702523 0.830276 1.728311 1.917906 1.449488 -3.285531 -1.409638 -1.311824 -1.034517 -0.454608 2.105715 1.177205 1.597911 1.805162 0.304420 -1.657885
wb_dma_ch_sel/always_2/stmt_1 0.423444 -1.483891 3.464736 1.141606 2.423824 1.007300 1.249346 3.391365 -1.659695 -1.800666 -0.459791 -0.980948 -0.694872 -0.408905 2.820291 -0.082358 -2.216215 -1.366847 3.250189 -2.480271
wb_dma_ch_sel/assign_115_valid -0.129776 -1.873371 0.921044 0.402279 1.744623 0.578632 -1.315508 2.368877 -0.500924 -0.104820 0.590882 -0.247923 0.363268 0.483708 3.875633 3.141663 -2.317492 0.175598 2.272939 -0.744743
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 0.294008 -1.973314 1.729966 0.254028 4.919136 2.632243 -0.964175 1.947798 -0.667773 -1.196749 0.949681 2.632529 0.511579 0.834321 -0.224402 0.737452 0.251508 2.386731 -4.891345 -2.707611
wb_dma/wire_de_txsz -2.293086 -1.303002 -3.338783 1.661996 1.087693 0.468118 -1.038135 3.621848 -2.698607 -3.444894 -0.572717 -3.313115 2.112360 -1.912985 2.758690 0.724772 0.041916 -0.907677 -0.735163 0.143982
wb_dma_wb_slv/input_slv_pt_in -1.694842 -0.576317 -0.787125 -2.794271 -0.312833 -0.946568 1.440972 -0.140377 2.231711 -0.975204 -0.166513 -2.386555 0.947789 -1.671410 -1.285070 -1.803741 0.689688 -1.427577 1.780895 -1.348522
assert_wb_dma_ch_sel/input_ch0_csr -1.579382 -2.589769 1.711723 -0.129792 2.088570 0.529313 1.641836 1.978100 0.639986 -2.319233 -0.772450 -0.745811 -0.359704 0.039836 2.185487 -0.810540 -1.157358 1.233206 2.732047 -2.363193
wb_dma_de/always_23/block_1/case_1/block_7/if_1 -4.565186 -2.212818 -1.755846 0.378537 -3.206352 1.068029 1.128812 3.666558 1.229694 -3.070372 0.483876 -2.947657 -1.202401 3.632287 -0.220712 2.644234 2.450963 0.470001 -0.115359 0.295462
wb_dma_ch_sel/assign_149_req_p0 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma_de/wire_adr0_cnt_next -0.493571 -2.009104 1.541992 -1.640692 1.974443 -0.100176 0.458954 -1.638878 -1.377167 2.264649 0.010135 -1.532423 -5.296966 1.990663 -2.847600 -2.514514 -2.694666 0.726938 0.711056 -1.978048
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 3.675508 -0.700004 1.740763 2.851326 0.603498 1.701424 1.073841 4.789251 -1.406231 -1.197567 0.284990 3.540781 0.789360 -0.608063 1.146752 5.056761 -0.859320 -2.599073 -1.520078 -0.527896
wb_dma_ch_rf/always_23/if_1/block_1 -1.110417 -0.696373 0.473416 1.462993 -0.399268 -0.405717 2.395615 0.745474 -0.985282 -2.408156 0.362525 -0.808438 0.509365 1.272014 -1.385417 -2.141392 1.685566 -2.276648 4.486429 1.062697
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.359103 -1.668130 3.050908 -0.410010 -0.058337 0.656496 0.612833 -1.557661 1.972539 -1.238601 -0.831156 0.551834 -2.092768 3.101204 2.418773 -0.552872 -0.938965 4.468635 2.098005 -0.952115
wb_dma_rf/wire_ch0_txsz -2.437558 -0.049055 -0.338090 2.261366 -0.693608 2.751560 -3.505293 2.642969 -1.981225 -3.027346 1.548522 -2.714303 0.410428 -0.305809 4.720114 0.744951 4.555001 0.660973 -0.230379 -0.083711
wb_dma_ch_sel/assign_134_req_p0/expr_1 1.386835 0.252456 3.196618 3.378844 0.016209 -0.054125 1.032616 0.522455 -3.073534 -2.128921 -1.118796 0.322553 0.494069 1.813547 3.694676 0.957036 -1.828930 -0.980433 4.691845 1.439205
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 -2.783091 -3.215886 -1.299606 -1.516718 -1.755176 -0.697103 -0.680167 -0.043687 3.872599 1.303200 1.375347 -0.023519 0.710924 2.611303 1.711006 3.552820 0.916893 2.808751 2.622475 1.561174
wb_dma_de/always_6/if_1/if_1 -1.469504 -0.081759 -0.458852 2.590748 0.796155 1.397012 0.610356 3.811440 0.314588 -3.466091 0.069239 0.729759 2.209876 0.077035 1.874047 -1.084328 1.743376 0.397259 -0.654900 0.336545
wb_dma_ch_sel/assign_128_req_p0 1.608782 1.171694 2.799707 2.212895 1.444022 0.910638 1.103152 3.561440 -4.080329 -2.022773 -1.225745 -1.298036 -1.042933 -2.099389 2.709416 -0.018577 -1.851509 -3.003070 1.739516 -2.232666
wb_dma_de/assign_77_read_hold/expr_1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_de/wire_de_adr0 0.137770 -1.946899 1.419241 -1.505440 2.034978 0.056629 -2.509947 -2.235419 -0.538968 3.171098 1.813236 -0.047629 -3.331647 2.983764 0.023548 1.154212 -2.918251 1.490506 2.172139 -0.285219
wb_dma_de/wire_de_adr1 -0.870564 -1.608699 0.508911 0.819197 1.491699 0.256802 2.080453 0.389898 -0.587769 -1.643944 -0.160078 0.020846 -1.342377 0.276682 -1.672454 -3.004140 1.034704 -0.237072 1.525354 -0.802896
wb_dma_wb_mast/always_4 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_wb_mast/always_1 1.069497 -3.728815 1.050915 -2.721106 -3.189002 0.494886 1.116216 -0.818485 2.663819 0.819580 -1.247035 -0.391250 -3.032975 -1.553556 1.068288 4.726978 1.389243 1.385517 -0.855165 -3.042042
wb_dma_rf/wire_ch3_csr 0.339430 1.218275 0.848999 0.748107 -1.152115 1.457091 -2.376474 4.016698 -1.488565 0.832383 0.071855 -0.815686 -1.251464 0.289017 4.259212 5.494802 -1.664895 0.831154 -2.865255 -0.499542
wb_dma_ch_rf/reg_ptr_valid -1.781688 -5.058044 -0.351534 0.152136 2.171476 -0.069747 3.168860 0.484344 1.639789 -1.006684 -0.098069 2.762142 -1.072165 1.333520 -1.094736 0.943387 1.509905 2.827648 1.283174 -0.887470
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.818024 -0.001586 2.800536 0.717313 -0.936030 -0.074610 0.670807 1.106719 -2.080071 0.333229 0.002418 -2.055357 -1.438838 0.027048 0.902493 0.821693 -1.727872 -3.957650 4.120458 -0.503390
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 1.818024 -0.001586 2.800536 0.717313 -0.936030 -0.074610 0.670807 1.106719 -2.080071 0.333229 0.002418 -2.055357 -1.438838 0.027048 0.902493 0.821693 -1.727872 -3.957650 4.120458 -0.503390
wb_dma_ch_sel/always_9/stmt_1 -1.745906 -2.908306 1.456777 -0.495114 0.019155 0.674482 1.362686 1.529645 2.479087 -1.726215 -0.334487 -0.022130 -0.729397 0.880933 2.452529 0.908601 0.222639 2.179390 2.533949 -1.685238
wb_dma_rf/assign_6_csr_we/expr_1 0.512027 0.059888 1.951520 -1.858192 2.058973 -0.021229 -1.822597 -0.723332 2.808859 2.925755 1.049046 2.415144 2.637973 -0.557250 3.633606 2.942440 -0.634133 2.292948 0.861454 -1.241783
wb_dma_ch_sel/assign_154_req_p0 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 -1.077609 -1.238080 -1.503527 -0.020604 -0.451357 0.883255 -0.423893 3.280066 -0.489543 -2.217891 -0.548838 -2.700510 0.174005 -3.520106 3.116986 1.401843 1.393019 -1.419028 0.362889 -2.088341
wb_dma/wire_ch5_csr 1.713213 -0.201769 1.687307 2.422675 -0.677824 0.934644 0.429064 2.068558 -1.697390 -0.598981 -1.140767 1.605923 -1.293732 1.047437 2.546353 3.662734 -1.478192 0.798901 -1.544133 0.329979
wb_dma_ch_pri_enc/wire_pri10_out -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_rf/assign_20_ch_done_we 0.667494 -0.814246 2.276674 0.973288 0.555034 1.167181 0.572244 3.885975 1.157175 -1.317485 -0.654700 0.873491 1.418305 -0.634024 4.168410 2.408331 -1.308542 0.257873 0.401483 -1.546764
wb_dma_wb_mast/input_wb_ack_i -0.378570 -2.307871 1.862186 -2.449508 -3.718744 0.397263 3.451767 1.652933 4.123844 -1.324848 -2.229615 -0.751766 0.778672 1.076701 0.341070 5.812178 1.041185 0.543457 -3.679243 -1.827940
wb_dma_ch_rf/always_17/if_1/block_1/if_1 -1.469504 -0.081759 -0.458852 2.590748 0.796155 1.397012 0.610356 3.811440 0.314588 -3.466091 0.069239 0.729759 2.209876 0.077035 1.874047 -1.084328 1.743376 0.397259 -0.654900 0.336545
wb_dma_rf/input_dma_rest -2.200534 -4.130573 -1.788537 -1.685736 0.808811 -0.750663 1.523416 -0.108559 2.529811 1.558864 -0.225006 0.070349 -2.445647 0.306116 -1.781642 0.219011 -0.312066 2.290444 -0.216542 -1.148773
wb_dma_ch_sel/always_5/stmt_1 -0.837639 -0.071064 -2.024865 -0.673273 0.219943 0.823890 -1.616450 4.685184 2.664381 -0.787522 1.712956 0.140811 3.007912 -1.570005 2.275674 3.088250 -0.362208 -1.181745 0.042469 -0.535697
wb_dma_ch_sel/always_40/case_1 -1.781688 -5.058044 -0.351534 0.152136 2.171476 -0.069747 3.168860 0.484344 1.639789 -1.006684 -0.098069 2.762142 -1.072165 1.333520 -1.094736 0.943387 1.509905 2.827648 1.283174 -0.887470
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -0.870564 -1.608699 0.508911 0.819197 1.491699 0.256802 2.080453 0.389898 -0.587769 -1.643944 -0.160078 0.020846 -1.342377 0.276682 -1.672454 -3.004140 1.034704 -0.237072 1.525354 -0.802896
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.311406 -1.150268 2.975529 -0.848686 2.444174 0.434839 -1.767076 1.255420 -1.091295 2.137094 1.273697 -1.318943 -1.473095 0.351830 2.306443 1.642081 -4.006746 -1.733665 3.520651 -1.827953
wb_dma/wire_de_csr -1.963287 -3.747474 -0.878332 -0.552976 -0.931569 0.130054 1.951021 0.691146 2.071276 -1.457972 -1.722047 -0.102823 -1.735325 0.130621 1.268589 1.959250 0.403892 3.270786 -0.723044 -1.388281
wb_dma_de/always_23/block_1/case_1/block_1/if_1 3.675508 -0.700004 1.740763 2.851326 0.603498 1.701424 1.073841 4.789251 -1.406231 -1.197567 0.284990 3.540781 0.789360 -0.608063 1.146752 5.056761 -0.859320 -2.599073 -1.520078 -0.527896
wb_dma_ch_sel/always_37/if_1/if_1 2.290238 -2.434048 1.539806 3.333021 2.746414 0.650859 -0.614032 -0.289414 2.114496 1.997264 -0.890492 4.952106 0.896717 2.169806 3.560850 -0.018513 -2.905041 3.133064 -1.557145 1.708030
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond -1.745906 -2.908306 1.456777 -0.495114 0.019155 0.674482 1.362686 1.529645 2.479087 -1.726215 -0.334487 -0.022130 -0.729397 0.880933 2.452529 0.908601 0.222639 2.179390 2.533949 -1.685238
wb_dma_de/always_23/block_1/case_1/block_9/if_2 -2.218281 -2.087456 -1.203842 -0.730559 -4.862341 0.307707 -0.407147 1.303165 3.702664 -1.374786 0.040416 -2.532272 -0.045924 0.928354 2.935634 2.746738 1.665456 0.787243 2.100161 0.714967
wb_dma_ch_rf/always_10/if_1/if_1 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_ch_pri_enc/assign_1_pri_out_tmp -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_sel/input_ch3_adr0 0.132678 -2.622744 1.860366 -1.721260 1.833570 -0.797241 1.367260 -3.030418 0.854243 1.337312 -0.933745 -0.008830 -2.502116 1.470138 -1.512742 -1.956737 -2.925732 1.572598 1.675641 -1.605297
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 -2.027083 -3.775515 -1.797534 -0.481949 -3.289042 -0.306048 0.328997 0.458645 3.962566 -0.154935 -0.343063 -0.454869 -0.316698 0.959000 2.357256 3.104148 1.138712 2.448398 1.363206 0.975632
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond -1.745906 -2.908306 1.456777 -0.495114 0.019155 0.674482 1.362686 1.529645 2.479087 -1.726215 -0.334487 -0.022130 -0.729397 0.880933 2.452529 0.908601 0.222639 2.179390 2.533949 -1.685238
wb_dma_de/wire_de_txsz -2.293086 -1.303002 -3.338783 1.661996 1.087693 0.468118 -1.038135 3.621848 -2.698607 -3.444894 -0.572717 -3.313115 2.112360 -1.912985 2.758690 0.724772 0.041916 -0.907677 -0.735163 0.143982
wb_dma_rf/input_de_adr1 -0.870564 -1.608699 0.508911 0.819197 1.491699 0.256802 2.080453 0.389898 -0.587769 -1.643944 -0.160078 0.020846 -1.342377 0.276682 -1.672454 -3.004140 1.034704 -0.237072 1.525354 -0.802896
wb_dma_rf/input_de_adr0 -1.130542 -1.791115 0.592573 -2.524695 3.520002 -0.380203 -2.518341 -1.865410 -0.783689 1.397138 1.365747 -0.839360 0.023879 3.814712 -0.327416 1.678853 -4.645923 2.169122 0.792674 -0.303573
wb_dma_de/always_2/if_1 0.137770 -1.946899 1.419241 -1.505440 2.034978 0.056629 -2.509947 -2.235419 -0.538968 3.171098 1.813236 -0.047629 -3.331647 2.983764 0.023548 1.154212 -2.918251 1.490506 2.172139 -0.285219
wb_dma_ch_sel/assign_102_valid -0.129776 -1.873371 0.921044 0.402279 1.744623 0.578632 -1.315508 2.368877 -0.500924 -0.104820 0.590882 -0.247923 0.363268 0.483708 3.875633 3.141663 -2.317492 0.175598 2.272939 -0.744743
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 4.027268 -2.023487 4.295795 2.740307 -2.737995 0.382989 1.964010 0.773239 1.420848 2.894876 -1.608018 1.342389 -3.154024 1.360357 0.891232 1.237620 -0.739533 -1.918769 -0.703561 0.747164
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.359103 -1.668130 3.050908 -0.410010 -0.058337 0.656496 0.612833 -1.557661 1.972539 -1.238601 -0.831156 0.551834 -2.092768 3.101204 2.418773 -0.552872 -0.938965 4.468635 2.098005 -0.952115
wb_dma_wb_mast/assign_4_mast_err 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond -0.715346 -2.409464 0.718935 -1.215652 -4.754729 0.436571 0.968464 0.687426 2.669689 -1.374834 -1.684693 -2.681651 -2.205511 0.209640 2.905522 3.237481 0.163338 0.773360 1.335171 -1.384089
wb_dma_ch_rf/always_2/if_1 -1.781688 -5.058044 -0.351534 0.152136 2.171476 -0.069747 3.168860 0.484344 1.639789 -1.006684 -0.098069 2.762142 -1.072165 1.333520 -1.094736 0.943387 1.509905 2.827648 1.283174 -0.887470
wb_dma/input_wb1_err_i 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_ch_sel/assign_133_req_p0/expr_1 1.386835 0.252456 3.196618 3.378844 0.016209 -0.054125 1.032616 0.522455 -3.073534 -2.128921 -1.118796 0.322553 0.494069 1.813547 3.694676 0.957036 -1.828930 -0.980433 4.691845 1.439205
wb_dma_ch_sel/assign_136_req_p0/expr_1 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.311406 -1.150268 2.975529 -0.848686 2.444174 0.434839 -1.767076 1.255420 -1.091295 2.137094 1.273697 -1.318943 -1.473095 0.351830 2.306443 1.642081 -4.006746 -1.733665 3.520651 -1.827953
wb_dma_ch_sel/assign_121_valid -0.129776 -1.873371 0.921044 0.402279 1.744623 0.578632 -1.315508 2.368877 -0.500924 -0.104820 0.590882 -0.247923 0.363268 0.483708 3.875633 3.141663 -2.317492 0.175598 2.272939 -0.744743
wb_dma_ch_sel/assign_4_pri1 -1.194349 -0.412603 1.358927 -0.414917 3.065048 0.515041 1.694377 2.362105 1.603038 -1.964868 -0.653862 0.314661 1.723980 -1.432636 0.820826 -3.181897 -0.682967 0.874311 0.424113 -2.550936
wb_dma_de/always_2/if_1/cond -0.259306 -1.614617 0.813785 -2.009033 -0.147574 -0.527363 -1.169063 -0.883113 1.301650 2.121660 1.155042 -1.358382 -1.145640 1.203110 0.796357 1.645959 -1.907422 -0.385565 3.606640 -0.447107
wb_dma_ch_rf/reg_ch_csr_r 1.784323 -3.416475 0.320507 1.712561 -0.815744 0.058845 3.453101 2.086102 2.312653 0.822746 -0.251980 3.649133 -1.812567 2.469541 -2.942093 1.774433 -1.396323 -0.927159 -0.515005 0.948067
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.818024 -0.001586 2.800536 0.717313 -0.936030 -0.074610 0.670807 1.106719 -2.080071 0.333229 0.002418 -2.055357 -1.438838 0.027048 0.902493 0.821693 -1.727872 -3.957650 4.120458 -0.503390
wb_dma_wb_if/wire_slv_we 1.752652 -0.023693 6.540019 2.331927 -2.762159 0.679964 1.100856 -0.859129 1.420257 3.019579 -0.217236 1.207394 0.073448 3.701525 1.576920 -0.451925 1.831578 1.020189 -0.779016 1.190331
wb_dma_de/assign_70_de_adr1 -0.870564 -1.608699 0.508911 0.819197 1.491699 0.256802 2.080453 0.389898 -0.587769 -1.643944 -0.160078 0.020846 -1.342377 0.276682 -1.672454 -3.004140 1.034704 -0.237072 1.525354 -0.802896
wb_dma_ch_sel/always_38/case_1/stmt_4 -2.088790 -2.380140 -0.253549 -0.082852 -1.702523 0.830276 1.728311 1.917906 1.449488 -3.285531 -1.409638 -1.311824 -1.034517 -0.454608 2.105715 1.177205 1.597911 1.805162 0.304420 -1.657885
wb_dma_ch_sel/reg_ch_sel_r 2.290238 -2.434048 1.539806 3.333021 2.746414 0.650859 -0.614032 -0.289414 2.114496 1.997264 -0.890492 4.952106 0.896717 2.169806 3.560850 -0.018513 -2.905041 3.133064 -1.557145 1.708030
wb_dma_ch_sel/always_38/case_1/stmt_1 -0.004960 -1.825984 -2.983917 0.542165 -0.853308 -0.435169 -0.854936 3.021621 0.267388 -1.005146 0.682709 -0.824090 2.448594 -2.101577 2.566265 3.885317 -0.476408 -2.595715 2.564291 0.919397
wb_dma_ch_sel/always_38/case_1/stmt_3 -2.088790 -2.380140 -0.253549 -0.082852 -1.702523 0.830276 1.728311 1.917906 1.449488 -3.285531 -1.409638 -1.311824 -1.034517 -0.454608 2.105715 1.177205 1.597911 1.805162 0.304420 -1.657885
wb_dma_ch_sel/always_38/case_1/stmt_2 -1.829638 -0.722127 0.273611 -0.520047 -0.595911 1.005141 1.824907 2.701724 3.214719 -2.808618 -0.893303 -0.106409 0.952811 -1.496372 1.399890 -1.087731 1.963066 1.546921 -0.676665 -2.150025
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_pri_enc/wire_pri30_out -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_sel/reg_ch_sel_d 3.005557 -1.213316 4.935387 2.765365 -1.527801 0.529868 3.838169 0.107314 0.480037 -0.933223 -2.428852 3.201013 -1.806002 1.571680 1.572623 0.661589 -0.795920 0.909991 1.157721 -0.106522
wb_dma_ch_rf/assign_14_ch_adr0_we 0.137770 -1.946899 1.419241 -1.505440 2.034978 0.056629 -2.509947 -2.235419 -0.538968 3.171098 1.813236 -0.047629 -3.331647 2.983764 0.023548 1.154212 -2.918251 1.490506 2.172139 -0.285219
wb_dma_rf/wire_ch1_csr 0.339430 1.218275 0.848999 0.748107 -1.152115 1.457091 -2.376474 4.016698 -1.488565 0.832383 0.071855 -0.815686 -1.251464 0.289017 4.259212 5.494802 -1.664895 0.831154 -2.865255 -0.499542
wb_dma_inc30r/always_1/stmt_1/expr_1 -1.657241 -2.435256 -0.695827 1.901108 0.397766 1.001296 -0.469042 1.213747 -1.433469 0.595460 2.305562 -0.575890 -6.524434 1.931445 -1.574274 -2.383028 2.083222 -0.006817 3.487339 1.079889
wb_dma_rf/wire_pause_req 1.013997 -0.854852 0.163190 -1.381088 3.411269 -0.938599 -0.130930 0.716695 3.846659 2.732889 0.926699 3.549581 4.255685 -0.898502 0.860154 1.008571 -2.611061 0.265389 0.884874 -0.438329
wb_dma_ch_sel/assign_95_valid 0.282035 1.801119 2.127899 2.242611 0.495681 1.349331 -3.058122 4.774793 -2.283661 0.768124 1.818970 -0.980763 1.943583 3.685835 4.025187 4.558169 -3.071474 -1.797494 0.310261 1.752418
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond -1.151145 -2.873406 1.539328 1.735865 2.139557 0.529478 3.152000 1.127182 -0.789929 -3.242110 -1.400317 0.538344 -1.152676 0.895637 0.296904 -2.270801 0.077353 1.374092 1.812790 -1.257389
wb_dma_ch_rf/reg_ch_stop 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_ch_sel/assign_146_req_p0 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma_ch_sel/always_45/case_1/stmt_1 -0.851537 -0.041191 0.342320 -0.199529 -1.008590 -0.547233 0.671109 0.434004 -1.296588 -0.914994 0.656593 -2.756959 -0.458241 0.362971 -0.620243 -0.780571 0.292738 -2.981696 4.510083 0.145845
wb_dma_de/input_dma_abort 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_de/input_adr1 -0.851537 -0.041191 0.342320 -0.199529 -1.008590 -0.547233 0.671109 0.434004 -1.296588 -0.914994 0.656593 -2.756959 -0.458241 0.362971 -0.620243 -0.780571 0.292738 -2.981696 4.510083 0.145845
wb_dma_de/input_adr0 0.388208 -2.062535 0.898550 -0.943308 -0.508640 -0.415656 -1.499875 -3.650114 1.503620 1.723384 1.214326 0.513934 -3.361240 2.559203 0.176166 0.776004 -1.326308 1.357000 4.359627 0.974500
wb_dma_ch_arb/reg_next_state 3.005557 -1.213316 4.935387 2.765365 -1.527801 0.529868 3.838169 0.107314 0.480037 -0.933223 -2.428852 3.201013 -1.806002 1.571680 1.572623 0.661589 -0.795920 0.909991 1.157721 -0.106522
wb_dma_wb_mast/input_wb_err_i 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_wb_if/wire_wbs_data_o -0.928343 -2.313432 -0.785636 -0.392037 -1.086494 1.337844 0.802289 2.904397 -0.213530 -1.026175 -0.077182 -2.465813 -2.916978 -2.413929 -0.598705 0.199452 2.554317 -1.228785 -1.957083 -2.757567
wb_dma_de/assign_73_dma_busy -2.255219 -3.532310 -2.444283 0.656236 5.105205 -1.407712 -1.344531 -1.538665 0.803352 0.848319 -0.332829 0.141075 4.720136 0.757687 2.531991 -2.324194 -2.053580 2.010995 1.032096 1.361308
wb_dma_de/always_22/if_1 2.563591 -1.007443 0.566202 2.885954 1.932302 0.697718 0.957747 4.767288 0.107130 0.558868 0.289222 3.645495 4.054530 -0.263021 1.167263 3.503656 -1.162788 -2.403401 -2.297854 0.548403
wb_dma_rf/wire_ch2_csr 0.339430 1.218275 0.848999 0.748107 -1.152115 1.457091 -2.376474 4.016698 -1.488565 0.832383 0.071855 -0.815686 -1.251464 0.289017 4.259212 5.494802 -1.664895 0.831154 -2.865255 -0.499542
wb_dma_de/input_de_start 0.091428 0.526768 -1.026069 0.678984 -0.401804 0.405934 -0.444446 4.588658 0.987491 -1.215797 1.084516 0.131714 3.351413 -1.379611 2.149572 2.817253 -0.229199 -2.617089 1.191661 0.304948
wb_dma_pri_enc_sub/always_3/if_1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 -0.684275 0.553034 -1.004045 -0.753799 1.983537 0.227268 -2.321628 1.702735 -1.396581 0.168341 1.246560 -2.320901 0.742854 -2.127683 1.485675 -0.401707 -0.776135 -1.940651 1.410173 -1.117796
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.818024 -0.001586 2.800536 0.717313 -0.936030 -0.074610 0.670807 1.106719 -2.080071 0.333229 0.002418 -2.055357 -1.438838 0.027048 0.902493 0.821693 -1.727872 -3.957650 4.120458 -0.503390
wb_dma_ch_sel/assign_132_req_p0/expr_1 1.386835 0.252456 3.196618 3.378844 0.016209 -0.054125 1.032616 0.522455 -3.073534 -2.128921 -1.118796 0.322553 0.494069 1.813547 3.694676 0.957036 -1.828930 -0.980433 4.691845 1.439205
wb_dma_ch_rf/always_25/if_1/if_1 -1.722104 0.913668 1.376657 -1.854869 1.084963 -0.255860 -0.989541 -1.232500 1.207515 -0.267512 0.894226 -1.627688 0.823098 -0.802982 0.127448 -4.475811 1.081741 1.334963 2.774074 -0.665542
wb_dma_ch_sel/assign_98_valid/expr_1 1.120542 -0.584703 1.654101 2.873372 -0.031670 0.109516 -0.951945 0.899604 -3.009270 0.211482 1.087122 0.361521 -0.367625 4.154603 1.854520 3.167847 -2.468771 -1.557685 3.583235 2.808751
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 3.082720 -2.463203 0.654184 2.854520 0.253675 0.164066 2.573031 2.572438 -0.133842 -0.272288 -0.842344 3.349551 -0.071344 1.564425 -0.938185 2.648877 -2.642722 -2.198470 -0.355788 1.243975
wb_dma_ch_sel/reg_pointer -1.781688 -5.058044 -0.351534 0.152136 2.171476 -0.069747 3.168860 0.484344 1.639789 -1.006684 -0.098069 2.762142 -1.072165 1.333520 -1.094736 0.943387 1.509905 2.827648 1.283174 -0.887470
wb_dma_wb_if/input_wb_err_i 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_rf/input_de_csr -1.963287 -3.747474 -0.878332 -0.552976 -0.931569 0.130054 1.951021 0.691146 2.071276 -1.457972 -1.722047 -0.102823 -1.735325 0.130621 1.268589 1.959250 0.403892 3.270786 -0.723044 -1.388281
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -2.932255 -0.831217 0.108129 -1.594285 -0.612482 0.037635 0.645774 -1.759749 0.327100 -1.063131 0.211906 -2.520404 -2.175561 1.055892 -0.842385 -2.275819 1.637612 1.751665 1.373331 -1.313787
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_sel/assign_165_req_p1/expr_1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_rf/input_de_adr0_we -0.259306 -1.614617 0.813785 -2.009033 -0.147574 -0.527363 -1.169063 -0.883113 1.301650 2.121660 1.155042 -1.358382 -1.145640 1.203110 0.796357 1.645959 -1.907422 -0.385565 3.606640 -0.447107
wb_dma_ch_sel/assign_161_req_p1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 1.784323 -3.416475 0.320507 1.712561 -0.815744 0.058845 3.453101 2.086102 2.312653 0.822746 -0.251980 3.649133 -1.812567 2.469541 -2.942093 1.774433 -1.396323 -0.927159 -0.515005 0.948067
wb_dma_ch_sel/assign_129_req_p0 1.608782 1.171694 2.799707 2.212895 1.444022 0.910638 1.103152 3.561440 -4.080329 -2.022773 -1.225745 -1.298036 -1.042933 -2.099389 2.709416 -0.018577 -1.851509 -3.003070 1.739516 -2.232666
wb_dma_de/wire_de_ack -2.027083 -3.775515 -1.797534 -0.481949 -3.289042 -0.306048 0.328997 0.458645 3.962566 -0.154935 -0.343063 -0.454869 -0.316698 0.959000 2.357256 3.104148 1.138712 2.448398 1.363206 0.975632
wb_dma_ch_arb 3.431447 -0.593950 4.729186 3.259988 -0.303352 0.427256 2.743207 0.547339 -0.886637 -0.898303 -2.550095 3.280741 -0.500649 1.062152 3.512511 1.975815 -2.212934 0.657394 1.360403 -0.021158
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 -1.359103 -1.668130 3.050908 -0.410010 -0.058337 0.656496 0.612833 -1.557661 1.972539 -1.238601 -0.831156 0.551834 -2.092768 3.101204 2.418773 -0.552872 -0.938965 4.468635 2.098005 -0.952115
wb_dma_pri_enc_sub/always_3/if_1/cond -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 -1.151145 -2.873406 1.539328 1.735865 2.139557 0.529478 3.152000 1.127182 -0.789929 -3.242110 -1.400317 0.538344 -1.152676 0.895637 0.296904 -2.270801 0.077353 1.374092 1.812790 -1.257389
wb_dma/wire_de_txsz_we -1.077609 -1.238080 -1.503527 -0.020604 -0.451357 0.883255 -0.423893 3.280066 -0.489543 -2.217891 -0.548838 -2.700510 0.174005 -3.520106 3.116986 1.401843 1.393019 -1.419028 0.362889 -2.088341
wb_dma_ch_pri_enc/wire_pri16_out -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_pri_enc -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 -1.579382 -2.589769 1.711723 -0.129792 2.088570 0.529313 1.641836 1.978100 0.639986 -2.319233 -0.772450 -0.745811 -0.359704 0.039836 2.185487 -0.810540 -1.157358 1.233206 2.732047 -2.363193
wb_dma_ch_rf/always_11/if_1/if_1/cond 1.393904 0.551015 4.341849 0.609162 2.718965 0.952572 1.791450 3.416025 -0.128040 -0.839128 -0.422568 0.155387 0.693151 -1.347028 1.285436 -2.293821 -2.080456 -1.965097 1.653632 -2.836953
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.818024 -0.001586 2.800536 0.717313 -0.936030 -0.074610 0.670807 1.106719 -2.080071 0.333229 0.002418 -2.055357 -1.438838 0.027048 0.902493 0.821693 -1.727872 -3.957650 4.120458 -0.503390
wb_dma_ch_pri_enc/wire_pri7_out -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_sel/always_6/stmt_1/expr_1 -2.218281 -2.087456 -1.203842 -0.730559 -4.862341 0.307707 -0.407147 1.303165 3.702664 -1.374786 0.040416 -2.532272 -0.045924 0.928354 2.935634 2.746738 1.665456 0.787243 2.100161 0.714967
wb_dma_wb_if/wire_mast_err 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond -1.997643 -2.263039 -1.929258 3.247671 0.890946 1.028774 -0.036669 2.523478 -1.962875 -4.176568 -0.410943 -0.290182 0.858368 0.358751 2.880775 0.464264 1.507563 1.288137 0.308671 1.116626
wb_dma_wb_if/input_wb_cyc_i 2.968373 0.192976 0.534212 0.365759 -5.164067 -0.569375 1.513325 0.778941 1.575770 1.620596 -3.837441 -3.690355 -2.429349 -4.408715 1.481791 -0.727972 -1.554674 -4.556342 1.082214 -1.560264
wb_dma_ch_sel/assign_97_valid 0.221507 -0.133353 1.048998 1.524877 0.710634 0.717179 -3.082920 3.391885 -3.374814 1.582043 2.519555 -1.387992 -0.090297 3.280494 2.793422 5.430885 -2.505182 -2.403246 2.316001 1.606140
wb_dma/wire_mast0_drdy -3.422161 0.843183 0.482454 -1.730060 -0.120785 0.669968 0.427015 2.678020 1.581566 -0.781900 -0.643598 -2.818941 1.833813 5.071573 -0.246932 2.676701 -2.988123 -0.074017 -2.791096 -2.165792
wb_dma_ch_pri_enc/wire_pri8_out -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_wb_if/wire_pt_sel_o 1.144665 1.121771 1.350630 0.787328 -2.275335 2.402498 1.492896 3.801110 0.861123 -0.073333 -1.629017 -1.145671 -4.691010 -3.276680 -0.953976 -2.835825 0.530519 -0.975465 -2.254388 -4.627729
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.359103 -1.668130 3.050908 -0.410010 -0.058337 0.656496 0.612833 -1.557661 1.972539 -1.238601 -0.831156 0.551834 -2.092768 3.101204 2.418773 -0.552872 -0.938965 4.468635 2.098005 -0.952115
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -1.110417 -0.696373 0.473416 1.462993 -0.399268 -0.405717 2.395615 0.745474 -0.985282 -2.408156 0.362525 -0.808438 0.509365 1.272014 -1.385417 -2.141392 1.685566 -2.276648 4.486429 1.062697
wb_dma_ch_pri_enc/wire_pri22_out -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.359103 -1.668130 3.050908 -0.410010 -0.058337 0.656496 0.612833 -1.557661 1.972539 -1.238601 -0.831156 0.551834 -2.092768 3.101204 2.418773 -0.552872 -0.938965 4.468635 2.098005 -0.952115
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.311406 -1.150268 2.975529 -0.848686 2.444174 0.434839 -1.767076 1.255420 -1.091295 2.137094 1.273697 -1.318943 -1.473095 0.351830 2.306443 1.642081 -4.006746 -1.733665 3.520651 -1.827953
wb_dma_ch_sel/assign_143_req_p0/expr_1 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma_ch_sel/assign_135_req_p0 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma_ch_sel/wire_gnt_p0_d 2.950148 -3.296280 3.394064 2.925631 -1.711018 0.101519 3.529030 -0.686946 -1.319346 -1.234698 -3.122357 1.901446 -3.292892 0.631318 2.267391 1.998961 -1.094428 0.947353 1.704157 -0.070118
wb_dma_de/assign_20_adr0_cnt_next -1.007048 -1.439799 -0.023257 -1.828866 2.132346 0.937930 -1.782987 1.748047 -1.274595 2.304433 2.186707 -2.392817 -3.081009 0.351835 -1.329644 0.286728 -1.002016 -1.696133 0.221470 -2.614755
wb_dma_wb_if/inst_check_wb_dma_wb_if -1.127615 -0.395351 -0.952358 -0.808883 1.265870 0.423127 0.747520 0.013435 0.469220 -1.068853 -1.436979 -0.982017 -2.359275 -2.014992 -1.253957 -3.597064 -0.248267 1.035329 0.146829 -2.722315
wb_dma_ch_sel/assign_153_req_p0 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma_de/assign_82_rd_ack/expr_1 -0.538108 -0.406810 0.886107 0.586775 1.268884 1.128564 0.894006 3.976813 1.359907 -2.277829 -0.635057 0.624635 2.060260 -1.786545 3.006044 0.410186 0.090421 0.577810 -0.521280 -1.964196
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 0.667494 -0.814246 2.276674 0.973288 0.555034 1.167181 0.572244 3.885975 1.157175 -1.317485 -0.654700 0.873491 1.418305 -0.634024 4.168410 2.408331 -1.308542 0.257873 0.401483 -1.546764
wb_dma_de/reg_de_csr_we 0.413089 -4.059899 1.145507 0.041913 -0.483586 1.469466 2.208020 2.754135 -0.843145 -1.300186 -2.083145 -0.478049 -3.668638 -2.320430 1.764867 4.253851 0.936160 1.211188 -2.926053 -3.868423
wb_dma/wire_wb0_ack_o -1.694842 -0.576317 -0.787125 -2.794271 -0.312833 -0.946568 1.440972 -0.140377 2.231711 -0.975204 -0.166513 -2.386555 0.947789 -1.671410 -1.285070 -1.803741 0.689688 -1.427577 1.780895 -1.348522
wb_dma_ch_sel/always_9/stmt_1/expr_1 -1.745906 -2.908306 1.456777 -0.495114 0.019155 0.674482 1.362686 1.529645 2.479087 -1.726215 -0.334487 -0.022130 -0.729397 0.880933 2.452529 0.908601 0.222639 2.179390 2.533949 -1.685238
wb_dma_ch_pri_enc/wire_pri23_out -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_sel/assign_103_valid -0.129776 -1.873371 0.921044 0.402279 1.744623 0.578632 -1.315508 2.368877 -0.500924 -0.104820 0.590882 -0.247923 0.363268 0.483708 3.875633 3.141663 -2.317492 0.175598 2.272939 -0.744743
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -2.260185 -1.437236 -2.824394 -2.135930 0.848014 -0.911862 -3.505882 -0.320997 -0.242574 0.953773 1.135398 -2.885213 0.682584 0.565096 2.696906 2.894452 -2.681753 0.739428 2.645508 0.381094
wb_dma_rf/wire_ch1_txsz -2.077569 -0.523368 -0.514384 -1.549400 -2.066612 1.149843 0.441888 2.662081 4.353627 -0.484149 0.663045 -1.249988 -0.532850 -1.663222 0.041026 -1.570291 3.169559 0.505700 -1.240438 -2.094614
wb_dma_de/always_23/block_1/stmt_13 -2.201217 -2.725859 -2.963810 -1.207078 -3.412789 -0.451442 -2.780113 0.997460 2.201271 1.133880 -0.278684 -4.703058 0.810284 -0.696142 3.933550 2.117839 0.002458 0.296933 0.468831 0.723648
wb_dma_de/always_23/block_1/stmt_14 -0.574079 -2.689218 -0.390730 1.726970 7.570867 1.190912 -1.814212 1.337187 -4.714227 -1.332178 1.056597 1.341609 0.382660 1.398751 0.402897 0.176695 -2.682523 1.578076 -1.653788 -0.909879
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 0.053216 -0.075821 1.577614 2.308900 2.025811 1.226728 1.463382 3.049222 -0.393070 -2.875495 -0.948652 1.493332 1.454333 -0.688185 2.072097 -1.472640 0.177362 0.650735 -0.569838 -1.015036
wb_dma_ch_rf/assign_25_ch_adr0_dewe -0.259306 -1.614617 0.813785 -2.009033 -0.147574 -0.527363 -1.169063 -0.883113 1.301650 2.121660 1.155042 -1.358382 -1.145640 1.203110 0.796357 1.645959 -1.907422 -0.385565 3.606640 -0.447107
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 -1.375739 -1.782865 0.434534 0.805906 2.494328 1.028579 -0.574731 3.697150 -0.642688 -2.249125 0.389442 -0.491316 1.073565 -0.520795 4.134577 1.719525 -0.898138 0.429775 2.248617 -1.510716
wb_dma_ch_rf/input_ch_sel -0.645154 -5.955774 -2.486517 -0.057927 1.456054 -1.900626 -0.875346 -1.781697 3.069955 4.528386 -2.708566 -1.173226 2.254304 -1.942126 4.411437 0.353715 -2.175087 2.147243 -1.544262 0.045956
wb_dma_ch_sel/always_45/case_1/stmt_2 -0.870564 -1.608699 0.508911 0.819197 1.491699 0.256802 2.080453 0.389898 -0.587769 -1.643944 -0.160078 0.020846 -1.342377 0.276682 -1.672454 -3.004140 1.034704 -0.237072 1.525354 -0.802896
wb_dma_ch_pri_enc/wire_pri4_out -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_rf/wire_ch_txsz_we -1.997643 -2.263039 -1.929258 3.247671 0.890946 1.028774 -0.036669 2.523478 -1.962875 -4.176568 -0.410943 -0.290182 0.858368 0.358751 2.880775 0.464264 1.507563 1.288137 0.308671 1.116626
wb_dma_de/assign_70_de_adr1/expr_1 -0.870564 -1.608699 0.508911 0.819197 1.491699 0.256802 2.080453 0.389898 -0.587769 -1.643944 -0.160078 0.020846 -1.342377 0.276682 -1.672454 -3.004140 1.034704 -0.237072 1.525354 -0.802896
wb_dma_ch_sel/assign_116_valid -0.129776 -1.873371 0.921044 0.402279 1.744623 0.578632 -1.315508 2.368877 -0.500924 -0.104820 0.590882 -0.247923 0.363268 0.483708 3.875633 3.141663 -2.317492 0.175598 2.272939 -0.744743
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 -2.892502 -1.658855 -0.899724 -0.778399 -2.784956 -0.040303 -1.249952 0.493675 3.593109 -0.293518 1.688020 -1.204308 0.992628 3.068341 2.123520 2.124357 1.249512 1.431966 3.526313 1.903598
wb_dma_ch_rf/always_22/if_1/if_1/cond -1.007048 -1.439799 -0.023257 -1.828866 2.132346 0.937930 -1.782987 1.748047 -1.274595 2.304433 2.186707 -2.392817 -3.081009 0.351835 -1.329644 0.286728 -1.002016 -1.696133 0.221470 -2.614755
wb_dma_wb_mast/wire_wb_addr_o 0.601867 -0.545827 1.300750 0.184979 -1.178772 -0.276004 1.632093 0.340896 -2.492681 -0.507096 -0.489065 -2.905163 -3.225275 -0.391209 -1.187780 -0.918275 -0.712473 -3.393909 3.418339 -1.096317
wb_dma_ch_rf/reg_ch_csr_r2 1.393904 0.551015 4.341849 0.609162 2.718965 0.952572 1.791450 3.416025 -0.128040 -0.839128 -0.422568 0.155387 0.693151 -1.347028 1.285436 -2.293821 -2.080456 -1.965097 1.653632 -2.836953
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -1.722104 0.913668 1.376657 -1.854869 1.084963 -0.255860 -0.989541 -1.232500 1.207515 -0.267512 0.894226 -1.627688 0.823098 -0.802982 0.127448 -4.475811 1.081741 1.334963 2.774074 -0.665542
wb_dma_ch_sel/assign_11_pri3 -1.579382 -2.589769 1.711723 -0.129792 2.088570 0.529313 1.641836 1.978100 0.639986 -2.319233 -0.772450 -0.745811 -0.359704 0.039836 2.185487 -0.810540 -1.157358 1.233206 2.732047 -2.363193
wb_dma_de 2.858169 -1.119227 1.603436 2.391058 1.076426 0.373575 0.460561 2.236946 0.161148 1.203441 0.179956 3.621741 2.457146 1.386302 1.442285 3.534318 -1.946274 -1.186130 -0.632617 1.246340
wb_dma_wb_slv/wire_wb_data_o -0.509809 -1.419370 -0.177463 -0.958213 1.821343 -0.642878 0.073865 -0.850813 -0.058449 2.575170 1.047304 -3.118312 -3.044398 -0.753922 -3.785407 -5.470998 -0.363650 -3.746365 2.382761 -1.499812
wb_dma_inc30r/always_1/stmt_1 -0.525569 -0.122645 -0.979436 2.446688 1.712956 0.552513 -0.827210 1.070825 -3.728813 -0.829497 0.984516 -1.233707 -6.432516 -0.707276 -0.989048 -4.196124 -0.096496 -0.233682 2.981572 1.088414
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_sel/assign_127_req_p0 0.423444 -1.483891 3.464736 1.141606 2.423824 1.007300 1.249346 3.391365 -1.659695 -1.800666 -0.459791 -0.980948 -0.694872 -0.408905 2.820291 -0.082358 -2.216215 -1.366847 3.250189 -2.480271
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_sel/assign_94_valid 0.091428 0.526768 -1.026069 0.678984 -0.401804 0.405934 -0.444446 4.588658 0.987491 -1.215797 1.084516 0.131714 3.351413 -1.379611 2.149572 2.817253 -0.229199 -2.617089 1.191661 0.304948
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 -1.469504 -0.081759 -0.458852 2.590748 0.796155 1.397012 0.610356 3.811440 0.314588 -3.466091 0.069239 0.729759 2.209876 0.077035 1.874047 -1.084328 1.743376 0.397259 -0.654900 0.336545
wb_dma_ch_pri_enc/wire_pri12_out -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_rf/always_20/if_1/block_1 0.137770 -1.946899 1.419241 -1.505440 2.034978 0.056629 -2.509947 -2.235419 -0.538968 3.171098 1.813236 -0.047629 -3.331647 2.983764 0.023548 1.154212 -2.918251 1.490506 2.172139 -0.285219
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.359103 -1.668130 3.050908 -0.410010 -0.058337 0.656496 0.612833 -1.557661 1.972539 -1.238601 -0.831156 0.551834 -2.092768 3.101204 2.418773 -0.552872 -0.938965 4.468635 2.098005 -0.952115
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 0.252141 -0.817714 4.007622 0.648120 1.477996 1.401165 1.830077 3.846765 2.052355 -1.543330 -0.160097 1.293215 0.795939 -0.227519 2.870033 -0.296332 -0.573236 0.241158 1.997857 -2.471013
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 -2.067446 -0.071089 -2.320594 -0.997597 2.677231 0.069192 -2.131946 1.368881 -1.155217 -0.702810 0.909332 -2.143269 1.067705 -1.701939 1.161240 -0.758892 -0.634002 -0.187040 0.477883 -1.088864
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 -2.077504 -3.810057 -0.409266 -1.864624 0.493932 -0.289358 1.309644 -0.581323 3.195218 0.024870 -0.346140 1.104627 -0.979263 1.040572 0.554940 1.925617 0.142551 3.819929 0.781608 -1.272810
wb_dma_wb_if/input_slv_din -0.509809 -1.419370 -0.177463 -0.958213 1.821343 -0.642878 0.073865 -0.850813 -0.058449 2.575170 1.047304 -3.118312 -3.044398 -0.753922 -3.785407 -5.470998 -0.363650 -3.746365 2.382761 -1.499812
wb_dma_ch_sel/assign_94_valid/expr_1 0.091428 0.526768 -1.026069 0.678984 -0.401804 0.405934 -0.444446 4.588658 0.987491 -1.215797 1.084516 0.131714 3.351413 -1.379611 2.149572 2.817253 -0.229199 -2.617089 1.191661 0.304948
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 -1.016283 0.164303 -0.364338 -0.940673 0.108219 1.583940 -3.083400 3.116888 0.644775 0.309293 2.663501 -1.393914 -0.191102 -2.054878 3.118085 1.953775 2.430490 -1.427643 1.855419 -1.764566
wb_dma_de/always_21 -0.715346 -2.409464 0.718935 -1.215652 -4.754729 0.436571 0.968464 0.687426 2.669689 -1.374834 -1.684693 -2.681651 -2.205511 0.209640 2.905522 3.237481 0.163338 0.773360 1.335171 -1.384089
wb_dma_de/always_22 2.563591 -1.007443 0.566202 2.885954 1.932302 0.697718 0.957747 4.767288 0.107130 0.558868 0.289222 3.645495 4.054530 -0.263021 1.167263 3.503656 -1.162788 -2.403401 -2.297854 0.548403
wb_dma_de/always_23 2.563591 -1.007443 0.566202 2.885954 1.932302 0.697718 0.957747 4.767288 0.107130 0.558868 0.289222 3.645495 4.054530 -0.263021 1.167263 3.503656 -1.162788 -2.403401 -2.297854 0.548403
wb_dma_ch_pri_enc/wire_pri1_out -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_de/assign_78_mast0_go -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -0.851537 -0.041191 0.342320 -0.199529 -1.008590 -0.547233 0.671109 0.434004 -1.296588 -0.914994 0.656593 -2.756959 -0.458241 0.362971 -0.620243 -0.780571 0.292738 -2.981696 4.510083 0.145845
wb_dma_de/wire_dma_done -0.378940 -0.733370 0.311520 0.268960 -0.518058 0.613850 0.283819 2.738656 2.521857 -1.027464 -0.648287 1.225227 2.379650 -0.418490 3.489904 2.933863 -0.114461 1.719109 -1.018438 -0.443864
wb_dma_ch_sel/assign_150_req_p0/expr_1 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma_rf/input_wb_rf_adr 2.159151 1.581996 0.266075 0.759564 -1.297219 1.805988 -4.734049 1.776391 3.273953 4.794616 4.695630 1.934242 -0.988106 -2.107553 1.161016 -2.134110 3.751048 -2.382617 1.596470 0.732453
wb_dma_wb_if 2.650729 -0.026410 3.268059 1.469427 -2.509819 0.376985 2.247650 -0.897930 2.235285 0.806790 -0.235699 2.681360 0.500877 1.669650 -1.316403 -0.437811 1.843325 -1.187371 0.495248 1.140148
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 0.413089 -4.059899 1.145507 0.041913 -0.483586 1.469466 2.208020 2.754135 -0.843145 -1.300186 -2.083145 -0.478049 -3.668638 -2.320430 1.764867 4.253851 0.936160 1.211188 -2.926053 -3.868423
wb_dma_ch_pri_enc/wire_pri25_out -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_wb_mast/reg_mast_cyc -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_rf/input_wb_rf_we 2.708155 -0.253617 5.178610 4.565808 -1.693859 1.158996 1.936124 0.476046 -1.940403 -0.843771 -0.282407 1.821696 -0.213244 3.245687 1.099312 -0.587280 1.646177 -0.902706 -0.110154 2.192317
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond 0.137770 -1.946899 1.419241 -1.505440 2.034978 0.056629 -2.509947 -2.235419 -0.538968 3.171098 1.813236 -0.047629 -3.331647 2.983764 0.023548 1.154212 -2.918251 1.490506 2.172139 -0.285219
wb_dma_de/always_6/if_1 -1.469504 -0.081759 -0.458852 2.590748 0.796155 1.397012 0.610356 3.811440 0.314588 -3.466091 0.069239 0.729759 2.209876 0.077035 1.874047 -1.084328 1.743376 0.397259 -0.654900 0.336545
wb_dma_wb_slv/always_4/stmt_1 0.985497 -0.372539 0.009504 -0.550675 -4.685877 0.844233 -2.244052 0.673637 2.967254 4.147818 3.692601 -0.655881 -2.307780 0.850527 0.375617 4.440607 3.251701 -4.583128 3.995925 0.410933
wb_dma_de/assign_3_ptr_valid -1.781688 -5.058044 -0.351534 0.152136 2.171476 -0.069747 3.168860 0.484344 1.639789 -1.006684 -0.098069 2.762142 -1.072165 1.333520 -1.094736 0.943387 1.509905 2.827648 1.283174 -0.887470
wb_dma_wb_mast/input_pt_sel 0.941442 -1.225324 2.356215 -0.225932 -2.176592 1.570151 2.762390 4.775209 1.219783 0.583494 0.382216 -1.588000 -4.040569 -2.602765 -1.829271 -1.368591 2.012785 -2.865170 -2.625672 -3.547754
wb_dma_ch_pri_enc/wire_pri15_out -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_wb_slv/input_wb_we_i 0.042980 2.450073 3.885336 -4.486544 -1.280253 0.963890 -0.657410 4.407297 0.318948 3.511822 2.809541 -2.530628 -0.581284 0.596430 -1.768687 2.673595 -0.441321 -3.081235 -0.237945 -3.610221
wb_dma_de/reg_tsz_cnt_is_0_r -0.605630 -1.384260 -0.967667 1.191584 1.635097 0.541805 0.610611 3.208549 -3.043199 -3.114832 -1.762158 -2.264282 0.222047 -2.572214 2.502458 0.899306 -1.262383 -0.815516 -0.715062 -1.851115
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 -0.249244 -0.129329 1.043150 1.555646 5.150994 3.545506 -2.826626 4.480678 -1.975975 -0.987191 2.615657 1.585020 -0.033457 -0.124391 0.699869 -0.725276 1.759178 0.513452 -4.326457 -2.346024
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma/wire_mast1_drdy 0.752843 1.636073 2.492499 -0.938244 1.038015 0.798711 0.082998 1.651864 1.594286 0.846582 1.059057 0.822397 0.151307 -0.463393 -0.378551 -1.202189 -0.563461 -0.722995 0.109265 -1.720940
wb_dma_ch_rf/wire_ch_csr_we 4.835190 -0.769772 4.951267 3.821754 -1.295818 0.599031 1.550007 0.980984 -1.262787 1.852019 -1.667572 1.476553 -1.445107 1.113220 1.968358 1.565702 -1.562292 -2.851621 -0.367209 0.719436
wb_dma_ch_pri_enc/inst_u9 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_rf/assign_8_ch_csr 3.394688 -0.786303 1.369636 2.446440 1.626008 -0.266312 -0.046731 1.190783 -1.845616 2.578565 -0.456449 2.229110 0.173725 0.950915 0.920162 2.635708 -3.788955 -1.816752 -1.218240 1.143558
wb_dma_ch_rf/wire_this_ptr_set -2.077504 -3.810057 -0.409266 -1.864624 0.493932 -0.289358 1.309644 -0.581323 3.195218 0.024870 -0.346140 1.104627 -0.979263 1.040572 0.554940 1.925617 0.142551 3.819929 0.781608 -1.272810
wb_dma_ch_pri_enc/inst_u5 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_pri_enc/inst_u4 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_pri_enc/inst_u7 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_pri_enc/inst_u6 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_pri_enc/inst_u1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_pri_enc/inst_u0 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_pri_enc/inst_u3 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_pri_enc/inst_u2 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma/wire_de_start 0.091428 0.526768 -1.026069 0.678984 -0.401804 0.405934 -0.444446 4.588658 0.987491 -1.215797 1.084516 0.131714 3.351413 -1.379611 2.149572 2.817253 -0.229199 -2.617089 1.191661 0.304948
wb_dma_ch_sel/assign_130_req_p0/expr_1 1.608782 1.171694 2.799707 2.212895 1.444022 0.910638 1.103152 3.561440 -4.080329 -2.022773 -1.225745 -1.298036 -1.042933 -2.099389 2.709416 -0.018577 -1.851509 -3.003070 1.739516 -2.232666
wb_dma_rf/wire_ch_stop 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma/wire_mast0_dout 1.069497 -3.728815 1.050915 -2.721106 -3.189002 0.494886 1.116216 -0.818485 2.663819 0.819580 -1.247035 -0.391250 -3.032975 -1.553556 1.068288 4.726978 1.389243 1.385517 -0.855165 -3.042042
wb_dma_ch_rf/input_de_adr0 -1.130542 -1.791115 0.592573 -2.524695 3.520002 -0.380203 -2.518341 -1.865410 -0.783689 1.397138 1.365747 -0.839360 0.023879 3.814712 -0.327416 1.678853 -4.645923 2.169122 0.792674 -0.303573
wb_dma_ch_rf/input_de_adr1 -0.870564 -1.608699 0.508911 0.819197 1.491699 0.256802 2.080453 0.389898 -0.587769 -1.643944 -0.160078 0.020846 -1.342377 0.276682 -1.672454 -3.004140 1.034704 -0.237072 1.525354 -0.802896
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_wb_if/input_wbs_data_i 1.069497 -3.728815 1.050915 -2.721106 -3.189002 0.494886 1.116216 -0.818485 2.663819 0.819580 -1.247035 -0.391250 -3.032975 -1.553556 1.068288 4.726978 1.389243 1.385517 -0.855165 -3.042042
wb_dma_de/reg_tsz_dec -0.637169 -0.740854 -1.970609 0.669007 1.384004 0.401433 -0.442663 3.331159 -3.144798 -2.496227 -1.156297 -3.605819 0.621381 -3.667784 2.079844 0.263211 -1.093315 -2.274033 -0.770661 -1.757962
wb_dma_ch_sel/input_ch0_am0 -1.007048 -1.439799 -0.023257 -1.828866 2.132346 0.937930 -1.782987 1.748047 -1.274595 2.304433 2.186707 -2.392817 -3.081009 0.351835 -1.329644 0.286728 -1.002016 -1.696133 0.221470 -2.614755
wb_dma_ch_sel/assign_162_req_p1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond -1.974707 -2.545450 -0.851922 0.368102 -0.061241 0.469525 2.298156 2.127311 -0.629393 -3.866143 -2.316537 -2.146467 -0.930867 -1.549605 1.384985 -0.115402 0.407161 1.095390 -0.575494 -2.111580
wb_dma_rf/wire_ch5_csr 1.713213 -0.201769 1.687307 2.422675 -0.677824 0.934644 0.429064 2.068558 -1.697390 -0.598981 -1.140767 1.605923 -1.293732 1.047437 2.546353 3.662734 -1.478192 0.798901 -1.544133 0.329979
wb_dma_ch_rf/wire_ch_am1_we -1.722104 0.913668 1.376657 -1.854869 1.084963 -0.255860 -0.989541 -1.232500 1.207515 -0.267512 0.894226 -1.627688 0.823098 -0.802982 0.127448 -4.475811 1.081741 1.334963 2.774074 -0.665542
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_rf/always_2/if_1/if_1/block_1 -1.781688 -5.058044 -0.351534 0.152136 2.171476 -0.069747 3.168860 0.484344 1.639789 -1.006684 -0.098069 2.762142 -1.072165 1.333520 -1.094736 0.943387 1.509905 2.827648 1.283174 -0.887470
wb_dma_inc30r/wire_out 0.607502 -1.878303 2.163596 0.339114 1.446485 0.187718 1.943711 -0.871139 -2.459339 0.968542 -0.890922 -0.914650 -5.681105 1.744971 -2.902507 -2.993876 -2.178916 -0.538459 0.929649 -1.613581
wb_dma_ch_pri_enc/reg_pri_out -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma/input_wb0_we_i 0.042980 2.450073 3.885336 -4.486544 -1.280253 0.963890 -0.657410 4.407297 0.318948 3.511822 2.809541 -2.530628 -0.581284 0.596430 -1.768687 2.673595 -0.441321 -3.081235 -0.237945 -3.610221
wb_dma_de/always_2/if_1/if_1/stmt_1 -0.493571 -2.009104 1.541992 -1.640692 1.974443 -0.100176 0.458954 -1.638878 -1.377167 2.264649 0.010135 -1.532423 -5.296966 1.990663 -2.847600 -2.514514 -2.694666 0.726938 0.711056 -1.978048
wb_dma_ch_rf/wire_ch_txsz_dewe -1.077609 -1.238080 -1.503527 -0.020604 -0.451357 0.883255 -0.423893 3.280066 -0.489543 -2.217891 -0.548838 -2.700510 0.174005 -3.520106 3.116986 1.401843 1.393019 -1.419028 0.362889 -2.088341
wb_dma_de/always_22/if_1/stmt_2 2.563591 -1.007443 0.566202 2.885954 1.932302 0.697718 0.957747 4.767288 0.107130 0.558868 0.289222 3.645495 4.054530 -0.263021 1.167263 3.503656 -1.162788 -2.403401 -2.297854 0.548403
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 0.779810 0.364604 2.115736 -0.850365 1.092778 1.304524 -1.723620 3.071042 -0.413887 0.862079 1.880978 -2.276902 -1.036201 -2.312693 1.883475 0.008628 -0.329985 -3.617813 2.886041 -2.682886
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -1.722104 0.913668 1.376657 -1.854869 1.084963 -0.255860 -0.989541 -1.232500 1.207515 -0.267512 0.894226 -1.627688 0.823098 -0.802982 0.127448 -4.475811 1.081741 1.334963 2.774074 -0.665542
wb_dma_ch_sel/assign_149_req_p0/expr_1 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma/wire_de_ack -2.027083 -3.775515 -1.797534 -0.481949 -3.289042 -0.306048 0.328997 0.458645 3.962566 -0.154935 -0.343063 -0.454869 -0.316698 0.959000 2.357256 3.104148 1.138712 2.448398 1.363206 0.975632
wb_dma_wb_mast/always_1/if_1 1.069497 -3.728815 1.050915 -2.721106 -3.189002 0.494886 1.116216 -0.818485 2.663819 0.819580 -1.247035 -0.391250 -3.032975 -1.553556 1.068288 4.726978 1.389243 1.385517 -0.855165 -3.042042
wb_dma_wb_if/wire_wb_cyc_o -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_sel/assign_143_req_p0 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma_wb_mast/wire_mast_err 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 -1.579382 -2.589769 1.711723 -0.129792 2.088570 0.529313 1.641836 1.978100 0.639986 -2.319233 -0.772450 -0.745811 -0.359704 0.039836 2.185487 -0.810540 -1.157358 1.233206 2.732047 -2.363193
wb_dma/wire_slv0_dout 0.064313 -0.206179 -2.121172 0.361539 -3.566796 1.093660 -3.116728 1.269627 1.903586 3.144384 3.802904 -0.478250 -1.829924 0.682009 1.082505 3.992402 3.810306 -4.673453 3.833645 0.582777
wb_dma_ch_sel/input_next_ch -0.378940 -0.733370 0.311520 0.268960 -0.518058 0.613850 0.283819 2.738656 2.521857 -1.027464 -0.648287 1.225227 2.379650 -0.418490 3.489904 2.933863 -0.114461 1.719109 -1.018438 -0.443864
wb_dma_de/always_9 -0.637169 -0.740854 -1.970609 0.669007 1.384004 0.401433 -0.442663 3.331159 -3.144798 -2.496227 -1.156297 -3.605819 0.621381 -3.667784 2.079844 0.263211 -1.093315 -2.274033 -0.770661 -1.757962
wb_dma_de/always_8 -0.506221 0.056048 1.429964 0.243295 2.918565 1.001948 -0.338085 3.912205 1.264236 -1.053595 0.820191 0.801090 2.683264 -1.165513 3.016022 -0.250409 -0.867057 -0.141349 1.323069 -1.734404
wb_dma_wb_mast/always_1/if_1/cond 1.069497 -3.728815 1.050915 -2.721106 -3.189002 0.494886 1.116216 -0.818485 2.663819 0.819580 -1.247035 -0.391250 -3.032975 -1.553556 1.068288 4.726978 1.389243 1.385517 -0.855165 -3.042042
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.818024 -0.001586 2.800536 0.717313 -0.936030 -0.074610 0.670807 1.106719 -2.080071 0.333229 0.002418 -2.055357 -1.438838 0.027048 0.902493 0.821693 -1.727872 -3.957650 4.120458 -0.503390
wb_dma_rf/always_1/case_1/stmt_12 -2.358425 -0.484750 -2.833405 -2.824889 0.830648 0.078021 -1.706132 -0.844367 0.805004 -0.113856 1.801749 -1.863739 -2.413789 -1.396049 -1.210977 -0.957537 0.932554 0.255836 2.076847 -1.501520
wb_dma_rf/always_1/case_1/stmt_13 -1.722104 0.913668 1.376657 -1.854869 1.084963 -0.255860 -0.989541 -1.232500 1.207515 -0.267512 0.894226 -1.627688 0.823098 -0.802982 0.127448 -4.475811 1.081741 1.334963 2.774074 -0.665542
wb_dma_de/always_3 0.321704 -0.844979 1.278604 1.641639 -0.716308 0.087709 2.817169 1.039334 -2.122217 -1.679558 -0.341858 -1.342993 -2.382293 -0.022114 -1.925163 -2.322723 1.172650 -3.145652 3.109018 -0.427230
wb_dma_de/always_2 0.137770 -1.946899 1.419241 -1.505440 2.034978 0.056629 -2.509947 -2.235419 -0.538968 3.171098 1.813236 -0.047629 -3.331647 2.983764 0.023548 1.154212 -2.918251 1.490506 2.172139 -0.285219
wb_dma_de/always_5 -1.375739 -1.782865 0.434534 0.805906 2.494328 1.028579 -0.574731 3.697150 -0.642688 -2.249125 0.389442 -0.491316 1.073565 -0.520795 4.134577 1.719525 -0.898138 0.429775 2.248617 -1.510716
wb_dma_de/always_4 -0.506221 0.056048 1.429964 0.243295 2.918565 1.001948 -0.338085 3.912205 1.264236 -1.053595 0.820191 0.801090 2.683264 -1.165513 3.016022 -0.250409 -0.867057 -0.141349 1.323069 -1.734404
wb_dma_de/always_7 -0.605630 -1.384260 -0.967667 1.191584 1.635097 0.541805 0.610611 3.208549 -3.043199 -3.114832 -1.762158 -2.264282 0.222047 -2.572214 2.502458 0.899306 -1.262383 -0.815516 -0.715062 -1.851115
wb_dma_de/always_6 -1.469504 -0.081759 -0.458852 2.590748 0.796155 1.397012 0.610356 3.811440 0.314588 -3.466091 0.069239 0.729759 2.209876 0.077035 1.874047 -1.084328 1.743376 0.397259 -0.654900 0.336545
wb_dma_ch_sel/input_ch3_txsz -1.745906 -2.908306 1.456777 -0.495114 0.019155 0.674482 1.362686 1.529645 2.479087 -1.726215 -0.334487 -0.022130 -0.729397 0.880933 2.452529 0.908601 0.222639 2.179390 2.533949 -1.685238
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond -2.067446 -0.071089 -2.320594 -0.997597 2.677231 0.069192 -2.131946 1.368881 -1.155217 -0.702810 0.909332 -2.143269 1.067705 -1.701939 1.161240 -0.758892 -0.634002 -0.187040 0.477883 -1.088864
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_rf/always_11/if_1 1.393904 0.551015 4.341849 0.609162 2.718965 0.952572 1.791450 3.416025 -0.128040 -0.839128 -0.422568 0.155387 0.693151 -1.347028 1.285436 -2.293821 -2.080456 -1.965097 1.653632 -2.836953
wb_dma_ch_sel/assign_147_req_p0/expr_1 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma_ch_sel/always_45/case_1/cond -1.110417 -0.696373 0.473416 1.462993 -0.399268 -0.405717 2.395615 0.745474 -0.985282 -2.408156 0.362525 -0.808438 0.509365 1.272014 -1.385417 -2.141392 1.685566 -2.276648 4.486429 1.062697
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -0.851537 -0.041191 0.342320 -0.199529 -1.008590 -0.547233 0.671109 0.434004 -1.296588 -0.914994 0.656593 -2.756959 -0.458241 0.362971 -0.620243 -0.780571 0.292738 -2.981696 4.510083 0.145845
wb_dma_de/assign_68_de_txsz -2.293086 -1.303002 -3.338783 1.661996 1.087693 0.468118 -1.038135 3.621848 -2.698607 -3.444894 -0.572717 -3.313115 2.112360 -1.912985 2.758690 0.724772 0.041916 -0.907677 -0.735163 0.143982
wb_dma_de/always_23/block_1/case_1/block_10/if_2 -2.218281 -2.087456 -1.203842 -0.730559 -4.862341 0.307707 -0.407147 1.303165 3.702664 -1.374786 0.040416 -2.532272 -0.045924 0.928354 2.935634 2.746738 1.665456 0.787243 2.100161 0.714967
wb_dma_ch_rf/always_20/if_1 0.137770 -1.946899 1.419241 -1.505440 2.034978 0.056629 -2.509947 -2.235419 -0.538968 3.171098 1.813236 -0.047629 -3.331647 2.983764 0.023548 1.154212 -2.918251 1.490506 2.172139 -0.285219
wb_dma/input_wb0s_data_i 1.069497 -3.728815 1.050915 -2.721106 -3.189002 0.494886 1.116216 -0.818485 2.663819 0.819580 -1.247035 -0.391250 -3.032975 -1.553556 1.068288 4.726978 1.389243 1.385517 -0.855165 -3.042042
wb_dma_de/reg_dma_done_d -0.378940 -0.733370 0.311520 0.268960 -0.518058 0.613850 0.283819 2.738656 2.521857 -1.027464 -0.648287 1.225227 2.379650 -0.418490 3.489904 2.933863 -0.114461 1.719109 -1.018438 -0.443864
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -0.259306 -1.614617 0.813785 -2.009033 -0.147574 -0.527363 -1.169063 -0.883113 1.301650 2.121660 1.155042 -1.358382 -1.145640 1.203110 0.796357 1.645959 -1.907422 -0.385565 3.606640 -0.447107
wb_dma_wb_slv/assign_1_rf_sel 1.870265 0.487158 1.525778 -2.831244 0.638968 -2.507241 0.577752 -2.278255 0.904596 1.949646 -0.891689 -1.805502 4.092620 -1.467105 0.975807 0.356872 -3.666302 -4.097013 5.378187 -0.067836
wb_dma_ch_rf/assign_23_ch_csr_dewe 0.413089 -4.059899 1.145507 0.041913 -0.483586 1.469466 2.208020 2.754135 -0.843145 -1.300186 -2.083145 -0.478049 -3.668638 -2.320430 1.764867 4.253851 0.936160 1.211188 -2.926053 -3.868423
wb_dma_de/always_4/if_1/if_1/cond -0.506221 0.056048 1.429964 0.243295 2.918565 1.001948 -0.338085 3.912205 1.264236 -1.053595 0.820191 0.801090 2.683264 -1.165513 3.016022 -0.250409 -0.867057 -0.141349 1.323069 -1.734404
wb_dma_ch_sel/assign_376_gnt_p1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_de/wire_wr_ack -0.538108 -0.406810 0.886107 0.586775 1.268884 1.128564 0.894006 3.976813 1.359907 -2.277829 -0.635057 0.624635 2.060260 -1.786545 3.006044 0.410186 0.090421 0.577810 -0.521280 -1.964196
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 -1.974707 -2.545450 -0.851922 0.368102 -0.061241 0.469525 2.298156 2.127311 -0.629393 -3.866143 -2.316537 -2.146467 -0.930867 -1.549605 1.384985 -0.115402 0.407161 1.095390 -0.575494 -2.111580
wb_dma_ch_arb/always_1 3.005557 -1.213316 4.935387 2.765365 -1.527801 0.529868 3.838169 0.107314 0.480037 -0.933223 -2.428852 3.201013 -1.806002 1.571680 1.572623 0.661589 -0.795920 0.909991 1.157721 -0.106522
wb_dma_ch_arb/always_2 3.005557 -1.213316 4.935387 2.765365 -1.527801 0.529868 3.838169 0.107314 0.480037 -0.933223 -2.428852 3.201013 -1.806002 1.571680 1.572623 0.661589 -0.795920 0.909991 1.157721 -0.106522
wb_dma/wire_ch0_txsz -2.272908 -1.446419 -2.357995 1.297926 -0.364677 0.911185 -0.494874 3.473043 -1.132366 -3.531246 -0.351214 -1.916931 1.081156 -1.200176 3.225086 2.266858 1.431469 0.371923 -0.306456 -0.211456
wb_dma_de/always_19 2.872368 -4.023523 2.107340 -1.567660 0.335846 -1.185256 2.687648 -0.864697 1.098295 3.152323 -1.738742 -1.017953 -2.434889 -0.541204 -1.714551 0.811119 -4.792718 -2.649890 1.447069 -2.520585
wb_dma_de/always_18 -2.697129 -2.017690 -1.120163 -0.534373 -2.387297 -0.752869 2.067019 0.906866 -1.754126 -1.685180 0.058586 -4.077668 -1.950713 2.386482 -2.279109 1.757904 0.670676 -2.502247 3.206713 0.158757
wb_dma_de/always_15 -1.018791 -1.935576 -0.396271 1.070066 0.736728 0.950888 0.568475 3.245404 -1.396917 -3.078837 -1.206914 -1.111740 -0.074960 -1.426808 3.337164 2.196397 -0.168664 0.549624 -0.075825 -1.681594
wb_dma_de/always_14 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_de/always_11 -0.851537 -0.041191 0.342320 -0.199529 -1.008590 -0.547233 0.671109 0.434004 -1.296588 -0.914994 0.656593 -2.756959 -0.458241 0.362971 -0.620243 -0.780571 0.292738 -2.981696 4.510083 0.145845
wb_dma_de/always_13 -0.378940 -0.733370 0.311520 0.268960 -0.518058 0.613850 0.283819 2.738656 2.521857 -1.027464 -0.648287 1.225227 2.379650 -0.418490 3.489904 2.933863 -0.114461 1.719109 -1.018438 -0.443864
wb_dma_de/always_12 -0.506221 0.056048 1.429964 0.243295 2.918565 1.001948 -0.338085 3.912205 1.264236 -1.053595 0.820191 0.801090 2.683264 -1.165513 3.016022 -0.250409 -0.867057 -0.141349 1.323069 -1.734404
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 -0.485998 1.402563 1.226846 -2.373601 0.917583 0.611686 -4.213387 1.183755 3.112307 4.651175 2.424884 -1.407757 1.837228 -0.247037 3.780069 0.666009 -0.771100 -0.981988 1.257959 -1.541970
wb_dma_ch_sel/assign_155_req_p0/expr_1 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma_ch_pri_enc/wire_pri13_out -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_de/reg_read_r -1.018791 -1.935576 -0.396271 1.070066 0.736728 0.950888 0.568475 3.245404 -1.396917 -3.078837 -1.206914 -1.111740 -0.074960 -1.426808 3.337164 2.196397 -0.168664 0.549624 -0.075825 -1.681594
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 -0.011331 -1.148887 3.100324 0.717321 -0.911999 1.508955 2.781187 3.980758 2.285065 -2.735391 -1.446272 0.489086 0.085655 -0.921871 2.874868 0.766109 0.686577 0.652200 0.245515 -2.585206
wb_dma/assign_9_slv0_pt_in -1.694842 -0.576317 -0.787125 -2.794271 -0.312833 -0.946568 1.440972 -0.140377 2.231711 -0.975204 -0.166513 -2.386555 0.947789 -1.671410 -1.285070 -1.803741 0.689688 -1.427577 1.780895 -1.348522
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 -2.218281 -2.087456 -1.203842 -0.730559 -4.862341 0.307707 -0.407147 1.303165 3.702664 -1.374786 0.040416 -2.532272 -0.045924 0.928354 2.935634 2.746738 1.665456 0.787243 2.100161 0.714967
wb_dma_ch_rf/always_17/if_1/block_1 -1.469504 -0.081759 -0.458852 2.590748 0.796155 1.397012 0.610356 3.811440 0.314588 -3.466091 0.069239 0.729759 2.209876 0.077035 1.874047 -1.084328 1.743376 0.397259 -0.654900 0.336545
wb_dma_ch_rf/assign_10_ch_enable/expr_1 1.202780 -2.880926 -0.110870 2.058346 -0.997518 -0.423267 3.312339 1.344444 2.764321 -0.405973 -0.140205 4.181206 -1.083328 4.350833 -2.675420 1.640311 -2.669939 -0.073124 1.308210 2.730075
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond -1.375739 -1.782865 0.434534 0.805906 2.494328 1.028579 -0.574731 3.697150 -0.642688 -2.249125 0.389442 -0.491316 1.073565 -0.520795 4.134577 1.719525 -0.898138 0.429775 2.248617 -1.510716
wb_dma_de/assign_20_adr0_cnt_next/expr_1 -1.007048 -1.439799 -0.023257 -1.828866 2.132346 0.937930 -1.782987 1.748047 -1.274595 2.304433 2.186707 -2.392817 -3.081009 0.351835 -1.329644 0.286728 -1.002016 -1.696133 0.221470 -2.614755
wb_dma_ch_pri_enc/wire_pri2_out -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_de/always_11/stmt_1 -0.851537 -0.041191 0.342320 -0.199529 -1.008590 -0.547233 0.671109 0.434004 -1.296588 -0.914994 0.656593 -2.756959 -0.458241 0.362971 -0.620243 -0.780571 0.292738 -2.981696 4.510083 0.145845
wb_dma_ch_rf/wire_ch_adr1_we -1.110417 -0.696373 0.473416 1.462993 -0.399268 -0.405717 2.395615 0.745474 -0.985282 -2.408156 0.362525 -0.808438 0.509365 1.272014 -1.385417 -2.141392 1.685566 -2.276648 4.486429 1.062697
wb_dma_ch_sel_checker/input_ch_sel -1.746702 -1.202326 0.184889 -1.837224 -1.859403 0.537440 -0.473540 -0.026740 3.485853 0.381172 1.408960 -0.431534 -1.304858 0.856136 0.443219 0.609258 2.221099 1.265118 1.951550 -0.762866
wb_dma_ch_sel/input_ch1_adr1 -0.870564 -1.608699 0.508911 0.819197 1.491699 0.256802 2.080453 0.389898 -0.587769 -1.643944 -0.160078 0.020846 -1.342377 0.276682 -1.672454 -3.004140 1.034704 -0.237072 1.525354 -0.802896
wb_dma/wire_slv0_pt_in -1.694842 -0.576317 -0.787125 -2.794271 -0.312833 -0.946568 1.440972 -0.140377 2.231711 -0.975204 -0.166513 -2.386555 0.947789 -1.671410 -1.285070 -1.803741 0.689688 -1.427577 1.780895 -1.348522
wb_dma_rf/always_2/if_1/if_1/cond 0.512027 0.059888 1.951520 -1.858192 2.058973 -0.021229 -1.822597 -0.723332 2.808859 2.925755 1.049046 2.415144 2.637973 -0.557250 3.633606 2.942440 -0.634133 2.292948 0.861454 -1.241783
wb_dma_pri_enc_sub/reg_pri_out_d -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_pri_enc/always_4/case_1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_pri_enc/wire_pri29_out -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 -2.088790 -2.380140 -0.253549 -0.082852 -1.702523 0.830276 1.728311 1.917906 1.449488 -3.285531 -1.409638 -1.311824 -1.034517 -0.454608 2.105715 1.177205 1.597911 1.805162 0.304420 -1.657885
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 -1.469504 -0.081759 -0.458852 2.590748 0.796155 1.397012 0.610356 3.811440 0.314588 -3.466091 0.069239 0.729759 2.209876 0.077035 1.874047 -1.084328 1.743376 0.397259 -0.654900 0.336545
wb_dma_de/wire_read_hold -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -1.110417 -0.696373 0.473416 1.462993 -0.399268 -0.405717 2.395615 0.745474 -0.985282 -2.408156 0.362525 -0.808438 0.509365 1.272014 -1.385417 -2.141392 1.685566 -2.276648 4.486429 1.062697
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 -1.579382 -2.589769 1.711723 -0.129792 2.088570 0.529313 1.641836 1.978100 0.639986 -2.319233 -0.772450 -0.745811 -0.359704 0.039836 2.185487 -0.810540 -1.157358 1.233206 2.732047 -2.363193
wb_dma_ch_rf/wire_sw_pointer 0.511807 2.561753 3.200844 0.677400 -2.053725 0.249376 -0.428259 2.540701 1.267473 -0.789839 -0.735171 0.775500 3.936203 -1.079038 5.310061 2.244362 0.383248 2.488529 -0.052929 0.653635
wb_dma/wire_slv0_din 0.946797 -0.187373 -1.799681 -0.918234 4.168992 -0.719153 -1.951670 -2.212080 -1.077273 -0.163315 1.774010 0.220311 -1.849952 -2.923242 -1.725751 -0.509650 -1.034315 -2.047034 2.814837 -0.803498
wb_dma_ch_rf/input_dma_err 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_ch_sel/assign_158_req_p1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_rf/assign_17_ch_am1_we -1.722104 0.913668 1.376657 -1.854869 1.084963 -0.255860 -0.989541 -1.232500 1.207515 -0.267512 0.894226 -1.627688 0.823098 -0.802982 0.127448 -4.475811 1.081741 1.334963 2.774074 -0.665542
wb_dma_ch_rf/assign_7_pointer_s -2.932255 -0.831217 0.108129 -1.594285 -0.612482 0.037635 0.645774 -1.759749 0.327100 -1.063131 0.211906 -2.520404 -2.175561 1.055892 -0.842385 -2.275819 1.637612 1.751665 1.373331 -1.313787
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_wb_slv/always_5/stmt_1 0.543260 0.244156 1.495614 -1.200787 -1.240757 0.004908 -1.728669 1.412015 -0.098773 1.641425 2.144853 -2.867964 -0.310642 -0.249799 1.482086 1.759718 -0.659165 -4.196717 5.222537 -0.408369
wb_dma_ch_sel/assign_161_req_p1/expr_1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_wb_mast/assign_1 0.294582 0.147889 2.104082 -0.066006 -4.246465 1.131906 3.634136 5.923598 1.219917 0.106915 0.587203 -1.902910 -3.300936 -1.705971 -2.636981 -1.156664 2.277039 -3.685514 -0.535597 -2.777164
wb_dma_ch_sel/input_de_ack -2.027083 -3.775515 -1.797534 -0.481949 -3.289042 -0.306048 0.328997 0.458645 3.962566 -0.154935 -0.343063 -0.454869 -0.316698 0.959000 2.357256 3.104148 1.138712 2.448398 1.363206 0.975632
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.818024 -0.001586 2.800536 0.717313 -0.936030 -0.074610 0.670807 1.106719 -2.080071 0.333229 0.002418 -2.055357 -1.438838 0.027048 0.902493 0.821693 -1.727872 -3.957650 4.120458 -0.503390
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 0.423444 -1.483891 3.464736 1.141606 2.423824 1.007300 1.249346 3.391365 -1.659695 -1.800666 -0.459791 -0.980948 -0.694872 -0.408905 2.820291 -0.082358 -2.216215 -1.366847 3.250189 -2.480271
wb_dma_ch_sel/reg_valid_sel 0.091428 0.526768 -1.026069 0.678984 -0.401804 0.405934 -0.444446 4.588658 0.987491 -1.215797 1.084516 0.131714 3.351413 -1.379611 2.149572 2.817253 -0.229199 -2.617089 1.191661 0.304948
wb_dma_de/assign_63_chunk_cnt_is_0_d -0.506221 0.056048 1.429964 0.243295 2.918565 1.001948 -0.338085 3.912205 1.264236 -1.053595 0.820191 0.801090 2.683264 -1.165513 3.016022 -0.250409 -0.867057 -0.141349 1.323069 -1.734404
wb_dma_de/assign_64_tsz_cnt_is_0_d 0.053216 -0.075821 1.577614 2.308900 2.025811 1.226728 1.463382 3.049222 -0.393070 -2.875495 -0.948652 1.493332 1.454333 -0.688185 2.072097 -1.472640 0.177362 0.650735 -0.569838 -1.015036
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -2.932255 -0.831217 0.108129 -1.594285 -0.612482 0.037635 0.645774 -1.759749 0.327100 -1.063131 0.211906 -2.520404 -2.175561 1.055892 -0.842385 -2.275819 1.637612 1.751665 1.373331 -1.313787
wb_dma_wb_mast/always_4/stmt_1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_sel/assign_375_gnt_p0 2.950148 -3.296280 3.394064 2.925631 -1.711018 0.101519 3.529030 -0.686946 -1.319346 -1.234698 -3.122357 1.901446 -3.292892 0.631318 2.267391 1.998961 -1.094428 0.947353 1.704157 -0.070118
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.818024 -0.001586 2.800536 0.717313 -0.936030 -0.074610 0.670807 1.106719 -2.080071 0.333229 0.002418 -2.055357 -1.438838 0.027048 0.902493 0.821693 -1.727872 -3.957650 4.120458 -0.503390
wb_dma/inst_u2 2.858169 -1.119227 1.603436 2.391058 1.076426 0.373575 0.460561 2.236946 0.161148 1.203441 0.179956 3.621741 2.457146 1.386302 1.442285 3.534318 -1.946274 -1.186130 -0.632617 1.246340
wb_dma/inst_u1 1.840660 -0.657467 0.053810 2.258791 1.686230 0.078433 -0.359175 1.953975 -0.792267 0.919056 -0.241556 3.059608 1.632485 0.932448 2.040187 3.419770 -2.907255 0.340008 -1.517687 1.339938
wb_dma/inst_u0 1.461755 1.309216 1.591991 3.116490 0.037106 0.536264 -1.826283 0.360446 -2.275301 1.361596 1.371147 1.745326 0.430608 2.676178 2.010456 1.617440 -0.728721 -0.007767 -0.045759 2.797488
wb_dma/inst_u4 2.771644 3.095363 3.005065 0.079900 -4.091909 0.890959 2.469722 2.389534 1.371917 -0.946228 -3.653822 -0.905711 -2.017668 -2.640805 1.453868 0.516782 -2.185623 -1.882685 -0.237961 -2.928454
wb_dma_ch_rf/assign_2_ch_adr1 -1.419819 -0.041312 0.973374 1.918602 -0.642896 0.820825 0.791613 0.926003 -1.253417 -2.439475 1.851436 -0.852438 -0.219413 1.735848 -1.239532 -2.782884 3.848453 -2.253885 4.583656 1.108059
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.359103 -1.668130 3.050908 -0.410010 -0.058337 0.656496 0.612833 -1.557661 1.972539 -1.238601 -0.831156 0.551834 -2.092768 3.101204 2.418773 -0.552872 -0.938965 4.468635 2.098005 -0.952115
wb_dma_ch_rf/wire_pointer_s -2.932255 -0.831217 0.108129 -1.594285 -0.612482 0.037635 0.645774 -1.759749 0.327100 -1.063131 0.211906 -2.520404 -2.175561 1.055892 -0.842385 -2.275819 1.637612 1.751665 1.373331 -1.313787
wb_dma_ch_sel/always_40/case_1/stmt_1 -1.472160 -3.423977 1.702574 1.642294 0.805171 0.903874 2.977175 1.296961 0.869020 -2.956017 -0.612639 1.422165 -1.454149 1.892403 0.759048 -0.840075 1.498700 2.109340 2.381401 -0.816648
wb_dma_ch_sel/always_40/case_1/stmt_2 -1.745906 -2.908306 1.456777 -0.495114 0.019155 0.674482 1.362686 1.529645 2.479087 -1.726215 -0.334487 -0.022130 -0.729397 0.880933 2.452529 0.908601 0.222639 2.179390 2.533949 -1.685238
wb_dma_ch_sel/always_40/case_1/stmt_3 -1.746702 -1.202326 0.184889 -1.837224 -1.859403 0.537440 -0.473540 -0.026740 3.485853 0.381172 1.408960 -0.431534 -1.304858 0.856136 0.443219 0.609258 2.221099 1.265118 1.951550 -0.762866
wb_dma_ch_sel/always_40/case_1/stmt_4 -2.077504 -3.810057 -0.409266 -1.864624 0.493932 -0.289358 1.309644 -0.581323 3.195218 0.024870 -0.346140 1.104627 -0.979263 1.040572 0.554940 1.925617 0.142551 3.819929 0.781608 -1.272810
wb_dma_pri_enc_sub -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_rf/reg_ch_am1_r -1.722104 0.913668 1.376657 -1.854869 1.084963 -0.255860 -0.989541 -1.232500 1.207515 -0.267512 0.894226 -1.627688 0.823098 -0.802982 0.127448 -4.475811 1.081741 1.334963 2.774074 -0.665542
wb_dma_de/assign_72_dma_err 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_de/reg_ptr_adr_low -3.060367 -3.375517 -1.582369 -1.185280 -1.518967 -0.341082 1.717344 0.828885 -0.111296 -0.749961 0.114125 -3.242412 -2.737078 2.753977 -2.671051 1.981154 0.384710 -0.850963 1.130535 -0.536957
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.359103 -1.668130 3.050908 -0.410010 -0.058337 0.656496 0.612833 -1.557661 1.972539 -1.238601 -0.831156 0.551834 -2.092768 3.101204 2.418773 -0.552872 -0.938965 4.468635 2.098005 -0.952115
wb_dma_de/reg_state 2.563591 -1.007443 0.566202 2.885954 1.932302 0.697718 0.957747 4.767288 0.107130 0.558868 0.289222 3.645495 4.054530 -0.263021 1.167263 3.503656 -1.162788 -2.403401 -2.297854 0.548403
wb_dma_ch_rf/always_26/if_1 0.511807 2.561753 3.200844 0.677400 -2.053725 0.249376 -0.428259 2.540701 1.267473 -0.789839 -0.735171 0.775500 3.936203 -1.079038 5.310061 2.244362 0.383248 2.488529 -0.052929 0.653635
wb_dma_de/always_23/block_1/case_1/block_5/if_1 0.294008 -1.973314 1.729966 0.254028 4.919136 2.632243 -0.964175 1.947798 -0.667773 -1.196749 0.949681 2.632529 0.511579 0.834321 -0.224402 0.737452 0.251508 2.386731 -4.891345 -2.707611
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 -2.218281 -2.087456 -1.203842 -0.730559 -4.862341 0.307707 -0.407147 1.303165 3.702664 -1.374786 0.040416 -2.532272 -0.045924 0.928354 2.935634 2.746738 1.665456 0.787243 2.100161 0.714967
wb_dma_ch_sel/assign_113_valid -0.129776 -1.873371 0.921044 0.402279 1.744623 0.578632 -1.315508 2.368877 -0.500924 -0.104820 0.590882 -0.247923 0.363268 0.483708 3.875633 3.141663 -2.317492 0.175598 2.272939 -0.744743
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -0.259306 -1.614617 0.813785 -2.009033 -0.147574 -0.527363 -1.169063 -0.883113 1.301650 2.121660 1.155042 -1.358382 -1.145640 1.203110 0.796357 1.645959 -1.907422 -0.385565 3.606640 -0.447107
wb_dma_inc30r/always_1 -0.525569 -0.122645 -0.979436 2.446688 1.712956 0.552513 -0.827210 1.070825 -3.728813 -0.829497 0.984516 -1.233707 -6.432516 -0.707276 -0.989048 -4.196124 -0.096496 -0.233682 2.981572 1.088414
wb_dma_de/always_23/block_1/case_1/cond 2.563591 -1.007443 0.566202 2.885954 1.932302 0.697718 0.957747 4.767288 0.107130 0.558868 0.289222 3.645495 4.054530 -0.263021 1.167263 3.503656 -1.162788 -2.403401 -2.297854 0.548403
wb_dma_ch_sel/assign_128_req_p0/expr_1 1.608782 1.171694 2.799707 2.212895 1.444022 0.910638 1.103152 3.561440 -4.080329 -2.022773 -1.225745 -1.298036 -1.042933 -2.099389 2.709416 -0.018577 -1.851509 -3.003070 1.739516 -2.232666
wb_dma_de/always_8/stmt_1/expr_1/expr_1 -1.375739 -1.782865 0.434534 0.805906 2.494328 1.028579 -0.574731 3.697150 -0.642688 -2.249125 0.389442 -0.491316 1.073565 -0.520795 4.134577 1.719525 -0.898138 0.429775 2.248617 -1.510716
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond -1.745906 -2.908306 1.456777 -0.495114 0.019155 0.674482 1.362686 1.529645 2.479087 -1.726215 -0.334487 -0.022130 -0.729397 0.880933 2.452529 0.908601 0.222639 2.179390 2.533949 -1.685238
wb_dma_de/always_9/stmt_1/expr_1/expr_1 -1.667349 -2.530167 -2.160034 0.640405 2.482067 -0.281541 1.090034 2.170510 -3.237005 -2.941273 -1.775782 -2.816808 0.570087 -1.706947 0.577604 -0.241678 -1.826708 -0.125460 -1.636724 -1.307786
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 1.412081 -0.514345 4.265133 2.669700 -1.874999 0.339941 2.541702 0.546363 -1.385357 -1.896037 -1.266555 0.240390 -1.571974 2.136887 2.260861 0.762656 -0.416051 -0.921972 4.439802 0.505628
wb_dma_ch_sel/assign_148_req_p0 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma/wire_ndr 0.423444 -1.483891 3.464736 1.141606 2.423824 1.007300 1.249346 3.391365 -1.659695 -1.800666 -0.459791 -0.980948 -0.694872 -0.408905 2.820291 -0.082358 -2.216215 -1.366847 3.250189 -2.480271
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 -1.745906 -2.908306 1.456777 -0.495114 0.019155 0.674482 1.362686 1.529645 2.479087 -1.726215 -0.334487 -0.022130 -0.729397 0.880933 2.452529 0.908601 0.222639 2.179390 2.533949 -1.685238
wb_dma_pri_enc_sub/always_3/if_1/if_1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_sel/always_8/stmt_1/expr_1 -2.077504 -3.810057 -0.409266 -1.864624 0.493932 -0.289358 1.309644 -0.581323 3.195218 0.024870 -0.346140 1.104627 -0.979263 1.040572 0.554940 1.925617 0.142551 3.819929 0.781608 -1.272810
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 -0.986559 -2.444687 3.092186 1.441671 0.083079 0.778992 2.390045 -0.607247 0.929920 -2.422909 -1.033775 1.366251 -2.157211 3.182486 1.331652 -1.321140 0.388206 3.227149 2.663203 -0.362267
wb_dma_rf/input_dma_done_all -1.018791 -1.935576 -0.396271 1.070066 0.736728 0.950888 0.568475 3.245404 -1.396917 -3.078837 -1.206914 -1.111740 -0.074960 -1.426808 3.337164 2.196397 -0.168664 0.549624 -0.075825 -1.681594
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -2.932255 -0.831217 0.108129 -1.594285 -0.612482 0.037635 0.645774 -1.759749 0.327100 -1.063131 0.211906 -2.520404 -2.175561 1.055892 -0.842385 -2.275819 1.637612 1.751665 1.373331 -1.313787
wb_dma_de/assign_66_dma_done -0.378940 -0.733370 0.311520 0.268960 -0.518058 0.613850 0.283819 2.738656 2.521857 -1.027464 -0.648287 1.225227 2.379650 -0.418490 3.489904 2.933863 -0.114461 1.719109 -1.018438 -0.443864
wb_dma/wire_ch4_csr 1.713213 -0.201769 1.687307 2.422675 -0.677824 0.934644 0.429064 2.068558 -1.697390 -0.598981 -1.140767 1.605923 -1.293732 1.047437 2.546353 3.662734 -1.478192 0.798901 -1.544133 0.329979
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_sel/input_ch3_csr 0.339430 1.218275 0.848999 0.748107 -1.152115 1.457091 -2.376474 4.016698 -1.488565 0.832383 0.071855 -0.815686 -1.251464 0.289017 4.259212 5.494802 -1.664895 0.831154 -2.865255 -0.499542
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.359103 -1.668130 3.050908 -0.410010 -0.058337 0.656496 0.612833 -1.557661 1.972539 -1.238601 -0.831156 0.551834 -2.092768 3.101204 2.418773 -0.552872 -0.938965 4.468635 2.098005 -0.952115
wb_dma_de/wire_adr1_cnt_next 0.784220 -1.422760 1.678510 1.490171 0.923325 0.754170 2.577785 1.275914 -1.960815 -1.108987 -0.760795 -0.706185 -3.882220 -1.017676 -1.645661 -2.963182 0.464081 -1.928130 0.875442 -1.996590
wb_dma/wire_de_adr0 0.137770 -1.946899 1.419241 -1.505440 2.034978 0.056629 -2.509947 -2.235419 -0.538968 3.171098 1.813236 -0.047629 -3.331647 2.983764 0.023548 1.154212 -2.918251 1.490506 2.172139 -0.285219
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_de/reg_adr0_cnt 0.137770 -1.946899 1.419241 -1.505440 2.034978 0.056629 -2.509947 -2.235419 -0.538968 3.171098 1.813236 -0.047629 -3.331647 2.983764 0.023548 1.154212 -2.918251 1.490506 2.172139 -0.285219
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma/wire_am0 -1.007048 -1.439799 -0.023257 -1.828866 2.132346 0.937930 -1.782987 1.748047 -1.274595 2.304433 2.186707 -2.392817 -3.081009 0.351835 -1.329644 0.286728 -1.002016 -1.696133 0.221470 -2.614755
wb_dma_ch_sel/assign_137_req_p0/expr_1 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma_ch_sel/assign_140_req_p0/expr_1 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma_ch_rf/always_22/if_1/if_1 -1.007048 -1.439799 -0.023257 -1.828866 2.132346 0.937930 -1.782987 1.748047 -1.274595 2.304433 2.186707 -2.392817 -3.081009 0.351835 -1.329644 0.286728 -1.002016 -1.696133 0.221470 -2.614755
wb_dma_de/assign_69_de_adr0 0.137770 -1.946899 1.419241 -1.505440 2.034978 0.056629 -2.509947 -2.235419 -0.538968 3.171098 1.813236 -0.047629 -3.331647 2.983764 0.023548 1.154212 -2.918251 1.490506 2.172139 -0.285219
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.311406 -1.150268 2.975529 -0.848686 2.444174 0.434839 -1.767076 1.255420 -1.091295 2.137094 1.273697 -1.318943 -1.473095 0.351830 2.306443 1.642081 -4.006746 -1.733665 3.520651 -1.827953
wb_dma_de/wire_mast0_go -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_wb_slv/input_slv_din -0.509809 -1.419370 -0.177463 -0.958213 1.821343 -0.642878 0.073865 -0.850813 -0.058449 2.575170 1.047304 -3.118312 -3.044398 -0.753922 -3.785407 -5.470998 -0.363650 -3.746365 2.382761 -1.499812
wb_dma_de/always_3/if_1/if_1 0.321704 -0.844979 1.278604 1.641639 -0.716308 0.087709 2.817169 1.039334 -2.122217 -1.679558 -0.341858 -1.342993 -2.382293 -0.022114 -1.925163 -2.322723 1.172650 -3.145652 3.109018 -0.427230
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.359103 -1.668130 3.050908 -0.410010 -0.058337 0.656496 0.612833 -1.557661 1.972539 -1.238601 -0.831156 0.551834 -2.092768 3.101204 2.418773 -0.552872 -0.938965 4.468635 2.098005 -0.952115
wb_dma_ch_sel/assign_152_req_p0 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 -2.218281 -2.087456 -1.203842 -0.730559 -4.862341 0.307707 -0.407147 1.303165 3.702664 -1.374786 0.040416 -2.532272 -0.045924 0.928354 2.935634 2.746738 1.665456 0.787243 2.100161 0.714967
wb_dma_de/reg_de_adr0_we -0.259306 -1.614617 0.813785 -2.009033 -0.147574 -0.527363 -1.169063 -0.883113 1.301650 2.121660 1.155042 -1.358382 -1.145640 1.203110 0.796357 1.645959 -1.907422 -0.385565 3.606640 -0.447107
wb_dma_ch_sel/assign_114_valid -0.129776 -1.873371 0.921044 0.402279 1.744623 0.578632 -1.315508 2.368877 -0.500924 -0.104820 0.590882 -0.247923 0.363268 0.483708 3.875633 3.141663 -2.317492 0.175598 2.272939 -0.744743
wb_dma_ch_rf/assign_4_ch_am1 -1.722104 0.913668 1.376657 -1.854869 1.084963 -0.255860 -0.989541 -1.232500 1.207515 -0.267512 0.894226 -1.627688 0.823098 -0.802982 0.127448 -4.475811 1.081741 1.334963 2.774074 -0.665542
wb_dma_de/wire_dma_done_all -1.018791 -1.935576 -0.396271 1.070066 0.736728 0.950888 0.568475 3.245404 -1.396917 -3.078837 -1.206914 -1.111740 -0.074960 -1.426808 3.337164 2.196397 -0.168664 0.549624 -0.075825 -1.681594
wb_dma_de/assign_6_adr0_cnt_next -1.137521 -0.207948 -0.041330 -0.852602 5.001390 0.135924 -1.626430 -0.112632 -2.449205 -0.277351 0.992256 -0.648013 -1.352031 -0.471353 -0.912961 -3.020650 -1.977052 1.764994 -0.153937 -1.083107
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.818024 -0.001586 2.800536 0.717313 -0.936030 -0.074610 0.670807 1.106719 -2.080071 0.333229 0.002418 -2.055357 -1.438838 0.027048 0.902493 0.821693 -1.727872 -3.957650 4.120458 -0.503390
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 0.091428 0.526768 -1.026069 0.678984 -0.401804 0.405934 -0.444446 4.588658 0.987491 -1.215797 1.084516 0.131714 3.351413 -1.379611 2.149572 2.817253 -0.229199 -2.617089 1.191661 0.304948
wb_dma_wb_slv/input_wb_data_i 0.985497 -0.372539 0.009504 -0.550675 -4.685877 0.844233 -2.244052 0.673637 2.967254 4.147818 3.692601 -0.655881 -2.307780 0.850527 0.375617 4.440607 3.251701 -4.583128 3.995925 0.410933
wb_dma_ch_rf/assign_3_ch_am0 -1.007048 -1.439799 -0.023257 -1.828866 2.132346 0.937930 -1.782987 1.748047 -1.274595 2.304433 2.186707 -2.392817 -3.081009 0.351835 -1.329644 0.286728 -1.002016 -1.696133 0.221470 -2.614755
wb_dma_ch_sel/assign_126_ch_sel 3.165340 -0.958190 2.405137 3.293292 2.331547 0.076386 -0.413135 0.109203 0.303586 1.702839 -1.054128 4.114628 2.173310 1.531987 4.081977 0.988635 -3.609419 1.096834 0.073398 1.887589
wb_dma/wire_mast1_err 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_de/wire_ptr_valid -1.781688 -5.058044 -0.351534 0.152136 2.171476 -0.069747 3.168860 0.484344 1.639789 -1.006684 -0.098069 2.762142 -1.072165 1.333520 -1.094736 0.943387 1.509905 2.827648 1.283174 -0.887470
wb_dma/wire_ch_sel -0.645154 -5.955774 -2.486517 -0.057927 1.456054 -1.900626 -0.875346 -1.781697 3.069955 4.528386 -2.708566 -1.173226 2.254304 -1.942126 4.411437 0.353715 -2.175087 2.147243 -1.544262 0.045956
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 -0.986559 -2.444687 3.092186 1.441671 0.083079 0.778992 2.390045 -0.607247 0.929920 -2.422909 -1.033775 1.366251 -2.157211 3.182486 1.331652 -1.321140 0.388206 3.227149 2.663203 -0.362267
wb_dma_de/always_12/stmt_1/expr_1 -0.506221 0.056048 1.429964 0.243295 2.918565 1.001948 -0.338085 3.912205 1.264236 -1.053595 0.820191 0.801090 2.683264 -1.165513 3.016022 -0.250409 -0.867057 -0.141349 1.323069 -1.734404
wb_dma/wire_dma_req -2.027083 -3.775515 -1.797534 -0.481949 -3.289042 -0.306048 0.328997 0.458645 3.962566 -0.154935 -0.343063 -0.454869 -0.316698 0.959000 2.357256 3.104148 1.138712 2.448398 1.363206 0.975632
wb_dma_ch_sel/assign_136_req_p0 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma_ch_rf/assign_5_sw_pointer 0.511807 2.561753 3.200844 0.677400 -2.053725 0.249376 -0.428259 2.540701 1.267473 -0.789839 -0.735171 0.775500 3.936203 -1.079038 5.310061 2.244362 0.383248 2.488529 -0.052929 0.653635
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 -2.088790 -2.380140 -0.253549 -0.082852 -1.702523 0.830276 1.728311 1.917906 1.449488 -3.285531 -1.409638 -1.311824 -1.034517 -0.454608 2.105715 1.177205 1.597911 1.805162 0.304420 -1.657885
wb_dma_ch_rf/always_25/if_1/if_1/cond -1.722104 0.913668 1.376657 -1.854869 1.084963 -0.255860 -0.989541 -1.232500 1.207515 -0.267512 0.894226 -1.627688 0.823098 -0.802982 0.127448 -4.475811 1.081741 1.334963 2.774074 -0.665542
wb_dma_ch_sel/assign_97_valid/expr_1 0.221507 -0.133353 1.048998 1.524877 0.710634 0.717179 -3.082920 3.391885 -3.374814 1.582043 2.519555 -1.387992 -0.090297 3.280494 2.793422 5.430885 -2.505182 -2.403246 2.316001 1.606140
wb_dma_de/always_9/stmt_1 -0.637169 -0.740854 -1.970609 0.669007 1.384004 0.401433 -0.442663 3.331159 -3.144798 -2.496227 -1.156297 -3.605819 0.621381 -3.667784 2.079844 0.263211 -1.093315 -2.274033 -0.770661 -1.757962
wb_dma_de/input_pause_req 1.013997 -0.854852 0.163190 -1.381088 3.411269 -0.938599 -0.130930 0.716695 3.846659 2.732889 0.926699 3.549581 4.255685 -0.898502 0.860154 1.008571 -2.611061 0.265389 0.884874 -0.438329
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 -2.218281 -2.087456 -1.203842 -0.730559 -4.862341 0.307707 -0.407147 1.303165 3.702664 -1.374786 0.040416 -2.532272 -0.045924 0.928354 2.935634 2.746738 1.665456 0.787243 2.100161 0.714967
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 -1.963287 -3.747474 -0.878332 -0.552976 -0.931569 0.130054 1.951021 0.691146 2.071276 -1.457972 -1.722047 -0.102823 -1.735325 0.130621 1.268589 1.959250 0.403892 3.270786 -0.723044 -1.388281
wb_dma_de/wire_dma_busy -2.255219 -3.532310 -2.444283 0.656236 5.105205 -1.407712 -1.344531 -1.538665 0.803352 0.848319 -0.332829 0.141075 4.720136 0.757687 2.531991 -2.324194 -2.053580 2.010995 1.032096 1.361308
wb_dma_ch_sel/always_37/if_1/if_1/cond -2.088790 -2.380140 -0.253549 -0.082852 -1.702523 0.830276 1.728311 1.917906 1.449488 -3.285531 -1.409638 -1.311824 -1.034517 -0.454608 2.105715 1.177205 1.597911 1.805162 0.304420 -1.657885
wb_dma_ch_pri_enc/always_2/if_1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_de/always_6/if_1/stmt_1 -1.917201 -2.196634 -3.368279 3.534316 2.709009 0.575535 -0.572457 2.881680 -3.567817 -3.944906 -0.436115 -1.468076 1.919807 -1.137961 2.030365 -1.334020 0.526612 -0.261654 -0.462705 1.285436
wb_dma_ch_rf/input_de_txsz_we -1.077609 -1.238080 -1.503527 -0.020604 -0.451357 0.883255 -0.423893 3.280066 -0.489543 -2.217891 -0.548838 -2.700510 0.174005 -3.520106 3.116986 1.401843 1.393019 -1.419028 0.362889 -2.088341
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_wb_if/input_wb_addr_i 3.250789 3.228554 2.756907 -2.168943 -2.524719 0.947068 -3.133588 1.404478 5.596158 4.852820 4.223137 1.274895 -0.308947 -1.863365 -0.331421 -1.564385 1.952009 -3.928579 1.134874 0.887730
wb_dma_ch_sel/always_7/stmt_1 -2.088790 -2.380140 -0.253549 -0.082852 -1.702523 0.830276 1.728311 1.917906 1.449488 -3.285531 -1.409638 -1.311824 -1.034517 -0.454608 2.105715 1.177205 1.597911 1.805162 0.304420 -1.657885
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 1.202780 -2.880926 -0.110870 2.058346 -0.997518 -0.423267 3.312339 1.344444 2.764321 -0.405973 -0.140205 4.181206 -1.083328 4.350833 -2.675420 1.640311 -2.669939 -0.073124 1.308210 2.730075
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 0.802349 -1.019538 2.761446 -0.627930 -0.688515 1.860193 2.044272 3.567575 1.810970 -0.433154 -1.285066 0.806056 -2.262192 -2.264596 1.326499 2.026350 0.961651 1.235217 -3.612998 -4.116345
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.818024 -0.001586 2.800536 0.717313 -0.936030 -0.074610 0.670807 1.106719 -2.080071 0.333229 0.002418 -2.055357 -1.438838 0.027048 0.902493 0.821693 -1.727872 -3.957650 4.120458 -0.503390
wb_dma_ch_rf/always_4/if_1/block_1 -3.640008 -0.951751 -2.624961 -2.351028 0.434759 -0.325486 -0.655341 -2.714404 0.810137 -0.117126 1.757881 -2.165194 -3.332275 0.728653 -1.859659 -2.437547 1.153532 1.498883 2.432077 -0.841208
wb_dma_de/reg_dma_abort_r 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_ch_sel/input_ch2_txsz -2.088790 -2.380140 -0.253549 -0.082852 -1.702523 0.830276 1.728311 1.917906 1.449488 -3.285531 -1.409638 -1.311824 -1.034517 -0.454608 2.105715 1.177205 1.597911 1.805162 0.304420 -1.657885
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_sel/input_ch5_csr 1.713213 -0.201769 1.687307 2.422675 -0.677824 0.934644 0.429064 2.068558 -1.697390 -0.598981 -1.140767 1.605923 -1.293732 1.047437 2.546353 3.662734 -1.478192 0.798901 -1.544133 0.329979
wb_dma_ch_sel/assign_150_req_p0 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -0.259306 -1.614617 0.813785 -2.009033 -0.147574 -0.527363 -1.169063 -0.883113 1.301650 2.121660 1.155042 -1.358382 -1.145640 1.203110 0.796357 1.645959 -1.907422 -0.385565 3.606640 -0.447107
wb_dma_ch_sel/assign_155_req_p0 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma_ch_sel/always_43/case_1/stmt_4 -1.745906 -2.908306 1.456777 -0.495114 0.019155 0.674482 1.362686 1.529645 2.479087 -1.726215 -0.334487 -0.022130 -0.729397 0.880933 2.452529 0.908601 0.222639 2.179390 2.533949 -1.685238
wb_dma_ch_sel/always_43/case_1/stmt_3 -2.088790 -2.380140 -0.253549 -0.082852 -1.702523 0.830276 1.728311 1.917906 1.449488 -3.285531 -1.409638 -1.311824 -1.034517 -0.454608 2.105715 1.177205 1.597911 1.805162 0.304420 -1.657885
wb_dma_ch_sel/always_43/case_1/stmt_2 -2.077569 -0.523368 -0.514384 -1.549400 -2.066612 1.149843 0.441888 2.662081 4.353627 -0.484149 0.663045 -1.249988 -0.532850 -1.663222 0.041026 -1.570291 3.169559 0.505700 -1.240438 -2.094614
wb_dma_ch_sel/always_43/case_1/stmt_1 -2.272908 -1.446419 -2.357995 1.297926 -0.364677 0.911185 -0.494874 3.473043 -1.132366 -3.531246 -0.351214 -1.916931 1.081156 -1.200176 3.225086 2.266858 1.431469 0.371923 -0.306456 -0.211456
wb_dma_de/always_19/stmt_1/expr_1 2.872368 -4.023523 2.107340 -1.567660 0.335846 -1.185256 2.687648 -0.864697 1.098295 3.152323 -1.738742 -1.017953 -2.434889 -0.541204 -1.714551 0.811119 -4.792718 -2.649890 1.447069 -2.520585
wb_dma_ch_rf/wire_ch_err_we 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -0.933689 -1.842289 -0.219242 -1.446939 3.986042 -1.289160 -0.303078 -1.697788 1.462706 2.871930 0.878932 -0.280612 1.563792 0.344254 -1.360950 -3.841085 -1.905522 -0.376913 2.116210 -0.430593
wb_dma_rf/wire_ch1_adr1 -0.870564 -1.608699 0.508911 0.819197 1.491699 0.256802 2.080453 0.389898 -0.587769 -1.643944 -0.160078 0.020846 -1.342377 0.276682 -1.672454 -3.004140 1.034704 -0.237072 1.525354 -0.802896
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 -1.411452 1.354992 4.032582 -1.538435 3.630670 0.955937 1.141011 3.269233 -3.106368 1.321102 3.256294 3.039504 0.410839 2.685823 -1.618052 5.891355 3.504323 0.749703 -0.034180 -2.345546
assert_wb_dma_wb_if/input_pt_sel_i -1.127615 -0.395351 -0.952358 -0.808883 1.265870 0.423127 0.747520 0.013435 0.469220 -1.068853 -1.436979 -0.982017 -2.359275 -2.014992 -1.253957 -3.597064 -0.248267 1.035329 0.146829 -2.722315
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 3.195537 -1.357136 3.122401 -0.289562 0.993600 0.197666 0.271518 0.345942 -0.948458 2.031987 -1.551812 -1.255477 -3.331831 -1.917156 1.950237 0.818996 -4.537276 -1.835701 1.159471 -2.895707
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 -1.745906 -2.908306 1.456777 -0.495114 0.019155 0.674482 1.362686 1.529645 2.479087 -1.726215 -0.334487 -0.022130 -0.729397 0.880933 2.452529 0.908601 0.222639 2.179390 2.533949 -1.685238
wb_dma_rf/input_paused -1.735991 -1.635322 -2.804117 -2.172900 0.416207 -0.360546 -0.158136 2.260738 2.042495 0.268292 1.901279 -1.234343 0.405131 -1.036883 -1.863550 0.862447 -0.082886 -2.051021 1.716756 -1.018408
wb_dma/wire_mast0_adr -2.697129 -2.017690 -1.120163 -0.534373 -2.387297 -0.752869 2.067019 0.906866 -1.754126 -1.685180 0.058586 -4.077668 -1.950713 2.386482 -2.279109 1.757904 0.670676 -2.502247 3.206713 0.158757
wb_dma_ch_pri_enc/inst_u8 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_sel/assign_148_req_p0/expr_1 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 -0.684275 0.553034 -1.004045 -0.753799 1.983537 0.227268 -2.321628 1.702735 -1.396581 0.168341 1.246560 -2.320901 0.742854 -2.127683 1.485675 -0.401707 -0.776135 -1.940651 1.410173 -1.117796
wb_dma_ch_arb/always_2/block_1 3.005557 -1.213316 4.935387 2.765365 -1.527801 0.529868 3.838169 0.107314 0.480037 -0.933223 -2.428852 3.201013 -1.806002 1.571680 1.572623 0.661589 -0.795920 0.909991 1.157721 -0.106522
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 -1.018791 -1.935576 -0.396271 1.070066 0.736728 0.950888 0.568475 3.245404 -1.396917 -3.078837 -1.206914 -1.111740 -0.074960 -1.426808 3.337164 2.196397 -0.168664 0.549624 -0.075825 -1.681594
wb_dma_ch_sel/always_40/case_1/cond -1.781688 -5.058044 -0.351534 0.152136 2.171476 -0.069747 3.168860 0.484344 1.639789 -1.006684 -0.098069 2.762142 -1.072165 1.333520 -1.094736 0.943387 1.509905 2.827648 1.283174 -0.887470
wb_dma_ch_rf/assign_22_ch_err_we 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.818024 -0.001586 2.800536 0.717313 -0.936030 -0.074610 0.670807 1.106719 -2.080071 0.333229 0.002418 -2.055357 -1.438838 0.027048 0.902493 0.821693 -1.727872 -3.957650 4.120458 -0.503390
wb_dma_ch_rf/wire_pointer -0.854585 -2.606451 -1.886195 0.429906 1.923128 1.391648 -0.140244 -0.781915 1.379299 -1.409895 2.286107 4.913936 -3.573136 -0.855624 0.065582 1.496704 4.831859 3.132925 2.793248 -0.429783
wb_dma_ch_pri_enc/always_2/if_1/if_1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_pri_enc/wire_pri19_out -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_sel/assign_5_pri1 -1.194349 -0.412603 1.358927 -0.414917 3.065048 0.515041 1.694377 2.362105 1.603038 -1.964868 -0.653862 0.314661 1.723980 -1.432636 0.820826 -3.181897 -0.682967 0.874311 0.424113 -2.550936
wb_dma_rf/inst_u26 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_rf/inst_u27 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_de/always_23/block_1/case_1/block_10 -2.218281 -2.087456 -1.203842 -0.730559 -4.862341 0.307707 -0.407147 1.303165 3.702664 -1.374786 0.040416 -2.532272 -0.045924 0.928354 2.935634 2.746738 1.665456 0.787243 2.100161 0.714967
wb_dma_de/always_23/block_1/case_1/block_11 -0.715346 -2.409464 0.718935 -1.215652 -4.754729 0.436571 0.968464 0.687426 2.669689 -1.374834 -1.684693 -2.681651 -2.205511 0.209640 2.905522 3.237481 0.163338 0.773360 1.335171 -1.384089
wb_dma_rf/inst_u22 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.311406 -1.150268 2.975529 -0.848686 2.444174 0.434839 -1.767076 1.255420 -1.091295 2.137094 1.273697 -1.318943 -1.473095 0.351830 2.306443 1.642081 -4.006746 -1.733665 3.520651 -1.827953
wb_dma_rf/inst_u20 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_de/assign_86_de_ack -2.027083 -3.775515 -1.797534 -0.481949 -3.289042 -0.306048 0.328997 0.458645 3.962566 -0.154935 -0.343063 -0.454869 -0.316698 0.959000 2.357256 3.104148 1.138712 2.448398 1.363206 0.975632
wb_dma_rf/inst_u28 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_rf/inst_u29 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_ch_sel/always_1/stmt_1 -2.027083 -3.775515 -1.797534 -0.481949 -3.289042 -0.306048 0.328997 0.458645 3.962566 -0.154935 -0.343063 -0.454869 -0.316698 0.959000 2.357256 3.104148 1.138712 2.448398 1.363206 0.975632
wb_dma_de/always_6/if_1/if_1/cond/expr_1 -2.365157 -1.742618 -3.303380 -0.216163 1.271110 0.398731 -0.354447 2.676512 -1.314263 -2.556653 -0.550786 -3.001084 0.544057 -3.097957 1.102920 -0.361520 0.892644 -0.458231 -1.305993 -1.775606
wb_dma_ch_sel/assign_142_req_p0/expr_1 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma_rf/inst_check_wb_dma_rf -1.794414 1.602914 1.889807 -0.605926 -0.373806 0.609111 -1.718762 -0.001529 0.216752 -0.683107 1.925674 -2.304484 0.825872 0.208278 0.624271 -3.538579 2.758662 -0.167677 3.451172 0.071542
wb_dma_rf/reg_wb_rf_dout 0.430458 1.482294 -0.490993 -1.461952 3.957428 0.152924 -2.910202 -1.120431 -1.551999 -1.597221 3.367011 0.870329 -0.836668 -2.487696 -2.415441 -1.899787 0.921012 -0.528347 2.727423 0.048460
wb_dma/input_dma_req_i -2.027083 -3.775515 -1.797534 -0.481949 -3.289042 -0.306048 0.328997 0.458645 3.962566 -0.154935 -0.343063 -0.454869 -0.316698 0.959000 2.357256 3.104148 1.138712 2.448398 1.363206 0.975632
wb_dma_de/input_am0 -1.007048 -1.439799 -0.023257 -1.828866 2.132346 0.937930 -1.782987 1.748047 -1.274595 2.304433 2.186707 -2.392817 -3.081009 0.351835 -1.329644 0.286728 -1.002016 -1.696133 0.221470 -2.614755
wb_dma_ch_sel/reg_next_start -0.837639 -0.071064 -2.024865 -0.673273 0.219943 0.823890 -1.616450 4.685184 2.664381 -0.787522 1.712956 0.140811 3.007912 -1.570005 2.275674 3.088250 -0.362208 -1.181745 0.042469 -0.535697
wb_dma_ch_sel/input_ch4_csr 1.713213 -0.201769 1.687307 2.422675 -0.677824 0.934644 0.429064 2.068558 -1.697390 -0.598981 -1.140767 1.605923 -1.293732 1.047437 2.546353 3.662734 -1.478192 0.798901 -1.544133 0.329979
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 -1.579382 -2.589769 1.711723 -0.129792 2.088570 0.529313 1.641836 1.978100 0.639986 -2.319233 -0.772450 -0.745811 -0.359704 0.039836 2.185487 -0.810540 -1.157358 1.233206 2.732047 -2.363193
wb_dma_ch_sel/assign_107_valid -0.129776 -1.873371 0.921044 0.402279 1.744623 0.578632 -1.315508 2.368877 -0.500924 -0.104820 0.590882 -0.247923 0.363268 0.483708 3.875633 3.141663 -2.317492 0.175598 2.272939 -0.744743
wb_dma/wire_next_ch -0.378940 -0.733370 0.311520 0.268960 -0.518058 0.613850 0.283819 2.738656 2.521857 -1.027464 -0.648287 1.225227 2.379650 -0.418490 3.489904 2.933863 -0.114461 1.719109 -1.018438 -0.443864
wb_dma_rf/wire_ch2_txsz -2.088790 -2.380140 -0.253549 -0.082852 -1.702523 0.830276 1.728311 1.917906 1.449488 -3.285531 -1.409638 -1.311824 -1.034517 -0.454608 2.105715 1.177205 1.597911 1.805162 0.304420 -1.657885
wb_dma_ch_rf/wire_ch_am0 -1.007048 -1.439799 -0.023257 -1.828866 2.132346 0.937930 -1.782987 1.748047 -1.274595 2.304433 2.186707 -2.392817 -3.081009 0.351835 -1.329644 0.286728 -1.002016 -1.696133 0.221470 -2.614755
wb_dma_ch_rf/wire_ch_am1 -1.722104 0.913668 1.376657 -1.854869 1.084963 -0.255860 -0.989541 -1.232500 1.207515 -0.267512 0.894226 -1.627688 0.823098 -0.802982 0.127448 -4.475811 1.081741 1.334963 2.774074 -0.665542
wb_dma/wire_ch6_csr 1.713213 -0.201769 1.687307 2.422675 -0.677824 0.934644 0.429064 2.068558 -1.697390 -0.598981 -1.140767 1.605923 -1.293732 1.047437 2.546353 3.662734 -1.478192 0.798901 -1.544133 0.329979
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_de/input_csr 2.515112 -1.515358 3.373404 -0.746151 -0.013530 2.797379 -0.944419 4.005506 1.942350 3.502929 1.789127 1.427641 -4.266678 -1.327142 0.133230 2.686908 1.104806 -0.606289 -3.531432 -3.510085
wb_dma_de/reg_read -0.538108 -0.406810 0.886107 0.586775 1.268884 1.128564 0.894006 3.976813 1.359907 -2.277829 -0.635057 0.624635 2.060260 -1.786545 3.006044 0.410186 0.090421 0.577810 -0.521280 -1.964196
wb_dma/input_wb1_cyc_i -1.127615 -0.395351 -0.952358 -0.808883 1.265870 0.423127 0.747520 0.013435 0.469220 -1.068853 -1.436979 -0.982017 -2.359275 -2.014992 -1.253957 -3.597064 -0.248267 1.035329 0.146829 -2.722315
wb_dma_ch_rf/wire_ch_adr0_we 0.137770 -1.946899 1.419241 -1.505440 2.034978 0.056629 -2.509947 -2.235419 -0.538968 3.171098 1.813236 -0.047629 -3.331647 2.983764 0.023548 1.154212 -2.918251 1.490506 2.172139 -0.285219
wb_dma_ch_sel/assign_140_req_p0 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma_rf/wire_ch3_txsz -1.745906 -2.908306 1.456777 -0.495114 0.019155 0.674482 1.362686 1.529645 2.479087 -1.726215 -0.334487 -0.022130 -0.729397 0.880933 2.452529 0.908601 0.222639 2.179390 2.533949 -1.685238
wb_dma_rf/input_wb_rf_din 0.064313 -0.206179 -2.121172 0.361539 -3.566796 1.093660 -3.116728 1.269627 1.903586 3.144384 3.802904 -0.478250 -1.829924 0.682009 1.082505 3.992402 3.810306 -4.673453 3.833645 0.582777
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 0.137770 -1.946899 1.419241 -1.505440 2.034978 0.056629 -2.509947 -2.235419 -0.538968 3.171098 1.813236 -0.047629 -3.331647 2.983764 0.023548 1.154212 -2.918251 1.490506 2.172139 -0.285219
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -0.851537 -0.041191 0.342320 -0.199529 -1.008590 -0.547233 0.671109 0.434004 -1.296588 -0.914994 0.656593 -2.756959 -0.458241 0.362971 -0.620243 -0.780571 0.292738 -2.981696 4.510083 0.145845
wb_dma_pri_enc_sub/reg_pri_out_d1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_rf/always_19/if_1/block_1 -2.067446 -0.071089 -2.320594 -0.997597 2.677231 0.069192 -2.131946 1.368881 -1.155217 -0.702810 0.909332 -2.143269 1.067705 -1.701939 1.161240 -0.758892 -0.634002 -0.187040 0.477883 -1.088864
wb_dma_ch_rf/always_2 -1.781688 -5.058044 -0.351534 0.152136 2.171476 -0.069747 3.168860 0.484344 1.639789 -1.006684 -0.098069 2.762142 -1.072165 1.333520 -1.094736 0.943387 1.509905 2.827648 1.283174 -0.887470
wb_dma_ch_rf/always_1 -2.260185 -1.437236 -2.824394 -2.135930 0.848014 -0.911862 -3.505882 -0.320997 -0.242574 0.953773 1.135398 -2.885213 0.682584 0.565096 2.696906 2.894452 -2.681753 0.739428 2.645508 0.381094
wb_dma_de/input_mast0_drdy -3.422161 0.843183 0.482454 -1.730060 -0.120785 0.669968 0.427015 2.678020 1.581566 -0.781900 -0.643598 -2.818941 1.833813 5.071573 -0.246932 2.676701 -2.988123 -0.074017 -2.791096 -2.165792
wb_dma_ch_rf/always_6 1.784323 -3.416475 0.320507 1.712561 -0.815744 0.058845 3.453101 2.086102 2.312653 0.822746 -0.251980 3.649133 -1.812567 2.469541 -2.942093 1.774433 -1.396323 -0.927159 -0.515005 0.948067
wb_dma_ch_rf/always_5 -2.932255 -0.831217 0.108129 -1.594285 -0.612482 0.037635 0.645774 -1.759749 0.327100 -1.063131 0.211906 -2.520404 -2.175561 1.055892 -0.842385 -2.275819 1.637612 1.751665 1.373331 -1.313787
wb_dma_ch_rf/always_4 -3.640008 -0.951751 -2.624961 -2.351028 0.434759 -0.325486 -0.655341 -2.714404 0.810137 -0.117126 1.757881 -2.165194 -3.332275 0.728653 -1.859659 -2.437547 1.153532 1.498883 2.432077 -0.841208
wb_dma_ch_rf/always_9 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_ch_rf/always_8 -1.362637 -1.649916 -1.769370 0.043357 5.458794 -1.397889 -1.385567 -0.899746 -0.973878 1.620663 -0.024239 -1.043005 3.474256 -0.325500 1.000059 -3.290190 -2.985332 -0.287272 1.115146 0.219054
assert_wb_dma_rf/input_wb_rf_dout -1.794414 1.602914 1.889807 -0.605926 -0.373806 0.609111 -1.718762 -0.001529 0.216752 -0.683107 1.925674 -2.304484 0.825872 0.208278 0.624271 -3.538579 2.758662 -0.167677 3.451172 0.071542
wb_dma/wire_wb1_addr_o 1.278243 -1.072215 1.784254 -0.037016 0.287287 0.237546 1.513627 0.244838 -1.737969 0.309795 -1.068612 -2.013397 -4.360767 -1.455757 -0.924940 -1.783978 -1.492848 -2.113473 1.149541 -2.534957
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.311406 -1.150268 2.975529 -0.848686 2.444174 0.434839 -1.767076 1.255420 -1.091295 2.137094 1.273697 -1.318943 -1.473095 0.351830 2.306443 1.642081 -4.006746 -1.733665 3.520651 -1.827953
wb_dma_wb_slv/always_5/stmt_1/expr_1 0.543260 0.244156 1.495614 -1.200787 -1.240757 0.004908 -1.728669 1.412015 -0.098773 1.641425 2.144853 -2.867964 -0.310642 -0.249799 1.482086 1.759718 -0.659165 -4.196717 5.222537 -0.408369
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 1.752652 -0.023693 6.540019 2.331927 -2.762159 0.679964 1.100856 -0.859129 1.420257 3.019579 -0.217236 1.207394 0.073448 3.701525 1.576920 -0.451925 1.831578 1.020189 -0.779016 1.190331
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 1.199364 2.626930 3.597410 -1.889232 -1.448676 0.276340 -0.337195 2.688767 2.599258 2.317335 2.188736 -1.354495 0.990107 -0.314899 0.166992 -0.549694 -0.780945 -4.407749 4.170987 -1.291304
wb_dma_ch_sel/inst_check_wb_dma_ch_sel -1.579382 -2.589769 1.711723 -0.129792 2.088570 0.529313 1.641836 1.978100 0.639986 -2.319233 -0.772450 -0.745811 -0.359704 0.039836 2.185487 -0.810540 -1.157358 1.233206 2.732047 -2.363193
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.359103 -1.668130 3.050908 -0.410010 -0.058337 0.656496 0.612833 -1.557661 1.972539 -1.238601 -0.831156 0.551834 -2.092768 3.101204 2.418773 -0.552872 -0.938965 4.468635 2.098005 -0.952115
wb_dma_wb_slv/reg_slv_dout 0.985497 -0.372539 0.009504 -0.550675 -4.685877 0.844233 -2.244052 0.673637 2.967254 4.147818 3.692601 -0.655881 -2.307780 0.850527 0.375617 4.440607 3.251701 -4.583128 3.995925 0.410933
wb_dma_ch_pri_enc/always_2 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_pri_enc/always_4 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma/inst_u3 2.650729 -0.026410 3.268059 1.469427 -2.509819 0.376985 2.247650 -0.897930 2.235285 0.806790 -0.235699 2.681360 0.500877 1.669650 -1.316403 -0.437811 1.843325 -1.187371 0.495248 1.140148
wb_dma_wb_slv/always_1/stmt_1 2.863714 1.603500 1.999903 -0.108084 -2.381733 1.752189 -3.758310 2.134254 4.541494 5.637301 4.837466 1.783926 -1.722549 -1.580302 0.104514 -1.587556 3.129477 -2.985213 1.758492 0.543954
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.818024 -0.001586 2.800536 0.717313 -0.936030 -0.074610 0.670807 1.106719 -2.080071 0.333229 0.002418 -2.055357 -1.438838 0.027048 0.902493 0.821693 -1.727872 -3.957650 4.120458 -0.503390
wb_dma_rf/wire_ch0_am0 -1.007048 -1.439799 -0.023257 -1.828866 2.132346 0.937930 -1.782987 1.748047 -1.274595 2.304433 2.186707 -2.392817 -3.081009 0.351835 -1.329644 0.286728 -1.002016 -1.696133 0.221470 -2.614755
wb_dma_rf/wire_ch0_am1 -1.722104 0.913668 1.376657 -1.854869 1.084963 -0.255860 -0.989541 -1.232500 1.207515 -0.267512 0.894226 -1.627688 0.823098 -0.802982 0.127448 -4.475811 1.081741 1.334963 2.774074 -0.665542
wb_dma_wb_mast/wire_mast_drdy -2.738569 1.683924 3.324852 -1.296762 -1.471560 1.731487 1.903386 3.923108 1.089489 -2.255933 -0.330279 -2.386648 -0.504066 5.811717 -0.724096 3.805737 -2.208423 0.109059 -2.500542 -2.398957
wb_dma_wb_if/wire_mast_pt_out -1.694842 -0.576317 -0.787125 -2.794271 -0.312833 -0.946568 1.440972 -0.140377 2.231711 -0.975204 -0.166513 -2.386555 0.947789 -1.671410 -1.285070 -1.803741 0.689688 -1.427577 1.780895 -1.348522
wb_dma_ch_sel/assign_95_valid/expr_1 0.282035 1.801119 2.127899 2.242611 0.495681 1.349331 -3.058122 4.774793 -2.283661 0.768124 1.818970 -0.980763 1.943583 3.685835 4.025187 4.558169 -3.071474 -1.797494 0.310261 1.752418
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 1.412081 -0.514345 4.265133 2.669700 -1.874999 0.339941 2.541702 0.546363 -1.385357 -1.896037 -1.266555 0.240390 -1.571974 2.136887 2.260861 0.762656 -0.416051 -0.921972 4.439802 0.505628
wb_dma/constraint_slv0_din -2.562646 -0.848344 -1.284550 -2.729928 0.988996 -0.632857 -1.857795 0.970276 2.674779 2.199648 3.389741 -1.650559 2.899105 0.247493 -0.688488 0.217638 0.554045 -1.359242 3.137321 -0.415300
wb_dma_de/always_4/if_1/if_1 -0.506221 0.056048 1.429964 0.243295 2.918565 1.001948 -0.338085 3.912205 1.264236 -1.053595 0.820191 0.801090 2.683264 -1.165513 3.016022 -0.250409 -0.867057 -0.141349 1.323069 -1.734404
wb_dma_rf/always_2 0.740694 0.591916 0.934583 -2.722456 1.789956 0.036158 -1.273455 0.782701 3.477931 2.286770 2.458969 3.620816 2.503571 -1.398209 1.406278 4.121634 -0.420143 1.043355 1.574001 -1.726917
wb_dma_rf/inst_u24 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_rf/always_1 0.430458 1.482294 -0.490993 -1.461952 3.957428 0.152924 -2.910202 -1.120431 -1.551999 -1.597221 3.367011 0.870329 -0.836668 -2.487696 -2.415441 -1.899787 0.921012 -0.528347 2.727423 0.048460
wb_dma_ch_sel/always_38 0.091428 0.526768 -1.026069 0.678984 -0.401804 0.405934 -0.444446 4.588658 0.987491 -1.215797 1.084516 0.131714 3.351413 -1.379611 2.149572 2.817253 -0.229199 -2.617089 1.191661 0.304948
wb_dma_ch_sel/always_39 0.423444 -1.483891 3.464736 1.141606 2.423824 1.007300 1.249346 3.391365 -1.659695 -1.800666 -0.459791 -0.980948 -0.694872 -0.408905 2.820291 -0.082358 -2.216215 -1.366847 3.250189 -2.480271
wb_dma_ch_sel/always_37 2.290238 -2.434048 1.539806 3.333021 2.746414 0.650859 -0.614032 -0.289414 2.114496 1.997264 -0.890492 4.952106 0.896717 2.169806 3.560850 -0.018513 -2.905041 3.133064 -1.557145 1.708030
wb_dma_rf/inst_u23 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 2.037470 -0.366460 2.874153 3.294159 3.798969 3.566360 -1.207216 4.070029 -2.476313 -0.763358 1.049009 1.954860 -2.296317 -0.003160 0.717604 -2.023697 0.104407 -0.466228 -4.120498 -2.196017
wb_dma_ch_sel/assign_10_pri3 -1.579382 -2.589769 1.711723 -0.129792 2.088570 0.529313 1.641836 1.978100 0.639986 -2.319233 -0.772450 -0.745811 -0.359704 0.039836 2.185487 -0.810540 -1.157358 1.233206 2.732047 -2.363193
wb_dma_rf/inst_u21 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_rf/wire_ch3_adr0 0.132678 -2.622744 1.860366 -1.721260 1.833570 -0.797241 1.367260 -3.030418 0.854243 1.337312 -0.933745 -0.008830 -2.502116 1.470138 -1.512742 -1.956737 -2.925732 1.572598 1.675641 -1.605297
wb_dma_ch_rf/input_dma_busy -1.362637 -1.649916 -1.769370 0.043357 5.458794 -1.397889 -1.385567 -0.899746 -0.973878 1.620663 -0.024239 -1.043005 3.474256 -0.325500 1.000059 -3.290190 -2.985332 -0.287272 1.115146 0.219054
wb_dma_ch_sel/assign_134_req_p0 1.386835 0.252456 3.196618 3.378844 0.016209 -0.054125 1.032616 0.522455 -3.073534 -2.128921 -1.118796 0.322553 0.494069 1.813547 3.694676 0.957036 -1.828930 -0.980433 4.691845 1.439205
wb_dma/wire_wb0m_data_o -0.509809 -1.419370 -0.177463 -0.958213 1.821343 -0.642878 0.073865 -0.850813 -0.058449 2.575170 1.047304 -3.118312 -3.044398 -0.753922 -3.785407 -5.470998 -0.363650 -3.746365 2.382761 -1.499812
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.311406 -1.150268 2.975529 -0.848686 2.444174 0.434839 -1.767076 1.255420 -1.091295 2.137094 1.273697 -1.318943 -1.473095 0.351830 2.306443 1.642081 -4.006746 -1.733665 3.520651 -1.827953
wb_dma_ch_rf/always_6/if_1 1.784323 -3.416475 0.320507 1.712561 -0.815744 0.058845 3.453101 2.086102 2.312653 0.822746 -0.251980 3.649133 -1.812567 2.469541 -2.942093 1.774433 -1.396323 -0.927159 -0.515005 0.948067
wb_dma 1.577405 1.090721 -0.365659 1.489448 -0.794343 -0.080980 -0.336798 -0.087712 -1.318439 0.409765 -0.472096 1.228015 0.824248 0.182460 0.200706 1.723566 -0.236424 -0.399796 -2.116350 1.568730
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 0.053216 -0.075821 1.577614 2.308900 2.025811 1.226728 1.463382 3.049222 -0.393070 -2.875495 -0.948652 1.493332 1.454333 -0.688185 2.072097 -1.472640 0.177362 0.650735 -0.569838 -1.015036
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 -2.067446 -0.071089 -2.320594 -0.997597 2.677231 0.069192 -2.131946 1.368881 -1.155217 -0.702810 0.909332 -2.143269 1.067705 -1.701939 1.161240 -0.758892 -0.634002 -0.187040 0.477883 -1.088864
assert_wb_dma_rf/input_wb_rf_adr -1.794414 1.602914 1.889807 -0.605926 -0.373806 0.609111 -1.718762 -0.001529 0.216752 -0.683107 1.925674 -2.304484 0.825872 0.208278 0.624271 -3.538579 2.758662 -0.167677 3.451172 0.071542
wb_dma_ch_rf/always_22/if_1 -1.007048 -1.439799 -0.023257 -1.828866 2.132346 0.937930 -1.782987 1.748047 -1.274595 2.304433 2.186707 -2.392817 -3.081009 0.351835 -1.329644 0.286728 -1.002016 -1.696133 0.221470 -2.614755
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_arb/wire_gnt 3.005557 -1.213316 4.935387 2.765365 -1.527801 0.529868 3.838169 0.107314 0.480037 -0.933223 -2.428852 3.201013 -1.806002 1.571680 1.572623 0.661589 -0.795920 0.909991 1.157721 -0.106522
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -1.735991 -1.635322 -2.804117 -2.172900 0.416207 -0.360546 -0.158136 2.260738 2.042495 0.268292 1.901279 -1.234343 0.405131 -1.036883 -1.863550 0.862447 -0.082886 -2.051021 1.716756 -1.018408
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 0.423444 -1.483891 3.464736 1.141606 2.423824 1.007300 1.249346 3.391365 -1.659695 -1.800666 -0.459791 -0.980948 -0.694872 -0.408905 2.820291 -0.082358 -2.216215 -1.366847 3.250189 -2.480271
wb_dma_rf/always_1/case_1/cond 0.430458 1.482294 -0.490993 -1.461952 3.957428 0.152924 -2.910202 -1.120431 -1.551999 -1.597221 3.367011 0.870329 -0.836668 -2.487696 -2.415441 -1.899787 0.921012 -0.528347 2.727423 0.048460
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_wb_slv/assign_4/expr_1 -0.190367 -1.816329 0.893788 -3.218440 0.577565 -1.637428 1.539888 -1.895794 0.768807 1.675684 0.701523 -3.583036 -1.708322 -0.402233 -4.095642 -3.312166 -0.339284 -4.152443 2.183401 -0.950745
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond -2.088790 -2.380140 -0.253549 -0.082852 -1.702523 0.830276 1.728311 1.917906 1.449488 -3.285531 -1.409638 -1.311824 -1.034517 -0.454608 2.105715 1.177205 1.597911 1.805162 0.304420 -1.657885
wb_dma_de/always_3/if_1/stmt_1 -0.851537 -0.041191 0.342320 -0.199529 -1.008590 -0.547233 0.671109 0.434004 -1.296588 -0.914994 0.656593 -2.756959 -0.458241 0.362971 -0.620243 -0.780571 0.292738 -2.981696 4.510083 0.145845
wb_dma_ch_sel/assign_104_valid -0.129776 -1.873371 0.921044 0.402279 1.744623 0.578632 -1.315508 2.368877 -0.500924 -0.104820 0.590882 -0.247923 0.363268 0.483708 3.875633 3.141663 -2.317492 0.175598 2.272939 -0.744743
wb_dma_ch_rf/always_9/stmt_1 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_wb_if/input_mast_adr 0.601867 -0.545827 1.300750 0.184979 -1.178772 -0.276004 1.632093 0.340896 -2.492681 -0.507096 -0.489065 -2.905163 -3.225275 -0.391209 -1.187780 -0.918275 -0.712473 -3.393909 3.418339 -1.096317
assert_wb_dma_ch_arb/input_req 1.024936 -0.333475 3.316481 0.342733 2.697346 1.004987 -0.135474 3.004923 -2.130054 -0.242484 0.606126 -1.636195 -1.109058 -1.057271 1.852638 -0.508380 -2.400657 -2.762655 3.088160 -2.644775
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.359103 -1.668130 3.050908 -0.410010 -0.058337 0.656496 0.612833 -1.557661 1.972539 -1.238601 -0.831156 0.551834 -2.092768 3.101204 2.418773 -0.552872 -0.938965 4.468635 2.098005 -0.952115
wb_dma_wb_if/input_wbm_data_i 0.985497 -0.372539 0.009504 -0.550675 -4.685877 0.844233 -2.244052 0.673637 2.967254 4.147818 3.692601 -0.655881 -2.307780 0.850527 0.375617 4.440607 3.251701 -4.583128 3.995925 0.410933
wb_dma_de/wire_tsz_cnt_is_0_d 0.053216 -0.075821 1.577614 2.308900 2.025811 1.226728 1.463382 3.049222 -0.393070 -2.875495 -0.948652 1.493332 1.454333 -0.688185 2.072097 -1.472640 0.177362 0.650735 -0.569838 -1.015036
wb_dma/wire_dma_err 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_ch_sel_checker/input_ch_sel_r -1.746702 -1.202326 0.184889 -1.837224 -1.859403 0.537440 -0.473540 -0.026740 3.485853 0.381172 1.408960 -0.431534 -1.304858 0.856136 0.443219 0.609258 2.221099 1.265118 1.951550 -0.762866
wb_dma_ch_sel/assign_119_valid -0.129776 -1.873371 0.921044 0.402279 1.744623 0.578632 -1.315508 2.368877 -0.500924 -0.104820 0.590882 -0.247923 0.363268 0.483708 3.875633 3.141663 -2.317492 0.175598 2.272939 -0.744743
wb_dma_inc30r/input_in -0.428934 -3.343025 1.604244 0.313693 0.217024 -0.000660 1.177846 -2.754690 0.586042 0.635530 0.465913 1.086518 -5.409799 4.122534 -2.088265 -1.637845 -0.457829 1.603648 4.238975 0.587098
wb_dma_ch_pri_enc/inst_u15 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_pri_enc/inst_u14 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_pri_enc/inst_u17 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_de/wire_dma_err 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_ch_pri_enc/inst_u11 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_pri_enc/inst_u10 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_pri_enc/inst_u13 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_pri_enc/inst_u12 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_pri_enc/inst_u19 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_pri_enc/inst_u18 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_sel/assign_110_valid -0.129776 -1.873371 0.921044 0.402279 1.744623 0.578632 -1.315508 2.368877 -0.500924 -0.104820 0.590882 -0.247923 0.363268 0.483708 3.875633 3.141663 -2.317492 0.175598 2.272939 -0.744743
wb_dma_rf/inst_u30 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 -2.892502 -1.658855 -0.899724 -0.778399 -2.784956 -0.040303 -1.249952 0.493675 3.593109 -0.293518 1.688020 -1.204308 0.992628 3.068341 2.123520 2.124357 1.249512 1.431966 3.526313 1.903598
wb_dma/wire_pointer3 -2.077504 -3.810057 -0.409266 -1.864624 0.493932 -0.289358 1.309644 -0.581323 3.195218 0.024870 -0.346140 1.104627 -0.979263 1.040572 0.554940 1.925617 0.142551 3.819929 0.781608 -1.272810
wb_dma_ch_pri_enc/wire_pri6_out -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_rf/assign_6_csr_we 0.512027 0.059888 1.951520 -1.858192 2.058973 -0.021229 -1.822597 -0.723332 2.808859 2.925755 1.049046 2.415144 2.637973 -0.557250 3.633606 2.942440 -0.634133 2.292948 0.861454 -1.241783
wb_dma_de/assign_82_rd_ack -0.538108 -0.406810 0.886107 0.586775 1.268884 1.128564 0.894006 3.976813 1.359907 -2.277829 -0.635057 0.624635 2.060260 -1.786545 3.006044 0.410186 0.090421 0.577810 -0.521280 -1.964196
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 -2.077504 -3.810057 -0.409266 -1.864624 0.493932 -0.289358 1.309644 -0.581323 3.195218 0.024870 -0.346140 1.104627 -0.979263 1.040572 0.554940 1.925617 0.142551 3.819929 0.781608 -1.272810
wb_dma_ch_sel/assign_96_valid -0.477374 1.574536 2.963656 -0.391079 0.811654 -0.583445 -0.142655 4.201359 -0.951362 4.194315 1.872766 0.699331 0.618330 3.188274 1.876939 6.935112 -2.267103 -0.242508 1.644705 0.786291
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_de/reg_next_ch -0.378940 -0.733370 0.311520 0.268960 -0.518058 0.613850 0.283819 2.738656 2.521857 -1.027464 -0.648287 1.225227 2.379650 -0.418490 3.489904 2.933863 -0.114461 1.719109 -1.018438 -0.443864
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 -2.077504 -3.810057 -0.409266 -1.864624 0.493932 -0.289358 1.309644 -0.581323 3.195218 0.024870 -0.346140 1.104627 -0.979263 1.040572 0.554940 1.925617 0.142551 3.819929 0.781608 -1.272810
wb_dma_ch_rf/assign_24_ch_txsz_dewe -1.077609 -1.238080 -1.503527 -0.020604 -0.451357 0.883255 -0.423893 3.280066 -0.489543 -2.217891 -0.548838 -2.700510 0.174005 -3.520106 3.116986 1.401843 1.393019 -1.419028 0.362889 -2.088341
assert_wb_dma_ch_arb 1.024936 -0.333475 3.316481 0.342733 2.697346 1.004987 -0.135474 3.004923 -2.130054 -0.242484 0.606126 -1.636195 -1.109058 -1.057271 1.852638 -0.508380 -2.400657 -2.762655 3.088160 -2.644775
wb_dma/wire_csr 1.888849 0.651020 1.034950 -0.147772 1.448799 1.500721 -1.535802 3.667075 -1.240314 2.121612 -0.235274 0.901045 -3.414955 -3.419242 3.007453 3.490007 -1.927247 0.878752 -3.972838 -3.255452
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_wb_if/input_mast_din -0.928343 -2.313432 -0.785636 -0.392037 -1.086494 1.337844 0.802289 2.904397 -0.213530 -1.026175 -0.077182 -2.465813 -2.916978 -2.413929 -0.598705 0.199452 2.554317 -1.228785 -1.957083 -2.757567
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -0.259306 -1.614617 0.813785 -2.009033 -0.147574 -0.527363 -1.169063 -0.883113 1.301650 2.121660 1.155042 -1.358382 -1.145640 1.203110 0.796357 1.645959 -1.907422 -0.385565 3.606640 -0.447107
wb_dma_ch_rf/reg_sw_pointer_r 0.511807 2.561753 3.200844 0.677400 -2.053725 0.249376 -0.428259 2.540701 1.267473 -0.789839 -0.735171 0.775500 3.936203 -1.079038 5.310061 2.244362 0.383248 2.488529 -0.052929 0.653635
wb_dma_ch_sel/assign_142_req_p0 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.818024 -0.001586 2.800536 0.717313 -0.936030 -0.074610 0.670807 1.106719 -2.080071 0.333229 0.002418 -2.055357 -1.438838 0.027048 0.902493 0.821693 -1.727872 -3.957650 4.120458 -0.503390
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 -1.579382 -2.589769 1.711723 -0.129792 2.088570 0.529313 1.641836 1.978100 0.639986 -2.319233 -0.772450 -0.745811 -0.359704 0.039836 2.185487 -0.810540 -1.157358 1.233206 2.732047 -2.363193
wb_dma_rf 1.461755 1.309216 1.591991 3.116490 0.037106 0.536264 -1.826283 0.360446 -2.275301 1.361596 1.371147 1.745326 0.430608 2.676178 2.010456 1.617440 -0.728721 -0.007767 -0.045759 2.797488
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -1.137521 -0.207948 -0.041330 -0.852602 5.001390 0.135924 -1.626430 -0.112632 -2.449205 -0.277351 0.992256 -0.648013 -1.352031 -0.471353 -0.912961 -3.020650 -1.977052 1.764994 -0.153937 -1.083107
wb_dma_de/reg_chunk_cnt -0.506221 0.056048 1.429964 0.243295 2.918565 1.001948 -0.338085 3.912205 1.264236 -1.053595 0.820191 0.801090 2.683264 -1.165513 3.016022 -0.250409 -0.867057 -0.141349 1.323069 -1.734404
wb_dma_de/always_23/block_1/case_1/block_4/if_1 2.037470 -0.366460 2.874153 3.294159 3.798969 3.566360 -1.207216 4.070029 -2.476313 -0.763358 1.049009 1.954860 -2.296317 -0.003160 0.717604 -2.023697 0.104407 -0.466228 -4.120498 -2.196017
wb_dma_de/always_23/block_1/case_1/block_3/if_1 2.805141 0.509236 3.286579 3.638852 3.286938 2.810391 0.198616 4.320613 -3.621006 -1.027450 0.876977 2.551279 -1.840020 -1.037295 0.298823 -1.600714 0.681452 -1.720015 -2.610164 -1.802171
wb_dma/input_wb0m_data_i 0.985497 -0.372539 0.009504 -0.550675 -4.685877 0.844233 -2.244052 0.673637 2.967254 4.147818 3.692601 -0.655881 -2.307780 0.850527 0.375617 4.440607 3.251701 -4.583128 3.995925 0.410933
wb_dma_de/always_15/stmt_1 -1.018791 -1.935576 -0.396271 1.070066 0.736728 0.950888 0.568475 3.245404 -1.396917 -3.078837 -1.206914 -1.111740 -0.074960 -1.426808 3.337164 2.196397 -0.168664 0.549624 -0.075825 -1.681594
wb_dma/wire_ch7_csr 1.713213 -0.201769 1.687307 2.422675 -0.677824 0.934644 0.429064 2.068558 -1.697390 -0.598981 -1.140767 1.605923 -1.293732 1.047437 2.546353 3.662734 -1.478192 0.798901 -1.544133 0.329979
wb_dma/input_wb0_ack_i -1.457814 -2.798820 0.895267 -1.313459 -3.324773 1.066969 2.191180 2.385790 3.406286 -0.730622 -0.743471 -0.226650 -0.581394 2.112881 0.026969 5.039940 1.894384 1.829049 -2.842556 -1.669372
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.818024 -0.001586 2.800536 0.717313 -0.936030 -0.074610 0.670807 1.106719 -2.080071 0.333229 0.002418 -2.055357 -1.438838 0.027048 0.902493 0.821693 -1.727872 -3.957650 4.120458 -0.503390
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 1.818024 -0.001586 2.800536 0.717313 -0.936030 -0.074610 0.670807 1.106719 -2.080071 0.333229 0.002418 -2.055357 -1.438838 0.027048 0.902493 0.821693 -1.727872 -3.957650 4.120458 -0.503390
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.818024 -0.001586 2.800536 0.717313 -0.936030 -0.074610 0.670807 1.106719 -2.080071 0.333229 0.002418 -2.055357 -1.438838 0.027048 0.902493 0.821693 -1.727872 -3.957650 4.120458 -0.503390
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 0.779810 0.364604 2.115736 -0.850365 1.092778 1.304524 -1.723620 3.071042 -0.413887 0.862079 1.880978 -2.276902 -1.036201 -2.312693 1.883475 0.008628 -0.329985 -3.617813 2.886041 -2.682886
wb_dma_ch_sel/assign_125_de_start 0.091428 0.526768 -1.026069 0.678984 -0.401804 0.405934 -0.444446 4.588658 0.987491 -1.215797 1.084516 0.131714 3.351413 -1.379611 2.149572 2.817253 -0.229199 -2.617089 1.191661 0.304948
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 -2.077504 -3.810057 -0.409266 -1.864624 0.493932 -0.289358 1.309644 -0.581323 3.195218 0.024870 -0.346140 1.104627 -0.979263 1.040572 0.554940 1.925617 0.142551 3.819929 0.781608 -1.272810
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 -2.218281 -2.087456 -1.203842 -0.730559 -4.862341 0.307707 -0.407147 1.303165 3.702664 -1.374786 0.040416 -2.532272 -0.045924 0.928354 2.935634 2.746738 1.665456 0.787243 2.100161 0.714967
wb_dma_ch_sel/input_dma_busy -1.579382 -2.589769 1.711723 -0.129792 2.088570 0.529313 1.641836 1.978100 0.639986 -2.319233 -0.772450 -0.745811 -0.359704 0.039836 2.185487 -0.810540 -1.157358 1.233206 2.732047 -2.363193
wb_dma_inc30r 0.607502 -1.878303 2.163596 0.339114 1.446485 0.187718 1.943711 -0.871139 -2.459339 0.968542 -0.890922 -0.914650 -5.681105 1.744971 -2.902507 -2.993876 -2.178916 -0.538459 0.929649 -1.613581
wb_dma_ch_sel/always_45/case_1 -1.110417 -0.696373 0.473416 1.462993 -0.399268 -0.405717 2.395615 0.745474 -0.985282 -2.408156 0.362525 -0.808438 0.509365 1.272014 -1.385417 -2.141392 1.685566 -2.276648 4.486429 1.062697
wb_dma_ch_sel/assign_117_valid -0.129776 -1.873371 0.921044 0.402279 1.744623 0.578632 -1.315508 2.368877 -0.500924 -0.104820 0.590882 -0.247923 0.363268 0.483708 3.875633 3.141663 -2.317492 0.175598 2.272939 -0.744743
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 -2.218281 -2.087456 -1.203842 -0.730559 -4.862341 0.307707 -0.407147 1.303165 3.702664 -1.374786 0.040416 -2.532272 -0.045924 0.928354 2.935634 2.746738 1.665456 0.787243 2.100161 0.714967
wb_dma/wire_ch3_adr0 0.132678 -2.622744 1.860366 -1.721260 1.833570 -0.797241 1.367260 -3.030418 0.854243 1.337312 -0.933745 -0.008830 -2.502116 1.470138 -1.512742 -1.956737 -2.925732 1.572598 1.675641 -1.605297
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -0.851537 -0.041191 0.342320 -0.199529 -1.008590 -0.547233 0.671109 0.434004 -1.296588 -0.914994 0.656593 -2.756959 -0.458241 0.362971 -0.620243 -0.780571 0.292738 -2.981696 4.510083 0.145845
wb_dma_de/always_6/if_1/if_1/cond -0.637169 -0.740854 -1.970609 0.669007 1.384004 0.401433 -0.442663 3.331159 -3.144798 -2.496227 -1.156297 -3.605819 0.621381 -3.667784 2.079844 0.263211 -1.093315 -2.274033 -0.770661 -1.757962
wb_dma/wire_mast1_pt_out -1.694842 -0.576317 -0.787125 -2.794271 -0.312833 -0.946568 1.440972 -0.140377 2.231711 -0.975204 -0.166513 -2.386555 0.947789 -1.671410 -1.285070 -1.803741 0.689688 -1.427577 1.780895 -1.348522
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.311406 -1.150268 2.975529 -0.848686 2.444174 0.434839 -1.767076 1.255420 -1.091295 2.137094 1.273697 -1.318943 -1.473095 0.351830 2.306443 1.642081 -4.006746 -1.733665 3.520651 -1.827953
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -0.259306 -1.614617 0.813785 -2.009033 -0.147574 -0.527363 -1.169063 -0.883113 1.301650 2.121660 1.155042 -1.358382 -1.145640 1.203110 0.796357 1.645959 -1.907422 -0.385565 3.606640 -0.447107
wb_dma_ch_sel/always_48 3.005557 -1.213316 4.935387 2.765365 -1.527801 0.529868 3.838169 0.107314 0.480037 -0.933223 -2.428852 3.201013 -1.806002 1.571680 1.572623 0.661589 -0.795920 0.909991 1.157721 -0.106522
wb_dma_ch_sel/always_43 -1.469504 -0.081759 -0.458852 2.590748 0.796155 1.397012 0.610356 3.811440 0.314588 -3.466091 0.069239 0.729759 2.209876 0.077035 1.874047 -1.084328 1.743376 0.397259 -0.654900 0.336545
wb_dma_ch_sel/always_42 1.888849 0.651020 1.034950 -0.147772 1.448799 1.500721 -1.535802 3.667075 -1.240314 2.121612 -0.235274 0.901045 -3.414955 -3.419242 3.007453 3.490007 -1.927247 0.878752 -3.972838 -3.255452
wb_dma_ch_sel/always_40 -1.781688 -5.058044 -0.351534 0.152136 2.171476 -0.069747 3.168860 0.484344 1.639789 -1.006684 -0.098069 2.762142 -1.072165 1.333520 -1.094736 0.943387 1.509905 2.827648 1.283174 -0.887470
wb_dma_ch_sel/always_46 -1.007048 -1.439799 -0.023257 -1.828866 2.132346 0.937930 -1.782987 1.748047 -1.274595 2.304433 2.186707 -2.392817 -3.081009 0.351835 -1.329644 0.286728 -1.002016 -1.696133 0.221470 -2.614755
wb_dma_ch_sel/always_45 -1.110417 -0.696373 0.473416 1.462993 -0.399268 -0.405717 2.395615 0.745474 -0.985282 -2.408156 0.362525 -0.808438 0.509365 1.272014 -1.385417 -2.141392 1.685566 -2.276648 4.486429 1.062697
wb_dma_ch_sel/always_44 0.388208 -2.062535 0.898550 -0.943308 -0.508640 -0.415656 -1.499875 -3.650114 1.503620 1.723384 1.214326 0.513934 -3.361240 2.559203 0.176166 0.776004 -1.326308 1.357000 4.359627 0.974500
wb_dma_ch_sel/assign_152_req_p0/expr_1 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma_ch_rf/input_ndnr -0.211570 -2.866669 2.139512 2.700854 -0.179385 1.336340 3.076809 2.579581 -1.572499 -4.045176 -2.115098 0.041301 -1.991284 0.511172 2.290893 0.898390 0.537129 0.999412 0.694150 -1.350795
wb_dma_de/always_4/if_1/stmt_1 -1.375739 -1.782865 0.434534 0.805906 2.494328 1.028579 -0.574731 3.697150 -0.642688 -2.249125 0.389442 -0.491316 1.073565 -0.520795 4.134577 1.719525 -0.898138 0.429775 2.248617 -1.510716
wb_dma_wb_if/wire_wb_addr_o 0.601867 -0.545827 1.300750 0.184979 -1.178772 -0.276004 1.632093 0.340896 -2.492681 -0.507096 -0.489065 -2.905163 -3.225275 -0.391209 -1.187780 -0.918275 -0.712473 -3.393909 3.418339 -1.096317
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -0.851537 -0.041191 0.342320 -0.199529 -1.008590 -0.547233 0.671109 0.434004 -1.296588 -0.914994 0.656593 -2.756959 -0.458241 0.362971 -0.620243 -0.780571 0.292738 -2.981696 4.510083 0.145845
wb_dma_ch_sel/assign_111_valid -0.129776 -1.873371 0.921044 0.402279 1.744623 0.578632 -1.315508 2.368877 -0.500924 -0.104820 0.590882 -0.247923 0.363268 0.483708 3.875633 3.141663 -2.317492 0.175598 2.272939 -0.744743
wb_dma_wb_slv/assign_2_pt_sel 1.806450 0.271995 0.439098 0.261441 -0.855264 0.243921 2.279977 2.260668 1.982136 0.956009 -3.131534 -2.717855 -1.807336 -5.361960 -0.769656 -4.854071 -0.258125 -4.359735 -3.068765 -3.187420
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 -0.404755 -1.049252 -0.550829 1.126503 -1.981794 0.223482 -0.503927 2.462808 -0.529270 -1.724034 -0.165524 -1.692247 1.223220 -0.502814 3.740074 3.403219 0.257771 -1.155473 2.211104 0.725488
wb_dma_ch_sel/assign_144_req_p0 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma_de/input_pointer -1.781688 -5.058044 -0.351534 0.152136 2.171476 -0.069747 3.168860 0.484344 1.639789 -1.006684 -0.098069 2.762142 -1.072165 1.333520 -1.094736 0.943387 1.509905 2.827648 1.283174 -0.887470
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond -0.715346 -2.409464 0.718935 -1.215652 -4.754729 0.436571 0.968464 0.687426 2.669689 -1.374834 -1.684693 -2.681651 -2.205511 0.209640 2.905522 3.237481 0.163338 0.773360 1.335171 -1.384089
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 -2.783091 -3.215886 -1.299606 -1.516718 -1.755176 -0.697103 -0.680167 -0.043687 3.872599 1.303200 1.375347 -0.023519 0.710924 2.611303 1.711006 3.552820 0.916893 2.808751 2.622475 1.561174
wb_dma_ch_rf/input_wb_rf_adr -0.468414 -0.691462 0.047413 1.111777 -4.277782 1.133663 -0.656086 5.353304 -0.996556 5.610765 1.512003 -1.160993 0.004628 1.311621 1.167618 -3.691450 0.106637 0.528181 0.298140 -0.214494
wb_dma_ch_sel/input_pointer0 -1.472160 -3.423977 1.702574 1.642294 0.805171 0.903874 2.977175 1.296961 0.869020 -2.956017 -0.612639 1.422165 -1.454149 1.892403 0.759048 -0.840075 1.498700 2.109340 2.381401 -0.816648
wb_dma_ch_sel/input_pointer1 -1.745906 -2.908306 1.456777 -0.495114 0.019155 0.674482 1.362686 1.529645 2.479087 -1.726215 -0.334487 -0.022130 -0.729397 0.880933 2.452529 0.908601 0.222639 2.179390 2.533949 -1.685238
wb_dma_ch_sel/input_pointer2 -1.746702 -1.202326 0.184889 -1.837224 -1.859403 0.537440 -0.473540 -0.026740 3.485853 0.381172 1.408960 -0.431534 -1.304858 0.856136 0.443219 0.609258 2.221099 1.265118 1.951550 -0.762866
wb_dma_ch_sel/input_pointer3 -2.077504 -3.810057 -0.409266 -1.864624 0.493932 -0.289358 1.309644 -0.581323 3.195218 0.024870 -0.346140 1.104627 -0.979263 1.040572 0.554940 1.925617 0.142551 3.819929 0.781608 -1.272810
wb_dma_de/reg_chunk_0 -0.506221 0.056048 1.429964 0.243295 2.918565 1.001948 -0.338085 3.912205 1.264236 -1.053595 0.820191 0.801090 2.683264 -1.165513 3.016022 -0.250409 -0.867057 -0.141349 1.323069 -1.734404
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 -1.579382 -2.589769 1.711723 -0.129792 2.088570 0.529313 1.641836 1.978100 0.639986 -2.319233 -0.772450 -0.745811 -0.359704 0.039836 2.185487 -0.810540 -1.157358 1.233206 2.732047 -2.363193
wb_dma_ch_sel/assign_151_req_p0/expr_1 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma_ch_sel/assign_138_req_p0/expr_1 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma_ch_sel/reg_am0 -1.007048 -1.439799 -0.023257 -1.828866 2.132346 0.937930 -1.782987 1.748047 -1.274595 2.304433 2.186707 -2.392817 -3.081009 0.351835 -1.329644 0.286728 -1.002016 -1.696133 0.221470 -2.614755
wb_dma/assign_2_dma_req -2.027083 -3.775515 -1.797534 -0.481949 -3.289042 -0.306048 0.328997 0.458645 3.962566 -0.154935 -0.343063 -0.454869 -0.316698 0.959000 2.357256 3.104148 1.138712 2.448398 1.363206 0.975632
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 -0.546056 -0.203013 3.770780 0.877302 1.018028 0.902333 1.904287 -0.346137 2.464148 -1.611659 -0.451286 2.373075 -0.324130 2.447510 0.814890 -3.563298 0.273614 3.011628 1.743182 -0.629751
wb_dma_ch_rf/wire_ch_csr 3.394688 -0.786303 1.369636 2.446440 1.626008 -0.266312 -0.046731 1.190783 -1.845616 2.578565 -0.456449 2.229110 0.173725 0.950915 0.920162 2.635708 -3.788955 -1.816752 -1.218240 1.143558
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -0.689465 -2.116984 0.181235 -0.995313 -1.300432 0.019150 -0.471424 -0.830833 -0.508796 2.079845 1.247454 -2.195991 -6.652380 0.846982 -1.381295 -0.384832 -0.003820 -0.201683 3.311372 -0.494962
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_sel/assign_118_valid -0.129776 -1.873371 0.921044 0.402279 1.744623 0.578632 -1.315508 2.368877 -0.500924 -0.104820 0.590882 -0.247923 0.363268 0.483708 3.875633 3.141663 -2.317492 0.175598 2.272939 -0.744743
wb_dma_ch_rf/input_de_adr1_we -0.851537 -0.041191 0.342320 -0.199529 -1.008590 -0.547233 0.671109 0.434004 -1.296588 -0.914994 0.656593 -2.756959 -0.458241 0.362971 -0.620243 -0.780571 0.292738 -2.981696 4.510083 0.145845
wb_dma_wb_mast/input_mast_din -0.928343 -2.313432 -0.785636 -0.392037 -1.086494 1.337844 0.802289 2.904397 -0.213530 -1.026175 -0.077182 -2.465813 -2.916978 -2.413929 -0.598705 0.199452 2.554317 -1.228785 -1.957083 -2.757567
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 1.872384 -4.142333 4.983366 3.201572 -3.004342 -0.258253 0.388745 -2.562418 -1.204320 3.597119 -1.128717 -1.498247 0.044070 2.341170 2.525700 0.102745 2.496296 0.247447 0.280961 2.119287
wb_dma_de/always_2/if_1/stmt_1 0.388208 -2.062535 0.898550 -0.943308 -0.508640 -0.415656 -1.499875 -3.650114 1.503620 1.723384 1.214326 0.513934 -3.361240 2.559203 0.176166 0.776004 -1.326308 1.357000 4.359627 0.974500
wb_dma_de/assign_65_done/expr_1 -0.538108 -0.406810 0.886107 0.586775 1.268884 1.128564 0.894006 3.976813 1.359907 -2.277829 -0.635057 0.624635 2.060260 -1.786545 3.006044 0.410186 0.090421 0.577810 -0.521280 -1.964196
wb_dma_ch_sel/reg_de_start_r 0.174548 0.557925 1.037385 1.320681 -0.851343 0.759392 -0.373569 3.832278 0.376570 -1.337285 0.234745 -0.179339 2.763704 -0.286084 3.834497 2.772875 -0.110163 -1.213282 1.113633 0.262808
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_rf/input_dma_rest -2.200534 -4.130573 -1.788537 -1.685736 0.808811 -0.750663 1.523416 -0.108559 2.529811 1.558864 -0.225006 0.070349 -2.445647 0.306116 -1.781642 0.219011 -0.312066 2.290444 -0.216542 -1.148773
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 -1.781688 -5.058044 -0.351534 0.152136 2.171476 -0.069747 3.168860 0.484344 1.639789 -1.006684 -0.098069 2.762142 -1.072165 1.333520 -1.094736 0.943387 1.509905 2.827648 1.283174 -0.887470
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 -1.359103 -1.668130 3.050908 -0.410010 -0.058337 0.656496 0.612833 -1.557661 1.972539 -1.238601 -0.831156 0.551834 -2.092768 3.101204 2.418773 -0.552872 -0.938965 4.468635 2.098005 -0.952115
wb_dma_de/wire_de_csr -1.963287 -3.747474 -0.878332 -0.552976 -0.931569 0.130054 1.951021 0.691146 2.071276 -1.457972 -1.722047 -0.102823 -1.735325 0.130621 1.268589 1.959250 0.403892 3.270786 -0.723044 -1.388281
wb_dma_ch_sel/reg_ndnr -0.211570 -2.866669 2.139512 2.700854 -0.179385 1.336340 3.076809 2.579581 -1.572499 -4.045176 -2.115098 0.041301 -1.991284 0.511172 2.290893 0.898390 0.537129 0.999412 0.694150 -1.350795
wb_dma_ch_rf/assign_26_ch_adr1_dewe -0.851537 -0.041191 0.342320 -0.199529 -1.008590 -0.547233 0.671109 0.434004 -1.296588 -0.914994 0.656593 -2.756959 -0.458241 0.362971 -0.620243 -0.780571 0.292738 -2.981696 4.510083 0.145845
wb_dma_ch_sel/reg_txsz -1.469504 -0.081759 -0.458852 2.590748 0.796155 1.397012 0.610356 3.811440 0.314588 -3.466091 0.069239 0.729759 2.209876 0.077035 1.874047 -1.084328 1.743376 0.397259 -0.654900 0.336545
wb_dma_rf/always_1/case_1/stmt_10 -2.180929 0.330233 1.085809 -0.011882 -0.768560 1.366238 -1.372383 0.661928 -0.540338 -0.855275 2.117530 -2.889605 -1.133353 1.149869 -0.225621 -2.485880 3.308290 -1.143689 2.540277 -0.567333
wb_dma_ch_pri_enc/inst_u28 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_pri_enc/inst_u29 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma/wire_de_adr1 -0.870564 -1.608699 0.508911 0.819197 1.491699 0.256802 2.080453 0.389898 -0.587769 -1.643944 -0.160078 0.020846 -1.342377 0.276682 -1.672454 -3.004140 1.034704 -0.237072 1.525354 -0.802896
wb_dma_ch_arb/always_2/block_1/case_1 3.005557 -1.213316 4.935387 2.765365 -1.527801 0.529868 3.838169 0.107314 0.480037 -0.933223 -2.428852 3.201013 -1.806002 1.571680 1.572623 0.661589 -0.795920 0.909991 1.157721 -0.106522
wb_dma_de/always_18/stmt_1/expr_1 -2.697129 -2.017690 -1.120163 -0.534373 -2.387297 -0.752869 2.067019 0.906866 -1.754126 -1.685180 0.058586 -4.077668 -1.950713 2.386482 -2.279109 1.757904 0.670676 -2.502247 3.206713 0.158757
wb_dma_ch_arb/always_1/if_1 3.005557 -1.213316 4.935387 2.765365 -1.527801 0.529868 3.838169 0.107314 0.480037 -0.933223 -2.428852 3.201013 -1.806002 1.571680 1.572623 0.661589 -0.795920 0.909991 1.157721 -0.106522
wb_dma_ch_pri_enc/inst_u20 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_pri_enc/inst_u21 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_pri_enc/inst_u22 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_pri_enc/inst_u23 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_pri_enc/inst_u24 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_pri_enc/inst_u25 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_pri_enc/inst_u26 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_pri_enc/inst_u27 -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma/wire_dma_busy -2.255219 -3.532310 -2.444283 0.656236 5.105205 -1.407712 -1.344531 -1.538665 0.803352 0.848319 -0.332829 0.141075 4.720136 0.757687 2.531991 -2.324194 -2.053580 2.010995 1.032096 1.361308
wb_dma_ch_sel/reg_ack_o -2.027083 -3.775515 -1.797534 -0.481949 -3.289042 -0.306048 0.328997 0.458645 3.962566 -0.154935 -0.343063 -0.454869 -0.316698 0.959000 2.357256 3.104148 1.138712 2.448398 1.363206 0.975632
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 -1.579382 -2.589769 1.711723 -0.129792 2.088570 0.529313 1.641836 1.978100 0.639986 -2.319233 -0.772450 -0.745811 -0.359704 0.039836 2.185487 -0.810540 -1.157358 1.233206 2.732047 -2.363193
wb_dma_rf/reg_csr_r 0.740694 0.591916 0.934583 -2.722456 1.789956 0.036158 -1.273455 0.782701 3.477931 2.286770 2.458969 3.620816 2.503571 -1.398209 1.406278 4.121634 -0.420143 1.043355 1.574001 -1.726917
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.311406 -1.150268 2.975529 -0.848686 2.444174 0.434839 -1.767076 1.255420 -1.091295 2.137094 1.273697 -1.318943 -1.473095 0.351830 2.306443 1.642081 -4.006746 -1.733665 3.520651 -1.827953
assert_wb_dma_ch_sel -1.579382 -2.589769 1.711723 -0.129792 2.088570 0.529313 1.641836 1.978100 0.639986 -2.319233 -0.772450 -0.745811 -0.359704 0.039836 2.185487 -0.810540 -1.157358 1.233206 2.732047 -2.363193
wb_dma_ch_rf/always_27/stmt_1/expr_1 0.537881 -0.208918 1.265713 0.842375 -1.664523 0.207737 0.595642 2.814235 1.626276 -0.922914 -0.902574 0.930224 2.976726 -0.106470 4.301266 4.300462 -0.540367 0.425856 0.431279 0.345680
wb_dma_ch_sel/inst_ch2 -1.746702 -1.202326 0.184889 -1.837224 -1.859403 0.537440 -0.473540 -0.026740 3.485853 0.381172 1.408960 -0.431534 -1.304858 0.856136 0.443219 0.609258 2.221099 1.265118 1.951550 -0.762866
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond -1.579382 -2.589769 1.711723 -0.129792 2.088570 0.529313 1.641836 1.978100 0.639986 -2.319233 -0.772450 -0.745811 -0.359704 0.039836 2.185487 -0.810540 -1.157358 1.233206 2.732047 -2.363193
wb_dma_ch_sel/assign_122_valid -0.129776 -1.873371 0.921044 0.402279 1.744623 0.578632 -1.315508 2.368877 -0.500924 -0.104820 0.590882 -0.247923 0.363268 0.483708 3.875633 3.141663 -2.317492 0.175598 2.272939 -0.744743
wb_dma_rf/wire_dma_abort 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_de/assign_67_dma_done_all/expr_1 -1.018791 -1.935576 -0.396271 1.070066 0.736728 0.950888 0.568475 3.245404 -1.396917 -3.078837 -1.206914 -1.111740 -0.074960 -1.426808 3.337164 2.196397 -0.168664 0.549624 -0.075825 -1.681594
wb_dma_de/always_4/if_1/cond -0.506221 0.056048 1.429964 0.243295 2.918565 1.001948 -0.338085 3.912205 1.264236 -1.053595 0.820191 0.801090 2.683264 -1.165513 3.016022 -0.250409 -0.867057 -0.141349 1.323069 -1.734404
wb_dma_de/always_3/if_1/if_1/stmt_1 0.784220 -1.422760 1.678510 1.490171 0.923325 0.754170 2.577785 1.275914 -1.960815 -1.108987 -0.760795 -0.706185 -3.882220 -1.017676 -1.645661 -2.963182 0.464081 -1.928130 0.875442 -1.996590
wb_dma_wb_slv/always_3/stmt_1/expr_1 1.752652 -0.023693 6.540019 2.331927 -2.762159 0.679964 1.100856 -0.859129 1.420257 3.019579 -0.217236 1.207394 0.073448 3.701525 1.576920 -0.451925 1.831578 1.020189 -0.779016 1.190331
assert_wb_dma_ch_arb/input_advance 1.024936 -0.333475 3.316481 0.342733 2.697346 1.004987 -0.135474 3.004923 -2.130054 -0.242484 0.606126 -1.636195 -1.109058 -1.057271 1.852638 -0.508380 -2.400657 -2.762655 3.088160 -2.644775
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -0.259306 -1.614617 0.813785 -2.009033 -0.147574 -0.527363 -1.169063 -0.883113 1.301650 2.121660 1.155042 -1.358382 -1.145640 1.203110 0.796357 1.645959 -1.907422 -0.385565 3.606640 -0.447107
wb_dma_ch_rf/reg_ch_tot_sz_r -1.917201 -2.196634 -3.368279 3.534316 2.709009 0.575535 -0.572457 2.881680 -3.567817 -3.944906 -0.436115 -1.468076 1.919807 -1.137961 2.030365 -1.334020 0.526612 -0.261654 -0.462705 1.285436
wb_dma_ch_rf/wire_ch_adr0 0.137770 -1.946899 1.419241 -1.505440 2.034978 0.056629 -2.509947 -2.235419 -0.538968 3.171098 1.813236 -0.047629 -3.331647 2.983764 0.023548 1.154212 -2.918251 1.490506 2.172139 -0.285219
wb_dma_ch_rf/wire_ch_adr1 -1.419819 -0.041312 0.973374 1.918602 -0.642896 0.820825 0.791613 0.926003 -1.253417 -2.439475 1.851436 -0.852438 -0.219413 1.735848 -1.239532 -2.782884 3.848453 -2.253885 4.583656 1.108059
wb_dma/wire_ch0_adr0 0.031303 -2.394807 1.115205 -2.109794 -0.780226 0.669365 -2.711690 -0.408763 0.787236 4.232556 2.422776 -1.649618 -4.955616 1.825346 0.488261 2.979478 -1.111006 -0.313666 2.287150 -1.307984
wb_dma/wire_ch0_adr1 -0.851537 -0.041191 0.342320 -0.199529 -1.008590 -0.547233 0.671109 0.434004 -1.296588 -0.914994 0.656593 -2.756959 -0.458241 0.362971 -0.620243 -0.780571 0.292738 -2.981696 4.510083 0.145845
wb_dma_ch_pri_enc/wire_pri24_out -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma/input_dma_rest_i -2.200534 -4.130573 -1.788537 -1.685736 0.808811 -0.750663 1.523416 -0.108559 2.529811 1.558864 -0.225006 0.070349 -2.445647 0.306116 -1.781642 0.219011 -0.312066 2.290444 -0.216542 -1.148773
wb_dma_inc30r/assign_1_out -1.007048 -1.439799 -0.023257 -1.828866 2.132346 0.937930 -1.782987 1.748047 -1.274595 2.304433 2.186707 -2.392817 -3.081009 0.351835 -1.329644 0.286728 -1.002016 -1.696133 0.221470 -2.614755
wb_dma_ch_sel/assign_133_req_p0 1.386835 0.252456 3.196618 3.378844 0.016209 -0.054125 1.032616 0.522455 -3.073534 -2.128921 -1.118796 0.322553 0.494069 1.813547 3.694676 0.957036 -1.828930 -0.980433 4.691845 1.439205
wb_dma_ch_rf/always_23 -1.110417 -0.696373 0.473416 1.462993 -0.399268 -0.405717 2.395615 0.745474 -0.985282 -2.408156 0.362525 -0.808438 0.509365 1.272014 -1.385417 -2.141392 1.685566 -2.276648 4.486429 1.062697
wb_dma_inc30r/reg_out_r -0.525569 -0.122645 -0.979436 2.446688 1.712956 0.552513 -0.827210 1.070825 -3.728813 -0.829497 0.984516 -1.233707 -6.432516 -0.707276 -0.989048 -4.196124 -0.096496 -0.233682 2.981572 1.088414
wb_dma/wire_pointer2 -1.746702 -1.202326 0.184889 -1.837224 -1.859403 0.537440 -0.473540 -0.026740 3.485853 0.381172 1.408960 -0.431534 -1.304858 0.856136 0.443219 0.609258 2.221099 1.265118 1.951550 -0.762866
wb_dma_ch_rf/always_20 0.137770 -1.946899 1.419241 -1.505440 2.034978 0.056629 -2.509947 -2.235419 -0.538968 3.171098 1.813236 -0.047629 -3.331647 2.983764 0.023548 1.154212 -2.918251 1.490506 2.172139 -0.285219
wb_dma/wire_pointer0 -1.472160 -3.423977 1.702574 1.642294 0.805171 0.903874 2.977175 1.296961 0.869020 -2.956017 -0.612639 1.422165 -1.454149 1.892403 0.759048 -0.840075 1.498700 2.109340 2.381401 -0.816648
wb_dma/wire_pointer1 -1.745906 -2.908306 1.456777 -0.495114 0.019155 0.674482 1.362686 1.529645 2.479087 -1.726215 -0.334487 -0.022130 -0.729397 0.880933 2.452529 0.908601 0.222639 2.179390 2.533949 -1.685238
wb_dma/wire_mast0_err 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_ch_rf/always_26 0.511807 2.561753 3.200844 0.677400 -2.053725 0.249376 -0.428259 2.540701 1.267473 -0.789839 -0.735171 0.775500 3.936203 -1.079038 5.310061 2.244362 0.383248 2.488529 -0.052929 0.653635
wb_dma_de/always_23/block_1/case_1/block_5 0.294008 -1.973314 1.729966 0.254028 4.919136 2.632243 -0.964175 1.947798 -0.667773 -1.196749 0.949681 2.632529 0.511579 0.834321 -0.224402 0.737452 0.251508 2.386731 -4.891345 -2.707611
wb_dma_ch_sel/assign_144_req_p0/expr_1 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma_ch_rf/wire_ch_am0_we -1.007048 -1.439799 -0.023257 -1.828866 2.132346 0.937930 -1.782987 1.748047 -1.274595 2.304433 2.186707 -2.392817 -3.081009 0.351835 -1.329644 0.286728 -1.002016 -1.696133 0.221470 -2.614755
wb_dma_ch_rf/always_25 -1.722104 0.913668 1.376657 -1.854869 1.084963 -0.255860 -0.989541 -1.232500 1.207515 -0.267512 0.894226 -1.627688 0.823098 -0.802982 0.127448 -4.475811 1.081741 1.334963 2.774074 -0.665542
wb_dma/wire_dma_rest -2.200534 -4.130573 -1.788537 -1.685736 0.808811 -0.750663 1.523416 -0.108559 2.529811 1.558864 -0.225006 0.070349 -2.445647 0.306116 -1.781642 0.219011 -0.312066 2.290444 -0.216542 -1.148773
wb_dma_wb_mast/input_mast_adr 0.601867 -0.545827 1.300750 0.184979 -1.178772 -0.276004 1.632093 0.340896 -2.492681 -0.507096 -0.489065 -2.905163 -3.225275 -0.391209 -1.187780 -0.918275 -0.712473 -3.393909 3.418339 -1.096317
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.359103 -1.668130 3.050908 -0.410010 -0.058337 0.656496 0.612833 -1.557661 1.972539 -1.238601 -0.831156 0.551834 -2.092768 3.101204 2.418773 -0.552872 -0.938965 4.468635 2.098005 -0.952115
wb_dma_ch_sel/always_44/case_1 0.388208 -2.062535 0.898550 -0.943308 -0.508640 -0.415656 -1.499875 -3.650114 1.503620 1.723384 1.214326 0.513934 -3.361240 2.559203 0.176166 0.776004 -1.326308 1.357000 4.359627 0.974500
wb_dma/wire_ch0_am0 -1.007048 -1.439799 -0.023257 -1.828866 2.132346 0.937930 -1.782987 1.748047 -1.274595 2.304433 2.186707 -2.392817 -3.081009 0.351835 -1.329644 0.286728 -1.002016 -1.696133 0.221470 -2.614755
wb_dma_ch_rf/always_19/if_1 -2.067446 -0.071089 -2.320594 -0.997597 2.677231 0.069192 -2.131946 1.368881 -1.155217 -0.702810 0.909332 -2.143269 1.067705 -1.701939 1.161240 -0.758892 -0.634002 -0.187040 0.477883 -1.088864
wb_dma_ch_rf/always_20/if_1/block_1/if_1 0.137770 -1.946899 1.419241 -1.505440 2.034978 0.056629 -2.509947 -2.235419 -0.538968 3.171098 1.813236 -0.047629 -3.331647 2.983764 0.023548 1.154212 -2.918251 1.490506 2.172139 -0.285219
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 -1.411452 1.354992 4.032582 -1.538435 3.630670 0.955937 1.141011 3.269233 -3.106368 1.321102 3.256294 3.039504 0.410839 2.685823 -1.618052 5.891355 3.504323 0.749703 -0.034180 -2.345546
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -3.060367 -3.375517 -1.582369 -1.185280 -1.518967 -0.341082 1.717344 0.828885 -0.111296 -0.749961 0.114125 -3.242412 -2.737078 2.753977 -2.671051 1.981154 0.384710 -0.850963 1.130535 -0.536957
wb_dma_de/always_3/if_1 0.321704 -0.844979 1.278604 1.641639 -0.716308 0.087709 2.817169 1.039334 -2.122217 -1.679558 -0.341858 -1.342993 -2.382293 -0.022114 -1.925163 -2.322723 1.172650 -3.145652 3.109018 -0.427230
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_rf/assign_16_ch_adr1_we -1.110417 -0.696373 0.473416 1.462993 -0.399268 -0.405717 2.395615 0.745474 -0.985282 -2.408156 0.362525 -0.808438 0.509365 1.272014 -1.385417 -2.141392 1.685566 -2.276648 4.486429 1.062697
wb_dma_wb_if/wire_wbm_data_o -0.509809 -1.419370 -0.177463 -0.958213 1.821343 -0.642878 0.073865 -0.850813 -0.058449 2.575170 1.047304 -3.118312 -3.044398 -0.753922 -3.785407 -5.470998 -0.363650 -3.746365 2.382761 -1.499812
wb_dma_ch_pri_enc/wire_pri_out_tmp -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_sel/always_2/stmt_1/expr_1 0.423444 -1.483891 3.464736 1.141606 2.423824 1.007300 1.249346 3.391365 -1.659695 -1.800666 -0.459791 -0.980948 -0.694872 -0.408905 2.820291 -0.082358 -2.216215 -1.366847 3.250189 -2.480271
wb_dma_ch_sel/always_48/case_1/stmt_1 2.950148 -3.296280 3.394064 2.925631 -1.711018 0.101519 3.529030 -0.686946 -1.319346 -1.234698 -3.122357 1.901446 -3.292892 0.631318 2.267391 1.998961 -1.094428 0.947353 1.704157 -0.070118
wb_dma_ch_sel/always_48/case_1/stmt_2 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
assert_wb_dma_ch_arb/input_grant0 1.024936 -0.333475 3.316481 0.342733 2.697346 1.004987 -0.135474 3.004923 -2.130054 -0.242484 0.606126 -1.636195 -1.109058 -1.057271 1.852638 -0.508380 -2.400657 -2.762655 3.088160 -2.644775
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_pri_enc/wire_pri18_out -1.465402 -0.961250 1.502511 -0.966963 1.096131 0.743299 1.228567 2.008802 3.881096 -1.179087 0.142309 1.134081 1.303421 -0.276483 1.484669 -1.255127 0.614428 1.919962 1.052307 -1.979717
wb_dma_ch_sel/assign_156_req_p0 0.512450 -0.789587 1.749215 0.932314 0.221766 0.262810 -0.773079 2.313415 -1.053629 -0.219678 0.759878 -0.624978 0.887839 0.973979 3.505373 3.294654 -1.797037 -1.629819 3.838832 0.224695
wb_dma_ch_rf/reg_ch_err 0.963691 -0.900260 4.143621 0.159510 0.190617 0.871949 1.087666 2.177553 2.698061 0.317701 0.179183 1.647298 0.294163 1.210091 2.635762 1.208701 -1.316854 0.469619 2.358665 -1.294716
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 -1.579382 -2.589769 1.711723 -0.129792 2.088570 0.529313 1.641836 1.978100 0.639986 -2.319233 -0.772450 -0.745811 -0.359704 0.039836 2.185487 -0.810540 -1.157358 1.233206 2.732047 -2.363193
wb_dma_wb_slv/input_wb_addr_i 3.250789 3.228554 2.756907 -2.168943 -2.524719 0.947068 -3.133588 1.404478 5.596158 4.852820 4.223137 1.274895 -0.308947 -1.863365 -0.331421 -1.564385 1.952009 -3.928579 1.134874 0.887730
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.143608 0.567808 0.495970 -1.625962 1.831374 0.504186 0.385945 1.582862 2.522466 -0.078357 0.824186 -0.045349 0.851362 -1.508902 -0.817724 -3.199269 0.512365 -0.058612 0.113946 -2.268405
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 -1.018791 -1.935576 -0.396271 1.070066 0.736728 0.950888 0.568475 3.245404 -1.396917 -3.078837 -1.206914 -1.111740 -0.074960 -1.426808 3.337164 2.196397 -0.168664 0.549624 -0.075825 -1.681594
