// Seed: 1175717302
module module_0 (
    input tri id_0,
    output uwire id_1,
    input wand id_2,
    input wand id_3,
    output supply1 id_4,
    input tri0 id_5,
    input tri1 id_6,
    output wor id_7,
    input tri1 id_8
    , id_16,
    input uwire id_9,
    input wand id_10,
    output tri1 id_11,
    input tri0 id_12,
    input supply1 id_13,
    input tri id_14
);
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    output tri0 id_2,
    input wand id_3,
    output supply1 id_4,
    input supply1 id_5,
    input wire id_6,
    output wor id_7,
    input tri id_8,
    output wand id_9
);
  wire id_11;
  tri  id_12;
  assign id_12 = id_8 - 1;
  module_0(
      id_5, id_4, id_8, id_5, id_2, id_5, id_5, id_7, id_1, id_0, id_0, id_4, id_5, id_0, id_3
  );
endmodule
