#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fc12fc06410 .scope module, "PC" "PC" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "PCWrite"
    .port_info 3 /INPUT 18 "PCin"
    .port_info 4 /OUTPUT 18 "PCout"
P_0x7fc12fc03830 .param/l "pc_size" 0 2 9, +C4<00000000000000000000000000010010>;
o0x10bb72008 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fc12fc065f0_0 .net "PCWrite", 0 0, o0x10bb72008;  0 drivers
o0x10bb72038 .functor BUFZ 18, C4<zzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fc12fc165b0_0 .net "PCin", 17 0, o0x10bb72038;  0 drivers
v0x7fc12fc16650_0 .var "PCout", 17 0;
o0x10bb72098 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fc12fc16700_0 .net "clk", 0 0, o0x10bb72098;  0 drivers
o0x10bb720c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fc12fc167a0_0 .net "rst", 0 0, o0x10bb720c8;  0 drivers
E_0x7fc12fc03ac0/0 .event negedge, v0x7fc12fc167a0_0;
E_0x7fc12fc03ac0/1 .event posedge, v0x7fc12fc16700_0;
E_0x7fc12fc03ac0 .event/or E_0x7fc12fc03ac0/0, E_0x7fc12fc03ac0/1;
    .scope S_0x7fc12fc06410;
T_0 ;
    %wait E_0x7fc12fc03ac0;
    %load/vec4 v0x7fc12fc167a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x7fc12fc16650_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fc12fc065f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fc12fc16650_0;
    %assign/vec4 v0x7fc12fc16650_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fc12fc165b0_0;
    %assign/vec4 v0x7fc12fc16650_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "PC.v";
