

================================================================
== Vitis HLS Report for 'Block_split7793_proc'
================================================================
* Date:           Wed Feb 24 15:49:45 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        batch
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.020 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       12|       12|  36.000 ns|  36.000 ns|   12|   12|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 14 [1/1] (1.09ns)   --->   "%D_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %D" [deform.cpp:160]   --->   Operation 14 'read' 'D_read' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (1.09ns)   --->   "%IC_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %IC" [deform.cpp:160]   --->   Operation 15 'read' 'IC_read' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (1.09ns)   --->   "%batch_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %batch" [deform.cpp:160]   --->   Operation 16 'read' 'batch_read' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 17 [5/5] (2.02ns)   --->   "%mul_ln160 = mul i32 %D_read, i32 %IC_read" [deform.cpp:160]   --->   Operation 17 'mul' 'mul_ln160' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [5/5] (2.02ns)   --->   "%mul_ln160_1 = mul i32 %D_read, i32 %batch_read" [deform.cpp:160]   --->   Operation 18 'mul' 'mul_ln160_1' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.02>
ST_3 : Operation 19 [4/5] (2.02ns)   --->   "%mul_ln160 = mul i32 %D_read, i32 %IC_read" [deform.cpp:160]   --->   Operation 19 'mul' 'mul_ln160' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [4/5] (2.02ns)   --->   "%mul_ln160_1 = mul i32 %D_read, i32 %batch_read" [deform.cpp:160]   --->   Operation 20 'mul' 'mul_ln160_1' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.02>
ST_4 : Operation 21 [3/5] (2.02ns)   --->   "%mul_ln160 = mul i32 %D_read, i32 %IC_read" [deform.cpp:160]   --->   Operation 21 'mul' 'mul_ln160' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 22 [3/5] (2.02ns)   --->   "%mul_ln160_1 = mul i32 %D_read, i32 %batch_read" [deform.cpp:160]   --->   Operation 22 'mul' 'mul_ln160_1' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.02>
ST_5 : Operation 23 [2/5] (2.02ns)   --->   "%mul_ln160 = mul i32 %D_read, i32 %IC_read" [deform.cpp:160]   --->   Operation 23 'mul' 'mul_ln160' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 24 [2/5] (2.02ns)   --->   "%mul_ln160_1 = mul i32 %D_read, i32 %batch_read" [deform.cpp:160]   --->   Operation 24 'mul' 'mul_ln160_1' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.02>
ST_6 : Operation 25 [1/5] (2.02ns)   --->   "%mul_ln160 = mul i32 %D_read, i32 %IC_read" [deform.cpp:160]   --->   Operation 25 'mul' 'mul_ln160' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 26 [1/5] (2.02ns)   --->   "%mul_ln160_1 = mul i32 %D_read, i32 %batch_read" [deform.cpp:160]   --->   Operation 26 'mul' 'mul_ln160_1' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.02>
ST_7 : Operation 27 [5/5] (2.02ns)   --->   "%mul_ln160_2 = mul i32 %mul_ln160_1, i32 %mul_ln160" [deform.cpp:160]   --->   Operation 27 'mul' 'mul_ln160_2' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.02>
ST_8 : Operation 28 [4/5] (2.02ns)   --->   "%mul_ln160_2 = mul i32 %mul_ln160_1, i32 %mul_ln160" [deform.cpp:160]   --->   Operation 28 'mul' 'mul_ln160_2' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.02>
ST_9 : Operation 29 [3/5] (2.02ns)   --->   "%mul_ln160_2 = mul i32 %mul_ln160_1, i32 %mul_ln160" [deform.cpp:160]   --->   Operation 29 'mul' 'mul_ln160_2' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.02>
ST_10 : Operation 30 [2/5] (2.02ns)   --->   "%mul_ln160_2 = mul i32 %mul_ln160_1, i32 %mul_ln160" [deform.cpp:160]   --->   Operation 30 'mul' 'mul_ln160_2' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.02>
ST_11 : Operation 31 [1/5] (2.02ns)   --->   "%mul_ln160_2 = mul i32 %mul_ln160_1, i32 %mul_ln160" [deform.cpp:160]   --->   Operation 31 'mul' 'mul_ln160_2' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln160_2, i32 31" [deform.cpp:160]   --->   Operation 32 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln160_2 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %mul_ln160_2, i32 4, i32 31" [deform.cpp:160]   --->   Operation 33 'partselect' 'trunc_ln160_2' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.20>
ST_12 : Operation 34 [1/1] (1.20ns)   --->   "%sub_ln160 = sub i32 0, i32 %mul_ln160_2" [deform.cpp:160]   --->   Operation 34 'sub' 'sub_ln160' <Predicate = (tmp)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln160_1 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %sub_ln160, i32 4, i32 31" [deform.cpp:160]   --->   Operation 35 'partselect' 'trunc_ln160_1' <Predicate = (tmp)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 1.59>
ST_13 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %batch, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %IC, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %D, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i28 %trunc_ln160_1" [deform.cpp:160]   --->   Operation 39 'zext' 'zext_ln160' <Predicate = (tmp)> <Delay = 0.00>
ST_13 : Operation 40 [1/1] (1.15ns)   --->   "%sub_ln160_1 = sub i29 0, i29 %zext_ln160" [deform.cpp:160]   --->   Operation 40 'sub' 'sub_ln160_1' <Predicate = (tmp)> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln160_1 = zext i28 %trunc_ln160_2" [deform.cpp:160]   --->   Operation 41 'zext' 'zext_ln160_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 42 [1/1] (0.43ns)   --->   "%select_ln160 = select i1 %tmp, i29 %sub_ln160_1, i29 %zext_ln160_1" [deform.cpp:160]   --->   Operation 42 'select' 'select_ln160' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln160 = ret i29 %select_ln160" [deform.cpp:160]   --->   Operation 43 'ret' 'ret_ln160' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.81ns.

 <State 1>: 1.1ns
The critical path consists of the following:
	fifo read on port 'D' (deform.cpp:160) [7]  (1.1 ns)

 <State 2>: 2.02ns
The critical path consists of the following:
	'mul' operation ('mul_ln160', deform.cpp:160) [10]  (2.02 ns)

 <State 3>: 2.02ns
The critical path consists of the following:
	'mul' operation ('mul_ln160', deform.cpp:160) [10]  (2.02 ns)

 <State 4>: 2.02ns
The critical path consists of the following:
	'mul' operation ('mul_ln160', deform.cpp:160) [10]  (2.02 ns)

 <State 5>: 2.02ns
The critical path consists of the following:
	'mul' operation ('mul_ln160', deform.cpp:160) [10]  (2.02 ns)

 <State 6>: 2.02ns
The critical path consists of the following:
	'mul' operation ('mul_ln160', deform.cpp:160) [10]  (2.02 ns)

 <State 7>: 2.02ns
The critical path consists of the following:
	'mul' operation ('mul_ln160_2', deform.cpp:160) [12]  (2.02 ns)

 <State 8>: 2.02ns
The critical path consists of the following:
	'mul' operation ('mul_ln160_2', deform.cpp:160) [12]  (2.02 ns)

 <State 9>: 2.02ns
The critical path consists of the following:
	'mul' operation ('mul_ln160_2', deform.cpp:160) [12]  (2.02 ns)

 <State 10>: 2.02ns
The critical path consists of the following:
	'mul' operation ('mul_ln160_2', deform.cpp:160) [12]  (2.02 ns)

 <State 11>: 2.02ns
The critical path consists of the following:
	'mul' operation ('mul_ln160_2', deform.cpp:160) [12]  (2.02 ns)

 <State 12>: 1.2ns
The critical path consists of the following:
	'sub' operation ('sub_ln160', deform.cpp:160) [14]  (1.2 ns)

 <State 13>: 1.59ns
The critical path consists of the following:
	'sub' operation ('sub_ln160_1', deform.cpp:160) [17]  (1.16 ns)
	'select' operation ('select_ln160', deform.cpp:160) [20]  (0.435 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
