
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.033458                       # Number of seconds simulated
sim_ticks                                 33457817358                       # Number of ticks simulated
final_tick                               604960740477                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 119254                       # Simulator instruction rate (inst/s)
host_op_rate                                   153792                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1155754                       # Simulator tick rate (ticks/s)
host_mem_usage                               16911772                       # Number of bytes of host memory used
host_seconds                                 28948.91                       # Real time elapsed on the host
sim_insts                                  3452281970                       # Number of instructions simulated
sim_ops                                    4452097113                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1769472                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1032064                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1794176                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4600832                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1465344                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1465344                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13824                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8063                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14017                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 35944                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11448                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11448                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        61211                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     52886654                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49734                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     30846722                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        42083                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     53625016                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               137511421                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        61211                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49734                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        42083                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             153029                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          43796760                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               43796760                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          43796760                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        61211                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     52886654                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49734                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     30846722                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        42083                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     53625016                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              181308181                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                80234575                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28438407                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24865041                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1801628                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14140506                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13669302                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2045118                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56568                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33522817                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158222847                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28438407                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15714420                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32569179                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8848259                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4074940                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16525369                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       715820                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77203339                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.359271                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.169654                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44634160     57.81%     57.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1615108      2.09%     59.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2950760      3.82%     63.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2765554      3.58%     67.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4556273      5.90%     73.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4747944      6.15%     79.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1127088      1.46%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          848646      1.10%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13957806     18.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77203339                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.354441                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.972003                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34579550                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3945248                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31521783                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125551                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7031197                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3096203                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5205                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     177041867                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1374                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7031197                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36033632                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1505931                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       437278                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30180207                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2015085                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172377376                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           35                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        689193                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       813907                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228892000                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784575831                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784575831                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79995789                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20346                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9941                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5387994                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26505984                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5761461                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        96477                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1771052                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163129725                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19863                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137689487                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       181970                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48955230                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134347984                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77203339                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.783465                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841672                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26853327     34.78%     34.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14424732     18.68%     53.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12437434     16.11%     69.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7679698      9.95%     79.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8048961     10.43%     89.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4724036      6.12%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2095161      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556117      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       383873      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77203339                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         541356     66.16%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175370     21.43%     87.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       101496     12.40%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107998674     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085437      0.79%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23690338     17.21%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4905117      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137689487                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.716087                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             818222                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005943                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353582499                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212105223                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133195158                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138507709                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       337269                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7575913                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          822                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          405                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1408106                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7031197                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         915367                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        58529                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163149591                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       189586                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26505984                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5761461                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9941                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30370                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          205                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          405                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       958190                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1064031                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2022221                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135113343                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22770609                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2576138                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27554524                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20418772                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4783915                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.683979                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133344231                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133195158                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81837682                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199739067                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.660072                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409723                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611586                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49538673                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1806390                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70172142                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.619041                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.318256                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32362048     46.12%     46.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14848907     21.16%     67.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8309842     11.84%     79.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2815164      4.01%     83.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2693149      3.84%     86.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1115118      1.59%     88.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2999594      4.27%     92.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       874807      1.25%     94.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4153513      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70172142                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611586                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179497                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4153513                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229168888                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333337400                       # The number of ROB writes
system.switch_cpus0.timesIdled                  29997                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3031236                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.802346                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.802346                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.246346                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.246346                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624993290                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174589864                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182464052                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                80234575                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28850935                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     23481122                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1926979                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12285690                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11371572                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2967760                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        84755                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31880999                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             157548187                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28850935                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14339332                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             33103687                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9888386                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5387140                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15582476                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       772515                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     78300266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.478221                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295778                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        45196579     57.72%     57.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1785971      2.28%     60.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2329268      2.97%     62.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3506431      4.48%     67.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3409567      4.35%     71.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2586246      3.30%     75.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1536512      1.96%     77.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2304530      2.94%     80.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15645162     19.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     78300266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.359582                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.963595                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32934851                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5278045                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         31909473                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       249688                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7928207                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4883752                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     188478250                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1296                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7928207                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34680835                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         945647                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1790509                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30372351                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2582715                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     182983928                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          735                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1116873                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       810359                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           34                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    254968404                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    852190766                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    852190766                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    158563832                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        96404572                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38786                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21909                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7297956                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16963894                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8986376                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       174211                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2922747                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         170076139                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36897                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        137003895                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       253907                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     55283359                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    168160611                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5937                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     78300266                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.749725                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896921                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     27421748     35.02%     35.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17141357     21.89%     56.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11060720     14.13%     71.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7545569      9.64%     80.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7065299      9.02%     89.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3767440      4.81%     94.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2774080      3.54%     98.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       830909      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       693144      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     78300266                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         672201     69.15%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             9      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        138441     14.24%     83.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       161374     16.60%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    114004023     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1935951      1.41%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15479      0.01%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13522144      9.87%     94.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7526298      5.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     137003895                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.707542                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             972025                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007095                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    353533988                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    225397172                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    133160250                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     137975920                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       464182                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6500387                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2159                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          815                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2280135                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          327                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7928207                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         557370                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        90138                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    170113036                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1160031                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16963894                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8986376                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21417                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         68260                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          815                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1179748                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1084594                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2264342                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    134381187                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12728274                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2622708                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20087293                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18822152                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7359019                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.674854                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             133195265                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            133160250                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85561514                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        240297896                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.659637                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356064                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     92864785                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    114134183                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     55979106                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        30960                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1958827                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     70372059                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.621868                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150851                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     27327180     38.83%     38.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20126835     28.60%     67.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7415878     10.54%     77.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4245705      6.03%     84.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3543476      5.04%     89.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1742749      2.48%     91.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1733931      2.46%     93.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       743198      1.06%     95.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3493107      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     70372059                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     92864785                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     114134183                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17169748                       # Number of memory references committed
system.switch_cpus1.commit.loads             10463507                       # Number of loads committed
system.switch_cpus1.commit.membars              15480                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16370155                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        102875769                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2328835                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3493107                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           236992241                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          348158905                       # The number of ROB writes
system.switch_cpus1.timesIdled                  29537                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1934309                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           92864785                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            114134183                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     92864785                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.863994                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.863994                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.157416                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.157416                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       604728743                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      183914925                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      174085554                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         30960                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                80234575                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        28544941                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     23417334                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1855133                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12182189                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11147258                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2906728                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        80264                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     29514973                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             156935117                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           28544941                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14053986                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             33713278                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9955825                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6782555                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14439357                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       742418                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     78081375                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.469455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.328044                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        44368097     56.82%     56.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3357308      4.30%     61.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2940701      3.77%     64.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3169197      4.06%     68.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2788302      3.57%     72.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1445343      1.85%     74.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          949683      1.22%     75.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2507813      3.21%     78.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16554931     21.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     78081375                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.355769                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.955954                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        31042334                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6398892                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         32074232                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       501401                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8064510                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4673056                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6037                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     186097183                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        47627                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8064510                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        32581041                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        3046749                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       865396                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         31005298                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2518376                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     179784856                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        12610                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1568043                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       694917                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           97                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    249585652                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    838443976                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    838443976                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    155032865                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        94552734                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        31277                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16514                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          6696845                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17762790                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9282248                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       223009                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2812784                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         169528024                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        31250                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        136262245                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       264911                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     56175924                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    171684309                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1750                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     78081375                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.745131                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.908568                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28109056     36.00%     36.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16481053     21.11%     57.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10973309     14.05%     71.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7040477      9.02%     80.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6981199      8.94%     89.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4084471      5.23%     94.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3119629      4.00%     98.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       689230      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       602951      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     78081375                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         997015     69.62%     69.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            38      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        188049     13.13%     82.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       246912     17.24%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    111995289     82.19%     82.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1858030      1.36%     83.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     83.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        14749      0.01%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14568568     10.69%     94.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7825609      5.74%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     136262245                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.698298                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1432014                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.010509                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    352302788                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    225736172                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    132447166                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     137694259                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       240532                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6455291                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          493                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          988                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2109878                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          558                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8064510                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        2329001                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       148856                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    169559279                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       282787                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17762790                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9282248                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16500                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        106850                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         6272                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          988                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1136015                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1037793                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2173808                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    133890806                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13699130                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2371437                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21298204                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18970544                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7599074                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.668742                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             132582570                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            132447166                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         86375317                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        241073170                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.650749                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.358295                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     92209212                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    112868506                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     56694342                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        29500                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1878572                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     70016865                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.612019                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.167918                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28250320     40.35%     40.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     18847970     26.92%     67.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7725307     11.03%     78.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3959974      5.66%     83.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3382709      4.83%     88.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1679104      2.40%     91.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1837268      2.62%     93.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       933668      1.33%     95.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3400545      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     70016865                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     92209212                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     112868506                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18479865                       # Number of memory references committed
system.switch_cpus2.commit.loads             11307495                       # Number of loads committed
system.switch_cpus2.commit.membars              14750                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16197438                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        101548020                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2221572                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3400545                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           236179168                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          347197810                       # The number of ROB writes
system.switch_cpus2.timesIdled                  38404                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2153200                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           92209212                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            112868506                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     92209212                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.870136                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.870136                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.149245                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.149245                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       604720598                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      181556905                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      174672676                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         29500                       # number of misc regfile writes
system.l20.replacements                         13840                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          215029                       # Total number of references to valid blocks.
system.l20.sampled_refs                         24080                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.929776                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          197.166134                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.299330                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5362.179648                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4672.354887                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019255                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000810                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.523650                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.456285                       # Average percentage of cache occupancy
system.l20.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35744                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35744                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9362                       # number of Writeback hits
system.l20.Writeback_hits::total                 9362                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35744                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35744                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35744                       # number of overall hits
system.l20.overall_hits::total                  35744                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        13824                       # number of ReadReq misses
system.l20.ReadReq_misses::total                13840                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        13824                       # number of demand (read+write) misses
system.l20.demand_misses::total                 13840                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        13824                       # number of overall misses
system.l20.overall_misses::total                13840                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2727937                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1771317273                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1774045210                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2727937                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1771317273                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1774045210                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2727937                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1771317273                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1774045210                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49568                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49584                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9362                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9362                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49568                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49584                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49568                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49584                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.278890                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.279122                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.278890                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.279122                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.278890                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.279122                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 170496.062500                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 128133.483290                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 128182.457370                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 170496.062500                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 128133.483290                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 128182.457370                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 170496.062500                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 128133.483290                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 128182.457370                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2207                       # number of writebacks
system.l20.writebacks::total                     2207                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        13824                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           13840                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        13824                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            13840                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        13824                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           13840                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2575393                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1640654831                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1643230224                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2575393                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1640654831                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1643230224                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2575393                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1640654831                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1643230224                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.278890                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.279122                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.278890                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.279122                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.278890                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.279122                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 160962.062500                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 118681.628400                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 118730.507514                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 160962.062500                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 118681.628400                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 118730.507514                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 160962.062500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 118681.628400                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 118730.507514                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8078                       # number of replacements
system.l21.tagsinuse                     10239.993291                       # Cycle average of tags in use
system.l21.total_refs                          588379                       # Total number of references to valid blocks.
system.l21.sampled_refs                         18318                       # Sample count of references to valid blocks.
system.l21.avg_refs                         32.120264                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          522.648037                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     8.472894                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3507.044831                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          6201.827529                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.051040                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000827                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.342485                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.605647                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        40275                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  40275                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           23669                       # number of Writeback hits
system.l21.Writeback_hits::total                23669                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        40275                       # number of demand (read+write) hits
system.l21.demand_hits::total                   40275                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        40275                       # number of overall hits
system.l21.overall_hits::total                  40275                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8063                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8076                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8063                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8076                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8063                       # number of overall misses
system.l21.overall_misses::total                 8076                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1494732                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1062207511                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1063702243                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1494732                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1062207511                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1063702243                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1494732                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1062207511                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1063702243                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        48338                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              48351                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        23669                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            23669                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        48338                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               48351                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        48338                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              48351                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.166805                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.167029                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.166805                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.167029                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.166805                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.167029                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 114979.384615                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 131738.498202                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 131711.520926                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 114979.384615                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 131738.498202                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 131711.520926                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 114979.384615                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 131738.498202                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 131711.520926                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5423                       # number of writebacks
system.l21.writebacks::total                     5423                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8063                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8076                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8063                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8076                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8063                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8076                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1372734                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    986027174                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    987399908                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1372734                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    986027174                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    987399908                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1372734                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    986027174                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    987399908                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.166805                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.167029                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.166805                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.167029                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.166805                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.167029                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 105594.923077                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 122290.360164                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 122263.485389                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 105594.923077                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 122290.360164                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 122263.485389                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 105594.923077                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 122290.360164                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 122263.485389                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         14028                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          772354                       # Total number of references to valid blocks.
system.l22.sampled_refs                         26316                       # Sample count of references to valid blocks.
system.l22.avg_refs                         29.349217                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           34.507989                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     7.421255                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  5674.191947                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6571.878809                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002808                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000604                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.461767                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.534821                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        74582                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  74582                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           17057                       # number of Writeback hits
system.l22.Writeback_hits::total                17057                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        74582                       # number of demand (read+write) hits
system.l22.demand_hits::total                   74582                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        74582                       # number of overall hits
system.l22.overall_hits::total                  74582                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           11                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        14017                       # number of ReadReq misses
system.l22.ReadReq_misses::total                14028                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           11                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        14017                       # number of demand (read+write) misses
system.l22.demand_misses::total                 14028                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           11                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        14017                       # number of overall misses
system.l22.overall_misses::total                14028                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1404392                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1929725563                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1931129955                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1404392                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1929725563                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1931129955                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1404392                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1929725563                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1931129955                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           11                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        88599                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              88610                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        17057                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            17057                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           11                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        88599                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               88610                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           11                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        88599                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              88610                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.158207                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.158312                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.158207                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.158312                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.158207                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.158312                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst       127672                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 137670.369052                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 137662.528871                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst       127672                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 137670.369052                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 137662.528871                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst       127672                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 137670.369052                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 137662.528871                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3818                       # number of writebacks
system.l22.writebacks::total                     3818                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        14017                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           14028                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        14017                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            14028                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        14017                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           14028                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1301762                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1797528010                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1798829772                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1301762                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1797528010                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1798829772                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1301762                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1797528010                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1798829772                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.158207                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.158312                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.158207                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.158312                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.158207                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.158312                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       118342                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 128239.138903                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 128231.378101                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst       118342                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 128239.138903                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 128231.378101                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst       118342                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 128239.138903                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 128231.378101                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.732278                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016557464                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872113.193370                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.732278                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025212                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.869763                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16525350                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16525350                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16525350                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16525350                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16525350                       # number of overall hits
system.cpu0.icache.overall_hits::total       16525350                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3623389                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3623389                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3623389                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3623389                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3623389                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3623389                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16525369                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16525369                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16525369                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16525369                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16525369                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16525369                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 190704.684211                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 190704.684211                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 190704.684211                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 190704.684211                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 190704.684211                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 190704.684211                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2756884                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2756884                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2756884                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2756884                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2756884                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2756884                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 172305.250000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 172305.250000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 172305.250000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 172305.250000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 172305.250000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 172305.250000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49568                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246455208                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49824                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4946.515896                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.662251                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.337749                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.826806                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.173194                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20672439                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20672439                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9939                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9939                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25005931                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25005931                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25005931                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25005931                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       157168                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       157168                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       157168                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        157168                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       157168                       # number of overall misses
system.cpu0.dcache.overall_misses::total       157168                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12340329329                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12340329329                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12340329329                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12340329329                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12340329329                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12340329329                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20829607                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20829607                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25163099                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25163099                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25163099                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25163099                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007545                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007545                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006246                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006246                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006246                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006246                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 78516.805768                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 78516.805768                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 78516.805768                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 78516.805768                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 78516.805768                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 78516.805768                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9362                       # number of writebacks
system.cpu0.dcache.writebacks::total             9362                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       107600                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       107600                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       107600                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       107600                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       107600                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       107600                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49568                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49568                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49568                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49568                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49568                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49568                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2032385581                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2032385581                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2032385581                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2032385581                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2032385581                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2032385581                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002380                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002380                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001970                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001970                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001970                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001970                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 41001.968629                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 41001.968629                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 41001.968629                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 41001.968629                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 41001.968629                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 41001.968629                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996998                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100635650                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2219023.487903                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996998                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15582455                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15582455                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15582455                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15582455                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15582455                       # number of overall hits
system.cpu1.icache.overall_hits::total       15582455                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           21                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           21                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           21                       # number of overall misses
system.cpu1.icache.overall_misses::total           21                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2161638                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2161638                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2161638                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2161638                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2161638                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2161638                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15582476                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15582476                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15582476                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15582476                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15582476                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15582476                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 102935.142857                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 102935.142857                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 102935.142857                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 102935.142857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 102935.142857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 102935.142857                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1507732                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1507732                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1507732                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1507732                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1507732                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1507732                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 115979.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 115979.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 115979.384615                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 115979.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 115979.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 115979.384615                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 48338                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               185467593                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 48594                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3816.676812                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.568641                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.431359                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912378                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087622                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9683833                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9683833                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6670693                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6670693                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16408                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16408                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15480                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15480                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16354526                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16354526                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16354526                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16354526                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       122628                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       122628                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3697                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3697                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       126325                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        126325                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       126325                       # number of overall misses
system.cpu1.dcache.overall_misses::total       126325                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6216177644                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6216177644                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    412975706                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    412975706                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   6629153350                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6629153350                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   6629153350                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6629153350                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9806461                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9806461                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6674390                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6674390                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15480                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15480                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16480851                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16480851                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16480851                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16480851                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012505                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012505                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000554                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000554                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007665                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007665                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007665                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007665                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 50691.340020                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 50691.340020                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 111705.627806                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 111705.627806                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 52476.970908                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 52476.970908                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 52476.970908                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 52476.970908                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1461931                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             19                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 76943.736842                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23669                       # number of writebacks
system.cpu1.dcache.writebacks::total            23669                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        74290                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        74290                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3697                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3697                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        77987                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        77987                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        77987                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        77987                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        48338                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        48338                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        48338                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        48338                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        48338                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        48338                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1400608414                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1400608414                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1400608414                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1400608414                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1400608414                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1400608414                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004929                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004929                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002933                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002933                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002933                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002933                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 28975.307501                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 28975.307501                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 28975.307501                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 28975.307501                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 28975.307501                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 28975.307501                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               550.997209                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1096609394                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1990216.686025                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    10.997209                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.017624                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.883008                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14439343                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14439343                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14439343                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14439343                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14439343                       # number of overall hits
system.cpu2.icache.overall_hits::total       14439343                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.cpu2.icache.overall_misses::total           14                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1836588                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1836588                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1836588                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1836588                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1836588                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1836588                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14439357                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14439357                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14439357                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14439357                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14439357                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14439357                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 131184.857143                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 131184.857143                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 131184.857143                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 131184.857143                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 131184.857143                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 131184.857143                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1415392                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1415392                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1415392                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1415392                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1415392                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1415392                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       128672                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       128672                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       128672                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       128672                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       128672                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       128672                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 88599                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               203573537                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 88855                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2291.075764                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.366292                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.633708                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.915493                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.084507                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10785874                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10785874                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7142707                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7142707                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        15700                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        15700                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        14750                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        14750                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17928581                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17928581                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17928581                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17928581                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       330784                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       330784                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           55                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           55                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       330839                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        330839                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       330839                       # number of overall misses
system.cpu2.dcache.overall_misses::total       330839                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  13306330677                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  13306330677                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      4091622                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      4091622                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  13310422299                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13310422299                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  13310422299                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13310422299                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11116658                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11116658                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7142762                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7142762                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        15700                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        15700                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        14750                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        14750                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18259420                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18259420                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18259420                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18259420                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.029756                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.029756                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000008                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.018119                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018119                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.018119                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.018119                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 40226.645415                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 40226.645415                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 74393.127273                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 74393.127273                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 40232.325388                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 40232.325388                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 40232.325388                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 40232.325388                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        17057                       # number of writebacks
system.cpu2.dcache.writebacks::total            17057                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       242185                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       242185                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           55                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           55                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       242240                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       242240                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       242240                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       242240                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        88599                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        88599                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        88599                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        88599                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        88599                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        88599                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2569855696                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2569855696                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2569855696                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2569855696                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2569855696                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2569855696                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007970                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007970                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004852                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004852                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004852                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004852                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 29005.470671                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 29005.470671                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 29005.470671                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 29005.470671                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 29005.470671                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 29005.470671                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
