//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-19805474
// Cuda compilation tools, release 7.5, V7.5.16
// Based on LLVM 3.4svn
//

.version 4.3
.target sm_20
.address_size 64

	// .globl	_Z22lanczos_interpolation2PKffifS0_i
// _Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f$__cuda_local_var_218510_34_non_const_lanczos_window2 has been demoted
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .func  (.param .b32 func_retval0) _Z22lanczos_interpolation2PKffifS0_i(
	.param .b64 _Z22lanczos_interpolation2PKffifS0_i_param_0,
	.param .b32 _Z22lanczos_interpolation2PKffifS0_i_param_1,
	.param .b32 _Z22lanczos_interpolation2PKffifS0_i_param_2,
	.param .b32 _Z22lanczos_interpolation2PKffifS0_i_param_3,
	.param .b64 _Z22lanczos_interpolation2PKffifS0_i_param_4,
	.param .b32 _Z22lanczos_interpolation2PKffifS0_i_param_5
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<27>;
	.reg .b32 	%r<12>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd4, [_Z22lanczos_interpolation2PKffifS0_i_param_0];
	ld.param.f32 	%f6, [_Z22lanczos_interpolation2PKffifS0_i_param_1];
	ld.param.u32 	%r6, [_Z22lanczos_interpolation2PKffifS0_i_param_2];
	ld.param.f32 	%f7, [_Z22lanczos_interpolation2PKffifS0_i_param_3];
	ld.param.u64 	%rd5, [_Z22lanczos_interpolation2PKffifS0_i_param_4];
	ld.param.u32 	%r5, [_Z22lanczos_interpolation2PKffifS0_i_param_5];
	cvt.rzi.s32.f32	%r7, %f6;
	cvt.rn.f32.s32	%f9, %r7;
	sub.f32 	%f10, %f9, %f7;
	add.f32 	%f11, %f10, 0f3F800000;
	cvt.rzi.s32.f32	%r11, %f11;
	add.f32 	%f12, %f9, %f7;
	cvt.rzi.s32.f32	%r2, %f12;
	setp.lt.s32	%p1, %r11, 0;
	add.s32 	%r8, %r6, -1;
	setp.ge.s32	%p2, %r2, %r8;
	or.pred  	%p3, %p1, %p2;
	setp.gt.s32	%p4, %r11, %r2;
	or.pred  	%p5, %p3, %p4;
	mov.f32 	%f26, 0f00000000;
	@%p5 bra 	BB0_3;

	add.f32 	%f1, %f7, %f7;
	add.s32 	%r9, %r5, -1;
	cvt.rn.f32.s32	%f2, %r9;
	mul.wide.s32 	%rd6, %r11, 4;
	add.s64 	%rd9, %rd4, %rd6;
	mov.f32 	%f26, 0f00000000;

BB0_2:
	mov.u32 	%r3, %r11;
	cvt.rn.f32.s32	%f14, %r3;
	sub.f32 	%f15, %f6, %f14;
	add.f32 	%f16, %f15, %f7;
	div.rn.f32 	%f17, %f16, %f1;
	mul.f32 	%f18, %f2, %f17;
	cvt.rzi.s32.f32	%r10, %f18;
	mul.wide.s32 	%rd7, %r10, 4;
	add.s64 	%rd8, %rd5, %rd7;
	cvt.rn.f32.s32	%f19, %r10;
	sub.f32 	%f20, %f18, %f19;
	ld.f32 	%f21, [%rd8+4];
	ld.f32 	%f22, [%rd8];
	sub.f32 	%f23, %f21, %f22;
	fma.rn.f32 	%f24, %f20, %f23, %f22;
	ld.f32 	%f25, [%rd9];
	fma.rn.f32 	%f26, %f25, %f24, %f26;
	add.s32 	%r11, %r3, 1;
	add.s64 	%rd9, %rd9, 4;
	setp.lt.s32	%p6, %r3, %r2;
	@%p6 bra 	BB0_2;

BB0_3:
	st.param.f32	[func_retval0+0], %f26;
	ret;
}

	// .globl	_Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f
.visible .entry _Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f(
	.param .u64 _Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_0,
	.param .u64 _Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_1,
	.param .u32 _Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_2,
	.param .u32 _Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_3,
	.param .u64 _Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_4,
	.param .u64 _Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_5,
	.param .u64 _Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_6,
	.param .u64 _Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_7,
	.param .u64 _Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_8,
	.param .u64 _Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_9,
	.param .u64 _Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_10,
	.param .u32 _Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_11,
	.param .u32 _Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_12,
	.param .u32 _Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_13,
	.param .u32 _Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_14,
	.param .u64 _Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_15,
	.param .u64 _Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_16,
	.param .u64 _Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_17,
	.param .f32 _Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_18
)
{
	.local .align 4 .b8 	__local_depot1[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<46>;
	.reg .f32 	%f<196>;
	.reg .b32 	%r<239>;
	.reg .f64 	%fd<8>;
	.reg .b64 	%rd<104>;
	// demoted variable
	.shared .align 4 .b8 _Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f$__cuda_local_var_218510_34_non_const_lanczos_window2[4004];

	mov.u64 	%rd103, __local_depot1;
	cvta.local.u64 	%SP, %rd103;
	ld.param.u64 	%rd21, [_Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_0];
	ld.param.u64 	%rd22, [_Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_1];
	ld.param.u32 	%r91, [_Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_2];
	ld.param.u32 	%r92, [_Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_3];
	ld.param.u64 	%rd23, [_Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_4];
	ld.param.u64 	%rd24, [_Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_5];
	ld.param.u64 	%rd25, [_Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_6];
	ld.param.u64 	%rd26, [_Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_7];
	ld.param.u64 	%rd27, [_Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_8];
	ld.param.u64 	%rd28, [_Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_9];
	ld.param.u64 	%rd29, [_Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_10];
	ld.param.u32 	%r93, [_Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_11];
	ld.param.u32 	%r94, [_Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_12];
	ld.param.u32 	%r95, [_Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_13];
	ld.param.u32 	%r96, [_Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_14];
	ld.param.u64 	%rd30, [_Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_15];
	ld.param.u64 	%rd31, [_Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_16];
	ld.param.u64 	%rd32, [_Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_17];
	ld.param.f32 	%f59, [_Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_18];
	mov.u32 	%r97, %tid.x;
	setp.gt.s32	%p2, %r97, 1000;
	@%p2 bra 	BB1_52;

	mov.f32 	%f60, 0f3F800000;
	abs.f32 	%f61, %f60;
	sub.f32 	%f62, %f60, %f61;
	mul.f32 	%f63, %f62, 0f3F000000;
	sqrt.rn.f32 	%f64, %f63;
	setp.gt.f32	%p3, %f61, 0f3F11EB85;
	selp.f32	%f65, %f64, %f61, %p3;
	mul.f32 	%f66, %f65, %f65;
	mov.f32 	%f67, 0f3C94D2E9;
	mov.f32 	%f68, 0f3D53F941;
	fma.rn.f32 	%f69, %f68, %f66, %f67;
	mov.f32 	%f70, 0f3D3F841F;
	fma.rn.f32 	%f71, %f69, %f66, %f70;
	mov.f32 	%f72, 0f3D994929;
	fma.rn.f32 	%f73, %f71, %f66, %f72;
	mov.f32 	%f74, 0f3E2AAB94;
	fma.rn.f32 	%f75, %f73, %f66, %f74;
	mul.f32 	%f76, %f66, %f75;
	fma.rn.f32 	%f77, %f76, %f65, %f65;
	mov.f32 	%f78, 0f3FC90FDB;
	mov.f32 	%f79, 0fC0000000;
	fma.rn.f32 	%f80, %f79, %f77, %f78;
	selp.f32	%f81, %f80, %f77, %p3;
	add.f32 	%f1, %f81, %f81;
	mov.u32 	%r213, %r97;

BB1_2:
	mov.u32 	%r2, %r213;
	cvt.rn.f64.s32	%fd1, %r2;
	add.f64 	%fd2, %fd1, %fd1;
	cvt.f64.f32	%fd3, %f59;
	mul.f64 	%fd4, %fd3, %fd2;
	div.rn.f64 	%fd5, %fd4, 0d408F400000000000;
	sub.f64 	%fd6, %fd5, %fd3;
	cvt.rn.f32.f64	%f2, %fd6;
	abs.f32 	%f3, %f2;
	setp.gt.f32	%p4, %f3, %f59;
	@%p4 bra 	BB1_50;
	bra.uni 	BB1_3;

BB1_50:
	mul.wide.s32 	%rd49, %r2, 4;
	mov.u64 	%rd50, _Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f$__cuda_local_var_218510_34_non_const_lanczos_window2;
	add.s64 	%rd51, %rd50, %rd49;
	mov.u32 	%r189, 0;
	st.shared.u32 	[%rd51], %r189;
	bra.uni 	BB1_51;

BB1_3:
	cvt.f64.f32	%fd7, %f3;
	setp.lt.f64	%p5, %fd7, 0d3E7AD7F29ABCAF48;
	@%p5 bra 	BB1_49;
	bra.uni 	BB1_4;

BB1_49:
	mul.wide.s32 	%rd46, %r2, 4;
	mov.u64 	%rd47, _Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f$__cuda_local_var_218510_34_non_const_lanczos_window2;
	add.s64 	%rd48, %rd47, %rd46;
	mov.u32 	%r188, 1065353216;
	st.shared.u32 	[%rd48], %r188;
	bra.uni 	BB1_51;

BB1_4:
	mul.f32 	%f4, %f1, %f2;
	div.rn.f32 	%f177, %f4, %f59;
	abs.f32 	%f82, %f177;
	setp.neu.f32	%p6, %f82, 0f7F800000;
	@%p6 bra 	BB1_6;

	mov.f32 	%f83, 0f00000000;
	mul.rn.f32 	%f177, %f177, %f83;

BB1_6:
	mul.f32 	%f84, %f177, 0f3F22F983;
	cvt.rni.s32.f32	%r223, %f84;
	cvt.rn.f32.s32	%f85, %r223;
	neg.f32 	%f86, %f85;
	mov.f32 	%f87, 0f3FC90FDA;
	fma.rn.f32 	%f88, %f86, %f87, %f177;
	mov.f32 	%f89, 0f33A22168;
	fma.rn.f32 	%f90, %f86, %f89, %f88;
	mov.f32 	%f91, 0f27C234C5;
	fma.rn.f32 	%f178, %f86, %f91, %f90;
	abs.f32 	%f92, %f177;
	setp.leu.f32	%p7, %f92, 0f47CE4780;
	@%p7 bra 	BB1_16;

	mov.b32 	 %r4, %f177;
	shr.u32 	%r5, %r4, 23;
	bfe.u32 	%r100, %r4, 23, 8;
	add.s32 	%r101, %r100, -128;
	shl.b32 	%r102, %r4, 8;
	or.b32  	%r6, %r102, -2147483648;
	shr.u32 	%r7, %r101, 5;
	add.u64 	%rd34, %SP, 0;
	cvta.to.local.u64 	%rd98, %rd34;
	mov.u32 	%r215, 0;
	mov.u64 	%rd97, __cudart_i2opi_f;
	mov.u32 	%r214, -6;

BB1_8:
	.pragma "nounroll";
	ld.const.u32 	%r105, [%rd97];
	// inline asm
	{
	mad.lo.cc.u32   %r103, %r105, %r6, %r215;
	madc.hi.u32     %r215, %r105, %r6,  0;
	}
	// inline asm
	st.local.u32 	[%rd98], %r103;
	add.s64 	%rd98, %rd98, 4;
	add.s64 	%rd97, %rd97, 4;
	add.s32 	%r214, %r214, 1;
	setp.ne.s32	%p8, %r214, 0;
	@%p8 bra 	BB1_8;

	and.b32  	%r12, %r4, -2147483648;
	cvta.to.local.u64 	%rd36, %rd34;
	st.local.u32 	[%rd36+24], %r215;
	mov.u32 	%r108, 6;
	sub.s32 	%r109, %r108, %r7;
	mul.wide.s32 	%rd37, %r109, 4;
	add.s64 	%rd6, %rd36, %rd37;
	ld.local.u32 	%r216, [%rd6];
	ld.local.u32 	%r217, [%rd6+-4];
	and.b32  	%r15, %r5, 31;
	setp.eq.s32	%p9, %r15, 0;
	@%p9 bra 	BB1_11;

	mov.u32 	%r110, 32;
	sub.s32 	%r111, %r110, %r15;
	shr.u32 	%r112, %r217, %r111;
	shl.b32 	%r113, %r216, %r15;
	add.s32 	%r216, %r112, %r113;
	ld.local.u32 	%r114, [%rd6+-8];
	shr.u32 	%r115, %r114, %r111;
	shl.b32 	%r116, %r217, %r15;
	add.s32 	%r217, %r115, %r116;

BB1_11:
	shr.u32 	%r117, %r217, 30;
	shl.b32 	%r118, %r216, 2;
	add.s32 	%r218, %r117, %r118;
	shl.b32 	%r21, %r217, 2;
	shr.u32 	%r119, %r218, 31;
	shr.u32 	%r120, %r216, 30;
	add.s32 	%r22, %r119, %r120;
	setp.eq.s32	%p10, %r119, 0;
	mov.u32 	%r219, %r12;
	mov.u32 	%r220, %r21;
	@%p10 bra 	BB1_13;

	not.b32 	%r121, %r218;
	neg.s32 	%r23, %r21;
	setp.eq.s32	%p11, %r21, 0;
	selp.u32	%r122, 1, 0, %p11;
	add.s32 	%r218, %r122, %r121;
	xor.b32  	%r25, %r12, -2147483648;
	mov.u32 	%r219, %r25;
	mov.u32 	%r220, %r23;

BB1_13:
	mov.u32 	%r27, %r219;
	neg.s32 	%r123, %r22;
	setp.eq.s32	%p12, %r12, 0;
	selp.b32	%r223, %r22, %r123, %p12;
	clz.b32 	%r222, %r218;
	setp.eq.s32	%p13, %r222, 0;
	shl.b32 	%r124, %r218, %r222;
	mov.u32 	%r125, 32;
	sub.s32 	%r126, %r125, %r222;
	shr.u32 	%r127, %r220, %r126;
	add.s32 	%r128, %r127, %r124;
	selp.b32	%r31, %r218, %r128, %p13;
	mov.u32 	%r129, -921707870;
	mul.hi.u32 	%r221, %r31, %r129;
	setp.lt.s32	%p14, %r221, 1;
	@%p14 bra 	BB1_15;

	mul.lo.s32 	%r130, %r31, -921707870;
	shr.u32 	%r131, %r130, 31;
	shl.b32 	%r132, %r221, 1;
	add.s32 	%r221, %r131, %r132;
	add.s32 	%r222, %r222, 1;

BB1_15:
	mov.u32 	%r133, 126;
	sub.s32 	%r134, %r133, %r222;
	shl.b32 	%r135, %r134, 23;
	add.s32 	%r136, %r221, 1;
	shr.u32 	%r137, %r136, 7;
	add.s32 	%r138, %r137, 1;
	shr.u32 	%r139, %r138, 1;
	add.s32 	%r140, %r139, %r135;
	or.b32  	%r141, %r140, %r27;
	mov.b32 	 %f178, %r141;

BB1_16:
	mul.rn.f32 	%f11, %f178, %f178;
	and.b32  	%r38, %r223, 1;
	setp.eq.s32	%p15, %r38, 0;
	@%p15 bra 	BB1_18;
	bra.uni 	BB1_17;

BB1_18:
	mov.f32 	%f95, 0f3C08839E;
	mov.f32 	%f96, 0fB94CA1F9;
	fma.rn.f32 	%f179, %f96, %f11, %f95;
	bra.uni 	BB1_19;

BB1_17:
	mov.f32 	%f93, 0fBAB6061A;
	mov.f32 	%f94, 0f37CCF5CE;
	fma.rn.f32 	%f179, %f94, %f11, %f93;

BB1_19:
	@%p15 bra 	BB1_21;
	bra.uni 	BB1_20;

BB1_21:
	mov.f32 	%f100, 0fBE2AAAA3;
	fma.rn.f32 	%f101, %f179, %f11, %f100;
	mov.f32 	%f102, 0f00000000;
	fma.rn.f32 	%f180, %f101, %f11, %f102;
	bra.uni 	BB1_22;

BB1_20:
	mov.f32 	%f97, 0f3D2AAAA5;
	fma.rn.f32 	%f98, %f179, %f11, %f97;
	mov.f32 	%f99, 0fBF000000;
	fma.rn.f32 	%f180, %f98, %f11, %f99;

BB1_22:
	fma.rn.f32 	%f181, %f180, %f178, %f178;
	@%p15 bra 	BB1_24;

	fma.rn.f32 	%f181, %f180, %f11, %f60;

BB1_24:
	and.b32  	%r142, %r223, 2;
	setp.eq.s32	%p18, %r142, 0;
	@%p18 bra 	BB1_26;

	mov.f32 	%f104, 0f00000000;
	mov.f32 	%f105, 0fBF800000;
	fma.rn.f32 	%f181, %f181, %f105, %f104;

BB1_26:
	abs.f32 	%f106, %f4;
	setp.neu.f32	%p19, %f106, 0f7F800000;
	mov.f32 	%f182, %f4;
	@%p19 bra 	BB1_28;

	mov.f32 	%f107, 0f00000000;
	mul.rn.f32 	%f23, %f4, %f107;
	mov.f32 	%f182, %f23;

BB1_28:
	mov.f32 	%f24, %f182;
	mul.f32 	%f108, %f24, 0f3F22F983;
	cvt.rni.s32.f32	%r233, %f108;
	cvt.rn.f32.s32	%f109, %r233;
	neg.f32 	%f110, %f109;
	fma.rn.f32 	%f112, %f110, %f87, %f24;
	fma.rn.f32 	%f114, %f110, %f89, %f112;
	fma.rn.f32 	%f183, %f110, %f91, %f114;
	abs.f32 	%f116, %f24;
	setp.leu.f32	%p20, %f116, 0f47CE4780;
	@%p20 bra 	BB1_38;

	mov.b32 	 %r40, %f24;
	shr.u32 	%r41, %r40, 23;
	bfe.u32 	%r145, %r40, 23, 8;
	add.s32 	%r146, %r145, -128;
	shl.b32 	%r147, %r40, 8;
	or.b32  	%r42, %r147, -2147483648;
	shr.u32 	%r43, %r146, 5;
	add.u64 	%rd39, %SP, 0;
	cvta.to.local.u64 	%rd100, %rd39;
	mov.u32 	%r225, 0;
	mov.u64 	%rd99, __cudart_i2opi_f;
	mov.u32 	%r224, -6;

BB1_30:
	.pragma "nounroll";
	ld.const.u32 	%r150, [%rd99];
	// inline asm
	{
	mad.lo.cc.u32   %r148, %r150, %r42, %r225;
	madc.hi.u32     %r225, %r150, %r42,  0;
	}
	// inline asm
	st.local.u32 	[%rd100], %r148;
	add.s64 	%rd100, %rd100, 4;
	add.s64 	%rd99, %rd99, 4;
	add.s32 	%r224, %r224, 1;
	setp.ne.s32	%p21, %r224, 0;
	@%p21 bra 	BB1_30;

	and.b32  	%r48, %r40, -2147483648;
	cvta.to.local.u64 	%rd41, %rd39;
	st.local.u32 	[%rd41+24], %r225;
	mov.u32 	%r153, 6;
	sub.s32 	%r154, %r153, %r43;
	mul.wide.s32 	%rd42, %r154, 4;
	add.s64 	%rd12, %rd41, %rd42;
	ld.local.u32 	%r226, [%rd12];
	ld.local.u32 	%r227, [%rd12+-4];
	and.b32  	%r51, %r41, 31;
	setp.eq.s32	%p22, %r51, 0;
	@%p22 bra 	BB1_33;

	mov.u32 	%r155, 32;
	sub.s32 	%r156, %r155, %r51;
	shr.u32 	%r157, %r227, %r156;
	shl.b32 	%r158, %r226, %r51;
	add.s32 	%r226, %r157, %r158;
	ld.local.u32 	%r159, [%rd12+-8];
	shr.u32 	%r160, %r159, %r156;
	shl.b32 	%r161, %r227, %r51;
	add.s32 	%r227, %r160, %r161;

BB1_33:
	shr.u32 	%r162, %r227, 30;
	shl.b32 	%r163, %r226, 2;
	add.s32 	%r228, %r162, %r163;
	shl.b32 	%r57, %r227, 2;
	shr.u32 	%r164, %r228, 31;
	shr.u32 	%r165, %r226, 30;
	add.s32 	%r58, %r164, %r165;
	setp.eq.s32	%p23, %r164, 0;
	mov.u32 	%r229, %r48;
	mov.u32 	%r230, %r57;
	@%p23 bra 	BB1_35;

	not.b32 	%r166, %r228;
	neg.s32 	%r59, %r57;
	setp.eq.s32	%p24, %r57, 0;
	selp.u32	%r167, 1, 0, %p24;
	add.s32 	%r228, %r167, %r166;
	xor.b32  	%r61, %r48, -2147483648;
	mov.u32 	%r229, %r61;
	mov.u32 	%r230, %r59;

BB1_35:
	mov.u32 	%r63, %r229;
	neg.s32 	%r168, %r58;
	setp.eq.s32	%p25, %r48, 0;
	selp.b32	%r233, %r58, %r168, %p25;
	clz.b32 	%r232, %r228;
	setp.eq.s32	%p26, %r232, 0;
	shl.b32 	%r169, %r228, %r232;
	mov.u32 	%r170, 32;
	sub.s32 	%r171, %r170, %r232;
	shr.u32 	%r172, %r230, %r171;
	add.s32 	%r173, %r172, %r169;
	selp.b32	%r67, %r228, %r173, %p26;
	mov.u32 	%r174, -921707870;
	mul.hi.u32 	%r231, %r67, %r174;
	setp.lt.s32	%p27, %r231, 1;
	@%p27 bra 	BB1_37;

	mul.lo.s32 	%r175, %r67, -921707870;
	shr.u32 	%r176, %r175, 31;
	shl.b32 	%r177, %r231, 1;
	add.s32 	%r231, %r176, %r177;
	add.s32 	%r232, %r232, 1;

BB1_37:
	mov.u32 	%r178, 126;
	sub.s32 	%r179, %r178, %r232;
	shl.b32 	%r180, %r179, 23;
	add.s32 	%r181, %r231, 1;
	shr.u32 	%r182, %r181, 7;
	add.s32 	%r183, %r182, 1;
	shr.u32 	%r184, %r183, 1;
	add.s32 	%r185, %r184, %r180;
	or.b32  	%r186, %r185, %r63;
	mov.b32 	 %f183, %r186;

BB1_38:
	mul.rn.f32 	%f28, %f183, %f183;
	and.b32  	%r74, %r233, 1;
	setp.eq.s32	%p28, %r74, 0;
	@%p28 bra 	BB1_40;
	bra.uni 	BB1_39;

BB1_40:
	mov.f32 	%f119, 0f3C08839E;
	mov.f32 	%f120, 0fB94CA1F9;
	fma.rn.f32 	%f184, %f120, %f28, %f119;
	bra.uni 	BB1_41;

BB1_39:
	mov.f32 	%f117, 0fBAB6061A;
	mov.f32 	%f118, 0f37CCF5CE;
	fma.rn.f32 	%f184, %f118, %f28, %f117;

BB1_41:
	@%p28 bra 	BB1_43;
	bra.uni 	BB1_42;

BB1_43:
	mov.f32 	%f124, 0fBE2AAAA3;
	fma.rn.f32 	%f125, %f184, %f28, %f124;
	mov.f32 	%f126, 0f00000000;
	fma.rn.f32 	%f185, %f125, %f28, %f126;
	bra.uni 	BB1_44;

BB1_42:
	mov.f32 	%f121, 0f3D2AAAA5;
	fma.rn.f32 	%f122, %f184, %f28, %f121;
	mov.f32 	%f123, 0fBF000000;
	fma.rn.f32 	%f185, %f122, %f28, %f123;

BB1_44:
	fma.rn.f32 	%f186, %f185, %f183, %f183;
	@%p28 bra 	BB1_46;

	fma.rn.f32 	%f186, %f185, %f28, %f60;

BB1_46:
	and.b32  	%r187, %r233, 2;
	setp.eq.s32	%p31, %r187, 0;
	@%p31 bra 	BB1_48;

	mov.f32 	%f128, 0f00000000;
	mov.f32 	%f129, 0fBF800000;
	fma.rn.f32 	%f186, %f186, %f129, %f128;

BB1_48:
	mul.f32 	%f130, %f181, %f59;
	mul.f32 	%f131, %f4, %f4;
	mul.f32 	%f132, %f130, %f186;
	div.rn.f32 	%f133, %f132, %f131;
	mul.wide.s32 	%rd43, %r2, 4;
	mov.u64 	%rd44, _Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f$__cuda_local_var_218510_34_non_const_lanczos_window2;
	add.s64 	%rd45, %rd44, %rd43;
	st.shared.f32 	[%rd45], %f133;

BB1_51:
	mov.u32 	%r190, %ntid.x;
	add.s32 	%r75, %r190, %r2;
	setp.lt.s32	%p32, %r75, 1001;
	mov.u32 	%r213, %r75;
	@%p32 bra 	BB1_2;

BB1_52:
	mov.u32 	%r76, %ntid.x;
	bar.sync 	0;
	mov.u32 	%r191, %ctaid.x;
	mad.lo.s32 	%r234, %r76, %r191, %r97;
	setp.ge.s32	%p33, %r234, %r93;
	@%p33 bra 	BB1_67;

	setp.gt.s32	%p34, %r92, 0;
	mov.u32 	%r193, %nctaid.x;
	mul.lo.s32 	%r78, %r193, %r76;
	add.f32 	%f40, %f59, %f59;
	cvta.to.global.u64 	%rd13, %rd21;
	cvta.to.global.u64 	%rd14, %rd22;
	@%p34 bra 	BB1_54;
	bra.uni 	BB1_68;

BB1_54:
	cvta.to.global.u64 	%rd56, %rd25;
	cvta.to.global.u64 	%rd59, %rd26;
	mul.lo.s32 	%r200, %r95, %r94;
	mul.lo.s32 	%r201, %r200, %r96;
	cvta.to.global.u64 	%rd61, %rd27;
	cvta.to.global.u64 	%rd64, %rd28;
	cvta.to.global.u64 	%rd67, %rd30;
	cvta.to.global.u64 	%rd69, %rd31;
	cvta.to.global.u64 	%rd71, %rd32;
	cvta.to.global.u64 	%rd87, %rd24;
	cvta.to.global.u64 	%rd79, %rd23;

BB1_55:
	cvta.to.global.u64 	%rd55, %rd29;
	ld.global.f32 	%f41, [%rd55];
	ld.global.f32 	%f136, [%rd55+4];
	sub.f32 	%f137, %f136, %f41;
	rcp.rn.f32 	%f42, %f137;
	mov.f32 	%f188, 0f00000000;
	mov.f32 	%f187, %f188;
	mov.u32 	%r235, 0;

BB1_56:
	mul.wide.s32 	%rd57, %r235, 4;
	add.s64 	%rd58, %rd56, %rd57;
	ld.global.u32 	%r196, [%rd58];
	add.s32 	%r197, %r196, -1;
	add.s64 	%rd60, %rd59, %rd57;
	ld.global.u32 	%r198, [%rd60];
	add.s32 	%r199, %r198, -1;
	mad.lo.s32 	%r202, %r201, %r197, %r234;
	mad.lo.s32 	%r203, %r201, %r199, %r234;
	mul.wide.s32 	%rd62, %r202, 4;
	add.s64 	%rd63, %rd61, %rd62;
	mul.wide.s32 	%rd65, %r203, 4;
	add.s64 	%rd66, %rd64, %rd65;
	ld.global.f32 	%f138, [%rd66];
	ld.global.f32 	%f139, [%rd63];
	add.f32 	%f45, %f139, %f138;
	add.s64 	%rd68, %rd67, %rd62;
	add.s64 	%rd70, %rd69, %rd65;
	ld.global.f32 	%f140, [%rd70];
	ld.global.f32 	%f141, [%rd68];
	mul.f32 	%f142, %f141, %f140;
	add.s64 	%rd72, %rd71, %rd57;
	ld.global.f32 	%f143, [%rd72];
	mul.f32 	%f46, %f142, %f143;
	sub.f32 	%f47, %f45, %f41;
	setp.lt.f32	%p36, %f47, 0f00000000;
	@%p36 bra 	BB1_65;

	add.s32 	%r204, %r91, -1;
	mul.wide.s32 	%rd74, %r204, 4;
	add.s64 	%rd75, %rd55, %rd74;
	ld.global.f32 	%f144, [%rd75];
	setp.gt.f32	%p37, %f45, %f144;
	@%p37 bra 	BB1_65;

	mul.f32 	%f48, %f42, %f47;
	cvt.rzi.s32.f32	%r205, %f48;
	cvt.rn.f32.s32	%f146, %r205;
	sub.f32 	%f147, %f146, %f59;
	add.f32 	%f148, %f147, 0f3F800000;
	cvt.rzi.s32.f32	%r83, %f148;
	add.f32 	%f149, %f146, %f59;
	cvt.rzi.s32.f32	%r84, %f149;
	setp.lt.s32	%p38, %r83, 0;
	setp.ge.s32	%p39, %r84, %r204;
	or.pred  	%p40, %p38, %p39;
	setp.gt.s32	%p41, %r83, %r84;
	or.pred  	%p1, %p40, %p41;
	mov.f32 	%f145, 0f00000000;
	mov.f32 	%f194, %f145;
	@%p1 bra 	BB1_61;

	cvt.s64.s32	%rd76, %r83;
	mul.lo.s32 	%r207, %r91, %r235;
	cvt.s64.s32	%rd77, %r207;
	add.s64 	%rd78, %rd76, %rd77;
	shl.b64 	%rd80, %rd78, 2;
	add.s64 	%rd101, %rd79, %rd80;
	mov.f32 	%f195, 0f00000000;
	mov.u32 	%r238, %r83;

BB1_60:
	mov.u32 	%r85, %r238;
	cvt.rn.f32.s32	%f151, %r85;
	sub.f32 	%f152, %f48, %f151;
	add.f32 	%f153, %f152, %f59;
	div.rn.f32 	%f154, %f153, %f40;
	mul.f32 	%f155, %f154, 0f447A0000;
	cvt.rzi.s32.f32	%r208, %f155;
	mul.wide.s32 	%rd81, %r208, 4;
	mov.u64 	%rd82, _Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f$__cuda_local_var_218510_34_non_const_lanczos_window2;
	add.s64 	%rd83, %rd82, %rd81;
	cvt.rn.f32.s32	%f156, %r208;
	sub.f32 	%f157, %f155, %f156;
	ld.shared.f32 	%f158, [%rd83+4];
	ld.shared.f32 	%f159, [%rd83];
	sub.f32 	%f160, %f158, %f159;
	fma.rn.f32 	%f161, %f157, %f160, %f159;
	ld.global.f32 	%f162, [%rd101];
	fma.rn.f32 	%f195, %f162, %f161, %f195;
	add.s32 	%r86, %r85, 1;
	add.s64 	%rd101, %rd101, 4;
	setp.lt.s32	%p42, %r85, %r84;
	mov.u32 	%r238, %r86;
	mov.f32 	%f189, %f195;
	mov.f32 	%f194, %f189;
	@%p42 bra 	BB1_60;

BB1_61:
	mov.f32 	%f51, %f194;
	mov.f32 	%f192, %f145;
	@%p1 bra 	BB1_64;

	cvt.s64.s32	%rd84, %r83;
	mul.lo.s32 	%r209, %r91, %r235;
	cvt.s64.s32	%rd85, %r209;
	add.s64 	%rd86, %rd84, %rd85;
	shl.b64 	%rd88, %rd86, 2;
	add.s64 	%rd102, %rd87, %rd88;
	mov.f32 	%f193, 0f00000000;
	mov.u32 	%r237, %r83;

BB1_63:
	mov.u32 	%r87, %r237;
	cvt.rn.f32.s32	%f165, %r87;
	sub.f32 	%f166, %f48, %f165;
	add.f32 	%f167, %f166, %f59;
	div.rn.f32 	%f168, %f167, %f40;
	mul.f32 	%f169, %f168, 0f447A0000;
	cvt.rzi.s32.f32	%r210, %f169;
	mul.wide.s32 	%rd89, %r210, 4;
	mov.u64 	%rd90, _Z25gpu_tfm_lanczos2_arb_2dlyPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f$__cuda_local_var_218510_34_non_const_lanczos_window2;
	add.s64 	%rd91, %rd90, %rd89;
	cvt.rn.f32.s32	%f170, %r210;
	sub.f32 	%f171, %f169, %f170;
	ld.shared.f32 	%f172, [%rd91+4];
	ld.shared.f32 	%f173, [%rd91];
	sub.f32 	%f174, %f172, %f173;
	fma.rn.f32 	%f175, %f171, %f174, %f173;
	ld.global.f32 	%f176, [%rd102];
	fma.rn.f32 	%f193, %f176, %f175, %f193;
	add.s32 	%r237, %r87, 1;
	add.s64 	%rd102, %rd102, 4;
	setp.lt.s32	%p43, %r87, %r84;
	mov.f32 	%f192, %f193;
	@%p43 bra 	BB1_63;

BB1_64:
	fma.rn.f32 	%f188, %f46, %f51, %f188;
	fma.rn.f32 	%f187, %f46, %f192, %f187;

BB1_65:
	add.s32 	%r235, %r235, 1;
	setp.lt.s32	%p44, %r235, %r92;
	@%p44 bra 	BB1_56;

	mul.wide.s32 	%rd94, %r234, 4;
	add.s64 	%rd95, %rd13, %rd94;
	st.global.f32 	[%rd95], %f188;
	add.s64 	%rd96, %rd14, %rd94;
	st.global.f32 	[%rd96], %f187;
	mad.lo.s32 	%r234, %r193, %r76, %r234;
	setp.lt.s32	%p45, %r234, %r93;
	@%p45 bra 	BB1_55;
	bra.uni 	BB1_67;

BB1_68:
	mul.wide.s32 	%rd52, %r234, 4;
	add.s64 	%rd53, %rd13, %rd52;
	mov.u32 	%r194, 0;
	st.global.u32 	[%rd53], %r194;
	add.s64 	%rd54, %rd14, %rd52;
	st.global.u32 	[%rd54], %r194;
	add.s32 	%r234, %r78, %r234;
	setp.lt.s32	%p35, %r234, %r93;
	@%p35 bra 	BB1_68;

BB1_67:
	ret;
}


