# Homework 7

## Chapter 22

[Q1](#q1) | [Q2](#q2) | [Q3](#q3) | [Q4](#q4) 

## Q1

*Q:Generate random addresses with the following arguments: -s 0
-n 10, -s 1 -n 10, and -s 2 -n 10. Change the policy from
FIFO, to LRU, toOPT. Computewhether each access in said address
traces are hits or misses.*

A: 

```
PS E:\proj\cs\hw5600\hw7> python3 .\paging-policy.py -s 0 -n 10 -p FIFO -c
ARG addresses -1
ARG addressfile
ARG numaddrs 10
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 10
ARG seed 0
ARG notrace False

Solving...

Access: 8  MISS FirstIn ->          [8] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 7  MISS FirstIn ->       [8, 7] <- Lastin  Replaced:- [Hits:0 Misses:2]
Access: 4  MISS FirstIn ->    [8, 7, 4] <- Lastin  Replaced:- [Hits:0 Misses:3]
Access: 2  MISS FirstIn ->    [7, 4, 2] <- Lastin  Replaced:8 [Hits:0 Misses:4]
Access: 5  MISS FirstIn ->    [4, 2, 5] <- Lastin  Replaced:7 [Hits:0 Misses:5]
Access: 4  HIT  FirstIn ->    [4, 2, 5] <- Lastin  Replaced:- [Hits:1 Misses:5]
Access: 7  MISS FirstIn ->    [2, 5, 7] <- Lastin  Replaced:4 [Hits:1 Misses:6]
Access: 3  MISS FirstIn ->    [5, 7, 3] <- Lastin  Replaced:2 [Hits:1 Misses:7]
Access: 4  MISS FirstIn ->    [7, 3, 4] <- Lastin  Replaced:5 [Hits:1 Misses:8]
Access: 5  MISS FirstIn ->    [3, 4, 5] <- Lastin  Replaced:7 [Hits:1 Misses:9]

FINALSTATS hits 1   misses 9   hitrate 10.00

PS E:\proj\cs\hw5600\hw7> python3 .\paging-policy.py -s 1 -n 10 -p FIFO -c
PS E:\proj\cs\hw5600\hw7> python3 .\paging-policy.py -s 2 -n 10 -p FIFO -c
```

```
PS E:\proj\cs\hw5600\hw7> python3 .\paging-policy.py -s 0 -n 10 -p LRU -c
ARG addresses -1
ARG addressfile
ARG numaddrs 10
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 10
ARG seed 0
ARG notrace False

Solving...

Access: 8  MISS LRU ->          [8] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 7  MISS LRU ->       [8, 7] <- MRU Replaced:- [Hits:0 Misses:2]
Access: 4  MISS LRU ->    [8, 7, 4] <- MRU Replaced:- [Hits:0 Misses:3]
Access: 2  MISS LRU ->    [7, 4, 2] <- MRU Replaced:8 [Hits:0 Misses:4]
Access: 5  MISS LRU ->    [4, 2, 5] <- MRU Replaced:7 [Hits:0 Misses:5]
Access: 4  HIT  LRU ->    [2, 5, 4] <- MRU Replaced:- [Hits:1 Misses:5]
Access: 7  MISS LRU ->    [5, 4, 7] <- MRU Replaced:2 [Hits:1 Misses:6]
Access: 3  MISS LRU ->    [4, 7, 3] <- MRU Replaced:5 [Hits:1 Misses:7]
Access: 4  HIT  LRU ->    [7, 3, 4] <- MRU Replaced:- [Hits:2 Misses:7]
Access: 5  MISS LRU ->    [3, 4, 5] <- MRU Replaced:7 [Hits:2 Misses:8]

FINALSTATS hits 2   misses 8   hitrate 20.00

PS E:\proj\cs\hw5600\hw7> python3 .\paging-policy.py -s 1 -n 10 -p LRU -c
PS E:\proj\cs\hw5600\hw7> python3 .\paging-policy.py -s 2 -n 10 -p LRU -c
```

```
PS E:\proj\cs\hw5600\hw7> python3 .\paging-policy.py -s 0 -n 10 -p OPT -c
ARG addresses -1
ARG addressfile
ARG numaddrs 10
ARG policy OPT
ARG clockbits 2
ARG cachesize 3
ARG maxpage 10
ARG seed 0
ARG notrace False

Solving...

Access: 8  MISS Left  ->          [8] <- Right Replaced:- [Hits:0 Misses:1]
Access: 7  MISS Left  ->       [8, 7] <- Right Replaced:- [Hits:0 Misses:2]
Access: 4  MISS Left  ->    [8, 7, 4] <- Right Replaced:- [Hits:0 Misses:3]
Access: 2  MISS Left  ->    [7, 4, 2] <- Right Replaced:8 [Hits:0 Misses:4]
Access: 5  MISS Left  ->    [7, 4, 5] <- Right Replaced:2 [Hits:0 Misses:5]
Access: 4  HIT  Left  ->    [7, 4, 5] <- Right Replaced:- [Hits:1 Misses:5]
Access: 7  HIT  Left  ->    [7, 4, 5] <- Right Replaced:- [Hits:2 Misses:5]
Access: 3  MISS Left  ->    [4, 5, 3] <- Right Replaced:7 [Hits:2 Misses:6]
Access: 4  HIT  Left  ->    [4, 5, 3] <- Right Replaced:- [Hits:3 Misses:6]
Access: 5  HIT  Left  ->    [4, 5, 3] <- Right Replaced:- [Hits:4 Misses:6]

FINALSTATS hits 4   misses 6   hitrate 40.00
PS E:\proj\cs\hw5600\hw7> python3 .\paging-policy.py -s 1 -n 10 -p OPT -c
PS E:\proj\cs\hw5600\hw7> python3 .\paging-policy.py -s 2 -n 10 -p OPT -c
```

## Q2

*Q:For a cache of size 5, generate worst-case address reference streams
for each of the following policies: FIFO, LRU, and MRU (worst-case
reference streams cause the most misses possible. For the worst case
reference streams, howmuch bigger of a cache is needed to improve
performance dramatically and approach OPT?*

A:

* FIFO: 0, 1, 2, 3, 4, 5, 0, 1, ...
* LRU: 0, 1, 2, 3, 4, 5, 0, 1, ...
* MRU: 0, 1, 2, 3, 4, 5, 4, 5, 4, 5, ...

We need space no less than the sequence.

## Q3

*Q:Generate a random trace (use python or perl). How would you
expect the different policies to perform on such a trace?*

```
import random

res = []
nums = 10
MAX = 15

for i in range(0, nums):
    res.append(str(int(random.random() * MAX)))

print(','.join(res))

```

Mostly the same compared to each other. Figure 22.6.

## Q4

*Q:Now generate a trace with some locality. How can you generate
such a trace? How does LRU perform on it? How much better than
RAND is LRU? How does CLOCK do? How about CLOCK with
different numbers of clock bits?*

```
PS E:\proj\cs\hw5600\hw7> python3 .\randomTrace.py
15,2,10,1,1,10,3,16,2,1,11,3,1,3,3
```
```
PS E:\proj\cs\hw5600\hw7> python3 .\paging-policy.py -c --addresses=15,2,10,1,1,10,3,16,2,1,11,3,1,3,3 -p RAND
ARG addresses 15,2,10,1,1,10,3,16,2,1,11,3,1,3,3
ARG addressfile
ARG numaddrs 10
ARG policy RAND
ARG clockbits 2
ARG cachesize 3
ARG maxpage 10
ARG seed 0
ARG notrace False

Solving...

Access: 15  MISS Left  ->         [15] <- Right Replaced:- [Hits:0 Misses:1]
Access: 2  MISS Left  ->      [15, 2] <- Right Replaced:- [Hits:0 Misses:2]
Access: 10  MISS Left  ->  [15, 2, 10] <- Right Replaced:- [Hits:0 Misses:3]
Access: 1  MISS Left  ->   [15, 2, 1] <- Right Replaced:10 [Hits:0 Misses:4]
Access: 1  HIT  Left  ->   [15, 2, 1] <- Right Replaced:- [Hits:1 Misses:4]
Access: 10  MISS Left  ->  [15, 2, 10] <- Right Replaced:1 [Hits:1 Misses:5]
Access: 3  MISS Left  ->  [15, 10, 3] <- Right Replaced:2 [Hits:1 Misses:6]
Access: 16  MISS Left  ->  [10, 3, 16] <- Right Replaced:15 [Hits:1 Misses:7]
Access: 2  MISS Left  ->  [10, 16, 2] <- Right Replaced:3 [Hits:1 Misses:8]
Access: 1  MISS Left  ->   [10, 2, 1] <- Right Replaced:16 [Hits:1 Misses:9]
Access: 11  MISS Left  ->  [10, 2, 11] <- Right Replaced:1 [Hits:1 Misses:10]
Access: 3  MISS Left  ->   [2, 11, 3] <- Right Replaced:10 [Hits:1 Misses:11]
Access: 1  MISS Left  ->    [2, 3, 1] <- Right Replaced:11 [Hits:1 Misses:12]
Access: 3  HIT  Left  ->    [2, 3, 1] <- Right Replaced:- [Hits:2 Misses:12]
Access: 3  HIT  Left  ->    [2, 3, 1] <- Right Replaced:- [Hits:3 Misses:12]

FINALSTATS hits 3   misses 12   hitrate 20.00

PS E:\proj\cs\hw5600\hw7> python3 .\paging-policy.py -c --addresses=15,2,10,1,1,10,3,16,2,1,11,3,1,3,3 -p LRU
FINALSTATS hits 5   misses 10   hitrate 33.33

PS E:\proj\cs\hw5600\hw7> python3 .\paging-policy.py -c --addresses=15,2,10,1,1,10,3,16,2,1,11,3,1,3,3 -p CLOCK -b 2
FINALSTATS hits 5   misses 10   hitrate 33.33

PS E:\proj\cs\hw5600\hw7> python3 .\paging-policy.py -c --addresses=15,2,10,1,1,10,3,16,2,1,11,3,1,3,3 -p CLOCK -b 4
FINALSTATS hits 5   misses 10   hitrate 33.33

PS E:\proj\cs\hw5600\hw7> python3 .\paging-policy.py -c --addresses=15,2,10,1,1,10,3,16,2,1,11,3,1,3,3 -p CLOCK -b 1
FINALSTATS hits 3   misses 12   hitrate 20.00
```


## Q5

*Q:Use a program like valgrind to instrument a real application and
generate a virtual page reference stream. For example, running
valgrind --tool=lackey --trace-mem=yes lswill output
a nearly-complete reference trace of every instruction and data reference
made by the program ls. To make this useful for the simulator
above, youâ€™ll have to first transform each virtual memory
reference into a virtual page-number reference (done by masking
off the offset and shifting the resulting bits downward). How big
of a cache is needed for your application trace in order to satisfy a
large fraction of requests? Plot a graph of its working set as the size
of the cache increases.*

A: -

