{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680543085147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680543085147 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  4 00:31:24 2023 " "Processing started: Tue Apr  4 00:31:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680543085147 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680543085147 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rtlfifordy2ck -c rtlfifordy2ck " "Command: quartus_map --read_settings_files=on --write_settings_files=off rtlfifordy2ck -c rtlfifordy2ck" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680543085147 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680543085377 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680543085377 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "keep_hierarchy ../iarray113x.v(20) " "Unrecognized synthesis attribute \"keep_hierarchy\" at ../iarray113x.v(20)" {  } { { "../iarray113x.v" "" { Text "I:/Keccak/keccak-hw-prj/fifo2clk/iarray113x.v" 20 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680543090175 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "do iarray113x.v(57) " "Verilog HDL Declaration warning at iarray113x.v(57): \"do\" is SystemVerilog-2005 keyword" {  } { { "../iarray113x.v" "" { Text "I:/Keccak/keccak-hw-prj/fifo2clk/iarray113x.v" 57 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1680543090175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/keccak/keccak-hw-prj/fifo2clk/iarray113x.v 1 1 " "Found 1 design units, including 1 entities, in source file /keccak/keccak-hw-prj/fifo2clk/iarray113x.v" { { "Info" "ISGN_ENTITY_NAME" "1 iarray113x " "Found entity 1: iarray113x" {  } { { "../iarray113x.v" "" { Text "I:/Keccak/keccak-hw-prj/fifo2clk/iarray113x.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680543090176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680543090176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/keccak/keccak-hw-prj/fifo2clk/alsyncram112x.v 1 1 " "Found 1 design units, including 1 entities, in source file /keccak/keccak-hw-prj/fifo2clk/alsyncram112x.v" { { "Info" "ISGN_ENTITY_NAME" "1 alsyncram112x " "Found entity 1: alsyncram112x" {  } { { "../alsyncram112x.v" "" { Text "I:/Keccak/keccak-hw-prj/fifo2clk/alsyncram112x.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680543090177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680543090177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/keccak/keccak-hw-prj/fifo2clk/rtlfifordy2ck.v 1 1 " "Found 1 design units, including 1 entities, in source file /keccak/keccak-hw-prj/fifo2clk/rtlfifordy2ck.v" { { "Info" "ISGN_ENTITY_NAME" "1 rtlfifordy2ck " "Found entity 1: rtlfifordy2ck" {  } { { "../rtlfifordy2ck.v" "" { Text "I:/Keccak/keccak-hw-prj/fifo2clk/rtlfifordy2ck.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680543090178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680543090178 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "keep_hierarchy ../iarray111x.v(25) " "Unrecognized synthesis attribute \"keep_hierarchy\" at ../iarray111x.v(25)" {  } { { "../iarray111x.v" "" { Text "I:/Keccak/keccak-hw-prj/fifo2clk/iarray111x.v" 25 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680543090179 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "do iarray111x.v(61) " "Verilog HDL Declaration warning at iarray111x.v(61): \"do\" is SystemVerilog-2005 keyword" {  } { { "../iarray111x.v" "" { Text "I:/Keccak/keccak-hw-prj/fifo2clk/iarray111x.v" 61 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1680543090179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/keccak/keccak-hw-prj/fifo2clk/iarray111x.v 1 1 " "Found 1 design units, including 1 entities, in source file /keccak/keccak-hw-prj/fifo2clk/iarray111x.v" { { "Info" "ISGN_ENTITY_NAME" "1 iarray111x " "Found entity 1: iarray111x" {  } { { "../iarray111x.v" "" { Text "I:/Keccak/keccak-hw-prj/fifo2clk/iarray111x.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680543090179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680543090179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/keccak/keccak-hw-prj/fifo2clk/fifox.v 1 1 " "Found 1 design units, including 1 entities, in source file /keccak/keccak-hw-prj/fifo2clk/fifox.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifox " "Found entity 1: fifox" {  } { { "../fifox.v" "" { Text "I:/Keccak/keccak-hw-prj/fifo2clk/fifox.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680543090179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680543090179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/keccak/keccak-hw-prj/fifo2clk/fifodoutx.v 1 1 " "Found 1 design units, including 1 entities, in source file /keccak/keccak-hw-prj/fifo2clk/fifodoutx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifodoutx " "Found entity 1: fifodoutx" {  } { { "../fifodoutx.v" "" { Text "I:/Keccak/keccak-hw-prj/fifo2clk/fifodoutx.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680543090180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680543090180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/keccak/keccak-hw-prj/fifo2clk/fifoctrlx.v 1 1 " "Found 1 design units, including 1 entities, in source file /keccak/keccak-hw-prj/fifo2clk/fifoctrlx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifoctrlx " "Found entity 1: fifoctrlx" {  } { { "../fifoctrlx.v" "" { Text "I:/Keccak/keccak-hw-prj/fifo2clk/fifoctrlx.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680543090181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680543090181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/keccak/keccak-hw-prj/fifo2clk/fifoc_fshx.v 1 1 " "Found 1 design units, including 1 entities, in source file /keccak/keccak-hw-prj/fifo2clk/fifoc_fshx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifoc_fshx " "Found entity 1: fifoc_fshx" {  } { { "../fifoc_fshx.v" "" { Text "I:/Keccak/keccak-hw-prj/fifo2clk/fifoc_fshx.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680543090181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680543090181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/keccak/keccak-hw-prj/fifo2clk/fifoc_anylenx.v 1 1 " "Found 1 design units, including 1 entities, in source file /keccak/keccak-hw-prj/fifo2clk/fifoc_anylenx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifoc_anylenx " "Found entity 1: fifoc_anylenx" {  } { { "../fifoc_anylenx.v" "" { Text "I:/Keccak/keccak-hw-prj/fifo2clk/fifoc_anylenx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680543090182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680543090182 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "keep_hierarchy ../fflopxe.v(14) " "Unrecognized synthesis attribute \"keep_hierarchy\" at ../fflopxe.v(14)" {  } { { "../fflopxe.v" "" { Text "I:/Keccak/keccak-hw-prj/fifo2clk/fflopxe.v" 14 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680543090183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/keccak/keccak-hw-prj/fifo2clk/fflopxe.v 1 1 " "Found 1 design units, including 1 entities, in source file /keccak/keccak-hw-prj/fifo2clk/fflopxe.v" { { "Info" "ISGN_ENTITY_NAME" "1 fflopxe " "Found entity 1: fflopxe" {  } { { "../fflopxe.v" "" { Text "I:/Keccak/keccak-hw-prj/fifo2clk/fflopxe.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680543090183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680543090183 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "keep_hierarchy ../fflopx.v(13) " "Unrecognized synthesis attribute \"keep_hierarchy\" at ../fflopx.v(13)" {  } { { "../fflopx.v" "" { Text "I:/Keccak/keccak-hw-prj/fifo2clk/fflopx.v" 13 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680543090183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/keccak/keccak-hw-prj/fifo2clk/fflopx.v 1 1 " "Found 1 design units, including 1 entities, in source file /keccak/keccak-hw-prj/fifo2clk/fflopx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fflopx " "Found entity 1: fflopx" {  } { { "../fflopx.v" "" { Text "I:/Keccak/keccak-hw-prj/fifo2clk/fflopx.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680543090184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680543090184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/keccak/keccak-hw-prj/fifo2clk/convclk_grayffwr.v 1 1 " "Found 1 design units, including 1 entities, in source file /keccak/keccak-hw-prj/fifo2clk/convclk_grayffwr.v" { { "Info" "ISGN_ENTITY_NAME" "1 convclk_grayffwr " "Found entity 1: convclk_grayffwr" {  } { { "../convclk_grayffwr.v" "" { Text "I:/Keccak/keccak-hw-prj/fifo2clk/convclk_grayffwr.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680543090184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680543090184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/keccak/keccak-hw-prj/fifo2clk/convclk_grayffrd.v 1 1 " "Found 1 design units, including 1 entities, in source file /keccak/keccak-hw-prj/fifo2clk/convclk_grayffrd.v" { { "Info" "ISGN_ENTITY_NAME" "1 convclk_grayffrd " "Found entity 1: convclk_grayffrd" {  } { { "../convclk_grayffrd.v" "" { Text "I:/Keccak/keccak-hw-prj/fifo2clk/convclk_grayffrd.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680543090185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680543090185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/keccak/keccak-hw-prj/fifo2clk/convclk_grayffctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /keccak/keccak-hw-prj/fifo2clk/convclk_grayffctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 convclk_grayffctrl " "Found entity 1: convclk_grayffctrl" {  } { { "../convclk_grayffctrl.v" "" { Text "I:/Keccak/keccak-hw-prj/fifo2clk/convclk_grayffctrl.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680543090186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680543090186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/keccak/keccak-hw-prj/fifo2clk/altsyncram111x.v 1 1 " "Found 1 design units, including 1 entities, in source file /keccak/keccak-hw-prj/fifo2clk/altsyncram111x.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram111x " "Found entity 1: altsyncram111x" {  } { { "../altsyncram111x.v" "" { Text "I:/Keccak/keccak-hw-prj/fifo2clk/altsyncram111x.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680543090186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680543090186 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rtlfifordy2ck " "Elaborating entity \"rtlfifordy2ck\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680543090204 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reqwerr rtlfifordy2ck.v(423) " "Verilog HDL or VHDL warning at rtlfifordy2ck.v(423): object \"reqwerr\" assigned a value but never read" {  } { { "../rtlfifordy2ck.v" "" { Text "I:/Keccak/keccak-hw-prj/fifo2clk/rtlfifordy2ck.v" 423 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680543090205 "|rtlfifordy2ck"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 rtlfifordy2ck.v(427) " "Verilog HDL assignment warning at rtlfifordy2ck.v(427): truncated value with size 4 to match size of target (3)" {  } { { "../rtlfifordy2ck.v" "" { Text "I:/Keccak/keccak-hw-prj/fifo2clk/rtlfifordy2ck.v" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680543090205 "|rtlfifordy2ck"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rtlfifordy2ck.v(443) " "Verilog HDL Case Statement information at rtlfifordy2ck.v(443): all case item expressions in this case statement are onehot" {  } { { "../rtlfifordy2ck.v" "" { Text "I:/Keccak/keccak-hw-prj/fifo2clk/rtlfifordy2ck.v" 443 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1680543090206 "|rtlfifordy2ck"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rtlfifordy2ck.v(500) " "Verilog HDL Case Statement information at rtlfifordy2ck.v(500): all case item expressions in this case statement are onehot" {  } { { "../rtlfifordy2ck.v" "" { Text "I:/Keccak/keccak-hw-prj/fifo2clk/rtlfifordy2ck.v" 500 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1680543090206 "|rtlfifordy2ck"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convclk_grayffctrl convclk_grayffctrl:is_dual_clk.ififo " "Elaborating entity \"convclk_grayffctrl\" for hierarchy \"convclk_grayffctrl:is_dual_clk.ififo\"" {  } { { "../rtlfifordy2ck.v" "is_dual_clk.ififo" { Text "I:/Keccak/keccak-hw-prj/fifo2clk/rtlfifordy2ck.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680543090218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopx convclk_grayffctrl:is_dual_clk.ififo\|fflopx:flxfifoflush_c2w_sh " "Elaborating entity \"fflopx\" for hierarchy \"convclk_grayffctrl:is_dual_clk.ififo\|fflopx:flxfifoflush_c2w_sh\"" {  } { { "../convclk_grayffctrl.v" "flxfifoflush_c2w_sh" { Text "I:/Keccak/keccak-hw-prj/fifo2clk/convclk_grayffctrl.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680543090222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convclk_grayffwr convclk_grayffctrl:is_dual_clk.ififo\|convclk_grayffwr:write_control " "Elaborating entity \"convclk_grayffwr\" for hierarchy \"convclk_grayffctrl:is_dual_clk.ififo\|convclk_grayffwr:write_control\"" {  } { { "../convclk_grayffctrl.v" "write_control" { Text "I:/Keccak/keccak-hw-prj/fifo2clk/convclk_grayffctrl.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680543090223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convclk_grayffrd convclk_grayffctrl:is_dual_clk.ififo\|convclk_grayffrd:read_control " "Elaborating entity \"convclk_grayffrd\" for hierarchy \"convclk_grayffctrl:is_dual_clk.ififo\|convclk_grayffrd:read_control\"" {  } { { "../convclk_grayffctrl.v" "read_control" { Text "I:/Keccak/keccak-hw-prj/fifo2clk/convclk_grayffctrl.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680543090227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iarray113x iarray113x:is_dual_clk.imemfifo " "Elaborating entity \"iarray113x\" for hierarchy \"iarray113x:is_dual_clk.imemfifo\"" {  } { { "../rtlfifordy2ck.v" "is_dual_clk.imemfifo" { Text "I:/Keccak/keccak-hw-prj/fifo2clk/rtlfifordy2ck.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680543090232 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt iarray113x.v(68) " "Verilog HDL or VHDL warning at iarray113x.v(68): object \"cnt\" assigned a value but never read" {  } { { "../iarray113x.v" "" { Text "I:/Keccak/keccak-hw-prj/fifo2clk/iarray113x.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680543090232 "|rtlfifordy2ck|iarray113x:is_dual_clk.imemfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alsyncram112x iarray113x:is_dual_clk.imemfifo\|alsyncram112x:ram " "Elaborating entity \"alsyncram112x\" for hierarchy \"iarray113x:is_dual_clk.imemfifo\|alsyncram112x:ram\"" {  } { { "../iarray113x.v" "ram" { Text "I:/Keccak/keccak-hw-prj/fifo2clk/iarray113x.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680543090236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram iarray113x:is_dual_clk.imemfifo\|alsyncram112x:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"iarray113x:is_dual_clk.imemfifo\|alsyncram112x:ram\|altsyncram:altsyncram_component\"" {  } { { "../alsyncram112x.v" "altsyncram_component" { Text "I:/Keccak/keccak-hw-prj/fifo2clk/alsyncram112x.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680543090270 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "iarray113x:is_dual_clk.imemfifo\|alsyncram112x:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"iarray113x:is_dual_clk.imemfifo\|alsyncram112x:ram\|altsyncram:altsyncram_component\"" {  } { { "../alsyncram112x.v" "" { Text "I:/Keccak/keccak-hw-prj/fifo2clk/alsyncram112x.v" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680543090279 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "iarray113x:is_dual_clk.imemfifo\|alsyncram112x:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"iarray113x:is_dual_clk.imemfifo\|alsyncram112x:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680543090279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680543090279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680543090279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680543090279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680543090279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680543090279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680543090279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680543090279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680543090279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680543090279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680543090279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680543090279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680543090279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680543090279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680543090279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680543090279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680543090279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680543090279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680543090279 ""}  } { { "../alsyncram112x.v" "" { Text "I:/Keccak/keccak-hw-prj/fifo2clk/alsyncram112x.v" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680543090279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ppn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ppn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ppn1 " "Found entity 1: altsyncram_ppn1" {  } { { "db/altsyncram_ppn1.tdf" "" { Text "I:/Keccak/keccak-hw-prj/fifo2clk/qtus/db/altsyncram_ppn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680543090306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680543090306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ppn1 iarray113x:is_dual_clk.imemfifo\|alsyncram112x:ram\|altsyncram:altsyncram_component\|altsyncram_ppn1:auto_generated " "Elaborating entity \"altsyncram_ppn1\" for hierarchy \"iarray113x:is_dual_clk.imemfifo\|alsyncram112x:ram\|altsyncram:altsyncram_component\|altsyncram_ppn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "h:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680543090306 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1680543090779 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680543091001 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680543091001 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "532 " "Implemented 532 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680543091037 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680543091037 ""} { "Info" "ICUT_CUT_TM_LCELLS" "400 " "Implemented 400 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1680543091037 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1680543091037 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680543091037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4907 " "Peak virtual memory: 4907 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680543091046 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr  4 00:31:31 2023 " "Processing ended: Tue Apr  4 00:31:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680543091046 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680543091046 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680543091046 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680543091046 ""}
