#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat May 27 11:07:10 2023
# Process ID: 21272
# Current directory: E:/desk/code/verilog/lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent36040 E:\desk\code\verilog\lab4\lab4.xpr
# Log file: E:/desk/code/verilog/lab4/vivado.log
# Journal file: E:/desk/code/verilog/lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/desk/code/verilog/lab4/lab4.xpr
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Coe_File {E:/desk/code/verilog/lab4/lpm_rom_irom_io.coe}] [get_ips lpm_rom_irom]
generate_target all [get_files  E:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_7/lpm_rom_irom.xci]
catch { config_ip_cache -export [get_ips -all lpm_rom_irom] }
catch { [ delete_ip_run [get_ips -all lpm_rom_irom] ] }
export_ip_user_files -of_objects [get_files E:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_7/lpm_rom_irom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_7/lpm_rom_irom.xci]
export_simulation -of_objects [get_files E:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_7/lpm_rom_irom.xci] -directory E:/desk/code/verilog/lab4/lab4.ip_user_files/sim_scripts -ip_user_files_dir E:/desk/code/verilog/lab4/lab4.ip_user_files -ipstatic_source_dir E:/desk/code/verilog/lab4/lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/modelsim} {questa=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/questa} {riviera=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/riviera} {activehdl=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Coe_File {E:/desk/code/verilog/lab4/sc_datamem.coe}] [get_ips lpm_ram_dq_dram]
generate_target all [get_files  E:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_ram_dq_dram_1/lpm_ram_dq_dram.xci]
catch { config_ip_cache -export [get_ips -all lpm_ram_dq_dram] }
catch { [ delete_ip_run [get_ips -all lpm_ram_dq_dram] ] }
export_ip_user_files -of_objects [get_files E:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_ram_dq_dram_1/lpm_ram_dq_dram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_ram_dq_dram_1/lpm_ram_dq_dram.xci]
export_simulation -of_objects [get_files E:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_ram_dq_dram_1/lpm_ram_dq_dram.xci] -directory E:/desk/code/verilog/lab4/lab4.ip_user_files/sim_scripts -ip_user_files_dir E:/desk/code/verilog/lab4/lab4.ip_user_files -ipstatic_source_dir E:/desk/code/verilog/lab4/lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/modelsim} {questa=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/questa} {riviera=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/riviera} {activehdl=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
