Reading netlist file: "J:\Source_bac\Gowin_board\GW2A_LV18PG484\gowin\SD_test_fpga_project\impl\gwsynthesis\gowin_empu_m1.vg"
Parsing netlist file "J:\Source_bac\Gowin_board\GW2A_LV18PG484\gowin\SD_test_fpga_project\impl\gwsynthesis\gowin_empu_m1.vg" completed
Processing netlist completed
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
[90%] Routing Phase 3 completed
Placement and routing completed
Running timing analysis......
[95%] Timing analysis completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "J:\Source_bac\Gowin_board\GW2A_LV18PG484\gowin\SD_test_fpga_project\impl\pnr\gowin_empu_m1.power.html" completed
Generate file "J:\Source_bac\Gowin_board\GW2A_LV18PG484\gowin\SD_test_fpga_project\impl\pnr\gowin_empu_m1.pin.html" completed
Generate file "J:\Source_bac\Gowin_board\GW2A_LV18PG484\gowin\SD_test_fpga_project\impl\pnr\gowin_empu_m1.rpt.html" completed
Generate file "J:\Source_bac\Gowin_board\GW2A_LV18PG484\gowin\SD_test_fpga_project\impl\pnr\gowin_empu_m1.rpt.txt" completed
Generate file "J:\Source_bac\Gowin_board\GW2A_LV18PG484\gowin\SD_test_fpga_project\impl\pnr\gowin_empu_m1.tr.html" completed
Mon Aug 24 14:18:44 2020

