

================================================================
== Vitis HLS Report for 'krnl_vaddmul'
================================================================
* Date:           Fri Nov  8 03:49:44 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        krnl_vaddmul
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                               |                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                   |               Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_112  |krnl_vaddmul_Pipeline_L_vops_vops1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       76|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       58|    36|    25981|    21910|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       97|    -|
|Register             |        -|     -|      444|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       58|    36|    26425|    22083|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        4|     1|        3|        5|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        1|    ~0|        1|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+------------------------------------+---------+----+-------+-------+-----+
    |                    Instance                   |               Module               | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-----------------------------------------------+------------------------------------+---------+----+-------+-------+-----+
    |control_s_axi_U                                |control_s_axi                       |        0|   0|    399|    682|    0|
    |gmem0_m_axi_U                                  |gmem0_m_axi                         |       58|   0|   2493|   2663|    0|
    |grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_112  |krnl_vaddmul_Pipeline_L_vops_vops1  |        0|  30|  22751|  18463|    0|
    |mul_32ns_28ns_60_2_1_U24                       |mul_32ns_28ns_60_2_1                |        0|   3|    165|     49|    0|
    |mul_32ns_34ns_65_2_1_U23                       |mul_32ns_34ns_65_2_1                |        0|   3|    173|     53|    0|
    +-----------------------------------------------+------------------------------------+---------+----+-------+-------+-----+
    |Total                                          |                                    |       58|  36|  25981|  21910|    0|
    +-----------------------------------------------+------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln49_fu_132_p2  |         +|   0|  0|  39|          32|           2|
    |add_ln57_fu_157_p2  |         +|   0|  0|  35|          28|           1|
    |ap_block_state1     |        or|   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  76|          61|           4|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  43|          8|    1|          8|
    |ap_done        |   9|          2|    1|          2|
    |gmem0_ARVALID  |   9|          2|    1|          2|
    |gmem0_AWVALID  |   9|          2|    1|          2|
    |gmem0_BREADY   |   9|          2|    1|          2|
    |gmem0_RREADY   |   9|          2|    1|          2|
    |gmem0_WVALID   |   9|          2|    1|          2|
    +---------------+----+-----------+-----+-----------+
    |Total          |  97|         20|    7|         20|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |add_ln49_reg_195                                            |  32|   0|   32|          0|
    |add_ln57_reg_215                                            |  28|   0|   28|          0|
    |ap_CS_fsm                                                   |   7|   0|    7|          0|
    |ap_done_reg                                                 |   1|   0|    1|          0|
    |ap_rst_n_inv                                                |   1|   0|    1|          0|
    |ap_rst_reg_1                                                |   1|   0|    1|          0|
    |ap_rst_reg_2                                                |   1|   0|    1|          0|
    |bound_reg_271                                               |  60|   0|   60|          0|
    |grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_112_ap_start_reg  |   1|   0|    1|          0|
    |in1_read_reg_246                                            |  64|   0|   64|          0|
    |in2_read_reg_241                                            |  64|   0|   64|          0|
    |out_add_read_reg_236                                        |  64|   0|   64|          0|
    |out_mul_read_reg_231                                        |  64|   0|   64|          0|
    |trunc_ln61_reg_251                                          |   7|   0|    7|          0|
    |trunc_ln62_reg_256                                          |   7|   0|    7|          0|
    |trunc_ln70_reg_261                                          |   7|   0|    7|          0|
    |trunc_ln71_reg_266                                          |   7|   0|    7|          0|
    |trunc_ln_reg_205                                            |  28|   0|   28|          0|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       | 444|   0|  444|          0|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+------+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits |    Protocol   | Source Object|    C Type    |
+-----------------------+-----+------+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|     1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|     1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|     7|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|     1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|     1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|    32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|     4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|     1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|     1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|     7|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|     1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|     1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|    32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|     2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|     1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|     1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|     2|          s_axi|       control|        scalar|
|ap_local_block         |  out|     1|  ap_ctrl_chain|  krnl_vaddmul|  return value|
|ap_clk                 |   in|     1|  ap_ctrl_chain|  krnl_vaddmul|  return value|
|ap_rst_n               |   in|     1|  ap_ctrl_chain|  krnl_vaddmul|  return value|
|interrupt              |  out|     1|  ap_ctrl_chain|  krnl_vaddmul|  return value|
|m_axi_gmem0_AWVALID    |  out|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|    64|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|     8|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|     3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|     2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|     2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|     4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|     3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|     4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|     4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|  1024|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|   128|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID        |  out|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|    64|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|     8|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|     3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|     2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|     2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|     4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|     3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|     4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|     4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|  1024|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID        |   in|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|     2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|     2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID        |   in|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|     1|          m_axi|         gmem0|       pointer|
+-----------------------+-----+------+---------------+--------------+--------------+

