 ```verilog
always @(posedge clk) begin
    if (resetn)
        q <= 16'b0;
    else if (byteena[1])
        q[15:8] <= d[15:8];
    else if (byteena[0])
        q[7:0] <= d[7:0];
end