{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718696205727 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718696205736 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 18 09:36:45 2024 " "Processing started: Tue Jun 18 09:36:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718696205736 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718696205736 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor_2_with_RAM -c processor_2_with_RAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor_2_with_RAM -c processor_2_with_RAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718696205736 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718696206386 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718696206386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 1/full_adder/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 1/full_adder/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../../../LAB 8/Zadanie 1/full_adder/full_adder.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/full_adder/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718696215399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718696215399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 2/ripple_carry_adder_subtractor/ripple_carry_adder_subtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 2/ripple_carry_adder_subtractor/ripple_carry_adder_subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder_subtractor " "Found entity 1: ripple_carry_adder_subtractor" {  } { { "../../../LAB 8/Zadanie 2/ripple_carry_adder_subtractor/ripple_carry_adder_subtractor.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 2/ripple_carry_adder_subtractor/ripple_carry_adder_subtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718696215403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718696215403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 11/zadanie 1/regn/regn.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 11/zadanie 1/regn/regn.v" { { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "../../../LAB 11/Zadanie 1/regn/regn.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 1/regn/regn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718696215407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718696215407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 11/zadanie 1/dec3to8/dec3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 11/zadanie 1/dec3to8/dec3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "../../../LAB 11/Zadanie 1/dec3to8/dec3to8.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 1/dec3to8/dec3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718696215411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718696215411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 11/zadanie 1/mux_10_1_9_bits/mux_10_1_9_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 11/zadanie 1/mux_10_1_9_bits/mux_10_1_9_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_10_1_9_bits " "Found entity 1: mux_10_1_9_bits" {  } { { "../../../LAB 11/Zadanie 1/mux_10_1_9_bits/mux_10_1_9_bits.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 1/mux_10_1_9_bits/mux_10_1_9_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718696215415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718696215415 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter_9_bits_on_sload.v(6) " "Verilog HDL information at counter_9_bits_on_sload.v(6): always construct contains both blocking and non-blocking assignments" {  } { { "../../Zadanie 1/counter_9_bits_on_sload/counter_9_bits_on_sload.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 1/counter_9_bits_on_sload/counter_9_bits_on_sload.v" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1718696215419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 12/zadanie 1/counter_9_bits_on_sload/counter_9_bits_on_sload.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 12/zadanie 1/counter_9_bits_on_sload/counter_9_bits_on_sload.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_9_bits_on_sload " "Found entity 1: counter_9_bits_on_sload" {  } { { "../../Zadanie 1/counter_9_bits_on_sload/counter_9_bits_on_sload.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 1/counter_9_bits_on_sload/counter_9_bits_on_sload.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718696215419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718696215419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 12/zadanie 1/processor_2/processor_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 12/zadanie 1/processor_2/processor_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_2 " "Found entity 1: processor_2" {  } { { "../../Zadanie 1/processor_2/processor_2.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 1/processor_2/processor_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718696215423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718696215423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_2_with_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_2_with_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_2_with_RAM " "Found entity 1: processor_2_with_RAM" {  } { { "processor_2_with_RAM.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 2/processor_2_with_RAM/processor_2_with_RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718696215427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718696215427 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_2_with_RAM " "Elaborating entity \"processor_2_with_RAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718696215504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:reg_LED " "Elaborating entity \"regn\" for hierarchy \"regn:reg_LED\"" {  } { { "processor_2_with_RAM.v" "reg_LED" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 2/processor_2_with_RAM/processor_2_with_RAM.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718696215504 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ram128x9.v 1 1 " "Using design file ram128x9.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RAM128x9 " "Found entity 1: RAM128x9" {  } { { "ram128x9.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 2/processor_2_with_RAM/ram128x9.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718696215520 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718696215520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM128x9 RAM128x9:ram " "Elaborating entity \"RAM128x9\" for hierarchy \"RAM128x9:ram\"" {  } { { "processor_2_with_RAM.v" "ram" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 2/processor_2_with_RAM/processor_2_with_RAM.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718696215524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM128x9:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM128x9:ram\|altsyncram:altsyncram_component\"" {  } { { "ram128x9.v" "altsyncram_component" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 2/processor_2_with_RAM/ram128x9.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718696215577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM128x9:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM128x9:ram\|altsyncram:altsyncram_component\"" {  } { { "ram128x9.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 2/processor_2_with_RAM/ram128x9.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718696215581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM128x9:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM128x9:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718696215581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718696215581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memory_init.mif " "Parameter \"init_file\" = \"memory_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718696215581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718696215581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718696215581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718696215581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718696215581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718696215581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718696215581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718696215581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718696215581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718696215581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718696215581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718696215581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718696215581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718696215581 ""}  } { { "ram128x9.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 2/processor_2_with_RAM/ram128x9.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718696215581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4sq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4sq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4sq1 " "Found entity 1: altsyncram_4sq1" {  } { { "db/altsyncram_4sq1.tdf" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 2/processor_2_with_RAM/db/altsyncram_4sq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718696215653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718696215653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4sq1 RAM128x9:ram\|altsyncram:altsyncram_component\|altsyncram_4sq1:auto_generated " "Elaborating entity \"altsyncram_4sq1\" for hierarchy \"RAM128x9:ram\|altsyncram:altsyncram_component\|altsyncram_4sq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718696215653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_2 processor_2:proc " "Elaborating entity \"processor_2\" for hierarchy \"processor_2:proc\"" {  } { { "processor_2_with_RAM.v" "proc" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 2/processor_2_with_RAM/processor_2_with_RAM.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718696215669 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "G_not_zero processor_2.v(107) " "Verilog HDL Always Construct warning at processor_2.v(107): variable \"G_not_zero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Zadanie 1/processor_2/processor_2.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 1/processor_2/processor_2.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1718696215669 "|processor_2_with_RAM|processor_2:proc"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "processor_2.v(86) " "Verilog HDL Case Statement warning at processor_2.v(86): incomplete case statement has no default case item" {  } { { "../../Zadanie 1/processor_2/processor_2.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 1/processor_2/processor_2.v" 86 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1718696215669 "|processor_2_with_RAM|processor_2:proc"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "processor_2.v(114) " "Verilog HDL Case Statement warning at processor_2.v(114): incomplete case statement has no default case item" {  } { { "../../Zadanie 1/processor_2/processor_2.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 1/processor_2/processor_2.v" 114 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1718696215669 "|processor_2_with_RAM|processor_2:proc"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "processor_2.v(132) " "Verilog HDL Case Statement warning at processor_2.v(132): incomplete case statement has no default case item" {  } { { "../../Zadanie 1/processor_2/processor_2.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 1/processor_2/processor_2.v" 132 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1718696215669 "|processor_2_with_RAM|processor_2:proc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 processor_2:proc\|dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"processor_2:proc\|dec3to8:decX\"" {  } { { "../../Zadanie 1/processor_2/processor_2.v" "decX" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 1/processor_2/processor_2.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718696215669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_9_bits_on_sload processor_2:proc\|counter_9_bits_on_sload:counter " "Elaborating entity \"counter_9_bits_on_sload\" for hierarchy \"processor_2:proc\|counter_9_bits_on_sload:counter\"" {  } { { "../../Zadanie 1/processor_2/processor_2.v" "counter" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 1/processor_2/processor_2.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718696215681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn processor_2:proc\|regn:reg_W " "Elaborating entity \"regn\" for hierarchy \"processor_2:proc\|regn:reg_W\"" {  } { { "../../Zadanie 1/processor_2/processor_2.v" "reg_W" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 1/processor_2/processor_2.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718696215689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry_adder_subtractor processor_2:proc\|ripple_carry_adder_subtractor:alu " "Elaborating entity \"ripple_carry_adder_subtractor\" for hierarchy \"processor_2:proc\|ripple_carry_adder_subtractor:alu\"" {  } { { "../../Zadanie 1/processor_2/processor_2.v" "alu" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 1/processor_2/processor_2.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718696215689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder processor_2:proc\|ripple_carry_adder_subtractor:alu\|full_adder:add_or_sub\[0\].FA " "Elaborating entity \"full_adder\" for hierarchy \"processor_2:proc\|ripple_carry_adder_subtractor:alu\|full_adder:add_or_sub\[0\].FA\"" {  } { { "../../../LAB 8/Zadanie 2/ripple_carry_adder_subtractor/ripple_carry_adder_subtractor.v" "add_or_sub\[0\].FA" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 2/ripple_carry_adder_subtractor/ripple_carry_adder_subtractor.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718696215693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_10_1_9_bits processor_2:proc\|mux_10_1_9_bits:mux " "Elaborating entity \"mux_10_1_9_bits\" for hierarchy \"processor_2:proc\|mux_10_1_9_bits:mux\"" {  } { { "../../Zadanie 1/processor_2/processor_2.v" "mux" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 1/processor_2/processor_2.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718696215705 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mux_10_1_9_bits.v(5) " "Verilog HDL Case Statement information at mux_10_1_9_bits.v(5): all case item expressions in this case statement are onehot" {  } { { "../../../LAB 11/Zadanie 1/mux_10_1_9_bits/mux_10_1_9_bits.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 1/mux_10_1_9_bits/mux_10_1_9_bits.v" 5 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1718696215705 "|processor_2_with_RAM|processor_2:proc|mux_10_1_9_bits:mux"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1718696216273 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1718696216432 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1718696216847 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "DOUT\[0\] " "Logic cell \"DOUT\[0\]\"" {  } { { "processor_2_with_RAM.v" "DOUT\[0\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 2/processor_2_with_RAM/processor_2_with_RAM.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718696216851 ""} { "Info" "ISCL_SCL_CELL_NAME" "DOUT\[1\] " "Logic cell \"DOUT\[1\]\"" {  } { { "processor_2_with_RAM.v" "DOUT\[1\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 2/processor_2_with_RAM/processor_2_with_RAM.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718696216851 ""} { "Info" "ISCL_SCL_CELL_NAME" "DOUT\[2\] " "Logic cell \"DOUT\[2\]\"" {  } { { "processor_2_with_RAM.v" "DOUT\[2\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 2/processor_2_with_RAM/processor_2_with_RAM.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718696216851 ""} { "Info" "ISCL_SCL_CELL_NAME" "DOUT\[3\] " "Logic cell \"DOUT\[3\]\"" {  } { { "processor_2_with_RAM.v" "DOUT\[3\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 2/processor_2_with_RAM/processor_2_with_RAM.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718696216851 ""} { "Info" "ISCL_SCL_CELL_NAME" "DOUT\[4\] " "Logic cell \"DOUT\[4\]\"" {  } { { "processor_2_with_RAM.v" "DOUT\[4\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 2/processor_2_with_RAM/processor_2_with_RAM.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718696216851 ""} { "Info" "ISCL_SCL_CELL_NAME" "DOUT\[5\] " "Logic cell \"DOUT\[5\]\"" {  } { { "processor_2_with_RAM.v" "DOUT\[5\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 2/processor_2_with_RAM/processor_2_with_RAM.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718696216851 ""} { "Info" "ISCL_SCL_CELL_NAME" "DOUT\[6\] " "Logic cell \"DOUT\[6\]\"" {  } { { "processor_2_with_RAM.v" "DOUT\[6\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 2/processor_2_with_RAM/processor_2_with_RAM.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718696216851 ""} { "Info" "ISCL_SCL_CELL_NAME" "DOUT\[7\] " "Logic cell \"DOUT\[7\]\"" {  } { { "processor_2_with_RAM.v" "DOUT\[7\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 2/processor_2_with_RAM/processor_2_with_RAM.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718696216851 ""} { "Info" "ISCL_SCL_CELL_NAME" "DOUT\[8\] " "Logic cell \"DOUT\[8\]\"" {  } { { "processor_2_with_RAM.v" "DOUT\[8\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 2/processor_2_with_RAM/processor_2_with_RAM.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718696216851 ""} { "Info" "ISCL_SCL_CELL_NAME" "RAM_out\[8\] " "Logic cell \"RAM_out\[8\]\"" {  } { { "processor_2_with_RAM.v" "RAM_out\[8\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 2/processor_2_with_RAM/processor_2_with_RAM.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718696216851 ""} { "Info" "ISCL_SCL_CELL_NAME" "RAM_out\[6\] " "Logic cell \"RAM_out\[6\]\"" {  } { { "processor_2_with_RAM.v" "RAM_out\[6\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 2/processor_2_with_RAM/processor_2_with_RAM.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718696216851 ""} { "Info" "ISCL_SCL_CELL_NAME" "RAM_out\[7\] " "Logic cell \"RAM_out\[7\]\"" {  } { { "processor_2_with_RAM.v" "RAM_out\[7\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 2/processor_2_with_RAM/processor_2_with_RAM.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718696216851 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADDR\[7\] " "Logic cell \"ADDR\[7\]\"" {  } { { "processor_2_with_RAM.v" "ADDR\[7\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 2/processor_2_with_RAM/processor_2_with_RAM.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718696216851 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADDR\[8\] " "Logic cell \"ADDR\[8\]\"" {  } { { "processor_2_with_RAM.v" "ADDR\[8\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 2/processor_2_with_RAM/processor_2_with_RAM.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718696216851 ""} { "Info" "ISCL_SCL_CELL_NAME" "W " "Logic cell \"W\"" {  } { { "processor_2_with_RAM.v" "W" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 2/processor_2_with_RAM/processor_2_with_RAM.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718696216851 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADDR\[0\] " "Logic cell \"ADDR\[0\]\"" {  } { { "processor_2_with_RAM.v" "ADDR\[0\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 2/processor_2_with_RAM/processor_2_with_RAM.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718696216851 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADDR\[1\] " "Logic cell \"ADDR\[1\]\"" {  } { { "processor_2_with_RAM.v" "ADDR\[1\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 2/processor_2_with_RAM/processor_2_with_RAM.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718696216851 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADDR\[2\] " "Logic cell \"ADDR\[2\]\"" {  } { { "processor_2_with_RAM.v" "ADDR\[2\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 2/processor_2_with_RAM/processor_2_with_RAM.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718696216851 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADDR\[3\] " "Logic cell \"ADDR\[3\]\"" {  } { { "processor_2_with_RAM.v" "ADDR\[3\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 2/processor_2_with_RAM/processor_2_with_RAM.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718696216851 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADDR\[4\] " "Logic cell \"ADDR\[4\]\"" {  } { { "processor_2_with_RAM.v" "ADDR\[4\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 2/processor_2_with_RAM/processor_2_with_RAM.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718696216851 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADDR\[5\] " "Logic cell \"ADDR\[5\]\"" {  } { { "processor_2_with_RAM.v" "ADDR\[5\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 2/processor_2_with_RAM/processor_2_with_RAM.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718696216851 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADDR\[6\] " "Logic cell \"ADDR\[6\]\"" {  } { { "processor_2_with_RAM.v" "ADDR\[6\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 2/processor_2_with_RAM/processor_2_with_RAM.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718696216851 ""} { "Info" "ISCL_SCL_CELL_NAME" "Run_proc " "Logic cell \"Run_proc\"" {  } { { "processor_2_with_RAM.v" "Run_proc" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 2/processor_2_with_RAM/processor_2_with_RAM.v" 22 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718696216851 ""} { "Info" "ISCL_SCL_CELL_NAME" "RAM_out\[0\] " "Logic cell \"RAM_out\[0\]\"" {  } { { "processor_2_with_RAM.v" "RAM_out\[0\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 2/processor_2_with_RAM/processor_2_with_RAM.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718696216851 ""} { "Info" "ISCL_SCL_CELL_NAME" "RAM_out\[1\] " "Logic cell \"RAM_out\[1\]\"" {  } { { "processor_2_with_RAM.v" "RAM_out\[1\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 2/processor_2_with_RAM/processor_2_with_RAM.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718696216851 ""} { "Info" "ISCL_SCL_CELL_NAME" "RAM_out\[2\] " "Logic cell \"RAM_out\[2\]\"" {  } { { "processor_2_with_RAM.v" "RAM_out\[2\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 2/processor_2_with_RAM/processor_2_with_RAM.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718696216851 ""} { "Info" "ISCL_SCL_CELL_NAME" "RAM_out\[3\] " "Logic cell \"RAM_out\[3\]\"" {  } { { "processor_2_with_RAM.v" "RAM_out\[3\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 2/processor_2_with_RAM/processor_2_with_RAM.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718696216851 ""} { "Info" "ISCL_SCL_CELL_NAME" "RAM_out\[4\] " "Logic cell \"RAM_out\[4\]\"" {  } { { "processor_2_with_RAM.v" "RAM_out\[4\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 2/processor_2_with_RAM/processor_2_with_RAM.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718696216851 ""} { "Info" "ISCL_SCL_CELL_NAME" "RAM_out\[5\] " "Logic cell \"RAM_out\[5\]\"" {  } { { "processor_2_with_RAM.v" "RAM_out\[5\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 2/processor_2_with_RAM/processor_2_with_RAM.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718696216851 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1718696216851 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 2/processor_2_with_RAM/output_files/processor_2_with_RAM.map.smsg " "Generated suppressed messages file C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 12/Zadanie 2/processor_2_with_RAM/output_files/processor_2_with_RAM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718696216879 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718696216980 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718696216980 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "322 " "Implemented 322 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718696217038 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718696217038 ""} { "Info" "ICUT_CUT_TM_LCELLS" "300 " "Implemented 300 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718696217038 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1718696217038 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718696217038 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718696217051 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 18 09:36:57 2024 " "Processing ended: Tue Jun 18 09:36:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718696217051 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718696217051 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718696217051 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718696217051 ""}
