
e
%s %s
410*	simulator2$
Vivado Simulator2default:default2
2013.32default:defaultZ43-3977
h
%s
*	simulator2T
@Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.2default:default
‡
Running: %s
333*	simulator2Û
Æ/opt/Xilinx/Vivado/2013.3/bin/unwrapped/lnx64.o/xelab --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot red_pitaya_ams_tb_behav --prj /home/labuser/Vivado Compilation Test/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.sim/sim_1/behav/red_pitaya_ams_tb.prj work.red_pitaya_ams_tb work.glbl 2default:defaultZ43-3449
b
.Multi-threading is on. Using %s slave threads
406*	simulator2
42default:defaultZ43-3954
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
Õ
+Analyzing Verilog file "%s" into library %s165*xsimverific2p
\/home/labuser/Vivado Compilation Test/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_ams.v2default:default2
work2default:defaultZ10-165
Ö
+Analyzing Verilog file "%s" into library %s165*xsimverific2q
]/home/labuser/Vivado Compilation Test/RedPitaya/FPGA/release1/fpga/code/bench/sys_bus_model.v2default:default2
work2default:defaultZ10-165
Ú
+Analyzing Verilog file "%s" into library %s165*xsimverific2u
a/home/labuser/Vivado Compilation Test/RedPitaya/FPGA/release1/fpga/code/bench/red_pitaya_ams_tb.v2default:default2
work2default:defaultZ10-165
ª
+Analyzing Verilog file "%s" into library %s165*xsimverific2E
1/opt/Xilinx/Vivado/2013.3/data/verilog/src/glbl.v2default:default2
work2default:defaultZ10-165
9
Starting static elaboration
342*	simulatorZ43-3458
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
®
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2p
\/home/labuser/Vivado Compilation Test/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_ams.v2default:default2
472default:default2"
red_pitaya_ams2default:defaultZ43-4099
®
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2p
\/home/labuser/Vivado Compilation Test/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_ams.v2default:default2
472default:default2"
red_pitaya_ams2default:defaultZ43-4099
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
[
%Time Resolution for simulation is %s
344*	simulator2
1ps2default:defaultZ43-3460
a
Compiling module %s405*	simulator2/
work.sys_bus_model_default
2default:defaultZ43-3953
v
Compiling module %s405*	simulator2D
0unisims_ver.XADC(INIT_41=16'b010111100001111...
2default:defaultZ43-3953
Z
Compiling module %s405*	simulator2(
work.red_pitaya_ams
2default:defaultZ43-3953
]
Compiling module %s405*	simulator2+
work.red_pitaya_ams_tb
2default:defaultZ43-3953
P
Compiling module %s405*	simulator2

work.glbl
2default:defaultZ43-3953
g
Built simulation snapshot %s
278*	simulator2+
red_pitaya_ams_tb_behav2default:defaultZ43-3394


End Record