{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1639128825605 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1639128825605 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 10 17:33:45 2021 " "Processing started: Fri Dec 10 17:33:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1639128825605 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1639128825605 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8bit_cpu_by_memory -c 8bit_cpu_by_memory " "Command: quartus_map --read_settings_files=on --write_settings_files=off 8bit_cpu_by_memory -c 8bit_cpu_by_memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1639128825605 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1639128825797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/cpu_dataflow.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/cpu_dataflow.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_dataflow " "Found entity 1: CPU_dataflow" {  } { { "modules/CPU_dataflow.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/CPU_dataflow.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639128825825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639128825825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "modules/controller.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/controller.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639128825826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639128825826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/z.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/z.v" { { "Info" "ISGN_ENTITY_NAME" "1 z " "Found entity 1: z" {  } { { "modules/z.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/z.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639128825827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639128825827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/tr.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/tr.v" { { "Info" "ISGN_ENTITY_NAME" "1 tr " "Found entity 1: tr" {  } { { "modules/tr.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/tr.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639128825828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639128825828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/top.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "modules/top.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639128825829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639128825829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/r.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/r.v" { { "Info" "ISGN_ENTITY_NAME" "1 r " "Found entity 1: r" {  } { { "modules/r.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/r.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639128825830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639128825830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/qtsj.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/qtsj.v" { { "Info" "ISGN_ENTITY_NAME" "1 qtsj " "Found entity 1: qtsj" {  } { { "modules/qtsj.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/qtsj.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639128825831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639128825831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "modules/pc.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/pc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639128825832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639128825832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "modules/memory.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/memory.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639128825833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639128825833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/light_show.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/light_show.v" { { "Info" "ISGN_ENTITY_NAME" "1 light_show " "Found entity 1: light_show" {  } { { "modules/light_show.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/light_show.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639128825834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639128825834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/ir.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "modules/ir.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/ir.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639128825835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639128825835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/dr.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/dr.v" { { "Info" "ISGN_ENTITY_NAME" "1 dr " "Found entity 1: dr" {  } { { "modules/dr.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/dr.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639128825836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639128825836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/cpu_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/cpu_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_Controller " "Found entity 1: CPU_Controller" {  } { { "modules/CPU_Controller.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/CPU_Controller.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639128825837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639128825837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "modules/clk_div.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/clk_div.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639128825838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639128825838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/ar.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/ar.v" { { "Info" "ISGN_ENTITY_NAME" "1 ar " "Found entity 1: ar" {  } { { "modules/ar.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/ar.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639128825838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639128825838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "modules/alu.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639128825839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639128825839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/ac.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/ac.v" { { "Info" "ISGN_ENTITY_NAME" "1 ac " "Found entity 1: ac" {  } { { "modules/ac.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/ac.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639128825840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639128825840 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1639128825859 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "trload_led top.v(30) " "Output port \"trload_led\" at top.v(30) has no driver" {  } { { "modules/top.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/top.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1639128825861 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "zload_led top.v(30) " "Output port \"zload_led\" at top.v(30) has no driver" {  } { { "modules/top.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/top.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1639128825861 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "trbus_led top.v(30) " "Output port \"trbus_led\" at top.v(30) has no driver" {  } { { "modules/top.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/top.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1639128825861 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rbus_led top.v(30) " "Output port \"rbus_led\" at top.v(30) has no driver" {  } { { "modules/top.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/top.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1639128825861 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:quick " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:quick\"" {  } { { "modules/top.v" "quick" { Text "D:/Principles of Computer Organization/CPU/modules/top.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639128825866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_Controller CPU_Controller:controller " "Elaborating entity \"CPU_Controller\" for hierarchy \"CPU_Controller:controller\"" {  } { { "modules/top.v" "controller" { Text "D:/Principles of Computer Organization/CPU/modules/top.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639128825868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_dataflow CPU_dataflow:mcpu " "Elaborating entity \"CPU_dataflow\" for hierarchy \"CPU_dataflow:mcpu\"" {  } { { "modules/top.v" "mcpu" { Text "D:/Principles of Computer Organization/CPU/modules/top.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639128825868 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "drhbus 0 CPU_dataflow.v(23) " "Net \"drhbus\" at CPU_dataflow.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "modules/CPU_dataflow.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/CPU_dataflow.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1639128825869 "|top|CPU_dataflow:mcpu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "drlbus 0 CPU_dataflow.v(23) " "Net \"drlbus\" at CPU_dataflow.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "modules/CPU_dataflow.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/CPU_dataflow.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1639128825869 "|top|CPU_dataflow:mcpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qtsj CPU_dataflow:mcpu\|qtsj:qtdl " "Elaborating entity \"qtsj\" for hierarchy \"CPU_dataflow:mcpu\|qtsj:qtdl\"" {  } { { "modules/CPU_dataflow.v" "qtdl" { Text "D:/Principles of Computer Organization/CPU/modules/CPU_dataflow.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639128825873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ar CPU_dataflow:mcpu\|ar:mar " "Elaborating entity \"ar\" for hierarchy \"CPU_dataflow:mcpu\|ar:mar\"" {  } { { "modules/CPU_dataflow.v" "mar" { Text "D:/Principles of Computer Organization/CPU/modules/CPU_dataflow.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639128825874 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ar.v(21) " "Verilog HDL assignment warning at ar.v(21): truncated value with size 32 to match size of target (16)" {  } { { "modules/ar.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/ar.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639128825874 "|top|CPU_dataflow:mcpu|ar:mar"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc CPU_dataflow:mcpu\|pc:mpc " "Elaborating entity \"pc\" for hierarchy \"CPU_dataflow:mcpu\|pc:mpc\"" {  } { { "modules/CPU_dataflow.v" "mpc" { Text "D:/Principles of Computer Organization/CPU/modules/CPU_dataflow.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639128825875 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pc.v(20) " "Verilog HDL assignment warning at pc.v(20): truncated value with size 32 to match size of target (16)" {  } { { "modules/pc.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/pc.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639128825875 "|top|CPU_dataflow:mcpu|pc:mpc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dr CPU_dataflow:mcpu\|dr:mdr " "Elaborating entity \"dr\" for hierarchy \"CPU_dataflow:mcpu\|dr:mdr\"" {  } { { "modules/CPU_dataflow.v" "mdr" { Text "D:/Principles of Computer Organization/CPU/modules/CPU_dataflow.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639128825875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir CPU_dataflow:mcpu\|ir:mir " "Elaborating entity \"ir\" for hierarchy \"CPU_dataflow:mcpu\|ir:mir\"" {  } { { "modules/CPU_dataflow.v" "mir" { Text "D:/Principles of Computer Organization/CPU/modules/CPU_dataflow.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639128825876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r CPU_dataflow:mcpu\|r:mr " "Elaborating entity \"r\" for hierarchy \"CPU_dataflow:mcpu\|r:mr\"" {  } { { "modules/CPU_dataflow.v" "mr" { Text "D:/Principles of Computer Organization/CPU/modules/CPU_dataflow.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639128825877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ac CPU_dataflow:mcpu\|ac:mac " "Elaborating entity \"ac\" for hierarchy \"CPU_dataflow:mcpu\|ac:mac\"" {  } { { "modules/CPU_dataflow.v" "mac" { Text "D:/Principles of Computer Organization/CPU/modules/CPU_dataflow.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639128825877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu CPU_dataflow:mcpu\|alu:malu " "Elaborating entity \"alu\" for hierarchy \"CPU_dataflow:mcpu\|alu:malu\"" {  } { { "modules/CPU_dataflow.v" "malu" { Text "D:/Principles of Computer Organization/CPU/modules/CPU_dataflow.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639128825878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller CPU_dataflow:mcpu\|controller:mcontroller " "Elaborating entity \"controller\" for hierarchy \"CPU_dataflow:mcpu\|controller:mcontroller\"" {  } { { "modules/CPU_dataflow.v" "mcontroller" { Text "D:/Principles of Computer Organization/CPU/modules/CPU_dataflow.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639128825878 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_NOP controller.v(42) " "Verilog HDL or VHDL warning at controller.v(42): object \"i_NOP\" assigned a value but never read" {  } { { "modules/controller.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/controller.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1639128825879 "|top|CPU_dataflow:mcpu|controller:mcontroller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_LDAC controller.v(42) " "Verilog HDL or VHDL warning at controller.v(42): object \"i_LDAC\" assigned a value but never read" {  } { { "modules/controller.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/controller.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1639128825879 "|top|CPU_dataflow:mcpu|controller:mcontroller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_STAC controller.v(42) " "Verilog HDL or VHDL warning at controller.v(42): object \"i_STAC\" assigned a value but never read" {  } { { "modules/controller.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/controller.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1639128825879 "|top|CPU_dataflow:mcpu|controller:mcontroller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_MOVR controller.v(43) " "Verilog HDL or VHDL warning at controller.v(43): object \"i_MOVR\" assigned a value but never read" {  } { { "modules/controller.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/controller.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1639128825879 "|top|CPU_dataflow:mcpu|controller:mcontroller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_JUMP controller.v(43) " "Verilog HDL or VHDL warning at controller.v(43): object \"i_JUMP\" assigned a value but never read" {  } { { "modules/controller.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/controller.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1639128825880 "|top|CPU_dataflow:mcpu|controller:mcontroller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_JMPZ controller.v(43) " "Verilog HDL or VHDL warning at controller.v(43): object \"i_JMPZ\" assigned a value but never read" {  } { { "modules/controller.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/controller.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1639128825880 "|top|CPU_dataflow:mcpu|controller:mcontroller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_JPNZ controller.v(43) " "Verilog HDL or VHDL warning at controller.v(43): object \"i_JPNZ\" assigned a value but never read" {  } { { "modules/controller.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/controller.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1639128825880 "|top|CPU_dataflow:mcpu|controller:mcontroller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_ADD controller.v(44) " "Verilog HDL or VHDL warning at controller.v(44): object \"i_ADD\" assigned a value but never read" {  } { { "modules/controller.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/controller.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1639128825880 "|top|CPU_dataflow:mcpu|controller:mcontroller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_SUB controller.v(44) " "Verilog HDL or VHDL warning at controller.v(44): object \"i_SUB\" assigned a value but never read" {  } { { "modules/controller.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/controller.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1639128825880 "|top|CPU_dataflow:mcpu|controller:mcontroller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_INAC controller.v(44) " "Verilog HDL or VHDL warning at controller.v(44): object \"i_INAC\" assigned a value but never read" {  } { { "modules/controller.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/controller.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1639128825880 "|top|CPU_dataflow:mcpu|controller:mcontroller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_CLAC controller.v(44) " "Verilog HDL or VHDL warning at controller.v(44): object \"i_CLAC\" assigned a value but never read" {  } { { "modules/controller.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/controller.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1639128825880 "|top|CPU_dataflow:mcpu|controller:mcontroller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_AND controller.v(45) " "Verilog HDL or VHDL warning at controller.v(45): object \"i_AND\" assigned a value but never read" {  } { { "modules/controller.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/controller.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1639128825880 "|top|CPU_dataflow:mcpu|controller:mcontroller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_OR controller.v(45) " "Verilog HDL or VHDL warning at controller.v(45): object \"i_OR\" assigned a value but never read" {  } { { "modules/controller.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/controller.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1639128825880 "|top|CPU_dataflow:mcpu|controller:mcontroller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_XOR controller.v(45) " "Verilog HDL or VHDL warning at controller.v(45): object \"i_XOR\" assigned a value but never read" {  } { { "modules/controller.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/controller.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1639128825880 "|top|CPU_dataflow:mcpu|controller:mcontroller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_NOT controller.v(45) " "Verilog HDL or VHDL warning at controller.v(45): object \"i_NOT\" assigned a value but never read" {  } { { "modules/controller.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/controller.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1639128825880 "|top|CPU_dataflow:mcpu|controller:mcontroller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t7 controller.v(48) " "Verilog HDL or VHDL warning at controller.v(48): object \"t7\" assigned a value but never read" {  } { { "modules/controller.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/controller.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1639128825880 "|top|CPU_dataflow:mcpu|controller:mcontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mem_write controller.v(32) " "Output port \"mem_write\" at controller.v(32) has no driver" {  } { { "modules/controller.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/controller.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1639128825880 "|top|CPU_dataflow:mcpu|controller:mcontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "bus2mem controller.v(33) " "Output port \"bus2mem\" at controller.v(33) has no driver" {  } { { "modules/controller.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/controller.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1639128825880 "|top|CPU_dataflow:mcpu|controller:mcontroller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:mram " "Elaborating entity \"memory\" for hierarchy \"memory:mram\"" {  } { { "modules/top.v" "mram" { Text "D:/Principles of Computer Organization/CPU/modules/top.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639128825880 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr2 memory.v(47) " "Verilog HDL Always Construct warning at memory.v(47): variable \"addr2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "modules/memory.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/memory.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1639128825884 "|top|memory:mram"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_rom memory.v(49) " "Verilog HDL Always Construct warning at memory.v(49): inferring latch(es) for variable \"data_rom\", which holds its previous value in one or more paths through the always construct" {  } { { "modules/memory.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/memory.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1639128825885 "|top|memory:mram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rom\[0\] memory.v(51) " "Inferred latch for \"data_rom\[0\]\" at memory.v(51)" {  } { { "modules/memory.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/memory.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639128825885 "|top|memory:mram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rom\[1\] memory.v(51) " "Inferred latch for \"data_rom\[1\]\" at memory.v(51)" {  } { { "modules/memory.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/memory.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639128825885 "|top|memory:mram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rom\[2\] memory.v(51) " "Inferred latch for \"data_rom\[2\]\" at memory.v(51)" {  } { { "modules/memory.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/memory.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639128825885 "|top|memory:mram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rom\[3\] memory.v(51) " "Inferred latch for \"data_rom\[3\]\" at memory.v(51)" {  } { { "modules/memory.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/memory.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639128825885 "|top|memory:mram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rom\[4\] memory.v(51) " "Inferred latch for \"data_rom\[4\]\" at memory.v(51)" {  } { { "modules/memory.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/memory.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639128825885 "|top|memory:mram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rom\[5\] memory.v(51) " "Inferred latch for \"data_rom\[5\]\" at memory.v(51)" {  } { { "modules/memory.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/memory.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639128825885 "|top|memory:mram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rom\[6\] memory.v(51) " "Inferred latch for \"data_rom\[6\]\" at memory.v(51)" {  } { { "modules/memory.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/memory.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639128825885 "|top|memory:mram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rom\[7\] memory.v(51) " "Inferred latch for \"data_rom\[7\]\" at memory.v(51)" {  } { { "modules/memory.v" "" { Text "D:/Principles of Computer Organization/CPU/modules/memory.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639128825885 "|top|memory:mram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "light_show light_show:show " "Elaborating entity \"light_show\" for hierarchy \"light_show:show\"" {  } { { "modules/top.v" "show" { Text "D:/Principles of Computer Organization/CPU/modules/top.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639128825885 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CPUstate mram " "Port \"CPUstate\" does not exist in macrofunction \"mram\"" {  } { { "modules/top.v" "mram" { Text "D:/Principles of Computer Organization/CPU/modules/top.v" 74 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639128825922 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1639128825927 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 29 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1639128825961 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 10 17:33:45 2021 " "Processing ended: Fri Dec 10 17:33:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1639128825961 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1639128825961 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1639128825961 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1639128825961 ""}
