// Seed: 119112869
module module_0;
  wire id_2;
  assign module_2.type_7 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  supply1 id_6 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri1 id_0,
    input wor id_1,
    input tri0 id_2,
    input wand id_3,
    input tri0 id_4,
    input supply1 id_5,
    input supply1 id_6,
    output tri id_7,
    output uwire id_8,
    output wand id_9,
    input tri1 id_10,
    input wire id_11
);
  wire id_13;
  assign id_7 = id_6 != 1;
  module_0 modCall_1 ();
endmodule
