{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1695585163780 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1695585163780 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "IHM EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"IHM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1695585163792 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1695585163857 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1695585163857 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1695585163984 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1695585163993 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695585164229 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695585164229 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695585164229 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1695585164229 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/wesle/Documents/PBL1-SD 1.1.0/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695585164231 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/wesle/Documents/PBL1-SD 1.1.0/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695585164231 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/wesle/Documents/PBL1-SD 1.1.0/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695585164231 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/wesle/Documents/PBL1-SD 1.1.0/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695585164231 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/wesle/Documents/PBL1-SD 1.1.0/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695585164231 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1695585164231 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1695585164233 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "21 21 " "No exact pin location assignment(s) for 21 pins of 21 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1695585164598 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "23 " "The Timing Analyzer is analyzing 23 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1695585165122 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IHM.sdc " "Synopsys Design Constraints File file not found: 'IHM.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1695585165122 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1695585165123 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "data_send~6\|combout " "Node \"data_send~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165125 ""} { "Warning" "WSTA_SCC_NODE" "data_send~2\|datad " "Node \"data_send~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165125 ""} { "Warning" "WSTA_SCC_NODE" "data_send~2\|combout " "Node \"data_send~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165125 ""} { "Warning" "WSTA_SCC_NODE" "data_send~6\|dataa " "Node \"data_send~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165125 ""}  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1695585165125 ""}
{ "Warning" "WSTA_SCC_LOOP" "152 " "Found combinational loop of 152 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~0\|dataa " "Node \"Add0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~0\|cout " "Node \"Add0~0\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|cin " "Node \"Add0~2\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|cout " "Node \"Add0~2\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|cin " "Node \"Add0~4\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|cout " "Node \"Add0~4\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|cin " "Node \"Add0~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|cout " "Node \"Add0~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|cin " "Node \"Add0~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|combout " "Node \"Add0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~102\|datad " "Node \"count~102\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~102\|combout " "Node \"count~102\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count\[4\]~38\|datad " "Node \"count\[4\]~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count\[4\]~38\|combout " "Node \"count\[4\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~2\|dataa " "Node \"Equal0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~2\|combout " "Node \"Equal0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~4\|datac " "Node \"Equal0~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~4\|combout " "Node \"Equal0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~102\|datac " "Node \"count~102\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~103\|datad " "Node \"count~103\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~103\|combout " "Node \"count~103\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count\[3\]~42\|datad " "Node \"count\[3\]~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count\[3\]~42\|combout " "Node \"count\[3\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~103\|dataa " "Node \"count~103\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|dataa " "Node \"Add0~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|combout " "Node \"Add0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~103\|datab " "Node \"count~103\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~2\|datac " "Node \"Equal0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~104\|datad " "Node \"count~104\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~104\|combout " "Node \"count~104\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count\[2\]~46\|datad " "Node \"count\[2\]~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count\[2\]~46\|combout " "Node \"count\[2\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~104\|dataa " "Node \"count~104\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|dataa " "Node \"Add0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|combout " "Node \"Add0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~104\|datab " "Node \"count~104\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~2\|datad " "Node \"Equal0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~105\|datad " "Node \"count~105\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~105\|combout " "Node \"count~105\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count\[1\]~50\|datad " "Node \"count\[1\]~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count\[1\]~50\|combout " "Node \"count\[1\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~105\|dataa " "Node \"count~105\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|dataa " "Node \"Add0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|combout " "Node \"Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~105\|datab " "Node \"count~105\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~3\|datac " "Node \"Equal0~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~3\|combout " "Node \"Equal0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~4\|datad " "Node \"Equal0~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~106\|datad " "Node \"count~106\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~106\|combout " "Node \"count~106\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~54\|datad " "Node \"count\[0\]~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~54\|combout " "Node \"count\[0\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~106\|dataa " "Node \"count~106\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~3\|datad " "Node \"Equal0~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~102\|dataa " "Node \"count~102\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|dataa " "Node \"Add0~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|cout " "Node \"Add0~8\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|cin " "Node \"Add0~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|cout " "Node \"Add0~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~12\|cin " "Node \"Add0~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~12\|cout " "Node \"Add0~12\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~14\|cin " "Node \"Add0~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~14\|cout " "Node \"Add0~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~16\|cin " "Node \"Add0~16\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~16\|cout " "Node \"Add0~16\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~18\|cin " "Node \"Add0~18\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~18\|cout " "Node \"Add0~18\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~20\|cin " "Node \"Add0~20\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~20\|combout " "Node \"Add0~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~108\|datac " "Node \"count~108\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~108\|combout " "Node \"count~108\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count\[10\]~14\|datad " "Node \"count\[10\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count\[10\]~14\|combout " "Node \"count\[10\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|datab " "Node \"Equal0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|combout " "Node \"Equal0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~4\|dataa " "Node \"Equal0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~108\|datad " "Node \"count~108\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~20\|dataa " "Node \"Add0~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~20\|cout " "Node \"Add0~20\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~22\|cin " "Node \"Add0~22\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~22\|cout " "Node \"Add0~22\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~24\|cin " "Node \"Add0~24\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~24\|cout " "Node \"Add0~24\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~26\|cin " "Node \"Add0~26\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~26\|combout " "Node \"Add0~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~107\|datac " "Node \"count~107\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~107\|combout " "Node \"count~107\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count\[13\]~2\|datad " "Node \"count\[13\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count\[13\]~2\|combout " "Node \"count\[13\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~26\|dataa " "Node \"Add0~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~107\|datad " "Node \"count~107\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|dataa " "Node \"Equal0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~24\|combout " "Node \"Add0~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~109\|datac " "Node \"count~109\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~109\|combout " "Node \"count~109\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count\[12\]~6\|datad " "Node \"count\[12\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count\[12\]~6\|combout " "Node \"count\[12\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~24\|dataa " "Node \"Add0~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~109\|datad " "Node \"count~109\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|datac " "Node \"Equal0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~22\|combout " "Node \"Add0~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~110\|datac " "Node \"count~110\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~110\|combout " "Node \"count~110\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count\[11\]~10\|datad " "Node \"count\[11\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count\[11\]~10\|combout " "Node \"count\[11\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~22\|dataa " "Node \"Add0~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~110\|datad " "Node \"count~110\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|datad " "Node \"Equal0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~18\|combout " "Node \"Add0~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~111\|datac " "Node \"count~111\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~111\|combout " "Node \"count~111\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count\[9\]~18\|datad " "Node \"count\[9\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count\[9\]~18\|combout " "Node \"count\[9\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~18\|dataa " "Node \"Add0~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~111\|datad " "Node \"count~111\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~1\|dataa " "Node \"Equal0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~1\|combout " "Node \"Equal0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~4\|datab " "Node \"Equal0~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~16\|combout " "Node \"Add0~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~112\|datac " "Node \"count~112\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~112\|combout " "Node \"count~112\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count\[8\]~22\|datad " "Node \"count\[8\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count\[8\]~22\|combout " "Node \"count\[8\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~16\|dataa " "Node \"Add0~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~112\|datad " "Node \"count~112\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~1\|datab " "Node \"Equal0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~14\|combout " "Node \"Add0~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~113\|datac " "Node \"count~113\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~113\|combout " "Node \"count~113\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count\[7\]~26\|datad " "Node \"count\[7\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count\[7\]~26\|combout " "Node \"count\[7\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~14\|dataa " "Node \"Add0~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~113\|datad " "Node \"count~113\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~1\|datac " "Node \"Equal0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~12\|combout " "Node \"Add0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~114\|datac " "Node \"count~114\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~114\|combout " "Node \"count~114\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count\[6\]~30\|datad " "Node \"count\[6\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count\[6\]~30\|combout " "Node \"count\[6\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~12\|dataa " "Node \"Add0~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~114\|datad " "Node \"count~114\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~1\|datad " "Node \"Equal0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|combout " "Node \"Add0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~115\|datac " "Node \"count~115\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~115\|combout " "Node \"count~115\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count\[5\]~34\|datad " "Node \"count\[5\]~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count\[5\]~34\|combout " "Node \"count\[5\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|dataa " "Node \"Add0~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~115\|datad " "Node \"count~115\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~2\|datab " "Node \"Equal0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "Add0~0\|combout " "Node \"Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""} { "Warning" "WSTA_SCC_NODE" "count~106\|datab " "Node \"count~106\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695585165126 ""}  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 17 -1 0 } } { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 8 -1 0 } } { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 27 -1 0 } } { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 15 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1695585165126 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "152 " "Design contains combinational loop of 152 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1695585165130 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[0\]~54\|datac  to: count~115\|combout " "From: count\[0\]~54\|datac  to: count~115\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585165133 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[10\]~14\|datac  to: count~115\|combout " "From: count\[10\]~14\|datac  to: count~115\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585165133 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[11\]~10\|datac  to: count~115\|combout " "From: count\[11\]~10\|datac  to: count~115\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585165133 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[12\]~6\|datac  to: count~115\|combout " "From: count\[12\]~6\|datac  to: count~115\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585165133 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[13\]~2\|datac  to: count~115\|combout " "From: count\[13\]~2\|datac  to: count~115\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585165133 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[1\]~50\|datac  to: count~115\|combout " "From: count\[1\]~50\|datac  to: count~115\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585165133 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[2\]~46\|datac  to: count~115\|combout " "From: count\[2\]~46\|datac  to: count~115\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585165133 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[3\]~42\|datac  to: count~115\|combout " "From: count\[3\]~42\|datac  to: count~115\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585165133 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[4\]~38\|datac  to: count~115\|combout " "From: count\[4\]~38\|datac  to: count~115\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585165133 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[5\]~34\|datac  to: count~115\|combout " "From: count\[5\]~34\|datac  to: count~115\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585165133 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[6\]~30\|datac  to: count~115\|combout " "From: count\[6\]~30\|datac  to: count~115\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585165133 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[7\]~26\|datac  to: count~115\|combout " "From: count\[7\]~26\|datac  to: count~115\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585165133 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[8\]~22\|datac  to: count~115\|combout " "From: count\[8\]~22\|datac  to: count~115\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585165133 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[9\]~18\|datac  to: count~115\|combout " "From: count\[9\]~18\|datac  to: count~115\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695585165133 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1695585165133 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1695585165135 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1695585165135 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1695585165136 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "out_loop\[7\]~0  " "Automatically promoted node out_loop\[7\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695585165153 ""}  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wesle/Documents/PBL1-SD 1.1.0/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695585165153 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1695585165386 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1695585165386 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1695585165386 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1695585165387 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1695585165387 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1695585165388 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1695585165388 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1695585165388 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1695585165388 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1695585165389 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1695585165389 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "21 unused 2.5V 12 9 0 " "Number of I/O pins in group: 21 (unused VREF, 2.5V VCCIO, 12 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1695585165391 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1695585165391 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1695585165391 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695585165392 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695585165392 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695585165392 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695585165392 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695585165392 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695585165392 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695585165392 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695585165392 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1695585165392 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1695585165392 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695585165422 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1695585165428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1695585166071 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695585166134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1695585166152 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1695585167058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695585167058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1695585167384 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "C:/Users/wesle/Documents/PBL1-SD 1.1.0/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1695585168157 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1695585168157 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1695585168546 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1695585168546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695585168550 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.47 " "Total time spent on timing analysis during the Fitter is 0.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1695585168688 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1695585168698 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1695585168876 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1695585168876 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1695585169357 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695585170129 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/wesle/Documents/PBL1-SD 1.1.0/output_files/IHM.fit.smsg " "Generated suppressed messages file C:/Users/wesle/Documents/PBL1-SD 1.1.0/output_files/IHM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1695585170532 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 165 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 165 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5489 " "Peak virtual memory: 5489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695585170930 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 24 16:52:50 2023 " "Processing ended: Sun Sep 24 16:52:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695585170930 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695585170930 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695585170930 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1695585170930 ""}
