{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1434414320596 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1434414320597 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 15 21:25:20 2015 " "Processing started: Mon Jun 15 21:25:20 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1434414320597 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1434414320597 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testQCoutput_final -c testQCoutput_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off testQCoutput_final -c testQCoutput_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1434414320597 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1434414321146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xgate2pos1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xgate2pos1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XGATE2pos1-XGATE2_structural " "Found design unit 1: XGATE2pos1-XGATE2_structural" {  } { { "Xgate2pos1.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/Xgate2pos1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321646 ""} { "Info" "ISGN_ENTITY_NAME" "1 XGATE2pos1 " "Found entity 1: XGATE2pos1" {  } { { "Xgate2pos1.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/Xgate2pos1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414321646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xgate.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file xgate.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Xgate-myX " "Found design unit 1: Xgate-myX" {  } { { "Xgate.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/Xgate.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321649 ""} { "Info" "ISGN_ENTITY_NAME" "1 Xgate " "Found entity 1: Xgate" {  } { { "Xgate.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/Xgate.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414321649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_transmitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_transmitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_transmitter-uart_trans_behav " "Found design unit 1: uart_transmitter-uart_trans_behav" {  } { { "uart_transmitter.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/uart_transmitter.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321652 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "uart_transmitter.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/uart_transmitter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414321652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_ctrl-behavioral " "Found design unit 1: uart_ctrl-behavioral" {  } { { "uart_ctrl.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/uart_ctrl.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321655 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_ctrl " "Found entity 1: uart_ctrl" {  } { { "uart_ctrl.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/uart_ctrl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414321655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testuart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testuart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testUART-structural " "Found design unit 1: testUART-structural" {  } { { "testUART.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testUART.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321658 ""} { "Info" "ISGN_ENTITY_NAME" "1 testUART " "Found entity 1: testUART" {  } { { "testUART.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testUART.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414321658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_reader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_reader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_reader-behavioral " "Found design unit 1: RAM_reader-behavioral" {  } { { "RAM_reader.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/RAM_reader.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321661 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_reader " "Found entity 1: RAM_reader" {  } { { "RAM_reader.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/RAM_reader.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414321661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qc_buttons.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qc_buttons.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qc_buttons-qc_buttons_structural " "Found design unit 1: qc_buttons-qc_buttons_structural" {  } { { "qc_buttons.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/qc_buttons.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321664 ""} { "Info" "ISGN_ENTITY_NAME" "1 qc_buttons " "Found entity 1: qc_buttons" {  } { { "qc_buttons.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/qc_buttons.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414321664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phasegate.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file phasegate.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PHASEgate-myPHASE " "Found design unit 1: PHASEgate-myPHASE" {  } { { "PHASEgate.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/PHASEgate.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321667 ""} { "Info" "ISGN_ENTITY_NAME" "1 PHASEgate " "Found entity 1: PHASEgate" {  } { { "PHASEgate.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/PHASEgate.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414321667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normalizer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file normalizer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Normalizer-behavioral " "Found design unit 1: Normalizer-behavioral" {  } { { "Normalizer.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/Normalizer.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321670 ""} { "Info" "ISGN_ENTITY_NAME" "1 Normalizer " "Found entity 1: Normalizer" {  } { { "Normalizer.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/Normalizer.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414321670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-behavioral " "Found design unit 1: mux2-behavioral" {  } { { "mux2.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/mux2.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321674 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/mux2.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414321674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mult.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult-myMult " "Found design unit 1: mult-myMult" {  } { { "mult.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/mult.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321677 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/mult.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414321677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainclk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mainclk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mainclk_div-SYN " "Found design unit 1: mainclk_div-SYN" {  } { { "mainclk_div.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/mainclk_div.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321680 ""} { "Info" "ISGN_ENTITY_NAME" "1 mainclk_div " "Found entity 1: mainclk_div" {  } { { "mainclk_div.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/mainclk_div.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414321680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_generic.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lfsr_generic.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR_GENERIC-RTL " "Found design unit 1: LFSR_GENERIC-RTL" {  } { { "lfsr_generic.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/lfsr_generic.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321683 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR_GENERIC " "Found entity 1: LFSR_GENERIC" {  } { { "lfsr_generic.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/lfsr_generic.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414321683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hadamardgate3pos1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hadamardgate3pos1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HADAMARDgate3pos1-HADAMARDgate3_structural " "Found design unit 1: HADAMARDgate3pos1-HADAMARDgate3_structural" {  } { { "HADAMARDgate3pos1.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/HADAMARDgate3pos1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321686 ""} { "Info" "ISGN_ENTITY_NAME" "1 HADAMARDgate3pos1 " "Found entity 1: HADAMARDgate3pos1" {  } { { "HADAMARDgate3pos1.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/HADAMARDgate3pos1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414321686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hadamardgate.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file hadamardgate.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HADAMARDgate-myH " "Found design unit 1: HADAMARDgate-myH" {  } { { "HADAMARDgate.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/HADAMARDgate.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321689 ""} { "Info" "ISGN_ENTITY_NAME" "1 HADAMARDgate " "Found entity 1: HADAMARDgate" {  } { { "HADAMARDgate.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/HADAMARDgate.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414321689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "groveroracle_00.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file groveroracle_00.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GroverOracle_00-structural " "Found design unit 1: GroverOracle_00-structural" {  } { { "GroverOracle_00.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/GroverOracle_00.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321693 ""} { "Info" "ISGN_ENTITY_NAME" "1 GroverOracle_00 " "Found entity 1: GroverOracle_00" {  } { { "GroverOracle_00.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/GroverOracle_00.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414321693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "groveralgorithm_00.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file groveralgorithm_00.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GroverAlgorithm_00-structural " "Found design unit 1: GroverAlgorithm_00-structural" {  } { { "GroverAlgorithm_00.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/GroverAlgorithm_00.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321694 ""} { "Info" "ISGN_ENTITY_NAME" "1 GroverAlgorithm_00 " "Found entity 1: GroverAlgorithm_00" {  } { { "GroverAlgorithm_00.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/GroverAlgorithm_00.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414321694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "expander_merge4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file expander_merge4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXPANDER_MERGE4-EXPANDER_MERGE4_behavioral " "Found design unit 1: EXPANDER_MERGE4-EXPANDER_MERGE4_behavioral" {  } { { "expander_merge4.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/expander_merge4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321694 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXPANDER_MERGE4 " "Found entity 1: EXPANDER_MERGE4" {  } { { "expander_merge4.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/expander_merge4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414321694 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "DFF " "Entity \"DFF\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "DFF.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/DFF.vhdl" 5 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "Quartus II" 0 -1 1434414321694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dff.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF-behavioral " "Found design unit 1: DFF-behavioral" {  } { { "DFF.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/DFF.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414321694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crotgate3pos0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file crotgate3pos0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CROTGATE3pos0-CROTGATE3_structural " "Found design unit 1: CROTGATE3pos0-CROTGATE3_structural" {  } { { "CROTgate3pos0.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/CROTgate3pos0.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321694 ""} { "Info" "ISGN_ENTITY_NAME" "1 CROTGATE3pos0 " "Found entity 1: CROTGATE3pos0" {  } { { "CROTgate3pos0.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/CROTgate3pos0.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414321694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complexnum.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file complexnum.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 complexNum-myComplex " "Found design unit 1: complexNum-myComplex" {  } { { "complexNum.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/complexNum.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321694 ""} { "Info" "ISGN_ENTITY_NAME" "1 complexNum " "Found entity 1: complexNum" {  } { { "complexNum.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/complexNum.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414321694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complexmult.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file complexmult.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 complexMult-myCMult " "Found design unit 1: complexMult-myCMult" {  } { { "complexMult.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/complexMult.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321710 ""} { "Info" "ISGN_ENTITY_NAME" "1 complexMult " "Found entity 1: complexMult" {  } { { "complexMult.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/complexMult.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414321710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnotgate3pos1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnotgate3pos1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CNOTGATE3pos1-CNOTGATE3_structural " "Found design unit 1: CNOTGATE3pos1-CNOTGATE3_structural" {  } { { "CNOTgate3pos1.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/CNOTgate3pos1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321710 ""} { "Info" "ISGN_ENTITY_NAME" "1 CNOTGATE3pos1 " "Found entity 1: CNOTGATE3pos1" {  } { { "CNOTgate3pos1.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/CNOTgate3pos1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414321710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnotgate.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file cnotgate.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CNOTgate-myCNOT " "Found design unit 1: CNOTgate-myCNOT" {  } { { "CNOTgate.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/CNOTgate.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321710 ""} { "Info" "ISGN_ENTITY_NAME" "1 CNOTgate " "Found entity 1: CNOTgate" {  } { { "CNOTgate.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/CNOTgate.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414321710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnot_u.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file cnot_u.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CNOT_u-behavioral " "Found design unit 1: CNOT_u-behavioral" {  } { { "CNOT_u.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/CNOT_u.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321710 ""} { "Info" "ISGN_ENTITY_NAME" "1 CNOT_u " "Found entity 1: CNOT_u" {  } { { "CNOT_u.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/CNOT_u.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414321710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-behaviour " "Found design unit 1: clk_div-behaviour" {  } { { "clk_div.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/clk_div.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321710 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/clk_div.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414321710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cascadephase.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file cascadephase.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cascadephase-structural " "Found design unit 1: cascadephase-structural" {  } { { "cascadephase.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/cascadephase.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321710 ""} { "Info" "ISGN_ENTITY_NAME" "1 cascadephase " "Found entity 1: cascadephase" {  } { { "cascadephase.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/cascadephase.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414321710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c_tgate.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file c_tgate.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C_Tgate-mixed " "Found design unit 1: C_Tgate-mixed" {  } { { "C_Tgate.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/C_Tgate.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321725 ""} { "Info" "ISGN_ENTITY_NAME" "1 C_Tgate " "Found entity 1: C_Tgate" {  } { { "C_Tgate.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/C_Tgate.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414321725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c_sgate.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file c_sgate.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C_Sgate-mixed " "Found design unit 1: C_Sgate-mixed" {  } { { "C_Sgate.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/C_Sgate.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321725 ""} { "Info" "ISGN_ENTITY_NAME" "1 C_Sgate " "Found entity 1: C_Sgate" {  } { { "C_Sgate.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/C_Sgate.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414321725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file button_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 button_interface-behavioral " "Found design unit 1: button_interface-behavioral" {  } { { "button_interface.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/button_interface.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321725 ""} { "Info" "ISGN_ENTITY_NAME" "1 button_interface " "Found entity 1: button_interface" {  } { { "button_interface.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/button_interface.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414321725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-myAdd " "Found design unit 1: adder-myAdd" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321725 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414321725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testonegate.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testonegate.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testOneGate-myTest " "Found design unit 1: testOneGate-myTest" {  } { { "testOneGate.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testOneGate.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321725 ""} { "Info" "ISGN_ENTITY_NAME" "1 testOneGate " "Found entity 1: testOneGate" {  } { { "testOneGate.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testOneGate.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414321725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testhardware.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testhardware.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testhardware-structural " "Found design unit 1: testhardware-structural" {  } { { "testhardware.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testhardware.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321741 ""} { "Info" "ISGN_ENTITY_NAME" "1 testhardware " "Found entity 1: testhardware" {  } { { "testhardware.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testhardware.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414321741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sgate.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sgate.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sgate-myS " "Found design unit 1: Sgate-myS" {  } { { "Sgate.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/Sgate.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321741 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sgate " "Found entity 1: Sgate" {  } { { "Sgate.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/Sgate.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414321741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qureg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file qureg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 quReg-myReg " "Found design unit 1: quReg-myReg" {  } { { "quReg.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/quReg.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321741 ""} { "Info" "ISGN_ENTITY_NAME" "1 quReg " "Found entity 1: quReg" {  } { { "quReg.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/quReg.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414321741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qurecords.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file qurecords.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 quRecords " "Found design unit 1: quRecords" {  } { { "quRecords.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/quRecords.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414321741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qubit_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qubit_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qubit_mux-qubit_mux_behav " "Found design unit 1: qubit_mux-qubit_mux_behav" {  } { { "qubit_mux.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/qubit_mux.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321741 ""} { "Info" "ISGN_ENTITY_NAME" "1 qubit_mux " "Found entity 1: qubit_mux" {  } { { "qubit_mux.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/qubit_mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414321741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quantumregister.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file quantumregister.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QuantumRegister-behavioral " "Found design unit 1: QuantumRegister-behavioral" {  } { { "QuantumRegister.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/QuantumRegister.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321741 ""} { "Info" "ISGN_ENTITY_NAME" "1 QuantumRegister " "Found entity 1: QuantumRegister" {  } { { "QuantumRegister.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/QuantumRegister.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414321741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quantumfft3.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file quantumfft3.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 quantumFFT3-structural " "Found design unit 1: quantumFFT3-structural" {  } { { "quantumFFT3.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/quantumFFT3.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321756 ""} { "Info" "ISGN_ENTITY_NAME" "1 quantumFFT3 " "Found entity 1: quantumFFT3" {  } { { "quantumFFT3.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/quantumFFT3.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414321756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qc_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qc_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QC_ctrl-QC_ctrl_behav " "Found design unit 1: QC_ctrl-QC_ctrl_behav" {  } { { "QC_ctrl.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/QC_ctrl.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321761 ""} { "Info" "ISGN_ENTITY_NAME" "1 QC_ctrl " "Found entity 1: QC_ctrl" {  } { { "QC_ctrl.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/QC_ctrl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414321761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testqcoutput_final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testqcoutput_final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testQCoutput_final-structural " "Found design unit 1: testQCoutput_final-structural" {  } { { "testQCoutput_final.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testQCoutput_final.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321764 ""} { "Info" "ISGN_ENTITY_NAME" "1 testQCoutput_final " "Found entity 1: testQCoutput_final" {  } { { "testQCoutput_final.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testQCoutput_final.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414321764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testqcoutput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testqcoutput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testQCoutput-structural " "Found design unit 1: testQCoutput-structural" {  } { { "testQCoutput.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testQCoutput.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321767 ""} { "Info" "ISGN_ENTITY_NAME" "1 testQCoutput " "Found entity 1: testQCoutput" {  } { { "testQCoutput.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testQCoutput.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414321767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414321767 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testQCoutput_final " "Elaborating entity \"testQCoutput_final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1434414321809 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero testQCoutput_final.vhd(113) " "Verilog HDL or VHDL warning at testQCoutput_final.vhd(113): object \"zero\" assigned a value but never read" {  } { { "testQCoutput_final.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testQCoutput_final.vhd" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1434414321809 "|testQCoutput_final"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "char testQCoutput_final.vhd(121) " "Verilog HDL or VHDL warning at testQCoutput_final.vhd(121): object \"char\" assigned a value but never read" {  } { { "testQCoutput_final.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testQCoutput_final.vhd" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1434414321809 "|testQCoutput_final"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quantumFFT3 quantumFFT3:QC " "Elaborating entity \"quantumFFT3\" for hierarchy \"quantumFFT3:QC\"" {  } { { "testQCoutput_final.vhd" "QC" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testQCoutput_final.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434414321824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HADAMARDgate quantumFFT3:QC\|HADAMARDgate:H1_1 " "Elaborating entity \"HADAMARDgate\" for hierarchy \"quantumFFT3:QC\|HADAMARDgate:H1_1\"" {  } { { "quantumFFT3.vhdl" "H1_1" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/quantumFFT3.vhdl" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434414321846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult quantumFFT3:QC\|HADAMARDgate:H1_1\|mult:multalphareal " "Elaborating entity \"mult\" for hierarchy \"quantumFFT3:QC\|HADAMARDgate:H1_1\|mult:multalphareal\"" {  } { { "HADAMARDgate.vhdl" "multalphareal" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/HADAMARDgate.vhdl" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434414321858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDreal1 " "Elaborating entity \"adder\" for hierarchy \"quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDreal1\"" {  } { { "HADAMARDgate.vhdl" "ADDreal1" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/HADAMARDgate.vhdl" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434414321862 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SUM adder.vhdl(24) " "VHDL Process Statement warning at adder.vhdl(24): inferring latch(es) for signal or variable \"SUM\", which holds its previous value in one or more paths through the process" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1434414321862 "|testQCoutput_final|quantumFFT3:QC|HADAMARDgate:H1_1|adder:ADDreal1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SUM\[0\] adder.vhdl(24) " "Inferred latch for \"SUM\[0\]\" at adder.vhdl(24)" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1434414321862 "|testQCoutput_final|quantumFFT3:QC|HADAMARDgate:H1_1|adder:ADDreal1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SUM\[1\] adder.vhdl(24) " "Inferred latch for \"SUM\[1\]\" at adder.vhdl(24)" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1434414321862 "|testQCoutput_final|quantumFFT3:QC|HADAMARDgate:H1_1|adder:ADDreal1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SUM\[2\] adder.vhdl(24) " "Inferred latch for \"SUM\[2\]\" at adder.vhdl(24)" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1434414321862 "|testQCoutput_final|quantumFFT3:QC|HADAMARDgate:H1_1|adder:ADDreal1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SUM\[3\] adder.vhdl(24) " "Inferred latch for \"SUM\[3\]\" at adder.vhdl(24)" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1434414321862 "|testQCoutput_final|quantumFFT3:QC|HADAMARDgate:H1_1|adder:ADDreal1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SUM\[4\] adder.vhdl(24) " "Inferred latch for \"SUM\[4\]\" at adder.vhdl(24)" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1434414321862 "|testQCoutput_final|quantumFFT3:QC|HADAMARDgate:H1_1|adder:ADDreal1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SUM\[5\] adder.vhdl(24) " "Inferred latch for \"SUM\[5\]\" at adder.vhdl(24)" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1434414321862 "|testQCoutput_final|quantumFFT3:QC|HADAMARDgate:H1_1|adder:ADDreal1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SUM\[6\] adder.vhdl(24) " "Inferred latch for \"SUM\[6\]\" at adder.vhdl(24)" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1434414321862 "|testQCoutput_final|quantumFFT3:QC|HADAMARDgate:H1_1|adder:ADDreal1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SUM\[7\] adder.vhdl(24) " "Inferred latch for \"SUM\[7\]\" at adder.vhdl(24)" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1434414321862 "|testQCoutput_final|quantumFFT3:QC|HADAMARDgate:H1_1|adder:ADDreal1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SUM\[8\] adder.vhdl(24) " "Inferred latch for \"SUM\[8\]\" at adder.vhdl(24)" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1434414321862 "|testQCoutput_final|quantumFFT3:QC|HADAMARDgate:H1_1|adder:ADDreal1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SUM\[9\] adder.vhdl(24) " "Inferred latch for \"SUM\[9\]\" at adder.vhdl(24)" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1434414321862 "|testQCoutput_final|quantumFFT3:QC|HADAMARDgate:H1_1|adder:ADDreal1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuantumRegister quantumFFT3:QC\|QuantumRegister:REG1 " "Elaborating entity \"QuantumRegister\" for hierarchy \"quantumFFT3:QC\|QuantumRegister:REG1\"" {  } { { "quantumFFT3.vhdl" "REG1" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/quantumFFT3.vhdl" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434414321877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C_Sgate quantumFFT3:QC\|C_Sgate:S1_1 " "Elaborating entity \"C_Sgate\" for hierarchy \"quantumFFT3:QC\|C_Sgate:S1_1\"" {  } { { "quantumFFT3.vhdl" "S1_1" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/quantumFFT3.vhdl" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434414321877 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "controlQubit C_Sgate.vhdl(27) " "VHDL Process Statement warning at C_Sgate.vhdl(27): signal \"controlQubit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C_Sgate.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/C_Sgate.vhdl" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1434414321893 "|testQCoutput_final|quantumFFT3:QC|C_Sgate:S1_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataQubit C_Sgate.vhdl(30) " "VHDL Process Statement warning at C_Sgate.vhdl(30): signal \"dataQubit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C_Sgate.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/C_Sgate.vhdl" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1434414321893 "|testQCoutput_final|quantumFFT3:QC|C_Sgate:S1_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sgate quantumFFT3:QC\|C_Sgate:S1_1\|Sgate:sgate1 " "Elaborating entity \"Sgate\" for hierarchy \"quantumFFT3:QC\|C_Sgate:S1_1\|Sgate:sgate1\"" {  } { { "C_Sgate.vhdl" "sgate1" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/C_Sgate.vhdl" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434414321893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C_Tgate quantumFFT3:QC\|C_Tgate:T1_1 " "Elaborating entity \"C_Tgate\" for hierarchy \"quantumFFT3:QC\|C_Tgate:T1_1\"" {  } { { "quantumFFT3.vhdl" "T1_1" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/quantumFFT3.vhdl" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434414321909 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "controlQubit C_Tgate.vhdl(31) " "VHDL Process Statement warning at C_Tgate.vhdl(31): signal \"controlQubit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C_Tgate.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/C_Tgate.vhdl" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1434414321909 "|testQCoutput_final|quantumFFT3:QC|C_Tgate:T1_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataQubit C_Tgate.vhdl(34) " "VHDL Process Statement warning at C_Tgate.vhdl(34): signal \"dataQubit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C_Tgate.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/C_Tgate.vhdl" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1434414321909 "|testQCoutput_final|quantumFFT3:QC|C_Tgate:T1_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PHASEgate quantumFFT3:QC\|C_Tgate:T1_1\|PHASEgate:pgate1 " "Elaborating entity \"PHASEgate\" for hierarchy \"quantumFFT3:QC\|C_Tgate:T1_1\|PHASEgate:pgate1\"" {  } { { "C_Tgate.vhdl" "pgate1" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/C_Tgate.vhdl" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434414321909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:QC_clkdiv " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:QC_clkdiv\"" {  } { { "testQCoutput_final.vhd" "QC_clkdiv" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testQCoutput_final.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434414321991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QC_ctrl QC_ctrl:qc_control " "Elaborating entity \"QC_ctrl\" for hierarchy \"QC_ctrl:qc_control\"" {  } { { "testQCoutput_final.vhd" "qc_control" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testQCoutput_final.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434414321991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qubit_mux qubit_mux:resultmux " "Elaborating entity \"qubit_mux\" for hierarchy \"qubit_mux:resultmux\"" {  } { { "testQCoutput_final.vhd" "resultmux" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testQCoutput_final.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434414322008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:uart_clkdiv " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:uart_clkdiv\"" {  } { { "testQCoutput_final.vhd" "uart_clkdiv" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testQCoutput_final.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434414322012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transmitter uart_transmitter:uart_transmit " "Elaborating entity \"uart_transmitter\" for hierarchy \"uart_transmitter:uart_transmit\"" {  } { { "testQCoutput_final.vhd" "uart_transmit" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testQCoutput_final.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434414322018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_ctrl uart_ctrl:uart_control " "Elaborating entity \"uart_ctrl\" for hierarchy \"uart_ctrl:uart_control\"" {  } { { "testQCoutput_final.vhd" "uart_control" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testQCoutput_final.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434414322028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDim2\|SUM\[7\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDim2\|SUM\[7\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDim2\|SUM\[6\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDim2\|SUM\[6\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDim2\|SUM\[5\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDim2\|SUM\[5\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDim2\|SUM\[4\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDim2\|SUM\[4\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDim2\|SUM\[3\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDim2\|SUM\[3\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDim2\|SUM\[2\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDim2\|SUM\[2\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDim2\|SUM\[1\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDim2\|SUM\[1\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDim2\|SUM\[0\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDim2\|SUM\[0\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDim2\|SUM\[9\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDim2\|SUM\[9\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDreal2\|SUM\[7\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDreal2\|SUM\[7\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDreal2\|SUM\[6\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDreal2\|SUM\[6\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDreal2\|SUM\[5\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDreal2\|SUM\[5\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDreal2\|SUM\[4\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDreal2\|SUM\[4\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDreal2\|SUM\[3\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDreal2\|SUM\[3\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDreal2\|SUM\[2\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDreal2\|SUM\[2\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDreal2\|SUM\[1\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDreal2\|SUM\[1\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDreal2\|SUM\[0\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDreal2\|SUM\[0\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDreal2\|SUM\[9\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDreal2\|SUM\[9\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDim1\|SUM\[7\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDim1\|SUM\[7\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDim1\|SUM\[6\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDim1\|SUM\[6\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDim1\|SUM\[5\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDim1\|SUM\[5\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDim1\|SUM\[4\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDim1\|SUM\[4\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDim1\|SUM\[3\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDim1\|SUM\[3\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDim1\|SUM\[2\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDim1\|SUM\[2\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDim1\|SUM\[1\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDim1\|SUM\[1\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDim1\|SUM\[0\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDim1\|SUM\[0\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDim1\|SUM\[9\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDim1\|SUM\[9\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDreal1\|SUM\[7\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDreal1\|SUM\[7\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDreal1\|SUM\[6\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDreal1\|SUM\[6\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDreal1\|SUM\[5\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDreal1\|SUM\[5\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDreal1\|SUM\[4\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDreal1\|SUM\[4\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDreal1\|SUM\[3\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDreal1\|SUM\[3\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDreal1\|SUM\[2\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDreal1\|SUM\[2\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDreal1\|SUM\[1\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDreal1\|SUM\[1\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDreal1\|SUM\[0\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDreal1\|SUM\[0\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDreal1\|SUM\[9\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H3_1\|adder:ADDreal1\|SUM\[9\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322337 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDim2\|SUM\[7\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDim2\|SUM\[7\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322339 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDim2\|SUM\[6\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDim2\|SUM\[6\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322339 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDim2\|SUM\[5\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDim2\|SUM\[5\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322339 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDim2\|SUM\[4\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDim2\|SUM\[4\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDim2\|SUM\[3\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDim2\|SUM\[3\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDim2\|SUM\[2\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDim2\|SUM\[2\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDim2\|SUM\[1\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDim2\|SUM\[1\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDim2\|SUM\[0\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDim2\|SUM\[0\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDim2\|SUM\[9\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDim2\|SUM\[9\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDreal2\|SUM\[7\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDreal2\|SUM\[7\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDreal2\|SUM\[6\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDreal2\|SUM\[6\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDreal2\|SUM\[5\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDreal2\|SUM\[5\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDreal2\|SUM\[4\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDreal2\|SUM\[4\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDreal2\|SUM\[3\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDreal2\|SUM\[3\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDreal2\|SUM\[2\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDreal2\|SUM\[2\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDreal2\|SUM\[1\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDreal2\|SUM\[1\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDreal2\|SUM\[0\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDreal2\|SUM\[0\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDreal2\|SUM\[9\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDreal2\|SUM\[9\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDim1\|SUM\[7\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDim1\|SUM\[7\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDim1\|SUM\[6\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDim1\|SUM\[6\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDim1\|SUM\[5\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDim1\|SUM\[5\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDim1\|SUM\[4\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDim1\|SUM\[4\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDim1\|SUM\[3\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDim1\|SUM\[3\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDim1\|SUM\[2\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDim1\|SUM\[2\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDim1\|SUM\[1\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDim1\|SUM\[1\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDim1\|SUM\[0\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDim1\|SUM\[0\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDim1\|SUM\[9\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDim1\|SUM\[9\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDreal1\|SUM\[7\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDreal1\|SUM\[7\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDreal1\|SUM\[6\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDreal1\|SUM\[6\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDreal1\|SUM\[5\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDreal1\|SUM\[5\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDreal1\|SUM\[4\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDreal1\|SUM\[4\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDreal1\|SUM\[3\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDreal1\|SUM\[3\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDreal1\|SUM\[2\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDreal1\|SUM\[2\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDreal1\|SUM\[1\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDreal1\|SUM\[1\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDreal1\|SUM\[0\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDreal1\|SUM\[0\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDreal1\|SUM\[9\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H2_2\|adder:ADDreal1\|SUM\[9\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|C_Tgate:T1_1\|PHASEgate:pgate1\|adder:ADDim2\|SUM\[7\] " "LATCH primitive \"quantumFFT3:QC\|C_Tgate:T1_1\|PHASEgate:pgate1\|adder:ADDim2\|SUM\[7\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|C_Tgate:T1_1\|PHASEgate:pgate1\|adder:ADDim2\|SUM\[6\] " "LATCH primitive \"quantumFFT3:QC\|C_Tgate:T1_1\|PHASEgate:pgate1\|adder:ADDim2\|SUM\[6\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|C_Tgate:T1_1\|PHASEgate:pgate1\|adder:ADDim2\|SUM\[5\] " "LATCH primitive \"quantumFFT3:QC\|C_Tgate:T1_1\|PHASEgate:pgate1\|adder:ADDim2\|SUM\[5\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|C_Tgate:T1_1\|PHASEgate:pgate1\|adder:ADDim2\|SUM\[4\] " "LATCH primitive \"quantumFFT3:QC\|C_Tgate:T1_1\|PHASEgate:pgate1\|adder:ADDim2\|SUM\[4\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|C_Tgate:T1_1\|PHASEgate:pgate1\|adder:ADDim2\|SUM\[3\] " "LATCH primitive \"quantumFFT3:QC\|C_Tgate:T1_1\|PHASEgate:pgate1\|adder:ADDim2\|SUM\[3\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|C_Tgate:T1_1\|PHASEgate:pgate1\|adder:ADDim2\|SUM\[2\] " "LATCH primitive \"quantumFFT3:QC\|C_Tgate:T1_1\|PHASEgate:pgate1\|adder:ADDim2\|SUM\[2\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|C_Tgate:T1_1\|PHASEgate:pgate1\|adder:ADDim2\|SUM\[1\] " "LATCH primitive \"quantumFFT3:QC\|C_Tgate:T1_1\|PHASEgate:pgate1\|adder:ADDim2\|SUM\[1\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|C_Tgate:T1_1\|PHASEgate:pgate1\|adder:ADDim2\|SUM\[0\] " "LATCH primitive \"quantumFFT3:QC\|C_Tgate:T1_1\|PHASEgate:pgate1\|adder:ADDim2\|SUM\[0\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|C_Tgate:T1_1\|PHASEgate:pgate1\|adder:ADDim2\|SUM\[9\] " "LATCH primitive \"quantumFFT3:QC\|C_Tgate:T1_1\|PHASEgate:pgate1\|adder:ADDim2\|SUM\[9\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|C_Tgate:T1_1\|PHASEgate:pgate1\|adder:ADDreal2\|SUM\[7\] " "LATCH primitive \"quantumFFT3:QC\|C_Tgate:T1_1\|PHASEgate:pgate1\|adder:ADDreal2\|SUM\[7\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|C_Tgate:T1_1\|PHASEgate:pgate1\|adder:ADDreal2\|SUM\[6\] " "LATCH primitive \"quantumFFT3:QC\|C_Tgate:T1_1\|PHASEgate:pgate1\|adder:ADDreal2\|SUM\[6\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|C_Tgate:T1_1\|PHASEgate:pgate1\|adder:ADDreal2\|SUM\[5\] " "LATCH primitive \"quantumFFT3:QC\|C_Tgate:T1_1\|PHASEgate:pgate1\|adder:ADDreal2\|SUM\[5\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|C_Tgate:T1_1\|PHASEgate:pgate1\|adder:ADDreal2\|SUM\[4\] " "LATCH primitive \"quantumFFT3:QC\|C_Tgate:T1_1\|PHASEgate:pgate1\|adder:ADDreal2\|SUM\[4\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|C_Tgate:T1_1\|PHASEgate:pgate1\|adder:ADDreal2\|SUM\[3\] " "LATCH primitive \"quantumFFT3:QC\|C_Tgate:T1_1\|PHASEgate:pgate1\|adder:ADDreal2\|SUM\[3\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|C_Tgate:T1_1\|PHASEgate:pgate1\|adder:ADDreal2\|SUM\[2\] " "LATCH primitive \"quantumFFT3:QC\|C_Tgate:T1_1\|PHASEgate:pgate1\|adder:ADDreal2\|SUM\[2\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|C_Tgate:T1_1\|PHASEgate:pgate1\|adder:ADDreal2\|SUM\[1\] " "LATCH primitive \"quantumFFT3:QC\|C_Tgate:T1_1\|PHASEgate:pgate1\|adder:ADDreal2\|SUM\[1\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|C_Tgate:T1_1\|PHASEgate:pgate1\|adder:ADDreal2\|SUM\[0\] " "LATCH primitive \"quantumFFT3:QC\|C_Tgate:T1_1\|PHASEgate:pgate1\|adder:ADDreal2\|SUM\[0\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|C_Tgate:T1_1\|PHASEgate:pgate1\|adder:ADDreal2\|SUM\[9\] " "LATCH primitive \"quantumFFT3:QC\|C_Tgate:T1_1\|PHASEgate:pgate1\|adder:ADDreal2\|SUM\[9\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDim2\|SUM\[7\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDim2\|SUM\[7\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDim2\|SUM\[6\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDim2\|SUM\[6\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDim2\|SUM\[5\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDim2\|SUM\[5\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDim2\|SUM\[4\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDim2\|SUM\[4\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDim2\|SUM\[3\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDim2\|SUM\[3\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDim2\|SUM\[2\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDim2\|SUM\[2\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDim2\|SUM\[1\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDim2\|SUM\[1\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDim2\|SUM\[0\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDim2\|SUM\[0\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDim2\|SUM\[9\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDim2\|SUM\[9\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDreal2\|SUM\[7\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDreal2\|SUM\[7\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDreal2\|SUM\[6\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDreal2\|SUM\[6\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDreal2\|SUM\[5\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDreal2\|SUM\[5\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDreal2\|SUM\[4\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDreal2\|SUM\[4\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDreal2\|SUM\[3\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDreal2\|SUM\[3\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDreal2\|SUM\[2\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDreal2\|SUM\[2\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDreal2\|SUM\[1\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDreal2\|SUM\[1\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDreal2\|SUM\[0\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDreal2\|SUM\[0\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDreal2\|SUM\[9\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDreal2\|SUM\[9\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDim1\|SUM\[7\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDim1\|SUM\[7\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDim1\|SUM\[6\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDim1\|SUM\[6\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDim1\|SUM\[5\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDim1\|SUM\[5\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDim1\|SUM\[4\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDim1\|SUM\[4\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDim1\|SUM\[3\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDim1\|SUM\[3\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDim1\|SUM\[2\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDim1\|SUM\[2\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDim1\|SUM\[1\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDim1\|SUM\[1\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDim1\|SUM\[0\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDim1\|SUM\[0\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDreal1\|SUM\[7\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDreal1\|SUM\[7\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDreal1\|SUM\[6\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDreal1\|SUM\[6\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDreal1\|SUM\[5\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDreal1\|SUM\[5\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDreal1\|SUM\[4\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDreal1\|SUM\[4\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDreal1\|SUM\[3\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDreal1\|SUM\[3\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDreal1\|SUM\[2\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDreal1\|SUM\[2\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDreal1\|SUM\[1\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDreal1\|SUM\[1\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDreal1\|SUM\[0\] " "LATCH primitive \"quantumFFT3:QC\|HADAMARDgate:H1_1\|adder:ADDreal1\|SUM\[0\]\" is permanently enabled" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1434414322349 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart_transmitter.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/uart_transmitter.vhd" 13 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1434414323275 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1434414323275 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uart_ctrl:uart_control\|toUART\[11\] uart_ctrl:uart_control\|toUART\[11\]~_emulated uart_ctrl:uart_control\|toUART\[11\]~1 " "Register \"uart_ctrl:uart_control\|toUART\[11\]\" is converted into an equivalent circuit using register \"uart_ctrl:uart_control\|toUART\[11\]~_emulated\" and latch \"uart_ctrl:uart_control\|toUART\[11\]~1\"" {  } { { "uart_ctrl.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/uart_ctrl.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1434414323275 "|testQCoutput_final|uart_ctrl:uart_control|toUART[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uart_ctrl:uart_control\|toUART\[0\] uart_ctrl:uart_control\|toUART\[0\]~_emulated uart_ctrl:uart_control\|toUART\[0\]~5 " "Register \"uart_ctrl:uart_control\|toUART\[0\]\" is converted into an equivalent circuit using register \"uart_ctrl:uart_control\|toUART\[0\]~_emulated\" and latch \"uart_ctrl:uart_control\|toUART\[0\]~5\"" {  } { { "uart_ctrl.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/uart_ctrl.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1434414323275 "|testQCoutput_final|uart_ctrl:uart_control|toUART[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uart_ctrl:uart_control\|toUART\[7\] uart_ctrl:uart_control\|toUART\[7\]~_emulated uart_ctrl:uart_control\|toUART\[7\]~9 " "Register \"uart_ctrl:uart_control\|toUART\[7\]\" is converted into an equivalent circuit using register \"uart_ctrl:uart_control\|toUART\[7\]~_emulated\" and latch \"uart_ctrl:uart_control\|toUART\[7\]~9\"" {  } { { "uart_ctrl.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/uart_ctrl.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1434414323275 "|testQCoutput_final|uart_ctrl:uart_control|toUART[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uart_ctrl:uart_control\|toUART\[10\] uart_ctrl:uart_control\|toUART\[10\]~_emulated uart_ctrl:uart_control\|toUART\[10\]~13 " "Register \"uart_ctrl:uart_control\|toUART\[10\]\" is converted into an equivalent circuit using register \"uart_ctrl:uart_control\|toUART\[10\]~_emulated\" and latch \"uart_ctrl:uart_control\|toUART\[10\]~13\"" {  } { { "uart_ctrl.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/uart_ctrl.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1434414323275 "|testQCoutput_final|uart_ctrl:uart_control|toUART[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uart_ctrl:uart_control\|toUART\[19\] uart_ctrl:uart_control\|toUART\[19\]~_emulated uart_ctrl:uart_control\|toUART\[19\]~17 " "Register \"uart_ctrl:uart_control\|toUART\[19\]\" is converted into an equivalent circuit using register \"uart_ctrl:uart_control\|toUART\[19\]~_emulated\" and latch \"uart_ctrl:uart_control\|toUART\[19\]~17\"" {  } { { "uart_ctrl.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/uart_ctrl.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1434414323275 "|testQCoutput_final|uart_ctrl:uart_control|toUART[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uart_ctrl:uart_control\|toUART\[17\] uart_ctrl:uart_control\|toUART\[17\]~_emulated uart_ctrl:uart_control\|toUART\[17\]~21 " "Register \"uart_ctrl:uart_control\|toUART\[17\]\" is converted into an equivalent circuit using register \"uart_ctrl:uart_control\|toUART\[17\]~_emulated\" and latch \"uart_ctrl:uart_control\|toUART\[17\]~21\"" {  } { { "uart_ctrl.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/uart_ctrl.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1434414323275 "|testQCoutput_final|uart_ctrl:uart_control|toUART[17]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1434414323275 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "qubitout\[0\] VCC " "Pin \"qubitout\[0\]\" is stuck at VCC" {  } { { "testQCoutput_final.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testQCoutput_final.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434414323374 "|testQCoutput_final|qubitout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qubitout\[1\] GND " "Pin \"qubitout\[1\]\" is stuck at GND" {  } { { "testQCoutput_final.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testQCoutput_final.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434414323374 "|testQCoutput_final|qubitout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qubitout\[2\] VCC " "Pin \"qubitout\[2\]\" is stuck at VCC" {  } { { "testQCoutput_final.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testQCoutput_final.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434414323374 "|testQCoutput_final|qubitout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qubitout\[3\] GND " "Pin \"qubitout\[3\]\" is stuck at GND" {  } { { "testQCoutput_final.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testQCoutput_final.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434414323374 "|testQCoutput_final|qubitout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qubitout\[4\] VCC " "Pin \"qubitout\[4\]\" is stuck at VCC" {  } { { "testQCoutput_final.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testQCoutput_final.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434414323374 "|testQCoutput_final|qubitout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qubitout\[5\] VCC " "Pin \"qubitout\[5\]\" is stuck at VCC" {  } { { "testQCoutput_final.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testQCoutput_final.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434414323374 "|testQCoutput_final|qubitout[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qubitout\[6\] GND " "Pin \"qubitout\[6\]\" is stuck at GND" {  } { { "testQCoutput_final.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testQCoutput_final.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434414323374 "|testQCoutput_final|qubitout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qubitout\[7\] VCC " "Pin \"qubitout\[7\]\" is stuck at VCC" {  } { { "testQCoutput_final.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testQCoutput_final.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434414323374 "|testQCoutput_final|qubitout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qubitout\[8\] GND " "Pin \"qubitout\[8\]\" is stuck at GND" {  } { { "testQCoutput_final.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testQCoutput_final.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434414323374 "|testQCoutput_final|qubitout[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qubitout\[9\] GND " "Pin \"qubitout\[9\]\" is stuck at GND" {  } { { "testQCoutput_final.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testQCoutput_final.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434414323374 "|testQCoutput_final|qubitout[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qubitout\[10\] GND " "Pin \"qubitout\[10\]\" is stuck at GND" {  } { { "testQCoutput_final.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testQCoutput_final.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434414323374 "|testQCoutput_final|qubitout[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qubitout\[11\] GND " "Pin \"qubitout\[11\]\" is stuck at GND" {  } { { "testQCoutput_final.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testQCoutput_final.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434414323374 "|testQCoutput_final|qubitout[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qubitout\[12\] GND " "Pin \"qubitout\[12\]\" is stuck at GND" {  } { { "testQCoutput_final.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testQCoutput_final.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434414323374 "|testQCoutput_final|qubitout[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qubitout\[13\] GND " "Pin \"qubitout\[13\]\" is stuck at GND" {  } { { "testQCoutput_final.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testQCoutput_final.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434414323374 "|testQCoutput_final|qubitout[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qubitout\[14\] GND " "Pin \"qubitout\[14\]\" is stuck at GND" {  } { { "testQCoutput_final.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testQCoutput_final.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434414323374 "|testQCoutput_final|qubitout[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qubitout\[15\] GND " "Pin \"qubitout\[15\]\" is stuck at GND" {  } { { "testQCoutput_final.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testQCoutput_final.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434414323374 "|testQCoutput_final|qubitout[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qubitout\[16\] GND " "Pin \"qubitout\[16\]\" is stuck at GND" {  } { { "testQCoutput_final.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testQCoutput_final.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434414323374 "|testQCoutput_final|qubitout[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qubitout\[17\] GND " "Pin \"qubitout\[17\]\" is stuck at GND" {  } { { "testQCoutput_final.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testQCoutput_final.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434414323374 "|testQCoutput_final|qubitout[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qubitout\[18\] GND " "Pin \"qubitout\[18\]\" is stuck at GND" {  } { { "testQCoutput_final.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testQCoutput_final.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434414323374 "|testQCoutput_final|qubitout[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qubitout\[19\] GND " "Pin \"qubitout\[19\]\" is stuck at GND" {  } { { "testQCoutput_final.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testQCoutput_final.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434414323374 "|testQCoutput_final|qubitout[19]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1434414323374 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "QC_ctrl:qc_control\|count\[31\] Low " "Register QC_ctrl:qc_control\|count\[31\] will power up to Low" {  } { { "QC_ctrl.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/QC_ctrl.vhd" 21 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1434414323374 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "QC_ctrl:qc_control\|count\[0\] Low " "Register QC_ctrl:qc_control\|count\[0\] will power up to Low" {  } { { "QC_ctrl.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/QC_ctrl.vhd" 21 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1434414323374 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1434414323374 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1434414323525 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1434414324207 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434414324207 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "241 " "Implemented 241 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1434414325238 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1434414325238 ""} { "Info" "ICUT_CUT_TM_LCELLS" "208 " "Implemented 208 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1434414325238 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1434414325238 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 164 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 164 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "541 " "Peak virtual memory: 541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1434414325271 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 15 21:25:25 2015 " "Processing ended: Mon Jun 15 21:25:25 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1434414325271 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1434414325271 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1434414325271 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1434414325271 ""}
