\hypertarget{struct_t_i_m___type_def}{\section{T\-I\-M\-\_\-\-Type\-Def Struct Reference}
\label{struct_t_i_m___type_def}\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}}
}


T\-I\-M.  




{\ttfamily \#include $<$stm32f10x.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_t_i_m___type_def_a410988826004fdd21d55071215144ba9}{C\-R1}
\item 
\hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_t_i_m___type_def_a88caad1e82960cc6df99d935ece26c1b}{R\-E\-S\-E\-R\-V\-E\-D0}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_t_i_m___type_def_a954eb69fd4e2e6b43ba6c80986f691d8}{C\-R2}
\item 
\hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_t_i_m___type_def_a59c46ac3a56c6966a7f8f379a2fd1e3e}{R\-E\-S\-E\-R\-V\-E\-D1}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_t_i_m___type_def_a476012f1b4567ffc21ded0b5fd50985e}{S\-M\-C\-R}
\item 
\hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_t_i_m___type_def_af62f86f55f2a387518f3de10d916eb7c}{R\-E\-S\-E\-R\-V\-E\-D2}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_t_i_m___type_def_a25b145e57a694bb384eee08fcd107c3a}{D\-I\-E\-R}
\item 
\hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_t_i_m___type_def_a8f952613a22049f3ea2b50b7e0d10472}{R\-E\-S\-E\-R\-V\-E\-D3}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_t_i_m___type_def_af686e22c1792dc59dfeffe451d47cf13}{S\-R}
\item 
\hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_t_i_m___type_def_a36afe894c9b0878347d0c038c80e4c22}{R\-E\-S\-E\-R\-V\-E\-D4}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_t_i_m___type_def_a724fd21b7131fb9ac78c1b661dee3a8d}{E\-G\-R}
\item 
\hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_t_i_m___type_def_a15944db86d7a7a69db35512f68eca15c}{R\-E\-S\-E\-R\-V\-E\-D5}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_t_i_m___type_def_a9094f9bb312461d2fc1499f5f8d91c64}{C\-C\-M\-R1}
\item 
\hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_t_i_m___type_def_a7fd09a4911f813464a454b507832a0b9}{R\-E\-S\-E\-R\-V\-E\-D6}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_t_i_m___type_def_a22bb9f39aae46365d3ec3c5973f90039}{C\-C\-M\-R2}
\item 
\hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_t_i_m___type_def_a4157fa8f6e188281292f019ea24f5599}{R\-E\-S\-E\-R\-V\-E\-D7}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{C\-C\-E\-R}
\item 
\hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_t_i_m___type_def_ac708e4f0f142ac14d7e1c46778ed6f96}{R\-E\-S\-E\-R\-V\-E\-D8}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_t_i_m___type_def_a6fdd2a7fb88d28670b472aaac0d9d262}{C\-N\-T}
\item 
\hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_t_i_m___type_def_a6754dd714ff0885e8e511977d2f393ce}{R\-E\-S\-E\-R\-V\-E\-D9}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_t_i_m___type_def_ad58e05db30d309608402a69d87c36505}{P\-S\-C}
\item 
\hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_t_i_m___type_def_ab0e228ff39a37b472aa48ba3afd18333}{R\-E\-S\-E\-R\-V\-E\-D10}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_t_i_m___type_def_a6a42766a6ca3c7fe10a810ebd6b9d627}{A\-R\-R}
\item 
\hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_t_i_m___type_def_a7a96436f300141eb48768ffa90ee6e71}{R\-E\-S\-E\-R\-V\-E\-D11}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_t_i_m___type_def_aa6957ece6ee709031ab5241d6019fcce}{R\-C\-R}
\item 
\hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_t_i_m___type_def_a994061b8b26ae9b2e8ddb981cb3eec11}{R\-E\-S\-E\-R\-V\-E\-D12}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_t_i_m___type_def_a0dd9c06729a5eb6179c6d0d60faca7ed}{C\-C\-R1}
\item 
\hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_t_i_m___type_def_a5a831b0a42a5428fbbfd550b7a9c8108}{R\-E\-S\-E\-R\-V\-E\-D13}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_t_i_m___type_def_a4d1171e9a61538424b8ef1f2571986d0}{C\-C\-R2}
\item 
\hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_t_i_m___type_def_a548510ebbe395a3947dbbc49fcccec0d}{R\-E\-S\-E\-R\-V\-E\-D14}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_t_i_m___type_def_ac83441bfb8d0287080dcbd945a272a74}{C\-C\-R3}
\item 
\hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_t_i_m___type_def_af3eef319e095eadf480919b02c899dbd}{R\-E\-S\-E\-R\-V\-E\-D15}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_t_i_m___type_def_a5ba381c3f312fdf5e0b4119641b3b0aa}{C\-C\-R4}
\item 
\hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_t_i_m___type_def_ada594311432f31830545027e195980ed}{R\-E\-S\-E\-R\-V\-E\-D16}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_t_i_m___type_def_a32bbedb8b418359c6873375ec949cf8b}{B\-D\-T\-R}
\item 
\hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_t_i_m___type_def_aad6f1eb74535c7cda84b8ad8cb76d65e}{R\-E\-S\-E\-R\-V\-E\-D17}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_t_i_m___type_def_ad3186a43824621f049e7eff37c88ad4e}{D\-C\-R}
\item 
\hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_t_i_m___type_def_a5f03da5369c7b0bf10fd480011b12718}{R\-E\-S\-E\-R\-V\-E\-D18}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_t_i_m___type_def_a4e0fbb52e6dd4bdabcb3f3b2f4bae40c}{D\-M\-A\-R}
\item 
\hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_t_i_m___type_def_a58477bdaaf8fcbcd9c8411729daaf535}{R\-E\-S\-E\-R\-V\-E\-D19}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_t_i_m___type_def_a6b1ae85138ed91686bf63699c61ef835}{C\-R2}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_t_i_m___type_def_a67d30593bcb68b98186ebe5bc8dc34b1}{S\-M\-C\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{D\-I\-E\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{S\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_t_i_m___type_def_a04248d87f48303fd2267810104a7878d}{E\-G\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_t_i_m___type_def_a0f2291e7efdf3222689ef13e9be2ea4a}{C\-C\-M\-R1}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_t_i_m___type_def_aa8129ca70a2232c91c8cfcaf375249f6}{C\-C\-M\-R2}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_t_i_m___type_def_ad7271cc1eec9ef16e4ee5401626c0b3b}{C\-C\-E\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_t_i_m___type_def_a6fdd2a7fb88d28670b472aaac0d9d262}{C\-N\-T}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_t_i_m___type_def_a6a42766a6ca3c7fe10a810ebd6b9d627}{A\-R\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_t_i_m___type_def_a0dd9c06729a5eb6179c6d0d60faca7ed}{C\-C\-R1}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_t_i_m___type_def_a4d1171e9a61538424b8ef1f2571986d0}{C\-C\-R2}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_t_i_m___type_def_ac83441bfb8d0287080dcbd945a272a74}{C\-C\-R3}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_t_i_m___type_def_a5ba381c3f312fdf5e0b4119641b3b0aa}{C\-C\-R4}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_t_i_m___type_def_a137d3523b60951eca1e4130257b2b23d}{B\-D\-T\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a273cf69d639a59973b6019625df33e30}{uint16\-\_\-t} \hyperlink{struct_t_i_m___type_def_a145760563b46fcdeedddf7c92ee68d61}{O\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_t_i_m___type_def_ac0dcd8f9118b07b16cd79d03cb1a0904}{C\-C\-M\-R3}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_t_i_m___type_def_af30dc563e6c1b7b7e01e393feb484080}{C\-C\-R5}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_t_i_m___type_def_a374f851b5f1097a3ebd3f494ded6512a}{C\-C\-R6}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
T\-I\-M. 

Definition at line 1173 of file stm32f10x.\-h.



\subsection{Field Documentation}
\hypertarget{struct_t_i_m___type_def_a6a42766a6ca3c7fe10a810ebd6b9d627}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!A\-R\-R@{A\-R\-R}}
\index{A\-R\-R@{A\-R\-R}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{A\-R\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-A\-R\-R}}\label{struct_t_i_m___type_def_a6a42766a6ca3c7fe10a810ebd6b9d627}
T\-I\-M auto-\/reload register, Address offset\-: 0x2\-C 

Definition at line 752 of file stm32f30x.\-h.

\hypertarget{struct_t_i_m___type_def_a6a42766a6ca3c7fe10a810ebd6b9d627}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!A\-R\-R@{A\-R\-R}}
\index{A\-R\-R@{A\-R\-R}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{A\-R\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-A\-R\-R}}\label{struct_t_i_m___type_def_a6a42766a6ca3c7fe10a810ebd6b9d627}
T\-I\-M auto-\/reload register, Address offset\-: 0x2\-C 

Definition at line 1197 of file stm32f10x.\-h.

\hypertarget{struct_t_i_m___type_def_a137d3523b60951eca1e4130257b2b23d}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!B\-D\-T\-R@{B\-D\-T\-R}}
\index{B\-D\-T\-R@{B\-D\-T\-R}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{B\-D\-T\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-B\-D\-T\-R}}\label{struct_t_i_m___type_def_a137d3523b60951eca1e4130257b2b23d}
T\-I\-M break and dead-\/time register, Address offset\-: 0x44 

Definition at line 759 of file stm32f30x.\-h.

\hypertarget{struct_t_i_m___type_def_a32bbedb8b418359c6873375ec949cf8b}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!B\-D\-T\-R@{B\-D\-T\-R}}
\index{B\-D\-T\-R@{B\-D\-T\-R}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{B\-D\-T\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint16\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-B\-D\-T\-R}}\label{struct_t_i_m___type_def_a32bbedb8b418359c6873375ec949cf8b}
T\-I\-M break and dead-\/time register, Address offset\-: 0x44 

Definition at line 1209 of file stm32f10x.\-h.

\hypertarget{struct_t_i_m___type_def_ad7271cc1eec9ef16e4ee5401626c0b3b}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!C\-C\-E\-R@{C\-C\-E\-R}}
\index{C\-C\-E\-R@{C\-C\-E\-R}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{C\-C\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-C\-C\-E\-R}}\label{struct_t_i_m___type_def_ad7271cc1eec9ef16e4ee5401626c0b3b}
T\-I\-M capture/compare enable register, Address offset\-: 0x20 

Definition at line 748 of file stm32f30x.\-h.

\hypertarget{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!C\-C\-E\-R@{C\-C\-E\-R}}
\index{C\-C\-E\-R@{C\-C\-E\-R}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{C\-C\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint16\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-C\-C\-E\-R}}\label{struct_t_i_m___type_def_a2a7ebf9d3041dc20da591668d916f5bc}
T\-I\-M capture/compare enable register, Address offset\-: 0x20 

Definition at line 1191 of file stm32f10x.\-h.

\hypertarget{struct_t_i_m___type_def_a0f2291e7efdf3222689ef13e9be2ea4a}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!C\-C\-M\-R1@{C\-C\-M\-R1}}
\index{C\-C\-M\-R1@{C\-C\-M\-R1}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{C\-C\-M\-R1}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-C\-C\-M\-R1}}\label{struct_t_i_m___type_def_a0f2291e7efdf3222689ef13e9be2ea4a}
T\-I\-M capture/compare mode register 1, Address offset\-: 0x18 

Definition at line 746 of file stm32f30x.\-h.

\hypertarget{struct_t_i_m___type_def_a9094f9bb312461d2fc1499f5f8d91c64}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!C\-C\-M\-R1@{C\-C\-M\-R1}}
\index{C\-C\-M\-R1@{C\-C\-M\-R1}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{C\-C\-M\-R1}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint16\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-C\-C\-M\-R1}}\label{struct_t_i_m___type_def_a9094f9bb312461d2fc1499f5f8d91c64}
T\-I\-M capture/compare mode register 1, Address offset\-: 0x18 

Definition at line 1187 of file stm32f10x.\-h.

\hypertarget{struct_t_i_m___type_def_aa8129ca70a2232c91c8cfcaf375249f6}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!C\-C\-M\-R2@{C\-C\-M\-R2}}
\index{C\-C\-M\-R2@{C\-C\-M\-R2}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{C\-C\-M\-R2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-C\-C\-M\-R2}}\label{struct_t_i_m___type_def_aa8129ca70a2232c91c8cfcaf375249f6}
T\-I\-M capture/compare mode register 2, Address offset\-: 0x1\-C 

Definition at line 747 of file stm32f30x.\-h.

\hypertarget{struct_t_i_m___type_def_a22bb9f39aae46365d3ec3c5973f90039}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!C\-C\-M\-R2@{C\-C\-M\-R2}}
\index{C\-C\-M\-R2@{C\-C\-M\-R2}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{C\-C\-M\-R2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint16\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-C\-C\-M\-R2}}\label{struct_t_i_m___type_def_a22bb9f39aae46365d3ec3c5973f90039}
T\-I\-M capture/compare mode register 2, Address offset\-: 0x1\-C 

Definition at line 1189 of file stm32f10x.\-h.

\hypertarget{struct_t_i_m___type_def_ac0dcd8f9118b07b16cd79d03cb1a0904}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!C\-C\-M\-R3@{C\-C\-M\-R3}}
\index{C\-C\-M\-R3@{C\-C\-M\-R3}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{C\-C\-M\-R3}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-C\-C\-M\-R3}}\label{struct_t_i_m___type_def_ac0dcd8f9118b07b16cd79d03cb1a0904}
T\-I\-M capture/compare mode register 3, Address offset\-: 0x54 

Definition at line 765 of file stm32f30x.\-h.

\hypertarget{struct_t_i_m___type_def_a0dd9c06729a5eb6179c6d0d60faca7ed}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!C\-C\-R1@{C\-C\-R1}}
\index{C\-C\-R1@{C\-C\-R1}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{C\-C\-R1}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-C\-C\-R1}}\label{struct_t_i_m___type_def_a0dd9c06729a5eb6179c6d0d60faca7ed}
T\-I\-M capture/compare register 1, Address offset\-: 0x34 

Definition at line 755 of file stm32f30x.\-h.

\hypertarget{struct_t_i_m___type_def_a0dd9c06729a5eb6179c6d0d60faca7ed}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!C\-C\-R1@{C\-C\-R1}}
\index{C\-C\-R1@{C\-C\-R1}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{C\-C\-R1}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-C\-C\-R1}}\label{struct_t_i_m___type_def_a0dd9c06729a5eb6179c6d0d60faca7ed}
T\-I\-M capture/compare register 1, Address offset\-: 0x34 

Definition at line 1201 of file stm32f10x.\-h.

\hypertarget{struct_t_i_m___type_def_a4d1171e9a61538424b8ef1f2571986d0}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!C\-C\-R2@{C\-C\-R2}}
\index{C\-C\-R2@{C\-C\-R2}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{C\-C\-R2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-C\-C\-R2}}\label{struct_t_i_m___type_def_a4d1171e9a61538424b8ef1f2571986d0}
T\-I\-M capture/compare register 2, Address offset\-: 0x38 

Definition at line 756 of file stm32f30x.\-h.

\hypertarget{struct_t_i_m___type_def_a4d1171e9a61538424b8ef1f2571986d0}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!C\-C\-R2@{C\-C\-R2}}
\index{C\-C\-R2@{C\-C\-R2}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{C\-C\-R2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-C\-C\-R2}}\label{struct_t_i_m___type_def_a4d1171e9a61538424b8ef1f2571986d0}
T\-I\-M capture/compare register 2, Address offset\-: 0x38 

Definition at line 1203 of file stm32f10x.\-h.

\hypertarget{struct_t_i_m___type_def_ac83441bfb8d0287080dcbd945a272a74}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!C\-C\-R3@{C\-C\-R3}}
\index{C\-C\-R3@{C\-C\-R3}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{C\-C\-R3}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-C\-C\-R3}}\label{struct_t_i_m___type_def_ac83441bfb8d0287080dcbd945a272a74}
T\-I\-M capture/compare register 3, Address offset\-: 0x3\-C 

Definition at line 757 of file stm32f30x.\-h.

\hypertarget{struct_t_i_m___type_def_ac83441bfb8d0287080dcbd945a272a74}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!C\-C\-R3@{C\-C\-R3}}
\index{C\-C\-R3@{C\-C\-R3}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{C\-C\-R3}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-C\-C\-R3}}\label{struct_t_i_m___type_def_ac83441bfb8d0287080dcbd945a272a74}
T\-I\-M capture/compare register 3, Address offset\-: 0x3\-C 

Definition at line 1205 of file stm32f10x.\-h.

\hypertarget{struct_t_i_m___type_def_a5ba381c3f312fdf5e0b4119641b3b0aa}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!C\-C\-R4@{C\-C\-R4}}
\index{C\-C\-R4@{C\-C\-R4}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{C\-C\-R4}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-C\-C\-R4}}\label{struct_t_i_m___type_def_a5ba381c3f312fdf5e0b4119641b3b0aa}
T\-I\-M capture/compare register 4, Address offset\-: 0x40 

Definition at line 758 of file stm32f30x.\-h.

\hypertarget{struct_t_i_m___type_def_a5ba381c3f312fdf5e0b4119641b3b0aa}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!C\-C\-R4@{C\-C\-R4}}
\index{C\-C\-R4@{C\-C\-R4}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{C\-C\-R4}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-C\-C\-R4}}\label{struct_t_i_m___type_def_a5ba381c3f312fdf5e0b4119641b3b0aa}
T\-I\-M capture/compare register 4, Address offset\-: 0x40 

Definition at line 1207 of file stm32f10x.\-h.

\hypertarget{struct_t_i_m___type_def_af30dc563e6c1b7b7e01e393feb484080}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!C\-C\-R5@{C\-C\-R5}}
\index{C\-C\-R5@{C\-C\-R5}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{C\-C\-R5}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-C\-C\-R5}}\label{struct_t_i_m___type_def_af30dc563e6c1b7b7e01e393feb484080}
T\-I\-M capture/compare register5, Address offset\-: 0x58 

Definition at line 766 of file stm32f30x.\-h.

\hypertarget{struct_t_i_m___type_def_a374f851b5f1097a3ebd3f494ded6512a}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!C\-C\-R6@{C\-C\-R6}}
\index{C\-C\-R6@{C\-C\-R6}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{C\-C\-R6}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-C\-C\-R6}}\label{struct_t_i_m___type_def_a374f851b5f1097a3ebd3f494ded6512a}
T\-I\-M capture/compare register 4, Address offset\-: 0x5\-C 

Definition at line 767 of file stm32f30x.\-h.

\hypertarget{struct_t_i_m___type_def_a6fdd2a7fb88d28670b472aaac0d9d262}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!C\-N\-T@{C\-N\-T}}
\index{C\-N\-T@{C\-N\-T}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{C\-N\-T}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-C\-N\-T}}\label{struct_t_i_m___type_def_a6fdd2a7fb88d28670b472aaac0d9d262}
T\-I\-M counter register, Address offset\-: 0x24 

Definition at line 749 of file stm32f30x.\-h.

\hypertarget{struct_t_i_m___type_def_a6fdd2a7fb88d28670b472aaac0d9d262}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!C\-N\-T@{C\-N\-T}}
\index{C\-N\-T@{C\-N\-T}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{C\-N\-T}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-C\-N\-T}}\label{struct_t_i_m___type_def_a6fdd2a7fb88d28670b472aaac0d9d262}
T\-I\-M counter register, Address offset\-: 0x24 

Definition at line 1193 of file stm32f10x.\-h.

\hypertarget{struct_t_i_m___type_def_a410988826004fdd21d55071215144ba9}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!C\-R1@{C\-R1}}
\index{C\-R1@{C\-R1}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{C\-R1}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint16\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-C\-R1}}\label{struct_t_i_m___type_def_a410988826004fdd21d55071215144ba9}
T\-I\-M control register 1, Address offset\-: 0x00 

Definition at line 1175 of file stm32f10x.\-h.

\hypertarget{struct_t_i_m___type_def_a6b1ae85138ed91686bf63699c61ef835}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!C\-R2@{C\-R2}}
\index{C\-R2@{C\-R2}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{C\-R2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-C\-R2}}\label{struct_t_i_m___type_def_a6b1ae85138ed91686bf63699c61ef835}
T\-I\-M control register 2, Address offset\-: 0x04 

Definition at line 741 of file stm32f30x.\-h.

\hypertarget{struct_t_i_m___type_def_a954eb69fd4e2e6b43ba6c80986f691d8}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!C\-R2@{C\-R2}}
\index{C\-R2@{C\-R2}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{C\-R2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint16\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-C\-R2}}\label{struct_t_i_m___type_def_a954eb69fd4e2e6b43ba6c80986f691d8}
T\-I\-M control register 2, Address offset\-: 0x04 

Definition at line 1177 of file stm32f10x.\-h.

\hypertarget{struct_t_i_m___type_def_ad3186a43824621f049e7eff37c88ad4e}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!D\-C\-R@{D\-C\-R}}
\index{D\-C\-R@{D\-C\-R}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{D\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint16\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-D\-C\-R}}\label{struct_t_i_m___type_def_ad3186a43824621f049e7eff37c88ad4e}
T\-I\-M D\-M\-A control register, Address offset\-: 0x48 

Definition at line 1211 of file stm32f10x.\-h.

\hypertarget{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!D\-I\-E\-R@{D\-I\-E\-R}}
\index{D\-I\-E\-R@{D\-I\-E\-R}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{D\-I\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-D\-I\-E\-R}}\label{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}
T\-I\-M D\-M\-A/interrupt enable register, Address offset\-: 0x0\-C 

Definition at line 743 of file stm32f30x.\-h.

\hypertarget{struct_t_i_m___type_def_a25b145e57a694bb384eee08fcd107c3a}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!D\-I\-E\-R@{D\-I\-E\-R}}
\index{D\-I\-E\-R@{D\-I\-E\-R}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{D\-I\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint16\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-D\-I\-E\-R}}\label{struct_t_i_m___type_def_a25b145e57a694bb384eee08fcd107c3a}
T\-I\-M D\-M\-A/interrupt enable register, Address offset\-: 0x0\-C 

Definition at line 1181 of file stm32f10x.\-h.

\hypertarget{struct_t_i_m___type_def_a4e0fbb52e6dd4bdabcb3f3b2f4bae40c}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!D\-M\-A\-R@{D\-M\-A\-R}}
\index{D\-M\-A\-R@{D\-M\-A\-R}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{D\-M\-A\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint16\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-D\-M\-A\-R}}\label{struct_t_i_m___type_def_a4e0fbb52e6dd4bdabcb3f3b2f4bae40c}
T\-I\-M D\-M\-A address for full transfer, Address offset\-: 0x4\-C 

Definition at line 1213 of file stm32f10x.\-h.

\hypertarget{struct_t_i_m___type_def_a04248d87f48303fd2267810104a7878d}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!E\-G\-R@{E\-G\-R}}
\index{E\-G\-R@{E\-G\-R}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{E\-G\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-E\-G\-R}}\label{struct_t_i_m___type_def_a04248d87f48303fd2267810104a7878d}
T\-I\-M event generation register, Address offset\-: 0x14 

Definition at line 745 of file stm32f30x.\-h.

\hypertarget{struct_t_i_m___type_def_a724fd21b7131fb9ac78c1b661dee3a8d}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!E\-G\-R@{E\-G\-R}}
\index{E\-G\-R@{E\-G\-R}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{E\-G\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint16\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-E\-G\-R}}\label{struct_t_i_m___type_def_a724fd21b7131fb9ac78c1b661dee3a8d}
T\-I\-M event generation register, Address offset\-: 0x14 

Definition at line 1185 of file stm32f10x.\-h.

\hypertarget{struct_t_i_m___type_def_a145760563b46fcdeedddf7c92ee68d61}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!O\-R@{O\-R}}
\index{O\-R@{O\-R}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{O\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint16\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-O\-R}}\label{struct_t_i_m___type_def_a145760563b46fcdeedddf7c92ee68d61}
T\-I\-M option register, Address offset\-: 0x50 

Definition at line 764 of file stm32f30x.\-h.

\hypertarget{struct_t_i_m___type_def_ad58e05db30d309608402a69d87c36505}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!P\-S\-C@{P\-S\-C}}
\index{P\-S\-C@{P\-S\-C}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{P\-S\-C}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint16\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-P\-S\-C}}\label{struct_t_i_m___type_def_ad58e05db30d309608402a69d87c36505}
T\-I\-M prescaler, Address offset\-: 0x28 

Definition at line 1195 of file stm32f10x.\-h.

\hypertarget{struct_t_i_m___type_def_aa6957ece6ee709031ab5241d6019fcce}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!R\-C\-R@{R\-C\-R}}
\index{R\-C\-R@{R\-C\-R}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{R\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint16\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-R\-C\-R}}\label{struct_t_i_m___type_def_aa6957ece6ee709031ab5241d6019fcce}
T\-I\-M repetition counter register, Address offset\-: 0x30 

Definition at line 1199 of file stm32f10x.\-h.

\hypertarget{struct_t_i_m___type_def_a88caad1e82960cc6df99d935ece26c1b}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}}
\index{R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint16\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D0}}\label{struct_t_i_m___type_def_a88caad1e82960cc6df99d935ece26c1b}
Reserved, 0x02 

Definition at line 1176 of file stm32f10x.\-h.

\hypertarget{struct_t_i_m___type_def_a59c46ac3a56c6966a7f8f379a2fd1e3e}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}}
\index{R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint16\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D1}}\label{struct_t_i_m___type_def_a59c46ac3a56c6966a7f8f379a2fd1e3e}
Reserved, 0x06 

Definition at line 1178 of file stm32f10x.\-h.

\hypertarget{struct_t_i_m___type_def_ab0e228ff39a37b472aa48ba3afd18333}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D10@{R\-E\-S\-E\-R\-V\-E\-D10}}
\index{R\-E\-S\-E\-R\-V\-E\-D10@{R\-E\-S\-E\-R\-V\-E\-D10}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D10}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint16\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D10}}\label{struct_t_i_m___type_def_ab0e228ff39a37b472aa48ba3afd18333}
Reserved, 0x32 

Definition at line 1196 of file stm32f10x.\-h.

\hypertarget{struct_t_i_m___type_def_a7a96436f300141eb48768ffa90ee6e71}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D11@{R\-E\-S\-E\-R\-V\-E\-D11}}
\index{R\-E\-S\-E\-R\-V\-E\-D11@{R\-E\-S\-E\-R\-V\-E\-D11}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D11}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint16\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D11}}\label{struct_t_i_m___type_def_a7a96436f300141eb48768ffa90ee6e71}
Reserved, 0x46 

Definition at line 1198 of file stm32f10x.\-h.

\hypertarget{struct_t_i_m___type_def_a994061b8b26ae9b2e8ddb981cb3eec11}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D12@{R\-E\-S\-E\-R\-V\-E\-D12}}
\index{R\-E\-S\-E\-R\-V\-E\-D12@{R\-E\-S\-E\-R\-V\-E\-D12}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D12}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint16\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D12}}\label{struct_t_i_m___type_def_a994061b8b26ae9b2e8ddb981cb3eec11}
Reserved, 0x4\-A 

Definition at line 1200 of file stm32f10x.\-h.

\hypertarget{struct_t_i_m___type_def_a5a831b0a42a5428fbbfd550b7a9c8108}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D13@{R\-E\-S\-E\-R\-V\-E\-D13}}
\index{R\-E\-S\-E\-R\-V\-E\-D13@{R\-E\-S\-E\-R\-V\-E\-D13}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D13}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint16\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D13}}\label{struct_t_i_m___type_def_a5a831b0a42a5428fbbfd550b7a9c8108}
Reserved, 0x4\-E 

Definition at line 1202 of file stm32f10x.\-h.

\hypertarget{struct_t_i_m___type_def_a548510ebbe395a3947dbbc49fcccec0d}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D14@{R\-E\-S\-E\-R\-V\-E\-D14}}
\index{R\-E\-S\-E\-R\-V\-E\-D14@{R\-E\-S\-E\-R\-V\-E\-D14}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D14}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint16\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D14}}\label{struct_t_i_m___type_def_a548510ebbe395a3947dbbc49fcccec0d}
Reserved, 0x52 

Definition at line 1204 of file stm32f10x.\-h.

\hypertarget{struct_t_i_m___type_def_af3eef319e095eadf480919b02c899dbd}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D15@{R\-E\-S\-E\-R\-V\-E\-D15}}
\index{R\-E\-S\-E\-R\-V\-E\-D15@{R\-E\-S\-E\-R\-V\-E\-D15}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D15}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint16\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D15}}\label{struct_t_i_m___type_def_af3eef319e095eadf480919b02c899dbd}


Definition at line 1206 of file stm32f10x.\-h.

\hypertarget{struct_t_i_m___type_def_ada594311432f31830545027e195980ed}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D16@{R\-E\-S\-E\-R\-V\-E\-D16}}
\index{R\-E\-S\-E\-R\-V\-E\-D16@{R\-E\-S\-E\-R\-V\-E\-D16}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D16}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint16\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D16}}\label{struct_t_i_m___type_def_ada594311432f31830545027e195980ed}


Definition at line 1208 of file stm32f10x.\-h.

\hypertarget{struct_t_i_m___type_def_aad6f1eb74535c7cda84b8ad8cb76d65e}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D17@{R\-E\-S\-E\-R\-V\-E\-D17}}
\index{R\-E\-S\-E\-R\-V\-E\-D17@{R\-E\-S\-E\-R\-V\-E\-D17}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D17}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint16\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D17}}\label{struct_t_i_m___type_def_aad6f1eb74535c7cda84b8ad8cb76d65e}


Definition at line 1210 of file stm32f10x.\-h.

\hypertarget{struct_t_i_m___type_def_a5f03da5369c7b0bf10fd480011b12718}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D18@{R\-E\-S\-E\-R\-V\-E\-D18}}
\index{R\-E\-S\-E\-R\-V\-E\-D18@{R\-E\-S\-E\-R\-V\-E\-D18}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D18}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint16\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D18}}\label{struct_t_i_m___type_def_a5f03da5369c7b0bf10fd480011b12718}


Definition at line 1212 of file stm32f10x.\-h.

\hypertarget{struct_t_i_m___type_def_a58477bdaaf8fcbcd9c8411729daaf535}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D19@{R\-E\-S\-E\-R\-V\-E\-D19}}
\index{R\-E\-S\-E\-R\-V\-E\-D19@{R\-E\-S\-E\-R\-V\-E\-D19}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D19}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint16\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D19}}\label{struct_t_i_m___type_def_a58477bdaaf8fcbcd9c8411729daaf535}


Definition at line 1214 of file stm32f10x.\-h.

\hypertarget{struct_t_i_m___type_def_af62f86f55f2a387518f3de10d916eb7c}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D2@{R\-E\-S\-E\-R\-V\-E\-D2}}
\index{R\-E\-S\-E\-R\-V\-E\-D2@{R\-E\-S\-E\-R\-V\-E\-D2}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint16\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D2}}\label{struct_t_i_m___type_def_af62f86f55f2a387518f3de10d916eb7c}
Reserved, 0x0\-A 

Definition at line 1180 of file stm32f10x.\-h.

\hypertarget{struct_t_i_m___type_def_a8f952613a22049f3ea2b50b7e0d10472}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D3@{R\-E\-S\-E\-R\-V\-E\-D3}}
\index{R\-E\-S\-E\-R\-V\-E\-D3@{R\-E\-S\-E\-R\-V\-E\-D3}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint16\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D3}}\label{struct_t_i_m___type_def_a8f952613a22049f3ea2b50b7e0d10472}
Reserved, 0x0\-E 

Definition at line 1182 of file stm32f10x.\-h.

\hypertarget{struct_t_i_m___type_def_a36afe894c9b0878347d0c038c80e4c22}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D4@{R\-E\-S\-E\-R\-V\-E\-D4}}
\index{R\-E\-S\-E\-R\-V\-E\-D4@{R\-E\-S\-E\-R\-V\-E\-D4}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint16\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D4}}\label{struct_t_i_m___type_def_a36afe894c9b0878347d0c038c80e4c22}
Reserved, 0x12 

Definition at line 1184 of file stm32f10x.\-h.

\hypertarget{struct_t_i_m___type_def_a15944db86d7a7a69db35512f68eca15c}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D5@{R\-E\-S\-E\-R\-V\-E\-D5}}
\index{R\-E\-S\-E\-R\-V\-E\-D5@{R\-E\-S\-E\-R\-V\-E\-D5}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D5}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint16\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D5}}\label{struct_t_i_m___type_def_a15944db86d7a7a69db35512f68eca15c}
Reserved, 0x16 

Definition at line 1186 of file stm32f10x.\-h.

\hypertarget{struct_t_i_m___type_def_a7fd09a4911f813464a454b507832a0b9}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D6@{R\-E\-S\-E\-R\-V\-E\-D6}}
\index{R\-E\-S\-E\-R\-V\-E\-D6@{R\-E\-S\-E\-R\-V\-E\-D6}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D6}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint16\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D6}}\label{struct_t_i_m___type_def_a7fd09a4911f813464a454b507832a0b9}
Reserved, 0x1\-A 

Definition at line 1188 of file stm32f10x.\-h.

\hypertarget{struct_t_i_m___type_def_a4157fa8f6e188281292f019ea24f5599}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D7@{R\-E\-S\-E\-R\-V\-E\-D7}}
\index{R\-E\-S\-E\-R\-V\-E\-D7@{R\-E\-S\-E\-R\-V\-E\-D7}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D7}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint16\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D7}}\label{struct_t_i_m___type_def_a4157fa8f6e188281292f019ea24f5599}
Reserved, 0x1\-E 

Definition at line 1190 of file stm32f10x.\-h.

\hypertarget{struct_t_i_m___type_def_ac708e4f0f142ac14d7e1c46778ed6f96}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D8@{R\-E\-S\-E\-R\-V\-E\-D8}}
\index{R\-E\-S\-E\-R\-V\-E\-D8@{R\-E\-S\-E\-R\-V\-E\-D8}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D8}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint16\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D8}}\label{struct_t_i_m___type_def_ac708e4f0f142ac14d7e1c46778ed6f96}
Reserved, 0x22 

Definition at line 1192 of file stm32f10x.\-h.

\hypertarget{struct_t_i_m___type_def_a6754dd714ff0885e8e511977d2f393ce}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D9@{R\-E\-S\-E\-R\-V\-E\-D9}}
\index{R\-E\-S\-E\-R\-V\-E\-D9@{R\-E\-S\-E\-R\-V\-E\-D9}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D9}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint16\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D9}}\label{struct_t_i_m___type_def_a6754dd714ff0885e8e511977d2f393ce}
Reserved, 0x2\-A 

Definition at line 1194 of file stm32f10x.\-h.

\hypertarget{struct_t_i_m___type_def_a67d30593bcb68b98186ebe5bc8dc34b1}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!S\-M\-C\-R@{S\-M\-C\-R}}
\index{S\-M\-C\-R@{S\-M\-C\-R}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{S\-M\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-S\-M\-C\-R}}\label{struct_t_i_m___type_def_a67d30593bcb68b98186ebe5bc8dc34b1}
T\-I\-M slave mode control register, Address offset\-: 0x08 

Definition at line 742 of file stm32f30x.\-h.

\hypertarget{struct_t_i_m___type_def_a476012f1b4567ffc21ded0b5fd50985e}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!S\-M\-C\-R@{S\-M\-C\-R}}
\index{S\-M\-C\-R@{S\-M\-C\-R}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{S\-M\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint16\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-S\-M\-C\-R}}\label{struct_t_i_m___type_def_a476012f1b4567ffc21ded0b5fd50985e}
T\-I\-M slave mode control register, Address offset\-: 0x08 

Definition at line 1179 of file stm32f10x.\-h.

\hypertarget{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!S\-R@{S\-R}}
\index{S\-R@{S\-R}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-S\-R}}\label{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}
T\-I\-M status register, Address offset\-: 0x10 

Definition at line 744 of file stm32f30x.\-h.

\hypertarget{struct_t_i_m___type_def_af686e22c1792dc59dfeffe451d47cf13}{\index{T\-I\-M\-\_\-\-Type\-Def@{T\-I\-M\-\_\-\-Type\-Def}!S\-R@{S\-R}}
\index{S\-R@{S\-R}!TIM_TypeDef@{T\-I\-M\-\_\-\-Type\-Def}}
\subsubsection[{S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint16\-\_\-t} T\-I\-M\-\_\-\-Type\-Def\-::\-S\-R}}\label{struct_t_i_m___type_def_af686e22c1792dc59dfeffe451d47cf13}
T\-I\-M status register, Address offset\-: 0x10 

Definition at line 1183 of file stm32f10x.\-h.



The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
/home/jose/\-Code/gui\-Tau/flight/\-Pi\-O\-S/\-S\-T\-M32\-F10x/\-Libraries/\-C\-M\-S\-I\-S/\-Core/\-C\-M3/\hyperlink{stm32f10x_8h}{stm32f10x.\-h}\item 
/home/jose/\-Code/gui\-Tau/flight/\-Pi\-O\-S/\-S\-T\-M32\-F30x/\-Libraries/\-C\-M\-S\-I\-S3/\-Device/\-S\-T/\-S\-T\-M32\-F30x/\-Include/\hyperlink{stm32f30x_8h}{stm32f30x.\-h}\item 
/home/jose/\-Code/gui\-Tau/flight/\-Pi\-O\-S/\-S\-T\-M32\-F4xx/\-Libraries/\-C\-M\-S\-I\-S3/\-Device/\-S\-T/\-S\-T\-M32\-F4xx/\-Include/\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
