byte[12] in_RT = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
byte RT_count = 0;
state {idle(0), rel(1), res(2), error_st(3)} Bandwidth.state = 0;
byte Bandwidth.i = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_0.state = 0;
byte Node_0.rt = 0;
byte Node_0.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_1.state = 0;
byte Node_1.rt = 0;
byte Node_1.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_2.state = 0;
byte Node_2.rt = 0;
byte Node_2.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_3.state = 0;
byte Node_3.rt = 0;
byte Node_3.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_4.state = 0;
byte Node_4.rt = 0;
byte Node_4.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_5.state = 0;
byte Node_5.rt = 0;
byte Node_5.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_6.state = 0;
byte Node_6.rt = 0;
byte Node_6.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_7.state = 0;
byte Node_7.rt = 0;
byte Node_7.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_8.state = 0;
byte Node_8.rt = 0;
byte Node_8.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_9.state = 0;
byte Node_9.rt = 0;
byte Node_9.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_10.state = 0;
byte Node_10.rt = 0;
byte Node_10.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_11.state = 0;
byte Node_11.rt = 0;
byte Node_11.granted = 0;
state {start(0), RT_phase(1), RT_wait(2), NRT_phase(3), NRT_wait(4), cycle_end(5)} Token.state = 0;
byte Token.i = 0;
byte Token.NRT_count = 6;
byte Token.next = 0;
state {q1(0), q2(1), q3(2)} LTL_property.state = 1;
transient bool t_0 = false;
transient byte t_1 = 0;
transient bool t_2 = false;
transient bool t_3 = false;
transient bool t_4 = false;
transient bool t_5 = false;
transient bool t_6 = false;
transient bool t_7 = false;
transient bool t_8 = false;
transient bool t_9 = false;
transient bool t_10 = false;
transient bool t_11 = false;
transient bool t_12 = false;
transient bool t_13 = false;
transient bool t_14 = false;
transient bool t_15 = false;
transient bool t_16 = false;
transient bool t_17 = false;
transient bool t_18 = false;
transient bool t_19 = false;
transient bool t_20 = false;
transient bool t_21 = false;
transient bool t_22 = false;
transient bool t_23 = false;
transient bool t_24 = false;
transient bool t_25 = false;
transient bool t_26 = false;
transient bool t_27 = false;
transient bool t_28 = false;
transient bool t_29 = false;
transient bool t_30 = false;
transient bool t_31 = false;
transient bool t_32 = false;
transient bool t_33 = false;
transient bool t_34 = false;
transient bool t_35 = false;
transient bool t_36 = false;
transient bool t_37 = false;
transient bool t_38 = false;
transient bool t_39 = false;
transient bool t_40 = false;
transient bool t_41 = false;
transient bool t_42 = false;
transient bool t_43 = false;
transient bool t_44 = false;
transient bool t_45 = false;
transient bool t_46 = false;
transient bool t_47 = false;
transient bool t_48 = false;
transient bool t_49 = false;
transient bool t_50 = false;
transient bool t_51 = false;
transient bool t_52 = false;
transient bool t_53 = false;
transient bool t_54 = false;
transient bool t_55 = false;
transient bool t_56 = false;
transient bool t_57 = false;
transient bool t_58 = false;
transient bool t_59 = false;
transient bool t_60 = false;
transient bool t_61 = false;
transient bool t_62 = false;
transient bool t_63 = false;
transient bool t_64 = false;
transient bool t_65 = false;
transient bool t_66 = false;
transient bool t_67 = false;
transient bool t_68 = false;
transient bool t_69 = false;
transient bool t_70 = false;
transient bool t_71 = false;
transient bool t_72 = false;
transient bool t_73 = false;
transient bool t_74 = false;
transient bool t_75 = false;
transient bool t_76 = false;
transient bool t_77 = false;
transient bool t_78 = false;
transient bool t_79 = false;
transient bool t_80 = false;
transient bool t_81 = false;
transient bool t_82 = false;
transient bool t_83 = false;
transient bool t_84 = false;
transient bool t_85 = false;
transient bool t_86 = false;
transient bool t_87 = false;
transient bool t_88 = false;
transient bool t_89 = false;
transient bool t_90 = false;
transient bool t_91 = false;
transient bool t_92 = false;
transient bool t_93 = false;
transient bool t_94 = false;
transient bool t_95 = false;
transient bool t_96 = false;
transient bool t_97 = false;
transient bool t_98 = false;
transient bool t_99 = false;
transient bool t_100 = false;
transient bool t_101 = false;
transient bool t_102 = false;
transient bool t_103 = false;
transient bool t_104 = false;
transient bool t_105 = false;
transient bool t_106 = false;
transient bool t_107 = false;
transient bool t_108 = false;
transient bool t_109 = false;
transient bool t_110 = false;
transient bool t_111 = false;
transient bool t_112 = false;
transient bool t_113 = false;
transient bool t_114 = false;
transient bool t_115 = false;
transient bool t_116 = false;
transient bool t_117 = false;
transient bool t_118 = false;
transient bool t_119 = false;
transient bool t_120 = false;
transient bool t_121 = false;
transient bool t_122 = false;
transient bool t_123 = false;
transient bool t_124 = false;
transient bool t_125 = false;
transient bool t_126 = false;
transient bool t_127 = false;
transient bool t_128 = false;
transient bool t_129 = false;
transient bool t_130 = false;
transient bool t_131 = false;
transient bool t_132 = false;
transient bool t_133 = false;
transient bool t_134 = false;
transient bool t_135 = false;
transient bool t_136 = false;
transient bool t_137 = false;
transient bool t_138 = false;
transient bool t_139 = false;
transient bool t_140 = false;
transient bool t_141 = false;
transient bool t_142 = false;
transient bool t_143 = false;
transient bool t_144 = false;
transient bool t_145 = false;
transient bool t_146 = false;
transient bool t_147 = false;
transient bool t_148 = false;
transient bool t_149 = false;
transient bool t_150 = false;
transient byte t_151 = 0;
transient bool t_152 = false;
transient bool t_153 = false;
transient bool t_154 = false;
transient int t_155 = 0;
transient bool t_156 = false;
transient bool t_157 = false;
transient bool t_158 = false;
transient bool t_159 = false;
transient bool t_160 = false;
transient bool t_161 = false;
transient bool t_162 = false;
transient int t_163 = 0;
transient bool t_164 = false;
transient bool t_165 = false;
transient bool t_166 = false;
transient bool t_167 = false;
transient bool t_168 = false;
transient bool t_169 = false;
transient bool t_170 = false;
transient bool t_171 = false;
transient bool t_172 = false;
transient bool t_173 = false;
transient bool t_174 = false;
transient bool t_175 = false;
transient bool t_176 = false;
transient bool t_177 = false;
transient bool t_178 = false;
transient bool t_179 = false;
transient bool t_180 = false;
transient bool t_181 = false;
transient bool t_182 = false;
transient bool t_183 = false;
transient bool t_184 = false;
transient bool t_185 = false;
transient byte t_186 = 0;
transient bool t_187 = false;
transient bool t_188 = false;
transient bool t_189 = false;
transient bool t_190 = false;
transient bool t_191 = false;
transient bool t_192 = false;
transient bool t_193 = false;
transient bool t_194 = false;
transient bool t_195 = false;
transient bool t_196 = false;
transient bool t_197 = false;
transient bool t_198 = false;
transient bool t_199 = false;
transient bool t_200 = false;
transient byte t_201 = 0;
transient bool t_202 = false;
transient bool t_203 = false;
transient bool t_204 = false;
transient bool t_205 = false;
transient bool t_206 = false;
transient bool t_207 = false;
transient bool t_208 = false;
transient bool t_209 = false;
transient bool t_210 = false;
transient bool t_211 = false;
transient bool t_212 = false;
transient bool t_213 = false;
transient bool t_214 = false;
transient bool t_215 = false;
transient byte t_216 = 0;
transient bool t_217 = false;
transient bool t_218 = false;
transient bool t_219 = false;
transient bool t_220 = false;
transient bool t_221 = false;
transient bool t_222 = false;
transient bool t_223 = false;
transient bool t_224 = false;
transient bool t_225 = false;
transient bool t_226 = false;
transient bool t_227 = false;
transient bool t_228 = false;
transient bool t_229 = false;
transient bool t_230 = false;
transient byte t_231 = 0;
transient bool t_232 = false;
transient bool t_233 = false;
transient bool t_234 = false;
transient bool t_235 = false;
transient bool t_236 = false;
transient bool t_237 = false;
transient bool t_238 = false;
transient bool t_239 = false;
transient bool t_240 = false;
transient bool t_241 = false;
transient bool t_242 = false;
transient bool t_243 = false;
transient bool t_244 = false;
transient bool t_245 = false;
transient bool t_246 = false;
transient bool t_247 = false;
transient bool t_248 = false;
transient bool t_249 = false;
transient bool t_250 = false;
transient bool t_251 = false;
transient bool t_252 = false;
transient bool t_253 = false;
transient bool t_254 = false;
transient bool t_255 = false;
transient bool t_256 = false;
transient bool t_257 = false;
transient bool t_258 = false;
transient bool t_259 = false;
transient bool t_260 = false;
transient bool t_261 = false;
transient bool t_262 = false;
transient bool t_263 = false;
transient bool t_264 = false;
transient bool t_265 = false;
transient bool t_266 = false;
transient bool t_267 = false;
transient bool t_268 = false;
transient bool t_269 = false;
transient bool t_270 = false;
transient bool t_271 = false;
transient bool t_272 = false;
transient bool t_273 = false;
transient bool t_274 = false;
transient bool t_275 = false;
transient bool t_276 = false;
transient bool t_277 = false;
transient bool t_278 = false;
transient bool t_279 = false;
transient bool t_280 = false;
transient bool t_281 = false;
transient bool t_282 = false;
transient bool t_283 = false;
transient bool t_284 = false;
transient bool t_285 = false;
transient bool t_286 = false;
transient bool t_287 = false;
transient bool t_288 = false;
transient bool t_289 = false;
transient bool t_290 = false;
transient bool t_291 = false;
transient bool t_292 = false;
transient bool t_293 = false;
transient bool t_294 = false;
transient bool t_295 = false;
transient bool t_296 = false;
transient bool t_297 = false;
transient bool t_298 = false;
transient bool t_299 = false;
transient bool t_300 = false;
transient bool t_301 = false;
transient bool t_302 = false;
transient bool t_303 = false;
transient bool t_304 = false;
transient bool t_305 = false;
transient byte t_306 = 0;
transient bool t_307 = false;
transient bool t_308 = false;
transient bool t_309 = false;
transient bool t_310 = false;
transient bool t_311 = false;
transient bool t_312 = false;
transient bool t_313 = false;
transient bool t_314 = false;
transient bool t_315 = false;
transient bool t_316 = false;
transient bool t_317 = false;
transient bool t_318 = false;
transient bool t_319 = false;
transient bool t_320 = false;
transient bool t_321 = false;
transient int t_322 = 0;
transient bool t_323 = false;
transient bool t_324 = false;
transient bool t_325 = false;
transient int t_326 = 0;
transient int t_327 = 0;
transient int t_328 = 0;
transient bool t_329 = false;
transient bool t_330 = false;
transient bool t_331 = false;
transient int t_332 = 0;
transient bool t_333 = false;
transient bool t_334 = false;
transient bool t_335 = false;
transient int t_336 = 0;
transient int t_337 = 0;
transient int t_338 = 0;
transient bool t_339 = false;
transient bool t_340 = false;
transient bool t_341 = false;
transient int t_342 = 0;
transient bool t_343 = false;
transient bool t_344 = false;
transient bool t_345 = false;
transient int t_346 = 0;
transient int t_347 = 0;
transient int t_348 = 0;
transient bool t_349 = false;
transient bool t_350 = false;
transient bool t_351 = false;
transient int t_352 = 0;
transient bool t_353 = false;
transient bool t_354 = false;
transient bool t_355 = false;
transient int t_356 = 0;
transient int t_357 = 0;
transient int t_358 = 0;
transient bool t_359 = false;
transient bool t_360 = false;
transient bool t_361 = false;
transient int t_362 = 0;
transient bool t_363 = false;
transient bool t_364 = false;
transient bool t_365 = false;
transient int t_366 = 0;
transient int t_367 = 0;
transient int t_368 = 0;
transient bool t_369 = false;
transient bool t_370 = false;
transient bool t_371 = false;
transient int t_372 = 0;
transient bool t_373 = false;
transient bool t_374 = false;
transient bool t_375 = false;
transient int t_376 = 0;
transient int t_377 = 0;
transient int t_378 = 0;
transient bool t_379 = false;
transient bool t_380 = false;
transient bool t_381 = false;
transient int t_382 = 0;
transient bool t_383 = false;
transient bool t_384 = false;
transient bool t_385 = false;
transient int t_386 = 0;
transient int t_387 = 0;
transient int t_388 = 0;
transient bool t_389 = false;
transient bool t_390 = false;
transient bool t_391 = false;
transient int t_392 = 0;
transient bool t_393 = false;
transient bool t_394 = false;
transient bool t_395 = false;
transient int t_396 = 0;
transient int t_397 = 0;
transient int t_398 = 0;
transient bool t_399 = false;
transient bool t_400 = false;
transient bool t_401 = false;
transient int t_402 = 0;
transient bool t_403 = false;
transient bool t_404 = false;
transient bool t_405 = false;
transient int t_406 = 0;
transient int t_407 = 0;
transient int t_408 = 0;
transient bool t_409 = false;
transient bool t_410 = false;
transient bool t_411 = false;
transient int t_412 = 0;
transient bool t_413 = false;
transient bool t_414 = false;
transient bool t_415 = false;
transient int t_416 = 0;
transient int t_417 = 0;
transient int t_418 = 0;
transient bool t_419 = false;
transient bool t_420 = false;
transient bool t_421 = false;
transient int t_422 = 0;
transient bool t_423 = false;
transient bool t_424 = false;
transient bool t_425 = false;
transient int t_426 = 0;
transient int t_427 = 0;
transient int t_428 = 0;
transient bool t_429 = false;
transient bool t_430 = false;
transient bool t_431 = false;
transient int t_432 = 0;
transient bool t_433 = false;
transient bool t_434 = false;
transient bool t_435 = false;
transient int t_436 = 0;
transient int t_437 = 0;
transient int t_438 = 0;
transient bool t_439 = false;
transient bool t_440 = false;
transient bool t_441 = false;
transient bool t_442 = false;
transient bool t_443 = false;
transient bool t_444 = false;
transient bool t_445 = false;
transient bool t_446 = false;
transient bool t_447 = false;
transient bool t_448 = false;
transient bool t_449 = false;
transient bool t_450 = false;
transient bool t_451 = false;
transient bool t_452 = false;
transient bool t_453 = false;
transient bool t_454 = false;
transient bool t_455 = false;
transient bool t_456 = false;
transient bool t_457 = false;
transient bool t_458 = false;
transient bool t_459 = false;
transient bool t_460 = false;
transient bool t_461 = false;
transient bool t_462 = false;
transient bool t_463 = false;
transient bool t_464 = false;
transient bool t_465 = false;
transient bool t_466 = false;
transient bool t_467 = false;
transient bool t_468 = false;
transient bool t_469 = false;
transient bool t_470 = false;
transient bool t_471 = false;
transient bool t_472 = false;
transient bool t_473 = false;
transient bool t_474 = false;
transient bool t_475 = false;
transient bool t_476 = false;
transient bool t_477 = false;
transient bool t_478 = false;
transient bool t_479 = false;
transient bool t_480 = false;
transient bool t_481 = false;
transient bool t_482 = false;
transient bool t_483 = false;
transient bool t_484 = false;
transient bool t_485 = false;
transient bool t_486 = false;
transient bool t_487 = false;
transient bool t_488 = false;
transient bool t_489 = false;
transient bool t_490 = false;
transient bool t_491 = false;
transient bool t_492 = false;
transient bool t_493 = false;
transient bool t_494 = false;
transient bool t_495 = false;
transient bool t_496 = false;
transient bool t_497 = false;
transient bool t_498 = false;
transient bool t_499 = false;
transient bool t_500 = false;
transient bool t_501 = false;
transient bool t_502 = false;
transient bool t_503 = false;
transient int t_504 = 0;
transient bool t_505 = false;
transient bool t_506 = false;
transient bool t_507 = false;
transient bool t_508 = false;
transient bool t_509 = false;
transient int t_510 = 0;
transient bool t_511 = false;
transient bool t_512 = false;
transient bool t_513 = false;
transient bool t_514 = false;
transient bool t_515 = false;
transient int t_516 = 0;
transient bool t_517 = false;
transient bool t_518 = false;
transient bool t_519 = false;
transient bool t_520 = false;
transient bool t_521 = false;
transient int t_522 = 0;
transient bool t_523 = false;
transient bool t_524 = false;
transient bool t_525 = false;
transient bool t_526 = false;
transient bool t_527 = false;
transient int t_528 = 0;
transient bool t_529 = false;
transient bool t_530 = false;
transient bool t_531 = false;
transient bool t_532 = false;
transient bool t_533 = false;
transient int t_534 = 0;
transient bool t_535 = false;
transient bool t_536 = false;
transient bool t_537 = false;
transient bool t_538 = false;
transient bool t_539 = false;
transient int t_540 = 0;
transient bool t_541 = false;
transient bool t_542 = false;
transient bool t_543 = false;
transient bool t_544 = false;
transient bool t_545 = false;
transient int t_546 = 0;
transient bool t_547 = false;
transient bool t_548 = false;
transient bool t_549 = false;
transient bool t_550 = false;
transient bool t_551 = false;
transient int t_552 = 0;
transient bool t_553 = false;
transient bool t_554 = false;
transient bool t_555 = false;
transient bool t_556 = false;
transient bool t_557 = false;
transient int t_558 = 0;
transient bool t_559 = false;
transient bool t_560 = false;
transient bool t_561 = false;
transient bool t_562 = false;
transient bool t_563 = false;
transient int t_564 = 0;
transient bool t_565 = false;
transient bool t_566 = false;
transient bool t_567 = false;
transient bool t_568 = false;
transient bool t_569 = false;
transient int t_570 = 0;
transient bool t_571 = false;
transient bool t_572 = false;
transient byte t_573 = 0;
transient bool t_574 = false;
transient bool t_575 = false;
transient bool t_576 = false;
transient bool t_577 = false;
transient bool t_578 = false;
transient bool t_579 = false;
transient bool t_580 = false;
transient bool t_581 = false;
transient bool t_582 = false;
transient bool t_583 = false;
transient bool t_584 = false;
transient bool t_585 = false;
transient bool t_586 = false;
transient bool t_587 = false;
transient bool t_588 = false;
transient bool t_589 = false;
transient bool t_590 = false;
transient bool t_591 = false;
transient bool t_592 = false;
transient bool t_593 = false;
transient bool t_594 = false;
transient bool t_595 = false;
transient bool t_596 = false;
transient bool t_597 = false;
transient bool t_598 = false;
transient bool t_599 = false;
transient bool t_600 = false;
transient bool t_601 = false;
transient bool t_602 = false;
transient bool t_603 = false;
transient bool t_604 = false;
transient bool t_605 = false;
transient bool t_606 = false;
transient bool t_607 = false;
transient bool t_608 = false;
transient bool t_609 = false;
transient bool t_610 = false;
transient bool t_611 = false;
transient bool t_612 = false;
transient bool t_613 = false;
transient bool t_614 = false;
transient bool t_615 = false;
transient bool t_616 = false;
transient bool t_617 = false;
transient bool t_618 = false;
transient bool t_619 = false;
transient bool t_620 = false;
transient bool t_621 = false;
transient bool t_622 = false;
transient byte t_623 = 0;
transient bool t_624 = false;
transient bool t_625 = false;
transient bool t_626 = false;
transient bool t_627 = false;
transient int t_628 = 0;
transient bool t_629 = false;
transient byte t_630 = 0;
transient bool t_631 = false;
transient bool t_632 = false;
transient bool t_633 = false;
transient bool t_634 = false;
transient int t_635 = 0;
transient bool t_636 = false;
transient byte t_637 = 0;
transient bool t_638 = false;
transient bool t_639 = false;
transient bool t_640 = false;
transient bool t_641 = false;
transient int t_642 = 0;
transient bool t_643 = false;
transient byte t_644 = 0;
transient bool t_645 = false;
transient bool t_646 = false;
transient bool t_647 = false;
transient bool t_648 = false;
transient int t_649 = 0;
transient bool t_650 = false;
transient byte t_651 = 0;
transient bool t_652 = false;
transient bool t_653 = false;
transient bool t_654 = false;
transient bool t_655 = false;
transient int t_656 = 0;
transient bool t_657 = false;
transient byte t_658 = 0;
transient bool t_659 = false;
transient bool t_660 = false;
transient bool t_661 = false;
transient bool t_662 = false;
transient int t_663 = 0;
transient bool t_664 = false;
transient byte t_665 = 0;
transient bool t_666 = false;
transient bool t_667 = false;
transient bool t_668 = false;
transient bool t_669 = false;
transient int t_670 = 0;
transient bool t_671 = false;
transient byte t_672 = 0;
transient bool t_673 = false;
transient bool t_674 = false;
transient bool t_675 = false;
transient bool t_676 = false;
transient int t_677 = 0;
transient bool t_678 = false;
transient byte t_679 = 0;
transient bool t_680 = false;
transient bool t_681 = false;
transient bool t_682 = false;
transient bool t_683 = false;
transient int t_684 = 0;
transient bool t_685 = false;
transient byte t_686 = 0;
transient bool t_687 = false;
transient bool t_688 = false;
transient bool t_689 = false;
transient bool t_690 = false;
transient int t_691 = 0;
transient bool t_692 = false;
transient byte t_693 = 0;
transient bool t_694 = false;
transient bool t_695 = false;
transient bool t_696 = false;
transient bool t_697 = false;
transient int t_698 = 0;
transient bool t_699 = false;
transient byte t_700 = 0;
transient bool t_701 = false;
transient bool t_702 = false;
transient bool t_703 = false;
transient bool t_704 = false;
transient int t_705 = 0;
transient bool t_706 = false;
transient bool t_707 = false;
transient byte t_708 = 0;
transient bool t_709 = false;
transient bool t_710 = false;
transient bool t_711 = false;
transient bool t_712 = false;
transient bool t_713 = false;
transient bool t_714 = false;
transient bool t_715 = false;
transient bool t_716 = false;
transient bool t_717 = false;
transient bool t_718 = false;
transient bool t_719 = false;
transient bool t_720 = false;
transient bool t_721 = false;
transient bool t_722 = false;
transient byte t_723 = 0;
transient bool t_724 = false;
transient bool t_725 = false;
transient bool t_726 = false;
transient bool t_727 = false;
transient bool t_728 = false;
transient bool t_729 = false;
transient bool t_730 = false;
transient bool t_731 = false;
transient bool t_732 = false;
transient bool t_733 = false;
transient bool t_734 = false;
transient bool t_735 = false;
transient bool t_736 = false;
transient bool t_737 = false;
transient byte t_738 = 0;
transient bool t_739 = false;
transient bool t_740 = false;
transient bool t_741 = false;
transient bool t_742 = false;
transient bool t_743 = false;
transient bool t_744 = false;
transient bool t_745 = false;
transient bool t_746 = false;
transient bool t_747 = false;
transient bool t_748 = false;
transient bool t_749 = false;
transient bool t_750 = false;
transient bool t_751 = false;
transient bool t_752 = false;
transient byte t_753 = 0;
transient bool t_754 = false;
transient bool t_755 = false;
transient bool t_756 = false;
transient bool t_757 = false;
transient bool t_758 = false;
transient bool t_759 = false;
transient bool t_760 = false;
transient bool t_761 = false;
transient bool t_762 = false;
transient bool t_763 = false;
transient bool t_764 = false;
transient bool t_765 = false;
transient bool t_766 = false;
transient bool t_767 = false;
transient byte t_768 = 0;
transient bool t_769 = false;
transient bool t_770 = false;
transient bool t_771 = false;
transient bool t_772 = false;
transient bool t_773 = false;
transient bool t_774 = false;
transient bool t_775 = false;
transient bool t_776 = false;
transient bool t_777 = false;
transient bool t_778 = false;
transient bool t_779 = false;
transient bool t_780 = false;
transient bool t_781 = false;
transient bool t_782 = false;
transient byte t_783 = 0;
transient bool t_784 = false;
transient bool t_785 = false;
transient bool t_786 = false;
transient bool t_787 = false;
transient bool t_788 = false;
transient bool t_789 = false;
transient bool t_790 = false;
transient bool t_791 = false;
transient bool t_792 = false;
transient bool t_793 = false;
transient bool t_794 = false;
transient bool t_795 = false;
	process Bandwidth 
		guardBlock
			t_0 = Bandwidth.state == 1,
			t_1 = in_RT[Bandwidth.i],
			t_2 = t_1 == 0,
			t_3 = t_0 and t_2;

		guardCondition t_3;
		effect
			Bandwidth.state = 3;

	process Node_0 
		guardBlock
			t_4 = Node_0.state == 1,
			t_5 = Node_0.rt == 1,
			t_6 = t_4 and t_5;

		guardCondition t_6;
		effect
			Node_0.state = 2;

	process Node_0 
		guardBlock
			t_7 = Node_0.state == 1,
			t_8 = Node_0.rt == 0,
			t_9 = t_7 and t_8;

		guardCondition t_9;
		effect
			Node_0.state = 3;

	process Node_0 
		guardBlock
			t_10 = Node_0.state == 2,
			t_11 = Node_0.granted == 0,
			t_12 = t_10 and t_11;

		guardCondition t_12;
		effect
			Node_0.state = 7;

	process Node_0 
		guardBlock
			t_13 = Node_0.state == 2;

		guardCondition t_13;
		effect
			Node_0.state = 6;

	process Node_0 
		guardBlock
			t_14 = Node_0.state == 3;

		guardCondition t_14;
		effect
			Node_0.state = 6;

	process Node_0 
		guardBlock
			t_15 = Node_0.state == 5;

		guardCondition t_15;
		effect
			Node_0.state = 6,
			Node_0.granted = 1;

	process Node_1 
		guardBlock
			t_16 = Node_1.state == 1,
			t_17 = Node_1.rt == 1,
			t_18 = t_16 and t_17;

		guardCondition t_18;
		effect
			Node_1.state = 2;

	process Node_1 
		guardBlock
			t_19 = Node_1.state == 1,
			t_20 = Node_1.rt == 0,
			t_21 = t_19 and t_20;

		guardCondition t_21;
		effect
			Node_1.state = 3;

	process Node_1 
		guardBlock
			t_22 = Node_1.state == 2,
			t_23 = Node_1.granted == 0,
			t_24 = t_22 and t_23;

		guardCondition t_24;
		effect
			Node_1.state = 7;

	process Node_1 
		guardBlock
			t_25 = Node_1.state == 2;

		guardCondition t_25;
		effect
			Node_1.state = 6;

	process Node_1 
		guardBlock
			t_26 = Node_1.state == 3;

		guardCondition t_26;
		effect
			Node_1.state = 6;

	process Node_1 
		guardBlock
			t_27 = Node_1.state == 5;

		guardCondition t_27;
		effect
			Node_1.state = 6,
			Node_1.granted = 1;

	process Node_2 
		guardBlock
			t_28 = Node_2.state == 1,
			t_29 = Node_2.rt == 1,
			t_30 = t_28 and t_29;

		guardCondition t_30;
		effect
			Node_2.state = 2;

	process Node_2 
		guardBlock
			t_31 = Node_2.state == 1,
			t_32 = Node_2.rt == 0,
			t_33 = t_31 and t_32;

		guardCondition t_33;
		effect
			Node_2.state = 3;

	process Node_2 
		guardBlock
			t_34 = Node_2.state == 2,
			t_35 = Node_2.granted == 0,
			t_36 = t_34 and t_35;

		guardCondition t_36;
		effect
			Node_2.state = 7;

	process Node_2 
		guardBlock
			t_37 = Node_2.state == 2;

		guardCondition t_37;
		effect
			Node_2.state = 6;

	process Node_2 
		guardBlock
			t_38 = Node_2.state == 3;

		guardCondition t_38;
		effect
			Node_2.state = 6;

	process Node_2 
		guardBlock
			t_39 = Node_2.state == 5;

		guardCondition t_39;
		effect
			Node_2.state = 6,
			Node_2.granted = 1;

	process Node_3 
		guardBlock
			t_40 = Node_3.state == 1,
			t_41 = Node_3.rt == 1,
			t_42 = t_40 and t_41;

		guardCondition t_42;
		effect
			Node_3.state = 2;

	process Node_3 
		guardBlock
			t_43 = Node_3.state == 1,
			t_44 = Node_3.rt == 0,
			t_45 = t_43 and t_44;

		guardCondition t_45;
		effect
			Node_3.state = 3;

	process Node_3 
		guardBlock
			t_46 = Node_3.state == 2,
			t_47 = Node_3.granted == 0,
			t_48 = t_46 and t_47;

		guardCondition t_48;
		effect
			Node_3.state = 7;

	process Node_3 
		guardBlock
			t_49 = Node_3.state == 2;

		guardCondition t_49;
		effect
			Node_3.state = 6;

	process Node_3 
		guardBlock
			t_50 = Node_3.state == 3;

		guardCondition t_50;
		effect
			Node_3.state = 6;

	process Node_3 
		guardBlock
			t_51 = Node_3.state == 5;

		guardCondition t_51;
		effect
			Node_3.state = 6,
			Node_3.granted = 1;

	process Node_4 
		guardBlock
			t_52 = Node_4.state == 1,
			t_53 = Node_4.rt == 1,
			t_54 = t_52 and t_53;

		guardCondition t_54;
		effect
			Node_4.state = 2;

	process Node_4 
		guardBlock
			t_55 = Node_4.state == 1,
			t_56 = Node_4.rt == 0,
			t_57 = t_55 and t_56;

		guardCondition t_57;
		effect
			Node_4.state = 3;

	process Node_4 
		guardBlock
			t_58 = Node_4.state == 2,
			t_59 = Node_4.granted == 0,
			t_60 = t_58 and t_59;

		guardCondition t_60;
		effect
			Node_4.state = 7;

	process Node_4 
		guardBlock
			t_61 = Node_4.state == 2;

		guardCondition t_61;
		effect
			Node_4.state = 6;

	process Node_4 
		guardBlock
			t_62 = Node_4.state == 3;

		guardCondition t_62;
		effect
			Node_4.state = 6;

	process Node_4 
		guardBlock
			t_63 = Node_4.state == 5;

		guardCondition t_63;
		effect
			Node_4.state = 6,
			Node_4.granted = 1;

	process Node_5 
		guardBlock
			t_64 = Node_5.state == 1,
			t_65 = Node_5.rt == 1,
			t_66 = t_64 and t_65;

		guardCondition t_66;
		effect
			Node_5.state = 2;

	process Node_5 
		guardBlock
			t_67 = Node_5.state == 1,
			t_68 = Node_5.rt == 0,
			t_69 = t_67 and t_68;

		guardCondition t_69;
		effect
			Node_5.state = 3;

	process Node_5 
		guardBlock
			t_70 = Node_5.state == 2,
			t_71 = Node_5.granted == 0,
			t_72 = t_70 and t_71;

		guardCondition t_72;
		effect
			Node_5.state = 7;

	process Node_5 
		guardBlock
			t_73 = Node_5.state == 2;

		guardCondition t_73;
		effect
			Node_5.state = 6;

	process Node_5 
		guardBlock
			t_74 = Node_5.state == 3;

		guardCondition t_74;
		effect
			Node_5.state = 6;

	process Node_5 
		guardBlock
			t_75 = Node_5.state == 5;

		guardCondition t_75;
		effect
			Node_5.state = 6,
			Node_5.granted = 1;

	process Node_6 
		guardBlock
			t_76 = Node_6.state == 1,
			t_77 = Node_6.rt == 1,
			t_78 = t_76 and t_77;

		guardCondition t_78;
		effect
			Node_6.state = 2;

	process Node_6 
		guardBlock
			t_79 = Node_6.state == 1,
			t_80 = Node_6.rt == 0,
			t_81 = t_79 and t_80;

		guardCondition t_81;
		effect
			Node_6.state = 3;

	process Node_6 
		guardBlock
			t_82 = Node_6.state == 2,
			t_83 = Node_6.granted == 0,
			t_84 = t_82 and t_83;

		guardCondition t_84;
		effect
			Node_6.state = 7;

	process Node_6 
		guardBlock
			t_85 = Node_6.state == 2;

		guardCondition t_85;
		effect
			Node_6.state = 6;

	process Node_6 
		guardBlock
			t_86 = Node_6.state == 3;

		guardCondition t_86;
		effect
			Node_6.state = 6;

	process Node_6 
		guardBlock
			t_87 = Node_6.state == 5;

		guardCondition t_87;
		effect
			Node_6.state = 6,
			Node_6.granted = 1;

	process Node_7 
		guardBlock
			t_88 = Node_7.state == 1,
			t_89 = Node_7.rt == 1,
			t_90 = t_88 and t_89;

		guardCondition t_90;
		effect
			Node_7.state = 2;

	process Node_7 
		guardBlock
			t_91 = Node_7.state == 1,
			t_92 = Node_7.rt == 0,
			t_93 = t_91 and t_92;

		guardCondition t_93;
		effect
			Node_7.state = 3;

	process Node_7 
		guardBlock
			t_94 = Node_7.state == 2,
			t_95 = Node_7.granted == 0,
			t_96 = t_94 and t_95;

		guardCondition t_96;
		effect
			Node_7.state = 7;

	process Node_7 
		guardBlock
			t_97 = Node_7.state == 2;

		guardCondition t_97;
		effect
			Node_7.state = 6;

	process Node_7 
		guardBlock
			t_98 = Node_7.state == 3;

		guardCondition t_98;
		effect
			Node_7.state = 6;

	process Node_7 
		guardBlock
			t_99 = Node_7.state == 5;

		guardCondition t_99;
		effect
			Node_7.state = 6,
			Node_7.granted = 1;

	process Node_8 
		guardBlock
			t_100 = Node_8.state == 1,
			t_101 = Node_8.rt == 1,
			t_102 = t_100 and t_101;

		guardCondition t_102;
		effect
			Node_8.state = 2;

	process Node_8 
		guardBlock
			t_103 = Node_8.state == 1,
			t_104 = Node_8.rt == 0,
			t_105 = t_103 and t_104;

		guardCondition t_105;
		effect
			Node_8.state = 3;

	process Node_8 
		guardBlock
			t_106 = Node_8.state == 2,
			t_107 = Node_8.granted == 0,
			t_108 = t_106 and t_107;

		guardCondition t_108;
		effect
			Node_8.state = 7;

	process Node_8 
		guardBlock
			t_109 = Node_8.state == 2;

		guardCondition t_109;
		effect
			Node_8.state = 6;

	process Node_8 
		guardBlock
			t_110 = Node_8.state == 3;

		guardCondition t_110;
		effect
			Node_8.state = 6;

	process Node_8 
		guardBlock
			t_111 = Node_8.state == 5;

		guardCondition t_111;
		effect
			Node_8.state = 6,
			Node_8.granted = 1;

	process Node_9 
		guardBlock
			t_112 = Node_9.state == 1,
			t_113 = Node_9.rt == 1,
			t_114 = t_112 and t_113;

		guardCondition t_114;
		effect
			Node_9.state = 2;

	process Node_9 
		guardBlock
			t_115 = Node_9.state == 1,
			t_116 = Node_9.rt == 0,
			t_117 = t_115 and t_116;

		guardCondition t_117;
		effect
			Node_9.state = 3;

	process Node_9 
		guardBlock
			t_118 = Node_9.state == 2,
			t_119 = Node_9.granted == 0,
			t_120 = t_118 and t_119;

		guardCondition t_120;
		effect
			Node_9.state = 7;

	process Node_9 
		guardBlock
			t_121 = Node_9.state == 2;

		guardCondition t_121;
		effect
			Node_9.state = 6;

	process Node_9 
		guardBlock
			t_122 = Node_9.state == 3;

		guardCondition t_122;
		effect
			Node_9.state = 6;

	process Node_9 
		guardBlock
			t_123 = Node_9.state == 5;

		guardCondition t_123;
		effect
			Node_9.state = 6,
			Node_9.granted = 1;

	process Node_10 
		guardBlock
			t_124 = Node_10.state == 1,
			t_125 = Node_10.rt == 1,
			t_126 = t_124 and t_125;

		guardCondition t_126;
		effect
			Node_10.state = 2;

	process Node_10 
		guardBlock
			t_127 = Node_10.state == 1,
			t_128 = Node_10.rt == 0,
			t_129 = t_127 and t_128;

		guardCondition t_129;
		effect
			Node_10.state = 3;

	process Node_10 
		guardBlock
			t_130 = Node_10.state == 2,
			t_131 = Node_10.granted == 0,
			t_132 = t_130 and t_131;

		guardCondition t_132;
		effect
			Node_10.state = 7;

	process Node_10 
		guardBlock
			t_133 = Node_10.state == 2;

		guardCondition t_133;
		effect
			Node_10.state = 6;

	process Node_10 
		guardBlock
			t_134 = Node_10.state == 3;

		guardCondition t_134;
		effect
			Node_10.state = 6;

	process Node_10 
		guardBlock
			t_135 = Node_10.state == 5;

		guardCondition t_135;
		effect
			Node_10.state = 6,
			Node_10.granted = 1;

	process Node_11 
		guardBlock
			t_136 = Node_11.state == 1,
			t_137 = Node_11.rt == 1,
			t_138 = t_136 and t_137;

		guardCondition t_138;
		effect
			Node_11.state = 2;

	process Node_11 
		guardBlock
			t_139 = Node_11.state == 1,
			t_140 = Node_11.rt == 0,
			t_141 = t_139 and t_140;

		guardCondition t_141;
		effect
			Node_11.state = 3;

	process Node_11 
		guardBlock
			t_142 = Node_11.state == 2,
			t_143 = Node_11.granted == 0,
			t_144 = t_142 and t_143;

		guardCondition t_144;
		effect
			Node_11.state = 7;

	process Node_11 
		guardBlock
			t_145 = Node_11.state == 2;

		guardCondition t_145;
		effect
			Node_11.state = 6;

	process Node_11 
		guardBlock
			t_146 = Node_11.state == 3;

		guardCondition t_146;
		effect
			Node_11.state = 6;

	process Node_11 
		guardBlock
			t_147 = Node_11.state == 5;

		guardCondition t_147;
		effect
			Node_11.state = 6,
			Node_11.granted = 1;

	process Token 
		guardBlock
			t_148 = Token.state == 0;

		guardCondition t_148;
		effect
			Token.state = 1,
			Token.i = 0;

	process Token 
		guardBlock
			t_149 = Token.state == 1,
			t_150 = Token.i < 12,
			t_151 = in_RT[Token.i],
			t_152 = t_151 == 0,
			t_153 = t_150 and t_152,
			t_154 = t_149 and t_153;

		guardCondition t_154;
		effect
			Token.state = 1,
			t_155 = Token.i + 1,
			Token.i = t_155;

	process Token 
		guardBlock
			t_156 = Token.state == 1,
			t_157 = Token.i == 12,
			t_158 = t_156 and t_157;

		guardCondition t_158;
		effect
			Token.state = 3;

	process Token 
		guardBlock
			t_159 = Token.state == 3,
			t_160 = Token.NRT_count == 0,
			t_161 = t_159 and t_160;

		guardCondition t_161;
		effect
			Token.state = 5;

	process Token 
		guardBlock
			t_162 = Token.state == 5;

		guardCondition t_162;
		effect
			Token.state = 0,
			t_163 = 6 - RT_count,
			Token.NRT_count = t_163;

	process LTL_property 
		guardBlock
			t_164 = LTL_property.state == 0;

		guardCondition t_164;
		effect
			LTL_property.state = 0;

	process LTL_property 
		guardBlock
			t_165 = LTL_property.state == 1;

		guardCondition t_165;
		effect
			LTL_property.state = 1;

	process LTL_property 
		guardBlock
			t_166 = LTL_property.state == 1,
			t_167 = Node_0.state == 5,
			t_168 = Node_0.state == 2,
			t_169 = not t_168,
			t_170 = t_167 and t_169,
			t_171 = t_166 and t_170;

		guardCondition t_171;
		effect
			LTL_property.state = 2;

	process LTL_property 
		guardBlock
			t_172 = LTL_property.state == 1,
			t_173 = Node_0.state == 5,
			t_174 = Token.state == 5,
			t_175 = t_173 and t_174,
			t_176 = t_172 and t_175;

		guardCondition t_176;
		effect
			LTL_property.state = 0;

	process LTL_property 
		guardBlock
			t_177 = LTL_property.state == 2,
			t_178 = Node_0.state == 2,
			t_179 = not t_178,
			t_180 = t_177 and t_179;

		guardCondition t_180;
		effect
			LTL_property.state = 2;

	process LTL_property 
		guardBlock
			t_181 = LTL_property.state == 2,
			t_182 = Token.state == 5,
			t_183 = t_181 and t_182;

		guardCondition t_183;
		effect
			LTL_property.state = 0;

	process Token_Node_5 
		guardBlock
			t_184 = Token.state == 1,
			t_185 = Token.i == 5,
			t_186 = in_RT[Token.i],
			t_187 = t_186 == 1,
			t_188 = t_185 and t_187,
			t_189 = t_184 and t_188,
			t_190 = Node_5.state == 0,
			t_191 = t_189 and t_190;

		guardCondition t_191;
		effect
			Token.state = 2,
			Node_5.rt = 1,
			Node_5.state = 1;

	process Token_Node_5 
		guardBlock
			t_192 = Token.state == 3,
			t_193 = Token.NRT_count > 0,
			t_194 = Token.next == 5,
			t_195 = t_193 and t_194,
			t_196 = t_192 and t_195,
			t_197 = Node_5.state == 0,
			t_198 = t_196 and t_197;

		guardCondition t_198;
		effect
			Token.state = 4,
			Node_5.rt = 0,
			Node_5.state = 1;

	process Token_Node_10 
		guardBlock
			t_199 = Token.state == 1,
			t_200 = Token.i == 10,
			t_201 = in_RT[Token.i],
			t_202 = t_201 == 1,
			t_203 = t_200 and t_202,
			t_204 = t_199 and t_203,
			t_205 = Node_10.state == 0,
			t_206 = t_204 and t_205;

		guardCondition t_206;
		effect
			Token.state = 2,
			Node_10.rt = 1,
			Node_10.state = 1;

	process Token_Node_10 
		guardBlock
			t_207 = Token.state == 3,
			t_208 = Token.NRT_count > 0,
			t_209 = Token.next == 10,
			t_210 = t_208 and t_209,
			t_211 = t_207 and t_210,
			t_212 = Node_10.state == 0,
			t_213 = t_211 and t_212;

		guardCondition t_213;
		effect
			Token.state = 4,
			Node_10.rt = 0,
			Node_10.state = 1;

	process Token_Node_11 
		guardBlock
			t_214 = Token.state == 1,
			t_215 = Token.i == 11,
			t_216 = in_RT[Token.i],
			t_217 = t_216 == 1,
			t_218 = t_215 and t_217,
			t_219 = t_214 and t_218,
			t_220 = Node_11.state == 0,
			t_221 = t_219 and t_220;

		guardCondition t_221;
		effect
			Token.state = 2,
			Node_11.rt = 1,
			Node_11.state = 1;

	process Token_Node_11 
		guardBlock
			t_222 = Token.state == 3,
			t_223 = Token.NRT_count > 0,
			t_224 = Token.next == 11,
			t_225 = t_223 and t_224,
			t_226 = t_222 and t_225,
			t_227 = Node_11.state == 0,
			t_228 = t_226 and t_227;

		guardCondition t_228;
		effect
			Token.state = 4,
			Node_11.rt = 0,
			Node_11.state = 1;

	process Token_Node_7 
		guardBlock
			t_229 = Token.state == 1,
			t_230 = Token.i == 7,
			t_231 = in_RT[Token.i],
			t_232 = t_231 == 1,
			t_233 = t_230 and t_232,
			t_234 = t_229 and t_233,
			t_235 = Node_7.state == 0,
			t_236 = t_234 and t_235;

		guardCondition t_236;
		effect
			Token.state = 2,
			Node_7.rt = 1,
			Node_7.state = 1;

	process Token_Node_7 
		guardBlock
			t_237 = Token.state == 3,
			t_238 = Token.NRT_count > 0,
			t_239 = Token.next == 7,
			t_240 = t_238 and t_239,
			t_241 = t_237 and t_240,
			t_242 = Node_7.state == 0,
			t_243 = t_241 and t_242;

		guardCondition t_243;
		effect
			Token.state = 4,
			Node_7.rt = 0,
			Node_7.state = 1;

	process Node_0_Bandwidth 
		guardBlock
			t_244 = Node_0.state == 3,
			t_245 = Node_0.granted == 0,
			t_246 = t_244 and t_245,
			t_247 = Bandwidth.state == 0,
			t_248 = t_246 and t_247;

		guardCondition t_248;
		effect
			Node_0.state = 4,
			Bandwidth.i = 0,
			Bandwidth.state = 2;

	process Node_1_Bandwidth 
		guardBlock
			t_249 = Node_1.state == 3,
			t_250 = Node_1.granted == 0,
			t_251 = t_249 and t_250,
			t_252 = Bandwidth.state == 0,
			t_253 = t_251 and t_252;

		guardCondition t_253;
		effect
			Node_1.state = 4,
			Bandwidth.i = 1,
			Bandwidth.state = 2;

	process Node_2_Bandwidth 
		guardBlock
			t_254 = Node_2.state == 3,
			t_255 = Node_2.granted == 0,
			t_256 = t_254 and t_255,
			t_257 = Bandwidth.state == 0,
			t_258 = t_256 and t_257;

		guardCondition t_258;
		effect
			Node_2.state = 4,
			Bandwidth.i = 2,
			Bandwidth.state = 2;

	process Node_3_Bandwidth 
		guardBlock
			t_259 = Node_3.state == 3,
			t_260 = Node_3.granted == 0,
			t_261 = t_259 and t_260,
			t_262 = Bandwidth.state == 0,
			t_263 = t_261 and t_262;

		guardCondition t_263;
		effect
			Node_3.state = 4,
			Bandwidth.i = 3,
			Bandwidth.state = 2;

	process Node_4_Bandwidth 
		guardBlock
			t_264 = Node_4.state == 3,
			t_265 = Node_4.granted == 0,
			t_266 = t_264 and t_265,
			t_267 = Bandwidth.state == 0,
			t_268 = t_266 and t_267;

		guardCondition t_268;
		effect
			Node_4.state = 4,
			Bandwidth.i = 4,
			Bandwidth.state = 2;

	process Node_5_Bandwidth 
		guardBlock
			t_269 = Node_5.state == 3,
			t_270 = Node_5.granted == 0,
			t_271 = t_269 and t_270,
			t_272 = Bandwidth.state == 0,
			t_273 = t_271 and t_272;

		guardCondition t_273;
		effect
			Node_5.state = 4,
			Bandwidth.i = 5,
			Bandwidth.state = 2;

	process Node_6_Bandwidth 
		guardBlock
			t_274 = Node_6.state == 3,
			t_275 = Node_6.granted == 0,
			t_276 = t_274 and t_275,
			t_277 = Bandwidth.state == 0,
			t_278 = t_276 and t_277;

		guardCondition t_278;
		effect
			Node_6.state = 4,
			Bandwidth.i = 6,
			Bandwidth.state = 2;

	process Node_7_Bandwidth 
		guardBlock
			t_279 = Node_7.state == 3,
			t_280 = Node_7.granted == 0,
			t_281 = t_279 and t_280,
			t_282 = Bandwidth.state == 0,
			t_283 = t_281 and t_282;

		guardCondition t_283;
		effect
			Node_7.state = 4,
			Bandwidth.i = 7,
			Bandwidth.state = 2;

	process Node_8_Bandwidth 
		guardBlock
			t_284 = Node_8.state == 3,
			t_285 = Node_8.granted == 0,
			t_286 = t_284 and t_285,
			t_287 = Bandwidth.state == 0,
			t_288 = t_286 and t_287;

		guardCondition t_288;
		effect
			Node_8.state = 4,
			Bandwidth.i = 8,
			Bandwidth.state = 2;

	process Node_9_Bandwidth 
		guardBlock
			t_289 = Node_9.state == 3,
			t_290 = Node_9.granted == 0,
			t_291 = t_289 and t_290,
			t_292 = Bandwidth.state == 0,
			t_293 = t_291 and t_292;

		guardCondition t_293;
		effect
			Node_9.state = 4,
			Bandwidth.i = 9,
			Bandwidth.state = 2;

	process Node_10_Bandwidth 
		guardBlock
			t_294 = Node_10.state == 3,
			t_295 = Node_10.granted == 0,
			t_296 = t_294 and t_295,
			t_297 = Bandwidth.state == 0,
			t_298 = t_296 and t_297;

		guardCondition t_298;
		effect
			Node_10.state = 4,
			Bandwidth.i = 10,
			Bandwidth.state = 2;

	process Node_11_Bandwidth 
		guardBlock
			t_299 = Node_11.state == 3,
			t_300 = Node_11.granted == 0,
			t_301 = t_299 and t_300,
			t_302 = Bandwidth.state == 0,
			t_303 = t_301 and t_302;

		guardCondition t_303;
		effect
			Node_11.state = 4,
			Bandwidth.i = 11,
			Bandwidth.state = 2;

	process Token_Node_8 
		guardBlock
			t_304 = Token.state == 1,
			t_305 = Token.i == 8,
			t_306 = in_RT[Token.i],
			t_307 = t_306 == 1,
			t_308 = t_305 and t_307,
			t_309 = t_304 and t_308,
			t_310 = Node_8.state == 0,
			t_311 = t_309 and t_310;

		guardCondition t_311;
		effect
			Token.state = 2,
			Node_8.rt = 1,
			Node_8.state = 1;

	process Token_Node_8 
		guardBlock
			t_312 = Token.state == 3,
			t_313 = Token.NRT_count > 0,
			t_314 = Token.next == 8,
			t_315 = t_313 and t_314,
			t_316 = t_312 and t_315,
			t_317 = Node_8.state == 0,
			t_318 = t_316 and t_317;

		guardCondition t_318;
		effect
			Token.state = 4,
			Node_8.rt = 0,
			Node_8.state = 1;

	process Node_0_Token 
		guardBlock
			t_319 = Node_0.state == 6,
			t_320 = Token.state == 2,
			t_321 = t_319 and t_320;

		guardCondition t_321;
		effect
			Node_0.state = 0,
			Token.state = 1,
			t_322 = Token.i + 1,
			Token.i = t_322;

	process Node_0_Token 
		guardBlock
			t_323 = Node_0.state == 6,
			t_324 = Token.state == 4,
			t_325 = t_323 and t_324;

		guardCondition t_325;
		effect
			Node_0.state = 0,
			Token.state = 3,
			t_326 = Token.next + 1,
			t_327 = t_326 % 12,
			Token.next = t_327,
			t_328 = Token.NRT_count - 1,
			Token.NRT_count = t_328;

	process Node_1_Token 
		guardBlock
			t_329 = Node_1.state == 6,
			t_330 = Token.state == 2,
			t_331 = t_329 and t_330;

		guardCondition t_331;
		effect
			Node_1.state = 0,
			Token.state = 1,
			t_332 = Token.i + 1,
			Token.i = t_332;

	process Node_1_Token 
		guardBlock
			t_333 = Node_1.state == 6,
			t_334 = Token.state == 4,
			t_335 = t_333 and t_334;

		guardCondition t_335;
		effect
			Node_1.state = 0,
			Token.state = 3,
			t_336 = Token.next + 1,
			t_337 = t_336 % 12,
			Token.next = t_337,
			t_338 = Token.NRT_count - 1,
			Token.NRT_count = t_338;

	process Node_2_Token 
		guardBlock
			t_339 = Node_2.state == 6,
			t_340 = Token.state == 2,
			t_341 = t_339 and t_340;

		guardCondition t_341;
		effect
			Node_2.state = 0,
			Token.state = 1,
			t_342 = Token.i + 1,
			Token.i = t_342;

	process Node_2_Token 
		guardBlock
			t_343 = Node_2.state == 6,
			t_344 = Token.state == 4,
			t_345 = t_343 and t_344;

		guardCondition t_345;
		effect
			Node_2.state = 0,
			Token.state = 3,
			t_346 = Token.next + 1,
			t_347 = t_346 % 12,
			Token.next = t_347,
			t_348 = Token.NRT_count - 1,
			Token.NRT_count = t_348;

	process Node_3_Token 
		guardBlock
			t_349 = Node_3.state == 6,
			t_350 = Token.state == 2,
			t_351 = t_349 and t_350;

		guardCondition t_351;
		effect
			Node_3.state = 0,
			Token.state = 1,
			t_352 = Token.i + 1,
			Token.i = t_352;

	process Node_3_Token 
		guardBlock
			t_353 = Node_3.state == 6,
			t_354 = Token.state == 4,
			t_355 = t_353 and t_354;

		guardCondition t_355;
		effect
			Node_3.state = 0,
			Token.state = 3,
			t_356 = Token.next + 1,
			t_357 = t_356 % 12,
			Token.next = t_357,
			t_358 = Token.NRT_count - 1,
			Token.NRT_count = t_358;

	process Node_4_Token 
		guardBlock
			t_359 = Node_4.state == 6,
			t_360 = Token.state == 2,
			t_361 = t_359 and t_360;

		guardCondition t_361;
		effect
			Node_4.state = 0,
			Token.state = 1,
			t_362 = Token.i + 1,
			Token.i = t_362;

	process Node_4_Token 
		guardBlock
			t_363 = Node_4.state == 6,
			t_364 = Token.state == 4,
			t_365 = t_363 and t_364;

		guardCondition t_365;
		effect
			Node_4.state = 0,
			Token.state = 3,
			t_366 = Token.next + 1,
			t_367 = t_366 % 12,
			Token.next = t_367,
			t_368 = Token.NRT_count - 1,
			Token.NRT_count = t_368;

	process Node_5_Token 
		guardBlock
			t_369 = Node_5.state == 6,
			t_370 = Token.state == 2,
			t_371 = t_369 and t_370;

		guardCondition t_371;
		effect
			Node_5.state = 0,
			Token.state = 1,
			t_372 = Token.i + 1,
			Token.i = t_372;

	process Node_5_Token 
		guardBlock
			t_373 = Node_5.state == 6,
			t_374 = Token.state == 4,
			t_375 = t_373 and t_374;

		guardCondition t_375;
		effect
			Node_5.state = 0,
			Token.state = 3,
			t_376 = Token.next + 1,
			t_377 = t_376 % 12,
			Token.next = t_377,
			t_378 = Token.NRT_count - 1,
			Token.NRT_count = t_378;

	process Node_6_Token 
		guardBlock
			t_379 = Node_6.state == 6,
			t_380 = Token.state == 2,
			t_381 = t_379 and t_380;

		guardCondition t_381;
		effect
			Node_6.state = 0,
			Token.state = 1,
			t_382 = Token.i + 1,
			Token.i = t_382;

	process Node_6_Token 
		guardBlock
			t_383 = Node_6.state == 6,
			t_384 = Token.state == 4,
			t_385 = t_383 and t_384;

		guardCondition t_385;
		effect
			Node_6.state = 0,
			Token.state = 3,
			t_386 = Token.next + 1,
			t_387 = t_386 % 12,
			Token.next = t_387,
			t_388 = Token.NRT_count - 1,
			Token.NRT_count = t_388;

	process Node_7_Token 
		guardBlock
			t_389 = Node_7.state == 6,
			t_390 = Token.state == 2,
			t_391 = t_389 and t_390;

		guardCondition t_391;
		effect
			Node_7.state = 0,
			Token.state = 1,
			t_392 = Token.i + 1,
			Token.i = t_392;

	process Node_7_Token 
		guardBlock
			t_393 = Node_7.state == 6,
			t_394 = Token.state == 4,
			t_395 = t_393 and t_394;

		guardCondition t_395;
		effect
			Node_7.state = 0,
			Token.state = 3,
			t_396 = Token.next + 1,
			t_397 = t_396 % 12,
			Token.next = t_397,
			t_398 = Token.NRT_count - 1,
			Token.NRT_count = t_398;

	process Node_8_Token 
		guardBlock
			t_399 = Node_8.state == 6,
			t_400 = Token.state == 2,
			t_401 = t_399 and t_400;

		guardCondition t_401;
		effect
			Node_8.state = 0,
			Token.state = 1,
			t_402 = Token.i + 1,
			Token.i = t_402;

	process Node_8_Token 
		guardBlock
			t_403 = Node_8.state == 6,
			t_404 = Token.state == 4,
			t_405 = t_403 and t_404;

		guardCondition t_405;
		effect
			Node_8.state = 0,
			Token.state = 3,
			t_406 = Token.next + 1,
			t_407 = t_406 % 12,
			Token.next = t_407,
			t_408 = Token.NRT_count - 1,
			Token.NRT_count = t_408;

	process Node_9_Token 
		guardBlock
			t_409 = Node_9.state == 6,
			t_410 = Token.state == 2,
			t_411 = t_409 and t_410;

		guardCondition t_411;
		effect
			Node_9.state = 0,
			Token.state = 1,
			t_412 = Token.i + 1,
			Token.i = t_412;

	process Node_9_Token 
		guardBlock
			t_413 = Node_9.state == 6,
			t_414 = Token.state == 4,
			t_415 = t_413 and t_414;

		guardCondition t_415;
		effect
			Node_9.state = 0,
			Token.state = 3,
			t_416 = Token.next + 1,
			t_417 = t_416 % 12,
			Token.next = t_417,
			t_418 = Token.NRT_count - 1,
			Token.NRT_count = t_418;

	process Node_10_Token 
		guardBlock
			t_419 = Node_10.state == 6,
			t_420 = Token.state == 2,
			t_421 = t_419 and t_420;

		guardCondition t_421;
		effect
			Node_10.state = 0,
			Token.state = 1,
			t_422 = Token.i + 1,
			Token.i = t_422;

	process Node_10_Token 
		guardBlock
			t_423 = Node_10.state == 6,
			t_424 = Token.state == 4,
			t_425 = t_423 and t_424;

		guardCondition t_425;
		effect
			Node_10.state = 0,
			Token.state = 3,
			t_426 = Token.next + 1,
			t_427 = t_426 % 12,
			Token.next = t_427,
			t_428 = Token.NRT_count - 1,
			Token.NRT_count = t_428;

	process Node_11_Token 
		guardBlock
			t_429 = Node_11.state == 6,
			t_430 = Token.state == 2,
			t_431 = t_429 and t_430;

		guardCondition t_431;
		effect
			Node_11.state = 0,
			Token.state = 1,
			t_432 = Token.i + 1,
			Token.i = t_432;

	process Node_11_Token 
		guardBlock
			t_433 = Node_11.state == 6,
			t_434 = Token.state == 4,
			t_435 = t_433 and t_434;

		guardCondition t_435;
		effect
			Node_11.state = 0,
			Token.state = 3,
			t_436 = Token.next + 1,
			t_437 = t_436 % 12,
			Token.next = t_437,
			t_438 = Token.NRT_count - 1,
			Token.NRT_count = t_438;

	process Bandwidth_Node_0 
		guardBlock
			t_439 = Bandwidth.state == 2,
			t_440 = RT_count >= 2,
			t_441 = t_439 and t_440,
			t_442 = Node_0.state == 4,
			t_443 = t_441 and t_442;

		guardCondition t_443;
		effect
			Bandwidth.state = 0,
			Node_0.state = 6;

	process Bandwidth_Node_1 
		guardBlock
			t_444 = Bandwidth.state == 2,
			t_445 = RT_count >= 2,
			t_446 = t_444 and t_445,
			t_447 = Node_1.state == 4,
			t_448 = t_446 and t_447;

		guardCondition t_448;
		effect
			Bandwidth.state = 0,
			Node_1.state = 6;

	process Bandwidth_Node_2 
		guardBlock
			t_449 = Bandwidth.state == 2,
			t_450 = RT_count >= 2,
			t_451 = t_449 and t_450,
			t_452 = Node_2.state == 4,
			t_453 = t_451 and t_452;

		guardCondition t_453;
		effect
			Bandwidth.state = 0,
			Node_2.state = 6;

	process Bandwidth_Node_3 
		guardBlock
			t_454 = Bandwidth.state == 2,
			t_455 = RT_count >= 2,
			t_456 = t_454 and t_455,
			t_457 = Node_3.state == 4,
			t_458 = t_456 and t_457;

		guardCondition t_458;
		effect
			Bandwidth.state = 0,
			Node_3.state = 6;

	process Bandwidth_Node_4 
		guardBlock
			t_459 = Bandwidth.state == 2,
			t_460 = RT_count >= 2,
			t_461 = t_459 and t_460,
			t_462 = Node_4.state == 4,
			t_463 = t_461 and t_462;

		guardCondition t_463;
		effect
			Bandwidth.state = 0,
			Node_4.state = 6;

	process Bandwidth_Node_5 
		guardBlock
			t_464 = Bandwidth.state == 2,
			t_465 = RT_count >= 2,
			t_466 = t_464 and t_465,
			t_467 = Node_5.state == 4,
			t_468 = t_466 and t_467;

		guardCondition t_468;
		effect
			Bandwidth.state = 0,
			Node_5.state = 6;

	process Bandwidth_Node_6 
		guardBlock
			t_469 = Bandwidth.state == 2,
			t_470 = RT_count >= 2,
			t_471 = t_469 and t_470,
			t_472 = Node_6.state == 4,
			t_473 = t_471 and t_472;

		guardCondition t_473;
		effect
			Bandwidth.state = 0,
			Node_6.state = 6;

	process Bandwidth_Node_7 
		guardBlock
			t_474 = Bandwidth.state == 2,
			t_475 = RT_count >= 2,
			t_476 = t_474 and t_475,
			t_477 = Node_7.state == 4,
			t_478 = t_476 and t_477;

		guardCondition t_478;
		effect
			Bandwidth.state = 0,
			Node_7.state = 6;

	process Bandwidth_Node_8 
		guardBlock
			t_479 = Bandwidth.state == 2,
			t_480 = RT_count >= 2,
			t_481 = t_479 and t_480,
			t_482 = Node_8.state == 4,
			t_483 = t_481 and t_482;

		guardCondition t_483;
		effect
			Bandwidth.state = 0,
			Node_8.state = 6;

	process Bandwidth_Node_9 
		guardBlock
			t_484 = Bandwidth.state == 2,
			t_485 = RT_count >= 2,
			t_486 = t_484 and t_485,
			t_487 = Node_9.state == 4,
			t_488 = t_486 and t_487;

		guardCondition t_488;
		effect
			Bandwidth.state = 0,
			Node_9.state = 6;

	process Bandwidth_Node_10 
		guardBlock
			t_489 = Bandwidth.state == 2,
			t_490 = RT_count >= 2,
			t_491 = t_489 and t_490,
			t_492 = Node_10.state == 4,
			t_493 = t_491 and t_492;

		guardCondition t_493;
		effect
			Bandwidth.state = 0,
			Node_10.state = 6;

	process Bandwidth_Node_11 
		guardBlock
			t_494 = Bandwidth.state == 2,
			t_495 = RT_count >= 2,
			t_496 = t_494 and t_495,
			t_497 = Node_11.state == 4,
			t_498 = t_496 and t_497;

		guardCondition t_498;
		effect
			Bandwidth.state = 0,
			Node_11.state = 6;

	process Bandwidth_Node_0 
		guardBlock
			t_499 = Bandwidth.state == 2,
			t_500 = RT_count < 2,
			t_501 = t_499 and t_500,
			t_502 = Node_0.state == 4,
			t_503 = t_501 and t_502;

		guardCondition t_503;
		effect
			Bandwidth.state = 0,
			t_504 = RT_count + 1,
			RT_count = t_504,
			in_RT[Bandwidth.i] = 1,
			Node_0.state = 5;

	process Bandwidth_Node_1 
		guardBlock
			t_505 = Bandwidth.state == 2,
			t_506 = RT_count < 2,
			t_507 = t_505 and t_506,
			t_508 = Node_1.state == 4,
			t_509 = t_507 and t_508;

		guardCondition t_509;
		effect
			Bandwidth.state = 0,
			t_510 = RT_count + 1,
			RT_count = t_510,
			in_RT[Bandwidth.i] = 1,
			Node_1.state = 5;

	process Bandwidth_Node_2 
		guardBlock
			t_511 = Bandwidth.state == 2,
			t_512 = RT_count < 2,
			t_513 = t_511 and t_512,
			t_514 = Node_2.state == 4,
			t_515 = t_513 and t_514;

		guardCondition t_515;
		effect
			Bandwidth.state = 0,
			t_516 = RT_count + 1,
			RT_count = t_516,
			in_RT[Bandwidth.i] = 1,
			Node_2.state = 5;

	process Bandwidth_Node_3 
		guardBlock
			t_517 = Bandwidth.state == 2,
			t_518 = RT_count < 2,
			t_519 = t_517 and t_518,
			t_520 = Node_3.state == 4,
			t_521 = t_519 and t_520;

		guardCondition t_521;
		effect
			Bandwidth.state = 0,
			t_522 = RT_count + 1,
			RT_count = t_522,
			in_RT[Bandwidth.i] = 1,
			Node_3.state = 5;

	process Bandwidth_Node_4 
		guardBlock
			t_523 = Bandwidth.state == 2,
			t_524 = RT_count < 2,
			t_525 = t_523 and t_524,
			t_526 = Node_4.state == 4,
			t_527 = t_525 and t_526;

		guardCondition t_527;
		effect
			Bandwidth.state = 0,
			t_528 = RT_count + 1,
			RT_count = t_528,
			in_RT[Bandwidth.i] = 1,
			Node_4.state = 5;

	process Bandwidth_Node_5 
		guardBlock
			t_529 = Bandwidth.state == 2,
			t_530 = RT_count < 2,
			t_531 = t_529 and t_530,
			t_532 = Node_5.state == 4,
			t_533 = t_531 and t_532;

		guardCondition t_533;
		effect
			Bandwidth.state = 0,
			t_534 = RT_count + 1,
			RT_count = t_534,
			in_RT[Bandwidth.i] = 1,
			Node_5.state = 5;

	process Bandwidth_Node_6 
		guardBlock
			t_535 = Bandwidth.state == 2,
			t_536 = RT_count < 2,
			t_537 = t_535 and t_536,
			t_538 = Node_6.state == 4,
			t_539 = t_537 and t_538;

		guardCondition t_539;
		effect
			Bandwidth.state = 0,
			t_540 = RT_count + 1,
			RT_count = t_540,
			in_RT[Bandwidth.i] = 1,
			Node_6.state = 5;

	process Bandwidth_Node_7 
		guardBlock
			t_541 = Bandwidth.state == 2,
			t_542 = RT_count < 2,
			t_543 = t_541 and t_542,
			t_544 = Node_7.state == 4,
			t_545 = t_543 and t_544;

		guardCondition t_545;
		effect
			Bandwidth.state = 0,
			t_546 = RT_count + 1,
			RT_count = t_546,
			in_RT[Bandwidth.i] = 1,
			Node_7.state = 5;

	process Bandwidth_Node_8 
		guardBlock
			t_547 = Bandwidth.state == 2,
			t_548 = RT_count < 2,
			t_549 = t_547 and t_548,
			t_550 = Node_8.state == 4,
			t_551 = t_549 and t_550;

		guardCondition t_551;
		effect
			Bandwidth.state = 0,
			t_552 = RT_count + 1,
			RT_count = t_552,
			in_RT[Bandwidth.i] = 1,
			Node_8.state = 5;

	process Bandwidth_Node_9 
		guardBlock
			t_553 = Bandwidth.state == 2,
			t_554 = RT_count < 2,
			t_555 = t_553 and t_554,
			t_556 = Node_9.state == 4,
			t_557 = t_555 and t_556;

		guardCondition t_557;
		effect
			Bandwidth.state = 0,
			t_558 = RT_count + 1,
			RT_count = t_558,
			in_RT[Bandwidth.i] = 1,
			Node_9.state = 5;

	process Bandwidth_Node_10 
		guardBlock
			t_559 = Bandwidth.state == 2,
			t_560 = RT_count < 2,
			t_561 = t_559 and t_560,
			t_562 = Node_10.state == 4,
			t_563 = t_561 and t_562;

		guardCondition t_563;
		effect
			Bandwidth.state = 0,
			t_564 = RT_count + 1,
			RT_count = t_564,
			in_RT[Bandwidth.i] = 1,
			Node_10.state = 5;

	process Bandwidth_Node_11 
		guardBlock
			t_565 = Bandwidth.state == 2,
			t_566 = RT_count < 2,
			t_567 = t_565 and t_566,
			t_568 = Node_11.state == 4,
			t_569 = t_567 and t_568;

		guardCondition t_569;
		effect
			Bandwidth.state = 0,
			t_570 = RT_count + 1,
			RT_count = t_570,
			in_RT[Bandwidth.i] = 1,
			Node_11.state = 5;

	process Token_Node_1 
		guardBlock
			t_571 = Token.state == 1,
			t_572 = Token.i == 1,
			t_573 = in_RT[Token.i],
			t_574 = t_573 == 1,
			t_575 = t_572 and t_574,
			t_576 = t_571 and t_575,
			t_577 = Node_1.state == 0,
			t_578 = t_576 and t_577;

		guardCondition t_578;
		effect
			Token.state = 2,
			Node_1.rt = 1,
			Node_1.state = 1;

	process Token_Node_1 
		guardBlock
			t_579 = Token.state == 3,
			t_580 = Token.NRT_count > 0,
			t_581 = Token.next == 1,
			t_582 = t_580 and t_581,
			t_583 = t_579 and t_582,
			t_584 = Node_1.state == 0,
			t_585 = t_583 and t_584;

		guardCondition t_585;
		effect
			Token.state = 4,
			Node_1.rt = 0,
			Node_1.state = 1;

	process Node_0_Bandwidth 
		guardBlock
			t_586 = Node_0.state == 2,
			t_587 = Bandwidth.state == 0,
			t_588 = t_586 and t_587;

		guardCondition t_588;
		effect
			Node_0.state = 8,
			Node_0.granted = 0,
			Bandwidth.i = 0,
			Bandwidth.state = 1;

	process Node_1_Bandwidth 
		guardBlock
			t_589 = Node_1.state == 2,
			t_590 = Bandwidth.state == 0,
			t_591 = t_589 and t_590;

		guardCondition t_591;
		effect
			Node_1.state = 8,
			Node_1.granted = 0,
			Bandwidth.i = 1,
			Bandwidth.state = 1;

	process Node_2_Bandwidth 
		guardBlock
			t_592 = Node_2.state == 2,
			t_593 = Bandwidth.state == 0,
			t_594 = t_592 and t_593;

		guardCondition t_594;
		effect
			Node_2.state = 8,
			Node_2.granted = 0,
			Bandwidth.i = 2,
			Bandwidth.state = 1;

	process Node_3_Bandwidth 
		guardBlock
			t_595 = Node_3.state == 2,
			t_596 = Bandwidth.state == 0,
			t_597 = t_595 and t_596;

		guardCondition t_597;
		effect
			Node_3.state = 8,
			Node_3.granted = 0,
			Bandwidth.i = 3,
			Bandwidth.state = 1;

	process Node_4_Bandwidth 
		guardBlock
			t_598 = Node_4.state == 2,
			t_599 = Bandwidth.state == 0,
			t_600 = t_598 and t_599;

		guardCondition t_600;
		effect
			Node_4.state = 8,
			Node_4.granted = 0,
			Bandwidth.i = 4,
			Bandwidth.state = 1;

	process Node_5_Bandwidth 
		guardBlock
			t_601 = Node_5.state == 2,
			t_602 = Bandwidth.state == 0,
			t_603 = t_601 and t_602;

		guardCondition t_603;
		effect
			Node_5.state = 8,
			Node_5.granted = 0,
			Bandwidth.i = 5,
			Bandwidth.state = 1;

	process Node_6_Bandwidth 
		guardBlock
			t_604 = Node_6.state == 2,
			t_605 = Bandwidth.state == 0,
			t_606 = t_604 and t_605;

		guardCondition t_606;
		effect
			Node_6.state = 8,
			Node_6.granted = 0,
			Bandwidth.i = 6,
			Bandwidth.state = 1;

	process Node_7_Bandwidth 
		guardBlock
			t_607 = Node_7.state == 2,
			t_608 = Bandwidth.state == 0,
			t_609 = t_607 and t_608;

		guardCondition t_609;
		effect
			Node_7.state = 8,
			Node_7.granted = 0,
			Bandwidth.i = 7,
			Bandwidth.state = 1;

	process Node_8_Bandwidth 
		guardBlock
			t_610 = Node_8.state == 2,
			t_611 = Bandwidth.state == 0,
			t_612 = t_610 and t_611;

		guardCondition t_612;
		effect
			Node_8.state = 8,
			Node_8.granted = 0,
			Bandwidth.i = 8,
			Bandwidth.state = 1;

	process Node_9_Bandwidth 
		guardBlock
			t_613 = Node_9.state == 2,
			t_614 = Bandwidth.state == 0,
			t_615 = t_613 and t_614;

		guardCondition t_615;
		effect
			Node_9.state = 8,
			Node_9.granted = 0,
			Bandwidth.i = 9,
			Bandwidth.state = 1;

	process Node_10_Bandwidth 
		guardBlock
			t_616 = Node_10.state == 2,
			t_617 = Bandwidth.state == 0,
			t_618 = t_616 and t_617;

		guardCondition t_618;
		effect
			Node_10.state = 8,
			Node_10.granted = 0,
			Bandwidth.i = 10,
			Bandwidth.state = 1;

	process Node_11_Bandwidth 
		guardBlock
			t_619 = Node_11.state == 2,
			t_620 = Bandwidth.state == 0,
			t_621 = t_619 and t_620;

		guardCondition t_621;
		effect
			Node_11.state = 8,
			Node_11.granted = 0,
			Bandwidth.i = 11,
			Bandwidth.state = 1;

	process Bandwidth_Node_0 
		guardBlock
			t_622 = Bandwidth.state == 1,
			t_623 = in_RT[Bandwidth.i],
			t_624 = t_623 == 1,
			t_625 = t_622 and t_624,
			t_626 = Node_0.state == 8,
			t_627 = t_625 and t_626;

		guardCondition t_627;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_628 = RT_count - 1,
			RT_count = t_628,
			Node_0.state = 6;

	process Bandwidth_Node_1 
		guardBlock
			t_629 = Bandwidth.state == 1,
			t_630 = in_RT[Bandwidth.i],
			t_631 = t_630 == 1,
			t_632 = t_629 and t_631,
			t_633 = Node_1.state == 8,
			t_634 = t_632 and t_633;

		guardCondition t_634;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_635 = RT_count - 1,
			RT_count = t_635,
			Node_1.state = 6;

	process Bandwidth_Node_2 
		guardBlock
			t_636 = Bandwidth.state == 1,
			t_637 = in_RT[Bandwidth.i],
			t_638 = t_637 == 1,
			t_639 = t_636 and t_638,
			t_640 = Node_2.state == 8,
			t_641 = t_639 and t_640;

		guardCondition t_641;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_642 = RT_count - 1,
			RT_count = t_642,
			Node_2.state = 6;

	process Bandwidth_Node_3 
		guardBlock
			t_643 = Bandwidth.state == 1,
			t_644 = in_RT[Bandwidth.i],
			t_645 = t_644 == 1,
			t_646 = t_643 and t_645,
			t_647 = Node_3.state == 8,
			t_648 = t_646 and t_647;

		guardCondition t_648;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_649 = RT_count - 1,
			RT_count = t_649,
			Node_3.state = 6;

	process Bandwidth_Node_4 
		guardBlock
			t_650 = Bandwidth.state == 1,
			t_651 = in_RT[Bandwidth.i],
			t_652 = t_651 == 1,
			t_653 = t_650 and t_652,
			t_654 = Node_4.state == 8,
			t_655 = t_653 and t_654;

		guardCondition t_655;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_656 = RT_count - 1,
			RT_count = t_656,
			Node_4.state = 6;

	process Bandwidth_Node_5 
		guardBlock
			t_657 = Bandwidth.state == 1,
			t_658 = in_RT[Bandwidth.i],
			t_659 = t_658 == 1,
			t_660 = t_657 and t_659,
			t_661 = Node_5.state == 8,
			t_662 = t_660 and t_661;

		guardCondition t_662;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_663 = RT_count - 1,
			RT_count = t_663,
			Node_5.state = 6;

	process Bandwidth_Node_6 
		guardBlock
			t_664 = Bandwidth.state == 1,
			t_665 = in_RT[Bandwidth.i],
			t_666 = t_665 == 1,
			t_667 = t_664 and t_666,
			t_668 = Node_6.state == 8,
			t_669 = t_667 and t_668;

		guardCondition t_669;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_670 = RT_count - 1,
			RT_count = t_670,
			Node_6.state = 6;

	process Bandwidth_Node_7 
		guardBlock
			t_671 = Bandwidth.state == 1,
			t_672 = in_RT[Bandwidth.i],
			t_673 = t_672 == 1,
			t_674 = t_671 and t_673,
			t_675 = Node_7.state == 8,
			t_676 = t_674 and t_675;

		guardCondition t_676;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_677 = RT_count - 1,
			RT_count = t_677,
			Node_7.state = 6;

	process Bandwidth_Node_8 
		guardBlock
			t_678 = Bandwidth.state == 1,
			t_679 = in_RT[Bandwidth.i],
			t_680 = t_679 == 1,
			t_681 = t_678 and t_680,
			t_682 = Node_8.state == 8,
			t_683 = t_681 and t_682;

		guardCondition t_683;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_684 = RT_count - 1,
			RT_count = t_684,
			Node_8.state = 6;

	process Bandwidth_Node_9 
		guardBlock
			t_685 = Bandwidth.state == 1,
			t_686 = in_RT[Bandwidth.i],
			t_687 = t_686 == 1,
			t_688 = t_685 and t_687,
			t_689 = Node_9.state == 8,
			t_690 = t_688 and t_689;

		guardCondition t_690;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_691 = RT_count - 1,
			RT_count = t_691,
			Node_9.state = 6;

	process Bandwidth_Node_10 
		guardBlock
			t_692 = Bandwidth.state == 1,
			t_693 = in_RT[Bandwidth.i],
			t_694 = t_693 == 1,
			t_695 = t_692 and t_694,
			t_696 = Node_10.state == 8,
			t_697 = t_695 and t_696;

		guardCondition t_697;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_698 = RT_count - 1,
			RT_count = t_698,
			Node_10.state = 6;

	process Bandwidth_Node_11 
		guardBlock
			t_699 = Bandwidth.state == 1,
			t_700 = in_RT[Bandwidth.i],
			t_701 = t_700 == 1,
			t_702 = t_699 and t_701,
			t_703 = Node_11.state == 8,
			t_704 = t_702 and t_703;

		guardCondition t_704;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_705 = RT_count - 1,
			RT_count = t_705,
			Node_11.state = 6;

	process Token_Node_0 
		guardBlock
			t_706 = Token.state == 1,
			t_707 = Token.i == 0,
			t_708 = in_RT[Token.i],
			t_709 = t_708 == 1,
			t_710 = t_707 and t_709,
			t_711 = t_706 and t_710,
			t_712 = Node_0.state == 0,
			t_713 = t_711 and t_712;

		guardCondition t_713;
		effect
			Token.state = 2,
			Node_0.rt = 1,
			Node_0.state = 1;

	process Token_Node_0 
		guardBlock
			t_714 = Token.state == 3,
			t_715 = Token.NRT_count > 0,
			t_716 = Token.next == 0,
			t_717 = t_715 and t_716,
			t_718 = t_714 and t_717,
			t_719 = Node_0.state == 0,
			t_720 = t_718 and t_719;

		guardCondition t_720;
		effect
			Token.state = 4,
			Node_0.rt = 0,
			Node_0.state = 1;

	process Token_Node_4 
		guardBlock
			t_721 = Token.state == 1,
			t_722 = Token.i == 4,
			t_723 = in_RT[Token.i],
			t_724 = t_723 == 1,
			t_725 = t_722 and t_724,
			t_726 = t_721 and t_725,
			t_727 = Node_4.state == 0,
			t_728 = t_726 and t_727;

		guardCondition t_728;
		effect
			Token.state = 2,
			Node_4.rt = 1,
			Node_4.state = 1;

	process Token_Node_4 
		guardBlock
			t_729 = Token.state == 3,
			t_730 = Token.NRT_count > 0,
			t_731 = Token.next == 4,
			t_732 = t_730 and t_731,
			t_733 = t_729 and t_732,
			t_734 = Node_4.state == 0,
			t_735 = t_733 and t_734;

		guardCondition t_735;
		effect
			Token.state = 4,
			Node_4.rt = 0,
			Node_4.state = 1;

	process Token_Node_6 
		guardBlock
			t_736 = Token.state == 1,
			t_737 = Token.i == 6,
			t_738 = in_RT[Token.i],
			t_739 = t_738 == 1,
			t_740 = t_737 and t_739,
			t_741 = t_736 and t_740,
			t_742 = Node_6.state == 0,
			t_743 = t_741 and t_742;

		guardCondition t_743;
		effect
			Token.state = 2,
			Node_6.rt = 1,
			Node_6.state = 1;

	process Token_Node_6 
		guardBlock
			t_744 = Token.state == 3,
			t_745 = Token.NRT_count > 0,
			t_746 = Token.next == 6,
			t_747 = t_745 and t_746,
			t_748 = t_744 and t_747,
			t_749 = Node_6.state == 0,
			t_750 = t_748 and t_749;

		guardCondition t_750;
		effect
			Token.state = 4,
			Node_6.rt = 0,
			Node_6.state = 1;

	process Token_Node_2 
		guardBlock
			t_751 = Token.state == 1,
			t_752 = Token.i == 2,
			t_753 = in_RT[Token.i],
			t_754 = t_753 == 1,
			t_755 = t_752 and t_754,
			t_756 = t_751 and t_755,
			t_757 = Node_2.state == 0,
			t_758 = t_756 and t_757;

		guardCondition t_758;
		effect
			Token.state = 2,
			Node_2.rt = 1,
			Node_2.state = 1;

	process Token_Node_2 
		guardBlock
			t_759 = Token.state == 3,
			t_760 = Token.NRT_count > 0,
			t_761 = Token.next == 2,
			t_762 = t_760 and t_761,
			t_763 = t_759 and t_762,
			t_764 = Node_2.state == 0,
			t_765 = t_763 and t_764;

		guardCondition t_765;
		effect
			Token.state = 4,
			Node_2.rt = 0,
			Node_2.state = 1;

	process Token_Node_9 
		guardBlock
			t_766 = Token.state == 1,
			t_767 = Token.i == 9,
			t_768 = in_RT[Token.i],
			t_769 = t_768 == 1,
			t_770 = t_767 and t_769,
			t_771 = t_766 and t_770,
			t_772 = Node_9.state == 0,
			t_773 = t_771 and t_772;

		guardCondition t_773;
		effect
			Token.state = 2,
			Node_9.rt = 1,
			Node_9.state = 1;

	process Token_Node_9 
		guardBlock
			t_774 = Token.state == 3,
			t_775 = Token.NRT_count > 0,
			t_776 = Token.next == 9,
			t_777 = t_775 and t_776,
			t_778 = t_774 and t_777,
			t_779 = Node_9.state == 0,
			t_780 = t_778 and t_779;

		guardCondition t_780;
		effect
			Token.state = 4,
			Node_9.rt = 0,
			Node_9.state = 1;

	process Token_Node_3 
		guardBlock
			t_781 = Token.state == 1,
			t_782 = Token.i == 3,
			t_783 = in_RT[Token.i],
			t_784 = t_783 == 1,
			t_785 = t_782 and t_784,
			t_786 = t_781 and t_785,
			t_787 = Node_3.state == 0,
			t_788 = t_786 and t_787;

		guardCondition t_788;
		effect
			Token.state = 2,
			Node_3.rt = 1,
			Node_3.state = 1;

	process Token_Node_3 
		guardBlock
			t_789 = Token.state == 3,
			t_790 = Token.NRT_count > 0,
			t_791 = Token.next == 3,
			t_792 = t_790 and t_791,
			t_793 = t_789 and t_792,
			t_794 = Node_3.state == 0,
			t_795 = t_793 and t_794;

		guardCondition t_795;
		effect
			Token.state = 4,
			Node_3.rt = 0,
			Node_3.state = 1;

accepting conditions
	LTL_property.state == 0

system async property LTL_property;
