
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/wrf_1650B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000001 cycles: 2500100 heartbeat IPC: 3.99984 cumulative IPC: 3.99984 (Simulation time: 0 hr 0 min 29 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2500100 (Simulation time: 0 hr 0 min 29 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 12137577 heartbeat IPC: 1.03762 cumulative IPC: 1.03762 (Simulation time: 0 hr 1 min 34 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 21774170 heartbeat IPC: 1.03771 cumulative IPC: 1.03766 (Simulation time: 0 hr 2 min 39 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 31416543 heartbeat IPC: 1.03709 cumulative IPC: 1.03747 (Simulation time: 0 hr 3 min 44 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 47203714 heartbeat IPC: 0.633426 cumulative IPC: 0.894782 (Simulation time: 0 hr 5 min 25 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 59245935 heartbeat IPC: 0.830411 cumulative IPC: 0.881122 (Simulation time: 0 hr 7 min 16 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 75016693 heartbeat IPC: 0.634085 cumulative IPC: 0.827397 (Simulation time: 0 hr 8 min 58 sec) 
Heartbeat CPU 0 instructions: 80000004 cycles: 90779362 heartbeat IPC: 0.63441 cumulative IPC: 0.792938 (Simulation time: 0 hr 10 min 38 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 106701086 heartbeat IPC: 0.628073 cumulative IPC: 0.767747 (Simulation time: 0 hr 12 min 21 sec) 
Heartbeat CPU 0 instructions: 100000004 cycles: 126908548 heartbeat IPC: 0.494867 cumulative IPC: 0.723424 (Simulation time: 0 hr 14 min 31 sec) 
Heartbeat CPU 0 instructions: 110000004 cycles: 145574524 heartbeat IPC: 0.535734 cumulative IPC: 0.698937 (Simulation time: 0 hr 16 min 30 sec) 
Finished CPU 0 instructions: 100000003 cycles: 143074424 cumulative IPC: 0.698937 (Simulation time: 0 hr 16 min 30 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.698937 instructions: 100000003 cycles: 143074424
cpu0_DTLB TOTAL     ACCESS:   16101018  HIT:   16070224  MISS:      30794
cpu0_DTLB LOAD      ACCESS:   14684899  HIT:   14660848  MISS:      24051
cpu0_DTLB RFO       ACCESS:    1416119  HIT:    1409376  MISS:       6743
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 145.072 cycles
cpu0_ITLB TOTAL     ACCESS:    6814189  HIT:    6814162  MISS:         27
cpu0_ITLB LOAD      ACCESS:    6814189  HIT:    6814162  MISS:         27
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 224.556 cycles
cpu0_L1I TOTAL     ACCESS:    1672382  HIT:    1671838  MISS:        544
cpu0_L1I LOAD      ACCESS:    1672382  HIT:    1671838  MISS:        544
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 342.684 cycles
cpu0_STLB TOTAL     ACCESS:      30821  HIT:      16591  MISS:      14230
cpu0_STLB LOAD      ACCESS:      24078  HIT:      13038  MISS:      11040
cpu0_STLB RFO       ACCESS:       6743  HIT:       3553  MISS:       3190
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 294.872 cycles
cpu0_L1D TOTAL     ACCESS:   14613875  HIT:   13581705  MISS:    1032170
cpu0_L1D LOAD      ACCESS:   12325160  HIT:   11507680  MISS:     817480
cpu0_L1D RFO       ACCESS:    2275817  HIT:    2061701  MISS:     214116
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      12898  HIT:      12324  MISS:        574
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 228.684 cycles
cpu0_L2C TOTAL     ACCESS:    1278891  HIT:     490052  MISS:     788839
cpu0_L2C LOAD      ACCESS:     818011  HIT:     229609  MISS:     588402
cpu0_L2C RFO       ACCESS:     214112  HIT:      13803  MISS:     200309
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     246194  HIT:     246110  MISS:         84
cpu0_L2C TRANSLATION ACCESS:        574  HIT:        530  MISS:         44
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 285.054 cycles
LLC TOTAL     ACCESS:    1004329  HIT:     101114  MISS:     903215
LLC LOAD      ACCESS:     588402  HIT:      35661  MISS:     552741
LLC RFO       ACCESS:     200309  HIT:         69  MISS:     200240
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     215574  HIT:      65356  MISS:     150218
LLC TRANSLATION ACCESS:         44  HIT:         28  MISS:         16
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 230.618 cycles
Insertion Distribution: 
	LOAD 7177 0 0 0 83982 472348 
	RFO 0 0 0 0 48772 155644 
	PREF 0 0 0 0 0 0 
	WRITEBACK 0 0 0 0 0 150218 
	 1 0 0 0 29 1 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      26861  ROW_BUFFER_MISS:     726121
 DBUS AVG_CONGESTED_CYCLE:    3.92481
 WQ ROW_BUFFER_HIT:      37414  ROW_BUFFER_MISS:     164522  FULL:         40


CPU 0 Branch Prediction Accuracy: 83.2596% MPKI: 18.9931 Average ROB Occupancy at Mispredict: 253.35
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0005
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 18.9921
BRANCH_DIRECT_CALL: 0.00023
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00022

