{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1603354869368 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MIPS_Default 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"MIPS_Default\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1603354869434 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1603354869476 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1603354869476 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_aem2:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_aem2:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_aem2:auto_generated\|clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_aem2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_aem2.tdf" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/altpll_aem2.tdf" 29 2 0 } } { "" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 2317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1603354869560 ""}  } { { "db/altpll_aem2.tdf" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/altpll_aem2.tdf" 29 2 0 } } { "" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 2317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1603354869560 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1603354869800 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1603354869806 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1603354870007 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 11046 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603354870027 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 11048 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603354870027 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 11050 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603354870027 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 11052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603354870027 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 11054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603354870027 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 11056 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603354870027 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 11058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603354870027 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 11060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603354870027 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1603354870027 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1603354870027 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1603354870027 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1603354870027 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1603354870027 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1603354870033 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1603354870873 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 121 " "No exact pin location assignment(s) for 2 pins of 121 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1603354871161 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "The Timing Analyzer is analyzing 22 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1603354872631 ""}
{ "Info" "ISTA_SDC_FOUND" "MIPS_Default.sdc " "Reading SDC File: 'MIPS_Default.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1603354872638 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{p1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{p1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603354872668 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1603354872668 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1603354872668 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:u9\|clock_reg " "Node: cpu:u9\|clock_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpu:u9\|pc:pca\|pc_reg\[2\] cpu:u9\|clock_reg " "Register cpu:u9\|pc:pca\|pc_reg\[2\] is being clocked by cpu:u9\|clock_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1603354872685 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1603354872685 "|MIPS_Default|cpu:u9|clock_reg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:u9\|pc:pca\|pc_reg\[12\] " "Node: cpu:u9\|pc:pca\|pc_reg\[12\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[9\] cpu:u9\|pc:pca\|pc_reg\[12\] " "Latch cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[9\] is being clocked by cpu:u9\|pc:pca\|pc_reg\[12\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1603354872685 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1603354872685 "|MIPS_Default|cpu:u9|pc:pca|pc_reg[12]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEYBOARD_DEC:u6\|keyboard_clk_filt " "Node: KEYBOARD_DEC:u6\|keyboard_clk_filt was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register KEYBOARD_DEC:u6\|cnter\[0\] KEYBOARD_DEC:u6\|keyboard_clk_filt " "Register KEYBOARD_DEC:u6\|cnter\[0\] is being clocked by KEYBOARD_DEC:u6\|keyboard_clk_filt" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1603354872685 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1603354872685 "|MIPS_Default|KEYBOARD_DEC:u6|keyboard_clk_filt"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1603354872723 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1603354872726 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603354872726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603354872726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603354872726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603354872726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603354872726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  40.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603354872726 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1603354872726 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_aem2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_aem2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603354873494 ""}  } { { "db/altpll_aem2.tdf" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/altpll_aem2.tdf" 33 2 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 2317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603354873494 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK3_50~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed)) " "Automatically promoted node CLOCK3_50~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603354873495 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KEYBOARD_DEC:u6\|keyboard_clk_filt " "Destination node KEYBOARD_DEC:u6\|keyboard_clk_filt" {  } { { "KEYBOARD_DEC.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/KEYBOARD_DEC.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 1663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603354873495 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:u9\|clock_reg " "Destination node cpu:u9\|clock_reg" {  } { { "MIPS/cpu.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/cpu.v" 142 -1 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603354873495 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key1_reg " "Destination node key1_reg" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 536 -1 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 2424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603354873495 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sw1_reg " "Destination node sw1_reg" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 538 -1 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 2423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603354873495 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sw0_reg " "Destination node sw0_reg" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 537 -1 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 2425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603354873495 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1603354873495 ""}  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 250 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 11032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603354873495 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:u9\|clock  " "Automatically promoted node cpu:u9\|clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603354873495 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:u9\|pc:pca\|pc_reg\[2\] " "Destination node cpu:u9\|pc:pca\|pc_reg\[2\]" {  } { { "MIPS/pc.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603354873495 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:u9\|pc:pca\|pc_reg\[3\] " "Destination node cpu:u9\|pc:pca\|pc_reg\[3\]" {  } { { "MIPS/pc.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603354873495 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:u9\|pc:pca\|pc_reg\[4\] " "Destination node cpu:u9\|pc:pca\|pc_reg\[4\]" {  } { { "MIPS/pc.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603354873495 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:u9\|pc:pca\|pc_reg\[5\] " "Destination node cpu:u9\|pc:pca\|pc_reg\[5\]" {  } { { "MIPS/pc.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603354873495 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:u9\|pc:pca\|pc_reg\[6\] " "Destination node cpu:u9\|pc:pca\|pc_reg\[6\]" {  } { { "MIPS/pc.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603354873495 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:u9\|pc:pca\|pc_reg\[7\] " "Destination node cpu:u9\|pc:pca\|pc_reg\[7\]" {  } { { "MIPS/pc.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603354873495 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:u9\|pc:pca\|pc_reg\[8\] " "Destination node cpu:u9\|pc:pca\|pc_reg\[8\]" {  } { { "MIPS/pc.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603354873495 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:u9\|pc:pca\|pc_reg\[9\] " "Destination node cpu:u9\|pc:pca\|pc_reg\[9\]" {  } { { "MIPS/pc.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603354873495 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:u9\|pc:pca\|pc_reg\[12\] " "Destination node cpu:u9\|pc:pca\|pc_reg\[12\]" {  } { { "MIPS/pc.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603354873495 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:u9\|pc:pca\|pc_reg\[13\] " "Destination node cpu:u9\|pc:pca\|pc_reg\[13\]" {  } { { "MIPS/pc.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603354873495 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1603354873495 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1603354873495 ""}  } { { "MIPS/cpu.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/cpu.v" 146 -1 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603354873495 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:u9\|rom8x1024_sim:rom8x1024a\|WideNor0  " "Automatically promoted node cpu:u9\|rom8x1024_sim:rom8x1024a\|WideNor0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603354873495 ""}  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603354873495 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEYBOARD_DEC:u6\|keyboard_clk_filt  " "Automatically promoted node KEYBOARD_DEC:u6\|keyboard_clk_filt " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603354873495 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KEYBOARD_DEC:u6\|keyboard_clk_filt~1 " "Destination node KEYBOARD_DEC:u6\|keyboard_clk_filt~1" {  } { { "KEYBOARD_DEC.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/KEYBOARD_DEC.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 6411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603354873495 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KEYBOARD_DEC:u6\|keyboard_clk_filt~2 " "Destination node KEYBOARD_DEC:u6\|keyboard_clk_filt~2" {  } { { "KEYBOARD_DEC.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/KEYBOARD_DEC.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 6412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603354873495 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KEYBOARD_DEC:u6\|keyboard_clk_filt~3 " "Destination node KEYBOARD_DEC:u6\|keyboard_clk_filt~3" {  } { { "KEYBOARD_DEC.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/KEYBOARD_DEC.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 6413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603354873495 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1603354873495 ""}  } { { "KEYBOARD_DEC.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/KEYBOARD_DEC.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 1663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603354873495 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1603354874869 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1603354874883 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1603354874884 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1603354874902 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1603354874927 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1603354874953 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1603354874953 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1603354874967 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1603354875284 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1603354875298 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1603354875298 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1603354875321 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1603354875321 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1603354875321 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1603354875322 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1603354875322 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 12 24 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1603354875322 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 32 16 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 32 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1603354875322 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 10 38 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1603354875322 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1603354875322 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 28 32 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 28 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1603354875322 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 37 15 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 37 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1603354875322 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1603354875322 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1603354875322 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1603354875322 ""}
{ "Warning" "WCUT_PLL_SOURCE_SYNC_COMP_CLK_NOT_TO_INPUT_REG" "VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_aem2:auto_generated\|pll1 0 " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_aem2:auto_generated\|pll1\" in Source Synchronous mode with compensated output clock set to clk\[0\] is not fully compensated because it does not feed an I/O input register" {  } { { "db/altpll_aem2.tdf" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/altpll_aem2.tdf" 29 2 0 } } { "altpll.tdf" "" { Text "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "V/VGA_Audio_PLL.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/V/VGA_Audio_PLL.v" 107 0 0 } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 615 0 0 } }  } 0 15062 "PLL \"%1!s!\" in Source Synchronous mode with compensated output clock set to clk\[%2!d!\] is not fully compensated because it does not feed an I/O input register" 0 0 "Fitter" 0 -1 1603354875409 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[7\] " "Node \"HEX0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603354876311 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[7\] " "Node \"HEX1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603354876311 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[7\] " "Node \"HEX2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603354876311 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[7\] " "Node \"HEX3\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603354876311 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[7\] " "Node \"HEX4\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603354876311 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[7\] " "Node \"HEX5\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603354876311 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1603354876311 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603354876311 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1603354876343 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1603354878243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603354879325 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1603354879407 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1603354881462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603354881462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1603354883137 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 1 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1603354889381 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1603354889381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1603354890403 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1603354890403 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1603354890403 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603354890405 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.66 " "Total time spent on timing analysis during the Fitter is 3.66 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1603354891081 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1603354891206 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1603354891207 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1603354893455 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1603354893461 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1603354893461 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1603354895629 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603354897603 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1603354898849 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "55 MAX 10 " "55 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL N5 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at N5" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 248 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL J12 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at J12" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { KEY[2] } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 262 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL W3 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 262 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 265 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 265 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 265 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SW[5] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 265 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SW[6] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 265 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SW[7] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 265 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SW[8] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 265 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SW[9] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 265 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL AB5 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at AB5" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { PS2_CLK } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 292 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL AB6 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at AB6" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { PS2_DAT } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL V10 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[0] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL W10 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[1] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL V9 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[2] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL W9 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[3] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL V8 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[4] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL W8 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[5] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL V7 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[6] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL W7 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[7] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL W6 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[8] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL V5 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[9] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL W5 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at W5" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[10] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AA15 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[11] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AA14 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[12] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL W13 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[13] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL W12 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at W12" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[14] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AB13 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[15] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AB12 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[16] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL Y11 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at Y11" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[17] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AB11 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[18] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL W11 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at W11" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[19] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AB10 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[20] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AA10 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[21] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AA9 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[22] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL Y8 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[23] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AA8 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[24] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL Y7 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[25] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AA7 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[26] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL Y6 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[27] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AA6 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AA6" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[28] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL Y5 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at Y5" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[29] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AA5 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[30] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL Y4 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[31] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AB3 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[32] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL Y3 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[33] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AB2 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[34] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AA2 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AA2" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[35] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL N14 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { CLOCK3_50 } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 250 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 262 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL P11 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { CLOCK2_50 } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 249 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 262 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 265 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 265 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603354898887 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1603354898887 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "38 " "Following 38 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { PS2_CLK } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 292 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603354898890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { PS2_DAT } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603354898890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently enabled " "Pin GPIO\[0\] has a permanently enabled output enable" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[0] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603354898890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently enabled " "Pin GPIO\[1\] has a permanently enabled output enable" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[1] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603354898890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently enabled " "Pin GPIO\[2\] has a permanently enabled output enable" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[2] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603354898890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently enabled " "Pin GPIO\[3\] has a permanently enabled output enable" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[3] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603354898890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently enabled " "Pin GPIO\[4\] has a permanently enabled output enable" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[4] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603354898890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently enabled " "Pin GPIO\[5\] has a permanently enabled output enable" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[5] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603354898890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently enabled " "Pin GPIO\[6\] has a permanently enabled output enable" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[6] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603354898890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently enabled " "Pin GPIO\[7\] has a permanently enabled output enable" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[7] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603354898890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently enabled " "Pin GPIO\[8\] has a permanently enabled output enable" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[8] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603354898890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently enabled " "Pin GPIO\[9\] has a permanently enabled output enable" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[9] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603354898890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently enabled " "Pin GPIO\[10\] has a permanently enabled output enable" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[10] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603354898890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently enabled " "Pin GPIO\[11\] has a permanently enabled output enable" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[11] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603354898890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently enabled " "Pin GPIO\[12\] has a permanently enabled output enable" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[12] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603354898890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently enabled " "Pin GPIO\[13\] has a permanently enabled output enable" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[13] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603354898890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently enabled " "Pin GPIO\[14\] has a permanently enabled output enable" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[14] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603354898890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently enabled " "Pin GPIO\[15\] has a permanently enabled output enable" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[15] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603354898890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently enabled " "Pin GPIO\[16\] has a permanently enabled output enable" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[16] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603354898890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently enabled " "Pin GPIO\[17\] has a permanently enabled output enable" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[17] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603354898890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently enabled " "Pin GPIO\[18\] has a permanently enabled output enable" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[18] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603354898890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently enabled " "Pin GPIO\[19\] has a permanently enabled output enable" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[19] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603354898890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently enabled " "Pin GPIO\[20\] has a permanently enabled output enable" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[20] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603354898890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently enabled " "Pin GPIO\[21\] has a permanently enabled output enable" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[21] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603354898890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently enabled " "Pin GPIO\[22\] has a permanently enabled output enable" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[22] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603354898890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently enabled " "Pin GPIO\[23\] has a permanently enabled output enable" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[23] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603354898890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently enabled " "Pin GPIO\[24\] has a permanently enabled output enable" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[24] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603354898890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently enabled " "Pin GPIO\[25\] has a permanently enabled output enable" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[25] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603354898890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently enabled " "Pin GPIO\[26\] has a permanently enabled output enable" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[26] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603354898890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently enabled " "Pin GPIO\[27\] has a permanently enabled output enable" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[27] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603354898890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently enabled " "Pin GPIO\[28\] has a permanently enabled output enable" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[28] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603354898890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently enabled " "Pin GPIO\[29\] has a permanently enabled output enable" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[29] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603354898890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently enabled " "Pin GPIO\[30\] has a permanently enabled output enable" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[30] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603354898890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently enabled " "Pin GPIO\[31\] has a permanently enabled output enable" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[31] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603354898890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently enabled " "Pin GPIO\[32\] has a permanently enabled output enable" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[32] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603354898890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently enabled " "Pin GPIO\[33\] has a permanently enabled output enable" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[33] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603354898890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently enabled " "Pin GPIO\[34\] has a permanently enabled output enable" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[34] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603354898890 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently enabled " "Pin GPIO\[35\] has a permanently enabled output enable" {  } { { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { GPIO[35] } } } { "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603354898890 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1603354898890 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.fit.smsg " "Generated suppressed messages file /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1603354899746 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2136 " "Peak virtual memory: 2136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603354902436 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 22 17:21:42 2020 " "Processing ended: Thu Oct 22 17:21:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603354902436 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603354902436 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603354902436 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1603354902436 ""}
