{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.08412,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09856,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0158837,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0196336,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00184005,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0196336,
	"finish__design__instance__count__class:buffer": 99,
	"finish__design__instance__area__class:buffer": 151.088,
	"finish__design__instance__count__class:clock_buffer": 70,
	"finish__design__instance__area__class:clock_buffer": 81.928,
	"finish__design__instance__count__class:timing_repair_buffer": 42,
	"finish__design__instance__area__class:timing_repair_buffer": 33.782,
	"finish__design__instance__count__class:inverter": 29,
	"finish__design__instance__area__class:inverter": 28.728,
	"finish__design__instance__count__class:clock_inverter": 15,
	"finish__design__instance__area__class:clock_inverter": 9.044,
	"finish__design__instance__count__class:timing_repair_inverter": 1,
	"finish__design__instance__area__class:timing_repair_inverter": 1.33,
	"finish__design__instance__count__class:sequential_cell": 292,
	"finish__design__instance__area__class:sequential_cell": 1333.19,
	"finish__design__instance__count__class:multi_input_combinational_cell": 832,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1425.23,
	"finish__design__instance__count": 1380,
	"finish__design__instance__area": 3064.32,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.0140629,
	"finish__clock__skew__setup": 0.00532115,
	"finish__clock__skew__hold": 0.00532115,
	"finish__timing__drv__max_slew_limit": 0.511823,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.387929,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00610581,
	"finish__power__switching__total": 0.00447687,
	"finish__power__leakage__total": 6.15472e-05,
	"finish__power__total": 0.0106442,
	"finish__design__io": 56,
	"finish__design__die__area": 507813,
	"finish__design__core__area": 504249,
	"finish__design__instance__count": 3666,
	"finish__design__instance__area": 3672.4,
	"finish__design__instance__count__stdcell": 3666,
	"finish__design__instance__area__stdcell": 3672.4,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0072829,
	"finish__design__instance__utilization__stdcell": 0.0072829,
	"finish__design__rows": 507,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 507,
	"finish__design__sites": 1895673,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 1895673,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}