$date
	Tue Nov 24 01:51:50 2015
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module SimonControlTest $end
$var wire 1 ! i_clr $end
$var wire 1 " i_inc $end
$var wire 3 # mode_leds [2:0] $end
$var wire 1 $ n_inc $end
$var wire 1 % of_set $end
$var wire 1 & p_reflect $end
$var wire 1 ' p_write $end
$var wire 1 ( psi_ld $end
$var wire 1 ) reset $end
$var reg 1 * clk $end
$var reg 1 + last_it $end
$var reg 1 , n_tc $end
$var reg 1 - of_out $end
$var reg 1 . p_correct $end
$var reg 1 / rst $end
$var reg 1 0 valid $end
$scope module ctrl $end
$var wire 1 1 clk $end
$var wire 1 2 last_it $end
$var wire 1 3 n_tc $end
$var wire 1 4 of_out $end
$var wire 1 5 p_correct $end
$var wire 1 6 rst $end
$var wire 1 7 valid $end
$var reg 1 8 i_clr $end
$var reg 1 9 i_inc $end
$var reg 3 : mode_leds [2:0] $end
$var reg 1 ; n_inc $end
$var reg 2 < next_state [1:0] $end
$var reg 1 = of_set $end
$var reg 1 > p_reflect $end
$var reg 1 ? p_write $end
$var reg 1 @ psi_ld $end
$var reg 1 A reset $end
$var reg 2 B state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx B
0A
0@
0?
1>
0=
bx <
0;
b0 :
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
1&
0%
0$
b0 #
0"
0!
$end
#10
1A
1)
1/
16
#30
b0 <
b1 :
b1 #
b0 B
1*
11
#40
0*
01
#60
18
1!
b1 :
b1 #
0A
0)
0/
06
#80
b1 <
1;
1$
1?
1'
b1 :
b1 #
18
1!
10
17
#100
1=
1%
b1 :
b1 #
18
1!
1;
1$
1?
1'
1,
13
#120
b0 <
b1 :
b1 #
0=
0%
18
1!
0;
0$
0?
0'
00
07
#140
b1 :
b1 #
18
1!
0,
03
#160
1@
1(
1=
1%
b1 :
b1 #
18
1!
1-
14
#180
b1 <
1;
1$
1?
1'
b1 :
b1 #
1@
1(
1=
1%
18
1!
10
17
#200
b1 :
b1 #
1@
1(
1=
1%
18
1!
1;
1$
1?
1'
1,
13
#240
b1 :
b1 #
1A
1)
0@
0(
0=
0%
08
0!
0;
0$
0?
0'
1/
16
#260
1@
1(
1=
1%
18
1!
1;
1$
1?
1'
b1 :
b1 #
0A
0)
0/
06
#280
b0 <
b1 :
b1 #
1@
1(
1=
1%
18
1!
0;
0$
0?
0'
00
07
#300
b1 :
b1 #
1@
1(
1=
1%
18
1!
0,
03
#320
b1 :
b1 #
0@
0(
0=
0%
18
1!
0-
04
#340
1*
11
#350
0*
01
#370
b1 <
1;
1$
1?
1'
b1 :
b1 #
18
1!
10
17
#390
19
1"
0>
0&
b10 :
b10 #
08
0!
0;
0$
0?
0'
b1 B
1*
11
#400
0*
01
#420
b10 <
18
1!
b10 :
b10 #
0>
0&
09
0"
1+
12
#440
b10 :
b10 #
0>
0&
1A
1)
08
0!
1/
16
#460
18
1!
b10 :
b10 #
0>
0&
0A
0)
0/
06
#480
b1 <
19
1"
b10 :
b10 #
0>
0&
08
0!
0+
02
#500
1*
11
#510
0*
01
#530
b10 <
18
1!
b10 :
b10 #
0>
0&
09
0"
1+
12
#550
b11 <
b100 :
b100 #
1>
1&
18
1!
b10 B
1*
11
#560
0*
01
#580
b0 <
19
1"
b100 :
b100 #
08
0!
1.
15
#600
b100 :
b100 #
1A
1)
09
0"
1/
16
#620
19
1"
b100 :
b100 #
0A
0)
0/
06
#640
b10 <
b100 :
b100 #
19
1"
0+
02
#680
1*
11
#690
0*
01
#710
b0 <
b100 :
b100 #
19
1"
1+
12
#730
b1 <
18
1!
1;
1$
1?
1'
b1 :
b1 #
09
0"
b0 B
1*
11
#740
0*
01
#760
b0 <
b1 :
b1 #
18
1!
0;
0$
0?
0'
00
07
#780
b1 <
1;
1$
1?
1'
b1 :
b1 #
18
1!
10
17
#800
b10 <
0>
0&
b10 :
b10 #
18
1!
0;
0$
0?
0'
b1 B
1*
11
#810
0*
01
#850
b0 <
19
1"
b100 :
b100 #
1>
1&
08
0!
b10 B
1*
11
#860
0*
01
#880
b11 <
18
1!
b100 :
b100 #
09
0"
0.
05
#900
0>
0&
b111 :
b111 #
18
1!
b11 B
1*
11
#910
0*
01
#930
19
1"
b111 :
b111 #
0>
0&
08
0!
0+
02
#950
18
1!
b111 :
b111 #
0>
0&
09
0"
1+
12
#970
b111 :
b111 #
0>
0&
1A
1)
08
0!
1/
16
#990
b1 <
b1 :
b1 #
1>
1&
b0 B
1*
11
#1000
0*
01
#1020
18
1!
1;
1$
1?
1'
b1 :
b1 #
0A
0)
0/
06
#1040
b0 <
b1 :
b1 #
18
1!
0;
0$
0?
0'
00
07
#1050
