
AVRASM ver. 2.1.30  E:\Projects\Simulations\Basic Electronics\DS1307 I2C RTC\List\DS1307 I2C RTC.asm Sun Apr 14 16:52:26 2013

E:\Projects\Simulations\Basic Electronics\DS1307 I2C RTC\List\DS1307 I2C RTC.asm(1061): warning: Register r4 already defined by the .DEF directive
E:\Projects\Simulations\Basic Electronics\DS1307 I2C RTC\List\DS1307 I2C RTC.asm(1062): warning: Register r3 already defined by the .DEF directive
E:\Projects\Simulations\Basic Electronics\DS1307 I2C RTC\List\DS1307 I2C RTC.asm(1063): warning: Register r6 already defined by the .DEF directive
E:\Projects\Simulations\Basic Electronics\DS1307 I2C RTC\List\DS1307 I2C RTC.asm(1064): warning: Register r7 already defined by the .DEF directive
E:\Projects\Simulations\Basic Electronics\DS1307 I2C RTC\List\DS1307 I2C RTC.asm(1065): warning: Register r9 already defined by the .DEF directive
E:\Projects\Simulations\Basic Electronics\DS1307 I2C RTC\List\DS1307 I2C RTC.asm(1066): warning: Register r11 already defined by the .DEF directive
E:\Projects\Simulations\Basic Electronics\DS1307 I2C RTC\List\DS1307 I2C RTC.asm(1067): warning: Register r13 already defined by the .DEF directive
E:\Projects\Simulations\Basic Electronics\DS1307 I2C RTC\List\DS1307 I2C RTC.asm(1068): warning: Register r5 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V2.05.0 Professional
                 ;(C) Copyright 1998-2010 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type                : ATmega168
                 ;Program type             : Application
                 ;Clock frequency          : 2.000000 MHz
                 ;Memory model             : Small
                 ;Optimize for             : Speed
                 ;(s)printf features       : int, width
                 ;(s)scanf features        : int, width
                 ;External RAM size        : 0
                 ;Data Stack size          : 256 byte(s)
                 ;Heap size                : 0 byte(s)
                 ;Promote 'char' to 'int'  : No
                 ;'char' is unsigned       : Yes
                 ;8 bit enums              : Yes
                 ;global 'const' stored in FLASH: No
                 ;Enhanced core instructions    : On
                 ;Smart register allocation     : On
                 ;Automatic register allocation : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega168
                 	#pragma AVRPART MEMORY PROG_FLASH 16384
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1279
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU EECR=0x1F
                 	.EQU EEDR=0x20
                 	.EQU EEARL=0x21
                 	.EQU EEARH=0x22
                 	.EQU SPSR=0x2D
                 	.EQU SPDR=0x2E
                 	.EQU SMCR=0x33
                 	.EQU MCUSR=0x34
                 	.EQU MCUCR=0x35
                 	.EQU WDTCSR=0x60
                 	.EQU UCSR0A=0xC0
                 	.EQU UDR0=0xC6
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 	.EQU GPIOR0=0x1E
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0100
                 	.EQU __SRAM_END=0x04FF
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X+
                 	LD   R22,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _h=R4
                 	.DEF _m=R3
                 	.DEF _s=R6
                 	.DEF _ih=R7
                 	.DEF _im=R9
                 	.DEF _is=R11
                 	.DEF _ah=R13
                 	.DEF __lcd_x=R5
                 
                 ;GPIOR0 INITIALIZATION VALUE
                 	.EQU __GPIOR0_INIT=0x00
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0042 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
00002a 940c 0000 	JMP  0x00
00002c 940c 0000 	JMP  0x00
00002e 940c 0000 	JMP  0x00
000030 940c 0000 	JMP  0x00
000032 940c 0000 	JMP  0x00
                 
                 _0x2000060:
E:\Projects\Simulations\Basic Electronics\DS1307 I2C RTC\List\DS1307 I2C RTC.asm(1108): warning: .cseg .db misalignment - padding zero byte
000034 0001      	.DB  0x1
                 _0x2000000:
000035 4e2d
000036 4e41
000037 4900
000038 464e      	.DB  0x2D,0x4E,0x41,0x4E,0x0,0x49,0x4E,0x46
E:\Projects\Simulations\Basic Electronics\DS1307 I2C RTC\List\DS1307 I2C RTC.asm(1111): warning: .cseg .db misalignment - padding zero byte
000039 0000      	.DB  0x0
                 _0x2040003:
00003a c080      	.DB  0x80,0xC0
                 
                 __GLOBAL_INI_TBL:
00003b 0001      	.DW  0x01
00003c 0204      	.DW  __seed_G100
00003d 0068      	.DW  _0x2000060*2
                 
00003e 0002      	.DW  0x02
00003f 0208      	.DW  __base_y_G102
000040 0074      	.DW  _0x2040003*2
                 
                 _0xFFFFFFFF:
000041 0000      	.DW  0
                 
                 __RESET:
000042 94f8      	CLI
000043 27ee      	CLR  R30
000044 bbef      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000045 e0f1      	LDI  R31,1
000046 bff5      	OUT  MCUCR,R31
000047 bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
000048 e1f8      	LDI  R31,0x18
000049 95a8      	WDR
00004a b7a4      	IN   R26,MCUSR
00004b 7fa7      	CBR  R26,8
00004c bfa4      	OUT  MCUSR,R26
00004d 93f0 0060 	STS  WDTCSR,R31
00004f 93e0 0060 	STS  WDTCSR,R30
                 
                 ;CLEAR R2-R14
000051 e08d      	LDI  R24,(14-2)+1
000052 e0a2      	LDI  R26,2
000053 27bb      	CLR  R27
                 __CLEAR_REG:
000054 93ed      	ST   X+,R30
000055 958a      	DEC  R24
000056 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000057 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000058 e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000059 e0a0      	LDI  R26,LOW(__SRAM_START)
00005a e0b1      	LDI  R27,HIGH(__SRAM_START)
                 __CLEAR_SRAM:
00005b 93ed      	ST   X+,R30
00005c 9701      	SBIW R24,1
00005d f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00005e e7e6      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00005f e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000060 9185      	LPM  R24,Z+
000061 9195      	LPM  R25,Z+
000062 9700      	SBIW R24,0
000063 f061      	BREQ __GLOBAL_INI_END
000064 91a5      	LPM  R26,Z+
000065 91b5      	LPM  R27,Z+
000066 9005      	LPM  R0,Z+
000067 9015      	LPM  R1,Z+
000068 01bf      	MOVW R22,R30
000069 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
00006a 9005      	LPM  R0,Z+
00006b 920d      	ST   X+,R0
00006c 9701      	SBIW R24,1
00006d f7e1      	BRNE __GLOBAL_INI_LOOP
00006e 01fb      	MOVW R30,R22
00006f cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;GPIOR0 INITIALIZATION
000070 e0e0      	LDI  R30,__GPIOR0_INIT
000071 bbee      	OUT  GPIOR0,R30
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000072 efef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000073 bfed      	OUT  SPL,R30
000074 e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000075 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000076 e0c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000077 e0d2      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000078 940c 007a 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x200
                 
                 	.CSEG
                 ;/*****************************************************
                 ;This program was produced by the
                 ;CodeWizardAVR V2.05.0 Professional
                 ;Automatic Program Generator
                 ;© Copyright 1998-2010 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 1/4/2013
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega168
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 2.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*****************************************************/
                 ;
                 ;#include <mega168.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x01
                 	.EQU __sm_mask=0x0E
                 	.EQU __sm_adc_noise_red=0x02
                 	.EQU __sm_powerdown=0x04
                 	.EQU __sm_powersave=0x06
                 	.EQU __sm_standby=0x0C
                 	.SET power_ctrl_reg=smcr
                 	#endif
                 ;#include <stdlib.h>
                 ;#include <delay.h>
                 ;
                 ;// I2C Bus functions
                 ;#asm
                    .equ __i2c_port=0x08 ;PORTC
                    .equ __sda_bit=0
                    .equ __scl_bit=1
                 ; 0000 0021 #endasm
                 ;#include <i2c.h>
                 ;
                 ;// DS1307 Real Time Clock functions
                 ;#include <ds1307.h>
                 ;
                 ;// Alphanumeric LCD Module functions
                 ;#include <alcd.h>
                 ;
                 ;unsigned char h, m, s;
                 ;unsigned int ih, im, is;
                 ;unsigned char *ah, *am, *as;
                 ;
                 ;void main(void)
                 ; 0000 002F {
                 
                 	.CSEG
                 _main:
                 ; 0000 0030 // Declare your local variables here
                 ; 0000 0031 
                 ; 0000 0032 // Crystal Oscillator division factor: 1
                 ; 0000 0033 #pragma optsize-
                 ; 0000 0034 CLKPR=0x80;
00007a e8e0      	LDI  R30,LOW(128)
00007b 93e0 0061 	STS  97,R30
                 ; 0000 0035 CLKPR=0x00;
00007d e0e0      	LDI  R30,LOW(0)
00007e 93e0 0061 	STS  97,R30
                 ; 0000 0036 #ifdef _OPTIMIZE_SIZE_
                 ; 0000 0037 #pragma optsize+
                 ; 0000 0038 #endif
                 ; 0000 0039 
                 ; 0000 003A // Input/Output Ports initialization
                 ; 0000 003B // Port B initialization
                 ; 0000 003C // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 003D // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 003E PORTB=0x00;
000080 b9e5      	OUT  0x5,R30
                 ; 0000 003F DDRB=0x00;
000081 b9e4      	OUT  0x4,R30
                 ; 0000 0040 
                 ; 0000 0041 // Port C initialization
                 ; 0000 0042 // Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0043 // State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0044 PORTC=0x00;
000082 b9e8      	OUT  0x8,R30
                 ; 0000 0045 DDRC=0x00;
000083 b9e7      	OUT  0x7,R30
                 ; 0000 0046 
                 ; 0000 0047 // Port D initialization
                 ; 0000 0048 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0049 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 004A PORTD=0x00;
000084 b9eb      	OUT  0xB,R30
                 ; 0000 004B DDRD=0x00;
000085 b9ea      	OUT  0xA,R30
                 ; 0000 004C 
                 ; 0000 004D // Timer/Counter 0 initialization
                 ; 0000 004E // Clock source: System Clock
                 ; 0000 004F // Clock value: Timer 0 Stopped
                 ; 0000 0050 // Mode: Normal top=0xFF
                 ; 0000 0051 // OC0A output: Disconnected
                 ; 0000 0052 // OC0B output: Disconnected
                 ; 0000 0053 TCCR0A=0x00;
000086 bde4      	OUT  0x24,R30
                 ; 0000 0054 TCCR0B=0x00;
000087 bde5      	OUT  0x25,R30
                 ; 0000 0055 TCNT0=0x00;
000088 bde6      	OUT  0x26,R30
                 ; 0000 0056 OCR0A=0x00;
000089 bde7      	OUT  0x27,R30
                 ; 0000 0057 OCR0B=0x00;
00008a bde8      	OUT  0x28,R30
                 ; 0000 0058 
                 ; 0000 0059 // Timer/Counter 1 initialization
                 ; 0000 005A // Clock source: System Clock
                 ; 0000 005B // Clock value: Timer1 Stopped
                 ; 0000 005C // Mode: Normal top=0xFFFF
                 ; 0000 005D // OC1A output: Discon.
                 ; 0000 005E // OC1B output: Discon.
                 ; 0000 005F // Noise Canceler: Off
                 ; 0000 0060 // Input Capture on Falling Edge
                 ; 0000 0061 // Timer1 Overflow Interrupt: Off
                 ; 0000 0062 // Input Capture Interrupt: Off
                 ; 0000 0063 // Compare A Match Interrupt: Off
                 ; 0000 0064 // Compare B Match Interrupt: Off
                 ; 0000 0065 TCCR1A=0x00;
00008b 93e0 0080 	STS  128,R30
                 ; 0000 0066 TCCR1B=0x00;
00008d 93e0 0081 	STS  129,R30
                 ; 0000 0067 TCNT1H=0x00;
00008f 93e0 0085 	STS  133,R30
                 ; 0000 0068 TCNT1L=0x00;
000091 93e0 0084 	STS  132,R30
                 ; 0000 0069 ICR1H=0x00;
000093 93e0 0087 	STS  135,R30
                 ; 0000 006A ICR1L=0x00;
000095 93e0 0086 	STS  134,R30
                 ; 0000 006B OCR1AH=0x00;
000097 93e0 0089 	STS  137,R30
                 ; 0000 006C OCR1AL=0x00;
000099 93e0 0088 	STS  136,R30
                 ; 0000 006D OCR1BH=0x00;
00009b 93e0 008b 	STS  139,R30
                 ; 0000 006E OCR1BL=0x00;
00009d 93e0 008a 	STS  138,R30
                 ; 0000 006F 
                 ; 0000 0070 // Timer/Counter 2 initialization
                 ; 0000 0071 // Clock source: System Clock
                 ; 0000 0072 // Clock value: Timer2 Stopped
                 ; 0000 0073 // Mode: Normal top=0xFF
                 ; 0000 0074 // OC2A output: Disconnected
                 ; 0000 0075 // OC2B output: Disconnected
                 ; 0000 0076 ASSR=0x00;
00009f 93e0 00b6 	STS  182,R30
                 ; 0000 0077 TCCR2A=0x00;
0000a1 93e0 00b0 	STS  176,R30
                 ; 0000 0078 TCCR2B=0x00;
0000a3 93e0 00b1 	STS  177,R30
                 ; 0000 0079 TCNT2=0x00;
0000a5 93e0 00b2 	STS  178,R30
                 ; 0000 007A OCR2A=0x00;
0000a7 93e0 00b3 	STS  179,R30
                 ; 0000 007B OCR2B=0x00;
0000a9 93e0 00b4 	STS  180,R30
                 ; 0000 007C 
                 ; 0000 007D // External Interrupt(s) initialization
                 ; 0000 007E // INT0: Off
                 ; 0000 007F // INT1: Off
                 ; 0000 0080 // Interrupt on any change on pins PCINT0-7: Off
                 ; 0000 0081 // Interrupt on any change on pins PCINT8-14: Off
                 ; 0000 0082 // Interrupt on any change on pins PCINT16-23: Off
                 ; 0000 0083 EICRA=0x00;
0000ab 93e0 0069 	STS  105,R30
                 ; 0000 0084 EIMSK=0x00;
0000ad bbed      	OUT  0x1D,R30
                 ; 0000 0085 PCICR=0x00;
0000ae 93e0 0068 	STS  104,R30
                 ; 0000 0086 
                 ; 0000 0087 // Timer/Counter 0 Interrupt(s) initialization
                 ; 0000 0088 TIMSK0=0x00;
0000b0 93e0 006e 	STS  110,R30
                 ; 0000 0089 
                 ; 0000 008A // Timer/Counter 1 Interrupt(s) initialization
                 ; 0000 008B TIMSK1=0x00;
0000b2 93e0 006f 	STS  111,R30
                 ; 0000 008C 
                 ; 0000 008D // Timer/Counter 2 Interrupt(s) initialization
                 ; 0000 008E TIMSK2=0x00;
0000b4 93e0 0070 	STS  112,R30
                 ; 0000 008F 
                 ; 0000 0090 // USART initialization
                 ; 0000 0091 // USART disabled
                 ; 0000 0092 UCSR0B=0x00;
0000b6 93e0 00c1 	STS  193,R30
                 ; 0000 0093 
                 ; 0000 0094 // Analog Comparator initialization
                 ; 0000 0095 // Analog Comparator: Off
                 ; 0000 0096 // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ; 0000 0097 ACSR=0x80;
0000b8 e8e0      	LDI  R30,LOW(128)
0000b9 bfe0      	OUT  0x30,R30
                 ; 0000 0098 ADCSRB=0x00;
0000ba e0e0      	LDI  R30,LOW(0)
0000bb 93e0 007b 	STS  123,R30
                 ; 0000 0099 DIDR1=0x00;
0000bd 93e0 007f 	STS  127,R30
                 ; 0000 009A 
                 ; 0000 009B // ADC initialization
                 ; 0000 009C // ADC disabled
                 ; 0000 009D ADCSRA=0x00;
0000bf 93e0 007a 	STS  122,R30
                 ; 0000 009E 
                 ; 0000 009F // SPI initialization
                 ; 0000 00A0 // SPI disabled
                 ; 0000 00A1 SPCR=0x00;
0000c1 bdec      	OUT  0x2C,R30
                 ; 0000 00A2 
                 ; 0000 00A3 // TWI initialization
                 ; 0000 00A4 // TWI disabled
                 ; 0000 00A5 TWCR=0x00;
0000c2 93e0 00bc 	STS  188,R30
                 ; 0000 00A6 
                 ; 0000 00A7 // I2C Bus initialization
                 ; 0000 00A8 i2c_init();
0000c4 940e 0266 	CALL _i2c_init
                 ; 0000 00A9 
                 ; 0000 00AA // DS1307 Real Time Clock initialization
                 ; 0000 00AB // Square wave output on pin SQW/OUT: Off
                 ; 0000 00AC // SQW/OUT pin state: 0
                 ; 0000 00AD rtc_init(0,0,0);
0000c6 e0e0      	LDI  R30,LOW(0)
0000c7 93ea      	ST   -Y,R30
0000c8 93ea      	ST   -Y,R30
0000c9 93ea      	ST   -Y,R30
0000ca 940e 0143 	CALL _rtc_init
                 ; 0000 00AE 
                 ; 0000 00AF // Alphanumeric LCD initialization
                 ; 0000 00B0 // Connections specified in the
                 ; 0000 00B1 // Project|Configure|C Compiler|Libraries|Alphanumeric LCD menu:
                 ; 0000 00B2 // RS - PORTB Bit 0
                 ; 0000 00B3 // RD - PORTB Bit 1
                 ; 0000 00B4 // EN - PORTB Bit 2
                 ; 0000 00B5 // D4 - PORTB Bit 4
                 ; 0000 00B6 // D5 - PORTB Bit 5
                 ; 0000 00B7 // D6 - PORTB Bit 6
                 ; 0000 00B8 // D7 - PORTB Bit 7
                 ; 0000 00B9 // Characters/line: 16
                 ; 0000 00BA lcd_init(16);
0000cc e1e0      	LDI  R30,LOW(16)
0000cd 93ea      	ST   -Y,R30
0000ce 940e 0219 	CALL _lcd_init
                 ; 0000 00BB 
                 ; 0000 00BC   while (1)
                 _0x3:
                 ; 0000 00BD   {
                 ; 0000 00BE     lcd_clear();
0000d0 940e 01d5 	CALL _lcd_clear
                 ; 0000 00BF     delay_ms(1);
0000d2 e0e1      	LDI  R30,LOW(1)
0000d3 e0f0      	LDI  R31,HIGH(1)
0000d4 93fa      	ST   -Y,R31
0000d5 93ea      	ST   -Y,R30
0000d6 940e 02b8 	CALL _delay_ms
                 ; 0000 00C0     rtc_get_time(&h, &m, &s);
0000d8 e0e4      	LDI  R30,LOW(4)
0000d9 e0f0      	LDI  R31,HIGH(4)
0000da 93fa      	ST   -Y,R31
0000db 93ea      	ST   -Y,R30
0000dc e0e3      	LDI  R30,LOW(3)
0000dd e0f0      	LDI  R31,HIGH(3)
0000de 93fa      	ST   -Y,R31
0000df 93ea      	ST   -Y,R30
0000e0 e0e6      	LDI  R30,LOW(6)
0000e1 e0f0      	LDI  R31,HIGH(6)
0000e2 93fa      	ST   -Y,R31
0000e3 93ea      	ST   -Y,R30
0000e4 940e 0163 	CALL _rtc_get_time
                 ; 0000 00C1     ih = 100;
0000e6 e6e4      	LDI  R30,LOW(100)
0000e7 e0f0      	LDI  R31,HIGH(100)
                +
0000e8 2e7e     +MOV R7 , R30
0000e9 2e8f     +MOV R8 , R31
                 	__PUTW1R 7,8
                 ; 0000 00C2     im = 150;
0000ea e9e6      	LDI  R30,LOW(150)
0000eb e0f0      	LDI  R31,HIGH(150)
                +
0000ec 2e9e     +MOV R9 , R30
0000ed 2eaf     +MOV R10 , R31
                 	__PUTW1R 9,10
                 ; 0000 00C3     is = 200;
0000ee ece8      	LDI  R30,LOW(200)
0000ef e0f0      	LDI  R31,HIGH(200)
                +
0000f0 2ebe     +MOV R11 , R30
0000f1 2ecf     +MOV R12 , R31
                 	__PUTW1R 11,12
                 ; 0000 00C4 
                 ; 0000 00C5     itoa(ih,ah);
0000f2 928a      	ST   -Y,R8
0000f3 927a      	ST   -Y,R7
0000f4 92ea      	ST   -Y,R14
0000f5 92da      	ST   -Y,R13
0000f6 940e 0117 	CALL _itoa
                 ; 0000 00C6     itoa(im,am);
0000f8 92aa      	ST   -Y,R10
0000f9 929a      	ST   -Y,R9
0000fa 91e0 0200 	LDS  R30,_am
0000fc 91f0 0201 	LDS  R31,_am+1
0000fe 93fa      	ST   -Y,R31
0000ff 93ea      	ST   -Y,R30
000100 940e 0117 	CALL _itoa
                 ; 0000 00C7     itoa(is,as);
000102 92ca      	ST   -Y,R12
000103 92ba      	ST   -Y,R11
000104 91e0 0202 	LDS  R30,_as
000106 91f0 0203 	LDS  R31,_as+1
000108 93fa      	ST   -Y,R31
000109 93ea      	ST   -Y,R30
00010a 940e 0117 	CALL _itoa
                 ; 0000 00C8 
                 ; 0000 00C9     lcd_gotoxy(0,0);
00010c e0e0      	LDI  R30,LOW(0)
00010d 93ea      	ST   -Y,R30
00010e 93ea      	ST   -Y,R30
00010f 940e 01c6 	CALL _lcd_gotoxy
                 ; 0000 00CA     lcd_puts(ah);
000111 92ea      	ST   -Y,R14
000112 92da      	ST   -Y,R13
000113 940e 020a 	CALL _lcd_puts
                 ; 0000 00CB   }
000115 cfba      	RJMP _0x3
                 ; 0000 00CC }
                 _0x6:
000116 cfff      	RJMP _0x6
                 
                 	.CSEG
                 _itoa:
000117 91a9          ld   r26,y+
000118 91b9          ld   r27,y+
000119 91e9          ld   r30,y+
00011a 91f9          ld   r31,y+
00011b 9630          adiw r30,0
00011c f42a          brpl __itoa0
00011d 95e0          com  r30
00011e 95f0          com  r31
00011f 9631          adiw r30,1
000120 e26d          ldi  r22,'-'
000121 936d          st   x+,r22
                 __itoa0:
000122 94e8          clt
000123 e180          ldi  r24,low(10000)
000124 e297          ldi  r25,high(10000)
000125 d00d          rcall __itoa1
000126 ee88          ldi  r24,low(1000)
000127 e093          ldi  r25,high(1000)
000128 d00a          rcall __itoa1
000129 e684          ldi  r24,100
00012a 2799          clr  r25
00012b d007          rcall __itoa1
00012c e08a          ldi  r24,10
00012d d005          rcall __itoa1
00012e 2f6e          mov  r22,r30
00012f d010          rcall __itoa5
000130 2766          clr  r22
000131 936c          st   x,r22
000132 9508          ret
                 
                 __itoa1:
000133 2766          clr	 r22
                 __itoa2:
000134 17e8          cp   r30,r24
000135 07f9          cpc  r31,r25
000136 f020          brlo __itoa3
000137 9563          inc  r22
000138 1be8          sub  r30,r24
000139 0bf9          sbc  r31,r25
00013a f7c9          brne __itoa2
                 __itoa3:
00013b 2366          tst  r22
00013c f411          brne __itoa4
00013d f016          brts __itoa5
00013e 9508          ret
                 __itoa4:
00013f 9468          set
                 __itoa5:
000140 5d60          subi r22,-0x30
000141 936d          st   x+,r22
000142 9508          ret
                 
                 	.DSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 _rtc_init:
000143 81ea      	LDD  R30,Y+2
000144 70e3      	ANDI R30,LOW(0x3)
000145 83ea      	STD  Y+2,R30
000146 81e9      	LDD  R30,Y+1
000147 30e0      	CPI  R30,0
000148 f019      	BREQ _0x2020003
000149 81ea      	LDD  R30,Y+2
00014a 61e0      	ORI  R30,0x10
00014b 83ea      	STD  Y+2,R30
                 _0x2020003:
00014c 81e8      	LD   R30,Y
00014d 30e0      	CPI  R30,0
00014e f019      	BREQ _0x2020004
00014f 81ea      	LDD  R30,Y+2
000150 68e0      	ORI  R30,0x80
000151 83ea      	STD  Y+2,R30
                 _0x2020004:
000152 940e 026b 	CALL _i2c_start
000154 ede0      	LDI  R30,LOW(208)
000155 93ea      	ST   -Y,R30
000156 940e 029f 	CALL _i2c_write
000158 e0e7      	LDI  R30,LOW(7)
000159 93ea      	ST   -Y,R30
00015a 940e 029f 	CALL _i2c_write
00015c 81ea      	LDD  R30,Y+2
00015d 93ea      	ST   -Y,R30
00015e 940e 029f 	CALL _i2c_write
000160 940e 027a 	CALL _i2c_stop
000162 c0b4      	RJMP _0x20E0002
                 _rtc_get_time:
000163 940e 026b 	CALL _i2c_start
000165 ede0      	LDI  R30,LOW(208)
000166 93ea      	ST   -Y,R30
000167 940e 029f 	CALL _i2c_write
000169 e0e0      	LDI  R30,LOW(0)
00016a 93ea      	ST   -Y,R30
00016b 940e 029f 	CALL _i2c_write
00016d 940e 026b 	CALL _i2c_start
00016f ede1      	LDI  R30,LOW(209)
000170 93ea      	ST   -Y,R30
000171 940e 029f 	CALL _i2c_write
000173 e0e1      	LDI  R30,LOW(1)
000174 93ea      	ST   -Y,R30
000175 940e 0284 	CALL _i2c_read
000177 93ea      	ST   -Y,R30
000178 940e 025a 	CALL _bcd2bin
00017a 81a8      	LD   R26,Y
00017b 81b9      	LDD  R27,Y+1
00017c 93ec      	ST   X,R30
00017d e0e1      	LDI  R30,LOW(1)
00017e 93ea      	ST   -Y,R30
00017f 940e 0284 	CALL _i2c_read
000181 93ea      	ST   -Y,R30
000182 940e 025a 	CALL _bcd2bin
000184 81aa      	LDD  R26,Y+2
000185 81bb      	LDD  R27,Y+2+1
000186 93ec      	ST   X,R30
000187 e0e0      	LDI  R30,LOW(0)
000188 93ea      	ST   -Y,R30
000189 940e 0284 	CALL _i2c_read
00018b 93ea      	ST   -Y,R30
00018c 940e 025a 	CALL _bcd2bin
00018e 81ac      	LDD  R26,Y+4
00018f 81bd      	LDD  R27,Y+4+1
000190 93ec      	ST   X,R30
000191 940e 027a 	CALL _i2c_stop
000193 9626      	ADIW R28,6
000194 9508      	RET
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_write_nibble_G102:
000195 81e8      	LD   R30,Y
000196 71e0      	ANDI R30,LOW(0x10)
000197 f011      	BREQ _0x2040004
000198 9a2c      	SBI  0x5,4
000199 c001      	RJMP _0x2040005
                 _0x2040004:
00019a 982c      	CBI  0x5,4
                 _0x2040005:
00019b 81e8      	LD   R30,Y
00019c 72e0      	ANDI R30,LOW(0x20)
00019d f011      	BREQ _0x2040006
00019e 9a2d      	SBI  0x5,5
00019f c001      	RJMP _0x2040007
                 _0x2040006:
0001a0 982d      	CBI  0x5,5
                 _0x2040007:
0001a1 81e8      	LD   R30,Y
0001a2 74e0      	ANDI R30,LOW(0x40)
0001a3 f011      	BREQ _0x2040008
0001a4 9a2e      	SBI  0x5,6
0001a5 c001      	RJMP _0x2040009
                 _0x2040008:
0001a6 982e      	CBI  0x5,6
                 _0x2040009:
0001a7 81e8      	LD   R30,Y
0001a8 78e0      	ANDI R30,LOW(0x80)
0001a9 f011      	BREQ _0x204000A
0001aa 9a2f      	SBI  0x5,7
0001ab c001      	RJMP _0x204000B
                 _0x204000A:
0001ac 982f      	CBI  0x5,7
                 _0x204000B:
                +
0001ad e081     +LDI R24 , LOW ( 1 )
                +__DELAY_USB_LOOP :
0001ae 958a     +DEC R24
0001af f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 1
0001b0 9a2a      	SBI  0x5,2
                +
0001b1 e083     +LDI R24 , LOW ( 3 )
                +__DELAY_USB_LOOP :
0001b2 958a     +DEC R24
0001b3 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 3
0001b4 982a      	CBI  0x5,2
                +
0001b5 e083     +LDI R24 , LOW ( 3 )
                +__DELAY_USB_LOOP :
0001b6 958a     +DEC R24
0001b7 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 3
0001b8 c09f      	RJMP _0x20E0001
                 __lcd_write_data:
0001b9 81e8      	LD   R30,Y
0001ba 93ea      	ST   -Y,R30
0001bb dfd9      	RCALL __lcd_write_nibble_G102
0001bc 81e8          ld    r30,y
0001bd 95e2          swap  r30
0001be 83e8          st    y,r30
0001bf 81e8      	LD   R30,Y
0001c0 93ea      	ST   -Y,R30
0001c1 dfd3      	RCALL __lcd_write_nibble_G102
                +
0001c2 e281     +LDI R24 , LOW ( 33 )
                +__DELAY_USB_LOOP :
0001c3 958a     +DEC R24
0001c4 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 33
0001c5 c092      	RJMP _0x20E0001
                 _lcd_gotoxy:
0001c6 81e8      	LD   R30,Y
0001c7 e0f0      	LDI  R31,0
0001c8 5fe8      	SUBI R30,LOW(-__base_y_G102)
0001c9 4ffd      	SBCI R31,HIGH(-__base_y_G102)
0001ca 81e0      	LD   R30,Z
0001cb 81a9      	LDD  R26,Y+1
0001cc 0fea      	ADD  R30,R26
0001cd 93ea      	ST   -Y,R30
0001ce dfea      	RCALL __lcd_write_data
0001cf 8059      	LDD  R5,Y+1
0001d0 81e8      	LD   R30,Y
0001d1 93e0 020c 	STS  __lcd_y,R30
0001d3 9622      	ADIW R28,2
0001d4 9508      	RET
                 _lcd_clear:
0001d5 e0e2      	LDI  R30,LOW(2)
0001d6 93ea      	ST   -Y,R30
0001d7 dfe1      	RCALL __lcd_write_data
0001d8 e0e3      	LDI  R30,LOW(3)
0001d9 e0f0      	LDI  R31,HIGH(3)
0001da 93fa      	ST   -Y,R31
0001db 93ea      	ST   -Y,R30
0001dc 940e 02b8 	CALL _delay_ms
0001de e0ec      	LDI  R30,LOW(12)
0001df 93ea      	ST   -Y,R30
0001e0 dfd8      	RCALL __lcd_write_data
0001e1 e0e1      	LDI  R30,LOW(1)
0001e2 93ea      	ST   -Y,R30
0001e3 dfd5      	RCALL __lcd_write_data
0001e4 e0e3      	LDI  R30,LOW(3)
0001e5 e0f0      	LDI  R31,HIGH(3)
0001e6 93fa      	ST   -Y,R31
0001e7 93ea      	ST   -Y,R30
0001e8 940e 02b8 	CALL _delay_ms
0001ea e0e0      	LDI  R30,LOW(0)
0001eb 93e0 020c 	STS  __lcd_y,R30
0001ed 2e5e      	MOV  R5,R30
0001ee 9508      	RET
                 _lcd_putchar:
0001ef 81a8      	LD   R26,Y
0001f0 30aa      	CPI  R26,LOW(0xA)
0001f1 f021      	BREQ _0x2040011
0001f2 91e0 020d 	LDS  R30,__lcd_maxx
0001f4 165e      	CP   R5,R30
0001f5 f068      	BRLO _0x2040010
                 _0x2040011:
0001f6 e0e0      	LDI  R30,LOW(0)
0001f7 93ea      	ST   -Y,R30
0001f8 91e0 020c 	LDS  R30,__lcd_y
0001fa 5fef      	SUBI R30,-LOW(1)
0001fb 93e0 020c 	STS  __lcd_y,R30
0001fd 93ea      	ST   -Y,R30
0001fe dfc7      	RCALL _lcd_gotoxy
0001ff 81a8      	LD   R26,Y
000200 30aa      	CPI  R26,LOW(0xA)
000201 f409      	BRNE _0x2040013
000202 c055      	RJMP _0x20E0001
                 _0x2040013:
                 _0x2040010:
000203 9453      	INC  R5
000204 9a28      	SBI  0x5,0
000205 81e8      	LD   R30,Y
000206 93ea      	ST   -Y,R30
000207 dfb1      	RCALL __lcd_write_data
000208 9828      	CBI  0x5,0
000209 c04e      	RJMP _0x20E0001
                 _lcd_puts:
00020a 931a      	ST   -Y,R17
                 _0x2040014:
00020b 81a9      	LDD  R26,Y+1
00020c 81ba      	LDD  R27,Y+1+1
00020d 91ed      	LD   R30,X+
00020e 83a9      	STD  Y+1,R26
00020f 83ba      	STD  Y+1+1,R27
000210 2f1e      	MOV  R17,R30
000211 30e0      	CPI  R30,0
000212 f019      	BREQ _0x2040016
000213 931a      	ST   -Y,R17
000214 dfda      	RCALL _lcd_putchar
000215 cff5      	RJMP _0x2040014
                 _0x2040016:
000216 8118      	LDD  R17,Y+0
                 _0x20E0002:
000217 9623      	ADIW R28,3
000218 9508      	RET
                 _lcd_init:
000219 9a24      	SBI  0x4,4
00021a 9a25      	SBI  0x4,5
00021b 9a26      	SBI  0x4,6
00021c 9a27      	SBI  0x4,7
00021d 9a22      	SBI  0x4,2
00021e 9a20      	SBI  0x4,0
00021f 9a21      	SBI  0x4,1
000220 982a      	CBI  0x5,2
000221 9828      	CBI  0x5,0
000222 9829      	CBI  0x5,1
000223 81e8      	LD   R30,Y
000224 93e0 020d 	STS  __lcd_maxx,R30
000226 58e0      	SUBI R30,-LOW(128)
                +
000227 93e0 020a+STS __base_y_G102 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G102,2
000229 81e8      	LD   R30,Y
00022a 54e0      	SUBI R30,-LOW(192)
                +
00022b 93e0 020b+STS __base_y_G102 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G102,3
00022d e1e4      	LDI  R30,LOW(20)
00022e e0f0      	LDI  R31,HIGH(20)
00022f 93fa      	ST   -Y,R31
000230 93ea      	ST   -Y,R30
000231 940e 02b8 	CALL _delay_ms
000233 e3e0      	LDI  R30,LOW(48)
000234 93ea      	ST   -Y,R30
000235 df5f      	RCALL __lcd_write_nibble_G102
                +
000236 e483     +LDI R24 , LOW ( 67 )
                +__DELAY_USB_LOOP :
000237 958a     +DEC R24
000238 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 67
000239 e3e0      	LDI  R30,LOW(48)
00023a 93ea      	ST   -Y,R30
00023b df59      	RCALL __lcd_write_nibble_G102
                +
00023c e483     +LDI R24 , LOW ( 67 )
                +__DELAY_USB_LOOP :
00023d 958a     +DEC R24
00023e f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 67
00023f e3e0      	LDI  R30,LOW(48)
000240 93ea      	ST   -Y,R30
000241 df53      	RCALL __lcd_write_nibble_G102
                +
000242 e483     +LDI R24 , LOW ( 67 )
                +__DELAY_USB_LOOP :
000243 958a     +DEC R24
000244 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 67
000245 e2e0      	LDI  R30,LOW(32)
000246 93ea      	ST   -Y,R30
000247 df4d      	RCALL __lcd_write_nibble_G102
                +
000248 e483     +LDI R24 , LOW ( 67 )
                +__DELAY_USB_LOOP :
000249 958a     +DEC R24
00024a f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 67
00024b e2e8      	LDI  R30,LOW(40)
00024c 93ea      	ST   -Y,R30
00024d df6b      	RCALL __lcd_write_data
00024e e0e4      	LDI  R30,LOW(4)
00024f 93ea      	ST   -Y,R30
000250 df68      	RCALL __lcd_write_data
000251 e8e5      	LDI  R30,LOW(133)
000252 93ea      	ST   -Y,R30
000253 df65      	RCALL __lcd_write_data
000254 e0e6      	LDI  R30,LOW(6)
000255 93ea      	ST   -Y,R30
000256 df62      	RCALL __lcd_write_data
000257 df7d      	RCALL _lcd_clear
                 _0x20E0001:
000258 9621      	ADIW R28,1
000259 9508      	RET
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 _bcd2bin:
00025a 81e8          ld   r30,y
00025b 95e2          swap r30
00025c 70ef          andi r30,0xf
00025d 2fae          mov  r26,r30
00025e 0faa          lsl  r26
00025f 0faa          lsl  r26
000260 0fea          add  r30,r26
000261 0fee          lsl  r30
000262 91a9          ld   r26,y+
000263 70af          andi r26,0xf
000264 0fea          add  r30,r26
000265 9508          ret
                 
                 	.DSEG
                 _am:
000200           	.BYTE 0x2
                 _as:
000202           	.BYTE 0x2
                 __seed_G100:
000204           	.BYTE 0x4
                 __base_y_G102:
000208           	.BYTE 0x4
                 __lcd_y:
00020c           	.BYTE 0x1
                 __lcd_maxx:
00020d           	.BYTE 0x1
                 
                 	.CSEG
                 
                 	.CSEG
                 	.equ __i2c_dir=__i2c_port-1
                 	.equ __i2c_pin=__i2c_port-2
                 _i2c_init:
000266 9841      	cbi  __i2c_port,__scl_bit
000267 9840      	cbi  __i2c_port,__sda_bit
000268 9a39      	sbi  __i2c_dir,__scl_bit
000269 9838      	cbi  __i2c_dir,__sda_bit
00026a c015      	rjmp __i2c_delay2
                 _i2c_start:
00026b 9838      	cbi  __i2c_dir,__sda_bit
00026c 9839      	cbi  __i2c_dir,__scl_bit
00026d 27ee      	clr  r30
00026e 0000      	nop
00026f 9b30      	sbis __i2c_pin,__sda_bit
000270 9508      	ret
000271 9b31      	sbis __i2c_pin,__scl_bit
000272 9508      	ret
000273 d004      	rcall __i2c_delay1
000274 9a38      	sbi  __i2c_dir,__sda_bit
000275 d002      	rcall __i2c_delay1
000276 9a39      	sbi  __i2c_dir,__scl_bit
000277 e0e1      	ldi  r30,1
                 __i2c_delay1:
000278 e063      	ldi  r22,3
000279 c007      	rjmp __i2c_delay2l
                 _i2c_stop:
00027a 9a38      	sbi  __i2c_dir,__sda_bit
00027b 9a39      	sbi  __i2c_dir,__scl_bit
00027c d003      	rcall __i2c_delay2
00027d 9839      	cbi  __i2c_dir,__scl_bit
00027e dff9      	rcall __i2c_delay1
00027f 9838      	cbi  __i2c_dir,__sda_bit
                 __i2c_delay2:
000280 e067      	ldi  r22,7
                 __i2c_delay2l:
000281 956a      	dec  r22
000282 f7f1      	brne __i2c_delay2l
000283 9508      	ret
                 _i2c_read:
000284 e078      	ldi  r23,8
                 __i2c_read0:
000285 9839      	cbi  __i2c_dir,__scl_bit
000286 dff1      	rcall __i2c_delay1
                 __i2c_read3:
000287 9b31      	sbis __i2c_pin,__scl_bit
000288 cffe      	rjmp __i2c_read3
000289 dfee      	rcall __i2c_delay1
00028a 9488      	clc
00028b 9930      	sbic __i2c_pin,__sda_bit
00028c 9408      	sec
00028d 9a39      	sbi  __i2c_dir,__scl_bit
00028e dff1      	rcall __i2c_delay2
00028f 1fee      	rol  r30
000290 957a      	dec  r23
000291 f799      	brne __i2c_read0
000292 9179      	ld   r23,y+
000293 2377      	tst  r23
000294 f411      	brne __i2c_read1
000295 9838      	cbi  __i2c_dir,__sda_bit
000296 c001      	rjmp __i2c_read2
                 __i2c_read1:
000297 9a38      	sbi  __i2c_dir,__sda_bit
                 __i2c_read2:
000298 dfdf      	rcall __i2c_delay1
000299 9839      	cbi  __i2c_dir,__scl_bit
00029a dfe5      	rcall __i2c_delay2
00029b 9a39      	sbi  __i2c_dir,__scl_bit
00029c dfdb      	rcall __i2c_delay1
00029d 9838      	cbi  __i2c_dir,__sda_bit
00029e cfd9      	rjmp __i2c_delay1
                 
                 _i2c_write:
00029f 91e9      	ld   r30,y+
0002a0 e078      	ldi  r23,8
                 __i2c_write0:
0002a1 0fee      	lsl  r30
0002a2 f410      	brcc __i2c_write1
0002a3 9838      	cbi  __i2c_dir,__sda_bit
0002a4 c001      	rjmp __i2c_write2
                 __i2c_write1:
0002a5 9a38      	sbi  __i2c_dir,__sda_bit
                 __i2c_write2:
0002a6 dfd9      	rcall __i2c_delay2
0002a7 9839      	cbi  __i2c_dir,__scl_bit
0002a8 dfcf      	rcall __i2c_delay1
                 __i2c_write3:
0002a9 9b31      	sbis __i2c_pin,__scl_bit
0002aa cffe      	rjmp __i2c_write3
0002ab dfcc      	rcall __i2c_delay1
0002ac 9a39      	sbi  __i2c_dir,__scl_bit
0002ad 957a      	dec  r23
0002ae f791      	brne __i2c_write0
0002af 9838      	cbi  __i2c_dir,__sda_bit
0002b0 dfc7      	rcall __i2c_delay1
0002b1 9839      	cbi  __i2c_dir,__scl_bit
0002b2 dfcd      	rcall __i2c_delay2
0002b3 e0e1      	ldi  r30,1
0002b4 9930      	sbic __i2c_pin,__sda_bit
0002b5 27ee      	clr  r30
0002b6 9a39      	sbi  __i2c_dir,__scl_bit
0002b7 cfc0      	rjmp __i2c_delay1
                 
                 _delay_ms:
0002b8 91e9      	ld   r30,y+
0002b9 91f9      	ld   r31,y+
0002ba 9630      	adiw r30,0
0002bb f039      	breq __delay_ms1
                 __delay_ms0:
                +
0002bc ef84     +LDI R24 , LOW ( 0x1F4 )
0002bd e091     +LDI R25 , HIGH ( 0x1F4 )
                +__DELAY_USW_LOOP :
0002be 9701     +SBIW R24 , 1
0002bf f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x1F4
0002c0 95a8      	wdr
0002c1 9731      	sbiw r30,1
0002c2 f7c9      	brne __delay_ms0
                 __delay_ms1:
0002c3 9508      	ret
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega168 register use summary:
r0 :   4 r1 :   1 r2 :   0 r3 :   0 r4 :   0 r5 :   4 r6 :   0 r7 :   2 
r8 :   2 r9 :   2 r10:   2 r11:   2 r12:   2 r13:   2 r14:   2 r15:   0 
r16:   0 r17:   4 r18:   0 r19:   0 r20:   0 r21:   0 r22:  15 r23:   6 
r24:  31 r25:   8 r26:  25 r27:   9 r28:   5 r29:   1 r30: 223 r31:  36 
x  :  10 y  : 112 z  :   8 
Registers used: 25 out of 35 (71.4%)

ATmega168 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   0 add   :   3 
adiw  :   7 and   :   0 andi  :   7 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 break :   0 breq  :  10 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   2 
brlt  :   0 brmi  :   0 brne  :  20 brpl  :   1 brsh  :   0 brtc  :   0 
brts  :   1 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :  31 
cbi   :  24 cbr   :   1 clc   :   1 clh   :   0 cli   :   1 cln   :   0 
clr   :   7 cls   :   0 clt   :   1 clv   :   0 clz   :   0 com   :   2 
cp    :   2 cpc   :   1 cpi   :   5 cpse  :   0 dec   :  12 des   :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   1 inc   :   2 jmp   :  27 ld    :  28 ldd   :  15 ldi   :  87 
lds   :   6 lpm   :   7 lsl   :   4 lsr   :   0 mov   :  10 movw  :   3 
mul   :   0 muls  :   0 mulsu :   0 neg   :   0 nop   :   1 or    :   0 
ori   :   2 out   :  21 pop   :   0 push  :   0 rcall :  38 ret   :  13 
reti  :   0 rjmp  :  21 rol   :   1 ror   :   0 sbc   :   1 sbci  :   1 
sbi   :  24 sbic  :   2 sbis  :   4 sbiw  :   5 sbr   :   0 sbrc  :   0 
sbrs  :   0 sec   :   1 seh   :   0 sei   :   0 sen   :   0 ser   :   0 
ses   :   0 set   :   1 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  75 std   :   5 sts   :  36 sub   :   1 subi  :   5 swap  :   2 
tst   :   2 wdr   :   2 
Instructions used: 55 out of 116 (47.4%)

ATmega168 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000588   1388     28   1416   16384   8.6%
[.dseg] 0x000100 0x00020e      0     14     14    1279   1.1%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 10 warnings
