// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.233000,HLS_SYN_LAT=3,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=23,HLS_SYN_FF=1235,HLS_SYN_LUT=2312,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [143:0] x_V;
output  [8:0] y_0_V;
output   y_0_V_ap_vld;
output  [8:0] y_1_V;
output   y_1_V_ap_vld;
output  [8:0] y_2_V;
output   y_2_V_ap_vld;
output  [8:0] y_3_V;
output   y_3_V_ap_vld;
output  [8:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
reg   [143:0] x_V_preg;
reg   [143:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
wire  signed [8:0] trunc_ln1117_fu_179_p1;
reg  signed [8:0] trunc_ln1117_reg_1394;
wire  signed [8:0] tmp_1_fu_183_p4;
reg  signed [8:0] tmp_1_reg_1399;
reg  signed [8:0] tmp_1_reg_1399_pp0_iter1_reg;
reg  signed [8:0] tmp_1_reg_1399_pp0_iter2_reg;
wire  signed [18:0] sext_ln1192_fu_193_p1;
reg  signed [18:0] sext_ln1192_reg_1412;
reg  signed [18:0] sext_ln1192_reg_1412_pp0_iter1_reg;
reg  signed [8:0] tmp_2_reg_1418;
reg  signed [8:0] tmp_2_reg_1418_pp0_iter1_reg;
reg  signed [8:0] tmp_2_reg_1418_pp0_iter2_reg;
wire   [18:0] r_V_34_fu_219_p2;
reg   [18:0] r_V_34_reg_1429;
reg  signed [8:0] p_Val2_10_reg_1434;
reg  signed [8:0] p_Val2_10_reg_1434_pp0_iter1_reg;
reg  signed [8:0] tmp_4_reg_1449;
reg  signed [8:0] tmp_4_reg_1449_pp0_iter1_reg;
reg  signed [8:0] tmp_4_reg_1449_pp0_iter2_reg;
reg  signed [8:0] tmp_5_reg_1457;
reg  signed [8:0] tmp_5_reg_1457_pp0_iter1_reg;
reg  signed [8:0] tmp_5_reg_1457_pp0_iter2_reg;
wire  signed [23:0] sext_ln1192_1_fu_258_p1;
reg  signed [23:0] sext_ln1192_1_reg_1468;
wire  signed [10:0] r_V_10_fu_301_p3;
reg  signed [10:0] r_V_10_reg_1473;
wire  signed [11:0] r_V_36_fu_312_p2;
reg  signed [11:0] r_V_36_reg_1478;
wire  signed [9:0] r_V_4_fu_336_p3;
reg  signed [9:0] r_V_4_reg_1483;
wire  signed [18:0] r_V_37_fu_347_p2;
reg  signed [18:0] r_V_37_reg_1488;
wire  signed [23:0] grp_fu_1234_p3;
reg  signed [23:0] add_ln1192_reg_1493;
wire   [17:0] r_V_6_fu_356_p2;
reg  signed [17:0] r_V_6_reg_1498;
wire  signed [19:0] r_V_11_fu_1242_p2;
reg  signed [19:0] r_V_11_reg_1503;
wire  signed [11:0] r_V_39_fu_372_p2;
reg  signed [11:0] r_V_39_reg_1508;
reg  signed [11:0] r_V_39_reg_1508_pp0_iter2_reg;
wire  signed [17:0] r_V_40_fu_378_p2;
reg  signed [17:0] r_V_40_reg_1514;
wire  signed [17:0] sext_ln1118_21_fu_384_p1;
reg  signed [17:0] sext_ln1118_21_reg_1520;
reg  signed [17:0] sext_ln1118_21_reg_1520_pp0_iter2_reg;
wire   [17:0] mul_ln1118_fu_387_p2;
reg  signed [17:0] mul_ln1118_reg_1525;
wire  signed [23:0] mul_ln1192_17_fu_1248_p2;
reg  signed [23:0] mul_ln1192_17_reg_1530;
wire   [17:0] r_V_44_fu_403_p2;
reg   [17:0] r_V_44_reg_1535;
wire  signed [23:0] mul_ln1192_20_fu_1254_p2;
reg  signed [23:0] mul_ln1192_20_reg_1540;
wire  signed [23:0] mul_ln1192_21_fu_1260_p2;
reg  signed [23:0] mul_ln1192_21_reg_1545;
(* use_dsp48 = "no" *) wire   [23:0] sub_ln1192_1_fu_483_p2;
reg   [23:0] sub_ln1192_1_reg_1550;
wire  signed [18:0] mul_ln1192_3_fu_1283_p2;
reg  signed [18:0] mul_ln1192_3_reg_1555;
wire  signed [23:0] mul_ln1192_4_fu_1289_p2;
reg  signed [23:0] mul_ln1192_4_reg_1560;
wire  signed [23:0] mul_ln1192_5_fu_1295_p2;
reg  signed [23:0] mul_ln1192_5_reg_1565;
wire  signed [18:0] mul_ln1192_6_fu_1301_p2;
reg  signed [18:0] mul_ln1192_6_reg_1570;
wire  signed [23:0] mul_ln1192_7_fu_1307_p2;
reg  signed [23:0] mul_ln1192_7_reg_1575;
wire  signed [23:0] mul_ln1192_8_fu_1313_p2;
reg  signed [23:0] mul_ln1192_8_reg_1580;
wire  signed [18:0] grp_fu_1319_p3;
reg  signed [18:0] mul_ln1192_9_reg_1585;
wire  signed [18:0] grp_fu_1326_p3;
reg  signed [18:0] mul_ln1192_10_reg_1590;
wire   [13:0] r_V_41_fu_574_p2;
reg   [13:0] r_V_41_reg_1595;
wire  signed [23:0] grp_fu_1334_p3;
reg  signed [23:0] sub_ln1192_7_reg_1600;
wire  signed [18:0] grp_fu_1342_p3;
reg  signed [18:0] mul_ln1192_12_reg_1605;
wire  signed [18:0] grp_fu_1350_p3;
reg  signed [18:0] mul_ln1192_13_reg_1610;
wire  signed [13:0] sext_ln1192_16_fu_611_p1;
reg  signed [13:0] sext_ln1192_16_reg_1615;
wire  signed [18:0] mul_ln1192_14_fu_1358_p2;
reg  signed [18:0] mul_ln1192_14_reg_1620;
wire   [23:0] add_ln1192_12_fu_660_p2;
reg   [23:0] add_ln1192_12_reg_1625;
wire   [18:0] r_V_43_fu_666_p2;
reg   [18:0] r_V_43_reg_1630;
wire  signed [22:0] rhs_V_11_fu_672_p3;
reg  signed [22:0] rhs_V_11_reg_1635;
wire  signed [18:0] mul_ln1192_19_fu_1379_p2;
reg  signed [18:0] mul_ln1192_19_reg_1640;
reg   [8:0] trunc_ln708_4_reg_1645;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage0_01001;
wire   [9:0] r_V_fu_207_p3;
wire  signed [8:0] r_V_34_fu_219_p0;
wire  signed [9:0] r_V_34_fu_219_p1;
wire  signed [8:0] r_V_35_fu_274_p0;
wire  signed [17:0] sext_ln1116_1_fu_268_p1;
wire  signed [8:0] r_V_35_fu_274_p1;
wire  signed [17:0] sext_ln1118_1_fu_271_p1;
wire   [17:0] r_V_35_fu_274_p2;
wire   [22:0] rhs_V_1_fu_280_p3;
wire  signed [23:0] sext_ln728_fu_288_p1;
wire   [23:0] rhs_V_fu_261_p3;
wire  signed [11:0] sext_ln1118_5_fu_308_p1;
wire  signed [11:0] sext_ln1118_3_fu_298_p1;
wire   [21:0] rhs_V_2_fu_318_p3;
wire   [23:0] ret_V_fu_292_p2;
wire  signed [23:0] sext_ln728_1_fu_326_p1;
wire  signed [8:0] r_V_37_fu_347_p0;
wire  signed [9:0] r_V_37_fu_347_p1;
wire  signed [8:0] r_V_6_fu_356_p0;
wire  signed [17:0] sext_ln1117_fu_255_p1;
wire  signed [8:0] r_V_6_fu_356_p1;
wire  signed [8:0] r_V_40_fu_378_p0;
wire  signed [8:0] r_V_40_fu_378_p1;
wire  signed [17:0] sext_ln1118_12_fu_362_p1;
wire  signed [8:0] mul_ln1118_fu_387_p0;
wire  signed [8:0] mul_ln1118_fu_387_p1;
wire  signed [8:0] r_V_24_fu_393_p0;
wire  signed [8:0] r_V_24_fu_393_p1;
wire  signed [17:0] r_V_24_fu_393_p2;
wire  signed [8:0] r_V_44_fu_403_p0;
wire  signed [8:0] r_V_44_fu_403_p1;
wire  signed [8:0] r_V_30_fu_409_p0;
wire  signed [8:0] r_V_30_fu_409_p1;
wire  signed [17:0] r_V_30_fu_409_p2;
wire  signed [8:0] r_V_32_fu_422_p0;
wire  signed [8:0] r_V_32_fu_422_p1;
wire  signed [17:0] r_V_32_fu_422_p2;
wire   [23:0] rhs_V_3_fu_450_p3;
wire   [11:0] r_V_45_fu_465_p3;
wire  signed [18:0] grp_fu_1274_p3;
wire  signed [23:0] grp_fu_1266_p3;
wire   [23:0] shl_ln_fu_476_p3;
wire  signed [10:0] r_V_8_fu_491_p3;
wire  signed [9:0] r_V_12_fu_515_p3;
wire  signed [8:0] r_V_13_fu_530_p0;
wire  signed [18:0] sext_ln1118_13_fu_506_p1;
wire  signed [9:0] r_V_13_fu_530_p1;
wire  signed [18:0] sext_ln1116_4_fu_526_p1;
wire  signed [18:0] r_V_13_fu_530_p2;
wire  signed [11:0] r_V_25_fu_549_p3;
wire   [12:0] shl_ln1118_6_fu_563_p3;
wire  signed [13:0] sext_ln1118_20_fu_570_p1;
wire  signed [13:0] sext_ln1118_4_fu_438_p1;
wire  signed [8:0] r_V_19_fu_583_p0;
wire  signed [18:0] sext_ln1192_14_fu_580_p1;
wire  signed [9:0] r_V_19_fu_583_p1;
wire  signed [18:0] r_V_19_fu_583_p2;
wire  signed [10:0] shl_ln1118_7_fu_600_p3;
wire  signed [8:0] r_V_22_fu_617_p1;
wire  signed [13:0] r_V_22_fu_617_p2;
wire  signed [18:0] mul_ln1192_18_fu_1372_p2;
wire  signed [23:0] grp_fu_1364_p3;
wire   [23:0] shl_ln1192_12_fu_637_p3;
wire  signed [22:0] rhs_V_9_fu_649_p3;
(* use_dsp48 = "no" *) wire   [23:0] sub_ln1192_12_fu_644_p2;
wire  signed [23:0] sext_ln1192_22_fu_656_p1;
wire  signed [8:0] r_V_43_fu_666_p0;
wire  signed [18:0] sext_ln1118_fu_432_p1;
wire  signed [9:0] r_V_43_fu_666_p1;
wire  signed [11:0] r_V_46_fu_682_p3;
wire   [22:0] ret_V_6_fu_693_p2;
wire  signed [12:0] sext_ln1118_18_fu_556_p1;
wire  signed [12:0] sext_ln1118_2_fu_435_p1;
wire   [22:0] ret_V_7_fu_699_p2;
wire   [12:0] r_V_47_fu_705_p2;
wire   [22:0] rhs_V_16_fu_715_p3;
wire  signed [23:0] sext_ln703_fu_711_p1;
wire  signed [23:0] sext_ln728_2_fu_723_p1;
wire   [23:0] ret_V_8_fu_727_p2;
wire   [28:0] lhs_V_fu_733_p3;
wire   [28:0] shl_ln1192_14_fu_741_p3;
wire  signed [12:0] sext_ln1118_7_fu_472_p1;
wire  signed [12:0] sext_ln700_fu_441_p1;
wire   [12:0] r_V_48_fu_754_p2;
wire   [27:0] rhs_V_17_fu_760_p3;
wire   [28:0] add_ln1192_18_fu_748_p2;
wire  signed [28:0] sext_ln1192_29_fu_768_p1;
wire   [28:0] sub_ln1192_17_fu_772_p2;
wire   [28:0] shl_ln1192_15_fu_778_p3;
wire  signed [18:0] grp_fu_1385_p3;
wire   [28:0] add_ln1192_19_fu_785_p2;
wire   [28:0] shl_ln1192_16_fu_791_p3;
wire   [28:0] sub_ln1192_18_fu_798_p2;
wire   [28:0] ret_V_9_fu_804_p2;
wire   [22:0] rhs_V_4_fu_820_p3;
wire  signed [23:0] sext_ln1192_5_fu_827_p1;
wire   [23:0] add_ln1192_2_fu_831_p2;
wire   [23:0] shl_ln1192_1_fu_839_p3;
wire   [12:0] shl_ln1118_5_fu_852_p3;
wire  signed [13:0] sext_ln1118_8_fu_836_p1;
wire  signed [13:0] sext_ln1118_11_fu_859_p1;
wire   [13:0] r_V_38_fu_863_p2;
wire   [23:0] add_ln1192_3_fu_846_p2;
wire   [23:0] rhs_V_5_fu_869_p3;
wire   [23:0] sub_ln1192_2_fu_877_p2;
wire   [23:0] ret_V_2_fu_883_p2;
wire   [28:0] shl_ln1192_3_fu_907_p3;
wire   [28:0] shl_ln1192_2_fu_900_p3;
wire   [28:0] sub_ln1192_3_fu_914_p2;
wire   [28:0] shl_ln1192_4_fu_920_p3;
wire   [28:0] add_ln1192_5_fu_927_p2;
wire   [28:0] shl_ln1192_5_fu_933_p3;
wire   [28:0] sub_ln1192_4_fu_940_p2;
wire   [28:0] shl_ln1192_6_fu_946_p3;
wire   [28:0] add_ln1192_6_fu_953_p2;
wire   [28:0] shl_ln1192_7_fu_959_p3;
wire   [28:0] add_ln1192_7_fu_966_p2;
wire   [28:0] shl_ln1192_8_fu_975_p3;
wire   [28:0] sub_ln1192_5_fu_982_p2;
wire   [28:0] rhs_V_6_fu_988_p3;
wire   [28:0] sub_ln1192_6_fu_995_p2;
wire   [28:0] ret_V_3_fu_1001_p2;
wire   [23:0] shl_ln1192_9_fu_1018_p3;
(* use_dsp48 = "no" *) wire   [23:0] sub_ln1192_8_fu_1025_p2;
wire   [23:0] shl_ln1192_s_fu_1030_p3;
wire   [23:0] add_ln1192_9_fu_1037_p2;
wire   [23:0] shl_ln1192_10_fu_1043_p3;
wire  signed [8:0] r_V_42_fu_1056_p0;
wire  signed [8:0] r_V_42_fu_1056_p1;
wire   [17:0] r_V_42_fu_1056_p2;
wire   [22:0] rhs_V_8_fu_1061_p3;
wire   [23:0] sub_ln1192_9_fu_1050_p2;
wire  signed [23:0] sext_ln1192_18_fu_1069_p1;
wire  signed [8:0] mul_ln1192_15_fu_1079_p1;
wire   [13:0] mul_ln1192_15_fu_1079_p2;
wire   [23:0] sub_ln1192_10_fu_1073_p2;
wire   [23:0] shl_ln1192_11_fu_1084_p3;
wire   [23:0] add_ln1192_10_fu_1092_p2;
wire   [23:0] ret_V_4_fu_1098_p2;
wire   [23:0] rhs_V_10_fu_1115_p3;
wire   [23:0] sub_ln1192_13_fu_1122_p2;
wire  signed [23:0] sext_ln1192_23_fu_1127_p1;
wire   [23:0] add_ln1192_13_fu_1130_p2;
wire   [23:0] shl_ln1192_13_fu_1136_p3;
wire   [21:0] rhs_V_12_fu_1149_p3;
wire   [23:0] add_ln1192_14_fu_1143_p2;
wire  signed [23:0] sext_ln1192_25_fu_1156_p1;
wire   [21:0] rhs_V_13_fu_1166_p3;
wire   [23:0] add_ln1192_15_fu_1160_p2;
wire  signed [23:0] sext_ln1192_26_fu_1173_p1;
wire   [21:0] rhs_V_14_fu_1183_p3;
wire   [23:0] sub_ln1192_14_fu_1177_p2;
wire  signed [23:0] sext_ln1192_27_fu_1190_p1;
wire   [18:0] rhs_V_15_fu_1200_p3;
wire   [23:0] sub_ln1192_15_fu_1194_p2;
wire  signed [23:0] sext_ln1192_28_fu_1207_p1;
wire   [23:0] sub_ln1192_16_fu_1211_p2;
wire   [23:0] ret_V_5_fu_1217_p2;
wire  signed [8:0] grp_fu_1234_p0;
wire   [23:0] grp_fu_1234_p2;
wire  signed [8:0] mul_ln1192_17_fu_1248_p0;
wire  signed [8:0] mul_ln1192_20_fu_1254_p0;
wire  signed [23:0] sext_ln1118_29_fu_419_p1;
wire  signed [8:0] mul_ln1192_21_fu_1260_p0;
wire  signed [8:0] grp_fu_1266_p0;
wire   [23:0] grp_fu_1266_p2;
wire  signed [11:0] grp_fu_1274_p0;
wire  signed [8:0] grp_fu_1274_p2;
wire  signed [8:0] mul_ln1192_3_fu_1283_p0;
wire  signed [8:0] mul_ln1192_4_fu_1289_p0;
wire  signed [23:0] sext_ln1192_7_fu_509_p1;
wire  signed [8:0] mul_ln1192_5_fu_1295_p0;
wire  signed [23:0] sext_ln1192_10_fu_540_p1;
wire  signed [8:0] mul_ln1192_6_fu_1301_p0;
wire  signed [8:0] mul_ln1192_7_fu_1307_p0;
wire  signed [17:0] mul_ln1192_7_fu_1307_p1;
wire  signed [23:0] sext_ln1118_17_fu_546_p1;
wire  signed [8:0] mul_ln1192_8_fu_1313_p0;
wire  signed [17:0] mul_ln1192_8_fu_1313_p1;
wire  signed [8:0] grp_fu_1319_p0;
wire  signed [11:0] grp_fu_1319_p1;
wire  signed [8:0] grp_fu_1319_p2;
wire  signed [11:0] grp_fu_1326_p0;
wire  signed [8:0] grp_fu_1326_p2;
wire  signed [18:0] sext_ln1192_13_fu_560_p1;
wire  signed [8:0] grp_fu_1334_p0;
wire   [23:0] grp_fu_1334_p2;
wire  signed [8:0] grp_fu_1342_p2;
wire  signed [8:0] grp_fu_1350_p2;
wire  signed [8:0] mul_ln1192_14_fu_1358_p0;
wire  signed [8:0] mul_ln1192_18_fu_1372_p0;
wire  signed [8:0] mul_ln1192_19_fu_1379_p0;
wire  signed [8:0] grp_fu_1385_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 x_V_preg = 144'd0;
#0 x_V_ap_vld_preg = 1'b0;
end

myproject_mac_muladd_9s_19s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 19 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_9s_19s_24ns_24_1_1_U1(
    .din0(grp_fu_1234_p0),
    .din1(r_V_37_fu_347_p2),
    .din2(grp_fu_1234_p2),
    .dout(grp_fu_1234_p3)
);

myproject_mul_mul_9s_11s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 20 ))
myproject_mul_mul_9s_11s_20_1_1_U2(
    .din0(p_Val2_10_reg_1434),
    .din1(r_V_10_fu_301_p3),
    .dout(r_V_11_fu_1242_p2)
);

myproject_mul_mul_9s_18s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_9s_18s_24_1_1_U3(
    .din0(mul_ln1192_17_fu_1248_p0),
    .din1(r_V_24_fu_393_p2),
    .dout(mul_ln1192_17_fu_1248_p2)
);

myproject_mul_mul_9s_18s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_9s_18s_24_1_1_U4(
    .din0(mul_ln1192_20_fu_1254_p0),
    .din1(r_V_30_fu_409_p2),
    .dout(mul_ln1192_20_fu_1254_p2)
);

myproject_mul_mul_9s_18s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_9s_18s_24_1_1_U5(
    .din0(mul_ln1192_21_fu_1260_p0),
    .din1(r_V_32_fu_422_p2),
    .dout(mul_ln1192_21_fu_1260_p2)
);

myproject_mac_mulsub_9s_18s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_mulsub_9s_18s_24ns_24_1_1_U6(
    .din0(grp_fu_1266_p0),
    .din1(r_V_6_reg_1498),
    .din2(grp_fu_1266_p2),
    .dout(grp_fu_1266_p3)
);

myproject_am_addmul_12s_10s_9s_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 19 ))
myproject_am_addmul_12s_10s_9s_19_1_1_U7(
    .din0(grp_fu_1274_p0),
    .din1(r_V_4_reg_1483),
    .din2(grp_fu_1274_p2),
    .dout(grp_fu_1274_p3)
);

myproject_mul_mul_9s_11s_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
myproject_mul_mul_9s_11s_19_1_1_U8(
    .din0(mul_ln1192_3_fu_1283_p0),
    .din1(r_V_8_fu_491_p3),
    .dout(mul_ln1192_3_fu_1283_p2)
);

myproject_mul_mul_9s_20s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_9s_20s_24_1_1_U9(
    .din0(mul_ln1192_4_fu_1289_p0),
    .din1(r_V_11_reg_1503),
    .dout(mul_ln1192_4_fu_1289_p2)
);

myproject_mul_mul_9s_19s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_9s_19s_24_1_1_U10(
    .din0(mul_ln1192_5_fu_1295_p0),
    .din1(r_V_13_fu_530_p2),
    .dout(mul_ln1192_5_fu_1295_p2)
);

myproject_mul_mul_9s_12s_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 19 ))
myproject_mul_mul_9s_12s_19_1_1_U11(
    .din0(mul_ln1192_6_fu_1301_p0),
    .din1(r_V_39_reg_1508),
    .dout(mul_ln1192_6_fu_1301_p2)
);

myproject_mul_mul_9s_18s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_9s_18s_24_1_1_U12(
    .din0(mul_ln1192_7_fu_1307_p0),
    .din1(mul_ln1192_7_fu_1307_p1),
    .dout(mul_ln1192_7_fu_1307_p2)
);

myproject_mul_mul_9s_18s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_9s_18s_24_1_1_U13(
    .din0(mul_ln1192_8_fu_1313_p0),
    .din1(mul_ln1192_8_fu_1313_p1),
    .dout(mul_ln1192_8_fu_1313_p2)
);

myproject_am_addmul_9s_12s_9s_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 19 ))
myproject_am_addmul_9s_12s_9s_19_1_1_U14(
    .din0(grp_fu_1319_p0),
    .din1(grp_fu_1319_p1),
    .din2(grp_fu_1319_p2),
    .dout(grp_fu_1319_p3)
);

myproject_am_submul_12s_10s_9s_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 19 ))
myproject_am_submul_12s_10s_9s_19_1_1_U15(
    .din0(grp_fu_1326_p0),
    .din1(r_V_12_fu_515_p3),
    .din2(grp_fu_1326_p2),
    .dout(grp_fu_1326_p3)
);

myproject_mac_mul_sub_9s_19s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 19 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_mul_sub_9s_19s_24ns_24_1_1_U16(
    .din0(grp_fu_1334_p0),
    .din1(r_V_19_fu_583_p2),
    .din2(grp_fu_1334_p2),
    .dout(grp_fu_1334_p3)
);

myproject_am_submul_11s_9s_9s_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 19 ))
myproject_am_submul_11s_9s_9s_19_1_1_U17(
    .din0(shl_ln1118_7_fu_600_p3),
    .din1(tmp_1_reg_1399_pp0_iter1_reg),
    .din2(grp_fu_1342_p2),
    .dout(grp_fu_1342_p3)
);

myproject_am_submul_11s_9s_9s_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 19 ))
myproject_am_submul_11s_9s_9s_19_1_1_U18(
    .din0(r_V_8_fu_491_p3),
    .din1(tmp_2_reg_1418_pp0_iter1_reg),
    .din2(grp_fu_1350_p2),
    .dout(grp_fu_1350_p3)
);

myproject_mul_mul_9s_14s_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 19 ))
myproject_mul_mul_9s_14s_19_1_1_U19(
    .din0(mul_ln1192_14_fu_1358_p0),
    .din1(r_V_22_fu_617_p2),
    .dout(mul_ln1192_14_fu_1358_p2)
);

myproject_mac_mulsub_9s_18s_24s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_mulsub_9s_18s_24s_24_1_1_U20(
    .din0(p_Val2_10_reg_1434_pp0_iter1_reg),
    .din1(mul_ln1118_reg_1525),
    .din2(mul_ln1192_17_reg_1530),
    .dout(grp_fu_1364_p3)
);

myproject_mul_mul_9s_12s_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 19 ))
myproject_mul_mul_9s_12s_19_1_1_U21(
    .din0(mul_ln1192_18_fu_1372_p0),
    .din1(r_V_25_fu_549_p3),
    .dout(mul_ln1192_18_fu_1372_p2)
);

myproject_mul_mul_9s_12s_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 19 ))
myproject_mul_mul_9s_12s_19_1_1_U22(
    .din0(mul_ln1192_19_fu_1379_p0),
    .din1(r_V_36_reg_1478),
    .dout(mul_ln1192_19_fu_1379_p2)
);

myproject_am_submul_12s_9s_9s_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 19 ))
myproject_am_submul_12s_9s_9s_19_1_1_U23(
    .din0(r_V_46_fu_682_p3),
    .din1(tmp_5_reg_1457_pp0_iter1_reg),
    .din2(grp_fu_1385_p2),
    .dout(grp_fu_1385_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 144'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1192_12_reg_1625 <= add_ln1192_12_fu_660_p2;
        mul_ln1192_14_reg_1620 <= mul_ln1192_14_fu_1358_p2;
        mul_ln1192_19_reg_1640 <= mul_ln1192_19_fu_1379_p2;
        mul_ln1192_3_reg_1555 <= mul_ln1192_3_fu_1283_p2;
        mul_ln1192_4_reg_1560 <= mul_ln1192_4_fu_1289_p2;
        mul_ln1192_5_reg_1565 <= mul_ln1192_5_fu_1295_p2;
        mul_ln1192_6_reg_1570 <= mul_ln1192_6_fu_1301_p2;
        mul_ln1192_7_reg_1575 <= mul_ln1192_7_fu_1307_p2;
        mul_ln1192_8_reg_1580 <= mul_ln1192_8_fu_1313_p2;
        r_V_39_reg_1508_pp0_iter2_reg <= r_V_39_reg_1508;
        r_V_41_reg_1595[13 : 2] <= r_V_41_fu_574_p2[13 : 2];
        r_V_43_reg_1630[18 : 1] <= r_V_43_fu_666_p2[18 : 1];
        rhs_V_11_reg_1635[22 : 5] <= rhs_V_11_fu_672_p3[22 : 5];
        sext_ln1118_21_reg_1520_pp0_iter2_reg <= sext_ln1118_21_reg_1520;
        sext_ln1192_16_reg_1615 <= sext_ln1192_16_fu_611_p1;
        sub_ln1192_1_reg_1550 <= sub_ln1192_1_fu_483_p2;
        tmp_1_reg_1399_pp0_iter2_reg <= tmp_1_reg_1399_pp0_iter1_reg;
        tmp_2_reg_1418_pp0_iter2_reg <= tmp_2_reg_1418_pp0_iter1_reg;
        tmp_4_reg_1449_pp0_iter2_reg <= tmp_4_reg_1449_pp0_iter1_reg;
        tmp_5_reg_1457_pp0_iter2_reg <= tmp_5_reg_1457_pp0_iter1_reg;
        trunc_ln708_4_reg_1645 <= {{ret_V_9_fu_804_p2[28:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln1192_reg_1493 <= grp_fu_1234_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln1118_reg_1525 <= mul_ln1118_fu_387_p2;
        mul_ln1192_17_reg_1530 <= mul_ln1192_17_fu_1248_p2;
        mul_ln1192_20_reg_1540 <= mul_ln1192_20_fu_1254_p2;
        mul_ln1192_21_reg_1545 <= mul_ln1192_21_fu_1260_p2;
        p_Val2_10_reg_1434 <= {{x_V_in_sig[134:126]}};
        p_Val2_10_reg_1434_pp0_iter1_reg <= p_Val2_10_reg_1434;
        r_V_10_reg_1473[10 : 2] <= r_V_10_fu_301_p3[10 : 2];
        r_V_11_reg_1503 <= r_V_11_fu_1242_p2;
        r_V_34_reg_1429[18 : 1] <= r_V_34_fu_219_p2[18 : 1];
        r_V_36_reg_1478 <= r_V_36_fu_312_p2;
        r_V_37_reg_1488[18 : 1] <= r_V_37_fu_347_p2[18 : 1];
        r_V_39_reg_1508 <= r_V_39_fu_372_p2;
        r_V_40_reg_1514 <= r_V_40_fu_378_p2;
        r_V_44_reg_1535 <= r_V_44_fu_403_p2;
        r_V_4_reg_1483[9 : 1] <= r_V_4_fu_336_p3[9 : 1];
        r_V_6_reg_1498 <= r_V_6_fu_356_p2;
        sext_ln1118_21_reg_1520 <= sext_ln1118_21_fu_384_p1;
        sext_ln1192_1_reg_1468 <= sext_ln1192_1_fu_258_p1;
        sext_ln1192_reg_1412 <= sext_ln1192_fu_193_p1;
        sext_ln1192_reg_1412_pp0_iter1_reg <= sext_ln1192_reg_1412;
        tmp_1_reg_1399 <= {{x_V_in_sig[143:135]}};
        tmp_1_reg_1399_pp0_iter1_reg <= tmp_1_reg_1399;
        tmp_2_reg_1418 <= {{x_V_in_sig[26:18]}};
        tmp_2_reg_1418_pp0_iter1_reg <= tmp_2_reg_1418;
        tmp_4_reg_1449 <= {{x_V_in_sig[44:36]}};
        tmp_4_reg_1449_pp0_iter1_reg <= tmp_4_reg_1449;
        tmp_5_reg_1457 <= {{x_V_in_sig[35:27]}};
        tmp_5_reg_1457_pp0_iter1_reg <= tmp_5_reg_1457;
        trunc_ln1117_reg_1394 <= trunc_ln1117_fu_179_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        mul_ln1192_10_reg_1590 <= grp_fu_1326_p3;
        mul_ln1192_12_reg_1605 <= grp_fu_1342_p3;
        mul_ln1192_13_reg_1610 <= grp_fu_1350_p3;
        mul_ln1192_9_reg_1585 <= grp_fu_1319_p3;
        sub_ln1192_7_reg_1600 <= grp_fu_1334_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_10_fu_1092_p2 = (sub_ln1192_10_fu_1073_p2 + shl_ln1192_11_fu_1084_p3);

assign add_ln1192_12_fu_660_p2 = ($signed(sub_ln1192_12_fu_644_p2) + $signed(sext_ln1192_22_fu_656_p1));

assign add_ln1192_13_fu_1130_p2 = ($signed(sub_ln1192_13_fu_1122_p2) + $signed(sext_ln1192_23_fu_1127_p1));

assign add_ln1192_14_fu_1143_p2 = (add_ln1192_13_fu_1130_p2 + shl_ln1192_13_fu_1136_p3);

assign add_ln1192_15_fu_1160_p2 = ($signed(add_ln1192_14_fu_1143_p2) + $signed(sext_ln1192_25_fu_1156_p1));

assign add_ln1192_18_fu_748_p2 = (lhs_V_fu_733_p3 + shl_ln1192_14_fu_741_p3);

assign add_ln1192_19_fu_785_p2 = (sub_ln1192_17_fu_772_p2 + shl_ln1192_15_fu_778_p3);

assign add_ln1192_2_fu_831_p2 = ($signed(sub_ln1192_1_reg_1550) + $signed(sext_ln1192_5_fu_827_p1));

assign add_ln1192_3_fu_846_p2 = (add_ln1192_2_fu_831_p2 + shl_ln1192_1_fu_839_p3);

assign add_ln1192_5_fu_927_p2 = (sub_ln1192_3_fu_914_p2 + shl_ln1192_4_fu_920_p3);

assign add_ln1192_6_fu_953_p2 = (sub_ln1192_4_fu_940_p2 + shl_ln1192_6_fu_946_p3);

assign add_ln1192_7_fu_966_p2 = (add_ln1192_6_fu_953_p2 + shl_ln1192_7_fu_959_p3);

assign add_ln1192_9_fu_1037_p2 = (sub_ln1192_8_fu_1025_p2 + shl_ln1192_s_fu_1030_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_fu_1234_p0 = sext_ln1192_1_fu_258_p1;

assign grp_fu_1234_p2 = ($signed(ret_V_fu_292_p2) + $signed(sext_ln728_1_fu_326_p1));

assign grp_fu_1266_p0 = sext_ln1192_1_reg_1468;

assign grp_fu_1266_p2 = ($signed(add_ln1192_reg_1493) + $signed(rhs_V_3_fu_450_p3));

assign grp_fu_1274_p0 = sext_ln1118_7_fu_472_p1;

assign grp_fu_1274_p2 = sext_ln1118_fu_432_p1;

assign grp_fu_1319_p0 = sext_ln1118_2_fu_435_p1;

assign grp_fu_1319_p1 = sext_ln1118_18_fu_556_p1;

assign grp_fu_1319_p2 = sext_ln1192_reg_1412_pp0_iter1_reg;

assign grp_fu_1326_p0 = sext_ln1118_18_fu_556_p1;

assign grp_fu_1326_p2 = sext_ln1192_13_fu_560_p1;

assign grp_fu_1334_p0 = sext_ln1192_10_fu_540_p1;

assign grp_fu_1334_p2 = {{p_Val2_10_reg_1434_pp0_iter1_reg}, {15'd0}};

assign grp_fu_1342_p2 = sext_ln1192_14_fu_580_p1;

assign grp_fu_1350_p2 = sext_ln1192_14_fu_580_p1;

assign grp_fu_1385_p2 = sext_ln1192_14_fu_580_p1;

assign lhs_V_fu_733_p3 = {{ret_V_8_fu_727_p2}, {5'd0}};

assign mul_ln1118_fu_387_p0 = sext_ln1118_12_fu_362_p1;

assign mul_ln1118_fu_387_p1 = sext_ln1116_1_fu_268_p1;

assign mul_ln1118_fu_387_p2 = ($signed(mul_ln1118_fu_387_p0) * $signed(mul_ln1118_fu_387_p1));

assign mul_ln1192_14_fu_1358_p0 = sext_ln1192_14_fu_580_p1;

assign mul_ln1192_15_fu_1079_p1 = sext_ln1192_16_reg_1615;

assign mul_ln1192_15_fu_1079_p2 = ($signed({{1'b0}, {14'd58}}) * $signed(mul_ln1192_15_fu_1079_p1));

assign mul_ln1192_17_fu_1248_p0 = sext_ln1192_1_fu_258_p1;

assign mul_ln1192_18_fu_1372_p0 = sext_ln1118_13_fu_506_p1;

assign mul_ln1192_19_fu_1379_p0 = sext_ln1192_13_fu_560_p1;

assign mul_ln1192_20_fu_1254_p0 = sext_ln1118_29_fu_419_p1;

assign mul_ln1192_21_fu_1260_p0 = sext_ln1118_29_fu_419_p1;

assign mul_ln1192_3_fu_1283_p0 = sext_ln1118_fu_432_p1;

assign mul_ln1192_4_fu_1289_p0 = sext_ln1192_7_fu_509_p1;

assign mul_ln1192_5_fu_1295_p0 = sext_ln1192_10_fu_540_p1;

assign mul_ln1192_6_fu_1301_p0 = sext_ln1118_13_fu_506_p1;

assign mul_ln1192_7_fu_1307_p0 = sext_ln1192_7_fu_509_p1;

assign mul_ln1192_7_fu_1307_p1 = sext_ln1118_17_fu_546_p1;

assign mul_ln1192_8_fu_1313_p0 = sext_ln1192_10_fu_540_p1;

assign mul_ln1192_8_fu_1313_p1 = sext_ln1118_17_fu_546_p1;

assign r_V_10_fu_301_p3 = {{p_Val2_10_reg_1434}, {2'd0}};

assign r_V_12_fu_515_p3 = {{p_Val2_10_reg_1434_pp0_iter1_reg}, {1'd0}};

assign r_V_13_fu_530_p0 = sext_ln1118_13_fu_506_p1;

assign r_V_13_fu_530_p1 = sext_ln1116_4_fu_526_p1;

assign r_V_13_fu_530_p2 = ($signed(r_V_13_fu_530_p0) * $signed(r_V_13_fu_530_p1));

assign r_V_19_fu_583_p0 = sext_ln1192_14_fu_580_p1;

assign r_V_19_fu_583_p1 = sext_ln1116_4_fu_526_p1;

assign r_V_19_fu_583_p2 = ($signed(r_V_19_fu_583_p0) * $signed(r_V_19_fu_583_p1));

assign r_V_22_fu_617_p1 = tmp_5_reg_1457_pp0_iter1_reg;

assign r_V_22_fu_617_p2 = ($signed({{1'b0}, {14'd11}}) * $signed(r_V_22_fu_617_p1));

assign r_V_24_fu_393_p0 = sext_ln1118_12_fu_362_p1;

assign r_V_24_fu_393_p1 = sext_ln1118_12_fu_362_p1;

assign r_V_24_fu_393_p2 = ($signed(r_V_24_fu_393_p0) * $signed(r_V_24_fu_393_p1));

assign r_V_25_fu_549_p3 = {{p_Val2_10_reg_1434_pp0_iter1_reg}, {3'd0}};

assign r_V_30_fu_409_p0 = sext_ln1117_fu_255_p1;

assign r_V_30_fu_409_p1 = sext_ln1118_21_fu_384_p1;

assign r_V_30_fu_409_p2 = ($signed(r_V_30_fu_409_p0) * $signed(r_V_30_fu_409_p1));

assign r_V_32_fu_422_p0 = sext_ln1118_21_fu_384_p1;

assign r_V_32_fu_422_p1 = sext_ln1118_21_fu_384_p1;

assign r_V_32_fu_422_p2 = ($signed(r_V_32_fu_422_p0) * $signed(r_V_32_fu_422_p1));

assign r_V_34_fu_219_p0 = tmp_1_fu_183_p4;

assign r_V_34_fu_219_p1 = r_V_fu_207_p3;

assign r_V_34_fu_219_p2 = ($signed(r_V_34_fu_219_p0) * $signed(r_V_34_fu_219_p1));

assign r_V_35_fu_274_p0 = sext_ln1116_1_fu_268_p1;

assign r_V_35_fu_274_p1 = sext_ln1118_1_fu_271_p1;

assign r_V_35_fu_274_p2 = ($signed(r_V_35_fu_274_p0) * $signed(r_V_35_fu_274_p1));

assign r_V_36_fu_312_p2 = ($signed(sext_ln1118_5_fu_308_p1) - $signed(sext_ln1118_3_fu_298_p1));

assign r_V_37_fu_347_p0 = sext_ln1192_reg_1412;

assign r_V_37_fu_347_p1 = r_V_4_fu_336_p3;

assign r_V_37_fu_347_p2 = ($signed(r_V_37_fu_347_p0) * $signed(r_V_37_fu_347_p1));

assign r_V_38_fu_863_p2 = ($signed(sext_ln1118_8_fu_836_p1) + $signed(sext_ln1118_11_fu_859_p1));

assign r_V_39_fu_372_p2 = ($signed(sext_ln1118_3_fu_298_p1) + $signed(sext_ln1118_5_fu_308_p1));

assign r_V_40_fu_378_p0 = sext_ln1117_fu_255_p1;

assign r_V_40_fu_378_p1 = sext_ln1118_12_fu_362_p1;

assign r_V_40_fu_378_p2 = ($signed(r_V_40_fu_378_p0) * $signed(r_V_40_fu_378_p1));

assign r_V_41_fu_574_p2 = ($signed(sext_ln1118_20_fu_570_p1) - $signed(sext_ln1118_4_fu_438_p1));

assign r_V_42_fu_1056_p0 = sext_ln1118_21_reg_1520_pp0_iter2_reg;

assign r_V_42_fu_1056_p1 = tmp_4_reg_1449_pp0_iter2_reg;

assign r_V_42_fu_1056_p2 = ($signed(r_V_42_fu_1056_p0) * $signed(r_V_42_fu_1056_p1));

assign r_V_43_fu_666_p0 = sext_ln1118_fu_432_p1;

assign r_V_43_fu_666_p1 = sext_ln1116_4_fu_526_p1;

assign r_V_43_fu_666_p2 = ($signed(r_V_43_fu_666_p0) * $signed(r_V_43_fu_666_p1));

assign r_V_44_fu_403_p0 = sext_ln1118_12_fu_362_p1;

assign r_V_44_fu_403_p1 = sext_ln1118_21_fu_384_p1;

assign r_V_44_fu_403_p2 = ($signed(r_V_44_fu_403_p0) * $signed(r_V_44_fu_403_p1));

assign r_V_45_fu_465_p3 = {{tmp_1_reg_1399_pp0_iter1_reg}, {3'd0}};

assign r_V_46_fu_682_p3 = {{tmp_5_reg_1457_pp0_iter1_reg}, {3'd0}};

assign r_V_47_fu_705_p2 = ($signed(sext_ln1118_18_fu_556_p1) - $signed(sext_ln1118_2_fu_435_p1));

assign r_V_48_fu_754_p2 = ($signed(sext_ln1118_7_fu_472_p1) - $signed(sext_ln700_fu_441_p1));

assign r_V_4_fu_336_p3 = {{tmp_1_reg_1399}, {1'd0}};

assign r_V_6_fu_356_p0 = sext_ln1117_fu_255_p1;

assign r_V_6_fu_356_p1 = sext_ln1118_1_fu_271_p1;

assign r_V_6_fu_356_p2 = ($signed(r_V_6_fu_356_p0) * $signed(r_V_6_fu_356_p1));

assign r_V_8_fu_491_p3 = {{tmp_2_reg_1418_pp0_iter1_reg}, {2'd0}};

assign r_V_fu_207_p3 = {{trunc_ln1117_fu_179_p1}, {1'd0}};

assign ret_V_2_fu_883_p2 = ($signed(24'd16056320) + $signed(sub_ln1192_2_fu_877_p2));

assign ret_V_3_fu_1001_p2 = ($signed(29'd509607936) + $signed(sub_ln1192_6_fu_995_p2));

assign ret_V_4_fu_1098_p2 = ($signed(24'd16449536) + $signed(add_ln1192_10_fu_1092_p2));

assign ret_V_5_fu_1217_p2 = ($signed(24'd16285696) + $signed(sub_ln1192_16_fu_1211_p2));

assign ret_V_6_fu_693_p2 = ($signed(23'd0) - $signed(rhs_V_9_fu_649_p3));

assign ret_V_7_fu_699_p2 = ($signed(ret_V_6_fu_693_p2) - $signed(rhs_V_11_fu_672_p3));

assign ret_V_8_fu_727_p2 = ($signed(sext_ln703_fu_711_p1) + $signed(sext_ln728_2_fu_723_p1));

assign ret_V_9_fu_804_p2 = ($signed(29'd523239424) + $signed(sub_ln1192_18_fu_798_p2));

assign ret_V_fu_292_p2 = ($signed(sext_ln728_fu_288_p1) - $signed(rhs_V_fu_261_p3));

assign rhs_V_10_fu_1115_p3 = {{r_V_43_reg_1630}, {5'd0}};

assign rhs_V_11_fu_672_p3 = {{r_V_44_reg_1535}, {5'd0}};

assign rhs_V_12_fu_1149_p3 = {{r_V_39_reg_1508_pp0_iter2_reg}, {10'd0}};

assign rhs_V_13_fu_1166_p3 = {{tmp_1_reg_1399_pp0_iter2_reg}, {13'd0}};

assign rhs_V_14_fu_1183_p3 = {{tmp_5_reg_1457_pp0_iter2_reg}, {13'd0}};

assign rhs_V_15_fu_1200_p3 = {{tmp_4_reg_1449_pp0_iter2_reg}, {10'd0}};

assign rhs_V_16_fu_715_p3 = {{r_V_47_fu_705_p2}, {10'd0}};

assign rhs_V_17_fu_760_p3 = {{r_V_48_fu_754_p2}, {15'd0}};

assign rhs_V_1_fu_280_p3 = {{r_V_35_fu_274_p2}, {5'd0}};

assign rhs_V_2_fu_318_p3 = {{r_V_36_fu_312_p2}, {10'd0}};

assign rhs_V_3_fu_450_p3 = {{r_V_37_reg_1488}, {5'd0}};

assign rhs_V_4_fu_820_p3 = {{tmp_1_reg_1399_pp0_iter2_reg}, {14'd0}};

assign rhs_V_5_fu_869_p3 = {{r_V_38_fu_863_p2}, {10'd0}};

assign rhs_V_6_fu_988_p3 = {{r_V_41_reg_1595}, {15'd0}};

assign rhs_V_8_fu_1061_p3 = {{r_V_42_fu_1056_p2}, {5'd0}};

assign rhs_V_9_fu_649_p3 = {{r_V_40_reg_1514}, {5'd0}};

assign rhs_V_fu_261_p3 = {{r_V_34_reg_1429}, {5'd0}};

assign sext_ln1116_1_fu_268_p1 = trunc_ln1117_reg_1394;

assign sext_ln1116_4_fu_526_p1 = r_V_12_fu_515_p3;

assign sext_ln1117_fu_255_p1 = tmp_1_reg_1399;

assign sext_ln1118_11_fu_859_p1 = $signed(shl_ln1118_5_fu_852_p3);

assign sext_ln1118_12_fu_362_p1 = p_Val2_10_reg_1434;

assign sext_ln1118_13_fu_506_p1 = p_Val2_10_reg_1434_pp0_iter1_reg;

assign sext_ln1118_17_fu_546_p1 = r_V_40_reg_1514;

assign sext_ln1118_18_fu_556_p1 = r_V_25_fu_549_p3;

assign sext_ln1118_1_fu_271_p1 = tmp_2_reg_1418;

assign sext_ln1118_20_fu_570_p1 = $signed(shl_ln1118_6_fu_563_p3);

assign sext_ln1118_21_fu_384_p1 = tmp_5_reg_1457;

assign sext_ln1118_29_fu_419_p1 = tmp_5_reg_1457;

assign sext_ln1118_2_fu_435_p1 = p_Val2_10_reg_1434_pp0_iter1_reg;

assign sext_ln1118_3_fu_298_p1 = p_Val2_10_reg_1434;

assign sext_ln1118_4_fu_438_p1 = r_V_10_reg_1473;

assign sext_ln1118_5_fu_308_p1 = r_V_10_fu_301_p3;

assign sext_ln1118_7_fu_472_p1 = $signed(r_V_45_fu_465_p3);

assign sext_ln1118_8_fu_836_p1 = tmp_2_reg_1418_pp0_iter2_reg;

assign sext_ln1118_fu_432_p1 = tmp_2_reg_1418_pp0_iter1_reg;

assign sext_ln1192_10_fu_540_p1 = tmp_4_reg_1449_pp0_iter1_reg;

assign sext_ln1192_13_fu_560_p1 = tmp_4_reg_1449_pp0_iter1_reg;

assign sext_ln1192_14_fu_580_p1 = tmp_5_reg_1457_pp0_iter1_reg;

assign sext_ln1192_16_fu_611_p1 = tmp_5_reg_1457_pp0_iter1_reg;

assign sext_ln1192_18_fu_1069_p1 = $signed(rhs_V_8_fu_1061_p3);

assign sext_ln1192_1_fu_258_p1 = tmp_2_reg_1418;

assign sext_ln1192_22_fu_656_p1 = rhs_V_9_fu_649_p3;

assign sext_ln1192_23_fu_1127_p1 = rhs_V_11_reg_1635;

assign sext_ln1192_25_fu_1156_p1 = $signed(rhs_V_12_fu_1149_p3);

assign sext_ln1192_26_fu_1173_p1 = $signed(rhs_V_13_fu_1166_p3);

assign sext_ln1192_27_fu_1190_p1 = $signed(rhs_V_14_fu_1183_p3);

assign sext_ln1192_28_fu_1207_p1 = $signed(rhs_V_15_fu_1200_p3);

assign sext_ln1192_29_fu_768_p1 = $signed(rhs_V_17_fu_760_p3);

assign sext_ln1192_5_fu_827_p1 = $signed(rhs_V_4_fu_820_p3);

assign sext_ln1192_7_fu_509_p1 = tmp_1_reg_1399_pp0_iter1_reg;

assign sext_ln1192_fu_193_p1 = tmp_1_fu_183_p4;

assign sext_ln700_fu_441_p1 = tmp_1_reg_1399_pp0_iter1_reg;

assign sext_ln703_fu_711_p1 = $signed(ret_V_7_fu_699_p2);

assign sext_ln728_1_fu_326_p1 = $signed(rhs_V_2_fu_318_p3);

assign sext_ln728_2_fu_723_p1 = $signed(rhs_V_16_fu_715_p3);

assign sext_ln728_fu_288_p1 = $signed(rhs_V_1_fu_280_p3);

assign shl_ln1118_5_fu_852_p3 = {{tmp_2_reg_1418_pp0_iter2_reg}, {4'd0}};

assign shl_ln1118_6_fu_563_p3 = {{p_Val2_10_reg_1434_pp0_iter1_reg}, {4'd0}};

assign shl_ln1118_7_fu_600_p3 = {{tmp_1_reg_1399_pp0_iter1_reg}, {2'd0}};

assign shl_ln1192_10_fu_1043_p3 = {{mul_ln1192_14_reg_1620}, {5'd0}};

assign shl_ln1192_11_fu_1084_p3 = {{mul_ln1192_15_fu_1079_p2}, {10'd0}};

assign shl_ln1192_12_fu_637_p3 = {{mul_ln1192_18_fu_1372_p2}, {5'd0}};

assign shl_ln1192_13_fu_1136_p3 = {{mul_ln1192_19_reg_1640}, {5'd0}};

assign shl_ln1192_14_fu_741_p3 = {{mul_ln1192_20_reg_1540}, {5'd0}};

assign shl_ln1192_15_fu_778_p3 = {{mul_ln1192_21_reg_1545}, {5'd0}};

assign shl_ln1192_16_fu_791_p3 = {{grp_fu_1385_p3}, {10'd0}};

assign shl_ln1192_1_fu_839_p3 = {{mul_ln1192_3_reg_1555}, {5'd0}};

assign shl_ln1192_2_fu_900_p3 = {{mul_ln1192_4_reg_1560}, {5'd0}};

assign shl_ln1192_3_fu_907_p3 = {{mul_ln1192_5_reg_1565}, {5'd0}};

assign shl_ln1192_4_fu_920_p3 = {{mul_ln1192_6_reg_1570}, {10'd0}};

assign shl_ln1192_5_fu_933_p3 = {{mul_ln1192_7_reg_1575}, {5'd0}};

assign shl_ln1192_6_fu_946_p3 = {{mul_ln1192_8_reg_1580}, {5'd0}};

assign shl_ln1192_7_fu_959_p3 = {{mul_ln1192_9_reg_1585}, {10'd0}};

assign shl_ln1192_8_fu_975_p3 = {{mul_ln1192_10_reg_1590}, {10'd0}};

assign shl_ln1192_9_fu_1018_p3 = {{mul_ln1192_12_reg_1605}, {5'd0}};

assign shl_ln1192_s_fu_1030_p3 = {{mul_ln1192_13_reg_1610}, {5'd0}};

assign shl_ln_fu_476_p3 = {{grp_fu_1274_p3}, {5'd0}};

assign sub_ln1192_10_fu_1073_p2 = ($signed(sub_ln1192_9_fu_1050_p2) - $signed(sext_ln1192_18_fu_1069_p1));

assign sub_ln1192_12_fu_644_p2 = ($signed(grp_fu_1364_p3) - $signed(shl_ln1192_12_fu_637_p3));

assign sub_ln1192_13_fu_1122_p2 = (add_ln1192_12_reg_1625 - rhs_V_10_fu_1115_p3);

assign sub_ln1192_14_fu_1177_p2 = ($signed(add_ln1192_15_fu_1160_p2) - $signed(sext_ln1192_26_fu_1173_p1));

assign sub_ln1192_15_fu_1194_p2 = ($signed(sub_ln1192_14_fu_1177_p2) - $signed(sext_ln1192_27_fu_1190_p1));

assign sub_ln1192_16_fu_1211_p2 = ($signed(sub_ln1192_15_fu_1194_p2) - $signed(sext_ln1192_28_fu_1207_p1));

assign sub_ln1192_17_fu_772_p2 = ($signed(add_ln1192_18_fu_748_p2) - $signed(sext_ln1192_29_fu_768_p1));

assign sub_ln1192_18_fu_798_p2 = (add_ln1192_19_fu_785_p2 - shl_ln1192_16_fu_791_p3);

assign sub_ln1192_1_fu_483_p2 = ($signed(grp_fu_1266_p3) - $signed(shl_ln_fu_476_p3));

assign sub_ln1192_2_fu_877_p2 = (add_ln1192_3_fu_846_p2 - rhs_V_5_fu_869_p3);

assign sub_ln1192_3_fu_914_p2 = (shl_ln1192_3_fu_907_p3 - shl_ln1192_2_fu_900_p3);

assign sub_ln1192_4_fu_940_p2 = (add_ln1192_5_fu_927_p2 - shl_ln1192_5_fu_933_p3);

assign sub_ln1192_5_fu_982_p2 = (add_ln1192_7_fu_966_p2 - shl_ln1192_8_fu_975_p3);

assign sub_ln1192_6_fu_995_p2 = (sub_ln1192_5_fu_982_p2 - rhs_V_6_fu_988_p3);

assign sub_ln1192_8_fu_1025_p2 = ($signed(sub_ln1192_7_reg_1600) - $signed(shl_ln1192_9_fu_1018_p3));

assign sub_ln1192_9_fu_1050_p2 = (add_ln1192_9_fu_1037_p2 - shl_ln1192_10_fu_1043_p3);

assign tmp_1_fu_183_p4 = {{x_V_in_sig[143:135]}};

assign trunc_ln1117_fu_179_p1 = x_V_in_sig[8:0];

assign y_0_V = {{ret_V_2_fu_883_p2[23:15]}};

assign y_1_V = {{ret_V_3_fu_1001_p2[28:20]}};

assign y_2_V = {{ret_V_4_fu_1098_p2[23:15]}};

assign y_3_V = {{ret_V_5_fu_1217_p2[23:15]}};

assign y_4_V = trunc_ln708_4_reg_1645;

always @ (posedge ap_clk) begin
    r_V_34_reg_1429[0] <= 1'b0;
    r_V_10_reg_1473[1:0] <= 2'b00;
    r_V_4_reg_1483[0] <= 1'b0;
    r_V_37_reg_1488[0] <= 1'b0;
    r_V_41_reg_1595[1:0] <= 2'b00;
    r_V_43_reg_1630[0] <= 1'b0;
    rhs_V_11_reg_1635[4:0] <= 5'b00000;
end

endmodule //myproject
