Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu May 11 02:07:09 2023
| Host         : yoga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.299        0.000                      0                 1224        0.099        0.000                      0                 1224        3.750        0.000                       0                   398  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.299        0.000                      0                 1224        0.099        0.000                      0                 1224        3.750        0.000                       0                   398  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.299ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.299ns  (required time - arrival time)
  Source:                 mips/c/md/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.419ns  (logic 2.904ns (30.830%)  route 6.515ns (69.170%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.641     5.244    mips/c/md/CLK
    SLICE_X9Y85          FDCE                                         r  mips/c/md/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDCE (Prop_fdce_C_Q)         0.419     5.663 f  mips/c/md/FSM_onehot_state_reg[9]/Q
                         net (fo=4, routed)           0.869     6.532    mips/c/md/FSM_onehot_state_reg_n_0_[9]
    SLICE_X6Y84          LUT5 (Prop_lut5_I2_O)        0.299     6.831 r  mips/c/md/i__carry_i_11/O
                         net (fo=121, routed)         0.980     7.811    mips/c/md/FSM_onehot_state_reg[12]_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I2_O)        0.124     7.935 r  mips/c/md/i__carry__3_i_9/O
                         net (fo=47, routed)          0.973     8.908    mips/dp/instrfp/i__carry__1_i_8_0
    SLICE_X6Y89          LUT6 (Prop_lut6_I4_O)        0.124     9.032 r  mips/dp/instrfp/q[19]_i_7/O
                         net (fo=1, routed)           0.000     9.032    mips/dp/pcreg/q[16]_i_2[1]
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.565 r  mips/dp/pcreg/q_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.565    mips/dp/pcreg/q_reg[19]_i_4_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.682 r  mips/dp/pcreg/q_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.682    mips/dp/pcreg/q_reg[23]_i_4_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.921 r  mips/dp/pcreg/q_reg[27]_i_4/O[2]
                         net (fo=1, routed)           1.037    10.958    mips/dp/alu/q_reg[26][0]
    SLICE_X8Y90          LUT3 (Prop_lut3_I2_O)        0.329    11.287 r  mips/dp/alu/q[26]_i_3/O
                         net (fo=1, routed)           0.559    11.846    mips/c/md/q_reg[26]
    SLICE_X11Y90         LUT6 (Prop_lut6_I3_O)        0.348    12.194 r  mips/c/md/q[26]_i_1__0/O
                         net (fo=3, routed)           0.586    12.780    mips/c/md/D[21]
    SLICE_X11Y89         LUT4 (Prop_lut4_I2_O)        0.124    12.904 r  mips/c/md/q[31]_i_9/O
                         net (fo=1, routed)           0.264    13.168    mips/c/md/q[31]_i_9_n_0
    SLICE_X11Y89         LUT4 (Prop_lut4_I0_O)        0.124    13.292 r  mips/c/md/q[31]_i_4/O
                         net (fo=1, routed)           0.556    13.848    mips/c/md/q[31]_i_4_n_0
    SLICE_X11Y86         LUT6 (Prop_lut6_I4_O)        0.124    13.972 r  mips/c/md/q[31]_i_1/O
                         net (fo=32, routed)          0.691    14.663    mips/dp/pcreg/E[0]
    SLICE_X11Y84         FDCE                                         r  mips/dp/pcreg/q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.521    14.944    mips/dp/pcreg/CLK
    SLICE_X11Y84         FDCE                                         r  mips/dp/pcreg/q_reg[10]/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X11Y84         FDCE (Setup_fdce_C_CE)      -0.205    14.962    mips/dp/pcreg/q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -14.663    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (required time - arrival time)
  Source:                 mips/c/md/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.419ns  (logic 2.904ns (30.830%)  route 6.515ns (69.170%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.641     5.244    mips/c/md/CLK
    SLICE_X9Y85          FDCE                                         r  mips/c/md/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDCE (Prop_fdce_C_Q)         0.419     5.663 f  mips/c/md/FSM_onehot_state_reg[9]/Q
                         net (fo=4, routed)           0.869     6.532    mips/c/md/FSM_onehot_state_reg_n_0_[9]
    SLICE_X6Y84          LUT5 (Prop_lut5_I2_O)        0.299     6.831 r  mips/c/md/i__carry_i_11/O
                         net (fo=121, routed)         0.980     7.811    mips/c/md/FSM_onehot_state_reg[12]_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I2_O)        0.124     7.935 r  mips/c/md/i__carry__3_i_9/O
                         net (fo=47, routed)          0.973     8.908    mips/dp/instrfp/i__carry__1_i_8_0
    SLICE_X6Y89          LUT6 (Prop_lut6_I4_O)        0.124     9.032 r  mips/dp/instrfp/q[19]_i_7/O
                         net (fo=1, routed)           0.000     9.032    mips/dp/pcreg/q[16]_i_2[1]
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.565 r  mips/dp/pcreg/q_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.565    mips/dp/pcreg/q_reg[19]_i_4_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.682 r  mips/dp/pcreg/q_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.682    mips/dp/pcreg/q_reg[23]_i_4_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.921 r  mips/dp/pcreg/q_reg[27]_i_4/O[2]
                         net (fo=1, routed)           1.037    10.958    mips/dp/alu/q_reg[26][0]
    SLICE_X8Y90          LUT3 (Prop_lut3_I2_O)        0.329    11.287 r  mips/dp/alu/q[26]_i_3/O
                         net (fo=1, routed)           0.559    11.846    mips/c/md/q_reg[26]
    SLICE_X11Y90         LUT6 (Prop_lut6_I3_O)        0.348    12.194 r  mips/c/md/q[26]_i_1__0/O
                         net (fo=3, routed)           0.586    12.780    mips/c/md/D[21]
    SLICE_X11Y89         LUT4 (Prop_lut4_I2_O)        0.124    12.904 r  mips/c/md/q[31]_i_9/O
                         net (fo=1, routed)           0.264    13.168    mips/c/md/q[31]_i_9_n_0
    SLICE_X11Y89         LUT4 (Prop_lut4_I0_O)        0.124    13.292 r  mips/c/md/q[31]_i_4/O
                         net (fo=1, routed)           0.556    13.848    mips/c/md/q[31]_i_4_n_0
    SLICE_X11Y86         LUT6 (Prop_lut6_I4_O)        0.124    13.972 r  mips/c/md/q[31]_i_1/O
                         net (fo=32, routed)          0.691    14.663    mips/dp/pcreg/E[0]
    SLICE_X11Y84         FDCE                                         r  mips/dp/pcreg/q_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.521    14.944    mips/dp/pcreg/CLK
    SLICE_X11Y84         FDCE                                         r  mips/dp/pcreg/q_reg[28]/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X11Y84         FDCE (Setup_fdce_C_CE)      -0.205    14.962    mips/dp/pcreg/q_reg[28]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -14.663    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (required time - arrival time)
  Source:                 mips/c/md/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.419ns  (logic 2.904ns (30.830%)  route 6.515ns (69.170%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.641     5.244    mips/c/md/CLK
    SLICE_X9Y85          FDCE                                         r  mips/c/md/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDCE (Prop_fdce_C_Q)         0.419     5.663 f  mips/c/md/FSM_onehot_state_reg[9]/Q
                         net (fo=4, routed)           0.869     6.532    mips/c/md/FSM_onehot_state_reg_n_0_[9]
    SLICE_X6Y84          LUT5 (Prop_lut5_I2_O)        0.299     6.831 r  mips/c/md/i__carry_i_11/O
                         net (fo=121, routed)         0.980     7.811    mips/c/md/FSM_onehot_state_reg[12]_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I2_O)        0.124     7.935 r  mips/c/md/i__carry__3_i_9/O
                         net (fo=47, routed)          0.973     8.908    mips/dp/instrfp/i__carry__1_i_8_0
    SLICE_X6Y89          LUT6 (Prop_lut6_I4_O)        0.124     9.032 r  mips/dp/instrfp/q[19]_i_7/O
                         net (fo=1, routed)           0.000     9.032    mips/dp/pcreg/q[16]_i_2[1]
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.565 r  mips/dp/pcreg/q_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.565    mips/dp/pcreg/q_reg[19]_i_4_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.682 r  mips/dp/pcreg/q_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.682    mips/dp/pcreg/q_reg[23]_i_4_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.921 r  mips/dp/pcreg/q_reg[27]_i_4/O[2]
                         net (fo=1, routed)           1.037    10.958    mips/dp/alu/q_reg[26][0]
    SLICE_X8Y90          LUT3 (Prop_lut3_I2_O)        0.329    11.287 r  mips/dp/alu/q[26]_i_3/O
                         net (fo=1, routed)           0.559    11.846    mips/c/md/q_reg[26]
    SLICE_X11Y90         LUT6 (Prop_lut6_I3_O)        0.348    12.194 r  mips/c/md/q[26]_i_1__0/O
                         net (fo=3, routed)           0.586    12.780    mips/c/md/D[21]
    SLICE_X11Y89         LUT4 (Prop_lut4_I2_O)        0.124    12.904 r  mips/c/md/q[31]_i_9/O
                         net (fo=1, routed)           0.264    13.168    mips/c/md/q[31]_i_9_n_0
    SLICE_X11Y89         LUT4 (Prop_lut4_I0_O)        0.124    13.292 r  mips/c/md/q[31]_i_4/O
                         net (fo=1, routed)           0.556    13.848    mips/c/md/q[31]_i_4_n_0
    SLICE_X11Y86         LUT6 (Prop_lut6_I4_O)        0.124    13.972 r  mips/c/md/q[31]_i_1/O
                         net (fo=32, routed)          0.691    14.663    mips/dp/pcreg/E[0]
    SLICE_X11Y84         FDCE                                         r  mips/dp/pcreg/q_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.521    14.944    mips/dp/pcreg/CLK
    SLICE_X11Y84         FDCE                                         r  mips/dp/pcreg/q_reg[29]/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X11Y84         FDCE (Setup_fdce_C_CE)      -0.205    14.962    mips/dp/pcreg/q_reg[29]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -14.663    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (required time - arrival time)
  Source:                 mips/c/md/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.419ns  (logic 2.904ns (30.830%)  route 6.515ns (69.170%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.641     5.244    mips/c/md/CLK
    SLICE_X9Y85          FDCE                                         r  mips/c/md/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDCE (Prop_fdce_C_Q)         0.419     5.663 f  mips/c/md/FSM_onehot_state_reg[9]/Q
                         net (fo=4, routed)           0.869     6.532    mips/c/md/FSM_onehot_state_reg_n_0_[9]
    SLICE_X6Y84          LUT5 (Prop_lut5_I2_O)        0.299     6.831 r  mips/c/md/i__carry_i_11/O
                         net (fo=121, routed)         0.980     7.811    mips/c/md/FSM_onehot_state_reg[12]_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I2_O)        0.124     7.935 r  mips/c/md/i__carry__3_i_9/O
                         net (fo=47, routed)          0.973     8.908    mips/dp/instrfp/i__carry__1_i_8_0
    SLICE_X6Y89          LUT6 (Prop_lut6_I4_O)        0.124     9.032 r  mips/dp/instrfp/q[19]_i_7/O
                         net (fo=1, routed)           0.000     9.032    mips/dp/pcreg/q[16]_i_2[1]
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.565 r  mips/dp/pcreg/q_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.565    mips/dp/pcreg/q_reg[19]_i_4_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.682 r  mips/dp/pcreg/q_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.682    mips/dp/pcreg/q_reg[23]_i_4_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.921 r  mips/dp/pcreg/q_reg[27]_i_4/O[2]
                         net (fo=1, routed)           1.037    10.958    mips/dp/alu/q_reg[26][0]
    SLICE_X8Y90          LUT3 (Prop_lut3_I2_O)        0.329    11.287 r  mips/dp/alu/q[26]_i_3/O
                         net (fo=1, routed)           0.559    11.846    mips/c/md/q_reg[26]
    SLICE_X11Y90         LUT6 (Prop_lut6_I3_O)        0.348    12.194 r  mips/c/md/q[26]_i_1__0/O
                         net (fo=3, routed)           0.586    12.780    mips/c/md/D[21]
    SLICE_X11Y89         LUT4 (Prop_lut4_I2_O)        0.124    12.904 r  mips/c/md/q[31]_i_9/O
                         net (fo=1, routed)           0.264    13.168    mips/c/md/q[31]_i_9_n_0
    SLICE_X11Y89         LUT4 (Prop_lut4_I0_O)        0.124    13.292 r  mips/c/md/q[31]_i_4/O
                         net (fo=1, routed)           0.556    13.848    mips/c/md/q[31]_i_4_n_0
    SLICE_X11Y86         LUT6 (Prop_lut6_I4_O)        0.124    13.972 r  mips/c/md/q[31]_i_1/O
                         net (fo=32, routed)          0.691    14.663    mips/dp/pcreg/E[0]
    SLICE_X11Y84         FDCE                                         r  mips/dp/pcreg/q_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.521    14.944    mips/dp/pcreg/CLK
    SLICE_X11Y84         FDCE                                         r  mips/dp/pcreg/q_reg[30]/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X11Y84         FDCE (Setup_fdce_C_CE)      -0.205    14.962    mips/dp/pcreg/q_reg[30]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -14.663    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 mips/c/md/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.318ns  (logic 2.904ns (31.165%)  route 6.414ns (68.834%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.641     5.244    mips/c/md/CLK
    SLICE_X9Y85          FDCE                                         r  mips/c/md/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDCE (Prop_fdce_C_Q)         0.419     5.663 f  mips/c/md/FSM_onehot_state_reg[9]/Q
                         net (fo=4, routed)           0.869     6.532    mips/c/md/FSM_onehot_state_reg_n_0_[9]
    SLICE_X6Y84          LUT5 (Prop_lut5_I2_O)        0.299     6.831 r  mips/c/md/i__carry_i_11/O
                         net (fo=121, routed)         0.980     7.811    mips/c/md/FSM_onehot_state_reg[12]_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I2_O)        0.124     7.935 r  mips/c/md/i__carry__3_i_9/O
                         net (fo=47, routed)          0.973     8.908    mips/dp/instrfp/i__carry__1_i_8_0
    SLICE_X6Y89          LUT6 (Prop_lut6_I4_O)        0.124     9.032 r  mips/dp/instrfp/q[19]_i_7/O
                         net (fo=1, routed)           0.000     9.032    mips/dp/pcreg/q[16]_i_2[1]
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.565 r  mips/dp/pcreg/q_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.565    mips/dp/pcreg/q_reg[19]_i_4_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.682 r  mips/dp/pcreg/q_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.682    mips/dp/pcreg/q_reg[23]_i_4_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.921 r  mips/dp/pcreg/q_reg[27]_i_4/O[2]
                         net (fo=1, routed)           1.037    10.958    mips/dp/alu/q_reg[26][0]
    SLICE_X8Y90          LUT3 (Prop_lut3_I2_O)        0.329    11.287 r  mips/dp/alu/q[26]_i_3/O
                         net (fo=1, routed)           0.559    11.846    mips/c/md/q_reg[26]
    SLICE_X11Y90         LUT6 (Prop_lut6_I3_O)        0.348    12.194 r  mips/c/md/q[26]_i_1__0/O
                         net (fo=3, routed)           0.586    12.780    mips/c/md/D[21]
    SLICE_X11Y89         LUT4 (Prop_lut4_I2_O)        0.124    12.904 r  mips/c/md/q[31]_i_9/O
                         net (fo=1, routed)           0.264    13.168    mips/c/md/q[31]_i_9_n_0
    SLICE_X11Y89         LUT4 (Prop_lut4_I0_O)        0.124    13.292 r  mips/c/md/q[31]_i_4/O
                         net (fo=1, routed)           0.556    13.848    mips/c/md/q[31]_i_4_n_0
    SLICE_X11Y86         LUT6 (Prop_lut6_I4_O)        0.124    13.972 r  mips/c/md/q[31]_i_1/O
                         net (fo=32, routed)          0.590    14.562    mips/dp/pcreg/E[0]
    SLICE_X10Y86         FDCE                                         r  mips/dp/pcreg/q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.522    14.945    mips/dp/pcreg/CLK
    SLICE_X10Y86         FDCE                                         r  mips/dp/pcreg/q_reg[11]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X10Y86         FDCE (Setup_fdce_C_CE)      -0.169    14.999    mips/dp/pcreg/q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -14.562    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 mips/c/md/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.318ns  (logic 2.904ns (31.165%)  route 6.414ns (68.834%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.641     5.244    mips/c/md/CLK
    SLICE_X9Y85          FDCE                                         r  mips/c/md/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDCE (Prop_fdce_C_Q)         0.419     5.663 f  mips/c/md/FSM_onehot_state_reg[9]/Q
                         net (fo=4, routed)           0.869     6.532    mips/c/md/FSM_onehot_state_reg_n_0_[9]
    SLICE_X6Y84          LUT5 (Prop_lut5_I2_O)        0.299     6.831 r  mips/c/md/i__carry_i_11/O
                         net (fo=121, routed)         0.980     7.811    mips/c/md/FSM_onehot_state_reg[12]_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I2_O)        0.124     7.935 r  mips/c/md/i__carry__3_i_9/O
                         net (fo=47, routed)          0.973     8.908    mips/dp/instrfp/i__carry__1_i_8_0
    SLICE_X6Y89          LUT6 (Prop_lut6_I4_O)        0.124     9.032 r  mips/dp/instrfp/q[19]_i_7/O
                         net (fo=1, routed)           0.000     9.032    mips/dp/pcreg/q[16]_i_2[1]
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.565 r  mips/dp/pcreg/q_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.565    mips/dp/pcreg/q_reg[19]_i_4_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.682 r  mips/dp/pcreg/q_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.682    mips/dp/pcreg/q_reg[23]_i_4_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.921 r  mips/dp/pcreg/q_reg[27]_i_4/O[2]
                         net (fo=1, routed)           1.037    10.958    mips/dp/alu/q_reg[26][0]
    SLICE_X8Y90          LUT3 (Prop_lut3_I2_O)        0.329    11.287 r  mips/dp/alu/q[26]_i_3/O
                         net (fo=1, routed)           0.559    11.846    mips/c/md/q_reg[26]
    SLICE_X11Y90         LUT6 (Prop_lut6_I3_O)        0.348    12.194 r  mips/c/md/q[26]_i_1__0/O
                         net (fo=3, routed)           0.586    12.780    mips/c/md/D[21]
    SLICE_X11Y89         LUT4 (Prop_lut4_I2_O)        0.124    12.904 r  mips/c/md/q[31]_i_9/O
                         net (fo=1, routed)           0.264    13.168    mips/c/md/q[31]_i_9_n_0
    SLICE_X11Y89         LUT4 (Prop_lut4_I0_O)        0.124    13.292 r  mips/c/md/q[31]_i_4/O
                         net (fo=1, routed)           0.556    13.848    mips/c/md/q[31]_i_4_n_0
    SLICE_X11Y86         LUT6 (Prop_lut6_I4_O)        0.124    13.972 r  mips/c/md/q[31]_i_1/O
                         net (fo=32, routed)          0.590    14.562    mips/dp/pcreg/E[0]
    SLICE_X10Y86         FDCE                                         r  mips/dp/pcreg/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.522    14.945    mips/dp/pcreg/CLK
    SLICE_X10Y86         FDCE                                         r  mips/dp/pcreg/q_reg[2]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X10Y86         FDCE (Setup_fdce_C_CE)      -0.169    14.999    mips/dp/pcreg/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -14.562    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 mips/c/md/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.318ns  (logic 2.904ns (31.165%)  route 6.414ns (68.834%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.641     5.244    mips/c/md/CLK
    SLICE_X9Y85          FDCE                                         r  mips/c/md/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDCE (Prop_fdce_C_Q)         0.419     5.663 f  mips/c/md/FSM_onehot_state_reg[9]/Q
                         net (fo=4, routed)           0.869     6.532    mips/c/md/FSM_onehot_state_reg_n_0_[9]
    SLICE_X6Y84          LUT5 (Prop_lut5_I2_O)        0.299     6.831 r  mips/c/md/i__carry_i_11/O
                         net (fo=121, routed)         0.980     7.811    mips/c/md/FSM_onehot_state_reg[12]_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I2_O)        0.124     7.935 r  mips/c/md/i__carry__3_i_9/O
                         net (fo=47, routed)          0.973     8.908    mips/dp/instrfp/i__carry__1_i_8_0
    SLICE_X6Y89          LUT6 (Prop_lut6_I4_O)        0.124     9.032 r  mips/dp/instrfp/q[19]_i_7/O
                         net (fo=1, routed)           0.000     9.032    mips/dp/pcreg/q[16]_i_2[1]
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.565 r  mips/dp/pcreg/q_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.565    mips/dp/pcreg/q_reg[19]_i_4_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.682 r  mips/dp/pcreg/q_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.682    mips/dp/pcreg/q_reg[23]_i_4_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.921 r  mips/dp/pcreg/q_reg[27]_i_4/O[2]
                         net (fo=1, routed)           1.037    10.958    mips/dp/alu/q_reg[26][0]
    SLICE_X8Y90          LUT3 (Prop_lut3_I2_O)        0.329    11.287 r  mips/dp/alu/q[26]_i_3/O
                         net (fo=1, routed)           0.559    11.846    mips/c/md/q_reg[26]
    SLICE_X11Y90         LUT6 (Prop_lut6_I3_O)        0.348    12.194 r  mips/c/md/q[26]_i_1__0/O
                         net (fo=3, routed)           0.586    12.780    mips/c/md/D[21]
    SLICE_X11Y89         LUT4 (Prop_lut4_I2_O)        0.124    12.904 r  mips/c/md/q[31]_i_9/O
                         net (fo=1, routed)           0.264    13.168    mips/c/md/q[31]_i_9_n_0
    SLICE_X11Y89         LUT4 (Prop_lut4_I0_O)        0.124    13.292 r  mips/c/md/q[31]_i_4/O
                         net (fo=1, routed)           0.556    13.848    mips/c/md/q[31]_i_4_n_0
    SLICE_X11Y86         LUT6 (Prop_lut6_I4_O)        0.124    13.972 r  mips/c/md/q[31]_i_1/O
                         net (fo=32, routed)          0.590    14.562    mips/dp/pcreg/E[0]
    SLICE_X10Y86         FDCE                                         r  mips/dp/pcreg/q_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.522    14.945    mips/dp/pcreg/CLK
    SLICE_X10Y86         FDCE                                         r  mips/dp/pcreg/q_reg[31]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X10Y86         FDCE (Setup_fdce_C_CE)      -0.169    14.999    mips/dp/pcreg/q_reg[31]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -14.562    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 mips/c/md/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.318ns  (logic 2.904ns (31.165%)  route 6.414ns (68.834%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.641     5.244    mips/c/md/CLK
    SLICE_X9Y85          FDCE                                         r  mips/c/md/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDCE (Prop_fdce_C_Q)         0.419     5.663 f  mips/c/md/FSM_onehot_state_reg[9]/Q
                         net (fo=4, routed)           0.869     6.532    mips/c/md/FSM_onehot_state_reg_n_0_[9]
    SLICE_X6Y84          LUT5 (Prop_lut5_I2_O)        0.299     6.831 r  mips/c/md/i__carry_i_11/O
                         net (fo=121, routed)         0.980     7.811    mips/c/md/FSM_onehot_state_reg[12]_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I2_O)        0.124     7.935 r  mips/c/md/i__carry__3_i_9/O
                         net (fo=47, routed)          0.973     8.908    mips/dp/instrfp/i__carry__1_i_8_0
    SLICE_X6Y89          LUT6 (Prop_lut6_I4_O)        0.124     9.032 r  mips/dp/instrfp/q[19]_i_7/O
                         net (fo=1, routed)           0.000     9.032    mips/dp/pcreg/q[16]_i_2[1]
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.565 r  mips/dp/pcreg/q_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.565    mips/dp/pcreg/q_reg[19]_i_4_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.682 r  mips/dp/pcreg/q_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.682    mips/dp/pcreg/q_reg[23]_i_4_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.921 r  mips/dp/pcreg/q_reg[27]_i_4/O[2]
                         net (fo=1, routed)           1.037    10.958    mips/dp/alu/q_reg[26][0]
    SLICE_X8Y90          LUT3 (Prop_lut3_I2_O)        0.329    11.287 r  mips/dp/alu/q[26]_i_3/O
                         net (fo=1, routed)           0.559    11.846    mips/c/md/q_reg[26]
    SLICE_X11Y90         LUT6 (Prop_lut6_I3_O)        0.348    12.194 r  mips/c/md/q[26]_i_1__0/O
                         net (fo=3, routed)           0.586    12.780    mips/c/md/D[21]
    SLICE_X11Y89         LUT4 (Prop_lut4_I2_O)        0.124    12.904 r  mips/c/md/q[31]_i_9/O
                         net (fo=1, routed)           0.264    13.168    mips/c/md/q[31]_i_9_n_0
    SLICE_X11Y89         LUT4 (Prop_lut4_I0_O)        0.124    13.292 r  mips/c/md/q[31]_i_4/O
                         net (fo=1, routed)           0.556    13.848    mips/c/md/q[31]_i_4_n_0
    SLICE_X11Y86         LUT6 (Prop_lut6_I4_O)        0.124    13.972 r  mips/c/md/q[31]_i_1/O
                         net (fo=32, routed)          0.590    14.562    mips/dp/pcreg/E[0]
    SLICE_X10Y86         FDCE                                         r  mips/dp/pcreg/q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.522    14.945    mips/dp/pcreg/CLK
    SLICE_X10Y86         FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X10Y86         FDCE (Setup_fdce_C_CE)      -0.169    14.999    mips/dp/pcreg/q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -14.562    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 mips/c/md/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.279ns  (logic 2.904ns (31.295%)  route 6.375ns (68.705%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.641     5.244    mips/c/md/CLK
    SLICE_X9Y85          FDCE                                         r  mips/c/md/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDCE (Prop_fdce_C_Q)         0.419     5.663 f  mips/c/md/FSM_onehot_state_reg[9]/Q
                         net (fo=4, routed)           0.869     6.532    mips/c/md/FSM_onehot_state_reg_n_0_[9]
    SLICE_X6Y84          LUT5 (Prop_lut5_I2_O)        0.299     6.831 r  mips/c/md/i__carry_i_11/O
                         net (fo=121, routed)         0.980     7.811    mips/c/md/FSM_onehot_state_reg[12]_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I2_O)        0.124     7.935 r  mips/c/md/i__carry__3_i_9/O
                         net (fo=47, routed)          0.973     8.908    mips/dp/instrfp/i__carry__1_i_8_0
    SLICE_X6Y89          LUT6 (Prop_lut6_I4_O)        0.124     9.032 r  mips/dp/instrfp/q[19]_i_7/O
                         net (fo=1, routed)           0.000     9.032    mips/dp/pcreg/q[16]_i_2[1]
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.565 r  mips/dp/pcreg/q_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.565    mips/dp/pcreg/q_reg[19]_i_4_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.682 r  mips/dp/pcreg/q_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.682    mips/dp/pcreg/q_reg[23]_i_4_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.921 r  mips/dp/pcreg/q_reg[27]_i_4/O[2]
                         net (fo=1, routed)           1.037    10.958    mips/dp/alu/q_reg[26][0]
    SLICE_X8Y90          LUT3 (Prop_lut3_I2_O)        0.329    11.287 r  mips/dp/alu/q[26]_i_3/O
                         net (fo=1, routed)           0.559    11.846    mips/c/md/q_reg[26]
    SLICE_X11Y90         LUT6 (Prop_lut6_I3_O)        0.348    12.194 r  mips/c/md/q[26]_i_1__0/O
                         net (fo=3, routed)           0.586    12.780    mips/c/md/D[21]
    SLICE_X11Y89         LUT4 (Prop_lut4_I2_O)        0.124    12.904 r  mips/c/md/q[31]_i_9/O
                         net (fo=1, routed)           0.264    13.168    mips/c/md/q[31]_i_9_n_0
    SLICE_X11Y89         LUT4 (Prop_lut4_I0_O)        0.124    13.292 r  mips/c/md/q[31]_i_4/O
                         net (fo=1, routed)           0.556    13.848    mips/c/md/q[31]_i_4_n_0
    SLICE_X11Y86         LUT6 (Prop_lut6_I4_O)        0.124    13.972 r  mips/c/md/q[31]_i_1/O
                         net (fo=32, routed)          0.551    14.523    mips/dp/pcreg/E[0]
    SLICE_X11Y85         FDCE                                         r  mips/dp/pcreg/q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.522    14.945    mips/dp/pcreg/CLK
    SLICE_X11Y85         FDCE                                         r  mips/dp/pcreg/q_reg[15]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X11Y85         FDCE (Setup_fdce_C_CE)      -0.205    14.963    mips/dp/pcreg/q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -14.523    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 mips/c/md/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.279ns  (logic 2.904ns (31.295%)  route 6.375ns (68.705%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.641     5.244    mips/c/md/CLK
    SLICE_X9Y85          FDCE                                         r  mips/c/md/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDCE (Prop_fdce_C_Q)         0.419     5.663 f  mips/c/md/FSM_onehot_state_reg[9]/Q
                         net (fo=4, routed)           0.869     6.532    mips/c/md/FSM_onehot_state_reg_n_0_[9]
    SLICE_X6Y84          LUT5 (Prop_lut5_I2_O)        0.299     6.831 r  mips/c/md/i__carry_i_11/O
                         net (fo=121, routed)         0.980     7.811    mips/c/md/FSM_onehot_state_reg[12]_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I2_O)        0.124     7.935 r  mips/c/md/i__carry__3_i_9/O
                         net (fo=47, routed)          0.973     8.908    mips/dp/instrfp/i__carry__1_i_8_0
    SLICE_X6Y89          LUT6 (Prop_lut6_I4_O)        0.124     9.032 r  mips/dp/instrfp/q[19]_i_7/O
                         net (fo=1, routed)           0.000     9.032    mips/dp/pcreg/q[16]_i_2[1]
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.565 r  mips/dp/pcreg/q_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.565    mips/dp/pcreg/q_reg[19]_i_4_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.682 r  mips/dp/pcreg/q_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.682    mips/dp/pcreg/q_reg[23]_i_4_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.921 r  mips/dp/pcreg/q_reg[27]_i_4/O[2]
                         net (fo=1, routed)           1.037    10.958    mips/dp/alu/q_reg[26][0]
    SLICE_X8Y90          LUT3 (Prop_lut3_I2_O)        0.329    11.287 r  mips/dp/alu/q[26]_i_3/O
                         net (fo=1, routed)           0.559    11.846    mips/c/md/q_reg[26]
    SLICE_X11Y90         LUT6 (Prop_lut6_I3_O)        0.348    12.194 r  mips/c/md/q[26]_i_1__0/O
                         net (fo=3, routed)           0.586    12.780    mips/c/md/D[21]
    SLICE_X11Y89         LUT4 (Prop_lut4_I2_O)        0.124    12.904 r  mips/c/md/q[31]_i_9/O
                         net (fo=1, routed)           0.264    13.168    mips/c/md/q[31]_i_9_n_0
    SLICE_X11Y89         LUT4 (Prop_lut4_I0_O)        0.124    13.292 r  mips/c/md/q[31]_i_4/O
                         net (fo=1, routed)           0.556    13.848    mips/c/md/q[31]_i_4_n_0
    SLICE_X11Y86         LUT6 (Prop_lut6_I4_O)        0.124    13.972 r  mips/c/md/q[31]_i_1/O
                         net (fo=32, routed)          0.551    14.523    mips/dp/pcreg/E[0]
    SLICE_X11Y85         FDCE                                         r  mips/dp/pcreg/q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.522    14.945    mips/dp/pcreg/CLK
    SLICE_X11Y85         FDCE                                         r  mips/dp/pcreg/q_reg[17]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X11Y85         FDCE (Setup_fdce_C_CE)      -0.205    14.963    mips/dp/pcreg/q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -14.523    
  -------------------------------------------------------------------
                         slack                                  0.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 mips/dp/rdfp/b_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmem/dMemory/RAM_reg_0_63_13_13/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.275%)  route 0.139ns (49.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.573     1.492    mips/dp/rdfp/CLK
    SLICE_X9Y89          FDCE                                         r  mips/dp/rdfp/b_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDCE (Prop_fdce_C_Q)         0.141     1.633 r  mips/dp/rdfp/b_reg[13]/Q
                         net (fo=5, routed)           0.139     1.773    dmem/dMemory/RAM_reg_0_63_13_13/D
    SLICE_X10Y88         RAMS64E                                      r  dmem/dMemory/RAM_reg_0_63_13_13/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.844     2.009    dmem/dMemory/RAM_reg_0_63_13_13/WCLK
    SLICE_X10Y88         RAMS64E                                      r  dmem/dMemory/RAM_reg_0_63_13_13/SP/CLK
                         clock pessimism             -0.479     1.529    
    SLICE_X10Y88         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.673    dmem/dMemory/RAM_reg_0_63_13_13/SP
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mips/dp/rdfp/b_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmem/dMemory/RAM_reg_0_63_8_8/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.841%)  route 0.136ns (49.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.603     1.522    mips/dp/rdfp/CLK
    SLICE_X3Y91          FDCE                                         r  mips/dp/rdfp/b_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  mips/dp/rdfp/b_reg[8]/Q
                         net (fo=5, routed)           0.136     1.800    dmem/dMemory/RAM_reg_0_63_8_8/D
    SLICE_X2Y92          RAMS64E                                      r  dmem/dMemory/RAM_reg_0_63_8_8/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.876     2.041    dmem/dMemory/RAM_reg_0_63_8_8/WCLK
    SLICE_X2Y92          RAMS64E                                      r  dmem/dMemory/RAM_reg_0_63_8_8/SP/CLK
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y92          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.146     1.684    dmem/dMemory/RAM_reg_0_63_8_8/SP
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 mips/dp/rdfp/b_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmem/dMemory/RAM_reg_0_63_9_9/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.829%)  route 0.136ns (49.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.603     1.522    mips/dp/rdfp/CLK
    SLICE_X3Y91          FDCE                                         r  mips/dp/rdfp/b_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  mips/dp/rdfp/b_reg[9]/Q
                         net (fo=6, routed)           0.136     1.800    dmem/dMemory/RAM_reg_0_63_9_9/D
    SLICE_X2Y92          RAMS64E                                      r  dmem/dMemory/RAM_reg_0_63_9_9/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.876     2.041    dmem/dMemory/RAM_reg_0_63_9_9/WCLK
    SLICE_X2Y92          RAMS64E                                      r  dmem/dMemory/RAM_reg_0_63_9_9/SP/CLK
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y92          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.682    dmem/dMemory/RAM_reg_0_63_9_9/SP
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 mips/dp/rdfp/b_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmem/dMemory/RAM_reg_0_63_27_27/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.431%)  route 0.156ns (52.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.574     1.493    mips/dp/rdfp/CLK
    SLICE_X13Y92         FDCE                                         r  mips/dp/rdfp/b_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDCE (Prop_fdce_C_Q)         0.141     1.634 r  mips/dp/rdfp/b_reg[27]/Q
                         net (fo=5, routed)           0.156     1.791    dmem/dMemory/RAM_reg_0_63_27_27/D
    SLICE_X12Y91         RAMS64E                                      r  dmem/dMemory/RAM_reg_0_63_27_27/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.845     2.010    dmem/dMemory/RAM_reg_0_63_27_27/WCLK
    SLICE_X12Y91         RAMS64E                                      r  dmem/dMemory/RAM_reg_0_63_27_27/SP/CLK
                         clock pessimism             -0.500     1.509    
    SLICE_X12Y91         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.653    dmem/dMemory/RAM_reg_0_63_27_27/SP
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 mips/dp/rdfp/b_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmem/dMemory/RAM_reg_0_63_15_15/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.219%)  route 0.193ns (57.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.573     1.492    mips/dp/rdfp/CLK
    SLICE_X13Y88         FDCE                                         r  mips/dp/rdfp/b_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDCE (Prop_fdce_C_Q)         0.141     1.633 r  mips/dp/rdfp/b_reg[15]/Q
                         net (fo=5, routed)           0.193     1.826    dmem/dMemory/RAM_reg_0_63_15_15/D
    SLICE_X10Y88         RAMS64E                                      r  dmem/dMemory/RAM_reg_0_63_15_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.844     2.009    dmem/dMemory/RAM_reg_0_63_15_15/WCLK
    SLICE_X10Y88         RAMS64E                                      r  dmem/dMemory/RAM_reg_0_63_15_15/SP/CLK
                         clock pessimism             -0.479     1.529    
    SLICE_X10Y88         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.146     1.675    dmem/dMemory/RAM_reg_0_63_15_15/SP
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 mips/c/md/FSM_onehot_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/c/md/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.571     1.490    mips/c/md/CLK
    SLICE_X13Y86         FDCE                                         r  mips/c/md/FSM_onehot_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  mips/c/md/FSM_onehot_state_reg[14]/Q
                         net (fo=2, routed)           0.098     1.730    mips/c/md/FSM_onehot_state_reg_n_0_[14]
    SLICE_X12Y86         LUT6 (Prop_lut6_I3_O)        0.045     1.775 r  mips/c/md/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.775    mips/c/md/FSM_onehot_state[0]_i_1_n_0
    SLICE_X12Y86         FDPE                                         r  mips/c/md/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.841     2.006    mips/c/md/CLK
    SLICE_X12Y86         FDPE                                         r  mips/c/md/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.502     1.503    
    SLICE_X12Y86         FDPE (Hold_fdpe_C_D)         0.120     1.623    mips/c/md/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mips/dp/instrfp/q_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rdfp/a_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.642%)  route 0.102ns (35.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.574     1.493    mips/dp/instrfp/CLK
    SLICE_X13Y90         FDCE                                         r  mips/dp/instrfp/q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDCE (Prop_fdce_C_Q)         0.141     1.634 r  mips/dp/instrfp/q_reg[25]/Q
                         net (fo=69, routed)          0.102     1.736    mips/dp/instrfp/q_reg[31]_0[24]
    SLICE_X12Y90         LUT6 (Prop_lut6_I2_O)        0.045     1.781 r  mips/dp/instrfp/a[23]_i_1/O
                         net (fo=1, routed)           0.000     1.781    mips/dp/rdfp/a_reg[31]_0[23]
    SLICE_X12Y90         FDCE                                         r  mips/dp/rdfp/a_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.845     2.010    mips/dp/rdfp/CLK
    SLICE_X12Y90         FDCE                                         r  mips/dp/rdfp/a_reg[23]/C
                         clock pessimism             -0.503     1.506    
    SLICE_X12Y90         FDCE (Hold_fdce_C_D)         0.121     1.627    mips/dp/rdfp/a_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 mips/dp/instrfp/q_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rdfp/a_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.196%)  route 0.104ns (35.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.574     1.493    mips/dp/instrfp/CLK
    SLICE_X13Y90         FDCE                                         r  mips/dp/instrfp/q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDCE (Prop_fdce_C_Q)         0.141     1.634 r  mips/dp/instrfp/q_reg[25]/Q
                         net (fo=69, routed)          0.104     1.738    mips/dp/instrfp/q_reg[31]_0[24]
    SLICE_X12Y90         LUT6 (Prop_lut6_I2_O)        0.045     1.783 r  mips/dp/instrfp/a[21]_i_1/O
                         net (fo=1, routed)           0.000     1.783    mips/dp/rdfp/a_reg[31]_0[21]
    SLICE_X12Y90         FDCE                                         r  mips/dp/rdfp/a_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.845     2.010    mips/dp/rdfp/CLK
    SLICE_X12Y90         FDCE                                         r  mips/dp/rdfp/a_reg[21]/C
                         clock pessimism             -0.503     1.506    
    SLICE_X12Y90         FDCE (Hold_fdce_C_D)         0.120     1.626    mips/dp/rdfp/a_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 mips/dp/rdfp/b_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmem/dMemory/RAM_reg_0_63_6_6/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.923%)  route 0.173ns (55.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.603     1.522    mips/dp/rdfp/CLK
    SLICE_X3Y92          FDCE                                         r  mips/dp/rdfp/b_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  mips/dp/rdfp/b_reg[6]/Q
                         net (fo=5, routed)           0.173     1.836    dmem/dMemory/RAM_reg_0_63_6_6/D
    SLICE_X2Y92          RAMS64E                                      r  dmem/dMemory/RAM_reg_0_63_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.876     2.041    dmem/dMemory/RAM_reg_0_63_6_6/WCLK
    SLICE_X2Y92          RAMS64E                                      r  dmem/dMemory/RAM_reg_0_63_6_6/SP/CLK
                         clock pessimism             -0.505     1.535    
    SLICE_X2Y92          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.679    dmem/dMemory/RAM_reg_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 mips/dp/rdfp/b_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmem/dMemory/RAM_reg_0_63_24_24/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.626%)  route 0.182ns (56.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.574     1.493    mips/dp/rdfp/CLK
    SLICE_X13Y92         FDCE                                         r  mips/dp/rdfp/b_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDCE (Prop_fdce_C_Q)         0.141     1.634 r  mips/dp/rdfp/b_reg[24]/Q
                         net (fo=5, routed)           0.182     1.817    dmem/dMemory/RAM_reg_0_63_24_24/D
    SLICE_X12Y91         RAMS64E                                      r  dmem/dMemory/RAM_reg_0_63_24_24/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.845     2.010    dmem/dMemory/RAM_reg_0_63_24_24/WCLK
    SLICE_X12Y91         RAMS64E                                      r  dmem/dMemory/RAM_reg_0_63_24_24/SP/CLK
                         clock pessimism             -0.500     1.509    
    SLICE_X12Y91         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.653    dmem/dMemory/RAM_reg_0_63_24_24/SP
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y74     dmem/m7seg/clkdiv_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X6Y83     mips/dp/alufp/q_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X8Y85     mips/dp/alufp/q_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X3Y87     mips/dp/datafp/q_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X1Y89     mips/dp/datafp/q_reg[5]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X1Y89     mips/dp/datafp/q_reg[6]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X3Y92     mips/dp/datafp/q_reg[7]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X3Y92     mips/dp/datafp/q_reg[8]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X1Y89     mips/dp/datafp/q_reg[9]/C
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y91    mips/dp/rf/rf_reg_r1_0_31_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y91    mips/dp/rf/rf_reg_r1_0_31_24_29/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y91    mips/dp/rf/rf_reg_r1_0_31_24_29/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y91    mips/dp/rf/rf_reg_r1_0_31_24_29/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y91    mips/dp/rf/rf_reg_r1_0_31_24_29/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y92    mips/dp/rf/rf_reg_r2_0_31_24_29/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y92    mips/dp/rf/rf_reg_r2_0_31_24_29/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y92    mips/dp/rf/rf_reg_r2_0_31_24_29/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y92     mips/dp/rf/rf_reg_r2_0_31_30_31/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y92     mips/dp/rf/rf_reg_r2_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y88    dmem/dMemory/RAM_reg_0_63_16_16/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y88    dmem/dMemory/RAM_reg_0_63_16_16/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y93     dmem/dMemory/RAM_reg_0_63_17_17/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y93     dmem/dMemory/RAM_reg_0_63_17_17/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y93     dmem/dMemory/RAM_reg_0_63_18_18/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y93     dmem/dMemory/RAM_reg_0_63_18_18/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y93     dmem/dMemory/RAM_reg_0_63_19_19/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y93     dmem/dMemory/RAM_reg_0_63_19_19/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y93     dmem/dMemory/RAM_reg_0_63_1_1/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y93     dmem/dMemory/RAM_reg_0_63_1_1/SP/CLK



