#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Mar 17 15:06:13 2023
# Process ID: 18429
# Current directory: /home/wilfred/Desktop/github/Digital-Design-and-Computer-Architecture/vivado_simulations
# Command line: vivado
# Log file: /home/wilfred/Desktop/github/Digital-Design-and-Computer-Architecture/vivado_simulations/vivado.log
# Journal file: /home/wilfred/Desktop/github/Digital-Design-and-Computer-Architecture/vivado_simulations/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/wilfred/vivado_workspace/utility_vector/utility_vector.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 6641.633 ; gain = 202.344 ; free physical = 1030 ; free virtual = 5922
open_bd_design {/home/wilfred/vivado_workspace/utility_vector/utility_vector.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Successfully read diagram <design_1> from BD file </home/wilfred/vivado_workspace/utility_vector/utility_vector.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 6743.023 ; gain = 74.375 ; free physical = 1000 ; free virtual = 5902
update_compile_order -fileset sources_1
close_project
open_project /home/wilfred/Desktop/github/Digital-Design-and-Computer-Architecture/vivado_simulations/clock_pmod_out/clock_pmod_out.xpr
INFO: [Project 1-313] Project file moved from '/home/wilfred/vivado_workspace/clock_pmod_out' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
create_bd_design "design_1"
Wrote  : </home/wilfred/Desktop/github/Digital-Design-and-Computer-Architecture/vivado_simulations/clock_pmod_out/clock_pmod_out.srcs/sources_1/bd/design_1/design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 6781.586 ; gain = 33.105 ; free physical = 842 ; free virtual = 5777
update_compile_order -fileset sources_1
create_bd_cell -type module -reference clock_out clock_out_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property location {0.5 -31 -88} [get_bd_cells clock_out_0]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New Clocking Wizard} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins clock_out_0/clk]
create_bd_cell: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 6939.516 ; gain = 99.000 ; free physical = 704 ; free virtual = 5661
apply_bd_automation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 6939.516 ; gain = 99.000 ; free physical = 704 ; free virtual = 5661
set_property location {0.5 -329 -91} [get_bd_cells clk_wiz]
set_property location {1 -332 -79} [get_bd_cells clk_wiz]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {New External Port (ACTIVE_LOW)}}  [get_bd_pins clk_wiz/clk_in1]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /clk_wiz]
INFO: [board_rule 100-100] set_property CONFIG.CLK_IN1_BOARD_INTERFACE sys_clock [get_bd_cells /clk_wiz]
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
INFO: [board_rule 100-100] create_bd_port -dir I sys_clock -type clk
INFO: [board_rule 100-100] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
INFO: [board_rule 100-100] set_property CONFIG.PHASE 0.000 /sys_clock
INFO: [board_rule 100-100] connect_bd_net /sys_clock /clk_wiz/clk_in1
INFO: [board_rule 100-100] set_property CONFIG.FREQ_HZ 125000000 /sys_clock
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {New External Port (ACTIVE_HIGH)}}  [get_bd_pins clk_wiz/reset]
INFO: [board_rule 100-100] create_bd_port -dir I reset_rtl -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset_rtl
INFO: [board_rule 100-100] connect_bd_net /reset_rtl /clk_wiz/reset
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset_rtl
WARNING: [board_rule 100-100] Board automation did not generate location constraint for /clk_wiz/reset. Users may need to specify the location constraint manually.
endgroup
update_module_reference design_1_clock_out_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/wilfred/Desktop/github/Digital-Design-and-Computer-Architecture/vivado_simulations/clock_pmod_out/clock_pmod_out.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_clock_out_0_0 from clock_out_v1_0 1.0 to clock_out_v1_0 1.0
Wrote  : </home/wilfred/Desktop/github/Digital-Design-and-Computer-Architecture/vivado_simulations/clock_pmod_out/clock_pmod_out.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/wilfred/Desktop/github/Digital-Design-and-Computer-Architecture/vivado_simulations/clock_pmod_out/clock_pmod_out.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
startgroup
create_bd_port -dir O clk_to_pmod
connect_bd_net [get_bd_pins /clock_out_0/clk_to_pmod] [get_bd_ports clk_to_pmod]
endgroup
startgroup
create_bd_port -dir O LED
connect_bd_net [get_bd_pins /clock_out_0/LED] [get_bd_ports LED]
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : </home/wilfred/Desktop/github/Digital-Design-and-Computer-Architecture/vivado_simulations/clock_pmod_out/clock_pmod_out.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/wilfred/Desktop/github/Digital-Design-and-Computer-Architecture/vivado_simulations/clock_pmod_out/clock_pmod_out.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Mar 17 15:14:52 2023] Launched synth_1...
Run output will be captured here: /home/wilfred/Desktop/github/Digital-Design-and-Computer-Architecture/vivado_simulations/clock_pmod_out/clock_pmod_out.runs/synth_1/runme.log
[Fri Mar 17 15:14:52 2023] Launched impl_1...
Run output will be captured here: /home/wilfred/Desktop/github/Digital-Design-and-Computer-Architecture/vivado_simulations/clock_pmod_out/clock_pmod_out.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Mar 17 15:18:54 2023] Launched synth_1...
Run output will be captured here: /home/wilfred/Desktop/github/Digital-Design-and-Computer-Architecture/vivado_simulations/clock_pmod_out/clock_pmod_out.runs/synth_1/runme.log
[Fri Mar 17 15:18:54 2023] Launched impl_1...
Run output will be captured here: /home/wilfred/Desktop/github/Digital-Design-and-Computer-Architecture/vivado_simulations/clock_pmod_out/clock_pmod_out.runs/impl_1/runme.log
open_bd_design {/home/wilfred/Desktop/github/Digital-Design-and-Computer-Architecture/vivado_simulations/clock_pmod_out/clock_pmod_out.srcs/sources_1/bd/design_1/design_1.bd}
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7192.117 ; gain = 0.000 ; free physical = 1796 ; free virtual = 5111
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7712.430 ; gain = 0.000 ; free physical = 1306 ; free virtual = 4632
Restored from archive | CPU: 0.030000 secs | Memory: 0.085167 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7712.430 ; gain = 0.000 ; free physical = 1306 ; free virtual = 4632
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7712.430 ; gain = 0.000 ; free physical = 1306 ; free virtual = 4632
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 7891.613 ; gain = 818.742 ; free physical = 1402 ; free virtual = 4776
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_bd_design {/home/wilfred/Desktop/github/Digital-Design-and-Computer-Architecture/vivado_simulations/clock_pmod_out/clock_pmod_out.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_clock_out_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/wilfred/Desktop/github/Digital-Design-and-Computer-Architecture/vivado_simulations/clock_pmod_out/clock_pmod_out.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_clock_out_0_0 from clock_out_v1_0 1.0 to clock_out_v1_0 1.0
Wrote  : </home/wilfred/Desktop/github/Digital-Design-and-Computer-Architecture/vivado_simulations/clock_pmod_out/clock_pmod_out.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/wilfred/Desktop/github/Digital-Design-and-Computer-Architecture/vivado_simulations/clock_pmod_out/clock_pmod_out.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
startgroup
create_bd_port -dir O clk_125
connect_bd_net [get_bd_pins /clock_out_0/clk_125] [get_bd_ports clk_125]
endgroup
regenerate_bd_layout
make_wrapper -files [get_files /home/wilfred/Desktop/github/Digital-Design-and-Computer-Architecture/vivado_simulations/clock_pmod_out/clock_pmod_out.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-927] Following properties on pin /clock_out_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : </home/wilfred/Desktop/github/Digital-Design-and-Computer-Architecture/vivado_simulations/clock_pmod_out/clock_pmod_out.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/wilfred/Desktop/github/Digital-Design-and-Computer-Architecture/vivado_simulations/clock_pmod_out/clock_pmod_out.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : /home/wilfred/Desktop/github/Digital-Design-and-Computer-Architecture/vivado_simulations/clock_pmod_out/clock_pmod_out.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/wilfred/Desktop/github/Digital-Design-and-Computer-Architecture/vivado_simulations/clock_pmod_out/clock_pmod_out.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/wilfred/Desktop/github/Digital-Design-and-Computer-Architecture/vivado_simulations/clock_pmod_out/clock_pmod_out.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse /home/wilfred/Desktop/github/Digital-Design-and-Computer-Architecture/vivado_simulations/clock_pmod_out/clock_pmod_out.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/wilfred/Desktop/github/Digital-Design-and-Computer-Architecture/vivado_simulations/clock_pmod_out/clock_pmod_out.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/wilfred/Desktop/github/Digital-Design-and-Computer-Architecture/vivado_simulations/clock_pmod_out/clock_pmod_out.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : /home/wilfred/Desktop/github/Digital-Design-and-Computer-Architecture/vivado_simulations/clock_pmod_out/clock_pmod_out.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/wilfred/Desktop/github/Digital-Design-and-Computer-Architecture/vivado_simulations/clock_pmod_out/clock_pmod_out.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/wilfred/Desktop/github/Digital-Design-and-Computer-Architecture/vivado_simulations/clock_pmod_out/clock_pmod_out.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
Exporting to file /home/wilfred/Desktop/github/Digital-Design-and-Computer-Architecture/vivado_simulations/clock_pmod_out/clock_pmod_out.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/wilfred/Desktop/github/Digital-Design-and-Computer-Architecture/vivado_simulations/clock_pmod_out/clock_pmod_out.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/wilfred/Desktop/github/Digital-Design-and-Computer-Architecture/vivado_simulations/clock_pmod_out/clock_pmod_out.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Fri Mar 17 15:26:00 2023] Launched design_1_clk_wiz_0_synth_1, design_1_clock_out_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_clk_wiz_0_synth_1: /home/wilfred/Desktop/github/Digital-Design-and-Computer-Architecture/vivado_simulations/clock_pmod_out/clock_pmod_out.runs/design_1_clk_wiz_0_synth_1/runme.log
design_1_clock_out_0_0_synth_1: /home/wilfred/Desktop/github/Digital-Design-and-Computer-Architecture/vivado_simulations/clock_pmod_out/clock_pmod_out.runs/design_1_clock_out_0_0_synth_1/runme.log
synth_1: /home/wilfred/Desktop/github/Digital-Design-and-Computer-Architecture/vivado_simulations/clock_pmod_out/clock_pmod_out.runs/synth_1/runme.log
[Fri Mar 17 15:26:00 2023] Launched impl_1...
Run output will be captured here: /home/wilfred/Desktop/github/Digital-Design-and-Computer-Architecture/vivado_simulations/clock_pmod_out/clock_pmod_out.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 7953.195 ; gain = 16.008 ; free physical = 1369 ; free virtual = 4751
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Mar 17 15:30:46 2023] Launched synth_1...
Run output will be captured here: /home/wilfred/Desktop/github/Digital-Design-and-Computer-Architecture/vivado_simulations/clock_pmod_out/clock_pmod_out.runs/synth_1/runme.log
[Fri Mar 17 15:30:46 2023] Launched impl_1...
Run output will be captured here: /home/wilfred/Desktop/github/Digital-Design-and-Computer-Architecture/vivado_simulations/clock_pmod_out/clock_pmod_out.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:13:42
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
[?1034h

****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-11:11:48
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {/home/wilfred/Desktop/github/Digital-Design-and-Computer-Architecture/vivado_simulations/clock_pmod_out/clock_pmod_out.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_0]
current_hw_device [get_hw_devices xc7z020_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_0] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_0]
set_property PROGRAM.FILE {/home/wilfred/Desktop/github/Digital-Design-and-Computer-Architecture/vivado_simulations/clock_pmod_out/clock_pmod_out.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_0]
program_hw_devices [get_hw_devices xc7z020_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_0] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 17 16:18:41 2023...
