\BOOKMARK [0][-]{chapter*.1}{Abstract}{}% 1
\BOOKMARK [0][-]{chapter.1}{Introduction}{}% 2
\BOOKMARK [1][-]{section.1.1}{Simulation}{chapter.1}% 3
\BOOKMARK [1][-]{section.1.2}{Instruction Set Simulation}{chapter.1}% 4
\BOOKMARK [2][-]{subsection.1.2.1}{Cycle Accurate Simuation}{section.1.2}% 5
\BOOKMARK [2][-]{subsection.1.2.2}{Functional Simulation}{section.1.2}% 6
\BOOKMARK [1][-]{section.1.3}{Host Compiled Simulation}{chapter.1}% 7
\BOOKMARK [1][-]{section.1.4}{Related Work}{chapter.1}% 8
\BOOKMARK [2][-]{subsection.1.4.1}{Sampling Based Approach}{section.1.4}% 9
\BOOKMARK [1][-]{section.1.5}{Thesis Outline}{chapter.1}% 10
\BOOKMARK [0][-]{chapter.2}{Host Compiled Simulation}{}% 11
\BOOKMARK [1][-]{section.2.1}{Simple Example}{chapter.2}% 12
\BOOKMARK [1][-]{section.2.2}{The Flow}{chapter.2}% 13
\BOOKMARK [1][-]{section.2.3}{Source Code to Intermediate Source Code}{chapter.2}% 14
\BOOKMARK [1][-]{section.2.4}{Mapping between ISC and Binary Code}{chapter.2}% 15
\BOOKMARK [2][-]{subsection.2.4.1}{Handling of Conditional Execution Optimization}{section.2.4}% 16
\BOOKMARK [1][-]{section.2.5}{Timing Characterisation for Pipeline Execution}{chapter.2}% 17
\BOOKMARK [2][-]{subsection.2.5.1}{Branch Prediction}{section.2.5}% 18
\BOOKMARK [1][-]{section.2.6}{Timing Characterization for Memory Accesses}{chapter.2}% 19
\BOOKMARK [2][-]{subsection.2.6.1}{Cache Simulator}{section.2.6}% 20
\BOOKMARK [1][-]{section.2.7}{Instrumentation for Instruction Access Simulation}{chapter.2}% 21
\BOOKMARK [1][-]{section.2.8}{Instrumentation for Data Access Simulation}{chapter.2}% 22
\BOOKMARK [2][-]{subsection.2.8.1}{Resolve address of each variable}{section.2.8}% 23
\BOOKMARK [2][-]{subsection.2.8.2}{Analyse binary code for identifying load/store operations on variables}{section.2.8}% 24
\BOOKMARK [2][-]{subsection.2.8.3}{Parse Source Code}{section.2.8}% 25
\BOOKMARK [1][-]{section.2.9}{Estimation of Power Consumption}{chapter.2}% 26
\BOOKMARK [2][-]{subsection.2.9.1}{Trace Collection}{section.2.9}% 27
\BOOKMARK [0][-]{chapter.3}{Implementation Specific Details}{}% 28
\BOOKMARK [1][-]{section.3.1}{Target Processor: Salient Features}{chapter.3}% 29
\BOOKMARK [1][-]{section.3.2}{Instruction Pipeline}{chapter.3}% 30
\BOOKMARK [2][-]{subsection.3.2.1}{Interlocking}{section.3.2}% 31
\BOOKMARK [2][-]{subsection.3.2.2}{Branch Prediction Unit}{section.3.2}% 32
\BOOKMARK [1][-]{section.3.3}{Memory System}{chapter.3}% 33
\BOOKMARK [2][-]{subsection.3.3.1}{Replacement Policies}{section.3.3}% 34
\BOOKMARK [2][-]{subsection.3.3.2}{Data Prefetching}{section.3.3}% 35
\BOOKMARK [2][-]{subsection.3.3.3}{Read-Allocate Mode}{section.3.3}% 36
\BOOKMARK [2][-]{subsection.3.3.4}{Store Buffers}{section.3.3}% 37
\BOOKMARK [0][-]{chapter.4}{Results}{}% 38
\BOOKMARK [1][-]{section.4.1}{Test Setup}{chapter.4}% 39
\BOOKMARK [1][-]{section.4.2}{Timing Estimates}{chapter.4}% 40
\BOOKMARK [2][-]{subsection.4.2.1}{Without Branch Prediction and Prefetching}{section.4.2}% 41
\BOOKMARK [2][-]{subsection.4.2.2}{With Branch Prediction}{section.4.2}% 42
\BOOKMARK [2][-]{subsection.4.2.3}{With Branch Prediction and Prefetching}{section.4.2}% 43
\BOOKMARK [1][-]{section.4.3}{Simulation Speed}{chapter.4}% 44
\BOOKMARK [0][-]{chapter.5}{Conclusion}{}% 45
\BOOKMARK [0][-]{section*.27}{Appendices}{}% 46
\BOOKMARK [0][-]{Appendix.1.A}{Source Code to ISC Conversion}{}% 47
\BOOKMARK [0][-]{Appendix.1.B}{Mapping Algorithm}{}% 48
\BOOKMARK [0][-]{appendix*.30}{List of Figures}{}% 49
\BOOKMARK [0][-]{appendix*.31}{List of Tables}{}% 50
\BOOKMARK [0][-]{appendix*.32}{Bibliography}{}% 51
