Analysis & Synthesis report for RV_FPGA_PLC_Potato
Fri Feb  8 04:30:32 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|intercon_peripheral
 11. State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_intercon:intercon_error|prev_error_access
 12. State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_uart:uart0|wb_state
 13. State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_uart:uart0|tx_state
 14. State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_uart:uart0|rx_state
 15. State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_wb_arbiter:arbiter|state
 16. State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_wb_adapter:dmem_if|state
 17. State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|state
 18. State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_writeback:writeback|csr_write_out
 19. State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_memory:memory|mem_size
 20. State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_memory:memory|mem_op
 21. State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_memory:memory|csr_write_out
 22. State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|mem_size
 23. State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|alu_y_src
 24. State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|alu_x_src
 25. State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|alu_op
 26. State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|mem_op
 27. State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|csr_write
 28. State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|branch
 29. State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_csr_unit:csr_unit|test_register.state
 30. Registers Removed During Synthesis
 31. Removed Registers Triggering Further Register Optimizations
 32. General Register Statistics
 33. Inverted Register Statistics
 34. Registers Packed Into Inferred Megafunctions
 35. Registers Added for RAM Pass-Through Logic
 36. Multiplexer Restructuring Statistics (Restructuring Performed)
 37. Source assignments for toplevel:Potato_SoC|aee_rom_wrapper:aee_rom|aee_rom:rom|altsyncram:altsyncram_component|altsyncram_hl24:auto_generated
 38. Source assignments for toplevel:Potato_SoC|pp_soc_uart:uart0|pp_fifo:recv_buffer|altsyncram:memory_rtl_0|altsyncram_n9o1:auto_generated
 39. Source assignments for toplevel:Potato_SoC|pp_soc_uart:uart0|pp_fifo:send_buffer|altsyncram:memory_rtl_0|altsyncram_n9o1:auto_generated
 40. Source assignments for toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|altsyncram:cache_memory_rtl_0|altsyncram_a9n1:auto_generated
 41. Source assignments for toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|altsyncram:\regfile:registers_rtl_0|altsyncram_79p1:auto_generated
 42. Source assignments for toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|altsyncram:\regfile:registers_rtl_1|altsyncram_79p1:auto_generated
 43. Parameter Settings for User Entity Instance: toplevel:Potato_SoC|pp_soc_reset:reset_controller
 44. Parameter Settings for User Entity Instance: toplevel:Potato_SoC|clock_generator:clkgen|clock_generator_0002:clock_generator_inst|altera_pll:altera_pll_i
 45. Parameter Settings for User Entity Instance: toplevel:Potato_SoC|pp_potato:processor
 46. Parameter Settings for User Entity Instance: toplevel:Potato_SoC|pp_potato:processor|pp_core:processor
 47. Parameter Settings for User Entity Instance: toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_csr_unit:csr_unit
 48. Parameter Settings for User Entity Instance: toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_csr_unit:csr_unit|pp_counter:timer_counter
 49. Parameter Settings for User Entity Instance: toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_csr_unit:csr_unit|pp_counter:cycle_counter
 50. Parameter Settings for User Entity Instance: toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_csr_unit:csr_unit|pp_counter:instret_counter
 51. Parameter Settings for User Entity Instance: toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_fetch:fetch
 52. Parameter Settings for User Entity Instance: toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_decode:decode
 53. Parameter Settings for User Entity Instance: toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache
 54. Parameter Settings for User Entity Instance: toplevel:Potato_SoC|pp_soc_uart:uart0
 55. Parameter Settings for User Entity Instance: toplevel:Potato_SoC|pp_soc_uart:uart0|pp_fifo:send_buffer
 56. Parameter Settings for User Entity Instance: toplevel:Potato_SoC|pp_soc_uart:uart0|pp_fifo:recv_buffer
 57. Parameter Settings for User Entity Instance: toplevel:Potato_SoC|aee_rom_wrapper:aee_rom
 58. Parameter Settings for User Entity Instance: toplevel:Potato_SoC|aee_rom_wrapper:aee_rom|aee_rom:rom|altsyncram:altsyncram_component
 59. Parameter Settings for User Entity Instance: toplevel:Potato_SoC|pp_soc_memory:aee_ram
 60. Parameter Settings for Inferred Entity Instance: toplevel:Potato_SoC|pp_soc_uart:uart0|pp_fifo:recv_buffer|altsyncram:memory_rtl_0
 61. Parameter Settings for Inferred Entity Instance: toplevel:Potato_SoC|pp_soc_uart:uart0|pp_fifo:send_buffer|altsyncram:memory_rtl_0
 62. Parameter Settings for Inferred Entity Instance: toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|altsyncram:cache_memory_rtl_0
 63. Parameter Settings for Inferred Entity Instance: toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|altsyncram:\regfile:registers_rtl_0
 64. Parameter Settings for Inferred Entity Instance: toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|altsyncram:\regfile:registers_rtl_1
 65. altsyncram Parameter Settings by Entity Instance
 66. Port Connectivity Checks: "toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_csr_unit:csr_unit|pp_counter:cycle_counter"
 67. Port Connectivity Checks: "toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_csr_unit:csr_unit|pp_counter:timer_counter"
 68. Port Connectivity Checks: "toplevel:Potato_SoC|pp_potato:processor"
 69. Port Connectivity Checks: "toplevel:Potato_SoC"
 70. Post-Synthesis Netlist Statistics for Top Partition
 71. Elapsed Time Per Partition
 72. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Feb  8 04:30:31 2019       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; RV_FPGA_PLC_Potato                          ;
; Top-level Entity Name           ; RV_FPGA_PLC_Potato                          ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 5876                                        ;
; Total pins                      ; 91                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 148,992                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC5C6F27C7     ;                    ;
; Top-level entity name                                                           ; RV_FPGA_PLC_Potato ; RV_FPGA_PLC_Potato ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; File Name with User-Entered Path                             ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                              ; Library         ;
+--------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; RV_FPGA_PLC_Potato.vhd                                       ; yes             ; User VHDL File                                        ; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd                                       ;                 ;
; vhdl/pp_soc_uart.vhd                                         ; yes             ; User VHDL File                                        ; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_uart.vhd                                         ;                 ;
; vhdl/pp_soc_timer.vhd                                        ; yes             ; User VHDL File                                        ; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_timer.vhd                                        ;                 ;
; vhdl/pp_soc_reset.vhd                                        ; yes             ; User VHDL File                                        ; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_reset.vhd                                        ;                 ;
; vhdl/pp_soc_memory.vhd                                       ; yes             ; User VHDL File                                        ; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_memory.vhd                                       ;                 ;
; vhdl/pp_soc_intercon.vhd                                     ; yes             ; User VHDL File                                        ; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_intercon.vhd                                     ;                 ;
; vhdl/pp_fifo.vhd                                             ; yes             ; User VHDL File                                        ; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_fifo.vhd                                             ;                 ;
; vhdl/toplevel.vhd                                            ; yes             ; User VHDL File                                        ; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/toplevel.vhd                                            ;                 ;
; vhdl/pp_writeback.vhd                                        ; yes             ; User VHDL File                                        ; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_writeback.vhd                                        ;                 ;
; vhdl/pp_wb_arbiter.vhd                                       ; yes             ; User VHDL File                                        ; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_wb_arbiter.vhd                                       ;                 ;
; vhdl/pp_wb_adapter.vhd                                       ; yes             ; User VHDL File                                        ; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_wb_adapter.vhd                                       ;                 ;
; vhdl/pp_utilities.vhd                                        ; yes             ; User VHDL File                                        ; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_utilities.vhd                                        ;                 ;
; vhdl/pp_types.vhd                                            ; yes             ; User VHDL File                                        ; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_types.vhd                                            ;                 ;
; vhdl/pp_register_file.vhd                                    ; yes             ; User VHDL File                                        ; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_register_file.vhd                                    ;                 ;
; vhdl/pp_potato.vhd                                           ; yes             ; User VHDL File                                        ; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_potato.vhd                                           ;                 ;
; vhdl/pp_memory.vhd                                           ; yes             ; User VHDL File                                        ; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_memory.vhd                                           ;                 ;
; vhdl/pp_imm_decoder.vhd                                      ; yes             ; User VHDL File                                        ; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_imm_decoder.vhd                                      ;                 ;
; vhdl/pp_icache.vhd                                           ; yes             ; User VHDL File                                        ; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_icache.vhd                                           ;                 ;
; vhdl/pp_fetch.vhd                                            ; yes             ; User VHDL File                                        ; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_fetch.vhd                                            ;                 ;
; vhdl/pp_execute.vhd                                          ; yes             ; User VHDL File                                        ; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_execute.vhd                                          ;                 ;
; vhdl/pp_decode.vhd                                           ; yes             ; User VHDL File                                        ; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_decode.vhd                                           ;                 ;
; vhdl/pp_csr_unit.vhd                                         ; yes             ; User VHDL File                                        ; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_csr_unit.vhd                                         ;                 ;
; vhdl/pp_csr_alu.vhd                                          ; yes             ; User VHDL File                                        ; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_csr_alu.vhd                                          ;                 ;
; vhdl/pp_csr.vhd                                              ; yes             ; User VHDL File                                        ; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_csr.vhd                                              ;                 ;
; vhdl/pp_counter.vhd                                          ; yes             ; User VHDL File                                        ; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_counter.vhd                                          ;                 ;
; vhdl/pp_core.vhd                                             ; yes             ; User VHDL File                                        ; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_core.vhd                                             ;                 ;
; vhdl/pp_control_unit.vhd                                     ; yes             ; User VHDL File                                        ; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_control_unit.vhd                                     ;                 ;
; vhdl/pp_constants.vhd                                        ; yes             ; User VHDL File                                        ; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_constants.vhd                                        ;                 ;
; vhdl/pp_comparator.vhd                                       ; yes             ; User VHDL File                                        ; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_comparator.vhd                                       ;                 ;
; vhdl/pp_alu_mux.vhd                                          ; yes             ; User VHDL File                                        ; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_alu_mux.vhd                                          ;                 ;
; vhdl/pp_alu_control_unit.vhd                                 ; yes             ; User VHDL File                                        ; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_alu_control_unit.vhd                                 ;                 ;
; vhdl/pp_alu.vhd                                              ; yes             ; User VHDL File                                        ; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_alu.vhd                                              ;                 ;
; vhdl/aee_rom_wrapper.vhd                                     ; yes             ; User VHDL File                                        ; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/aee_rom_wrapper.vhd                                     ;                 ;
; vhdl/aee_rom.vhd                                             ; yes             ; User Wizard-Generated File                            ; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/aee_rom.vhd                                             ;                 ;
; vhdl/clock_generator.vhd                                     ; yes             ; User Wizard-Generated File                            ; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/clock_generator.vhd                                     ; clock_generator ;
; vhdl/clock_generator/clock_generator_0002.v                  ; yes             ; User Verilog HDL File                                 ; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/clock_generator/clock_generator_0002.v                  ; clock_generator ;
; altera_pll.v                                                 ; yes             ; Megafunction                                          ; /home/hossameldin/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_pll.v                                                        ;                 ;
; altsyncram.tdf                                               ; yes             ; Megafunction                                          ; /home/hossameldin/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                                      ;                 ;
; stratix_ram_block.inc                                        ; yes             ; Megafunction                                          ; /home/hossameldin/intelFPGA_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                               ;                 ;
; lpm_mux.inc                                                  ; yes             ; Megafunction                                          ; /home/hossameldin/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                                         ;                 ;
; lpm_decode.inc                                               ; yes             ; Megafunction                                          ; /home/hossameldin/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                                      ;                 ;
; aglobal180.inc                                               ; yes             ; Megafunction                                          ; /home/hossameldin/intelFPGA_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                                                      ;                 ;
; a_rdenreg.inc                                                ; yes             ; Megafunction                                          ; /home/hossameldin/intelFPGA_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                       ;                 ;
; altrom.inc                                                   ; yes             ; Megafunction                                          ; /home/hossameldin/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altrom.inc                                                          ;                 ;
; altram.inc                                                   ; yes             ; Megafunction                                          ; /home/hossameldin/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altram.inc                                                          ;                 ;
; altdpram.inc                                                 ; yes             ; Megafunction                                          ; /home/hossameldin/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                                                        ;                 ;
; db/altsyncram_hl24.tdf                                       ; yes             ; Auto-Generated Megafunction                           ; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/db/altsyncram_hl24.tdf                                       ;                 ;
; bootloader.mif                                               ; yes             ; Auto-Found Memory Initialization File                 ; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/bootloader.mif                                               ;                 ;
; db/altsyncram_n9o1.tdf                                       ; yes             ; Auto-Generated Megafunction                           ; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/db/altsyncram_n9o1.tdf                                       ;                 ;
; db/RV_FPGA_PLC_Potato.ram0_pp_fifo_64a0ced3.hdl.mif          ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/db/RV_FPGA_PLC_Potato.ram0_pp_fifo_64a0ced3.hdl.mif          ;                 ;
; db/altsyncram_a9n1.tdf                                       ; yes             ; Auto-Generated Megafunction                           ; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/db/altsyncram_a9n1.tdf                                       ;                 ;
; db/altsyncram_79p1.tdf                                       ; yes             ; Auto-Generated Megafunction                           ; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/db/altsyncram_79p1.tdf                                       ;                 ;
; db/RV_FPGA_PLC_Potato.ram0_pp_register_file_b60e35e6.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/db/RV_FPGA_PLC_Potato.ram0_pp_register_file_b60e35e6.hdl.mif ;                 ;
+--------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                               ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                       ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 4533                                                                                                                        ;
;                                             ;                                                                                                                             ;
; Combinational ALUT usage for logic          ; 4346                                                                                                                        ;
;     -- 7 input functions                    ; 722                                                                                                                         ;
;     -- 6 input functions                    ; 1185                                                                                                                        ;
;     -- 5 input functions                    ; 664                                                                                                                         ;
;     -- 4 input functions                    ; 724                                                                                                                         ;
;     -- <=3 input functions                  ; 1051                                                                                                                        ;
;                                             ;                                                                                                                             ;
; Dedicated logic registers                   ; 5876                                                                                                                        ;
;                                             ;                                                                                                                             ;
; I/O pins                                    ; 91                                                                                                                          ;
; Total MLAB memory bits                      ; 0                                                                                                                           ;
; Total block memory bits                     ; 148992                                                                                                                      ;
;                                             ;                                                                                                                             ;
; Total DSP Blocks                            ; 0                                                                                                                           ;
;                                             ;                                                                                                                             ;
; Total PLLs                                  ; 2                                                                                                                           ;
;     -- PLLs                                 ; 2                                                                                                                           ;
;                                             ;                                                                                                                             ;
; Maximum fan-out node                        ; toplevel:Potato_SoC|clock_generator:clkgen|clock_generator_0002:clock_generator_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 6046                                                                                                                        ;
; Total fan-out                               ; 42820                                                                                                                       ;
; Average fan-out                             ; 4.03                                                                                                                        ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+
; Compilation Hierarchy Node                           ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                       ; Entity Name          ; Library Name    ;
+------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+
; |RV_FPGA_PLC_Potato                                  ; 4346 (1)            ; 5876 (0)                  ; 148992            ; 0          ; 91   ; 0            ; |RV_FPGA_PLC_Potato                                                                                                                                                       ; RV_FPGA_PLC_Potato   ; work            ;
;    |toplevel:Potato_SoC|                             ; 4345 (101)          ; 5876 (8)                  ; 148992            ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC                                                                                                                                   ; toplevel             ; work            ;
;       |aee_rom_wrapper:aee_rom|                      ; 2 (2)               ; 1 (1)                     ; 131072            ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|aee_rom_wrapper:aee_rom                                                                                                           ; aee_rom_wrapper      ; work            ;
;          |aee_rom:rom|                               ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|aee_rom_wrapper:aee_rom|aee_rom:rom                                                                                               ; aee_rom              ; work            ;
;             |altsyncram:altsyncram_component|        ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|aee_rom_wrapper:aee_rom|aee_rom:rom|altsyncram:altsyncram_component                                                               ; altsyncram           ; work            ;
;                |altsyncram_hl24:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|aee_rom_wrapper:aee_rom|aee_rom:rom|altsyncram:altsyncram_component|altsyncram_hl24:auto_generated                                ; altsyncram_hl24      ; work            ;
;       |clock_generator:clkgen|                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|clock_generator:clkgen                                                                                                            ; clock_generator      ; clock_generator ;
;          |clock_generator_0002:clock_generator_inst| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|clock_generator:clkgen|clock_generator_0002:clock_generator_inst                                                                  ; clock_generator_0002 ; clock_generator ;
;             |altera_pll:altera_pll_i|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|clock_generator:clkgen|clock_generator_0002:clock_generator_inst|altera_pll:altera_pll_i                                          ; altera_pll           ; work            ;
;       |pp_potato:processor|                          ; 3336 (0)            ; 4354 (0)                  ; 17408             ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor                                                                                                               ; pp_potato            ; work            ;
;          |pp_core:processor|                         ; 1953 (103)          ; 1237 (90)                 ; 2048              ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor                                                                                             ; pp_core              ; work            ;
;             |pp_csr_unit:csr_unit|                   ; 625 (433)           ; 550 (358)                 ; 0                 ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_csr_unit:csr_unit                                                                        ; pp_csr_unit          ; work            ;
;                |pp_counter:cycle_counter|            ; 64 (64)             ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_csr_unit:csr_unit|pp_counter:cycle_counter                                               ; pp_counter           ; work            ;
;                |pp_counter:instret_counter|          ; 64 (64)             ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_csr_unit:csr_unit|pp_counter:instret_counter                                             ; pp_counter           ; work            ;
;                |pp_counter:timer_counter|            ; 64 (64)             ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_csr_unit:csr_unit|pp_counter:timer_counter                                               ; pp_counter           ; work            ;
;             |pp_decode:decode|                       ; 147 (56)            ; 63 (63)                   ; 0                 ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_decode:decode                                                                            ; pp_decode            ; work            ;
;                |pp_control_unit:control_unit|        ; 44 (19)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_decode:decode|pp_control_unit:control_unit                                               ; pp_control_unit      ; work            ;
;                   |pp_alu_control_unit:alu_control|  ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_decode:decode|pp_control_unit:control_unit|pp_alu_control_unit:alu_control               ; pp_alu_control_unit  ; work            ;
;                |pp_imm_decoder:immediate_decoder|    ; 47 (47)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_decode:decode|pp_imm_decoder:immediate_decoder                                           ; pp_imm_decoder       ; work            ;
;             |pp_execute:execute|                     ; 861 (237)           ; 160 (160)                 ; 0                 ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute                                                                          ; pp_execute           ; work            ;
;                |pp_alu:alu_instance|                 ; 415 (415)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|pp_alu:alu_instance                                                      ; pp_alu               ; work            ;
;                |pp_alu_mux:alu_x_mux|                ; 79 (79)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|pp_alu_mux:alu_x_mux                                                     ; pp_alu_mux           ; work            ;
;                |pp_alu_mux:alu_y_mux|                ; 85 (85)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|pp_alu_mux:alu_y_mux                                                     ; pp_alu_mux           ; work            ;
;                |pp_comparator:branch_comparator|     ; 45 (45)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|pp_comparator:branch_comparator                                          ; pp_comparator        ; work            ;
;             |pp_fetch:fetch|                         ; 120 (120)           ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_fetch:fetch                                                                              ; pp_fetch             ; work            ;
;             |pp_memory:memory|                       ; 96 (96)             ; 130 (130)                 ; 0                 ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_memory:memory                                                                            ; pp_memory            ; work            ;
;             |pp_register_file:regfile|               ; 1 (1)               ; 86 (86)                   ; 2048              ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile                                                                    ; pp_register_file     ; work            ;
;                |altsyncram:\regfile:registers_rtl_0| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|altsyncram:\regfile:registers_rtl_0                                ; altsyncram           ; work            ;
;                   |altsyncram_79p1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|altsyncram:\regfile:registers_rtl_0|altsyncram_79p1:auto_generated ; altsyncram_79p1      ; work            ;
;                |altsyncram:\regfile:registers_rtl_1| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|altsyncram:\regfile:registers_rtl_1                                ; altsyncram           ; work            ;
;                   |altsyncram_79p1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|altsyncram:\regfile:registers_rtl_1|altsyncram_79p1:auto_generated ; altsyncram_79p1      ; work            ;
;             |pp_writeback:writeback|                 ; 0 (0)               ; 125 (125)                 ; 0                 ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_writeback:writeback                                                                      ; pp_writeback         ; work            ;
;          |pp_icache:\icache_enabled:icache|          ; 1202 (1202)         ; 3008 (3008)               ; 15360             ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache                                                                              ; pp_icache            ; work            ;
;             |altsyncram:cache_memory_rtl_0|          ; 0 (0)               ; 0 (0)                     ; 15360             ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|altsyncram:cache_memory_rtl_0                                                ; altsyncram           ; work            ;
;                |altsyncram_a9n1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 15360             ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|altsyncram:cache_memory_rtl_0|altsyncram_a9n1:auto_generated                 ; altsyncram_a9n1      ; work            ;
;          |pp_wb_adapter:dmem_if|                     ; 59 (59)             ; 106 (106)                 ; 0                 ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_wb_adapter:dmem_if                                                                                         ; pp_wb_adapter        ; work            ;
;          |pp_wb_arbiter:arbiter|                     ; 122 (122)           ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_wb_arbiter:arbiter                                                                                         ; pp_wb_arbiter        ; work            ;
;       |pp_soc_intercon:intercon_error|               ; 59 (59)             ; 142 (142)                 ; 0                 ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_intercon:intercon_error                                                                                                    ; pp_soc_intercon      ; work            ;
;       |pp_soc_memory:aee_ram|                        ; 492 (492)           ; 1057 (1057)               ; 0                 ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_memory:aee_ram                                                                                                             ; pp_soc_memory        ; work            ;
;       |pp_soc_reset:reset_controller|                ; 2 (2)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_reset:reset_controller                                                                                                     ; pp_soc_reset         ; work            ;
;       |pp_soc_timer:timer0|                          ; 122 (122)           ; 98 (98)                   ; 0                 ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_timer:timer0                                                                                                               ; pp_soc_timer         ; work            ;
;       |pp_soc_timer:timer1|                          ; 89 (89)             ; 98 (98)                   ; 0                 ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_timer:timer1                                                                                                               ; pp_soc_timer         ; work            ;
;       |pp_soc_uart:uart0|                            ; 142 (107)           ; 115 (77)                  ; 512               ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_uart:uart0                                                                                                                 ; pp_soc_uart          ; work            ;
;          |pp_fifo:recv_buffer|                       ; 18 (18)             ; 19 (19)                   ; 256               ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_uart:uart0|pp_fifo:recv_buffer                                                                                             ; pp_fifo              ; work            ;
;             |altsyncram:memory_rtl_0|                ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_uart:uart0|pp_fifo:recv_buffer|altsyncram:memory_rtl_0                                                                     ; altsyncram           ; work            ;
;                |altsyncram_n9o1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_uart:uart0|pp_fifo:recv_buffer|altsyncram:memory_rtl_0|altsyncram_n9o1:auto_generated                                      ; altsyncram_n9o1      ; work            ;
;          |pp_fifo:send_buffer|                       ; 17 (17)             ; 19 (19)                   ; 256               ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_uart:uart0|pp_fifo:send_buffer                                                                                             ; pp_fifo              ; work            ;
;             |altsyncram:memory_rtl_0|                ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_uart:uart0|pp_fifo:send_buffer|altsyncram:memory_rtl_0                                                                     ; altsyncram           ; work            ;
;                |altsyncram_n9o1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_uart:uart0|pp_fifo:send_buffer|altsyncram:memory_rtl_0|altsyncram_n9o1:auto_generated                                      ; altsyncram_n9o1      ; work            ;
+------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------------------+
; Name                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------------------+
; toplevel:Potato_SoC|aee_rom_wrapper:aee_rom|aee_rom:rom|altsyncram:altsyncram_component|altsyncram_hl24:auto_generated|ALTSYNCRAM                                ; AUTO ; ROM              ; 4096         ; 32           ; --           ; --           ; 131072 ; bootloader.mif                                               ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|altsyncram:\regfile:registers_rtl_0|altsyncram_79p1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; db/RV_FPGA_PLC_Potato.ram0_pp_register_file_b60e35e6.hdl.mif ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|altsyncram:\regfile:registers_rtl_1|altsyncram_79p1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; db/RV_FPGA_PLC_Potato.ram0_pp_register_file_b60e35e6.hdl.mif ;
; toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|altsyncram:cache_memory_rtl_0|altsyncram_a9n1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 128          ; 120          ; 128          ; 120          ; 15360  ; None                                                         ;
; toplevel:Potato_SoC|pp_soc_uart:uart0|pp_fifo:recv_buffer|altsyncram:memory_rtl_0|altsyncram_n9o1:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256    ; db/RV_FPGA_PLC_Potato.ram0_pp_fifo_64a0ced3.hdl.mif          ;
; toplevel:Potato_SoC|pp_soc_uart:uart0|pp_fifo:send_buffer|altsyncram:memory_rtl_0|altsyncram_n9o1:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256    ; db/RV_FPGA_PLC_Potato.ram0_pp_fifo_64a0ced3.hdl.mif          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------+--------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                             ; IP Include File          ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------+--------------------------+
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|aee_rom_wrapper:aee_rom|aee_rom:rom ; vhdl/aee_rom.vhd         ;
; Altera ; altera_pll   ; 18.0    ; N/A          ; N/A          ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|clock_generator:clkgen              ; vhdl/clock_generator.vhd ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------+--------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|intercon_peripheral                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+---------------------------------------+--------------------------------------+-----------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------+---------------------------------------+-------------------------------------+
; Name                                    ; intercon_peripheral.PERIPHERAL_TIMER0 ; intercon_peripheral.PERIPHERAL_ERROR ; intercon_peripheral.PERIPHERAL_INTERCON ; intercon_peripheral.PERIPHERAL_AEE_RAM ; intercon_peripheral.PERIPHERAL_AEE_ROM ; intercon_peripheral.PERIPHERAL_UART0 ; intercon_peripheral.PERIPHERAL_TIMER1 ; intercon_peripheral.PERIPHERAL_NONE ;
+-----------------------------------------+---------------------------------------+--------------------------------------+-----------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------+---------------------------------------+-------------------------------------+
; intercon_peripheral.PERIPHERAL_NONE     ; 0                                     ; 0                                    ; 0                                       ; 0                                      ; 0                                      ; 0                                    ; 0                                     ; 0                                   ;
; intercon_peripheral.PERIPHERAL_TIMER1   ; 0                                     ; 0                                    ; 0                                       ; 0                                      ; 0                                      ; 0                                    ; 1                                     ; 1                                   ;
; intercon_peripheral.PERIPHERAL_UART0    ; 0                                     ; 0                                    ; 0                                       ; 0                                      ; 0                                      ; 1                                    ; 0                                     ; 1                                   ;
; intercon_peripheral.PERIPHERAL_AEE_ROM  ; 0                                     ; 0                                    ; 0                                       ; 0                                      ; 1                                      ; 0                                    ; 0                                     ; 1                                   ;
; intercon_peripheral.PERIPHERAL_AEE_RAM  ; 0                                     ; 0                                    ; 0                                       ; 1                                      ; 0                                      ; 0                                    ; 0                                     ; 1                                   ;
; intercon_peripheral.PERIPHERAL_INTERCON ; 0                                     ; 0                                    ; 1                                       ; 0                                      ; 0                                      ; 0                                    ; 0                                     ; 1                                   ;
; intercon_peripheral.PERIPHERAL_ERROR    ; 0                                     ; 1                                    ; 0                                       ; 0                                      ; 0                                      ; 0                                    ; 0                                     ; 1                                   ;
; intercon_peripheral.PERIPHERAL_TIMER0   ; 1                                     ; 0                                    ; 0                                       ; 0                                      ; 0                                      ; 0                                    ; 0                                     ; 1                                   ;
+-----------------------------------------+---------------------------------------+--------------------------------------+-----------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------+---------------------------------------+-------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_intercon:intercon_error|prev_error_access                        ;
+--------------------------------+-------------------------------+--------------------------------+-------------------------------+
; Name                           ; prev_error_access.ACCESS_READ ; prev_error_access.ACCESS_WRITE ; prev_error_access.ACCESS_NONE ;
+--------------------------------+-------------------------------+--------------------------------+-------------------------------+
; prev_error_access.ACCESS_NONE  ; 0                             ; 0                              ; 0                             ;
; prev_error_access.ACCESS_WRITE ; 0                             ; 1                              ; 1                             ;
; prev_error_access.ACCESS_READ  ; 1                             ; 0                              ; 1                             ;
+--------------------------------+-------------------------------+--------------------------------+-------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_uart:uart0|wb_state ;
+--------------------+-------------------+--------------------+----------------------+
; Name               ; wb_state.READ_ACK ; wb_state.WRITE_ACK ; wb_state.IDLE        ;
+--------------------+-------------------+--------------------+----------------------+
; wb_state.IDLE      ; 0                 ; 0                  ; 0                    ;
; wb_state.WRITE_ACK ; 0                 ; 1                  ; 1                    ;
; wb_state.READ_ACK  ; 1                 ; 0                  ; 1                    ;
+--------------------+-------------------+--------------------+----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_uart:uart0|tx_state ;
+-------------------+------------------+-------------------+-------------------------+
; Name              ; tx_state.STOPBIT ; tx_state.TRANSMIT ; tx_state.IDLE           ;
+-------------------+------------------+-------------------+-------------------------+
; tx_state.IDLE     ; 0                ; 0                 ; 0                       ;
; tx_state.TRANSMIT ; 0                ; 1                 ; 1                       ;
; tx_state.STOPBIT  ; 1                ; 0                 ; 1                       ;
+-------------------+------------------+-------------------+-------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_uart:uart0|rx_state          ;
+-------------------+------------------+-------------------+------------------+---------------+
; Name              ; rx_state.STOPBIT ; rx_state.STARTBIT ; rx_state.RECEIVE ; rx_state.IDLE ;
+-------------------+------------------+-------------------+------------------+---------------+
; rx_state.IDLE     ; 0                ; 0                 ; 0                ; 0             ;
; rx_state.RECEIVE  ; 0                ; 0                 ; 1                ; 1             ;
; rx_state.STARTBIT ; 0                ; 1                 ; 0                ; 1             ;
; rx_state.STOPBIT  ; 1                ; 0                 ; 0                ; 1             ;
+-------------------+------------------+-------------------+------------------+---------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------+
; State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_wb_arbiter:arbiter|state ;
+---------------+---------------+---------------+---------------------------------------------------------+
; Name          ; state.M2_BUSY ; state.M1_BUSY ; state.IDLE                                              ;
+---------------+---------------+---------------+---------------------------------------------------------+
; state.IDLE    ; 0             ; 0             ; 0                                                       ;
; state.M1_BUSY ; 0             ; 1             ; 1                                                       ;
; state.M2_BUSY ; 1             ; 0             ; 1                                                       ;
+---------------+---------------+---------------+---------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------+
; State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_wb_adapter:dmem_if|state ;
+----------------------+----------------------+---------------------+-------------------------------------+
; Name                 ; state.WRITE_WAIT_ACK ; state.READ_WAIT_ACK ; state.IDLE                          ;
+----------------------+----------------------+---------------------+-------------------------------------+
; state.IDLE           ; 0                    ; 0                   ; 0                                   ;
; state.READ_WAIT_ACK  ; 0                    ; 1                   ; 1                                   ;
; state.WRITE_WAIT_ACK ; 1                    ; 0                   ; 1                                   ;
+----------------------+----------------------+---------------------+-------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|state                                             ;
+-------------------------------+-----------------------------+-------------------------------+----------------------------+------------------------+------------+
; Name                          ; state.LOAD_CACHELINE_FINISH ; state.LOAD_CACHELINE_WAIT_ACK ; state.LOAD_CACHELINE_START ; state.CACHE_READ_STALL ; state.IDLE ;
+-------------------------------+-----------------------------+-------------------------------+----------------------------+------------------------+------------+
; state.IDLE                    ; 0                           ; 0                             ; 0                          ; 0                      ; 0          ;
; state.CACHE_READ_STALL        ; 0                           ; 0                             ; 0                          ; 1                      ; 1          ;
; state.LOAD_CACHELINE_START    ; 0                           ; 0                             ; 1                          ; 0                      ; 1          ;
; state.LOAD_CACHELINE_WAIT_ACK ; 0                           ; 1                             ; 0                          ; 0                      ; 1          ;
; state.LOAD_CACHELINE_FINISH   ; 1                           ; 0                             ; 0                          ; 0                      ; 1          ;
+-------------------------------+-----------------------------+-------------------------------+----------------------------+------------------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_writeback:writeback|csr_write_out                                                      ;
+--------------------------------------+--------------------------------------+------------------------------------+----------------------------------+-----------------------------------+
; Name                                 ; csr_write_out.CSR_WRITE_REPLACE~reg0 ; csr_write_out.CSR_WRITE_CLEAR~reg0 ; csr_write_out.CSR_WRITE_SET~reg0 ; csr_write_out.CSR_WRITE_NONE~reg0 ;
+--------------------------------------+--------------------------------------+------------------------------------+----------------------------------+-----------------------------------+
; csr_write_out.CSR_WRITE_NONE~reg0    ; 0                                    ; 0                                  ; 0                                ; 0                                 ;
; csr_write_out.CSR_WRITE_SET~reg0     ; 0                                    ; 0                                  ; 1                                ; 1                                 ;
; csr_write_out.CSR_WRITE_CLEAR~reg0   ; 0                                    ; 1                                  ; 0                                ; 1                                 ;
; csr_write_out.CSR_WRITE_REPLACE~reg0 ; 1                                    ; 0                                  ; 0                                ; 1                                 ;
+--------------------------------------+--------------------------------------+------------------------------------+----------------------------------+-----------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_memory:memory|mem_size ;
+------------------------------+--------------------------+------------------------------+--------------------------------+
; Name                         ; mem_size.MEMOP_SIZE_WORD ; mem_size.MEMOP_SIZE_HALFWORD ; mem_size.MEMOP_SIZE_BYTE       ;
+------------------------------+--------------------------+------------------------------+--------------------------------+
; mem_size.MEMOP_SIZE_BYTE     ; 0                        ; 0                            ; 0                              ;
; mem_size.MEMOP_SIZE_HALFWORD ; 0                        ; 1                            ; 1                              ;
; mem_size.MEMOP_SIZE_WORD     ; 1                        ; 0                            ; 1                              ;
+------------------------------+--------------------------+------------------------------+--------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_memory:memory|mem_op                                                     ;
+---------------------------------+-------------------------+---------------------------------+------------------------+---------------------------+------------------------+
; Name                            ; mem_op.MEMOP_TYPE_STORE ; mem_op.MEMOP_TYPE_LOAD_UNSIGNED ; mem_op.MEMOP_TYPE_LOAD ; mem_op.MEMOP_TYPE_INVALID ; mem_op.MEMOP_TYPE_NONE ;
+---------------------------------+-------------------------+---------------------------------+------------------------+---------------------------+------------------------+
; mem_op.MEMOP_TYPE_NONE          ; 0                       ; 0                               ; 0                      ; 0                         ; 0                      ;
; mem_op.MEMOP_TYPE_INVALID       ; 0                       ; 0                               ; 0                      ; 1                         ; 1                      ;
; mem_op.MEMOP_TYPE_LOAD          ; 0                       ; 0                               ; 1                      ; 0                         ; 1                      ;
; mem_op.MEMOP_TYPE_LOAD_UNSIGNED ; 0                       ; 1                               ; 0                      ; 0                         ; 1                      ;
; mem_op.MEMOP_TYPE_STORE         ; 1                       ; 0                               ; 0                      ; 0                         ; 1                      ;
+---------------------------------+-------------------------+---------------------------------+------------------------+---------------------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_memory:memory|csr_write_out                                                            ;
+--------------------------------------+--------------------------------------+------------------------------------+----------------------------------+-----------------------------------+
; Name                                 ; csr_write_out.CSR_WRITE_REPLACE~reg0 ; csr_write_out.CSR_WRITE_CLEAR~reg0 ; csr_write_out.CSR_WRITE_SET~reg0 ; csr_write_out.CSR_WRITE_NONE~reg0 ;
+--------------------------------------+--------------------------------------+------------------------------------+----------------------------------+-----------------------------------+
; csr_write_out.CSR_WRITE_NONE~reg0    ; 0                                    ; 0                                  ; 0                                ; 0                                 ;
; csr_write_out.CSR_WRITE_SET~reg0     ; 0                                    ; 0                                  ; 1                                ; 1                                 ;
; csr_write_out.CSR_WRITE_CLEAR~reg0   ; 0                                    ; 1                                  ; 0                                ; 1                                 ;
; csr_write_out.CSR_WRITE_REPLACE~reg0 ; 1                                    ; 0                                  ; 0                                ; 1                                 ;
+--------------------------------------+--------------------------------------+------------------------------------+----------------------------------+-----------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|mem_size ;
+------------------------------+--------------------------+------------------------------+----------------------------------+
; Name                         ; mem_size.MEMOP_SIZE_WORD ; mem_size.MEMOP_SIZE_HALFWORD ; mem_size.MEMOP_SIZE_BYTE         ;
+------------------------------+--------------------------+------------------------------+----------------------------------+
; mem_size.MEMOP_SIZE_BYTE     ; 0                        ; 0                            ; 0                                ;
; mem_size.MEMOP_SIZE_HALFWORD ; 0                        ; 1                            ; 1                                ;
; mem_size.MEMOP_SIZE_WORD     ; 1                        ; 0                            ; 1                                ;
+------------------------------+--------------------------+------------------------------+----------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|alu_y_src                                                                              ;
+---------------------------+-----------------------+------------------------+---------------------------+----------------------+-------------------------+-----------------------+-----------------------+
; Name                      ; alu_y_src.ALU_SRC_CSR ; alu_y_src.ALU_SRC_NULL ; alu_y_src.ALU_SRC_PC_NEXT ; alu_y_src.ALU_SRC_PC ; alu_y_src.ALU_SRC_SHAMT ; alu_y_src.ALU_SRC_IMM ; alu_y_src.ALU_SRC_REG ;
+---------------------------+-----------------------+------------------------+---------------------------+----------------------+-------------------------+-----------------------+-----------------------+
; alu_y_src.ALU_SRC_REG     ; 0                     ; 0                      ; 0                         ; 0                    ; 0                       ; 0                     ; 0                     ;
; alu_y_src.ALU_SRC_IMM     ; 0                     ; 0                      ; 0                         ; 0                    ; 0                       ; 1                     ; 1                     ;
; alu_y_src.ALU_SRC_SHAMT   ; 0                     ; 0                      ; 0                         ; 0                    ; 1                       ; 0                     ; 1                     ;
; alu_y_src.ALU_SRC_PC      ; 0                     ; 0                      ; 0                         ; 1                    ; 0                       ; 0                     ; 1                     ;
; alu_y_src.ALU_SRC_PC_NEXT ; 0                     ; 0                      ; 1                         ; 0                    ; 0                       ; 0                     ; 1                     ;
; alu_y_src.ALU_SRC_NULL    ; 0                     ; 1                      ; 0                         ; 0                    ; 0                       ; 0                     ; 1                     ;
; alu_y_src.ALU_SRC_CSR     ; 1                     ; 0                      ; 0                         ; 0                    ; 0                       ; 0                     ; 1                     ;
+---------------------------+-----------------------+------------------------+---------------------------+----------------------+-------------------------+-----------------------+-----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|alu_x_src                                                                              ;
+---------------------------+-----------------------+------------------------+---------------------------+----------------------+-------------------------+-----------------------+-----------------------+
; Name                      ; alu_x_src.ALU_SRC_CSR ; alu_x_src.ALU_SRC_NULL ; alu_x_src.ALU_SRC_PC_NEXT ; alu_x_src.ALU_SRC_PC ; alu_x_src.ALU_SRC_SHAMT ; alu_x_src.ALU_SRC_IMM ; alu_x_src.ALU_SRC_REG ;
+---------------------------+-----------------------+------------------------+---------------------------+----------------------+-------------------------+-----------------------+-----------------------+
; alu_x_src.ALU_SRC_REG     ; 0                     ; 0                      ; 0                         ; 0                    ; 0                       ; 0                     ; 0                     ;
; alu_x_src.ALU_SRC_IMM     ; 0                     ; 0                      ; 0                         ; 0                    ; 0                       ; 1                     ; 1                     ;
; alu_x_src.ALU_SRC_SHAMT   ; 0                     ; 0                      ; 0                         ; 0                    ; 1                       ; 0                     ; 1                     ;
; alu_x_src.ALU_SRC_PC      ; 0                     ; 0                      ; 0                         ; 1                    ; 0                       ; 0                     ; 1                     ;
; alu_x_src.ALU_SRC_PC_NEXT ; 0                     ; 0                      ; 1                         ; 0                    ; 0                       ; 0                     ; 1                     ;
; alu_x_src.ALU_SRC_NULL    ; 0                     ; 1                      ; 0                         ; 0                    ; 0                       ; 0                     ; 1                     ;
; alu_x_src.ALU_SRC_CSR     ; 1                     ; 0                      ; 0                         ; 0                    ; 0                       ; 0                     ; 1                     ;
+---------------------------+-----------------------+------------------------+---------------------------+----------------------+-------------------------+-----------------------+-----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|alu_op                                                                                                            ;
+--------------------+--------------------+----------------+----------------+----------------+----------------+----------------+----------------+-----------------+----------------+----------------+---------------+----------------+
; Name               ; alu_op.ALU_INVALID ; alu_op.ALU_NOP ; alu_op.ALU_SRA ; alu_op.ALU_SLL ; alu_op.ALU_SRL ; alu_op.ALU_SUB ; alu_op.ALU_ADD ; alu_op.ALU_SLTU ; alu_op.ALU_SLT ; alu_op.ALU_XOR ; alu_op.ALU_OR ; alu_op.ALU_AND ;
+--------------------+--------------------+----------------+----------------+----------------+----------------+----------------+----------------+-----------------+----------------+----------------+---------------+----------------+
; alu_op.ALU_AND     ; 0                  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0               ; 0              ; 0              ; 0             ; 0              ;
; alu_op.ALU_OR      ; 0                  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0               ; 0              ; 0              ; 1             ; 1              ;
; alu_op.ALU_XOR     ; 0                  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0               ; 0              ; 1              ; 0             ; 1              ;
; alu_op.ALU_SLT     ; 0                  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0               ; 1              ; 0              ; 0             ; 1              ;
; alu_op.ALU_SLTU    ; 0                  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1               ; 0              ; 0              ; 0             ; 1              ;
; alu_op.ALU_ADD     ; 0                  ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0               ; 0              ; 0              ; 0             ; 1              ;
; alu_op.ALU_SUB     ; 0                  ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0               ; 0              ; 0              ; 0             ; 1              ;
; alu_op.ALU_SRL     ; 0                  ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0               ; 0              ; 0              ; 0             ; 1              ;
; alu_op.ALU_SLL     ; 0                  ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0               ; 0              ; 0              ; 0             ; 1              ;
; alu_op.ALU_SRA     ; 0                  ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0               ; 0              ; 0              ; 0             ; 1              ;
; alu_op.ALU_NOP     ; 0                  ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0               ; 0              ; 0              ; 0             ; 1              ;
; alu_op.ALU_INVALID ; 1                  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0               ; 0              ; 0              ; 0             ; 1              ;
+--------------------+--------------------+----------------+----------------+----------------+----------------+----------------+----------------+-----------------+----------------+----------------+---------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|mem_op                                                   ;
+---------------------------------+-------------------------+---------------------------------+------------------------+---------------------------+------------------------+
; Name                            ; mem_op.MEMOP_TYPE_STORE ; mem_op.MEMOP_TYPE_LOAD_UNSIGNED ; mem_op.MEMOP_TYPE_LOAD ; mem_op.MEMOP_TYPE_INVALID ; mem_op.MEMOP_TYPE_NONE ;
+---------------------------------+-------------------------+---------------------------------+------------------------+---------------------------+------------------------+
; mem_op.MEMOP_TYPE_NONE          ; 0                       ; 0                               ; 0                      ; 0                         ; 0                      ;
; mem_op.MEMOP_TYPE_INVALID       ; 0                       ; 0                               ; 0                      ; 1                         ; 1                      ;
; mem_op.MEMOP_TYPE_LOAD          ; 0                       ; 0                               ; 1                      ; 0                         ; 1                      ;
; mem_op.MEMOP_TYPE_LOAD_UNSIGNED ; 0                       ; 1                               ; 0                      ; 0                         ; 1                      ;
; mem_op.MEMOP_TYPE_STORE         ; 1                       ; 0                               ; 0                      ; 0                         ; 1                      ;
+---------------------------------+-------------------------+---------------------------------+------------------------+---------------------------+------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|csr_write                 ;
+-----------------------------+-----------------------------+---------------------------+-------------------------+--------------------------+
; Name                        ; csr_write.CSR_WRITE_REPLACE ; csr_write.CSR_WRITE_CLEAR ; csr_write.CSR_WRITE_SET ; csr_write.CSR_WRITE_NONE ;
+-----------------------------+-----------------------------+---------------------------+-------------------------+--------------------------+
; csr_write.CSR_WRITE_NONE    ; 0                           ; 0                         ; 0                       ; 0                        ;
; csr_write.CSR_WRITE_SET     ; 0                           ; 0                         ; 1                       ; 1                        ;
; csr_write.CSR_WRITE_CLEAR   ; 0                           ; 1                         ; 0                       ; 1                        ;
; csr_write.CSR_WRITE_REPLACE ; 1                           ; 0                         ; 0                       ; 1                        ;
+-----------------------------+-----------------------------+---------------------------+-------------------------+--------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|branch                              ;
+-----------------------------+--------------------+---------------------------+-----------------------------+--------------------+--------------------+
; Name                        ; branch.BRANCH_SRET ; branch.BRANCH_CONDITIONAL ; branch.BRANCH_JUMP_INDIRECT ; branch.BRANCH_JUMP ; branch.BRANCH_NONE ;
+-----------------------------+--------------------+---------------------------+-----------------------------+--------------------+--------------------+
; branch.BRANCH_NONE          ; 0                  ; 0                         ; 0                           ; 0                  ; 0                  ;
; branch.BRANCH_JUMP          ; 0                  ; 0                         ; 0                           ; 1                  ; 1                  ;
; branch.BRANCH_JUMP_INDIRECT ; 0                  ; 0                         ; 1                           ; 0                  ; 1                  ;
; branch.BRANCH_CONDITIONAL   ; 0                  ; 1                         ; 0                           ; 0                  ; 1                  ;
; branch.BRANCH_SRET          ; 1                  ; 0                         ; 0                           ; 0                  ; 1                  ;
+-----------------------------+--------------------+---------------------------+-----------------------------+--------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_csr_unit:csr_unit|test_register.state                                  ;
+----------------------------------+---------------------------------+---------------------------------+----------------------------------+-------------------------------+
; Name                             ; test_register.state.TEST_PASSED ; test_register.state.TEST_FAILED ; test_register.state.TEST_RUNNING ; test_register.state.TEST_IDLE ;
+----------------------------------+---------------------------------+---------------------------------+----------------------------------+-------------------------------+
; test_register.state.TEST_IDLE    ; 0                               ; 0                               ; 0                                ; 0                             ;
; test_register.state.TEST_RUNNING ; 0                               ; 0                               ; 1                                ; 1                             ;
; test_register.state.TEST_FAILED  ; 0                               ; 1                               ; 0                                ; 1                             ;
; test_register.state.TEST_PASSED  ; 1                               ; 0                               ; 0                                ; 1                             ;
+----------------------------------+---------------------------------+---------------------------------+----------------------------------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                         ; Reason for Removal                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_csr_unit:csr_unit|mtvec_out[0,1]                         ; Stuck at GND due to stuck port data_in                                                                             ;
; toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|load_buffer[0,1,32,33,64,65,96,97]           ; Lost fanout                                                                                                        ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|mie[29..31]                              ; Lost fanout                                                                                                        ;
; toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|wb_outputs.sel[0..3]                         ; Stuck at VCC due to stuck port data_in                                                                             ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|mtvec[0,1]                               ; Stuck at GND due to stuck port data_in                                                                             ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|decode_exception_cause[5]                ; Stuck at GND due to stuck port data_in                                                                             ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|decode_exception_cause[1]                ; Stuck at VCC due to stuck port data_in                                                                             ;
; toplevel:Potato_SoC|pp_soc_memory:aee_ram|read_ack                                                                    ; Merged with toplevel:Potato_SoC|pp_soc_memory:aee_ram|state                                                        ;
; toplevel:Potato_SoC|pp_potato:processor|pp_wb_adapter:dmem_if|wb_outputs.stb                                          ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_wb_adapter:dmem_if|wb_outputs.cyc                           ;
; toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|wb_outputs.adr[1]                            ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|wb_outputs.adr[0]             ;
; toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|wb_outputs.we                                ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|wb_outputs.adr[0]             ;
; toplevel:Potato_SoC|pp_soc_uart:uart0|uart_tx_counter[3]                                                              ; Merged with toplevel:Potato_SoC|pp_soc_uart:uart0|rx_sample_counter[3]                                             ;
; toplevel:Potato_SoC|pp_soc_uart:uart0|uart_tx_counter[2]                                                              ; Merged with toplevel:Potato_SoC|pp_soc_uart:uart0|rx_sample_counter[2]                                             ;
; toplevel:Potato_SoC|pp_soc_uart:uart0|uart_tx_counter[1]                                                              ; Merged with toplevel:Potato_SoC|pp_soc_uart:uart0|rx_sample_counter[1]                                             ;
; toplevel:Potato_SoC|pp_soc_uart:uart0|uart_tx_counter[0]                                                              ; Merged with toplevel:Potato_SoC|pp_soc_uart:uart0|rx_sample_counter[0]                                             ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|shamt[4]                                 ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|rs2_addr[4]               ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|shamt[3]                                 ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|rs2_addr[3]               ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|shamt[2]                                 ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|rs2_addr[2]               ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|shamt[1]                                 ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|rs2_addr[1]               ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|shamt[0]                                 ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|rs2_addr[0]               ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|funct3[2]                                ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|csr_use_immediate         ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|decode_exception_cause[4]                ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|decode_exception_cause[2] ;
; toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|load_buffer_tag[4]                           ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|cl_load_address[15]           ;
; toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|load_buffer_tag[3]                           ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|cl_load_address[14]           ;
; toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|load_buffer_tag[20]                          ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|cl_load_address[31]           ;
; toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|load_buffer_tag[19]                          ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|cl_load_address[30]           ;
; toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|load_buffer_tag[18]                          ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|cl_load_address[29]           ;
; toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|load_buffer_tag[17]                          ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|cl_load_address[28]           ;
; toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|load_buffer_tag[8]                           ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|cl_load_address[19]           ;
; toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|load_buffer_tag[7]                           ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|cl_load_address[18]           ;
; toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|load_buffer_tag[6]                           ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|cl_load_address[17]           ;
; toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|load_buffer_tag[5]                           ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|cl_load_address[16]           ;
; toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|load_buffer_tag[2]                           ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|cl_load_address[13]           ;
; toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|load_buffer_tag[1]                           ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|cl_load_address[12]           ;
; toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|load_buffer_tag[0]                           ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|cl_load_address[11]           ;
; toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|cl_load_address[10]                          ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|cl_current_line[6]            ;
; toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|cl_load_address[9]                           ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|cl_current_line[5]            ;
; toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|cl_load_address[8]                           ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|cl_current_line[4]            ;
; toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|cl_load_address[7]                           ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|cl_current_line[3]            ;
; toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|cl_load_address[6]                           ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|cl_current_line[2]            ;
; toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|cl_load_address[5]                           ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|cl_current_line[1]            ;
; toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|cl_load_address[4]                           ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|cl_current_line[0]            ;
; toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|load_buffer_tag[9]                           ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|cl_load_address[20]           ;
; toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|load_buffer_tag[10]                          ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|cl_load_address[21]           ;
; toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|load_buffer_tag[11]                          ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|cl_load_address[22]           ;
; toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|load_buffer_tag[12]                          ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|cl_load_address[23]           ;
; toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|load_buffer_tag[13]                          ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|cl_load_address[24]           ;
; toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|load_buffer_tag[14]                          ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|cl_load_address[25]           ;
; toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|load_buffer_tag[15]                          ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|cl_load_address[26]           ;
; toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|load_buffer_tag[16]                          ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|cl_load_address[27]           ;
; toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|wb_outputs.adr[0]                            ; Stuck at GND due to stuck port data_in                                                                             ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|mie[27]                                  ; Lost fanout                                                                                                        ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|csr_addr[2]                              ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|immediate[2]              ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|csr_addr[3]                              ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|immediate[3]              ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|csr_addr[4]                              ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|immediate[4]              ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|csr_addr[5]                              ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|immediate[5]              ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|csr_addr[7]                              ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|immediate[7]              ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|csr_addr[8]                              ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|immediate[8]              ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|csr_addr[9]                              ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|immediate[9]              ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|csr_addr[10]                             ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|immediate[10]             ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|csr_addr[11]                             ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|immediate[11]             ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_writeback:writeback|csr_write_out.CSR_WRITE_SET~reg0     ; Lost fanout                                                                                                        ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_writeback:writeback|csr_write_out.CSR_WRITE_CLEAR~reg0   ; Lost fanout                                                                                                        ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_writeback:writeback|csr_write_out.CSR_WRITE_REPLACE~reg0 ; Lost fanout                                                                                                        ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_memory:memory|mem_size.MEMOP_SIZE_HALFWORD               ; Lost fanout                                                                                                        ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_memory:memory|mem_op.MEMOP_TYPE_NONE                     ; Lost fanout                                                                                                        ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_memory:memory|mem_op.MEMOP_TYPE_INVALID                  ; Lost fanout                                                                                                        ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_memory:memory|csr_write_out.CSR_WRITE_SET~reg0           ; Lost fanout                                                                                                        ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_memory:memory|csr_write_out.CSR_WRITE_CLEAR~reg0         ; Lost fanout                                                                                                        ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_memory:memory|csr_write_out.CSR_WRITE_REPLACE~reg0       ; Lost fanout                                                                                                        ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|branch.BRANCH_JUMP_INDIRECT              ; Lost fanout                                                                                                        ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_csr_unit:csr_unit|test_register.state.TEST_PASSED        ; Lost fanout                                                                                                        ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|alu_x_src.ALU_SRC_SHAMT                  ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|alu_x_src.ALU_SRC_IMM     ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|alu_y_src.ALU_SRC_CSR                    ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|alu_x_src.ALU_SRC_IMM     ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|alu_y_src.ALU_SRC_PC                     ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|alu_x_src.ALU_SRC_IMM     ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|alu_y_src.ALU_SRC_PC_NEXT                ; Merged with toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|alu_x_src.ALU_SRC_IMM     ;
; toplevel:Potato_SoC|intercon_peripheral.PERIPHERAL_NONE                                                               ; Lost fanout                                                                                                        ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|alu_y_src.ALU_SRC_NULL                   ; Lost fanout                                                                                                        ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|alu_x_src.ALU_SRC_NULL                   ; Lost fanout                                                                                                        ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|alu_op.ALU_NOP                           ; Lost fanout                                                                                                        ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|alu_op.ALU_INVALID                       ; Lost fanout                                                                                                        ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|alu_x_src.ALU_SRC_IMM                    ; Stuck at GND due to stuck port data_in                                                                             ;
; Total Number of Removed Registers = 96                                                                                ;                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; Register name                                                                               ; Reason for Removal        ; Registers Removed due to This Register                                                ;
+---------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_csr_unit:csr_unit|mtvec_out[1] ; Stuck at GND              ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|mtvec[1] ;
;                                                                                             ; due to stuck port data_in ;                                                                                       ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_csr_unit:csr_unit|mtvec_out[0] ; Stuck at GND              ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|mtvec[0] ;
;                                                                                             ; due to stuck port data_in ;                                                                                       ;
+---------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5876  ;
; Number of registers using Synchronous Clear  ; 995   ;
; Number of registers using Synchronous Load   ; 193   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 5150  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------+
; Inverted Register Statistics                                           ;
+--------------------------------------------------------------+---------+
; Inverted Register                                            ; Fan out ;
+--------------------------------------------------------------+---------+
; toplevel:Potato_SoC|pp_soc_reset:reset_controller|slow_reset ; 40      ;
; Total number of inverted registers = 1                       ;         ;
+--------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                            ; Megafunction                                                                                                ; Type ;
+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------+
; toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|current_cache_line[2..31,34..63,66..95,98..127] ; toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|cache_memory_rtl_0                 ; RAM  ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|rs1_data[0..31]                       ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0 ; RAM  ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|rs2_data[0..31]                       ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1 ; RAM  ;
+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Register Name                                                                                                          ; RAM Name                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_0_bypass[0]  ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_0_bypass[1]  ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_0_bypass[2]  ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_0_bypass[3]  ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_0_bypass[4]  ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_0_bypass[5]  ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_0_bypass[6]  ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_0_bypass[7]  ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_0_bypass[8]  ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_0_bypass[9]  ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_0_bypass[10] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_0_bypass[11] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_0_bypass[12] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_0_bypass[13] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_0_bypass[14] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_0_bypass[15] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_0_bypass[16] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_0_bypass[17] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_0_bypass[18] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_0_bypass[19] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_0_bypass[20] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_0_bypass[21] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_0_bypass[22] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_0_bypass[23] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_0_bypass[24] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_0_bypass[25] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_0_bypass[26] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_0_bypass[27] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_0_bypass[28] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_0_bypass[29] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_0_bypass[30] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_0_bypass[31] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_0_bypass[32] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_0_bypass[33] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_0_bypass[34] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_0_bypass[35] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_0_bypass[36] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_0_bypass[37] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_0_bypass[38] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_0_bypass[39] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_0_bypass[40] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_0_bypass[41] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_0_bypass[42] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_1_bypass[0]  ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_1_bypass[1]  ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_1_bypass[2]  ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_1_bypass[3]  ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_1_bypass[4]  ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_1_bypass[5]  ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_1_bypass[6]  ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_1_bypass[7]  ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_1_bypass[8]  ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_1_bypass[9]  ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_1_bypass[10] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_1_bypass[11] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_1_bypass[12] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_1_bypass[13] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_1_bypass[14] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_1_bypass[15] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_1_bypass[16] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_1_bypass[17] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_1_bypass[18] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_1_bypass[19] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_1_bypass[20] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_1_bypass[21] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_1_bypass[22] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_1_bypass[23] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_1_bypass[24] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_1_bypass[25] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_1_bypass[26] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_1_bypass[27] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_1_bypass[28] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_1_bypass[29] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_1_bypass[30] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_1_bypass[31] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_1_bypass[32] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_1_bypass[33] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_1_bypass[34] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_1_bypass[35] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_1_bypass[36] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_1_bypass[37] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_1_bypass[38] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_1_bypass[39] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_1_bypass[40] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_1_bypass[41] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1 ;
; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile_registers_rtl_1_bypass[42] ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1 ;
+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|decode_exception                     ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|immediate[27]                        ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_csr_unit:csr_unit|test_register.number[19]           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_timer:timer0|compare[16]                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_timer:timer1|compare[24]                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_uart:uart0|irq_tx_ready_enable                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_uart:uart0|sample_clk_divisor[0]                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_csr_unit:csr_unit|counter_mtime[26]                  ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_csr_unit:csr_unit|mtime_clock_counter[2]             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_csr_unit:csr_unit|mie[10]                            ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_timer:timer0|wb_dat_out[22]                                                            ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_timer:timer1|wb_dat_out[2]                                                             ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_decode:decode|pc[15]                                 ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_decode:decode|pc[6]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_csr_unit:csr_unit|mepc[21]                           ;
; 3:1                ; 36 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_intercon:intercon_error|read_error_address[24]                                         ;
; 3:1                ; 68 bits   ; 136 LEs       ; 0 LEs                ; 136 LEs                ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_intercon:intercon_error|write_error_data[3]                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_wb_adapter:dmem_if|mem_data_out[8]                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_wb_adapter:dmem_if|mem_data_out[21]                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_wb_adapter:dmem_if|wb_outputs.dat[16]                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_wb_adapter:dmem_if|wb_outputs.dat[29]                                  ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_fetch:fetch|pc[29]                                   ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_fetch:fetch|pc[2]                                    ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_wb_adapter:dmem_if|mem_data_out[3]                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_csr_unit:csr_unit|ie1                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_memory:memory|exception_context_out.badaddr[14]      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_memory:memory|rd_write_out                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_uart:uart0|rx_sample_counter[2]                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_uart:uart0|sample_clk_counter[7]                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_wb_adapter:dmem_if|wb_outputs.sel[0]                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_fetch:fetch|pc[1]                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|wb_outputs.adr[3]                        ;
; 4:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|wb_outputs.adr[20]                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_memory:memory|csr_data_out[11]                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_uart:uart0|rx_sample_value[3]                                                          ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_memory:aee_ram|wb_dat_out[29]                                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_uart:uart0|rx_current_bit[0]                                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|cl_current_word[1]                       ;
; 7:1                ; 29 bits   ; 116 LEs       ; 58 LEs               ; 58 LEs                 ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_decode:decode|instruction[7]                         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_uart:uart0|rx_sample_delay[0]                                                          ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_uart:uart0|tx_current_bit[0]                                                           ;
; 6:1                ; 28 bits   ; 112 LEs       ; 56 LEs               ; 56 LEs                 ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_intercon:intercon_error|wb_dat_out[27]                                                 ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|immediate[18]                        ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_uart:uart0|wb_dat_out[5]                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_uart:uart0|wb_dat_out[3]                                                               ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_timer:timer0|counter[23]                                                               ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_timer:timer1|counter[11]                                                               ;
; 35:1               ; 2 bits    ; 46 LEs        ; 26 LEs               ; 20 LEs                 ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|decode_exception_cause[2]            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_uart:uart0|wb_dat_out[0]                                                               ;
; 9:1                ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_intercon:intercon_error|wb_dat_out[1]                                                  ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_wb_adapter:dmem_if|mem_data_out[1]                                     ;
; 16:1               ; 10 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_csr_unit:csr_unit|read_data_out[17]                  ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_csr_unit:csr_unit|read_data_out[0]                   ;
; 17:1               ; 2 bits    ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_csr_unit:csr_unit|read_data_out[28]                  ;
; 17:1               ; 2 bits    ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_csr_unit:csr_unit|read_data_out[4]                   ;
; 17:1               ; 5 bits    ; 55 LEs        ; 55 LEs               ; 0 LEs                  ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_csr_unit:csr_unit|read_data_out[10]                  ;
; 18:1               ; 4 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_csr_unit:csr_unit|read_data_out[24]                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_wb_adapter:dmem_if|ShiftRight0                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_memory:memory|rd_data_out[11]                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|mem_op                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|pp_alu:alu_instance|ShiftRight0      ;
; 4:1                ; 49 bits   ; 98 LEs        ; 98 LEs               ; 0 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|pp_alu:alu_instance|ShiftRight1      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|pp_alu:alu_instance|ShiftLeft0       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|pp_alu:alu_instance|ShiftLeft0       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|pp_alu:alu_instance|ShiftLeft0       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|pp_alu:alu_instance|ShiftRight0      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|pp_alu:alu_instance|ShiftRight1      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|alu_op                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_csr_unit:csr_unit|test_register                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|dmem_address[27]                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_intercon:intercon_error|prev_error_access                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|rs1_forwarded[29]                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|rs2_forwarded[2]                     ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_memory:memory|mem_op                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|alu_op                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|csr_write                            ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_fetch:fetch|pc_next[9]                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_memory:memory|rd_data_out[27]                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|Selector32                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|exception_context_out.cause[4]       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_uart:uart0|wb_state                                                                    ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_wb_adapter:dmem_if|state                                               ;
; 6:1                ; 24 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|Selector3                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|pp_alu_mux:alu_y_mux|Selector31      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|pp_alu_mux:alu_x_mux|Selector30      ;
; 6:1                ; 27 bits   ; 108 LEs       ; 108 LEs              ; 0 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|pp_alu_mux:alu_y_mux|Selector12      ;
; 6:1                ; 27 bits   ; 108 LEs       ; 108 LEs              ; 0 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|pp_alu_mux:alu_x_mux|Selector19      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|pp_alu_mux:alu_y_mux|Selector29      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|pp_alu_mux:alu_x_mux|Selector27      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_uart:uart0|tx_state                                                                    ;
; 10:1               ; 6 bits    ; 36 LEs        ; 30 LEs               ; 6 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_decode:decode|pp_imm_decoder:immediate_decoder|Mux23 ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|Selector29                                                                                    ;
; 10:1               ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|intercon_peripheral                                                                           ;
; 10:1               ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|intercon_peripheral                                                                           ;
; 11:1               ; 4 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_decode:decode|pp_imm_decoder:immediate_decoder|Mux27 ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_wb_arbiter:arbiter|state                                               ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_uart:uart0|rx_state                                                                    ;
; 15:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|pp_alu:alu_instance|Selector13       ;
; 14:1               ; 5 bits    ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|pp_alu:alu_instance|Selector23       ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|pp_alu:alu_instance|Selector22       ;
; 14:1               ; 3 bits    ; 27 LEs        ; 27 LEs               ; 0 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|pp_alu:alu_instance|Selector17       ;
; 17:1               ; 3 bits    ; 33 LEs        ; 33 LEs               ; 0 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|pp_alu:alu_instance|Selector30       ;
; 18:1               ; 3 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|pp_alu:alu_instance|Selector1        ;
; 17:1               ; 2 bits    ; 22 LEs        ; 20 LEs               ; 2 LEs                  ; No         ; |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|pp_alu:alu_instance|Selector6        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel:Potato_SoC|aee_rom_wrapper:aee_rom|aee_rom:rom|altsyncram:altsyncram_component|altsyncram_hl24:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel:Potato_SoC|pp_soc_uart:uart0|pp_fifo:recv_buffer|altsyncram:memory_rtl_0|altsyncram_n9o1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel:Potato_SoC|pp_soc_uart:uart0|pp_fifo:send_buffer|altsyncram:memory_rtl_0|altsyncram_n9o1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|altsyncram:cache_memory_rtl_0|altsyncram_a9n1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|altsyncram:\regfile:registers_rtl_0|altsyncram_79p1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|altsyncram:\regfile:registers_rtl_1|altsyncram_79p1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:Potato_SoC|pp_soc_reset:reset_controller ;
+-------------------+-------+--------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                               ;
+-------------------+-------+--------------------------------------------------------------------+
; reset_cycle_count ; 1     ; Signed Integer                                                     ;
+-------------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:Potato_SoC|clock_generator:clkgen|clock_generator_0002:clock_generator_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                                      ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 125.0 MHz              ; String                                                                                    ;
; fractional_vco_multiplier            ; false                  ; String                                                                                    ;
; pll_type                             ; General                ; String                                                                                    ;
; pll_subtype                          ; General                ; String                                                                                    ;
; number_of_clocks                     ; 2                      ; Signed Integer                                                                            ;
; operation_mode                       ; direct                 ; String                                                                                    ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                            ;
; data_rate                            ; 0                      ; Signed Integer                                                                            ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                            ;
; output_clock_frequency0              ; 80.000000 MHz          ; String                                                                                    ;
; phase_shift0                         ; 0 ps                   ; String                                                                                    ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                            ;
; output_clock_frequency1              ; 10.000000 MHz          ; String                                                                                    ;
; phase_shift1                         ; 0 ps                   ; String                                                                                    ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                            ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                                    ;
; phase_shift2                         ; 0 ps                   ; String                                                                                    ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                            ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                                    ;
; phase_shift3                         ; 0 ps                   ; String                                                                                    ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                            ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                                    ;
; phase_shift4                         ; 0 ps                   ; String                                                                                    ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                            ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                                    ;
; phase_shift5                         ; 0 ps                   ; String                                                                                    ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                            ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                                    ;
; phase_shift6                         ; 0 ps                   ; String                                                                                    ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                            ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                                    ;
; phase_shift7                         ; 0 ps                   ; String                                                                                    ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                            ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                                    ;
; phase_shift8                         ; 0 ps                   ; String                                                                                    ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                            ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                                    ;
; phase_shift9                         ; 0 ps                   ; String                                                                                    ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                            ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                                    ;
; phase_shift10                        ; 0 ps                   ; String                                                                                    ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                            ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                                    ;
; phase_shift11                        ; 0 ps                   ; String                                                                                    ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                            ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                                    ;
; phase_shift12                        ; 0 ps                   ; String                                                                                    ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                            ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                                    ;
; phase_shift13                        ; 0 ps                   ; String                                                                                    ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                            ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                                    ;
; phase_shift14                        ; 0 ps                   ; String                                                                                    ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                            ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                                    ;
; phase_shift15                        ; 0 ps                   ; String                                                                                    ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                            ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                                    ;
; phase_shift16                        ; 0 ps                   ; String                                                                                    ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                            ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                                    ;
; phase_shift17                        ; 0 ps                   ; String                                                                                    ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                            ;
; clock_name_0                         ;                        ; String                                                                                    ;
; clock_name_1                         ;                        ; String                                                                                    ;
; clock_name_2                         ;                        ; String                                                                                    ;
; clock_name_3                         ;                        ; String                                                                                    ;
; clock_name_4                         ;                        ; String                                                                                    ;
; clock_name_5                         ;                        ; String                                                                                    ;
; clock_name_6                         ;                        ; String                                                                                    ;
; clock_name_7                         ;                        ; String                                                                                    ;
; clock_name_8                         ;                        ; String                                                                                    ;
; clock_name_global_0                  ; false                  ; String                                                                                    ;
; clock_name_global_1                  ; false                  ; String                                                                                    ;
; clock_name_global_2                  ; false                  ; String                                                                                    ;
; clock_name_global_3                  ; false                  ; String                                                                                    ;
; clock_name_global_4                  ; false                  ; String                                                                                    ;
; clock_name_global_5                  ; false                  ; String                                                                                    ;
; clock_name_global_6                  ; false                  ; String                                                                                    ;
; clock_name_global_7                  ; false                  ; String                                                                                    ;
; clock_name_global_8                  ; false                  ; String                                                                                    ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                            ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                            ;
; m_cnt_bypass_en                      ; false                  ; String                                                                                    ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                                    ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                            ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                            ;
; n_cnt_bypass_en                      ; false                  ; String                                                                                    ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                                    ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                            ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                            ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                                    ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                                    ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                                    ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                            ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                            ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                            ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                            ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                                    ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                                    ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                                    ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                            ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                            ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                            ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                            ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                                    ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                                    ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                                    ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                            ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                            ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                            ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                            ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                                    ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                                    ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                                    ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                            ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                            ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                            ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                            ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                                    ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                                    ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                                    ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                            ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                            ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                            ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                            ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                                    ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                                    ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                                    ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                            ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                            ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                            ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                            ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                                    ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                                    ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                                    ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                            ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                            ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                            ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                            ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                                    ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                                    ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                                    ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                            ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                            ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                            ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                            ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                                    ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                                    ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                                    ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                            ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                            ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                            ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                            ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                                    ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                                    ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                                    ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                            ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                            ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                            ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                            ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                                    ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                                    ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                                    ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                            ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                            ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                            ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                            ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                                    ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                                    ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                                    ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                            ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                            ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                            ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                            ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                                    ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                                    ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                                    ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                            ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                            ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                            ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                            ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                                    ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                                    ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                                    ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                            ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                            ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                            ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                            ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                                    ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                                    ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                                    ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                            ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                            ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                            ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                            ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                                    ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                                    ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                                    ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                            ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                            ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                            ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                            ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                                    ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                                    ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                                    ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                            ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                            ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                            ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                            ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                                    ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                                    ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                                    ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                            ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                            ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                            ;
; pll_slf_rst                          ; false                  ; String                                                                                    ;
; pll_bw_sel                           ; low                    ; String                                                                                    ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                                    ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                            ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                            ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                            ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                            ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                                    ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                                    ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                                    ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                                    ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                                    ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                            ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                                    ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                                    ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                                    ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                                    ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                                    ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                                    ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                            ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                    ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                    ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:Potato_SoC|pp_potato:processor ;
+------------------+----------------------------------+--------------------------------+
; Parameter Name   ; Value                            ; Type                           ;
+------------------+----------------------------------+--------------------------------+
; processor_id     ; 00000000000000000000000000000000 ; Unsigned Binary                ;
; reset_address    ; 11111111111111111000000000000000 ; Unsigned Binary                ;
; mtime_divider    ; 5                                ; Signed Integer                 ;
; icache_enable    ; true                             ; Enumerated                     ;
; icache_line_size ; 4                                ; Signed Integer                 ;
; icache_num_lines ; 128                              ; Signed Integer                 ;
+------------------+----------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:Potato_SoC|pp_potato:processor|pp_core:processor ;
+----------------+----------------------------------+----------------------------------------------------+
; Parameter Name ; Value                            ; Type                                               ;
+----------------+----------------------------------+----------------------------------------------------+
; processor_id   ; 00000000000000000000000000000000 ; Unsigned Binary                                    ;
; reset_address  ; 11111111111111111000000000000000 ; Unsigned Binary                                    ;
; mtime_divider  ; 5                                ; Signed Integer                                     ;
+----------------+----------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_csr_unit:csr_unit ;
+----------------+----------------------------------+-------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                    ;
+----------------+----------------------------------+-------------------------------------------------------------------------+
; processor_id   ; 00000000000000000000000000000000 ; Unsigned Binary                                                         ;
; mtime_divider  ; 5                                ; Signed Integer                                                          ;
+----------------+----------------------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_csr_unit:csr_unit|pp_counter:timer_counter ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; counter_width  ; 64    ; Signed Integer                                                                                                              ;
; counter_step   ; 1     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_csr_unit:csr_unit|pp_counter:cycle_counter ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; counter_width  ; 64    ; Signed Integer                                                                                                              ;
; counter_step   ; 1     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_csr_unit:csr_unit|pp_counter:instret_counter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; counter_width  ; 64    ; Signed Integer                                                                                                                ;
; counter_step   ; 1     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_fetch:fetch ;
+----------------+----------------------------------+-------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                              ;
+----------------+----------------------------------+-------------------------------------------------------------------+
; reset_address  ; 11111111111111111000000000000000 ; Unsigned Binary                                                   ;
+----------------+----------------------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_decode:decode ;
+----------------+----------------------------------+---------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                ;
+----------------+----------------------------------+---------------------------------------------------------------------+
; reset_address  ; 11111111111111111000000000000000 ; Unsigned Binary                                                     ;
; processor_id   ; 00000000000000000000000000000000 ; Unsigned Binary                                                     ;
+----------------+----------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; line_size      ; 4     ; Signed Integer                                                                               ;
; num_lines      ; 128   ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:Potato_SoC|pp_soc_uart:uart0 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; fifo_depth     ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:Potato_SoC|pp_soc_uart:uart0|pp_fifo:send_buffer ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; depth          ; 32    ; Signed Integer                                                                ;
; width          ; 8     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:Potato_SoC|pp_soc_uart:uart0|pp_fifo:recv_buffer ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; depth          ; 32    ; Signed Integer                                                                ;
; width          ; 8     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:Potato_SoC|aee_rom_wrapper:aee_rom ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; memory_size    ; 16384 ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:Potato_SoC|aee_rom_wrapper:aee_rom|aee_rom:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                           ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                           ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; bootloader.mif       ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_hl24      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel:Potato_SoC|pp_soc_memory:aee_ram ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; memory_size    ; 128   ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: toplevel:Potato_SoC|pp_soc_uart:uart0|pp_fifo:recv_buffer|altsyncram:memory_rtl_0 ;
+------------------------------------+-----------------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                               ; Type                                    ;
+------------------------------------+-----------------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                   ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                                  ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                 ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                                  ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                 ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                                   ; Untyped                                 ;
; OPERATION_MODE                     ; DUAL_PORT                                           ; Untyped                                 ;
; WIDTH_A                            ; 8                                                   ; Untyped                                 ;
; WIDTHAD_A                          ; 5                                                   ; Untyped                                 ;
; NUMWORDS_A                         ; 32                                                  ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                                ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                                                ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                                ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                                ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                                ; Untyped                                 ;
; WIDTH_B                            ; 8                                                   ; Untyped                                 ;
; WIDTHAD_B                          ; 5                                                   ; Untyped                                 ;
; NUMWORDS_B                         ; 32                                                  ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                                              ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                              ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                              ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK0                                              ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                        ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                              ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                                ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                                ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                                ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                                ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                                ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                                ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                                   ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                                                   ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                                ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                                   ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                ; Untyped                                 ;
; INIT_FILE                          ; db/RV_FPGA_PLC_Potato.ram0_pp_fifo_64a0ced3.hdl.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                              ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                                   ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                              ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                              ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                              ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                              ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                     ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                     ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                               ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                               ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                                   ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone V                                           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_n9o1                                     ; Untyped                                 ;
+------------------------------------+-----------------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: toplevel:Potato_SoC|pp_soc_uart:uart0|pp_fifo:send_buffer|altsyncram:memory_rtl_0 ;
+------------------------------------+-----------------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                               ; Type                                    ;
+------------------------------------+-----------------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                   ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                                  ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                 ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                                  ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                 ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                                   ; Untyped                                 ;
; OPERATION_MODE                     ; DUAL_PORT                                           ; Untyped                                 ;
; WIDTH_A                            ; 8                                                   ; Untyped                                 ;
; WIDTHAD_A                          ; 5                                                   ; Untyped                                 ;
; NUMWORDS_A                         ; 32                                                  ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                                ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                                                ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                                ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                                ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                                ; Untyped                                 ;
; WIDTH_B                            ; 8                                                   ; Untyped                                 ;
; WIDTHAD_B                          ; 5                                                   ; Untyped                                 ;
; NUMWORDS_B                         ; 32                                                  ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                                              ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                              ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                              ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK0                                              ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                        ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                              ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                                ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                                ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                                ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                                ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                                ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                                ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                                   ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                                                   ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                                ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                                   ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                ; Untyped                                 ;
; INIT_FILE                          ; db/RV_FPGA_PLC_Potato.ram0_pp_fifo_64a0ced3.hdl.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                              ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                                   ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                              ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                              ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                              ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                              ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                     ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                     ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                               ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                               ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                                   ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone V                                           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_n9o1                                     ; Untyped                                 ;
+------------------------------------+-----------------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|altsyncram:cache_memory_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                     ;
; WIDTH_A                            ; 120                  ; Untyped                                                                                     ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                                     ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_B                            ; 120                  ; Untyped                                                                                     ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                                     ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_a9n1      ; Untyped                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|altsyncram:\regfile:registers_rtl_0 ;
+------------------------------------+--------------------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                                        ; Type                                                                ;
+------------------------------------+--------------------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                            ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                                           ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                          ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                                           ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                          ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                                            ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                                    ; Untyped                                                             ;
; WIDTH_A                            ; 32                                                           ; Untyped                                                             ;
; WIDTHAD_A                          ; 5                                                            ; Untyped                                                             ;
; NUMWORDS_A                         ; 32                                                           ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                 ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                                         ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                                         ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                                         ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                                         ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                                         ; Untyped                                                             ;
; WIDTH_B                            ; 32                                                           ; Untyped                                                             ;
; WIDTHAD_B                          ; 5                                                            ; Untyped                                                             ;
; NUMWORDS_B                         ; 32                                                           ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                                       ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                       ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                                       ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                                       ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                 ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                                       ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                                         ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                                         ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                                         ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                                         ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                                         ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                                         ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                                            ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                                            ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                                         ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                                            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                         ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                         ; Untyped                                                             ;
; INIT_FILE                          ; db/RV_FPGA_PLC_Potato.ram0_pp_register_file_b60e35e6.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                       ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                                            ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                       ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                       ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                       ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                       ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                              ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                              ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                                        ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                        ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                                            ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                                    ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_79p1                                              ; Untyped                                                             ;
+------------------------------------+--------------------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|altsyncram:\regfile:registers_rtl_1 ;
+------------------------------------+--------------------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                                        ; Type                                                                ;
+------------------------------------+--------------------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                            ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                                           ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                          ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                                           ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                          ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                                            ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                                    ; Untyped                                                             ;
; WIDTH_A                            ; 32                                                           ; Untyped                                                             ;
; WIDTHAD_A                          ; 5                                                            ; Untyped                                                             ;
; NUMWORDS_A                         ; 32                                                           ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                 ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                                         ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                                         ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                                         ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                                         ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                                         ; Untyped                                                             ;
; WIDTH_B                            ; 32                                                           ; Untyped                                                             ;
; WIDTHAD_B                          ; 5                                                            ; Untyped                                                             ;
; NUMWORDS_B                         ; 32                                                           ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                                       ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                       ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                                       ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                                       ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                 ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                                       ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                                         ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                                         ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                                         ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                                         ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                                         ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                                         ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                                            ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                                            ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                                         ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                                            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                         ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                         ; Untyped                                                             ;
; INIT_FILE                          ; db/RV_FPGA_PLC_Potato.ram0_pp_register_file_b60e35e6.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                       ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                                            ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                       ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                       ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                       ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                       ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                              ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                              ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                                        ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                        ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                                            ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                                    ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_79p1                                              ; Untyped                                                             ;
+------------------------------------+--------------------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                                                      ;
; Entity Instance                           ; toplevel:Potato_SoC|aee_rom_wrapper:aee_rom|aee_rom:rom|altsyncram:altsyncram_component                                ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                              ;
; Entity Instance                           ; toplevel:Potato_SoC|pp_soc_uart:uart0|pp_fifo:recv_buffer|altsyncram:memory_rtl_0                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                              ;
; Entity Instance                           ; toplevel:Potato_SoC|pp_soc_uart:uart0|pp_fifo:send_buffer|altsyncram:memory_rtl_0                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                              ;
; Entity Instance                           ; toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|altsyncram:cache_memory_rtl_0                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                              ;
;     -- WIDTH_A                            ; 120                                                                                                                    ;
;     -- NUMWORDS_A                         ; 128                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                           ;
;     -- WIDTH_B                            ; 120                                                                                                                    ;
;     -- NUMWORDS_B                         ; 128                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                               ;
; Entity Instance                           ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|altsyncram:\regfile:registers_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                              ;
; Entity Instance                           ; toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|altsyncram:\regfile:registers_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                              ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_csr_unit:csr_unit|pp_counter:cycle_counter" ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                              ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------+
; increment ; Input ; Info     ; Stuck at VCC                                                                                         ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_csr_unit:csr_unit|pp_counter:timer_counter" ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                              ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------+
; increment ; Input ; Info     ; Stuck at VCC                                                                                         ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel:Potato_SoC|pp_potato:processor"                                                        ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; irq[7..5]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; test_context_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel:Potato_SoC"                                                                           ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; gpio_pins[7..0] ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uart1_txd       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 5876                        ;
;     ENA               ; 4526                        ;
;     ENA SCLR          ; 444                         ;
;     ENA SCLR SLD      ; 120                         ;
;     ENA SLD           ; 60                          ;
;     SCLR              ; 430                         ;
;     SCLR SLD          ; 1                           ;
;     SLD               ; 12                          ;
;     plain             ; 283                         ;
; arriav_lcell_comb     ; 4346                        ;
;     arith             ; 484                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 386                         ;
;         2 data inputs ; 11                          ;
;         5 data inputs ; 86                          ;
;     extend            ; 722                         ;
;         7 data inputs ; 722                         ;
;     normal            ; 3140                        ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 270                         ;
;         3 data inputs ; 382                         ;
;         4 data inputs ; 724                         ;
;         5 data inputs ; 578                         ;
;         6 data inputs ; 1185                        ;
; boundary_port         ; 91                          ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 232                         ;
;                       ;                             ;
; Max LUT depth         ; 21.00                       ;
; Average LUT depth     ; 7.59                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:19     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Fri Feb  8 04:29:49 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RV_FPGA_PLC_Potato -c RV_FPGA_PLC_Potato
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file RV_FPGA_PLC_Potato.vhd
    Info (12022): Found design unit 1: RV_FPGA_PLC_Potato-behaviour File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 45
    Info (12023): Found entity 1: RV_FPGA_PLC_Potato File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/pp_soc_uart.vhd
    Info (12022): Found design unit 1: pp_soc_uart-behaviour File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_uart.vhd Line: 63
    Info (12023): Found entity 1: pp_soc_uart File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_uart.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/pp_soc_timer.vhd
    Info (12022): Found design unit 1: pp_soc_timer-behaviour File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_timer.vhd Line: 42
    Info (12023): Found entity 1: pp_soc_timer File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_timer.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/pp_soc_reset.vhd
    Info (12022): Found design unit 1: pp_soc_reset-behaviour File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_reset.vhd Line: 30
    Info (12023): Found entity 1: pp_soc_reset File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_reset.vhd Line: 15
Warning (10335): Unrecognized synthesis attribute "ram_style" at vhdl/pp_soc_memory.vhd(37) File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_memory.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/pp_soc_memory.vhd
    Info (12022): Found design unit 1: pp_soc_memory-behaviour File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_memory.vhd Line: 32
    Info (12023): Found entity 1: pp_soc_memory File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_memory.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/pp_soc_intercon.vhd
    Info (12022): Found design unit 1: pp_soc_intercon-behaviour File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_intercon.vhd Line: 60
    Info (12023): Found entity 1: pp_soc_intercon File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_intercon.vhd Line: 32
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/pp_soc_gpio.vhd
    Info (12022): Found design unit 1: pp_soc_gpio-behaviour File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_gpio.vhd Line: 43
    Info (12023): Found entity 1: pp_soc_gpio File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_gpio.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/pp_fifo.vhd
    Info (12022): Found design unit 1: pp_fifo-behaviour File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_fifo.vhd Line: 31
    Info (12023): Found entity 1: pp_fifo File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_fifo.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/toplevel.vhd
    Info (12022): Found design unit 1: toplevel-behaviour File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/toplevel.vhd Line: 37
    Info (12023): Found entity 1: toplevel File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/toplevel.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/tb_toplevel.vhd
    Info (12022): Found design unit 1: tb_toplevel-testbench File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/tb_toplevel.vhd Line: 11
    Info (12023): Found entity 1: tb_toplevel File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/tb_toplevel.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/pp_writeback.vhd
    Info (12022): Found design unit 1: pp_writeback-behaviour File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_writeback.vhd Line: 45
    Info (12023): Found entity 1: pp_writeback File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_writeback.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/pp_wb_arbiter.vhd
    Info (12022): Found design unit 1: pp_wb_arbiter-behaviour File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_wb_arbiter.vhd Line: 37
    Info (12023): Found entity 1: pp_wb_arbiter File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_wb_arbiter.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/pp_wb_adapter.vhd
    Info (12022): Found design unit 1: pp_wb_adapter-behaviour File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_wb_adapter.vhd Line: 34
    Info (12023): Found entity 1: pp_wb_adapter File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_wb_adapter.vhd Line: 13
Info (12021): Found 2 design units, including 0 entities, in source file vhdl/pp_utilities.vhd
    Info (12022): Found design unit 1: pp_utilities File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_utilities.vhd Line: 11
    Info (12022): Found design unit 2: pp_utilities-body File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_utilities.vhd Line: 29
Info (12021): Found 2 design units, including 0 entities, in source file vhdl/pp_types.vhd
    Info (12022): Found design unit 1: pp_types File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_types.vhd Line: 8
    Info (12022): Found design unit 2: pp_types-body File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_types.vhd Line: 78
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/pp_register_file.vhd
    Info (12022): Found design unit 1: pp_register_file-behaviour File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_register_file.vhd Line: 32
    Info (12023): Found entity 1: pp_register_file File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_register_file.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/pp_potato.vhd
    Info (12022): Found design unit 1: pp_potato-behaviour File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_potato.vhd Line: 45
    Info (12023): Found entity 1: pp_potato File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_potato.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/pp_memory.vhd
    Info (12022): Found design unit 1: pp_memory-behaviour File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_memory.vhd Line: 61
    Info (12023): Found entity 1: pp_memory File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_memory.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/pp_imm_decoder.vhd
    Info (12022): Found design unit 1: pp_imm_decoder-behaviour File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_imm_decoder.vhd Line: 16
    Info (12023): Found entity 1: pp_imm_decoder File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_imm_decoder.vhd Line: 9
Warning (10335): Unrecognized synthesis attribute "ram_style" at vhdl/pp_icache.vhd(55) File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_icache.vhd Line: 55
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/pp_icache.vhd
    Info (12022): Found design unit 1: pp_icache-behaviour File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_icache.vhd Line: 34
    Info (12023): Found entity 1: pp_icache File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_icache.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/pp_fetch.vhd
    Info (12022): Found design unit 1: pp_fetch-behaviour File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_fetch.vhd Line: 42
    Info (12023): Found entity 1: pp_fetch File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_fetch.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/pp_execute.vhd
    Info (12022): Found design unit 1: pp_execute-behaviour File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_execute.vhd Line: 120
    Info (12023): Found entity 1: pp_execute File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_execute.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/pp_decode.vhd
    Info (12022): Found design unit 1: pp_decode-behaviour File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_decode.vhd Line: 67
    Info (12023): Found entity 1: pp_decode File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_decode.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/pp_csr_unit.vhd
    Info (12022): Found design unit 1: pp_csr_unit-behaviour File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_csr_unit.vhd Line: 57
    Info (12023): Found entity 1: pp_csr_unit File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_csr_unit.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/pp_csr_alu.vhd
    Info (12022): Found design unit 1: pp_csr_alu-behaviour File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_csr_alu.vhd Line: 22
    Info (12023): Found entity 1: pp_csr_alu File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_csr_alu.vhd Line: 12
Info (12021): Found 2 design units, including 0 entities, in source file vhdl/pp_csr.vhd
    Info (12022): Found design unit 1: pp_csr File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_csr.vhd Line: 9
    Info (12022): Found design unit 2: pp_csr-body File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_csr.vhd Line: 98
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/pp_counter.vhd
    Info (12022): Found design unit 1: pp_counter-behaviour File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_counter.vhd Line: 23
    Info (12023): Found entity 1: pp_counter File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_counter.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/pp_core.vhd
    Info (12022): Found design unit 1: pp_core-behaviour File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_core.vhd Line: 52
    Info (12023): Found entity 1: pp_core File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_core.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/pp_control_unit.vhd
    Info (12022): Found design unit 1: pp_control_unit-behaviour File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_control_unit.vhd Line: 52
    Info (12023): Found entity 1: pp_control_unit File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_control_unit.vhd Line: 19
Info (12021): Found 1 design units, including 0 entities, in source file vhdl/pp_constants.vhd
    Info (12022): Found design unit 1: pp_constants File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_constants.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/pp_comparator.vhd
    Info (12022): Found design unit 1: pp_comparator-behaviour File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_comparator.vhd Line: 20
    Info (12023): Found entity 1: pp_comparator File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_comparator.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/pp_alu_mux.vhd
    Info (12022): Found design unit 1: pp_alu_mux-behaviour File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_alu_mux.vhd Line: 26
    Info (12023): Found entity 1: pp_alu_mux File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_alu_mux.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/pp_alu_control_unit.vhd
    Info (12022): Found design unit 1: pp_alu_control_unit-behaviour File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_alu_control_unit.vhd Line: 25
    Info (12023): Found entity 1: pp_alu_control_unit File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_alu_control_unit.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/pp_alu.vhd
    Info (12022): Found design unit 1: pp_alu-behaviour File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_alu.vhd Line: 26
    Info (12023): Found entity 1: pp_alu File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_alu.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/aee_rom_wrapper.vhd
    Info (12022): Found design unit 1: aee_rom_wrapper-behaviour File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/aee_rom_wrapper.vhd Line: 29
    Info (12023): Found entity 1: aee_rom_wrapper File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/aee_rom_wrapper.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/aee_rom.vhd
    Info (12022): Found design unit 1: aee_rom-SYN File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/aee_rom.vhd Line: 52
    Info (12023): Found entity 1: aee_rom File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/aee_rom.vhd Line: 42
Warning (12019): Can't analyze file -- file RV_FPGA_PLC.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/clock_generator.vhd
    Info (12022): Found design unit 1: clock_generator-rtl File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/clock_generator.vhd Line: 21
    Info (12023): Found entity 1: clock_generator File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/clock_generator.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file vhdl/clock_generator/clock_generator_0002.v
    Info (12023): Found entity 1: clock_generator_0002 File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/clock_generator/clock_generator_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/Input_Output_Peripheral.vhd
    Info (12022): Found design unit 1: Input_Output_Peripheral-RTL File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/Input_Output_Peripheral.vhd Line: 26
    Info (12023): Found entity 1: Input_Output_Peripheral File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/Input_Output_Peripheral.vhd Line: 5
Info (12127): Elaborating entity "RV_FPGA_PLC_Potato" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at RV_FPGA_PLC_Potato.vhd(19): used implicit default value for signal "GPIO_OUT" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 19
Warning (10541): VHDL Signal Declaration warning at RV_FPGA_PLC_Potato.vhd(22): used implicit default value for signal "HEX0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 22
Warning (10541): VHDL Signal Declaration warning at RV_FPGA_PLC_Potato.vhd(25): used implicit default value for signal "HEX1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 25
Warning (10541): VHDL Signal Declaration warning at RV_FPGA_PLC_Potato.vhd(34): used implicit default value for signal "LEDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 34
Warning (10036): Verilog HDL or VHDL warning at RV_FPGA_PLC_Potato.vhd(70): object "uart1_txd" assigned a value but never read File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 70
Warning (10541): VHDL Signal Declaration warning at RV_FPGA_PLC_Potato.vhd(71): used implicit default value for signal "uart1_rxd" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 71
Warning (10873): Using initial value X (don't care) for net "LEDG[7..4]" at RV_FPGA_PLC_Potato.vhd(31) File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 31
Info (12128): Elaborating entity "toplevel" for hierarchy "toplevel:Potato_SoC" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 84
Warning (10541): VHDL Signal Declaration warning at toplevel.vhd(32): used implicit default value for signal "uart1_txd" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/toplevel.vhd Line: 32
Warning (10541): VHDL Signal Declaration warning at toplevel.vhd(67): used implicit default value for signal "uart1_irq" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/toplevel.vhd Line: 67
Info (12128): Elaborating entity "pp_soc_reset" for hierarchy "toplevel:Potato_SoC|pp_soc_reset:reset_controller" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/toplevel.vhd Line: 249
Info (12128): Elaborating entity "clock_generator" for hierarchy "toplevel:Potato_SoC|clock_generator:clkgen" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/toplevel.vhd Line: 258
Info (12128): Elaborating entity "clock_generator_0002" for hierarchy "toplevel:Potato_SoC|clock_generator:clkgen|clock_generator_0002:clock_generator_inst" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/clock_generator.vhd Line: 34
Info (12128): Elaborating entity "altera_pll" for hierarchy "toplevel:Potato_SoC|clock_generator:clkgen|clock_generator_0002:clock_generator_inst|altera_pll:altera_pll_i" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/clock_generator/clock_generator_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "toplevel:Potato_SoC|clock_generator:clkgen|clock_generator_0002:clock_generator_inst|altera_pll:altera_pll_i" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/clock_generator/clock_generator_0002.v Line: 88
Info (12133): Instantiated megafunction "toplevel:Potato_SoC|clock_generator:clkgen|clock_generator_0002:clock_generator_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/clock_generator/clock_generator_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "125.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "80.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "10.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "pp_potato" for hierarchy "toplevel:Potato_SoC|pp_potato:processor" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/toplevel.vhd Line: 267
Info (12128): Elaborating entity "pp_core" for hierarchy "toplevel:Potato_SoC|pp_potato:processor|pp_core:processor" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_potato.vhd Line: 72
Info (12128): Elaborating entity "pp_csr_unit" for hierarchy "toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_csr_unit:csr_unit" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_core.vhd Line: 175
Info (12128): Elaborating entity "pp_counter" for hierarchy "toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_csr_unit:csr_unit|pp_counter:timer_counter" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_csr_unit.vhd Line: 261
Info (12128): Elaborating entity "pp_register_file" for hierarchy "toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_core.vhd Line: 209
Info (12128): Elaborating entity "pp_fetch" for hierarchy "toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_fetch:fetch" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_core.vhd Line: 233
Info (12128): Elaborating entity "pp_decode" for hierarchy "toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_decode:decode" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_core.vhd Line: 256
Info (12128): Elaborating entity "pp_imm_decoder" for hierarchy "toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_decode:decode|pp_imm_decoder:immediate_decoder" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_decode.vhd Line: 106
Info (12128): Elaborating entity "pp_control_unit" for hierarchy "toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_decode:decode|pp_control_unit:control_unit" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_decode.vhd Line: 121
Info (12128): Elaborating entity "pp_alu_control_unit" for hierarchy "toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_decode:decode|pp_control_unit:control_unit|pp_alu_control_unit:alu_control" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_control_unit.vhd Line: 68
Info (12128): Elaborating entity "pp_execute" for hierarchy "toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_core.vhd Line: 292
Info (12128): Elaborating entity "pp_alu_mux" for hierarchy "toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|pp_alu_mux:alu_x_mux" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_execute.vhd Line: 370
Info (12128): Elaborating entity "pp_comparator" for hierarchy "toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|pp_comparator:branch_comparator" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_execute.vhd Line: 440
Info (12128): Elaborating entity "pp_alu" for hierarchy "toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|pp_alu:alu_instance" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_execute.vhd Line: 448
Info (12128): Elaborating entity "pp_csr_alu" for hierarchy "toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|pp_csr_alu:csr_alu_instance" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_execute.vhd Line: 456
Info (12128): Elaborating entity "pp_memory" for hierarchy "toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_memory:memory" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_core.vhd Line: 383
Info (12128): Elaborating entity "pp_writeback" for hierarchy "toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_writeback:writeback" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_core.vhd Line: 417
Info (12128): Elaborating entity "pp_icache" for hierarchy "toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_potato.vhd Line: 98
Warning (10873): Using initial value X (don't care) for net "wb_outputs.dat" at pp_icache.vhd(30) File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_icache.vhd Line: 30
Info (12128): Elaborating entity "pp_wb_adapter" for hierarchy "toplevel:Potato_SoC|pp_potato:processor|pp_wb_adapter:dmem_if" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_potato.vhd Line: 145
Info (12128): Elaborating entity "pp_wb_arbiter" for hierarchy "toplevel:Potato_SoC|pp_potato:processor|pp_wb_arbiter:arbiter" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_potato.vhd Line: 161
Info (12128): Elaborating entity "pp_soc_timer" for hierarchy "toplevel:Potato_SoC|pp_soc_timer:timer0" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/toplevel.vhd Line: 287
Info (12128): Elaborating entity "pp_soc_uart" for hierarchy "toplevel:Potato_SoC|pp_soc_uart:uart0" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/toplevel.vhd Line: 325
Info (12128): Elaborating entity "pp_fifo" for hierarchy "toplevel:Potato_SoC|pp_soc_uart:uart0|pp_fifo:send_buffer" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_soc_uart.vhd Line: 278
Info (12128): Elaborating entity "pp_soc_intercon" for hierarchy "toplevel:Potato_SoC|pp_soc_intercon:intercon_error" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/toplevel.vhd Line: 348
Info (12128): Elaborating entity "aee_rom_wrapper" for hierarchy "toplevel:Potato_SoC|aee_rom_wrapper:aee_rom" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/toplevel.vhd Line: 380
Info (12128): Elaborating entity "aee_rom" for hierarchy "toplevel:Potato_SoC|aee_rom_wrapper:aee_rom|aee_rom:rom" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/aee_rom_wrapper.vhd Line: 46
Info (12128): Elaborating entity "altsyncram" for hierarchy "toplevel:Potato_SoC|aee_rom_wrapper:aee_rom|aee_rom:rom|altsyncram:altsyncram_component" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/aee_rom.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "toplevel:Potato_SoC|aee_rom_wrapper:aee_rom|aee_rom:rom|altsyncram:altsyncram_component" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/aee_rom.vhd Line: 59
Info (12133): Instantiated megafunction "toplevel:Potato_SoC|aee_rom_wrapper:aee_rom|aee_rom:rom|altsyncram:altsyncram_component" with the following parameter: File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/aee_rom.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "bootloader.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hl24.tdf
    Info (12023): Found entity 1: altsyncram_hl24 File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/db/altsyncram_hl24.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hl24" for hierarchy "toplevel:Potato_SoC|aee_rom_wrapper:aee_rom|aee_rom:rom|altsyncram:altsyncram_component|altsyncram_hl24:auto_generated" File: /home/hossameldin/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "pp_soc_memory" for hierarchy "toplevel:Potato_SoC|pp_soc_memory:aee_ram" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/toplevel.vhd Line: 398
Warning (12161): Node "toplevel:Potato_SoC|gpio_pins[11]" is stuck at GND because node is in wire loop and does not have a source File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/toplevel.vhd Line: 25
Warning (12161): Node "toplevel:Potato_SoC|gpio_pins[10]" is stuck at GND because node is in wire loop and does not have a source File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/toplevel.vhd Line: 25
Warning (12161): Node "toplevel:Potato_SoC|gpio_pins[9]" is stuck at GND because node is in wire loop and does not have a source File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/toplevel.vhd Line: 25
Warning (12161): Node "toplevel:Potato_SoC|gpio_pins[8]" is stuck at GND because node is in wire loop and does not have a source File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/toplevel.vhd Line: 25
Warning (276020): Inferred RAM node "toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|tag_memory" is uninferred due to asynchronous read logic File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/vhdl/pp_icache.vhd Line: 51
Info (19000): Inferred 5 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "toplevel:Potato_SoC|pp_soc_uart:uart0|pp_fifo:recv_buffer|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/RV_FPGA_PLC_Potato.ram0_pp_fifo_64a0ced3.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "toplevel:Potato_SoC|pp_soc_uart:uart0|pp_fifo:send_buffer|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/RV_FPGA_PLC_Potato.ram0_pp_fifo_64a0ced3.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|cache_memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 120
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 120
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/RV_FPGA_PLC_Potato.ram0_pp_register_file_b60e35e6.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|\regfile:registers_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/RV_FPGA_PLC_Potato.ram0_pp_register_file_b60e35e6.hdl.mif
Info (12130): Elaborated megafunction instantiation "toplevel:Potato_SoC|pp_soc_uart:uart0|pp_fifo:recv_buffer|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "toplevel:Potato_SoC|pp_soc_uart:uart0|pp_fifo:recv_buffer|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/RV_FPGA_PLC_Potato.ram0_pp_fifo_64a0ced3.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n9o1.tdf
    Info (12023): Found entity 1: altsyncram_n9o1 File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/db/altsyncram_n9o1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|altsyncram:cache_memory_rtl_0"
Info (12133): Instantiated megafunction "toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|altsyncram:cache_memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "120"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "120"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a9n1.tdf
    Info (12023): Found entity 1: altsyncram_a9n1 File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/db/altsyncram_a9n1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|altsyncram:\regfile:registers_rtl_0"
Info (12133): Instantiated megafunction "toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_register_file:regfile|altsyncram:\regfile:registers_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/RV_FPGA_PLC_Potato.ram0_pp_register_file_b60e35e6.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_79p1.tdf
    Info (12023): Found entity 1: altsyncram_79p1 File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/db/altsyncram_79p1.tdf Line: 27
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "GPIO_OUT[0]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 19
    Warning (13410): Pin "GPIO_OUT[1]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 19
    Warning (13410): Pin "GPIO_OUT[2]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 19
    Warning (13410): Pin "GPIO_OUT[3]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 19
    Warning (13410): Pin "GPIO_OUT[4]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 19
    Warning (13410): Pin "GPIO_OUT[5]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 19
    Warning (13410): Pin "GPIO_OUT[6]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 19
    Warning (13410): Pin "GPIO_OUT[7]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 19
    Warning (13410): Pin "GPIO_OUT[8]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 19
    Warning (13410): Pin "GPIO_OUT[9]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 19
    Warning (13410): Pin "GPIO_OUT[10]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 19
    Warning (13410): Pin "GPIO_OUT[11]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 19
    Warning (13410): Pin "GPIO_OUT[12]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 19
    Warning (13410): Pin "GPIO_OUT[13]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 19
    Warning (13410): Pin "GPIO_OUT[14]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 19
    Warning (13410): Pin "GPIO_OUT[15]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 19
    Warning (13410): Pin "GPIO_OUT[16]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 19
    Warning (13410): Pin "GPIO_OUT[17]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 19
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 22
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 22
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 22
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 22
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 22
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 22
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 22
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 25
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 25
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 25
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 25
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 25
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 25
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 25
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 31
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 31
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 31
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 31
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 31
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 31
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 31
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 31
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 34
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 34
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 34
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 34
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 34
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 34
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 34
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 34
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 34
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 34
Info (286030): Timing-Driven Synthesis is running
Info (17049): 28 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 6 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 37 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_50_B3B" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 8
    Warning (15610): No output dependent on input pin "CLOCK_50_B5B" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 9
    Warning (15610): No output dependent on input pin "CLOCK_50_B6A" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 10
    Warning (15610): No output dependent on input pin "CLOCK_50_B7A" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 11
    Warning (15610): No output dependent on input pin "CLOCK_50_B8A" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 12
    Warning (15610): No output dependent on input pin "GPIO_IN[0]" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 18
    Warning (15610): No output dependent on input pin "GPIO_IN[1]" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 18
    Warning (15610): No output dependent on input pin "GPIO_IN[2]" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 18
    Warning (15610): No output dependent on input pin "GPIO_IN[3]" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 18
    Warning (15610): No output dependent on input pin "GPIO_IN[4]" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 18
    Warning (15610): No output dependent on input pin "GPIO_IN[5]" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 18
    Warning (15610): No output dependent on input pin "GPIO_IN[6]" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 18
    Warning (15610): No output dependent on input pin "GPIO_IN[7]" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 18
    Warning (15610): No output dependent on input pin "GPIO_IN[8]" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 18
    Warning (15610): No output dependent on input pin "GPIO_IN[9]" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 18
    Warning (15610): No output dependent on input pin "GPIO_IN[10]" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 18
    Warning (15610): No output dependent on input pin "GPIO_IN[11]" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 18
    Warning (15610): No output dependent on input pin "GPIO_IN[12]" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 18
    Warning (15610): No output dependent on input pin "GPIO_IN[13]" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 18
    Warning (15610): No output dependent on input pin "GPIO_IN[14]" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 18
    Warning (15610): No output dependent on input pin "GPIO_IN[15]" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 18
    Warning (15610): No output dependent on input pin "GPIO_IN[16]" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 18
    Warning (15610): No output dependent on input pin "GPIO_IN[17]" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 18
    Warning (15610): No output dependent on input pin "KEY_n[0]" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 28
    Warning (15610): No output dependent on input pin "KEY_n[1]" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 28
    Warning (15610): No output dependent on input pin "KEY_n[2]" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 28
    Warning (15610): No output dependent on input pin "KEY_n[3]" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 28
    Warning (15610): No output dependent on input pin "SW[0]" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 37
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 37
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 37
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 37
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 37
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 37
    Warning (15610): No output dependent on input pin "SW[6]" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 37
    Warning (15610): No output dependent on input pin "SW[7]" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 37
    Warning (15610): No output dependent on input pin "SW[8]" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 37
    Warning (15610): No output dependent on input pin "SW[9]" File: /home/hossameldin/Documents/RV_FPGA_PLC_Project/Work/FPGA/RV_FPGA_PLC_Potato/RV_FPGA_PLC_Potato.vhd Line: 37
Info (21057): Implemented 9617 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 40 input pins
    Info (21059): Implemented 51 output pins
    Info (21061): Implemented 9292 logic cells
    Info (21064): Implemented 232 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 110 warnings
    Info: Peak virtual memory: 1115 megabytes
    Info: Processing ended: Fri Feb  8 04:30:32 2019
    Info: Elapsed time: 00:00:43
    Info: Total CPU time (on all processors): 00:01:01


