
Robot3_F103RB_origin.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007e00  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000268  08007f0c  08007f0c  00017f0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08008174  08008174  00018174  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08008178  08008178  00018178  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001f4  20000000  0800817c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000300  200001f4  08008370  000201f4  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200004f4  08008370  000204f4  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
  9 .debug_line   000079be  00000000  00000000  0002021d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   0001842e  00000000  00000000  00027bdb  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00003103  00000000  00000000  00040009  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000e70  00000000  00000000  00043110  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000d18  00000000  00000000  00043f80  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0000437c  00000000  00000000  00044c98  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00049014  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00004304  00000000  00000000  00049090  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      000000df  00000000  00000000  0004d394  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200001f4 	.word	0x200001f4
 8000128:	00000000 	.word	0x00000000
 800012c:	08007ef4 	.word	0x08007ef4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200001f8 	.word	0x200001f8
 8000148:	08007ef4 	.word	0x08007ef4

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800015c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800015e:	e003      	b.n	8000168 <LoopCopyDataInit>

08000160 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000160:	4b0b      	ldr	r3, [pc, #44]	; (8000190 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000162:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000164:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000166:	3104      	adds	r1, #4

08000168 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000168:	480a      	ldr	r0, [pc, #40]	; (8000194 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800016a:	4b0b      	ldr	r3, [pc, #44]	; (8000198 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800016c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800016e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000170:	d3f6      	bcc.n	8000160 <CopyDataInit>
  ldr r2, =_sbss
 8000172:	4a0a      	ldr	r2, [pc, #40]	; (800019c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000174:	e002      	b.n	800017c <LoopFillZerobss>

08000176 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000176:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000178:	f842 3b04 	str.w	r3, [r2], #4

0800017c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800017c:	4b08      	ldr	r3, [pc, #32]	; (80001a0 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800017e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000180:	d3f9      	bcc.n	8000176 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000182:	f002 fc73 	bl	8002a6c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000186:	f006 fd51 	bl	8006c2c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800018a:	f000 f9ed 	bl	8000568 <main>
  bx lr
 800018e:	4770      	bx	lr
  ldr r3, =_sidata
 8000190:	0800817c 	.word	0x0800817c
  ldr r0, =_sdata
 8000194:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000198:	200001f4 	.word	0x200001f4
  ldr r2, =_sbss
 800019c:	200001f4 	.word	0x200001f4
  ldr r3, = _ebss
 80001a0:	200004f4 	.word	0x200004f4

080001a4 <BusFault_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80001a4:	e7fe      	b.n	80001a4 <BusFault_Handler>
	...

080001a8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80001a8:	b580      	push	{r7, lr}
 80001aa:	b08a      	sub	sp, #40	; 0x28
 80001ac:	af00      	add	r7, sp, #0
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig;
  ADC_ChannelConfTypeDef sConfig;

    /**Common config 
    */
  hadc1.Instance = ADC1;
 80001ae:	4b48      	ldr	r3, [pc, #288]	; (80002d0 <MX_ADC1_Init+0x128>)
 80001b0:	4a48      	ldr	r2, [pc, #288]	; (80002d4 <MX_ADC1_Init+0x12c>)
 80001b2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80001b4:	4b46      	ldr	r3, [pc, #280]	; (80002d0 <MX_ADC1_Init+0x128>)
 80001b6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80001ba:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80001bc:	4b44      	ldr	r3, [pc, #272]	; (80002d0 <MX_ADC1_Init+0x128>)
 80001be:	2200      	movs	r2, #0
 80001c0:	60da      	str	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80001c2:	4b43      	ldr	r3, [pc, #268]	; (80002d0 <MX_ADC1_Init+0x128>)
 80001c4:	2200      	movs	r2, #0
 80001c6:	615a      	str	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80001c8:	4b41      	ldr	r3, [pc, #260]	; (80002d0 <MX_ADC1_Init+0x128>)
 80001ca:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80001ce:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80001d0:	4b3f      	ldr	r3, [pc, #252]	; (80002d0 <MX_ADC1_Init+0x128>)
 80001d2:	2200      	movs	r2, #0
 80001d4:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 5;
 80001d6:	4b3e      	ldr	r3, [pc, #248]	; (80002d0 <MX_ADC1_Init+0x128>)
 80001d8:	2205      	movs	r2, #5
 80001da:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80001dc:	483c      	ldr	r0, [pc, #240]	; (80002d0 <MX_ADC1_Init+0x128>)
 80001de:	f002 fce9 	bl	8002bb4 <HAL_ADC_Init>
 80001e2:	4603      	mov	r3, r0
 80001e4:	2b00      	cmp	r3, #0
 80001e6:	d003      	beq.n	80001f0 <MX_ADC1_Init+0x48>
  {
    _Error_Handler(__FILE__, __LINE__);
 80001e8:	2146      	movs	r1, #70	; 0x46
 80001ea:	483b      	ldr	r0, [pc, #236]	; (80002d8 <MX_ADC1_Init+0x130>)
 80001ec:	f001 ffc8 	bl	8002180 <_Error_Handler>
  }

    /**Configure Analog WatchDog 1 
    */
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 80001f0:	4b3a      	ldr	r3, [pc, #232]	; (80002dc <MX_ADC1_Init+0x134>)
 80001f2:	613b      	str	r3, [r7, #16]
  AnalogWDGConfig.HighThreshold = 4095;
 80001f4:	f640 73ff 	movw	r3, #4095	; 0xfff
 80001f8:	61fb      	str	r3, [r7, #28]
  AnalogWDGConfig.LowThreshold = 2455;
 80001fa:	f640 1397 	movw	r3, #2455	; 0x997
 80001fe:	623b      	str	r3, [r7, #32]
  AnalogWDGConfig.Channel = ADC_CHANNEL_15;
 8000200:	230f      	movs	r3, #15
 8000202:	617b      	str	r3, [r7, #20]
  AnalogWDGConfig.ITMode = ENABLE;
 8000204:	2301      	movs	r3, #1
 8000206:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8000208:	f107 0310 	add.w	r3, r7, #16
 800020c:	4619      	mov	r1, r3
 800020e:	4830      	ldr	r0, [pc, #192]	; (80002d0 <MX_ADC1_Init+0x128>)
 8000210:	f003 f94e 	bl	80034b0 <HAL_ADC_AnalogWDGConfig>
 8000214:	4603      	mov	r3, r0
 8000216:	2b00      	cmp	r3, #0
 8000218:	d003      	beq.n	8000222 <MX_ADC1_Init+0x7a>
  {
    _Error_Handler(__FILE__, __LINE__);
 800021a:	2152      	movs	r1, #82	; 0x52
 800021c:	482e      	ldr	r0, [pc, #184]	; (80002d8 <MX_ADC1_Init+0x130>)
 800021e:	f001 ffaf 	bl	8002180 <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_9;
 8000222:	2309      	movs	r3, #9
 8000224:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000226:	2301      	movs	r3, #1
 8000228:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 800022a:	2307      	movs	r3, #7
 800022c:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800022e:	1d3b      	adds	r3, r7, #4
 8000230:	4619      	mov	r1, r3
 8000232:	4827      	ldr	r0, [pc, #156]	; (80002d0 <MX_ADC1_Init+0x128>)
 8000234:	f003 f844 	bl	80032c0 <HAL_ADC_ConfigChannel>
 8000238:	4603      	mov	r3, r0
 800023a:	2b00      	cmp	r3, #0
 800023c:	d003      	beq.n	8000246 <MX_ADC1_Init+0x9e>
  {
    _Error_Handler(__FILE__, __LINE__);
 800023e:	215c      	movs	r1, #92	; 0x5c
 8000240:	4825      	ldr	r0, [pc, #148]	; (80002d8 <MX_ADC1_Init+0x130>)
 8000242:	f001 ff9d 	bl	8002180 <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_12;
 8000246:	230c      	movs	r3, #12
 8000248:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800024a:	2302      	movs	r3, #2
 800024c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800024e:	1d3b      	adds	r3, r7, #4
 8000250:	4619      	mov	r1, r3
 8000252:	481f      	ldr	r0, [pc, #124]	; (80002d0 <MX_ADC1_Init+0x128>)
 8000254:	f003 f834 	bl	80032c0 <HAL_ADC_ConfigChannel>
 8000258:	4603      	mov	r3, r0
 800025a:	2b00      	cmp	r3, #0
 800025c:	d003      	beq.n	8000266 <MX_ADC1_Init+0xbe>
  {
    _Error_Handler(__FILE__, __LINE__);
 800025e:	2165      	movs	r1, #101	; 0x65
 8000260:	481d      	ldr	r0, [pc, #116]	; (80002d8 <MX_ADC1_Init+0x130>)
 8000262:	f001 ff8d 	bl	8002180 <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_13;
 8000266:	230d      	movs	r3, #13
 8000268:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800026a:	2303      	movs	r3, #3
 800026c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800026e:	1d3b      	adds	r3, r7, #4
 8000270:	4619      	mov	r1, r3
 8000272:	4817      	ldr	r0, [pc, #92]	; (80002d0 <MX_ADC1_Init+0x128>)
 8000274:	f003 f824 	bl	80032c0 <HAL_ADC_ConfigChannel>
 8000278:	4603      	mov	r3, r0
 800027a:	2b00      	cmp	r3, #0
 800027c:	d003      	beq.n	8000286 <MX_ADC1_Init+0xde>
  {
    _Error_Handler(__FILE__, __LINE__);
 800027e:	216e      	movs	r1, #110	; 0x6e
 8000280:	4815      	ldr	r0, [pc, #84]	; (80002d8 <MX_ADC1_Init+0x130>)
 8000282:	f001 ff7d 	bl	8002180 <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_14;
 8000286:	230e      	movs	r3, #14
 8000288:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800028a:	2304      	movs	r3, #4
 800028c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800028e:	1d3b      	adds	r3, r7, #4
 8000290:	4619      	mov	r1, r3
 8000292:	480f      	ldr	r0, [pc, #60]	; (80002d0 <MX_ADC1_Init+0x128>)
 8000294:	f003 f814 	bl	80032c0 <HAL_ADC_ConfigChannel>
 8000298:	4603      	mov	r3, r0
 800029a:	2b00      	cmp	r3, #0
 800029c:	d003      	beq.n	80002a6 <MX_ADC1_Init+0xfe>
  {
    _Error_Handler(__FILE__, __LINE__);
 800029e:	2177      	movs	r1, #119	; 0x77
 80002a0:	480d      	ldr	r0, [pc, #52]	; (80002d8 <MX_ADC1_Init+0x130>)
 80002a2:	f001 ff6d 	bl	8002180 <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_15;
 80002a6:	230f      	movs	r3, #15
 80002a8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80002aa:	2305      	movs	r3, #5
 80002ac:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80002ae:	1d3b      	adds	r3, r7, #4
 80002b0:	4619      	mov	r1, r3
 80002b2:	4807      	ldr	r0, [pc, #28]	; (80002d0 <MX_ADC1_Init+0x128>)
 80002b4:	f003 f804 	bl	80032c0 <HAL_ADC_ConfigChannel>
 80002b8:	4603      	mov	r3, r0
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d003      	beq.n	80002c6 <MX_ADC1_Init+0x11e>
  {
    _Error_Handler(__FILE__, __LINE__);
 80002be:	2180      	movs	r1, #128	; 0x80
 80002c0:	4805      	ldr	r0, [pc, #20]	; (80002d8 <MX_ADC1_Init+0x130>)
 80002c2:	f001 ff5d 	bl	8002180 <_Error_Handler>
  }

}
 80002c6:	bf00      	nop
 80002c8:	3728      	adds	r7, #40	; 0x28
 80002ca:	46bd      	mov	sp, r7
 80002cc:	bd80      	pop	{r7, pc}
 80002ce:	bf00      	nop
 80002d0:	20000294 	.word	0x20000294
 80002d4:	40012400 	.word	0x40012400
 80002d8:	08007f0c 	.word	0x08007f0c
 80002dc:	00800200 	.word	0x00800200

080002e0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80002e0:	b580      	push	{r7, lr}
 80002e2:	b088      	sub	sp, #32
 80002e4:	af00      	add	r7, sp, #0
 80002e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(adcHandle->Instance==ADC1)
 80002e8:	687b      	ldr	r3, [r7, #4]
 80002ea:	681b      	ldr	r3, [r3, #0]
 80002ec:	4a28      	ldr	r2, [pc, #160]	; (8000390 <HAL_ADC_MspInit+0xb0>)
 80002ee:	4293      	cmp	r3, r2
 80002f0:	d149      	bne.n	8000386 <HAL_ADC_MspInit+0xa6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80002f2:	4a28      	ldr	r2, [pc, #160]	; (8000394 <HAL_ADC_MspInit+0xb4>)
 80002f4:	4b27      	ldr	r3, [pc, #156]	; (8000394 <HAL_ADC_MspInit+0xb4>)
 80002f6:	699b      	ldr	r3, [r3, #24]
 80002f8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80002fc:	6193      	str	r3, [r2, #24]
 80002fe:	4b25      	ldr	r3, [pc, #148]	; (8000394 <HAL_ADC_MspInit+0xb4>)
 8000300:	699b      	ldr	r3, [r3, #24]
 8000302:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000306:	60fb      	str	r3, [r7, #12]
 8000308:	68fb      	ldr	r3, [r7, #12]
    PC3     ------> ADC1_IN13
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = IR1_in_Pin|IR2_in_Pin|IR4_in_Pin|Vbatt_Pin;
 800030a:	233c      	movs	r3, #60	; 0x3c
 800030c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800030e:	2303      	movs	r3, #3
 8000310:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000312:	f107 0310 	add.w	r3, r7, #16
 8000316:	4619      	mov	r1, r3
 8000318:	481f      	ldr	r0, [pc, #124]	; (8000398 <HAL_ADC_MspInit+0xb8>)
 800031a:	f003 fdf9 	bl	8003f10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = IR3_in_Pin;
 800031e:	2302      	movs	r3, #2
 8000320:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000322:	2303      	movs	r3, #3
 8000324:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(IR3_in_GPIO_Port, &GPIO_InitStruct);
 8000326:	f107 0310 	add.w	r3, r7, #16
 800032a:	4619      	mov	r1, r3
 800032c:	481b      	ldr	r0, [pc, #108]	; (800039c <HAL_ADC_MspInit+0xbc>)
 800032e:	f003 fdef 	bl	8003f10 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000332:	4b1b      	ldr	r3, [pc, #108]	; (80003a0 <HAL_ADC_MspInit+0xc0>)
 8000334:	4a1b      	ldr	r2, [pc, #108]	; (80003a4 <HAL_ADC_MspInit+0xc4>)
 8000336:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000338:	4b19      	ldr	r3, [pc, #100]	; (80003a0 <HAL_ADC_MspInit+0xc0>)
 800033a:	2200      	movs	r2, #0
 800033c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800033e:	4b18      	ldr	r3, [pc, #96]	; (80003a0 <HAL_ADC_MspInit+0xc0>)
 8000340:	2200      	movs	r2, #0
 8000342:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000344:	4b16      	ldr	r3, [pc, #88]	; (80003a0 <HAL_ADC_MspInit+0xc0>)
 8000346:	2280      	movs	r2, #128	; 0x80
 8000348:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800034a:	4b15      	ldr	r3, [pc, #84]	; (80003a0 <HAL_ADC_MspInit+0xc0>)
 800034c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000350:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000352:	4b13      	ldr	r3, [pc, #76]	; (80003a0 <HAL_ADC_MspInit+0xc0>)
 8000354:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000358:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800035a:	4b11      	ldr	r3, [pc, #68]	; (80003a0 <HAL_ADC_MspInit+0xc0>)
 800035c:	2220      	movs	r2, #32
 800035e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000360:	4b0f      	ldr	r3, [pc, #60]	; (80003a0 <HAL_ADC_MspInit+0xc0>)
 8000362:	2200      	movs	r2, #0
 8000364:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000366:	480e      	ldr	r0, [pc, #56]	; (80003a0 <HAL_ADC_MspInit+0xc0>)
 8000368:	f003 fb24 	bl	80039b4 <HAL_DMA_Init>
 800036c:	4603      	mov	r3, r0
 800036e:	2b00      	cmp	r3, #0
 8000370:	d003      	beq.n	800037a <HAL_ADC_MspInit+0x9a>
    {
      _Error_Handler(__FILE__, __LINE__);
 8000372:	21ac      	movs	r1, #172	; 0xac
 8000374:	480c      	ldr	r0, [pc, #48]	; (80003a8 <HAL_ADC_MspInit+0xc8>)
 8000376:	f001 ff03 	bl	8002180 <_Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800037a:	687b      	ldr	r3, [r7, #4]
 800037c:	4a08      	ldr	r2, [pc, #32]	; (80003a0 <HAL_ADC_MspInit+0xc0>)
 800037e:	621a      	str	r2, [r3, #32]
 8000380:	4a07      	ldr	r2, [pc, #28]	; (80003a0 <HAL_ADC_MspInit+0xc0>)
 8000382:	687b      	ldr	r3, [r7, #4]
 8000384:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000386:	bf00      	nop
 8000388:	3720      	adds	r7, #32
 800038a:	46bd      	mov	sp, r7
 800038c:	bd80      	pop	{r7, pc}
 800038e:	bf00      	nop
 8000390:	40012400 	.word	0x40012400
 8000394:	40021000 	.word	0x40021000
 8000398:	40011000 	.word	0x40011000
 800039c:	40010c00 	.word	0x40010c00
 80003a0:	200002c4 	.word	0x200002c4
 80003a4:	40020008 	.word	0x40020008
 80003a8:	08007f0c 	.word	0x08007f0c

080003ac <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 80003ac:	b580      	push	{r7, lr}
 80003ae:	b082      	sub	sp, #8
 80003b0:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80003b2:	4a0c      	ldr	r2, [pc, #48]	; (80003e4 <MX_DMA_Init+0x38>)
 80003b4:	4b0b      	ldr	r3, [pc, #44]	; (80003e4 <MX_DMA_Init+0x38>)
 80003b6:	695b      	ldr	r3, [r3, #20]
 80003b8:	f043 0301 	orr.w	r3, r3, #1
 80003bc:	6153      	str	r3, [r2, #20]
 80003be:	4b09      	ldr	r3, [pc, #36]	; (80003e4 <MX_DMA_Init+0x38>)
 80003c0:	695b      	ldr	r3, [r3, #20]
 80003c2:	f003 0301 	and.w	r3, r3, #1
 80003c6:	607b      	str	r3, [r7, #4]
 80003c8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80003ca:	2200      	movs	r2, #0
 80003cc:	2100      	movs	r1, #0
 80003ce:	200b      	movs	r0, #11
 80003d0:	f003 fa91 	bl	80038f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80003d4:	200b      	movs	r0, #11
 80003d6:	f003 faaa 	bl	800392e <HAL_NVIC_EnableIRQ>

}
 80003da:	bf00      	nop
 80003dc:	3708      	adds	r7, #8
 80003de:	46bd      	mov	sp, r7
 80003e0:	bd80      	pop	{r7, pc}
 80003e2:	bf00      	nop
 80003e4:	40021000 	.word	0x40021000

080003e8 <MX_GPIO_Init>:
        * the Code Generation settings)
     PA2   ------> USART2_TX
     PA3   ------> USART2_RX
*/
void MX_GPIO_Init(void)
{
 80003e8:	b580      	push	{r7, lr}
 80003ea:	b088      	sub	sp, #32
 80003ec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003ee:	4a58      	ldr	r2, [pc, #352]	; (8000550 <MX_GPIO_Init+0x168>)
 80003f0:	4b57      	ldr	r3, [pc, #348]	; (8000550 <MX_GPIO_Init+0x168>)
 80003f2:	699b      	ldr	r3, [r3, #24]
 80003f4:	f043 0310 	orr.w	r3, r3, #16
 80003f8:	6193      	str	r3, [r2, #24]
 80003fa:	4b55      	ldr	r3, [pc, #340]	; (8000550 <MX_GPIO_Init+0x168>)
 80003fc:	699b      	ldr	r3, [r3, #24]
 80003fe:	f003 0310 	and.w	r3, r3, #16
 8000402:	60fb      	str	r3, [r7, #12]
 8000404:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000406:	4a52      	ldr	r2, [pc, #328]	; (8000550 <MX_GPIO_Init+0x168>)
 8000408:	4b51      	ldr	r3, [pc, #324]	; (8000550 <MX_GPIO_Init+0x168>)
 800040a:	699b      	ldr	r3, [r3, #24]
 800040c:	f043 0320 	orr.w	r3, r3, #32
 8000410:	6193      	str	r3, [r2, #24]
 8000412:	4b4f      	ldr	r3, [pc, #316]	; (8000550 <MX_GPIO_Init+0x168>)
 8000414:	699b      	ldr	r3, [r3, #24]
 8000416:	f003 0320 	and.w	r3, r3, #32
 800041a:	60bb      	str	r3, [r7, #8]
 800041c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800041e:	4a4c      	ldr	r2, [pc, #304]	; (8000550 <MX_GPIO_Init+0x168>)
 8000420:	4b4b      	ldr	r3, [pc, #300]	; (8000550 <MX_GPIO_Init+0x168>)
 8000422:	699b      	ldr	r3, [r3, #24]
 8000424:	f043 0304 	orr.w	r3, r3, #4
 8000428:	6193      	str	r3, [r2, #24]
 800042a:	4b49      	ldr	r3, [pc, #292]	; (8000550 <MX_GPIO_Init+0x168>)
 800042c:	699b      	ldr	r3, [r3, #24]
 800042e:	f003 0304 	and.w	r3, r3, #4
 8000432:	607b      	str	r3, [r7, #4]
 8000434:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000436:	4a46      	ldr	r2, [pc, #280]	; (8000550 <MX_GPIO_Init+0x168>)
 8000438:	4b45      	ldr	r3, [pc, #276]	; (8000550 <MX_GPIO_Init+0x168>)
 800043a:	699b      	ldr	r3, [r3, #24]
 800043c:	f043 0308 	orr.w	r3, r3, #8
 8000440:	6193      	str	r3, [r2, #24]
 8000442:	4b43      	ldr	r3, [pc, #268]	; (8000550 <MX_GPIO_Init+0x168>)
 8000444:	699b      	ldr	r3, [r3, #24]
 8000446:	f003 0308 	and.w	r3, r3, #8
 800044a:	603b      	str	r3, [r7, #0]
 800044c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|IR3_out_Pin, GPIO_PIN_RESET);
 800044e:	2200      	movs	r2, #0
 8000450:	f44f 5181 	mov.w	r1, #4128	; 0x1020
 8000454:	483f      	ldr	r0, [pc, #252]	; (8000554 <MX_GPIO_Init+0x16c>)
 8000456:	f003 feb9 	bl	80041cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DIR2_Pin|Trig_Sonar_Pin|IR1_out_Pin|IR4_out_Pin 
 800045a:	2200      	movs	r2, #0
 800045c:	f24d 4104 	movw	r1, #54276	; 0xd404
 8000460:	483d      	ldr	r0, [pc, #244]	; (8000558 <MX_GPIO_Init+0x170>)
 8000462:	f003 feb3 	bl	80041cc <HAL_GPIO_WritePin>
                          |IR2_out_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR1_GPIO_Port, DIR1_Pin, GPIO_PIN_RESET);
 8000466:	2200      	movs	r2, #0
 8000468:	f44f 7180 	mov.w	r1, #256	; 0x100
 800046c:	483b      	ldr	r0, [pc, #236]	; (800055c <MX_GPIO_Init+0x174>)
 800046e:	f003 fead 	bl	80041cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000472:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000476:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000478:	4b39      	ldr	r3, [pc, #228]	; (8000560 <MX_GPIO_Init+0x178>)
 800047a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800047c:	2300      	movs	r3, #0
 800047e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000480:	f107 0310 	add.w	r3, r7, #16
 8000484:	4619      	mov	r1, r3
 8000486:	4835      	ldr	r0, [pc, #212]	; (800055c <MX_GPIO_Init+0x174>)
 8000488:	f003 fd42 	bl	8003f10 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC6 PC7 
                           PC9 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7 
 800048c:	f241 23c3 	movw	r3, #4803	; 0x12c3
 8000490:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_9|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000492:	2303      	movs	r3, #3
 8000494:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000496:	f107 0310 	add.w	r3, r7, #16
 800049a:	4619      	mov	r1, r3
 800049c:	482f      	ldr	r0, [pc, #188]	; (800055c <MX_GPIO_Init+0x174>)
 800049e:	f003 fd37 	bl	8003f10 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 PA6 
                           PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_6 
 80004a2:	23d3      	movs	r3, #211	; 0xd3
 80004a4:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80004a6:	2303      	movs	r3, #3
 80004a8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004aa:	f107 0310 	add.w	r3, r7, #16
 80004ae:	4619      	mov	r1, r3
 80004b0:	4828      	ldr	r0, [pc, #160]	; (8000554 <MX_GPIO_Init+0x16c>)
 80004b2:	f003 fd2d 	bl	8003f10 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80004b6:	230c      	movs	r3, #12
 80004b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004ba:	2302      	movs	r3, #2
 80004bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004be:	2302      	movs	r3, #2
 80004c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004c2:	f107 0310 	add.w	r3, r7, #16
 80004c6:	4619      	mov	r1, r3
 80004c8:	4822      	ldr	r0, [pc, #136]	; (8000554 <MX_GPIO_Init+0x16c>)
 80004ca:	f003 fd21 	bl	8003f10 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LD2_Pin|IR3_out_Pin;
 80004ce:	f44f 5381 	mov.w	r3, #4128	; 0x1020
 80004d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004d4:	2301      	movs	r3, #1
 80004d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004d8:	2302      	movs	r3, #2
 80004da:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004dc:	f107 0310 	add.w	r3, r7, #16
 80004e0:	4619      	mov	r1, r3
 80004e2:	481c      	ldr	r0, [pc, #112]	; (8000554 <MX_GPIO_Init+0x16c>)
 80004e4:	f003 fd14 	bl	8003f10 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB13 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_13|GPIO_PIN_8|GPIO_PIN_9;
 80004e8:	f242 3301 	movw	r3, #8961	; 0x2301
 80004ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80004ee:	2303      	movs	r3, #3
 80004f0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004f2:	f107 0310 	add.w	r3, r7, #16
 80004f6:	4619      	mov	r1, r3
 80004f8:	4817      	ldr	r0, [pc, #92]	; (8000558 <MX_GPIO_Init+0x170>)
 80004fa:	f003 fd09 	bl	8003f10 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin 
                           PBPin */
  GPIO_InitStruct.Pin = DIR2_Pin|Trig_Sonar_Pin|IR1_out_Pin|IR4_out_Pin 
 80004fe:	f24d 4304 	movw	r3, #54276	; 0xd404
 8000502:	613b      	str	r3, [r7, #16]
                          |IR2_out_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000504:	2301      	movs	r3, #1
 8000506:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000508:	2302      	movs	r3, #2
 800050a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800050c:	f107 0310 	add.w	r3, r7, #16
 8000510:	4619      	mov	r1, r3
 8000512:	4811      	ldr	r0, [pc, #68]	; (8000558 <MX_GPIO_Init+0x170>)
 8000514:	f003 fcfc 	bl	8003f10 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DIR1_Pin;
 8000518:	f44f 7380 	mov.w	r3, #256	; 0x100
 800051c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800051e:	2301      	movs	r3, #1
 8000520:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000522:	2302      	movs	r3, #2
 8000524:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DIR1_GPIO_Port, &GPIO_InitStruct);
 8000526:	f107 0310 	add.w	r3, r7, #16
 800052a:	4619      	mov	r1, r3
 800052c:	480b      	ldr	r0, [pc, #44]	; (800055c <MX_GPIO_Init+0x174>)
 800052e:	f003 fcef 	bl	8003f10 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000532:	2304      	movs	r3, #4
 8000534:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000536:	2303      	movs	r3, #3
 8000538:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800053a:	f107 0310 	add.w	r3, r7, #16
 800053e:	4619      	mov	r1, r3
 8000540:	4808      	ldr	r0, [pc, #32]	; (8000564 <MX_GPIO_Init+0x17c>)
 8000542:	f003 fce5 	bl	8003f10 <HAL_GPIO_Init>

}
 8000546:	bf00      	nop
 8000548:	3720      	adds	r7, #32
 800054a:	46bd      	mov	sp, r7
 800054c:	bd80      	pop	{r7, pc}
 800054e:	bf00      	nop
 8000550:	40021000 	.word	0x40021000
 8000554:	40010800 	.word	0x40010800
 8000558:	40010c00 	.word	0x40010c00
 800055c:	40011000 	.word	0x40011000
 8000560:	10210000 	.word	0x10210000
 8000564:	40011400 	.word	0x40011400

08000568 <main>:
/**
 * @brief  The application entry point.
 *
 * @retval None
 */
int main(void) {
 8000568:	b580      	push	{r7, lr}
 800056a:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration----------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800056c:	f002 fab2 	bl	8002ad4 <HAL_Init>

	/* USER CODE BEGIN Init */
	Dist_Obst = 0;
 8000570:	4b2b      	ldr	r3, [pc, #172]	; (8000620 <main+0xb8>)
 8000572:	2200      	movs	r2, #0
 8000574:	601a      	str	r2, [r3, #0]
	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000576:	f000 f86d 	bl	8000654 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800057a:	f7ff ff35 	bl	80003e8 <MX_GPIO_Init>
	MX_DMA_Init();
 800057e:	f7ff ff15 	bl	80003ac <MX_DMA_Init>
	MX_ADC1_Init();
 8000582:	f7ff fe11 	bl	80001a8 <MX_ADC1_Init>
	MX_TIM2_Init();
 8000586:	f001 ff79 	bl	800247c <MX_TIM2_Init>
	MX_TIM3_Init();
 800058a:	f001 fff1 	bl	8002570 <MX_TIM3_Init>
	MX_TIM4_Init();
 800058e:	f002 f83f 	bl	8002610 <MX_TIM4_Init>
	MX_USART3_UART_Init();
 8000592:	f002 f9bf 	bl	8002914 <MX_USART3_UART_Init>
	MX_TIM1_Init();
 8000596:	f001 fe97 	bl	80022c8 <MX_TIM1_Init>
	MX_USART1_UART_Init();
 800059a:	f002 f98d 	bl	80028b8 <MX_USART1_UART_Init>

	/* Initialize interrupts */
	MX_NVIC_Init();
 800059e:	f000 f8bb 	bl	8000718 <MX_NVIC_Init>
	/* USER CODE BEGIN 2 */
	HAL_SuspendTick(); // suppresion des Tick interrupt pour le mode sleep.
 80005a2:	f002 faf9 	bl	8002b98 <HAL_SuspendTick>

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);  // Start PWM motor
 80005a6:	210c      	movs	r1, #12
 80005a8:	481e      	ldr	r0, [pc, #120]	; (8000624 <main+0xbc>)
 80005aa:	f004 fb95 	bl	8004cd8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80005ae:	2100      	movs	r1, #0
 80005b0:	481c      	ldr	r0, [pc, #112]	; (8000624 <main+0xbc>)
 80005b2:	f004 fb91 	bl	8004cd8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);	//Start Servo
 80005b6:	210c      	movs	r1, #12
 80005b8:	481b      	ldr	r0, [pc, #108]	; (8000628 <main+0xc0>)
 80005ba:	f004 fb8d 	bl	8004cd8 <HAL_TIM_PWM_Start>
	CMDE = STOP;
 80005be:	4b1b      	ldr	r3, [pc, #108]	; (800062c <main+0xc4>)
 80005c0:	2201      	movs	r2, #1
 80005c2:	701a      	strb	r2, [r3, #0]
	New_CMDE = 1;
 80005c4:	4b1a      	ldr	r3, [pc, #104]	; (8000630 <main+0xc8>)
 80005c6:	2201      	movs	r2, #1
 80005c8:	701a      	strb	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(&htim2);  // Start IT sur font montant PWM
 80005ca:	4816      	ldr	r0, [pc, #88]	; (8000624 <main+0xbc>)
 80005cc:	f004 fb35 	bl	8004c3a <HAL_TIM_Base_Start_IT>
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 80005d0:	2118      	movs	r1, #24
 80005d2:	4818      	ldr	r0, [pc, #96]	; (8000634 <main+0xcc>)
 80005d4:	f004 fd1e 	bl	8005014 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 80005d8:	2118      	movs	r1, #24
 80005da:	4817      	ldr	r0, [pc, #92]	; (8000638 <main+0xd0>)
 80005dc:	f004 fd1a 	bl	8005014 <HAL_TIM_Encoder_Start>
	HAL_UART_Receive_IT(&huart3, &BLUE_RX, 1);
 80005e0:	2201      	movs	r2, #1
 80005e2:	4916      	ldr	r1, [pc, #88]	; (800063c <main+0xd4>)
 80005e4:	4816      	ldr	r0, [pc, #88]	; (8000640 <main+0xd8>)
 80005e6:	f005 ff3e 	bl	8006466 <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart1, (uint8_t *) XBEE_RX, 20);
 80005ea:	2214      	movs	r2, #20
 80005ec:	4915      	ldr	r1, [pc, #84]	; (8000644 <main+0xdc>)
 80005ee:	4816      	ldr	r0, [pc, #88]	; (8000648 <main+0xe0>)
 80005f0:	f005 ff39 	bl	8006466 <HAL_UART_Receive_IT>
	HAL_ADC_Start_IT(&hadc1);
 80005f4:	4815      	ldr	r0, [pc, #84]	; (800064c <main+0xe4>)
 80005f6:	f002 fbb5 	bl	8002d64 <HAL_ADC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_2);
 80005fa:	2104      	movs	r1, #4
 80005fc:	480a      	ldr	r0, [pc, #40]	; (8000628 <main+0xc0>)
 80005fe:	f004 fc13 	bl	8004e28 <HAL_TIM_IC_Start_IT>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8000602:	2201      	movs	r2, #1
 8000604:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000608:	4811      	ldr	r0, [pc, #68]	; (8000650 <main+0xe8>)
 800060a:	f003 fddf 	bl	80041cc <HAL_GPIO_WritePin>
	Direction_Sonar(POS_X);
 800060e:	2000      	movs	r0, #0
 8000610:	f000 f8a6 	bl	8000760 <Direction_Sonar>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		Gestion_Commandes();
 8000614:	f000 f8d0 	bl	80007b8 <Gestion_Commandes>
		controle();
 8000618:	f000 fff0 	bl	80015fc <controle>
		Gestion_Commandes();
 800061c:	e7fa      	b.n	8000614 <main+0xac>
 800061e:	bf00      	nop
 8000620:	2000030c 	.word	0x2000030c
 8000624:	2000042c 	.word	0x2000042c
 8000628:	200003ec 	.word	0x200003ec
 800062c:	20000308 	.word	0x20000308
 8000630:	20000211 	.word	0x20000211
 8000634:	200003ac 	.word	0x200003ac
 8000638:	2000036c 	.word	0x2000036c
 800063c:	2000035c 	.word	0x2000035c
 8000640:	2000046c 	.word	0x2000046c
 8000644:	2000021c 	.word	0x2000021c
 8000648:	200004ac 	.word	0x200004ac
 800064c:	20000294 	.word	0x20000294
 8000650:	40010c00 	.word	0x40010c00

08000654 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000654:	b580      	push	{r7, lr}
 8000656:	b094      	sub	sp, #80	; 0x50
 8000658:	af00      	add	r7, sp, #0
	RCC_ClkInitTypeDef RCC_ClkInitStruct;
	RCC_PeriphCLKInitTypeDef PeriphClkInit;

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800065a:	2302      	movs	r3, #2
 800065c:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800065e:	2301      	movs	r3, #1
 8000660:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.HSICalibrationValue = 16;
 8000662:	2310      	movs	r3, #16
 8000664:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000666:	2302      	movs	r3, #2
 8000668:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800066a:	2300      	movs	r3, #0
 800066c:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800066e:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8000672:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000674:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000678:	4618      	mov	r0, r3
 800067a:	f003 fdf3 	bl	8004264 <HAL_RCC_OscConfig>
 800067e:	4603      	mov	r3, r0
 8000680:	2b00      	cmp	r3, #0
 8000682:	d004      	beq.n	800068e <SystemClock_Config+0x3a>
		_Error_Handler(__FILE__, __LINE__);
 8000684:	f240 1107 	movw	r1, #263	; 0x107
 8000688:	4821      	ldr	r0, [pc, #132]	; (8000710 <SystemClock_Config+0xbc>)
 800068a:	f001 fd79 	bl	8002180 <_Error_Handler>
	}

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800068e:	230f      	movs	r3, #15
 8000690:	617b      	str	r3, [r7, #20]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000692:	2302      	movs	r3, #2
 8000694:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000696:	2300      	movs	r3, #0
 8000698:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800069a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800069e:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006a0:	2300      	movs	r3, #0
 80006a2:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80006a4:	f107 0314 	add.w	r3, r7, #20
 80006a8:	2102      	movs	r1, #2
 80006aa:	4618      	mov	r0, r3
 80006ac:	f004 f83e 	bl	800472c <HAL_RCC_ClockConfig>
 80006b0:	4603      	mov	r3, r0
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d004      	beq.n	80006c0 <SystemClock_Config+0x6c>
		_Error_Handler(__FILE__, __LINE__);
 80006b6:	f44f 718a 	mov.w	r1, #276	; 0x114
 80006ba:	4815      	ldr	r0, [pc, #84]	; (8000710 <SystemClock_Config+0xbc>)
 80006bc:	f001 fd60 	bl	8002180 <_Error_Handler>
	}

	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80006c0:	2302      	movs	r3, #2
 80006c2:	607b      	str	r3, [r7, #4]
	PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 80006c4:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80006c8:	60fb      	str	r3, [r7, #12]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 80006ca:	1d3b      	adds	r3, r7, #4
 80006cc:	4618      	mov	r0, r3
 80006ce:	f004 f9d3 	bl	8004a78 <HAL_RCCEx_PeriphCLKConfig>
 80006d2:	4603      	mov	r3, r0
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d004      	beq.n	80006e2 <SystemClock_Config+0x8e>
		_Error_Handler(__FILE__, __LINE__);
 80006d8:	f44f 718d 	mov.w	r1, #282	; 0x11a
 80006dc:	480c      	ldr	r0, [pc, #48]	; (8000710 <SystemClock_Config+0xbc>)
 80006de:	f001 fd4f 	bl	8002180 <_Error_Handler>
	}

	/**Configure the Systick interrupt time
	 */
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 1000);
 80006e2:	f004 f979 	bl	80049d8 <HAL_RCC_GetHCLKFreq>
 80006e6:	4602      	mov	r2, r0
 80006e8:	4b0a      	ldr	r3, [pc, #40]	; (8000714 <SystemClock_Config+0xc0>)
 80006ea:	fba3 2302 	umull	r2, r3, r3, r2
 80006ee:	099b      	lsrs	r3, r3, #6
 80006f0:	4618      	mov	r0, r3
 80006f2:	f003 f92a 	bl	800394a <HAL_SYSTICK_Config>

	/**Configure the Systick
	 */
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80006f6:	2004      	movs	r0, #4
 80006f8:	f003 f934 	bl	8003964 <HAL_SYSTICK_CLKSourceConfig>

	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80006fc:	2200      	movs	r2, #0
 80006fe:	2100      	movs	r1, #0
 8000700:	f04f 30ff 	mov.w	r0, #4294967295
 8000704:	f003 f8f7 	bl	80038f6 <HAL_NVIC_SetPriority>
}
 8000708:	bf00      	nop
 800070a:	3750      	adds	r7, #80	; 0x50
 800070c:	46bd      	mov	sp, r7
 800070e:	bd80      	pop	{r7, pc}
 8000710:	08007f20 	.word	0x08007f20
 8000714:	10624dd3 	.word	0x10624dd3

08000718 <MX_NVIC_Init>:

/**
 * @brief NVIC Configuration.
 * @retval None
 */
static void MX_NVIC_Init(void) {
 8000718:	b580      	push	{r7, lr}
 800071a:	af00      	add	r7, sp, #0
	/* EXTI15_10_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800071c:	2200      	movs	r2, #0
 800071e:	2100      	movs	r1, #0
 8000720:	2028      	movs	r0, #40	; 0x28
 8000722:	f003 f8e8 	bl	80038f6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000726:	2028      	movs	r0, #40	; 0x28
 8000728:	f003 f901 	bl	800392e <HAL_NVIC_EnableIRQ>
	/* USART3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800072c:	2200      	movs	r2, #0
 800072e:	2100      	movs	r1, #0
 8000730:	2027      	movs	r0, #39	; 0x27
 8000732:	f003 f8e0 	bl	80038f6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000736:	2027      	movs	r0, #39	; 0x27
 8000738:	f003 f8f9 	bl	800392e <HAL_NVIC_EnableIRQ>
	/* USART1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800073c:	2200      	movs	r2, #0
 800073e:	2100      	movs	r1, #0
 8000740:	2025      	movs	r0, #37	; 0x25
 8000742:	f003 f8d8 	bl	80038f6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000746:	2025      	movs	r0, #37	; 0x25
 8000748:	f003 f8f1 	bl	800392e <HAL_NVIC_EnableIRQ>
	/* ADC1_2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800074c:	2200      	movs	r2, #0
 800074e:	2100      	movs	r1, #0
 8000750:	2012      	movs	r0, #18
 8000752:	f003 f8d0 	bl	80038f6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000756:	2012      	movs	r0, #18
 8000758:	f003 f8e9 	bl	800392e <HAL_NVIC_EnableIRQ>
}
 800075c:	bf00      	nop
 800075e:	bd80      	pop	{r7, pc}

08000760 <Direction_Sonar>:

/* USER CODE BEGIN 4 */
void Direction_Sonar(enum DIRECTION direction) {
 8000760:	b480      	push	{r7}
 8000762:	b083      	sub	sp, #12
 8000764:	af00      	add	r7, sp, #0
 8000766:	4603      	mov	r3, r0
 8000768:	71fb      	strb	r3, [r7, #7]
	switch (direction) {
 800076a:	79fb      	ldrb	r3, [r7, #7]
 800076c:	2b01      	cmp	r3, #1
 800076e:	d00c      	beq.n	800078a <Direction_Sonar+0x2a>
 8000770:	2b02      	cmp	r3, #2
 8000772:	d012      	beq.n	800079a <Direction_Sonar+0x3a>
 8000774:	2b00      	cmp	r3, #0
 8000776:	d000      	beq.n	800077a <Direction_Sonar+0x1a>
		break;
	case POS_Z:
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 4100);
		break;
	}
}
 8000778:	e017      	b.n	80007aa <Direction_Sonar+0x4a>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 2300);
 800077a:	4b0e      	ldr	r3, [pc, #56]	; (80007b4 <Direction_Sonar+0x54>)
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	3334      	adds	r3, #52	; 0x34
 8000780:	330c      	adds	r3, #12
 8000782:	f640 02fc 	movw	r2, #2300	; 0x8fc
 8000786:	601a      	str	r2, [r3, #0]
		break;
 8000788:	e00f      	b.n	80007aa <Direction_Sonar+0x4a>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 795);
 800078a:	4b0a      	ldr	r3, [pc, #40]	; (80007b4 <Direction_Sonar+0x54>)
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	3334      	adds	r3, #52	; 0x34
 8000790:	330c      	adds	r3, #12
 8000792:	f240 321b 	movw	r2, #795	; 0x31b
 8000796:	601a      	str	r2, [r3, #0]
		break;
 8000798:	e007      	b.n	80007aa <Direction_Sonar+0x4a>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 4100);
 800079a:	4b06      	ldr	r3, [pc, #24]	; (80007b4 <Direction_Sonar+0x54>)
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	3334      	adds	r3, #52	; 0x34
 80007a0:	330c      	adds	r3, #12
 80007a2:	f241 0204 	movw	r2, #4100	; 0x1004
 80007a6:	601a      	str	r2, [r3, #0]
		break;
 80007a8:	bf00      	nop
}
 80007aa:	bf00      	nop
 80007ac:	370c      	adds	r7, #12
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bc80      	pop	{r7}
 80007b2:	4770      	bx	lr
 80007b4:	200003ec 	.word	0x200003ec

080007b8 <Gestion_Commandes>:

void Gestion_Commandes(void) {
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0
	if (New_CMDE) {
 80007bc:	4ba5      	ldr	r3, [pc, #660]	; (8000a54 <Gestion_Commandes+0x29c>)
 80007be:	781b      	ldrb	r3, [r3, #0]
 80007c0:	b2db      	uxtb	r3, r3
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	f000 8522 	beq.w	800120c <Gestion_Commandes+0xa54>
		New_CMDE = 0;
 80007c8:	4ba2      	ldr	r3, [pc, #648]	; (8000a54 <Gestion_Commandes+0x29c>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	701a      	strb	r2, [r3, #0]
		switch (CMDE) {
 80007ce:	4ba2      	ldr	r3, [pc, #648]	; (8000a58 <Gestion_Commandes+0x2a0>)
 80007d0:	781b      	ldrb	r3, [r3, #0]
 80007d2:	b2db      	uxtb	r3, r3
 80007d4:	2b08      	cmp	r3, #8
 80007d6:	f200 8519 	bhi.w	800120c <Gestion_Commandes+0xa54>
 80007da:	a201      	add	r2, pc, #4	; (adr r2, 80007e0 <Gestion_Commandes+0x28>)
 80007dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007e0:	08000823 	.word	0x08000823
 80007e4:	08000805 	.word	0x08000805
 80007e8:	08000833 	.word	0x08000833
 80007ec:	08000a9f 	.word	0x08000a9f
 80007f0:	08000d01 	.word	0x08000d01
 80007f4:	08000f4d 	.word	0x08000f4d
 80007f8:	080011b3 	.word	0x080011b3
 80007fc:	080011cb 	.word	0x080011cb
 8000800:	080011dd 	.word	0x080011dd
		case STOP: {
			_CVitD = _CVitG = 0;
 8000804:	4b95      	ldr	r3, [pc, #596]	; (8000a5c <Gestion_Commandes+0x2a4>)
 8000806:	2200      	movs	r2, #0
 8000808:	801a      	strh	r2, [r3, #0]
 800080a:	4b94      	ldr	r3, [pc, #592]	; (8000a5c <Gestion_Commandes+0x2a4>)
 800080c:	881a      	ldrh	r2, [r3, #0]
 800080e:	4b94      	ldr	r3, [pc, #592]	; (8000a60 <Gestion_Commandes+0x2a8>)
 8000810:	801a      	strh	r2, [r3, #0]
			// Mise en sommeil: STOP mode , réveil via IT BP1
			gstCmdeEtat = VEILLE;
 8000812:	4b94      	ldr	r3, [pc, #592]	; (8000a64 <Gestion_Commandes+0x2ac>)
 8000814:	2200      	movs	r2, #0
 8000816:	701a      	strb	r2, [r3, #0]
			Mode = SLEEP;
 8000818:	4b93      	ldr	r3, [pc, #588]	; (8000a68 <Gestion_Commandes+0x2b0>)
 800081a:	2200      	movs	r2, #0
 800081c:	701a      	strb	r2, [r3, #0]

			break;
 800081e:	f000 bcf5 	b.w	800120c <Gestion_Commandes+0xa54>
		}
		case START: {
			// réveil sytème grace à l'IT BP1
			gstCmdeEtat = ARRET;
 8000822:	4b90      	ldr	r3, [pc, #576]	; (8000a64 <Gestion_Commandes+0x2ac>)
 8000824:	2201      	movs	r2, #1
 8000826:	701a      	strb	r2, [r3, #0]
			Mode = SLEEP;
 8000828:	4b8f      	ldr	r3, [pc, #572]	; (8000a68 <Gestion_Commandes+0x2b0>)
 800082a:	2200      	movs	r2, #0
 800082c:	701a      	strb	r2, [r3, #0]

			break;
 800082e:	f000 bced 	b.w	800120c <Gestion_Commandes+0xa54>
		}
		case AVANT: {
			switch (gstCmdeEtat) {
 8000832:	4b8c      	ldr	r3, [pc, #560]	; (8000a64 <Gestion_Commandes+0x2ac>)
 8000834:	781b      	ldrb	r3, [r3, #0]
 8000836:	b2db      	uxtb	r3, r3
 8000838:	2b0d      	cmp	r3, #13
 800083a:	f200 812e 	bhi.w	8000a9a <Gestion_Commandes+0x2e2>
 800083e:	a201      	add	r2, pc, #4	; (adr r2, 8000844 <Gestion_Commandes+0x8c>)
 8000840:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000844:	0800087d 	.word	0x0800087d
 8000848:	0800088b 	.word	0x0800088b
 800084c:	080008b1 	.word	0x080008b1
 8000850:	080008d7 	.word	0x080008d7
 8000854:	080008fd 	.word	0x080008fd
 8000858:	08000923 	.word	0x08000923
 800085c:	08000949 	.word	0x08000949
 8000860:	0800096f 	.word	0x0800096f
 8000864:	08000995 	.word	0x08000995
 8000868:	080009bb 	.word	0x080009bb
 800086c:	080009e1 	.word	0x080009e1
 8000870:	08000a07 	.word	0x08000a07
 8000874:	08000a2d 	.word	0x08000a2d
 8000878:	08000a75 	.word	0x08000a75
			case VEILLE: {
				gstCmdeEtat = VEILLE;
 800087c:	4b79      	ldr	r3, [pc, #484]	; (8000a64 <Gestion_Commandes+0x2ac>)
 800087e:	2200      	movs	r2, #0
 8000880:	701a      	strb	r2, [r3, #0]
				Mode = SLEEP;
 8000882:	4b79      	ldr	r3, [pc, #484]	; (8000a68 <Gestion_Commandes+0x2b0>)
 8000884:	2200      	movs	r2, #0
 8000886:	701a      	strb	r2, [r3, #0]
				break;
 8000888:	e108      	b.n	8000a9c <Gestion_Commandes+0x2e4>
			}
			case ARRET: {
				_DirG = AVANCE;
 800088a:	4b78      	ldr	r3, [pc, #480]	; (8000a6c <Gestion_Commandes+0x2b4>)
 800088c:	2201      	movs	r2, #1
 800088e:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000890:	4b77      	ldr	r3, [pc, #476]	; (8000a70 <Gestion_Commandes+0x2b8>)
 8000892:	2201      	movs	r2, #1
 8000894:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000896:	4b71      	ldr	r3, [pc, #452]	; (8000a5c <Gestion_Commandes+0x2a4>)
 8000898:	2226      	movs	r2, #38	; 0x26
 800089a:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 800089c:	4b70      	ldr	r3, [pc, #448]	; (8000a60 <Gestion_Commandes+0x2a8>)
 800089e:	2226      	movs	r2, #38	; 0x26
 80008a0:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = AV1;
 80008a2:	4b70      	ldr	r3, [pc, #448]	; (8000a64 <Gestion_Commandes+0x2ac>)
 80008a4:	2202      	movs	r2, #2
 80008a6:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 80008a8:	4b6f      	ldr	r3, [pc, #444]	; (8000a68 <Gestion_Commandes+0x2b0>)
 80008aa:	2201      	movs	r2, #1
 80008ac:	701a      	strb	r2, [r3, #0]
				break;
 80008ae:	e0f5      	b.n	8000a9c <Gestion_Commandes+0x2e4>
			}
			case AV1: {
				_DirG = AVANCE;
 80008b0:	4b6e      	ldr	r3, [pc, #440]	; (8000a6c <Gestion_Commandes+0x2b4>)
 80008b2:	2201      	movs	r2, #1
 80008b4:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 80008b6:	4b6e      	ldr	r3, [pc, #440]	; (8000a70 <Gestion_Commandes+0x2b8>)
 80008b8:	2201      	movs	r2, #1
 80008ba:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 80008bc:	4b67      	ldr	r3, [pc, #412]	; (8000a5c <Gestion_Commandes+0x2a4>)
 80008be:	2238      	movs	r2, #56	; 0x38
 80008c0:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 80008c2:	4b67      	ldr	r3, [pc, #412]	; (8000a60 <Gestion_Commandes+0x2a8>)
 80008c4:	2238      	movs	r2, #56	; 0x38
 80008c6:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = AV2;
 80008c8:	4b66      	ldr	r3, [pc, #408]	; (8000a64 <Gestion_Commandes+0x2ac>)
 80008ca:	2203      	movs	r2, #3
 80008cc:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 80008ce:	4b66      	ldr	r3, [pc, #408]	; (8000a68 <Gestion_Commandes+0x2b0>)
 80008d0:	2201      	movs	r2, #1
 80008d2:	701a      	strb	r2, [r3, #0]
				break;
 80008d4:	e0e2      	b.n	8000a9c <Gestion_Commandes+0x2e4>
			}
			case AV2: {
				_DirG = AVANCE;
 80008d6:	4b65      	ldr	r3, [pc, #404]	; (8000a6c <Gestion_Commandes+0x2b4>)
 80008d8:	2201      	movs	r2, #1
 80008da:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 80008dc:	4b64      	ldr	r3, [pc, #400]	; (8000a70 <Gestion_Commandes+0x2b8>)
 80008de:	2201      	movs	r2, #1
 80008e0:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 80008e2:	4b5e      	ldr	r3, [pc, #376]	; (8000a5c <Gestion_Commandes+0x2a4>)
 80008e4:	224c      	movs	r2, #76	; 0x4c
 80008e6:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 80008e8:	4b5d      	ldr	r3, [pc, #372]	; (8000a60 <Gestion_Commandes+0x2a8>)
 80008ea:	224c      	movs	r2, #76	; 0x4c
 80008ec:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = AV3;
 80008ee:	4b5d      	ldr	r3, [pc, #372]	; (8000a64 <Gestion_Commandes+0x2ac>)
 80008f0:	2204      	movs	r2, #4
 80008f2:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 80008f4:	4b5c      	ldr	r3, [pc, #368]	; (8000a68 <Gestion_Commandes+0x2b0>)
 80008f6:	2201      	movs	r2, #1
 80008f8:	701a      	strb	r2, [r3, #0]
				break;
 80008fa:	e0cf      	b.n	8000a9c <Gestion_Commandes+0x2e4>
			}
			case AV3: {
				_DirG = AVANCE;
 80008fc:	4b5b      	ldr	r3, [pc, #364]	; (8000a6c <Gestion_Commandes+0x2b4>)
 80008fe:	2201      	movs	r2, #1
 8000900:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000902:	4b5b      	ldr	r3, [pc, #364]	; (8000a70 <Gestion_Commandes+0x2b8>)
 8000904:	2201      	movs	r2, #1
 8000906:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8000908:	4b54      	ldr	r3, [pc, #336]	; (8000a5c <Gestion_Commandes+0x2a4>)
 800090a:	224c      	movs	r2, #76	; 0x4c
 800090c:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 800090e:	4b54      	ldr	r3, [pc, #336]	; (8000a60 <Gestion_Commandes+0x2a8>)
 8000910:	224c      	movs	r2, #76	; 0x4c
 8000912:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = AV3;
 8000914:	4b53      	ldr	r3, [pc, #332]	; (8000a64 <Gestion_Commandes+0x2ac>)
 8000916:	2204      	movs	r2, #4
 8000918:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 800091a:	4b53      	ldr	r3, [pc, #332]	; (8000a68 <Gestion_Commandes+0x2b0>)
 800091c:	2201      	movs	r2, #1
 800091e:	701a      	strb	r2, [r3, #0]
				break;
 8000920:	e0bc      	b.n	8000a9c <Gestion_Commandes+0x2e4>
			}
			case RV1: {
				_DirG = RECULE;
 8000922:	4b52      	ldr	r3, [pc, #328]	; (8000a6c <Gestion_Commandes+0x2b4>)
 8000924:	2200      	movs	r2, #0
 8000926:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000928:	4b51      	ldr	r3, [pc, #324]	; (8000a70 <Gestion_Commandes+0x2b8>)
 800092a:	2200      	movs	r2, #0
 800092c:	801a      	strh	r2, [r3, #0]
				_CVitG = 0;
 800092e:	4b4b      	ldr	r3, [pc, #300]	; (8000a5c <Gestion_Commandes+0x2a4>)
 8000930:	2200      	movs	r2, #0
 8000932:	801a      	strh	r2, [r3, #0]
				_CVitD = 0;
 8000934:	4b4a      	ldr	r3, [pc, #296]	; (8000a60 <Gestion_Commandes+0x2a8>)
 8000936:	2200      	movs	r2, #0
 8000938:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = ARRET;
 800093a:	4b4a      	ldr	r3, [pc, #296]	; (8000a64 <Gestion_Commandes+0x2ac>)
 800093c:	2201      	movs	r2, #1
 800093e:	701a      	strb	r2, [r3, #0]
				Mode = SLEEP;
 8000940:	4b49      	ldr	r3, [pc, #292]	; (8000a68 <Gestion_Commandes+0x2b0>)
 8000942:	2200      	movs	r2, #0
 8000944:	701a      	strb	r2, [r3, #0]

				break;
 8000946:	e0a9      	b.n	8000a9c <Gestion_Commandes+0x2e4>
			}
			case RV2: {
				_DirG = RECULE;
 8000948:	4b48      	ldr	r3, [pc, #288]	; (8000a6c <Gestion_Commandes+0x2b4>)
 800094a:	2200      	movs	r2, #0
 800094c:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 800094e:	4b48      	ldr	r3, [pc, #288]	; (8000a70 <Gestion_Commandes+0x2b8>)
 8000950:	2200      	movs	r2, #0
 8000952:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000954:	4b41      	ldr	r3, [pc, #260]	; (8000a5c <Gestion_Commandes+0x2a4>)
 8000956:	2226      	movs	r2, #38	; 0x26
 8000958:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 800095a:	4b41      	ldr	r3, [pc, #260]	; (8000a60 <Gestion_Commandes+0x2a8>)
 800095c:	2226      	movs	r2, #38	; 0x26
 800095e:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = RV1;
 8000960:	4b40      	ldr	r3, [pc, #256]	; (8000a64 <Gestion_Commandes+0x2ac>)
 8000962:	2205      	movs	r2, #5
 8000964:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000966:	4b40      	ldr	r3, [pc, #256]	; (8000a68 <Gestion_Commandes+0x2b0>)
 8000968:	2201      	movs	r2, #1
 800096a:	701a      	strb	r2, [r3, #0]
				break;
 800096c:	e096      	b.n	8000a9c <Gestion_Commandes+0x2e4>
			}
			case RV3: {
				_DirG = RECULE;
 800096e:	4b3f      	ldr	r3, [pc, #252]	; (8000a6c <Gestion_Commandes+0x2b4>)
 8000970:	2200      	movs	r2, #0
 8000972:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000974:	4b3e      	ldr	r3, [pc, #248]	; (8000a70 <Gestion_Commandes+0x2b8>)
 8000976:	2200      	movs	r2, #0
 8000978:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 800097a:	4b38      	ldr	r3, [pc, #224]	; (8000a5c <Gestion_Commandes+0x2a4>)
 800097c:	2238      	movs	r2, #56	; 0x38
 800097e:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000980:	4b37      	ldr	r3, [pc, #220]	; (8000a60 <Gestion_Commandes+0x2a8>)
 8000982:	2238      	movs	r2, #56	; 0x38
 8000984:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = RV2;
 8000986:	4b37      	ldr	r3, [pc, #220]	; (8000a64 <Gestion_Commandes+0x2ac>)
 8000988:	2206      	movs	r2, #6
 800098a:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 800098c:	4b36      	ldr	r3, [pc, #216]	; (8000a68 <Gestion_Commandes+0x2b0>)
 800098e:	2201      	movs	r2, #1
 8000990:	701a      	strb	r2, [r3, #0]
				break;
 8000992:	e083      	b.n	8000a9c <Gestion_Commandes+0x2e4>
			}
			case DV1: {
				_DirG = AVANCE;
 8000994:	4b35      	ldr	r3, [pc, #212]	; (8000a6c <Gestion_Commandes+0x2b4>)
 8000996:	2201      	movs	r2, #1
 8000998:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 800099a:	4b35      	ldr	r3, [pc, #212]	; (8000a70 <Gestion_Commandes+0x2b8>)
 800099c:	2201      	movs	r2, #1
 800099e:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 80009a0:	4b2e      	ldr	r3, [pc, #184]	; (8000a5c <Gestion_Commandes+0x2a4>)
 80009a2:	2226      	movs	r2, #38	; 0x26
 80009a4:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 80009a6:	4b2e      	ldr	r3, [pc, #184]	; (8000a60 <Gestion_Commandes+0x2a8>)
 80009a8:	2226      	movs	r2, #38	; 0x26
 80009aa:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = AV1;
 80009ac:	4b2d      	ldr	r3, [pc, #180]	; (8000a64 <Gestion_Commandes+0x2ac>)
 80009ae:	2202      	movs	r2, #2
 80009b0:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 80009b2:	4b2d      	ldr	r3, [pc, #180]	; (8000a68 <Gestion_Commandes+0x2b0>)
 80009b4:	2201      	movs	r2, #1
 80009b6:	701a      	strb	r2, [r3, #0]
				break;
 80009b8:	e070      	b.n	8000a9c <Gestion_Commandes+0x2e4>
			}
			case DV2: {
				_DirG = AVANCE;
 80009ba:	4b2c      	ldr	r3, [pc, #176]	; (8000a6c <Gestion_Commandes+0x2b4>)
 80009bc:	2201      	movs	r2, #1
 80009be:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 80009c0:	4b2b      	ldr	r3, [pc, #172]	; (8000a70 <Gestion_Commandes+0x2b8>)
 80009c2:	2201      	movs	r2, #1
 80009c4:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 80009c6:	4b25      	ldr	r3, [pc, #148]	; (8000a5c <Gestion_Commandes+0x2a4>)
 80009c8:	2238      	movs	r2, #56	; 0x38
 80009ca:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 80009cc:	4b24      	ldr	r3, [pc, #144]	; (8000a60 <Gestion_Commandes+0x2a8>)
 80009ce:	2238      	movs	r2, #56	; 0x38
 80009d0:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = AV2;
 80009d2:	4b24      	ldr	r3, [pc, #144]	; (8000a64 <Gestion_Commandes+0x2ac>)
 80009d4:	2203      	movs	r2, #3
 80009d6:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 80009d8:	4b23      	ldr	r3, [pc, #140]	; (8000a68 <Gestion_Commandes+0x2b0>)
 80009da:	2201      	movs	r2, #1
 80009dc:	701a      	strb	r2, [r3, #0]
				break;
 80009de:	e05d      	b.n	8000a9c <Gestion_Commandes+0x2e4>
			}
			case DV3: {
				_DirG = AVANCE;
 80009e0:	4b22      	ldr	r3, [pc, #136]	; (8000a6c <Gestion_Commandes+0x2b4>)
 80009e2:	2201      	movs	r2, #1
 80009e4:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 80009e6:	4b22      	ldr	r3, [pc, #136]	; (8000a70 <Gestion_Commandes+0x2b8>)
 80009e8:	2201      	movs	r2, #1
 80009ea:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 80009ec:	4b1b      	ldr	r3, [pc, #108]	; (8000a5c <Gestion_Commandes+0x2a4>)
 80009ee:	224c      	movs	r2, #76	; 0x4c
 80009f0:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 80009f2:	4b1b      	ldr	r3, [pc, #108]	; (8000a60 <Gestion_Commandes+0x2a8>)
 80009f4:	224c      	movs	r2, #76	; 0x4c
 80009f6:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = AV3;
 80009f8:	4b1a      	ldr	r3, [pc, #104]	; (8000a64 <Gestion_Commandes+0x2ac>)
 80009fa:	2204      	movs	r2, #4
 80009fc:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 80009fe:	4b1a      	ldr	r3, [pc, #104]	; (8000a68 <Gestion_Commandes+0x2b0>)
 8000a00:	2201      	movs	r2, #1
 8000a02:	701a      	strb	r2, [r3, #0]
				break;
 8000a04:	e04a      	b.n	8000a9c <Gestion_Commandes+0x2e4>
			}
			case GV1: {
				_DirG = AVANCE;
 8000a06:	4b19      	ldr	r3, [pc, #100]	; (8000a6c <Gestion_Commandes+0x2b4>)
 8000a08:	2201      	movs	r2, #1
 8000a0a:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000a0c:	4b18      	ldr	r3, [pc, #96]	; (8000a70 <Gestion_Commandes+0x2b8>)
 8000a0e:	2201      	movs	r2, #1
 8000a10:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000a12:	4b12      	ldr	r3, [pc, #72]	; (8000a5c <Gestion_Commandes+0x2a4>)
 8000a14:	2226      	movs	r2, #38	; 0x26
 8000a16:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000a18:	4b11      	ldr	r3, [pc, #68]	; (8000a60 <Gestion_Commandes+0x2a8>)
 8000a1a:	2226      	movs	r2, #38	; 0x26
 8000a1c:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = AV2;
 8000a1e:	4b11      	ldr	r3, [pc, #68]	; (8000a64 <Gestion_Commandes+0x2ac>)
 8000a20:	2203      	movs	r2, #3
 8000a22:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000a24:	4b10      	ldr	r3, [pc, #64]	; (8000a68 <Gestion_Commandes+0x2b0>)
 8000a26:	2201      	movs	r2, #1
 8000a28:	701a      	strb	r2, [r3, #0]
				break;
 8000a2a:	e037      	b.n	8000a9c <Gestion_Commandes+0x2e4>
			}
			case GV2: {
				_DirG = AVANCE;
 8000a2c:	4b0f      	ldr	r3, [pc, #60]	; (8000a6c <Gestion_Commandes+0x2b4>)
 8000a2e:	2201      	movs	r2, #1
 8000a30:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000a32:	4b0f      	ldr	r3, [pc, #60]	; (8000a70 <Gestion_Commandes+0x2b8>)
 8000a34:	2201      	movs	r2, #1
 8000a36:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8000a38:	4b08      	ldr	r3, [pc, #32]	; (8000a5c <Gestion_Commandes+0x2a4>)
 8000a3a:	2238      	movs	r2, #56	; 0x38
 8000a3c:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000a3e:	4b08      	ldr	r3, [pc, #32]	; (8000a60 <Gestion_Commandes+0x2a8>)
 8000a40:	2238      	movs	r2, #56	; 0x38
 8000a42:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = AV2;
 8000a44:	4b07      	ldr	r3, [pc, #28]	; (8000a64 <Gestion_Commandes+0x2ac>)
 8000a46:	2203      	movs	r2, #3
 8000a48:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000a4a:	4b07      	ldr	r3, [pc, #28]	; (8000a68 <Gestion_Commandes+0x2b0>)
 8000a4c:	2201      	movs	r2, #1
 8000a4e:	701a      	strb	r2, [r3, #0]
				break;
 8000a50:	e024      	b.n	8000a9c <Gestion_Commandes+0x2e4>
 8000a52:	bf00      	nop
 8000a54:	20000211 	.word	0x20000211
 8000a58:	20000308 	.word	0x20000308
 8000a5c:	20000246 	.word	0x20000246
 8000a60:	20000244 	.word	0x20000244
 8000a64:	20000210 	.word	0x20000210
 8000a68:	20000321 	.word	0x20000321
 8000a6c:	20000330 	.word	0x20000330
 8000a70:	20000310 	.word	0x20000310
			}
			case GV3: {
				_DirG = AVANCE;
 8000a74:	4b9c      	ldr	r3, [pc, #624]	; (8000ce8 <Gestion_Commandes+0x530>)
 8000a76:	2201      	movs	r2, #1
 8000a78:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000a7a:	4b9c      	ldr	r3, [pc, #624]	; (8000cec <Gestion_Commandes+0x534>)
 8000a7c:	2201      	movs	r2, #1
 8000a7e:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8000a80:	4b9b      	ldr	r3, [pc, #620]	; (8000cf0 <Gestion_Commandes+0x538>)
 8000a82:	224c      	movs	r2, #76	; 0x4c
 8000a84:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8000a86:	4b9b      	ldr	r3, [pc, #620]	; (8000cf4 <Gestion_Commandes+0x53c>)
 8000a88:	224c      	movs	r2, #76	; 0x4c
 8000a8a:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = AV3;
 8000a8c:	4b9a      	ldr	r3, [pc, #616]	; (8000cf8 <Gestion_Commandes+0x540>)
 8000a8e:	2204      	movs	r2, #4
 8000a90:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000a92:	4b9a      	ldr	r3, [pc, #616]	; (8000cfc <Gestion_Commandes+0x544>)
 8000a94:	2201      	movs	r2, #1
 8000a96:	701a      	strb	r2, [r3, #0]
				break;
 8000a98:	e000      	b.n	8000a9c <Gestion_Commandes+0x2e4>
			}
			default:
				break;
 8000a9a:	bf00      	nop
			}
			break;
 8000a9c:	e3b6      	b.n	800120c <Gestion_Commandes+0xa54>
		}
		case ARRIERE: {
			switch (gstCmdeEtat) {
 8000a9e:	4b96      	ldr	r3, [pc, #600]	; (8000cf8 <Gestion_Commandes+0x540>)
 8000aa0:	781b      	ldrb	r3, [r3, #0]
 8000aa2:	b2db      	uxtb	r3, r3
 8000aa4:	2b0d      	cmp	r3, #13
 8000aa6:	f200 811d 	bhi.w	8000ce4 <Gestion_Commandes+0x52c>
 8000aaa:	a201      	add	r2, pc, #4	; (adr r2, 8000ab0 <Gestion_Commandes+0x2f8>)
 8000aac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ab0:	08000ae9 	.word	0x08000ae9
 8000ab4:	08000af7 	.word	0x08000af7
 8000ab8:	08000b1d 	.word	0x08000b1d
 8000abc:	08000b43 	.word	0x08000b43
 8000ac0:	08000b69 	.word	0x08000b69
 8000ac4:	08000b8f 	.word	0x08000b8f
 8000ac8:	08000bb5 	.word	0x08000bb5
 8000acc:	08000bdb 	.word	0x08000bdb
 8000ad0:	08000c01 	.word	0x08000c01
 8000ad4:	08000c27 	.word	0x08000c27
 8000ad8:	08000c4d 	.word	0x08000c4d
 8000adc:	08000c73 	.word	0x08000c73
 8000ae0:	08000c99 	.word	0x08000c99
 8000ae4:	08000cbf 	.word	0x08000cbf
			case VEILLE: {
				gstCmdeEtat = VEILLE;
 8000ae8:	4b83      	ldr	r3, [pc, #524]	; (8000cf8 <Gestion_Commandes+0x540>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	701a      	strb	r2, [r3, #0]
				Mode = SLEEP;
 8000aee:	4b83      	ldr	r3, [pc, #524]	; (8000cfc <Gestion_Commandes+0x544>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	701a      	strb	r2, [r3, #0]
				break;
 8000af4:	e0f7      	b.n	8000ce6 <Gestion_Commandes+0x52e>
			}
			case ARRET: {
				_DirG = RECULE;
 8000af6:	4b7c      	ldr	r3, [pc, #496]	; (8000ce8 <Gestion_Commandes+0x530>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000afc:	4b7b      	ldr	r3, [pc, #492]	; (8000cec <Gestion_Commandes+0x534>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000b02:	4b7b      	ldr	r3, [pc, #492]	; (8000cf0 <Gestion_Commandes+0x538>)
 8000b04:	2226      	movs	r2, #38	; 0x26
 8000b06:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000b08:	4b7a      	ldr	r3, [pc, #488]	; (8000cf4 <Gestion_Commandes+0x53c>)
 8000b0a:	2226      	movs	r2, #38	; 0x26
 8000b0c:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = RV1;
 8000b0e:	4b7a      	ldr	r3, [pc, #488]	; (8000cf8 <Gestion_Commandes+0x540>)
 8000b10:	2205      	movs	r2, #5
 8000b12:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000b14:	4b79      	ldr	r3, [pc, #484]	; (8000cfc <Gestion_Commandes+0x544>)
 8000b16:	2201      	movs	r2, #1
 8000b18:	701a      	strb	r2, [r3, #0]
				break;
 8000b1a:	e0e4      	b.n	8000ce6 <Gestion_Commandes+0x52e>
			}
			case AV1: {
				_DirG = AVANCE;
 8000b1c:	4b72      	ldr	r3, [pc, #456]	; (8000ce8 <Gestion_Commandes+0x530>)
 8000b1e:	2201      	movs	r2, #1
 8000b20:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000b22:	4b72      	ldr	r3, [pc, #456]	; (8000cec <Gestion_Commandes+0x534>)
 8000b24:	2201      	movs	r2, #1
 8000b26:	801a      	strh	r2, [r3, #0]
				_CVitG = 0;
 8000b28:	4b71      	ldr	r3, [pc, #452]	; (8000cf0 <Gestion_Commandes+0x538>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	801a      	strh	r2, [r3, #0]
				_CVitD = 0;
 8000b2e:	4b71      	ldr	r3, [pc, #452]	; (8000cf4 <Gestion_Commandes+0x53c>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = ARRET;
 8000b34:	4b70      	ldr	r3, [pc, #448]	; (8000cf8 <Gestion_Commandes+0x540>)
 8000b36:	2201      	movs	r2, #1
 8000b38:	701a      	strb	r2, [r3, #0]
				Mode = SLEEP;
 8000b3a:	4b70      	ldr	r3, [pc, #448]	; (8000cfc <Gestion_Commandes+0x544>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	701a      	strb	r2, [r3, #0]

				break;
 8000b40:	e0d1      	b.n	8000ce6 <Gestion_Commandes+0x52e>
			}
			case AV2: {
				_DirG = AVANCE;
 8000b42:	4b69      	ldr	r3, [pc, #420]	; (8000ce8 <Gestion_Commandes+0x530>)
 8000b44:	2201      	movs	r2, #1
 8000b46:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000b48:	4b68      	ldr	r3, [pc, #416]	; (8000cec <Gestion_Commandes+0x534>)
 8000b4a:	2201      	movs	r2, #1
 8000b4c:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000b4e:	4b68      	ldr	r3, [pc, #416]	; (8000cf0 <Gestion_Commandes+0x538>)
 8000b50:	2226      	movs	r2, #38	; 0x26
 8000b52:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000b54:	4b67      	ldr	r3, [pc, #412]	; (8000cf4 <Gestion_Commandes+0x53c>)
 8000b56:	2226      	movs	r2, #38	; 0x26
 8000b58:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = AV1;
 8000b5a:	4b67      	ldr	r3, [pc, #412]	; (8000cf8 <Gestion_Commandes+0x540>)
 8000b5c:	2202      	movs	r2, #2
 8000b5e:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000b60:	4b66      	ldr	r3, [pc, #408]	; (8000cfc <Gestion_Commandes+0x544>)
 8000b62:	2201      	movs	r2, #1
 8000b64:	701a      	strb	r2, [r3, #0]
				break;
 8000b66:	e0be      	b.n	8000ce6 <Gestion_Commandes+0x52e>
			}
			case AV3: {
				_DirG = AVANCE;
 8000b68:	4b5f      	ldr	r3, [pc, #380]	; (8000ce8 <Gestion_Commandes+0x530>)
 8000b6a:	2201      	movs	r2, #1
 8000b6c:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000b6e:	4b5f      	ldr	r3, [pc, #380]	; (8000cec <Gestion_Commandes+0x534>)
 8000b70:	2201      	movs	r2, #1
 8000b72:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8000b74:	4b5e      	ldr	r3, [pc, #376]	; (8000cf0 <Gestion_Commandes+0x538>)
 8000b76:	2238      	movs	r2, #56	; 0x38
 8000b78:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000b7a:	4b5e      	ldr	r3, [pc, #376]	; (8000cf4 <Gestion_Commandes+0x53c>)
 8000b7c:	2238      	movs	r2, #56	; 0x38
 8000b7e:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = AV2;
 8000b80:	4b5d      	ldr	r3, [pc, #372]	; (8000cf8 <Gestion_Commandes+0x540>)
 8000b82:	2203      	movs	r2, #3
 8000b84:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000b86:	4b5d      	ldr	r3, [pc, #372]	; (8000cfc <Gestion_Commandes+0x544>)
 8000b88:	2201      	movs	r2, #1
 8000b8a:	701a      	strb	r2, [r3, #0]
				break;
 8000b8c:	e0ab      	b.n	8000ce6 <Gestion_Commandes+0x52e>
			}
			case RV1: {
				_DirG = RECULE;
 8000b8e:	4b56      	ldr	r3, [pc, #344]	; (8000ce8 <Gestion_Commandes+0x530>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000b94:	4b55      	ldr	r3, [pc, #340]	; (8000cec <Gestion_Commandes+0x534>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8000b9a:	4b55      	ldr	r3, [pc, #340]	; (8000cf0 <Gestion_Commandes+0x538>)
 8000b9c:	2238      	movs	r2, #56	; 0x38
 8000b9e:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000ba0:	4b54      	ldr	r3, [pc, #336]	; (8000cf4 <Gestion_Commandes+0x53c>)
 8000ba2:	2238      	movs	r2, #56	; 0x38
 8000ba4:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = RV2;
 8000ba6:	4b54      	ldr	r3, [pc, #336]	; (8000cf8 <Gestion_Commandes+0x540>)
 8000ba8:	2206      	movs	r2, #6
 8000baa:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000bac:	4b53      	ldr	r3, [pc, #332]	; (8000cfc <Gestion_Commandes+0x544>)
 8000bae:	2201      	movs	r2, #1
 8000bb0:	701a      	strb	r2, [r3, #0]
				break;
 8000bb2:	e098      	b.n	8000ce6 <Gestion_Commandes+0x52e>
			}
			case RV2: {
				_DirG = RECULE;
 8000bb4:	4b4c      	ldr	r3, [pc, #304]	; (8000ce8 <Gestion_Commandes+0x530>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000bba:	4b4c      	ldr	r3, [pc, #304]	; (8000cec <Gestion_Commandes+0x534>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8000bc0:	4b4b      	ldr	r3, [pc, #300]	; (8000cf0 <Gestion_Commandes+0x538>)
 8000bc2:	224c      	movs	r2, #76	; 0x4c
 8000bc4:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8000bc6:	4b4b      	ldr	r3, [pc, #300]	; (8000cf4 <Gestion_Commandes+0x53c>)
 8000bc8:	224c      	movs	r2, #76	; 0x4c
 8000bca:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = RV3;
 8000bcc:	4b4a      	ldr	r3, [pc, #296]	; (8000cf8 <Gestion_Commandes+0x540>)
 8000bce:	2207      	movs	r2, #7
 8000bd0:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000bd2:	4b4a      	ldr	r3, [pc, #296]	; (8000cfc <Gestion_Commandes+0x544>)
 8000bd4:	2201      	movs	r2, #1
 8000bd6:	701a      	strb	r2, [r3, #0]
				break;
 8000bd8:	e085      	b.n	8000ce6 <Gestion_Commandes+0x52e>
			}
			case RV3: {
				_DirG = RECULE;
 8000bda:	4b43      	ldr	r3, [pc, #268]	; (8000ce8 <Gestion_Commandes+0x530>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000be0:	4b42      	ldr	r3, [pc, #264]	; (8000cec <Gestion_Commandes+0x534>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8000be6:	4b42      	ldr	r3, [pc, #264]	; (8000cf0 <Gestion_Commandes+0x538>)
 8000be8:	224c      	movs	r2, #76	; 0x4c
 8000bea:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8000bec:	4b41      	ldr	r3, [pc, #260]	; (8000cf4 <Gestion_Commandes+0x53c>)
 8000bee:	224c      	movs	r2, #76	; 0x4c
 8000bf0:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = RV3;
 8000bf2:	4b41      	ldr	r3, [pc, #260]	; (8000cf8 <Gestion_Commandes+0x540>)
 8000bf4:	2207      	movs	r2, #7
 8000bf6:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000bf8:	4b40      	ldr	r3, [pc, #256]	; (8000cfc <Gestion_Commandes+0x544>)
 8000bfa:	2201      	movs	r2, #1
 8000bfc:	701a      	strb	r2, [r3, #0]
				break;
 8000bfe:	e072      	b.n	8000ce6 <Gestion_Commandes+0x52e>
			}
			case DV1: {
				_DirG = RECULE;
 8000c00:	4b39      	ldr	r3, [pc, #228]	; (8000ce8 <Gestion_Commandes+0x530>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000c06:	4b39      	ldr	r3, [pc, #228]	; (8000cec <Gestion_Commandes+0x534>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000c0c:	4b38      	ldr	r3, [pc, #224]	; (8000cf0 <Gestion_Commandes+0x538>)
 8000c0e:	2226      	movs	r2, #38	; 0x26
 8000c10:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000c12:	4b38      	ldr	r3, [pc, #224]	; (8000cf4 <Gestion_Commandes+0x53c>)
 8000c14:	2226      	movs	r2, #38	; 0x26
 8000c16:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = RV1;
 8000c18:	4b37      	ldr	r3, [pc, #220]	; (8000cf8 <Gestion_Commandes+0x540>)
 8000c1a:	2205      	movs	r2, #5
 8000c1c:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000c1e:	4b37      	ldr	r3, [pc, #220]	; (8000cfc <Gestion_Commandes+0x544>)
 8000c20:	2201      	movs	r2, #1
 8000c22:	701a      	strb	r2, [r3, #0]
				break;
 8000c24:	e05f      	b.n	8000ce6 <Gestion_Commandes+0x52e>
			}
			case DV2: {
				_DirG = RECULE;
 8000c26:	4b30      	ldr	r3, [pc, #192]	; (8000ce8 <Gestion_Commandes+0x530>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000c2c:	4b2f      	ldr	r3, [pc, #188]	; (8000cec <Gestion_Commandes+0x534>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8000c32:	4b2f      	ldr	r3, [pc, #188]	; (8000cf0 <Gestion_Commandes+0x538>)
 8000c34:	2238      	movs	r2, #56	; 0x38
 8000c36:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000c38:	4b2e      	ldr	r3, [pc, #184]	; (8000cf4 <Gestion_Commandes+0x53c>)
 8000c3a:	2238      	movs	r2, #56	; 0x38
 8000c3c:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = RV2;
 8000c3e:	4b2e      	ldr	r3, [pc, #184]	; (8000cf8 <Gestion_Commandes+0x540>)
 8000c40:	2206      	movs	r2, #6
 8000c42:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000c44:	4b2d      	ldr	r3, [pc, #180]	; (8000cfc <Gestion_Commandes+0x544>)
 8000c46:	2201      	movs	r2, #1
 8000c48:	701a      	strb	r2, [r3, #0]
				break;
 8000c4a:	e04c      	b.n	8000ce6 <Gestion_Commandes+0x52e>
			}
			case DV3: {
				_DirG = RECULE;
 8000c4c:	4b26      	ldr	r3, [pc, #152]	; (8000ce8 <Gestion_Commandes+0x530>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000c52:	4b26      	ldr	r3, [pc, #152]	; (8000cec <Gestion_Commandes+0x534>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8000c58:	4b25      	ldr	r3, [pc, #148]	; (8000cf0 <Gestion_Commandes+0x538>)
 8000c5a:	224c      	movs	r2, #76	; 0x4c
 8000c5c:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8000c5e:	4b25      	ldr	r3, [pc, #148]	; (8000cf4 <Gestion_Commandes+0x53c>)
 8000c60:	224c      	movs	r2, #76	; 0x4c
 8000c62:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = RV3;
 8000c64:	4b24      	ldr	r3, [pc, #144]	; (8000cf8 <Gestion_Commandes+0x540>)
 8000c66:	2207      	movs	r2, #7
 8000c68:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000c6a:	4b24      	ldr	r3, [pc, #144]	; (8000cfc <Gestion_Commandes+0x544>)
 8000c6c:	2201      	movs	r2, #1
 8000c6e:	701a      	strb	r2, [r3, #0]
				break;
 8000c70:	e039      	b.n	8000ce6 <Gestion_Commandes+0x52e>
			}
			case GV1: {
				_DirG = RECULE;
 8000c72:	4b1d      	ldr	r3, [pc, #116]	; (8000ce8 <Gestion_Commandes+0x530>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000c78:	4b1c      	ldr	r3, [pc, #112]	; (8000cec <Gestion_Commandes+0x534>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000c7e:	4b1c      	ldr	r3, [pc, #112]	; (8000cf0 <Gestion_Commandes+0x538>)
 8000c80:	2226      	movs	r2, #38	; 0x26
 8000c82:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000c84:	4b1b      	ldr	r3, [pc, #108]	; (8000cf4 <Gestion_Commandes+0x53c>)
 8000c86:	2226      	movs	r2, #38	; 0x26
 8000c88:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = RV1;
 8000c8a:	4b1b      	ldr	r3, [pc, #108]	; (8000cf8 <Gestion_Commandes+0x540>)
 8000c8c:	2205      	movs	r2, #5
 8000c8e:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000c90:	4b1a      	ldr	r3, [pc, #104]	; (8000cfc <Gestion_Commandes+0x544>)
 8000c92:	2201      	movs	r2, #1
 8000c94:	701a      	strb	r2, [r3, #0]
				break;
 8000c96:	e026      	b.n	8000ce6 <Gestion_Commandes+0x52e>
			}
			case GV2: {
				_DirG = RECULE;
 8000c98:	4b13      	ldr	r3, [pc, #76]	; (8000ce8 <Gestion_Commandes+0x530>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000c9e:	4b13      	ldr	r3, [pc, #76]	; (8000cec <Gestion_Commandes+0x534>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8000ca4:	4b12      	ldr	r3, [pc, #72]	; (8000cf0 <Gestion_Commandes+0x538>)
 8000ca6:	2238      	movs	r2, #56	; 0x38
 8000ca8:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000caa:	4b12      	ldr	r3, [pc, #72]	; (8000cf4 <Gestion_Commandes+0x53c>)
 8000cac:	2238      	movs	r2, #56	; 0x38
 8000cae:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = RV2;
 8000cb0:	4b11      	ldr	r3, [pc, #68]	; (8000cf8 <Gestion_Commandes+0x540>)
 8000cb2:	2206      	movs	r2, #6
 8000cb4:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000cb6:	4b11      	ldr	r3, [pc, #68]	; (8000cfc <Gestion_Commandes+0x544>)
 8000cb8:	2201      	movs	r2, #1
 8000cba:	701a      	strb	r2, [r3, #0]
				break;
 8000cbc:	e013      	b.n	8000ce6 <Gestion_Commandes+0x52e>
			}
			case GV3: {
				_DirG = RECULE;
 8000cbe:	4b0a      	ldr	r3, [pc, #40]	; (8000ce8 <Gestion_Commandes+0x530>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000cc4:	4b09      	ldr	r3, [pc, #36]	; (8000cec <Gestion_Commandes+0x534>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8000cca:	4b09      	ldr	r3, [pc, #36]	; (8000cf0 <Gestion_Commandes+0x538>)
 8000ccc:	224c      	movs	r2, #76	; 0x4c
 8000cce:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8000cd0:	4b08      	ldr	r3, [pc, #32]	; (8000cf4 <Gestion_Commandes+0x53c>)
 8000cd2:	224c      	movs	r2, #76	; 0x4c
 8000cd4:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = RV3;
 8000cd6:	4b08      	ldr	r3, [pc, #32]	; (8000cf8 <Gestion_Commandes+0x540>)
 8000cd8:	2207      	movs	r2, #7
 8000cda:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000cdc:	4b07      	ldr	r3, [pc, #28]	; (8000cfc <Gestion_Commandes+0x544>)
 8000cde:	2201      	movs	r2, #1
 8000ce0:	701a      	strb	r2, [r3, #0]
				break;
 8000ce2:	e000      	b.n	8000ce6 <Gestion_Commandes+0x52e>
			}
			default:
				break;
 8000ce4:	bf00      	nop
			}
			break;
 8000ce6:	e291      	b.n	800120c <Gestion_Commandes+0xa54>
 8000ce8:	20000330 	.word	0x20000330
 8000cec:	20000310 	.word	0x20000310
 8000cf0:	20000246 	.word	0x20000246
 8000cf4:	20000244 	.word	0x20000244
 8000cf8:	20000210 	.word	0x20000210
 8000cfc:	20000321 	.word	0x20000321
		}
		case DROITE: {
			switch (gstCmdeEtat) {
 8000d00:	4ba9      	ldr	r3, [pc, #676]	; (8000fa8 <Gestion_Commandes+0x7f0>)
 8000d02:	781b      	ldrb	r3, [r3, #0]
 8000d04:	b2db      	uxtb	r3, r3
 8000d06:	2b0d      	cmp	r3, #13
 8000d08:	f200 811e 	bhi.w	8000f48 <Gestion_Commandes+0x790>
 8000d0c:	a201      	add	r2, pc, #4	; (adr r2, 8000d14 <Gestion_Commandes+0x55c>)
 8000d0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d12:	bf00      	nop
 8000d14:	08000d4d 	.word	0x08000d4d
 8000d18:	08000d5b 	.word	0x08000d5b
 8000d1c:	08000d81 	.word	0x08000d81
 8000d20:	08000da7 	.word	0x08000da7
 8000d24:	08000dcd 	.word	0x08000dcd
 8000d28:	08000df3 	.word	0x08000df3
 8000d2c:	08000e19 	.word	0x08000e19
 8000d30:	08000e3f 	.word	0x08000e3f
 8000d34:	08000e65 	.word	0x08000e65
 8000d38:	08000e8b 	.word	0x08000e8b
 8000d3c:	08000eb1 	.word	0x08000eb1
 8000d40:	08000ed7 	.word	0x08000ed7
 8000d44:	08000efd 	.word	0x08000efd
 8000d48:	08000f23 	.word	0x08000f23
			case VEILLE: {
				gstCmdeEtat = VEILLE;
 8000d4c:	4b96      	ldr	r3, [pc, #600]	; (8000fa8 <Gestion_Commandes+0x7f0>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	701a      	strb	r2, [r3, #0]
				Mode = SLEEP;
 8000d52:	4b96      	ldr	r3, [pc, #600]	; (8000fac <Gestion_Commandes+0x7f4>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	701a      	strb	r2, [r3, #0]
				break;
 8000d58:	e0f7      	b.n	8000f4a <Gestion_Commandes+0x792>
			}
			case ARRET: {
				_DirG = AVANCE;
 8000d5a:	4b95      	ldr	r3, [pc, #596]	; (8000fb0 <Gestion_Commandes+0x7f8>)
 8000d5c:	2201      	movs	r2, #1
 8000d5e:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000d60:	4b94      	ldr	r3, [pc, #592]	; (8000fb4 <Gestion_Commandes+0x7fc>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000d66:	4b94      	ldr	r3, [pc, #592]	; (8000fb8 <Gestion_Commandes+0x800>)
 8000d68:	2226      	movs	r2, #38	; 0x26
 8000d6a:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000d6c:	4b93      	ldr	r3, [pc, #588]	; (8000fbc <Gestion_Commandes+0x804>)
 8000d6e:	2226      	movs	r2, #38	; 0x26
 8000d70:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = DV1;
 8000d72:	4b8d      	ldr	r3, [pc, #564]	; (8000fa8 <Gestion_Commandes+0x7f0>)
 8000d74:	2208      	movs	r2, #8
 8000d76:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000d78:	4b8c      	ldr	r3, [pc, #560]	; (8000fac <Gestion_Commandes+0x7f4>)
 8000d7a:	2201      	movs	r2, #1
 8000d7c:	701a      	strb	r2, [r3, #0]
				break;
 8000d7e:	e0e4      	b.n	8000f4a <Gestion_Commandes+0x792>
			}
			case AV1: {
				_DirG = AVANCE;
 8000d80:	4b8b      	ldr	r3, [pc, #556]	; (8000fb0 <Gestion_Commandes+0x7f8>)
 8000d82:	2201      	movs	r2, #1
 8000d84:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000d86:	4b8b      	ldr	r3, [pc, #556]	; (8000fb4 <Gestion_Commandes+0x7fc>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000d8c:	4b8a      	ldr	r3, [pc, #552]	; (8000fb8 <Gestion_Commandes+0x800>)
 8000d8e:	2226      	movs	r2, #38	; 0x26
 8000d90:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000d92:	4b8a      	ldr	r3, [pc, #552]	; (8000fbc <Gestion_Commandes+0x804>)
 8000d94:	2226      	movs	r2, #38	; 0x26
 8000d96:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = DV1;
 8000d98:	4b83      	ldr	r3, [pc, #524]	; (8000fa8 <Gestion_Commandes+0x7f0>)
 8000d9a:	2208      	movs	r2, #8
 8000d9c:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000d9e:	4b83      	ldr	r3, [pc, #524]	; (8000fac <Gestion_Commandes+0x7f4>)
 8000da0:	2201      	movs	r2, #1
 8000da2:	701a      	strb	r2, [r3, #0]
				break;
 8000da4:	e0d1      	b.n	8000f4a <Gestion_Commandes+0x792>
			}
			case AV2: {
				_DirG = AVANCE;
 8000da6:	4b82      	ldr	r3, [pc, #520]	; (8000fb0 <Gestion_Commandes+0x7f8>)
 8000da8:	2201      	movs	r2, #1
 8000daa:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000dac:	4b81      	ldr	r3, [pc, #516]	; (8000fb4 <Gestion_Commandes+0x7fc>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8000db2:	4b81      	ldr	r3, [pc, #516]	; (8000fb8 <Gestion_Commandes+0x800>)
 8000db4:	2238      	movs	r2, #56	; 0x38
 8000db6:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000db8:	4b80      	ldr	r3, [pc, #512]	; (8000fbc <Gestion_Commandes+0x804>)
 8000dba:	2238      	movs	r2, #56	; 0x38
 8000dbc:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = DV2;
 8000dbe:	4b7a      	ldr	r3, [pc, #488]	; (8000fa8 <Gestion_Commandes+0x7f0>)
 8000dc0:	2209      	movs	r2, #9
 8000dc2:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000dc4:	4b79      	ldr	r3, [pc, #484]	; (8000fac <Gestion_Commandes+0x7f4>)
 8000dc6:	2201      	movs	r2, #1
 8000dc8:	701a      	strb	r2, [r3, #0]
				break;
 8000dca:	e0be      	b.n	8000f4a <Gestion_Commandes+0x792>
			}
			case AV3: {
				_DirG = AVANCE;
 8000dcc:	4b78      	ldr	r3, [pc, #480]	; (8000fb0 <Gestion_Commandes+0x7f8>)
 8000dce:	2201      	movs	r2, #1
 8000dd0:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000dd2:	4b78      	ldr	r3, [pc, #480]	; (8000fb4 <Gestion_Commandes+0x7fc>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8000dd8:	4b77      	ldr	r3, [pc, #476]	; (8000fb8 <Gestion_Commandes+0x800>)
 8000dda:	224c      	movs	r2, #76	; 0x4c
 8000ddc:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8000dde:	4b77      	ldr	r3, [pc, #476]	; (8000fbc <Gestion_Commandes+0x804>)
 8000de0:	224c      	movs	r2, #76	; 0x4c
 8000de2:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = DV3;
 8000de4:	4b70      	ldr	r3, [pc, #448]	; (8000fa8 <Gestion_Commandes+0x7f0>)
 8000de6:	220a      	movs	r2, #10
 8000de8:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000dea:	4b70      	ldr	r3, [pc, #448]	; (8000fac <Gestion_Commandes+0x7f4>)
 8000dec:	2201      	movs	r2, #1
 8000dee:	701a      	strb	r2, [r3, #0]
				break;
 8000df0:	e0ab      	b.n	8000f4a <Gestion_Commandes+0x792>
			}
			case RV1: {
				_DirG = AVANCE;
 8000df2:	4b6f      	ldr	r3, [pc, #444]	; (8000fb0 <Gestion_Commandes+0x7f8>)
 8000df4:	2201      	movs	r2, #1
 8000df6:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000df8:	4b6e      	ldr	r3, [pc, #440]	; (8000fb4 <Gestion_Commandes+0x7fc>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000dfe:	4b6e      	ldr	r3, [pc, #440]	; (8000fb8 <Gestion_Commandes+0x800>)
 8000e00:	2226      	movs	r2, #38	; 0x26
 8000e02:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000e04:	4b6d      	ldr	r3, [pc, #436]	; (8000fbc <Gestion_Commandes+0x804>)
 8000e06:	2226      	movs	r2, #38	; 0x26
 8000e08:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = DV1;
 8000e0a:	4b67      	ldr	r3, [pc, #412]	; (8000fa8 <Gestion_Commandes+0x7f0>)
 8000e0c:	2208      	movs	r2, #8
 8000e0e:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000e10:	4b66      	ldr	r3, [pc, #408]	; (8000fac <Gestion_Commandes+0x7f4>)
 8000e12:	2201      	movs	r2, #1
 8000e14:	701a      	strb	r2, [r3, #0]
				break;
 8000e16:	e098      	b.n	8000f4a <Gestion_Commandes+0x792>
			}
			case RV2: {
				_DirG = AVANCE;
 8000e18:	4b65      	ldr	r3, [pc, #404]	; (8000fb0 <Gestion_Commandes+0x7f8>)
 8000e1a:	2201      	movs	r2, #1
 8000e1c:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000e1e:	4b65      	ldr	r3, [pc, #404]	; (8000fb4 <Gestion_Commandes+0x7fc>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8000e24:	4b64      	ldr	r3, [pc, #400]	; (8000fb8 <Gestion_Commandes+0x800>)
 8000e26:	2238      	movs	r2, #56	; 0x38
 8000e28:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000e2a:	4b64      	ldr	r3, [pc, #400]	; (8000fbc <Gestion_Commandes+0x804>)
 8000e2c:	2238      	movs	r2, #56	; 0x38
 8000e2e:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = DV2;
 8000e30:	4b5d      	ldr	r3, [pc, #372]	; (8000fa8 <Gestion_Commandes+0x7f0>)
 8000e32:	2209      	movs	r2, #9
 8000e34:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000e36:	4b5d      	ldr	r3, [pc, #372]	; (8000fac <Gestion_Commandes+0x7f4>)
 8000e38:	2201      	movs	r2, #1
 8000e3a:	701a      	strb	r2, [r3, #0]
				break;
 8000e3c:	e085      	b.n	8000f4a <Gestion_Commandes+0x792>
			}
			case RV3: {
				_DirG = AVANCE;
 8000e3e:	4b5c      	ldr	r3, [pc, #368]	; (8000fb0 <Gestion_Commandes+0x7f8>)
 8000e40:	2201      	movs	r2, #1
 8000e42:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000e44:	4b5b      	ldr	r3, [pc, #364]	; (8000fb4 <Gestion_Commandes+0x7fc>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8000e4a:	4b5b      	ldr	r3, [pc, #364]	; (8000fb8 <Gestion_Commandes+0x800>)
 8000e4c:	224c      	movs	r2, #76	; 0x4c
 8000e4e:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8000e50:	4b5a      	ldr	r3, [pc, #360]	; (8000fbc <Gestion_Commandes+0x804>)
 8000e52:	224c      	movs	r2, #76	; 0x4c
 8000e54:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = DV3;
 8000e56:	4b54      	ldr	r3, [pc, #336]	; (8000fa8 <Gestion_Commandes+0x7f0>)
 8000e58:	220a      	movs	r2, #10
 8000e5a:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000e5c:	4b53      	ldr	r3, [pc, #332]	; (8000fac <Gestion_Commandes+0x7f4>)
 8000e5e:	2201      	movs	r2, #1
 8000e60:	701a      	strb	r2, [r3, #0]
				break;
 8000e62:	e072      	b.n	8000f4a <Gestion_Commandes+0x792>
			}
			case DV1: {
				_DirG = AVANCE;
 8000e64:	4b52      	ldr	r3, [pc, #328]	; (8000fb0 <Gestion_Commandes+0x7f8>)
 8000e66:	2201      	movs	r2, #1
 8000e68:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000e6a:	4b52      	ldr	r3, [pc, #328]	; (8000fb4 <Gestion_Commandes+0x7fc>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8000e70:	4b51      	ldr	r3, [pc, #324]	; (8000fb8 <Gestion_Commandes+0x800>)
 8000e72:	2238      	movs	r2, #56	; 0x38
 8000e74:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000e76:	4b51      	ldr	r3, [pc, #324]	; (8000fbc <Gestion_Commandes+0x804>)
 8000e78:	2238      	movs	r2, #56	; 0x38
 8000e7a:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = DV2;
 8000e7c:	4b4a      	ldr	r3, [pc, #296]	; (8000fa8 <Gestion_Commandes+0x7f0>)
 8000e7e:	2209      	movs	r2, #9
 8000e80:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000e82:	4b4a      	ldr	r3, [pc, #296]	; (8000fac <Gestion_Commandes+0x7f4>)
 8000e84:	2201      	movs	r2, #1
 8000e86:	701a      	strb	r2, [r3, #0]
				break;
 8000e88:	e05f      	b.n	8000f4a <Gestion_Commandes+0x792>
			}
			case DV2: {
				_DirG = AVANCE;
 8000e8a:	4b49      	ldr	r3, [pc, #292]	; (8000fb0 <Gestion_Commandes+0x7f8>)
 8000e8c:	2201      	movs	r2, #1
 8000e8e:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000e90:	4b48      	ldr	r3, [pc, #288]	; (8000fb4 <Gestion_Commandes+0x7fc>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8000e96:	4b48      	ldr	r3, [pc, #288]	; (8000fb8 <Gestion_Commandes+0x800>)
 8000e98:	224c      	movs	r2, #76	; 0x4c
 8000e9a:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8000e9c:	4b47      	ldr	r3, [pc, #284]	; (8000fbc <Gestion_Commandes+0x804>)
 8000e9e:	224c      	movs	r2, #76	; 0x4c
 8000ea0:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = DV3;
 8000ea2:	4b41      	ldr	r3, [pc, #260]	; (8000fa8 <Gestion_Commandes+0x7f0>)
 8000ea4:	220a      	movs	r2, #10
 8000ea6:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000ea8:	4b40      	ldr	r3, [pc, #256]	; (8000fac <Gestion_Commandes+0x7f4>)
 8000eaa:	2201      	movs	r2, #1
 8000eac:	701a      	strb	r2, [r3, #0]
				break;
 8000eae:	e04c      	b.n	8000f4a <Gestion_Commandes+0x792>
			}
			case DV3: {
				_DirG = AVANCE;
 8000eb0:	4b3f      	ldr	r3, [pc, #252]	; (8000fb0 <Gestion_Commandes+0x7f8>)
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000eb6:	4b3f      	ldr	r3, [pc, #252]	; (8000fb4 <Gestion_Commandes+0x7fc>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8000ebc:	4b3e      	ldr	r3, [pc, #248]	; (8000fb8 <Gestion_Commandes+0x800>)
 8000ebe:	224c      	movs	r2, #76	; 0x4c
 8000ec0:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8000ec2:	4b3e      	ldr	r3, [pc, #248]	; (8000fbc <Gestion_Commandes+0x804>)
 8000ec4:	224c      	movs	r2, #76	; 0x4c
 8000ec6:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = DV3;
 8000ec8:	4b37      	ldr	r3, [pc, #220]	; (8000fa8 <Gestion_Commandes+0x7f0>)
 8000eca:	220a      	movs	r2, #10
 8000ecc:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000ece:	4b37      	ldr	r3, [pc, #220]	; (8000fac <Gestion_Commandes+0x7f4>)
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	701a      	strb	r2, [r3, #0]
				break;
 8000ed4:	e039      	b.n	8000f4a <Gestion_Commandes+0x792>
			}
			case GV1: {
				_DirG = RECULE;
 8000ed6:	4b36      	ldr	r3, [pc, #216]	; (8000fb0 <Gestion_Commandes+0x7f8>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000edc:	4b35      	ldr	r3, [pc, #212]	; (8000fb4 <Gestion_Commandes+0x7fc>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	801a      	strh	r2, [r3, #0]
				_CVitG = 0;
 8000ee2:	4b35      	ldr	r3, [pc, #212]	; (8000fb8 <Gestion_Commandes+0x800>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	801a      	strh	r2, [r3, #0]
				_CVitD = 0;
 8000ee8:	4b34      	ldr	r3, [pc, #208]	; (8000fbc <Gestion_Commandes+0x804>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = ARRET;
 8000eee:	4b2e      	ldr	r3, [pc, #184]	; (8000fa8 <Gestion_Commandes+0x7f0>)
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	701a      	strb	r2, [r3, #0]
				Mode = SLEEP;
 8000ef4:	4b2d      	ldr	r3, [pc, #180]	; (8000fac <Gestion_Commandes+0x7f4>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	701a      	strb	r2, [r3, #0]

				break;
 8000efa:	e026      	b.n	8000f4a <Gestion_Commandes+0x792>
			}
			case GV2: {
				_DirG = RECULE;
 8000efc:	4b2c      	ldr	r3, [pc, #176]	; (8000fb0 <Gestion_Commandes+0x7f8>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000f02:	4b2c      	ldr	r3, [pc, #176]	; (8000fb4 <Gestion_Commandes+0x7fc>)
 8000f04:	2201      	movs	r2, #1
 8000f06:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000f08:	4b2b      	ldr	r3, [pc, #172]	; (8000fb8 <Gestion_Commandes+0x800>)
 8000f0a:	2226      	movs	r2, #38	; 0x26
 8000f0c:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000f0e:	4b2b      	ldr	r3, [pc, #172]	; (8000fbc <Gestion_Commandes+0x804>)
 8000f10:	2226      	movs	r2, #38	; 0x26
 8000f12:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = GV1;
 8000f14:	4b24      	ldr	r3, [pc, #144]	; (8000fa8 <Gestion_Commandes+0x7f0>)
 8000f16:	220b      	movs	r2, #11
 8000f18:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000f1a:	4b24      	ldr	r3, [pc, #144]	; (8000fac <Gestion_Commandes+0x7f4>)
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	701a      	strb	r2, [r3, #0]
				break;
 8000f20:	e013      	b.n	8000f4a <Gestion_Commandes+0x792>
			}
			case GV3: {
				_DirG = RECULE;
 8000f22:	4b23      	ldr	r3, [pc, #140]	; (8000fb0 <Gestion_Commandes+0x7f8>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000f28:	4b22      	ldr	r3, [pc, #136]	; (8000fb4 <Gestion_Commandes+0x7fc>)
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8000f2e:	4b22      	ldr	r3, [pc, #136]	; (8000fb8 <Gestion_Commandes+0x800>)
 8000f30:	2238      	movs	r2, #56	; 0x38
 8000f32:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000f34:	4b21      	ldr	r3, [pc, #132]	; (8000fbc <Gestion_Commandes+0x804>)
 8000f36:	2238      	movs	r2, #56	; 0x38
 8000f38:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = GV2;
 8000f3a:	4b1b      	ldr	r3, [pc, #108]	; (8000fa8 <Gestion_Commandes+0x7f0>)
 8000f3c:	220c      	movs	r2, #12
 8000f3e:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000f40:	4b1a      	ldr	r3, [pc, #104]	; (8000fac <Gestion_Commandes+0x7f4>)
 8000f42:	2201      	movs	r2, #1
 8000f44:	701a      	strb	r2, [r3, #0]
				break;
 8000f46:	e000      	b.n	8000f4a <Gestion_Commandes+0x792>
			}
			default:
				break;
 8000f48:	bf00      	nop
			}
			break;
 8000f4a:	e15f      	b.n	800120c <Gestion_Commandes+0xa54>
		}
		case GAUCHE: {
			switch (gstCmdeEtat) {
 8000f4c:	4b16      	ldr	r3, [pc, #88]	; (8000fa8 <Gestion_Commandes+0x7f0>)
 8000f4e:	781b      	ldrb	r3, [r3, #0]
 8000f50:	b2db      	uxtb	r3, r3
 8000f52:	2b0d      	cmp	r3, #13
 8000f54:	f200 812b 	bhi.w	80011ae <Gestion_Commandes+0x9f6>
 8000f58:	a201      	add	r2, pc, #4	; (adr r2, 8000f60 <Gestion_Commandes+0x7a8>)
 8000f5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f5e:	bf00      	nop
 8000f60:	08000f99 	.word	0x08000f99
 8000f64:	08000fc1 	.word	0x08000fc1
 8000f68:	08000fe7 	.word	0x08000fe7
 8000f6c:	0800100d 	.word	0x0800100d
 8000f70:	08001033 	.word	0x08001033
 8000f74:	08001059 	.word	0x08001059
 8000f78:	0800107f 	.word	0x0800107f
 8000f7c:	080010a5 	.word	0x080010a5
 8000f80:	080010cb 	.word	0x080010cb
 8000f84:	080010f1 	.word	0x080010f1
 8000f88:	08001117 	.word	0x08001117
 8000f8c:	0800113d 	.word	0x0800113d
 8000f90:	08001163 	.word	0x08001163
 8000f94:	08001189 	.word	0x08001189
			case VEILLE: {
				gstCmdeEtat = VEILLE;
 8000f98:	4b03      	ldr	r3, [pc, #12]	; (8000fa8 <Gestion_Commandes+0x7f0>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	701a      	strb	r2, [r3, #0]
				Mode = SLEEP;
 8000f9e:	4b03      	ldr	r3, [pc, #12]	; (8000fac <Gestion_Commandes+0x7f4>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	701a      	strb	r2, [r3, #0]
				break;
 8000fa4:	e104      	b.n	80011b0 <Gestion_Commandes+0x9f8>
 8000fa6:	bf00      	nop
 8000fa8:	20000210 	.word	0x20000210
 8000fac:	20000321 	.word	0x20000321
 8000fb0:	20000330 	.word	0x20000330
 8000fb4:	20000310 	.word	0x20000310
 8000fb8:	20000246 	.word	0x20000246
 8000fbc:	20000244 	.word	0x20000244
			}
			case ARRET: {
				_DirG = RECULE;
 8000fc0:	4b9d      	ldr	r3, [pc, #628]	; (8001238 <Gestion_Commandes+0xa80>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000fc6:	4b9d      	ldr	r3, [pc, #628]	; (800123c <Gestion_Commandes+0xa84>)
 8000fc8:	2201      	movs	r2, #1
 8000fca:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000fcc:	4b9c      	ldr	r3, [pc, #624]	; (8001240 <Gestion_Commandes+0xa88>)
 8000fce:	2226      	movs	r2, #38	; 0x26
 8000fd0:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000fd2:	4b9c      	ldr	r3, [pc, #624]	; (8001244 <Gestion_Commandes+0xa8c>)
 8000fd4:	2226      	movs	r2, #38	; 0x26
 8000fd6:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = GV1;
 8000fd8:	4b9b      	ldr	r3, [pc, #620]	; (8001248 <Gestion_Commandes+0xa90>)
 8000fda:	220b      	movs	r2, #11
 8000fdc:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000fde:	4b9b      	ldr	r3, [pc, #620]	; (800124c <Gestion_Commandes+0xa94>)
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	701a      	strb	r2, [r3, #0]
				break;
 8000fe4:	e0e4      	b.n	80011b0 <Gestion_Commandes+0x9f8>
			}
			case AV1: {
				_DirG = RECULE;
 8000fe6:	4b94      	ldr	r3, [pc, #592]	; (8001238 <Gestion_Commandes+0xa80>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000fec:	4b93      	ldr	r3, [pc, #588]	; (800123c <Gestion_Commandes+0xa84>)
 8000fee:	2201      	movs	r2, #1
 8000ff0:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000ff2:	4b93      	ldr	r3, [pc, #588]	; (8001240 <Gestion_Commandes+0xa88>)
 8000ff4:	2226      	movs	r2, #38	; 0x26
 8000ff6:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000ff8:	4b92      	ldr	r3, [pc, #584]	; (8001244 <Gestion_Commandes+0xa8c>)
 8000ffa:	2226      	movs	r2, #38	; 0x26
 8000ffc:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = GV1;
 8000ffe:	4b92      	ldr	r3, [pc, #584]	; (8001248 <Gestion_Commandes+0xa90>)
 8001000:	220b      	movs	r2, #11
 8001002:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8001004:	4b91      	ldr	r3, [pc, #580]	; (800124c <Gestion_Commandes+0xa94>)
 8001006:	2201      	movs	r2, #1
 8001008:	701a      	strb	r2, [r3, #0]
				break;
 800100a:	e0d1      	b.n	80011b0 <Gestion_Commandes+0x9f8>
			}
			case AV2: {
				_DirG = RECULE;
 800100c:	4b8a      	ldr	r3, [pc, #552]	; (8001238 <Gestion_Commandes+0xa80>)
 800100e:	2200      	movs	r2, #0
 8001010:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8001012:	4b8a      	ldr	r3, [pc, #552]	; (800123c <Gestion_Commandes+0xa84>)
 8001014:	2201      	movs	r2, #1
 8001016:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8001018:	4b89      	ldr	r3, [pc, #548]	; (8001240 <Gestion_Commandes+0xa88>)
 800101a:	2238      	movs	r2, #56	; 0x38
 800101c:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 800101e:	4b89      	ldr	r3, [pc, #548]	; (8001244 <Gestion_Commandes+0xa8c>)
 8001020:	2238      	movs	r2, #56	; 0x38
 8001022:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = GV2;
 8001024:	4b88      	ldr	r3, [pc, #544]	; (8001248 <Gestion_Commandes+0xa90>)
 8001026:	220c      	movs	r2, #12
 8001028:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 800102a:	4b88      	ldr	r3, [pc, #544]	; (800124c <Gestion_Commandes+0xa94>)
 800102c:	2201      	movs	r2, #1
 800102e:	701a      	strb	r2, [r3, #0]
				break;
 8001030:	e0be      	b.n	80011b0 <Gestion_Commandes+0x9f8>
			}
			case AV3: {
				_DirG = RECULE;
 8001032:	4b81      	ldr	r3, [pc, #516]	; (8001238 <Gestion_Commandes+0xa80>)
 8001034:	2200      	movs	r2, #0
 8001036:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8001038:	4b80      	ldr	r3, [pc, #512]	; (800123c <Gestion_Commandes+0xa84>)
 800103a:	2201      	movs	r2, #1
 800103c:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 800103e:	4b80      	ldr	r3, [pc, #512]	; (8001240 <Gestion_Commandes+0xa88>)
 8001040:	224c      	movs	r2, #76	; 0x4c
 8001042:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8001044:	4b7f      	ldr	r3, [pc, #508]	; (8001244 <Gestion_Commandes+0xa8c>)
 8001046:	224c      	movs	r2, #76	; 0x4c
 8001048:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = GV3;
 800104a:	4b7f      	ldr	r3, [pc, #508]	; (8001248 <Gestion_Commandes+0xa90>)
 800104c:	220d      	movs	r2, #13
 800104e:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8001050:	4b7e      	ldr	r3, [pc, #504]	; (800124c <Gestion_Commandes+0xa94>)
 8001052:	2201      	movs	r2, #1
 8001054:	701a      	strb	r2, [r3, #0]
				break;
 8001056:	e0ab      	b.n	80011b0 <Gestion_Commandes+0x9f8>
			}
			case RV1: {
				_DirG = RECULE;
 8001058:	4b77      	ldr	r3, [pc, #476]	; (8001238 <Gestion_Commandes+0xa80>)
 800105a:	2200      	movs	r2, #0
 800105c:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 800105e:	4b77      	ldr	r3, [pc, #476]	; (800123c <Gestion_Commandes+0xa84>)
 8001060:	2201      	movs	r2, #1
 8001062:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8001064:	4b76      	ldr	r3, [pc, #472]	; (8001240 <Gestion_Commandes+0xa88>)
 8001066:	2226      	movs	r2, #38	; 0x26
 8001068:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 800106a:	4b76      	ldr	r3, [pc, #472]	; (8001244 <Gestion_Commandes+0xa8c>)
 800106c:	2226      	movs	r2, #38	; 0x26
 800106e:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = GV1;
 8001070:	4b75      	ldr	r3, [pc, #468]	; (8001248 <Gestion_Commandes+0xa90>)
 8001072:	220b      	movs	r2, #11
 8001074:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8001076:	4b75      	ldr	r3, [pc, #468]	; (800124c <Gestion_Commandes+0xa94>)
 8001078:	2201      	movs	r2, #1
 800107a:	701a      	strb	r2, [r3, #0]
				break;
 800107c:	e098      	b.n	80011b0 <Gestion_Commandes+0x9f8>
			}
			case RV2: {
				_DirG = RECULE;
 800107e:	4b6e      	ldr	r3, [pc, #440]	; (8001238 <Gestion_Commandes+0xa80>)
 8001080:	2200      	movs	r2, #0
 8001082:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8001084:	4b6d      	ldr	r3, [pc, #436]	; (800123c <Gestion_Commandes+0xa84>)
 8001086:	2201      	movs	r2, #1
 8001088:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 800108a:	4b6d      	ldr	r3, [pc, #436]	; (8001240 <Gestion_Commandes+0xa88>)
 800108c:	2238      	movs	r2, #56	; 0x38
 800108e:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8001090:	4b6c      	ldr	r3, [pc, #432]	; (8001244 <Gestion_Commandes+0xa8c>)
 8001092:	2238      	movs	r2, #56	; 0x38
 8001094:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = GV2;
 8001096:	4b6c      	ldr	r3, [pc, #432]	; (8001248 <Gestion_Commandes+0xa90>)
 8001098:	220c      	movs	r2, #12
 800109a:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 800109c:	4b6b      	ldr	r3, [pc, #428]	; (800124c <Gestion_Commandes+0xa94>)
 800109e:	2201      	movs	r2, #1
 80010a0:	701a      	strb	r2, [r3, #0]
				break;
 80010a2:	e085      	b.n	80011b0 <Gestion_Commandes+0x9f8>
			}
			case RV3: {
				_DirG = RECULE;
 80010a4:	4b64      	ldr	r3, [pc, #400]	; (8001238 <Gestion_Commandes+0xa80>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 80010aa:	4b64      	ldr	r3, [pc, #400]	; (800123c <Gestion_Commandes+0xa84>)
 80010ac:	2201      	movs	r2, #1
 80010ae:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 80010b0:	4b63      	ldr	r3, [pc, #396]	; (8001240 <Gestion_Commandes+0xa88>)
 80010b2:	224c      	movs	r2, #76	; 0x4c
 80010b4:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 80010b6:	4b63      	ldr	r3, [pc, #396]	; (8001244 <Gestion_Commandes+0xa8c>)
 80010b8:	224c      	movs	r2, #76	; 0x4c
 80010ba:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = GV3;
 80010bc:	4b62      	ldr	r3, [pc, #392]	; (8001248 <Gestion_Commandes+0xa90>)
 80010be:	220d      	movs	r2, #13
 80010c0:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 80010c2:	4b62      	ldr	r3, [pc, #392]	; (800124c <Gestion_Commandes+0xa94>)
 80010c4:	2201      	movs	r2, #1
 80010c6:	701a      	strb	r2, [r3, #0]
				break;
 80010c8:	e072      	b.n	80011b0 <Gestion_Commandes+0x9f8>
			}
			case DV1: {
				_DirG = RECULE;
 80010ca:	4b5b      	ldr	r3, [pc, #364]	; (8001238 <Gestion_Commandes+0xa80>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 80010d0:	4b5a      	ldr	r3, [pc, #360]	; (800123c <Gestion_Commandes+0xa84>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	801a      	strh	r2, [r3, #0]
				_CVitG = 0;
 80010d6:	4b5a      	ldr	r3, [pc, #360]	; (8001240 <Gestion_Commandes+0xa88>)
 80010d8:	2200      	movs	r2, #0
 80010da:	801a      	strh	r2, [r3, #0]
				_CVitD = 0;
 80010dc:	4b59      	ldr	r3, [pc, #356]	; (8001244 <Gestion_Commandes+0xa8c>)
 80010de:	2200      	movs	r2, #0
 80010e0:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = ARRET;
 80010e2:	4b59      	ldr	r3, [pc, #356]	; (8001248 <Gestion_Commandes+0xa90>)
 80010e4:	2201      	movs	r2, #1
 80010e6:	701a      	strb	r2, [r3, #0]
				Mode = SLEEP;
 80010e8:	4b58      	ldr	r3, [pc, #352]	; (800124c <Gestion_Commandes+0xa94>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	701a      	strb	r2, [r3, #0]

				break;
 80010ee:	e05f      	b.n	80011b0 <Gestion_Commandes+0x9f8>
			}
			case DV2: {
				_DirG = AVANCE;
 80010f0:	4b51      	ldr	r3, [pc, #324]	; (8001238 <Gestion_Commandes+0xa80>)
 80010f2:	2201      	movs	r2, #1
 80010f4:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 80010f6:	4b51      	ldr	r3, [pc, #324]	; (800123c <Gestion_Commandes+0xa84>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 80010fc:	4b50      	ldr	r3, [pc, #320]	; (8001240 <Gestion_Commandes+0xa88>)
 80010fe:	2226      	movs	r2, #38	; 0x26
 8001100:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8001102:	4b50      	ldr	r3, [pc, #320]	; (8001244 <Gestion_Commandes+0xa8c>)
 8001104:	2226      	movs	r2, #38	; 0x26
 8001106:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = DV1;
 8001108:	4b4f      	ldr	r3, [pc, #316]	; (8001248 <Gestion_Commandes+0xa90>)
 800110a:	2208      	movs	r2, #8
 800110c:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 800110e:	4b4f      	ldr	r3, [pc, #316]	; (800124c <Gestion_Commandes+0xa94>)
 8001110:	2201      	movs	r2, #1
 8001112:	701a      	strb	r2, [r3, #0]
				break;
 8001114:	e04c      	b.n	80011b0 <Gestion_Commandes+0x9f8>
			}
			case DV3: {
				_DirG = AVANCE;
 8001116:	4b48      	ldr	r3, [pc, #288]	; (8001238 <Gestion_Commandes+0xa80>)
 8001118:	2201      	movs	r2, #1
 800111a:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 800111c:	4b47      	ldr	r3, [pc, #284]	; (800123c <Gestion_Commandes+0xa84>)
 800111e:	2200      	movs	r2, #0
 8001120:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8001122:	4b47      	ldr	r3, [pc, #284]	; (8001240 <Gestion_Commandes+0xa88>)
 8001124:	2238      	movs	r2, #56	; 0x38
 8001126:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8001128:	4b46      	ldr	r3, [pc, #280]	; (8001244 <Gestion_Commandes+0xa8c>)
 800112a:	2238      	movs	r2, #56	; 0x38
 800112c:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = DV2;
 800112e:	4b46      	ldr	r3, [pc, #280]	; (8001248 <Gestion_Commandes+0xa90>)
 8001130:	2209      	movs	r2, #9
 8001132:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8001134:	4b45      	ldr	r3, [pc, #276]	; (800124c <Gestion_Commandes+0xa94>)
 8001136:	2201      	movs	r2, #1
 8001138:	701a      	strb	r2, [r3, #0]
				break;
 800113a:	e039      	b.n	80011b0 <Gestion_Commandes+0x9f8>
			}
			case GV1: {
				_DirG = RECULE;
 800113c:	4b3e      	ldr	r3, [pc, #248]	; (8001238 <Gestion_Commandes+0xa80>)
 800113e:	2200      	movs	r2, #0
 8001140:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8001142:	4b3e      	ldr	r3, [pc, #248]	; (800123c <Gestion_Commandes+0xa84>)
 8001144:	2201      	movs	r2, #1
 8001146:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8001148:	4b3d      	ldr	r3, [pc, #244]	; (8001240 <Gestion_Commandes+0xa88>)
 800114a:	2238      	movs	r2, #56	; 0x38
 800114c:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 800114e:	4b3d      	ldr	r3, [pc, #244]	; (8001244 <Gestion_Commandes+0xa8c>)
 8001150:	2238      	movs	r2, #56	; 0x38
 8001152:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = GV2;
 8001154:	4b3c      	ldr	r3, [pc, #240]	; (8001248 <Gestion_Commandes+0xa90>)
 8001156:	220c      	movs	r2, #12
 8001158:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 800115a:	4b3c      	ldr	r3, [pc, #240]	; (800124c <Gestion_Commandes+0xa94>)
 800115c:	2201      	movs	r2, #1
 800115e:	701a      	strb	r2, [r3, #0]
				break;
 8001160:	e026      	b.n	80011b0 <Gestion_Commandes+0x9f8>
			}
			case GV2: {
				_DirG = RECULE;
 8001162:	4b35      	ldr	r3, [pc, #212]	; (8001238 <Gestion_Commandes+0xa80>)
 8001164:	2200      	movs	r2, #0
 8001166:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8001168:	4b34      	ldr	r3, [pc, #208]	; (800123c <Gestion_Commandes+0xa84>)
 800116a:	2201      	movs	r2, #1
 800116c:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 800116e:	4b34      	ldr	r3, [pc, #208]	; (8001240 <Gestion_Commandes+0xa88>)
 8001170:	224c      	movs	r2, #76	; 0x4c
 8001172:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8001174:	4b33      	ldr	r3, [pc, #204]	; (8001244 <Gestion_Commandes+0xa8c>)
 8001176:	224c      	movs	r2, #76	; 0x4c
 8001178:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = GV3;
 800117a:	4b33      	ldr	r3, [pc, #204]	; (8001248 <Gestion_Commandes+0xa90>)
 800117c:	220d      	movs	r2, #13
 800117e:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8001180:	4b32      	ldr	r3, [pc, #200]	; (800124c <Gestion_Commandes+0xa94>)
 8001182:	2201      	movs	r2, #1
 8001184:	701a      	strb	r2, [r3, #0]
				break;
 8001186:	e013      	b.n	80011b0 <Gestion_Commandes+0x9f8>
			}
			case GV3: {
				_DirG = RECULE;
 8001188:	4b2b      	ldr	r3, [pc, #172]	; (8001238 <Gestion_Commandes+0xa80>)
 800118a:	2200      	movs	r2, #0
 800118c:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 800118e:	4b2b      	ldr	r3, [pc, #172]	; (800123c <Gestion_Commandes+0xa84>)
 8001190:	2201      	movs	r2, #1
 8001192:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8001194:	4b2a      	ldr	r3, [pc, #168]	; (8001240 <Gestion_Commandes+0xa88>)
 8001196:	224c      	movs	r2, #76	; 0x4c
 8001198:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 800119a:	4b2a      	ldr	r3, [pc, #168]	; (8001244 <Gestion_Commandes+0xa8c>)
 800119c:	224c      	movs	r2, #76	; 0x4c
 800119e:	801a      	strh	r2, [r3, #0]
				gstCmdeEtat = GV3;
 80011a0:	4b29      	ldr	r3, [pc, #164]	; (8001248 <Gestion_Commandes+0xa90>)
 80011a2:	220d      	movs	r2, #13
 80011a4:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 80011a6:	4b29      	ldr	r3, [pc, #164]	; (800124c <Gestion_Commandes+0xa94>)
 80011a8:	2201      	movs	r2, #1
 80011aa:	701a      	strb	r2, [r3, #0]
				break;
 80011ac:	e000      	b.n	80011b0 <Gestion_Commandes+0x9f8>
			}
			default:
				break;
 80011ae:	bf00      	nop
			}
			break;
 80011b0:	e02c      	b.n	800120c <Gestion_Commandes+0xa54>

		}
		case PARK: {
			if (gstCmdeEtat != VEILLE) {
 80011b2:	4b25      	ldr	r3, [pc, #148]	; (8001248 <Gestion_Commandes+0xa90>)
 80011b4:	781b      	ldrb	r3, [r3, #0]
 80011b6:	b2db      	uxtb	r3, r3
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d022      	beq.n	8001202 <Gestion_Commandes+0xa4a>
				gstCmdeEtat = PARK_STATE;
 80011bc:	4b22      	ldr	r3, [pc, #136]	; (8001248 <Gestion_Commandes+0xa90>)
 80011be:	220e      	movs	r2, #14
 80011c0:	701a      	strb	r2, [r3, #0]
				Mode = SLEEP;
 80011c2:	4b22      	ldr	r3, [pc, #136]	; (800124c <Gestion_Commandes+0xa94>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	701a      	strb	r2, [r3, #0]
			}
			break;
 80011c8:	e01b      	b.n	8001202 <Gestion_Commandes+0xa4a>
		}
		case MOV_PARK: {
			if (gstCmdeEtat != VEILLE) {
 80011ca:	4b1f      	ldr	r3, [pc, #124]	; (8001248 <Gestion_Commandes+0xa90>)
 80011cc:	781b      	ldrb	r3, [r3, #0]
 80011ce:	b2db      	uxtb	r3, r3
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d018      	beq.n	8001206 <Gestion_Commandes+0xa4e>
				gstCmdeEtat = MOV_PARK_STATE;
 80011d4:	4b1c      	ldr	r3, [pc, #112]	; (8001248 <Gestion_Commandes+0xa90>)
 80011d6:	220f      	movs	r2, #15
 80011d8:	701a      	strb	r2, [r3, #0]
			}
			break;
 80011da:	e014      	b.n	8001206 <Gestion_Commandes+0xa4e>
		}
		case ATTENTE_PARK: {
			if (gstCmdeEtat != VEILLE) {
 80011dc:	4b1a      	ldr	r3, [pc, #104]	; (8001248 <Gestion_Commandes+0xa90>)
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	b2db      	uxtb	r3, r3
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d011      	beq.n	800120a <Gestion_Commandes+0xa52>
				gstCmdeEtat =
						(gstCmdeEtat != ATTENTE_PARK_STATE) ?
 80011e6:	4b18      	ldr	r3, [pc, #96]	; (8001248 <Gestion_Commandes+0xa90>)
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	b2db      	uxtb	r3, r3
								ATTENTE_PARK_STATE : ARRET;
 80011ec:	2b10      	cmp	r3, #16
 80011ee:	d001      	beq.n	80011f4 <Gestion_Commandes+0xa3c>
 80011f0:	2210      	movs	r2, #16
 80011f2:	e000      	b.n	80011f6 <Gestion_Commandes+0xa3e>
 80011f4:	2201      	movs	r2, #1
				gstCmdeEtat =
 80011f6:	4b14      	ldr	r3, [pc, #80]	; (8001248 <Gestion_Commandes+0xa90>)
 80011f8:	701a      	strb	r2, [r3, #0]
				Mode = SLEEP;
 80011fa:	4b14      	ldr	r3, [pc, #80]	; (800124c <Gestion_Commandes+0xa94>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001200:	e003      	b.n	800120a <Gestion_Commandes+0xa52>
			break;
 8001202:	bf00      	nop
 8001204:	e002      	b.n	800120c <Gestion_Commandes+0xa54>
			break;
 8001206:	bf00      	nop
 8001208:	e000      	b.n	800120c <Gestion_Commandes+0xa54>
			break;
 800120a:	bf00      	nop
		}
		}
	}

	if (gstCmdeEtat == MOV_PARK_STATE) {
 800120c:	4b0e      	ldr	r3, [pc, #56]	; (8001248 <Gestion_Commandes+0xa90>)
 800120e:	781b      	ldrb	r3, [r3, #0]
 8001210:	b2db      	uxtb	r3, r3
 8001212:	2b0f      	cmp	r3, #15
 8001214:	d107      	bne.n	8001226 <Gestion_Commandes+0xa6e>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001216:	2201      	movs	r2, #1
 8001218:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800121c:	480c      	ldr	r0, [pc, #48]	; (8001250 <Gestion_Commandes+0xa98>)
 800121e:	f002 ffd5 	bl	80041cc <HAL_GPIO_WritePin>
		movPark();
 8001222:	f000 f817 	bl	8001254 <movPark>
	}

	if (gstCmdeEtat == PARK_STATE) {
 8001226:	4b08      	ldr	r3, [pc, #32]	; (8001248 <Gestion_Commandes+0xa90>)
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	b2db      	uxtb	r3, r3
 800122c:	2b0e      	cmp	r3, #14
 800122e:	d101      	bne.n	8001234 <Gestion_Commandes+0xa7c>
		Park();
 8001230:	f000 f90c 	bl	800144c <Park>
	}
}
 8001234:	bf00      	nop
 8001236:	bd80      	pop	{r7, pc}
 8001238:	20000330 	.word	0x20000330
 800123c:	20000310 	.word	0x20000310
 8001240:	20000246 	.word	0x20000246
 8001244:	20000244 	.word	0x20000244
 8001248:	20000210 	.word	0x20000210
 800124c:	20000321 	.word	0x20000321
 8001250:	40010c00 	.word	0x40010c00

08001254 <movPark>:

void movPark(void) {
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0
	static enum MOV_PARK_ETAT movParkEtat = AVANCER_50cm;
	static unsigned int cpt = 0;
	switch (movParkEtat) {
 8001258:	4b72      	ldr	r3, [pc, #456]	; (8001424 <movPark+0x1d0>)
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	2b04      	cmp	r3, #4
 800125e:	f200 80dd 	bhi.w	800141c <movPark+0x1c8>
 8001262:	a201      	add	r2, pc, #4	; (adr r2, 8001268 <movPark+0x14>)
 8001264:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001268:	0800127d 	.word	0x0800127d
 800126c:	080012bd 	.word	0x080012bd
 8001270:	080012fd 	.word	0x080012fd
 8001274:	0800138b 	.word	0x0800138b
 8001278:	080013cb 	.word	0x080013cb
	case AVANCER_50cm: {
		if (cpt++ >= 40000) {
 800127c:	4b6a      	ldr	r3, [pc, #424]	; (8001428 <movPark+0x1d4>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	1c5a      	adds	r2, r3, #1
 8001282:	4969      	ldr	r1, [pc, #420]	; (8001428 <movPark+0x1d4>)
 8001284:	600a      	str	r2, [r1, #0]
 8001286:	f649 423f 	movw	r2, #39999	; 0x9c3f
 800128a:	4293      	cmp	r3, r2
 800128c:	d906      	bls.n	800129c <movPark+0x48>
			movParkEtat = TOURNER_CCW;
 800128e:	4b65      	ldr	r3, [pc, #404]	; (8001424 <movPark+0x1d0>)
 8001290:	2201      	movs	r2, #1
 8001292:	701a      	strb	r2, [r3, #0]
			cpt = 0;
 8001294:	4b64      	ldr	r3, [pc, #400]	; (8001428 <movPark+0x1d4>)
 8001296:	2200      	movs	r2, #0
 8001298:	601a      	str	r2, [r3, #0]
			_CVitG = V1;
			_DirD = AVANCE;
			_DirG = AVANCE;
			Mode = ACTIF_MODE;
		}
		break;
 800129a:	e0bf      	b.n	800141c <movPark+0x1c8>
			_CVitD = V1;
 800129c:	4b63      	ldr	r3, [pc, #396]	; (800142c <movPark+0x1d8>)
 800129e:	2226      	movs	r2, #38	; 0x26
 80012a0:	801a      	strh	r2, [r3, #0]
			_CVitG = V1;
 80012a2:	4b63      	ldr	r3, [pc, #396]	; (8001430 <movPark+0x1dc>)
 80012a4:	2226      	movs	r2, #38	; 0x26
 80012a6:	801a      	strh	r2, [r3, #0]
			_DirD = AVANCE;
 80012a8:	4b62      	ldr	r3, [pc, #392]	; (8001434 <movPark+0x1e0>)
 80012aa:	2201      	movs	r2, #1
 80012ac:	801a      	strh	r2, [r3, #0]
			_DirG = AVANCE;
 80012ae:	4b62      	ldr	r3, [pc, #392]	; (8001438 <movPark+0x1e4>)
 80012b0:	2201      	movs	r2, #1
 80012b2:	801a      	strh	r2, [r3, #0]
			Mode = ACTIF_MODE;
 80012b4:	4b61      	ldr	r3, [pc, #388]	; (800143c <movPark+0x1e8>)
 80012b6:	2201      	movs	r2, #1
 80012b8:	701a      	strb	r2, [r3, #0]
		break;
 80012ba:	e0af      	b.n	800141c <movPark+0x1c8>
	}
	case TOURNER_CCW: {
		if (cpt++ >= 40000) {
 80012bc:	4b5a      	ldr	r3, [pc, #360]	; (8001428 <movPark+0x1d4>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	1c5a      	adds	r2, r3, #1
 80012c2:	4959      	ldr	r1, [pc, #356]	; (8001428 <movPark+0x1d4>)
 80012c4:	600a      	str	r2, [r1, #0]
 80012c6:	f649 423f 	movw	r2, #39999	; 0x9c3f
 80012ca:	4293      	cmp	r3, r2
 80012cc:	d906      	bls.n	80012dc <movPark+0x88>
			movParkEtat = MOV_Z;
 80012ce:	4b55      	ldr	r3, [pc, #340]	; (8001424 <movPark+0x1d0>)
 80012d0:	2202      	movs	r2, #2
 80012d2:	701a      	strb	r2, [r3, #0]
			cpt = 0;
 80012d4:	4b54      	ldr	r3, [pc, #336]	; (8001428 <movPark+0x1d4>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	601a      	str	r2, [r3, #0]
			_CVitG = V1;
			_DirD = AVANCE;
			_DirG = RECULE;
			Mode = ACTIF_MODE;
		}
		break;
 80012da:	e09f      	b.n	800141c <movPark+0x1c8>
			_CVitD = V1;
 80012dc:	4b53      	ldr	r3, [pc, #332]	; (800142c <movPark+0x1d8>)
 80012de:	2226      	movs	r2, #38	; 0x26
 80012e0:	801a      	strh	r2, [r3, #0]
			_CVitG = V1;
 80012e2:	4b53      	ldr	r3, [pc, #332]	; (8001430 <movPark+0x1dc>)
 80012e4:	2226      	movs	r2, #38	; 0x26
 80012e6:	801a      	strh	r2, [r3, #0]
			_DirD = AVANCE;
 80012e8:	4b52      	ldr	r3, [pc, #328]	; (8001434 <movPark+0x1e0>)
 80012ea:	2201      	movs	r2, #1
 80012ec:	801a      	strh	r2, [r3, #0]
			_DirG = RECULE;
 80012ee:	4b52      	ldr	r3, [pc, #328]	; (8001438 <movPark+0x1e4>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	801a      	strh	r2, [r3, #0]
			Mode = ACTIF_MODE;
 80012f4:	4b51      	ldr	r3, [pc, #324]	; (800143c <movPark+0x1e8>)
 80012f6:	2201      	movs	r2, #1
 80012f8:	701a      	strb	r2, [r3, #0]
		break;
 80012fa:	e08f      	b.n	800141c <movPark+0x1c8>
	}
	case MOV_Z: {
		if (((long) Dist_mur - position_ref_i.z - DECALAGE) < -TOLERANCE
 80012fc:	4b50      	ldr	r3, [pc, #320]	; (8001440 <movPark+0x1ec>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	461a      	mov	r2, r3
 8001302:	4b50      	ldr	r3, [pc, #320]	; (8001444 <movPark+0x1f0>)
 8001304:	689b      	ldr	r3, [r3, #8]
 8001306:	1ad3      	subs	r3, r2, r3
 8001308:	3b1e      	subs	r3, #30
 800130a:	f113 0f03 	cmn.w	r3, #3
 800130e:	db08      	blt.n	8001322 <movPark+0xce>
				|| ((long) Dist_mur - position_ref_i.z - DECALAGE) > TOLERANCE) {
 8001310:	4b4b      	ldr	r3, [pc, #300]	; (8001440 <movPark+0x1ec>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	461a      	mov	r2, r3
 8001316:	4b4b      	ldr	r3, [pc, #300]	; (8001444 <movPark+0x1f0>)
 8001318:	689b      	ldr	r3, [r3, #8]
 800131a:	1ad3      	subs	r3, r2, r3
 800131c:	3b1e      	subs	r3, #30
 800131e:	2b03      	cmp	r3, #3
 8001320:	dd2d      	ble.n	800137e <movPark+0x12a>
			if ((long) Dist_mur < (position_ref_i.z + DECALAGE)) {
 8001322:	4b48      	ldr	r3, [pc, #288]	; (8001444 <movPark+0x1f0>)
 8001324:	689b      	ldr	r3, [r3, #8]
 8001326:	331e      	adds	r3, #30
 8001328:	4a45      	ldr	r2, [pc, #276]	; (8001440 <movPark+0x1ec>)
 800132a:	6812      	ldr	r2, [r2, #0]
 800132c:	4293      	cmp	r3, r2
 800132e:	dd0f      	ble.n	8001350 <movPark+0xfc>
				_CVitD = V1;
 8001330:	4b3e      	ldr	r3, [pc, #248]	; (800142c <movPark+0x1d8>)
 8001332:	2226      	movs	r2, #38	; 0x26
 8001334:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8001336:	4b3e      	ldr	r3, [pc, #248]	; (8001430 <movPark+0x1dc>)
 8001338:	2226      	movs	r2, #38	; 0x26
 800133a:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 800133c:	4b3d      	ldr	r3, [pc, #244]	; (8001434 <movPark+0x1e0>)
 800133e:	2200      	movs	r2, #0
 8001340:	801a      	strh	r2, [r3, #0]
				_DirG = RECULE;
 8001342:	4b3d      	ldr	r3, [pc, #244]	; (8001438 <movPark+0x1e4>)
 8001344:	2200      	movs	r2, #0
 8001346:	801a      	strh	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8001348:	4b3c      	ldr	r3, [pc, #240]	; (800143c <movPark+0x1e8>)
 800134a:	2201      	movs	r2, #1
 800134c:	701a      	strb	r2, [r3, #0]
			if ((long) Dist_mur < (position_ref_i.z + DECALAGE)) {
 800134e:	e01a      	b.n	8001386 <movPark+0x132>
			} else if ((long) Dist_mur > (position_ref_i.z + DECALAGE)) {
 8001350:	4b3c      	ldr	r3, [pc, #240]	; (8001444 <movPark+0x1f0>)
 8001352:	689b      	ldr	r3, [r3, #8]
 8001354:	331e      	adds	r3, #30
 8001356:	4a3a      	ldr	r2, [pc, #232]	; (8001440 <movPark+0x1ec>)
 8001358:	6812      	ldr	r2, [r2, #0]
 800135a:	4293      	cmp	r3, r2
 800135c:	da13      	bge.n	8001386 <movPark+0x132>
				_CVitD = V1;
 800135e:	4b33      	ldr	r3, [pc, #204]	; (800142c <movPark+0x1d8>)
 8001360:	2226      	movs	r2, #38	; 0x26
 8001362:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8001364:	4b32      	ldr	r3, [pc, #200]	; (8001430 <movPark+0x1dc>)
 8001366:	2226      	movs	r2, #38	; 0x26
 8001368:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 800136a:	4b32      	ldr	r3, [pc, #200]	; (8001434 <movPark+0x1e0>)
 800136c:	2201      	movs	r2, #1
 800136e:	801a      	strh	r2, [r3, #0]
				_DirG = AVANCE;
 8001370:	4b31      	ldr	r3, [pc, #196]	; (8001438 <movPark+0x1e4>)
 8001372:	2201      	movs	r2, #1
 8001374:	801a      	strh	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8001376:	4b31      	ldr	r3, [pc, #196]	; (800143c <movPark+0x1e8>)
 8001378:	2201      	movs	r2, #1
 800137a:	701a      	strb	r2, [r3, #0]
			if ((long) Dist_mur < (position_ref_i.z + DECALAGE)) {
 800137c:	e003      	b.n	8001386 <movPark+0x132>
			}
		} else {
			movParkEtat = TOURNER_CW;
 800137e:	4b29      	ldr	r3, [pc, #164]	; (8001424 <movPark+0x1d0>)
 8001380:	2203      	movs	r2, #3
 8001382:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001384:	e04a      	b.n	800141c <movPark+0x1c8>
			if ((long) Dist_mur < (position_ref_i.z + DECALAGE)) {
 8001386:	bf00      	nop
		break;
 8001388:	e048      	b.n	800141c <movPark+0x1c8>
	}
	case TOURNER_CW: {
		if (cpt++ == 40000) {
 800138a:	4b27      	ldr	r3, [pc, #156]	; (8001428 <movPark+0x1d4>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	1c5a      	adds	r2, r3, #1
 8001390:	4925      	ldr	r1, [pc, #148]	; (8001428 <movPark+0x1d4>)
 8001392:	600a      	str	r2, [r1, #0]
 8001394:	f649 4240 	movw	r2, #40000	; 0x9c40
 8001398:	4293      	cmp	r3, r2
 800139a:	d106      	bne.n	80013aa <movPark+0x156>
			movParkEtat = ALIGNER;
 800139c:	4b21      	ldr	r3, [pc, #132]	; (8001424 <movPark+0x1d0>)
 800139e:	2204      	movs	r2, #4
 80013a0:	701a      	strb	r2, [r3, #0]
			cpt = 0;
 80013a2:	4b21      	ldr	r3, [pc, #132]	; (8001428 <movPark+0x1d4>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	601a      	str	r2, [r3, #0]
			_CVitG = V1;
			_DirD = RECULE;
			_DirG = AVANCE;
			Mode = ACTIF_MODE;
		}
		break;
 80013a8:	e038      	b.n	800141c <movPark+0x1c8>
			_CVitD = V1;
 80013aa:	4b20      	ldr	r3, [pc, #128]	; (800142c <movPark+0x1d8>)
 80013ac:	2226      	movs	r2, #38	; 0x26
 80013ae:	801a      	strh	r2, [r3, #0]
			_CVitG = V1;
 80013b0:	4b1f      	ldr	r3, [pc, #124]	; (8001430 <movPark+0x1dc>)
 80013b2:	2226      	movs	r2, #38	; 0x26
 80013b4:	801a      	strh	r2, [r3, #0]
			_DirD = RECULE;
 80013b6:	4b1f      	ldr	r3, [pc, #124]	; (8001434 <movPark+0x1e0>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	801a      	strh	r2, [r3, #0]
			_DirG = AVANCE;
 80013bc:	4b1e      	ldr	r3, [pc, #120]	; (8001438 <movPark+0x1e4>)
 80013be:	2201      	movs	r2, #1
 80013c0:	801a      	strh	r2, [r3, #0]
			Mode = ACTIF_MODE;
 80013c2:	4b1e      	ldr	r3, [pc, #120]	; (800143c <movPark+0x1e8>)
 80013c4:	2201      	movs	r2, #1
 80013c6:	701a      	strb	r2, [r3, #0]
		break;
 80013c8:	e028      	b.n	800141c <movPark+0x1c8>
	}
	case ALIGNER: {
		if ((long) Dist_mur > position_ref_i.x) {
 80013ca:	4b1e      	ldr	r3, [pc, #120]	; (8001444 <movPark+0x1f0>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	4a1c      	ldr	r2, [pc, #112]	; (8001440 <movPark+0x1ec>)
 80013d0:	6812      	ldr	r2, [r2, #0]
 80013d2:	4293      	cmp	r3, r2
 80013d4:	da0f      	bge.n	80013f6 <movPark+0x1a2>
			_CVitD = V1;
 80013d6:	4b15      	ldr	r3, [pc, #84]	; (800142c <movPark+0x1d8>)
 80013d8:	2226      	movs	r2, #38	; 0x26
 80013da:	801a      	strh	r2, [r3, #0]
			_CVitG = V1;
 80013dc:	4b14      	ldr	r3, [pc, #80]	; (8001430 <movPark+0x1dc>)
 80013de:	2226      	movs	r2, #38	; 0x26
 80013e0:	801a      	strh	r2, [r3, #0]
			_DirD = AVANCE;
 80013e2:	4b14      	ldr	r3, [pc, #80]	; (8001434 <movPark+0x1e0>)
 80013e4:	2201      	movs	r2, #1
 80013e6:	801a      	strh	r2, [r3, #0]
			_DirG = AVANCE;
 80013e8:	4b13      	ldr	r3, [pc, #76]	; (8001438 <movPark+0x1e4>)
 80013ea:	2201      	movs	r2, #1
 80013ec:	801a      	strh	r2, [r3, #0]
			Mode = ACTIF_MODE;
 80013ee:	4b13      	ldr	r3, [pc, #76]	; (800143c <movPark+0x1e8>)
 80013f0:	2201      	movs	r2, #1
 80013f2:	701a      	strb	r2, [r3, #0]
			Mode = SLEEP;
			movParkEtat = AVANCER_50cm;
			gstCmdeEtat = PARK_STATE;
			cpt = 0;
		}
		break;
 80013f4:	e011      	b.n	800141a <movPark+0x1c6>
			_CVitD = 0;
 80013f6:	4b0d      	ldr	r3, [pc, #52]	; (800142c <movPark+0x1d8>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	801a      	strh	r2, [r3, #0]
			_CVitG = 0;
 80013fc:	4b0c      	ldr	r3, [pc, #48]	; (8001430 <movPark+0x1dc>)
 80013fe:	2200      	movs	r2, #0
 8001400:	801a      	strh	r2, [r3, #0]
			Mode = SLEEP;
 8001402:	4b0e      	ldr	r3, [pc, #56]	; (800143c <movPark+0x1e8>)
 8001404:	2200      	movs	r2, #0
 8001406:	701a      	strb	r2, [r3, #0]
			movParkEtat = AVANCER_50cm;
 8001408:	4b06      	ldr	r3, [pc, #24]	; (8001424 <movPark+0x1d0>)
 800140a:	2200      	movs	r2, #0
 800140c:	701a      	strb	r2, [r3, #0]
			gstCmdeEtat = PARK_STATE;
 800140e:	4b0e      	ldr	r3, [pc, #56]	; (8001448 <movPark+0x1f4>)
 8001410:	220e      	movs	r2, #14
 8001412:	701a      	strb	r2, [r3, #0]
			cpt = 0;
 8001414:	4b04      	ldr	r3, [pc, #16]	; (8001428 <movPark+0x1d4>)
 8001416:	2200      	movs	r2, #0
 8001418:	601a      	str	r2, [r3, #0]
		break;
 800141a:	bf00      	nop
	}
	}
}
 800141c:	bf00      	nop
 800141e:	46bd      	mov	sp, r7
 8001420:	bc80      	pop	{r7}
 8001422:	4770      	bx	lr
 8001424:	20000258 	.word	0x20000258
 8001428:	2000025c 	.word	0x2000025c
 800142c:	20000244 	.word	0x20000244
 8001430:	20000246 	.word	0x20000246
 8001434:	20000310 	.word	0x20000310
 8001438:	20000330 	.word	0x20000330
 800143c:	20000321 	.word	0x20000321
 8001440:	2000031c 	.word	0x2000031c
 8001444:	2000000c 	.word	0x2000000c
 8001448:	20000210 	.word	0x20000210

0800144c <Park>:

void Park(void) {
 800144c:	b580      	push	{r7, lr}
 800144e:	b082      	sub	sp, #8
 8001450:	af02      	add	r7, sp, #8
	static int cpt = 0;
	static int offset = 0;
	if (cpt == 0) {
 8001452:	4b5c      	ldr	r3, [pc, #368]	; (80015c4 <Park+0x178>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d115      	bne.n	8001486 <Park+0x3a>
		address_i = 0;
 800145a:	4b5b      	ldr	r3, [pc, #364]	; (80015c8 <Park+0x17c>)
 800145c:	2200      	movs	r2, #0
 800145e:	701a      	strb	r2, [r3, #0]
		offset = 0;
 8001460:	4b5a      	ldr	r3, [pc, #360]	; (80015cc <Park+0x180>)
 8001462:	2200      	movs	r2, #0
 8001464:	601a      	str	r2, [r3, #0]
		memset(XBEE_TX, 0, strlen(XBEE_TX));  // Clear buffer
 8001466:	485a      	ldr	r0, [pc, #360]	; (80015d0 <Park+0x184>)
 8001468:	f7fe fe70 	bl	800014c <strlen>
 800146c:	4603      	mov	r3, r0
 800146e:	461a      	mov	r2, r3
 8001470:	2100      	movs	r1, #0
 8001472:	4857      	ldr	r0, [pc, #348]	; (80015d0 <Park+0x184>)
 8001474:	f005 fbfe 	bl	8006c74 <memset>
		strncpy(XBEE_TX, ":@", 2);
 8001478:	4b55      	ldr	r3, [pc, #340]	; (80015d0 <Park+0x184>)
 800147a:	f244 023a 	movw	r2, #16442	; 0x403a
 800147e:	801a      	strh	r2, [r3, #0]
		printToXBEE(XBEE_TX);  // First time : Ask for addresses.
 8001480:	4853      	ldr	r0, [pc, #332]	; (80015d0 <Park+0x184>)
 8001482:	f000 fe69 	bl	8002158 <printToXBEE>
	}
	cpt++;
 8001486:	4b4f      	ldr	r3, [pc, #316]	; (80015c4 <Park+0x178>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	3301      	adds	r3, #1
 800148c:	4a4d      	ldr	r2, [pc, #308]	; (80015c4 <Park+0x178>)
 800148e:	6013      	str	r3, [r2, #0]
	if (address_i) {
 8001490:	4b4d      	ldr	r3, [pc, #308]	; (80015c8 <Park+0x17c>)
 8001492:	781b      	ldrb	r3, [r3, #0]
 8001494:	b2db      	uxtb	r3, r3
 8001496:	2b00      	cmp	r3, #0
 8001498:	f000 8084 	beq.w	80015a4 <Park+0x158>
		if (offset == 0) {
 800149c:	4b4b      	ldr	r3, [pc, #300]	; (80015cc <Park+0x180>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d106      	bne.n	80014b2 <Park+0x66>
			offset = cpt;
 80014a4:	4b47      	ldr	r3, [pc, #284]	; (80015c4 <Park+0x178>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4a48      	ldr	r2, [pc, #288]	; (80015cc <Park+0x180>)
 80014aa:	6013      	str	r3, [r2, #0]
			cpt = 1;
 80014ac:	4b45      	ldr	r3, [pc, #276]	; (80015c4 <Park+0x178>)
 80014ae:	2201      	movs	r2, #1
 80014b0:	601a      	str	r2, [r3, #0]
		}
		if (cpt < 200000) {
 80014b2:	4b44      	ldr	r3, [pc, #272]	; (80015c4 <Park+0x178>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4a47      	ldr	r2, [pc, #284]	; (80015d4 <Park+0x188>)
 80014b8:	4293      	cmp	r3, r2
 80014ba:	dc0e      	bgt.n	80014da <Park+0x8e>
			Direction_Sonar(POS_X);
 80014bc:	2000      	movs	r0, #0
 80014be:	f7ff f94f 	bl	8000760 <Direction_Sonar>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 80014c2:	2201      	movs	r2, #1
 80014c4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014c8:	4843      	ldr	r0, [pc, #268]	; (80015d8 <Park+0x18c>)
 80014ca:	f002 fe7f 	bl	80041cc <HAL_GPIO_WritePin>
			position_ref_o.x = Dist_mur;
 80014ce:	4b43      	ldr	r3, [pc, #268]	; (80015dc <Park+0x190>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	461a      	mov	r2, r3
 80014d4:	4b42      	ldr	r3, [pc, #264]	; (80015e0 <Park+0x194>)
 80014d6:	601a      	str	r2, [r3, #0]
		}
	} else if (cpt > 2000000) {
		gstCmdeEtat = ARRET;
		cpt = 0;
	}
}
 80014d8:	e070      	b.n	80015bc <Park+0x170>
		} else if (cpt >= 200000 && cpt < 400000) {
 80014da:	4b3a      	ldr	r3, [pc, #232]	; (80015c4 <Park+0x178>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	4a3d      	ldr	r2, [pc, #244]	; (80015d4 <Park+0x188>)
 80014e0:	4293      	cmp	r3, r2
 80014e2:	dd13      	ble.n	800150c <Park+0xc0>
 80014e4:	4b37      	ldr	r3, [pc, #220]	; (80015c4 <Park+0x178>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4a3e      	ldr	r2, [pc, #248]	; (80015e4 <Park+0x198>)
 80014ea:	4293      	cmp	r3, r2
 80014ec:	dc0e      	bgt.n	800150c <Park+0xc0>
			Direction_Sonar(POS_Y);
 80014ee:	2001      	movs	r0, #1
 80014f0:	f7ff f936 	bl	8000760 <Direction_Sonar>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 80014f4:	2201      	movs	r2, #1
 80014f6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014fa:	4837      	ldr	r0, [pc, #220]	; (80015d8 <Park+0x18c>)
 80014fc:	f002 fe66 	bl	80041cc <HAL_GPIO_WritePin>
			position_ref_o.y = Dist_mur;
 8001500:	4b36      	ldr	r3, [pc, #216]	; (80015dc <Park+0x190>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	461a      	mov	r2, r3
 8001506:	4b36      	ldr	r3, [pc, #216]	; (80015e0 <Park+0x194>)
 8001508:	605a      	str	r2, [r3, #4]
 800150a:	e057      	b.n	80015bc <Park+0x170>
		} else if (cpt >= 400000 && cpt < 600000) {
 800150c:	4b2d      	ldr	r3, [pc, #180]	; (80015c4 <Park+0x178>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4a34      	ldr	r2, [pc, #208]	; (80015e4 <Park+0x198>)
 8001512:	4293      	cmp	r3, r2
 8001514:	dd13      	ble.n	800153e <Park+0xf2>
 8001516:	4b2b      	ldr	r3, [pc, #172]	; (80015c4 <Park+0x178>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4a33      	ldr	r2, [pc, #204]	; (80015e8 <Park+0x19c>)
 800151c:	4293      	cmp	r3, r2
 800151e:	dc0e      	bgt.n	800153e <Park+0xf2>
			Direction_Sonar(POS_Z);
 8001520:	2002      	movs	r0, #2
 8001522:	f7ff f91d 	bl	8000760 <Direction_Sonar>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001526:	2201      	movs	r2, #1
 8001528:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800152c:	482a      	ldr	r0, [pc, #168]	; (80015d8 <Park+0x18c>)
 800152e:	f002 fe4d 	bl	80041cc <HAL_GPIO_WritePin>
			position_ref_o.z = Dist_mur;
 8001532:	4b2a      	ldr	r3, [pc, #168]	; (80015dc <Park+0x190>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	461a      	mov	r2, r3
 8001538:	4b29      	ldr	r3, [pc, #164]	; (80015e0 <Park+0x194>)
 800153a:	609a      	str	r2, [r3, #8]
 800153c:	e03e      	b.n	80015bc <Park+0x170>
			snprintf(XBEE_TX, 20, "%%x%05iy%05iz%05i", position_ref_o.x,
 800153e:	4b28      	ldr	r3, [pc, #160]	; (80015e0 <Park+0x194>)
 8001540:	6819      	ldr	r1, [r3, #0]
 8001542:	4b27      	ldr	r3, [pc, #156]	; (80015e0 <Park+0x194>)
 8001544:	685b      	ldr	r3, [r3, #4]
 8001546:	4a26      	ldr	r2, [pc, #152]	; (80015e0 <Park+0x194>)
 8001548:	6892      	ldr	r2, [r2, #8]
 800154a:	9201      	str	r2, [sp, #4]
 800154c:	9300      	str	r3, [sp, #0]
 800154e:	460b      	mov	r3, r1
 8001550:	4a26      	ldr	r2, [pc, #152]	; (80015ec <Park+0x1a0>)
 8001552:	2114      	movs	r1, #20
 8001554:	481e      	ldr	r0, [pc, #120]	; (80015d0 <Park+0x184>)
 8001556:	f005 fb95 	bl	8006c84 <sniprintf>
			printToXBEE(XBEE_TX);
 800155a:	481d      	ldr	r0, [pc, #116]	; (80015d0 <Park+0x184>)
 800155c:	f000 fdfc 	bl	8002158 <printToXBEE>
			snprintf(XBEE_TX, 3, "#%i", address_i);
 8001560:	4b19      	ldr	r3, [pc, #100]	; (80015c8 <Park+0x17c>)
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	b2db      	uxtb	r3, r3
 8001566:	4a22      	ldr	r2, [pc, #136]	; (80015f0 <Park+0x1a4>)
 8001568:	2103      	movs	r1, #3
 800156a:	4819      	ldr	r0, [pc, #100]	; (80015d0 <Park+0x184>)
 800156c:	f005 fb8a 	bl	8006c84 <sniprintf>
			printToXBEE(XBEE_TX);
 8001570:	4817      	ldr	r0, [pc, #92]	; (80015d0 <Park+0x184>)
 8001572:	f000 fdf1 	bl	8002158 <printToXBEE>
			memset(XBEE_TX, 0, strlen(XBEE_TX));  // Clear buffer
 8001576:	4816      	ldr	r0, [pc, #88]	; (80015d0 <Park+0x184>)
 8001578:	f7fe fde8 	bl	800014c <strlen>
 800157c:	4603      	mov	r3, r0
 800157e:	461a      	mov	r2, r3
 8001580:	2100      	movs	r1, #0
 8001582:	4813      	ldr	r0, [pc, #76]	; (80015d0 <Park+0x184>)
 8001584:	f005 fb76 	bl	8006c74 <memset>
			strncpy(XBEE_TX, ":M", 2);
 8001588:	4b11      	ldr	r3, [pc, #68]	; (80015d0 <Park+0x184>)
 800158a:	f644 523a 	movw	r2, #19770	; 0x4d3a
 800158e:	801a      	strh	r2, [r3, #0]
			printToXBEE(XBEE_TX);
 8001590:	480f      	ldr	r0, [pc, #60]	; (80015d0 <Park+0x184>)
 8001592:	f000 fde1 	bl	8002158 <printToXBEE>
			cpt = 0;
 8001596:	4b0b      	ldr	r3, [pc, #44]	; (80015c4 <Park+0x178>)
 8001598:	2200      	movs	r2, #0
 800159a:	601a      	str	r2, [r3, #0]
			gstCmdeEtat = ARRET;
 800159c:	4b15      	ldr	r3, [pc, #84]	; (80015f4 <Park+0x1a8>)
 800159e:	2201      	movs	r2, #1
 80015a0:	701a      	strb	r2, [r3, #0]
}
 80015a2:	e00b      	b.n	80015bc <Park+0x170>
	} else if (cpt > 2000000) {
 80015a4:	4b07      	ldr	r3, [pc, #28]	; (80015c4 <Park+0x178>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4a13      	ldr	r2, [pc, #76]	; (80015f8 <Park+0x1ac>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	dd06      	ble.n	80015bc <Park+0x170>
		gstCmdeEtat = ARRET;
 80015ae:	4b11      	ldr	r3, [pc, #68]	; (80015f4 <Park+0x1a8>)
 80015b0:	2201      	movs	r2, #1
 80015b2:	701a      	strb	r2, [r3, #0]
		cpt = 0;
 80015b4:	4b03      	ldr	r3, [pc, #12]	; (80015c4 <Park+0x178>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	601a      	str	r2, [r3, #0]
}
 80015ba:	e7ff      	b.n	80015bc <Park+0x170>
 80015bc:	bf00      	nop
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	20000260 	.word	0x20000260
 80015c8:	20000362 	.word	0x20000362
 80015cc:	20000264 	.word	0x20000264
 80015d0:	20000230 	.word	0x20000230
 80015d4:	00030d3f 	.word	0x00030d3f
 80015d8:	40010c00 	.word	0x40010c00
 80015dc:	2000031c 	.word	0x2000031c
 80015e0:	20000000 	.word	0x20000000
 80015e4:	00061a7f 	.word	0x00061a7f
 80015e8:	000927bf 	.word	0x000927bf
 80015ec:	08007f34 	.word	0x08007f34
 80015f0:	08007f48 	.word	0x08007f48
 80015f4:	20000210 	.word	0x20000210
 80015f8:	001e8480 	.word	0x001e8480

080015fc <controle>:

void controle(void) {
 80015fc:	b580      	push	{r7, lr}
 80015fe:	af00      	add	r7, sp, #0

	if (Tech >= T_200_MS) {
 8001600:	4b07      	ldr	r3, [pc, #28]	; (8001620 <controle+0x24>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	2b63      	cmp	r3, #99	; 0x63
 8001606:	d908      	bls.n	800161a <controle+0x1e>
		Tech = 0;
 8001608:	4b05      	ldr	r3, [pc, #20]	; (8001620 <controle+0x24>)
 800160a:	2200      	movs	r2, #0
 800160c:	601a      	str	r2, [r3, #0]
		ACS();
 800160e:	f000 f809 	bl	8001624 <ACS>
		Calcul_Vit();
 8001612:	f000 f995 	bl	8001940 <Calcul_Vit>
		regulateur();
 8001616:	f000 f9ef 	bl	80019f8 <regulateur>
	}

}
 800161a:	bf00      	nop
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	20000218 	.word	0x20000218

08001624 <ACS>:

void ACS(void) {
 8001624:	b480      	push	{r7}
 8001626:	af00      	add	r7, sp, #0
	static uint16_t Delta1 = 0;
	static uint16_t Delta2 = 0;
	static uint16_t Delta3 = 0;
	static uint16_t Delta4 = 0;

	switch (Etat) {
 8001628:	4b8f      	ldr	r3, [pc, #572]	; (8001868 <ACS+0x244>)
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d002      	beq.n	8001636 <ACS+0x12>
 8001630:	2b01      	cmp	r3, #1
 8001632:	d01a      	beq.n	800166a <ACS+0x46>
			DirG = _DirG;
		}
		break;
	}
	}
}
 8001634:	e16b      	b.n	800190e <ACS+0x2ea>
		if (Mode == ACTIF_MODE)
 8001636:	4b8d      	ldr	r3, [pc, #564]	; (800186c <ACS+0x248>)
 8001638:	781b      	ldrb	r3, [r3, #0]
 800163a:	b2db      	uxtb	r3, r3
 800163c:	2b01      	cmp	r3, #1
 800163e:	d103      	bne.n	8001648 <ACS+0x24>
			Etat = ACTIF;
 8001640:	4b89      	ldr	r3, [pc, #548]	; (8001868 <ACS+0x244>)
 8001642:	2201      	movs	r2, #1
 8001644:	701a      	strb	r2, [r3, #0]
		break;
 8001646:	e162      	b.n	800190e <ACS+0x2ea>
			CVitD = _CVitD;
 8001648:	4b89      	ldr	r3, [pc, #548]	; (8001870 <ACS+0x24c>)
 800164a:	881a      	ldrh	r2, [r3, #0]
 800164c:	4b89      	ldr	r3, [pc, #548]	; (8001874 <ACS+0x250>)
 800164e:	801a      	strh	r2, [r3, #0]
			CVitG = _CVitG;
 8001650:	4b89      	ldr	r3, [pc, #548]	; (8001878 <ACS+0x254>)
 8001652:	881a      	ldrh	r2, [r3, #0]
 8001654:	4b89      	ldr	r3, [pc, #548]	; (800187c <ACS+0x258>)
 8001656:	801a      	strh	r2, [r3, #0]
			DirD = _DirD;
 8001658:	4b89      	ldr	r3, [pc, #548]	; (8001880 <ACS+0x25c>)
 800165a:	881a      	ldrh	r2, [r3, #0]
 800165c:	4b89      	ldr	r3, [pc, #548]	; (8001884 <ACS+0x260>)
 800165e:	801a      	strh	r2, [r3, #0]
			DirG = _DirG;
 8001660:	4b89      	ldr	r3, [pc, #548]	; (8001888 <ACS+0x264>)
 8001662:	881a      	ldrh	r2, [r3, #0]
 8001664:	4b89      	ldr	r3, [pc, #548]	; (800188c <ACS+0x268>)
 8001666:	801a      	strh	r2, [r3, #0]
		break;
 8001668:	e151      	b.n	800190e <ACS+0x2ea>
		if (Mode == SLEEP)
 800166a:	4b80      	ldr	r3, [pc, #512]	; (800186c <ACS+0x248>)
 800166c:	781b      	ldrb	r3, [r3, #0]
 800166e:	b2db      	uxtb	r3, r3
 8001670:	2b00      	cmp	r3, #0
 8001672:	d102      	bne.n	800167a <ACS+0x56>
			Etat = ARRET;
 8001674:	4b7c      	ldr	r3, [pc, #496]	; (8001868 <ACS+0x244>)
 8001676:	2200      	movs	r2, #0
 8001678:	701a      	strb	r2, [r3, #0]
		if (_DirD == AVANCE && _DirG == AVANCE) {
 800167a:	4b81      	ldr	r3, [pc, #516]	; (8001880 <ACS+0x25c>)
 800167c:	881b      	ldrh	r3, [r3, #0]
 800167e:	2b01      	cmp	r3, #1
 8001680:	f040 8084 	bne.w	800178c <ACS+0x168>
 8001684:	4b80      	ldr	r3, [pc, #512]	; (8001888 <ACS+0x264>)
 8001686:	881b      	ldrh	r3, [r3, #0]
 8001688:	2b01      	cmp	r3, #1
 800168a:	d17f      	bne.n	800178c <ACS+0x168>
			if ((Dist_ACS_1 < Seuil_Dist_1 - Delta1)
 800168c:	4b80      	ldr	r3, [pc, #512]	; (8001890 <ACS+0x26c>)
 800168e:	881b      	ldrh	r3, [r3, #0]
 8001690:	b29b      	uxth	r3, r3
 8001692:	461a      	mov	r2, r3
 8001694:	4b7f      	ldr	r3, [pc, #508]	; (8001894 <ACS+0x270>)
 8001696:	881b      	ldrh	r3, [r3, #0]
 8001698:	f5c3 737a 	rsb	r3, r3, #1000	; 0x3e8
 800169c:	429a      	cmp	r2, r3
 800169e:	da21      	bge.n	80016e4 <ACS+0xc0>
					&& (Dist_ACS_2 < Seuil_Dist_2 - Delta2)) {
 80016a0:	4b7d      	ldr	r3, [pc, #500]	; (8001898 <ACS+0x274>)
 80016a2:	881b      	ldrh	r3, [r3, #0]
 80016a4:	b29b      	uxth	r3, r3
 80016a6:	461a      	mov	r2, r3
 80016a8:	4b7c      	ldr	r3, [pc, #496]	; (800189c <ACS+0x278>)
 80016aa:	881b      	ldrh	r3, [r3, #0]
 80016ac:	f5c3 737a 	rsb	r3, r3, #1000	; 0x3e8
 80016b0:	429a      	cmp	r2, r3
 80016b2:	da17      	bge.n	80016e4 <ACS+0xc0>
				CVitD = _CVitD;
 80016b4:	4b6e      	ldr	r3, [pc, #440]	; (8001870 <ACS+0x24c>)
 80016b6:	881a      	ldrh	r2, [r3, #0]
 80016b8:	4b6e      	ldr	r3, [pc, #440]	; (8001874 <ACS+0x250>)
 80016ba:	801a      	strh	r2, [r3, #0]
				CVitG = _CVitG;
 80016bc:	4b6e      	ldr	r3, [pc, #440]	; (8001878 <ACS+0x254>)
 80016be:	881a      	ldrh	r2, [r3, #0]
 80016c0:	4b6e      	ldr	r3, [pc, #440]	; (800187c <ACS+0x258>)
 80016c2:	801a      	strh	r2, [r3, #0]
				DirD = _DirD;
 80016c4:	4b6e      	ldr	r3, [pc, #440]	; (8001880 <ACS+0x25c>)
 80016c6:	881a      	ldrh	r2, [r3, #0]
 80016c8:	4b6e      	ldr	r3, [pc, #440]	; (8001884 <ACS+0x260>)
 80016ca:	801a      	strh	r2, [r3, #0]
				DirG = _DirG;
 80016cc:	4b6e      	ldr	r3, [pc, #440]	; (8001888 <ACS+0x264>)
 80016ce:	881a      	ldrh	r2, [r3, #0]
 80016d0:	4b6e      	ldr	r3, [pc, #440]	; (800188c <ACS+0x268>)
 80016d2:	801a      	strh	r2, [r3, #0]
				Delta1 = Delta2 = 0;
 80016d4:	4b71      	ldr	r3, [pc, #452]	; (800189c <ACS+0x278>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	801a      	strh	r2, [r3, #0]
 80016da:	4b70      	ldr	r3, [pc, #448]	; (800189c <ACS+0x278>)
 80016dc:	881a      	ldrh	r2, [r3, #0]
 80016de:	4b6d      	ldr	r3, [pc, #436]	; (8001894 <ACS+0x270>)
 80016e0:	801a      	strh	r2, [r3, #0]
 80016e2:	e052      	b.n	800178a <ACS+0x166>
			} else if ((Dist_ACS_1 < Seuil_Dist_1)
 80016e4:	4b6a      	ldr	r3, [pc, #424]	; (8001890 <ACS+0x26c>)
 80016e6:	881b      	ldrh	r3, [r3, #0]
 80016e8:	b29b      	uxth	r3, r3
 80016ea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80016ee:	d215      	bcs.n	800171c <ACS+0xf8>
					&& (Dist_ACS_2 > Seuil_Dist_2)) {
 80016f0:	4b69      	ldr	r3, [pc, #420]	; (8001898 <ACS+0x274>)
 80016f2:	881b      	ldrh	r3, [r3, #0]
 80016f4:	b29b      	uxth	r3, r3
 80016f6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80016fa:	d90f      	bls.n	800171c <ACS+0xf8>
				CVitD = V1;
 80016fc:	4b5d      	ldr	r3, [pc, #372]	; (8001874 <ACS+0x250>)
 80016fe:	2226      	movs	r2, #38	; 0x26
 8001700:	801a      	strh	r2, [r3, #0]
				CVitG = V1;
 8001702:	4b5e      	ldr	r3, [pc, #376]	; (800187c <ACS+0x258>)
 8001704:	2226      	movs	r2, #38	; 0x26
 8001706:	801a      	strh	r2, [r3, #0]
				DirG = AVANCE;
 8001708:	4b60      	ldr	r3, [pc, #384]	; (800188c <ACS+0x268>)
 800170a:	2201      	movs	r2, #1
 800170c:	801a      	strh	r2, [r3, #0]
				DirD = RECULE;
 800170e:	4b5d      	ldr	r3, [pc, #372]	; (8001884 <ACS+0x260>)
 8001710:	2200      	movs	r2, #0
 8001712:	801a      	strh	r2, [r3, #0]
				Delta2 = DELTA;
 8001714:	4b61      	ldr	r3, [pc, #388]	; (800189c <ACS+0x278>)
 8001716:	2250      	movs	r2, #80	; 0x50
 8001718:	801a      	strh	r2, [r3, #0]
 800171a:	e036      	b.n	800178a <ACS+0x166>
			} else if ((Dist_ACS_1 > Seuil_Dist_1)
 800171c:	4b5c      	ldr	r3, [pc, #368]	; (8001890 <ACS+0x26c>)
 800171e:	881b      	ldrh	r3, [r3, #0]
 8001720:	b29b      	uxth	r3, r3
 8001722:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001726:	d915      	bls.n	8001754 <ACS+0x130>
					&& (Dist_ACS_2 < Seuil_Dist_2)) {
 8001728:	4b5b      	ldr	r3, [pc, #364]	; (8001898 <ACS+0x274>)
 800172a:	881b      	ldrh	r3, [r3, #0]
 800172c:	b29b      	uxth	r3, r3
 800172e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001732:	d20f      	bcs.n	8001754 <ACS+0x130>
				CVitD = V1;
 8001734:	4b4f      	ldr	r3, [pc, #316]	; (8001874 <ACS+0x250>)
 8001736:	2226      	movs	r2, #38	; 0x26
 8001738:	801a      	strh	r2, [r3, #0]
				CVitG = V1;
 800173a:	4b50      	ldr	r3, [pc, #320]	; (800187c <ACS+0x258>)
 800173c:	2226      	movs	r2, #38	; 0x26
 800173e:	801a      	strh	r2, [r3, #0]
				DirD = AVANCE;
 8001740:	4b50      	ldr	r3, [pc, #320]	; (8001884 <ACS+0x260>)
 8001742:	2201      	movs	r2, #1
 8001744:	801a      	strh	r2, [r3, #0]
				DirG = RECULE;
 8001746:	4b51      	ldr	r3, [pc, #324]	; (800188c <ACS+0x268>)
 8001748:	2200      	movs	r2, #0
 800174a:	801a      	strh	r2, [r3, #0]
				Delta1 = DELTA;
 800174c:	4b51      	ldr	r3, [pc, #324]	; (8001894 <ACS+0x270>)
 800174e:	2250      	movs	r2, #80	; 0x50
 8001750:	801a      	strh	r2, [r3, #0]
 8001752:	e01a      	b.n	800178a <ACS+0x166>
			} else if ((Dist_ACS_1 > Seuil_Dist_1)
 8001754:	4b4e      	ldr	r3, [pc, #312]	; (8001890 <ACS+0x26c>)
 8001756:	881b      	ldrh	r3, [r3, #0]
 8001758:	b29b      	uxth	r3, r3
 800175a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800175e:	f240 80d2 	bls.w	8001906 <ACS+0x2e2>
					&& (Dist_ACS_2 > Seuil_Dist_2)) {
 8001762:	4b4d      	ldr	r3, [pc, #308]	; (8001898 <ACS+0x274>)
 8001764:	881b      	ldrh	r3, [r3, #0]
 8001766:	b29b      	uxth	r3, r3
 8001768:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800176c:	f240 80cb 	bls.w	8001906 <ACS+0x2e2>
				CVitD = 0;
 8001770:	4b40      	ldr	r3, [pc, #256]	; (8001874 <ACS+0x250>)
 8001772:	2200      	movs	r2, #0
 8001774:	801a      	strh	r2, [r3, #0]
				CVitG = 0;
 8001776:	4b41      	ldr	r3, [pc, #260]	; (800187c <ACS+0x258>)
 8001778:	2200      	movs	r2, #0
 800177a:	801a      	strh	r2, [r3, #0]
				DirD = RECULE;
 800177c:	4b41      	ldr	r3, [pc, #260]	; (8001884 <ACS+0x260>)
 800177e:	2200      	movs	r2, #0
 8001780:	801a      	strh	r2, [r3, #0]
				DirG = RECULE;
 8001782:	4b42      	ldr	r3, [pc, #264]	; (800188c <ACS+0x268>)
 8001784:	2200      	movs	r2, #0
 8001786:	801a      	strh	r2, [r3, #0]
			if ((Dist_ACS_1 < Seuil_Dist_1 - Delta1)
 8001788:	e0bd      	b.n	8001906 <ACS+0x2e2>
 800178a:	e0bc      	b.n	8001906 <ACS+0x2e2>
		} else if (_DirD == RECULE && _DirG == RECULE) {
 800178c:	4b3c      	ldr	r3, [pc, #240]	; (8001880 <ACS+0x25c>)
 800178e:	881b      	ldrh	r3, [r3, #0]
 8001790:	2b00      	cmp	r3, #0
 8001792:	f040 80a7 	bne.w	80018e4 <ACS+0x2c0>
 8001796:	4b3c      	ldr	r3, [pc, #240]	; (8001888 <ACS+0x264>)
 8001798:	881b      	ldrh	r3, [r3, #0]
 800179a:	2b00      	cmp	r3, #0
 800179c:	f040 80a2 	bne.w	80018e4 <ACS+0x2c0>
			if ((Dist_ACS_3 < Seuil_Dist_3 - Delta3)
 80017a0:	4b3f      	ldr	r3, [pc, #252]	; (80018a0 <ACS+0x27c>)
 80017a2:	881b      	ldrh	r3, [r3, #0]
 80017a4:	b29b      	uxth	r3, r3
 80017a6:	461a      	mov	r2, r3
 80017a8:	4b3e      	ldr	r3, [pc, #248]	; (80018a4 <ACS+0x280>)
 80017aa:	881b      	ldrh	r3, [r3, #0]
 80017ac:	f5c3 737a 	rsb	r3, r3, #1000	; 0x3e8
 80017b0:	429a      	cmp	r2, r3
 80017b2:	da21      	bge.n	80017f8 <ACS+0x1d4>
					&& (Dist_ACS_4 < Seuil_Dist_4 - Delta4)) {
 80017b4:	4b3c      	ldr	r3, [pc, #240]	; (80018a8 <ACS+0x284>)
 80017b6:	881b      	ldrh	r3, [r3, #0]
 80017b8:	b29b      	uxth	r3, r3
 80017ba:	461a      	mov	r2, r3
 80017bc:	4b3b      	ldr	r3, [pc, #236]	; (80018ac <ACS+0x288>)
 80017be:	881b      	ldrh	r3, [r3, #0]
 80017c0:	f5c3 737a 	rsb	r3, r3, #1000	; 0x3e8
 80017c4:	429a      	cmp	r2, r3
 80017c6:	da17      	bge.n	80017f8 <ACS+0x1d4>
				CVitD = _CVitD;
 80017c8:	4b29      	ldr	r3, [pc, #164]	; (8001870 <ACS+0x24c>)
 80017ca:	881a      	ldrh	r2, [r3, #0]
 80017cc:	4b29      	ldr	r3, [pc, #164]	; (8001874 <ACS+0x250>)
 80017ce:	801a      	strh	r2, [r3, #0]
				CVitG = _CVitG;
 80017d0:	4b29      	ldr	r3, [pc, #164]	; (8001878 <ACS+0x254>)
 80017d2:	881a      	ldrh	r2, [r3, #0]
 80017d4:	4b29      	ldr	r3, [pc, #164]	; (800187c <ACS+0x258>)
 80017d6:	801a      	strh	r2, [r3, #0]
				DirD = _DirD;
 80017d8:	4b29      	ldr	r3, [pc, #164]	; (8001880 <ACS+0x25c>)
 80017da:	881a      	ldrh	r2, [r3, #0]
 80017dc:	4b29      	ldr	r3, [pc, #164]	; (8001884 <ACS+0x260>)
 80017de:	801a      	strh	r2, [r3, #0]
				DirG = _DirG;
 80017e0:	4b29      	ldr	r3, [pc, #164]	; (8001888 <ACS+0x264>)
 80017e2:	881a      	ldrh	r2, [r3, #0]
 80017e4:	4b29      	ldr	r3, [pc, #164]	; (800188c <ACS+0x268>)
 80017e6:	801a      	strh	r2, [r3, #0]
				Delta3 = Delta4 = 0;
 80017e8:	4b30      	ldr	r3, [pc, #192]	; (80018ac <ACS+0x288>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	801a      	strh	r2, [r3, #0]
 80017ee:	4b2f      	ldr	r3, [pc, #188]	; (80018ac <ACS+0x288>)
 80017f0:	881a      	ldrh	r2, [r3, #0]
 80017f2:	4b2c      	ldr	r3, [pc, #176]	; (80018a4 <ACS+0x280>)
 80017f4:	801a      	strh	r2, [r3, #0]
 80017f6:	e074      	b.n	80018e2 <ACS+0x2be>
			} else if ((Dist_ACS_3 > Seuil_Dist_3)
 80017f8:	4b29      	ldr	r3, [pc, #164]	; (80018a0 <ACS+0x27c>)
 80017fa:	881b      	ldrh	r3, [r3, #0]
 80017fc:	b29b      	uxth	r3, r3
 80017fe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001802:	d915      	bls.n	8001830 <ACS+0x20c>
					&& (Dist_ACS_4 < Seuil_Dist_4)) {
 8001804:	4b28      	ldr	r3, [pc, #160]	; (80018a8 <ACS+0x284>)
 8001806:	881b      	ldrh	r3, [r3, #0]
 8001808:	b29b      	uxth	r3, r3
 800180a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800180e:	d20f      	bcs.n	8001830 <ACS+0x20c>
				CVitD = V1;
 8001810:	4b18      	ldr	r3, [pc, #96]	; (8001874 <ACS+0x250>)
 8001812:	2226      	movs	r2, #38	; 0x26
 8001814:	801a      	strh	r2, [r3, #0]
				CVitG = V1;
 8001816:	4b19      	ldr	r3, [pc, #100]	; (800187c <ACS+0x258>)
 8001818:	2226      	movs	r2, #38	; 0x26
 800181a:	801a      	strh	r2, [r3, #0]
				DirD = AVANCE;
 800181c:	4b19      	ldr	r3, [pc, #100]	; (8001884 <ACS+0x260>)
 800181e:	2201      	movs	r2, #1
 8001820:	801a      	strh	r2, [r3, #0]
				DirG = RECULE;
 8001822:	4b1a      	ldr	r3, [pc, #104]	; (800188c <ACS+0x268>)
 8001824:	2200      	movs	r2, #0
 8001826:	801a      	strh	r2, [r3, #0]
				Delta3 = DELTA;
 8001828:	4b1e      	ldr	r3, [pc, #120]	; (80018a4 <ACS+0x280>)
 800182a:	2250      	movs	r2, #80	; 0x50
 800182c:	801a      	strh	r2, [r3, #0]
 800182e:	e058      	b.n	80018e2 <ACS+0x2be>
			} else if ((Dist_ACS_3 < Seuil_Dist_3)
 8001830:	4b1b      	ldr	r3, [pc, #108]	; (80018a0 <ACS+0x27c>)
 8001832:	881b      	ldrh	r3, [r3, #0]
 8001834:	b29b      	uxth	r3, r3
 8001836:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800183a:	d239      	bcs.n	80018b0 <ACS+0x28c>
					&& (Dist_ACS_4 > Seuil_Dist_4)) {
 800183c:	4b1a      	ldr	r3, [pc, #104]	; (80018a8 <ACS+0x284>)
 800183e:	881b      	ldrh	r3, [r3, #0]
 8001840:	b29b      	uxth	r3, r3
 8001842:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001846:	d933      	bls.n	80018b0 <ACS+0x28c>
				CVitD = V1;
 8001848:	4b0a      	ldr	r3, [pc, #40]	; (8001874 <ACS+0x250>)
 800184a:	2226      	movs	r2, #38	; 0x26
 800184c:	801a      	strh	r2, [r3, #0]
				CVitG = V1;
 800184e:	4b0b      	ldr	r3, [pc, #44]	; (800187c <ACS+0x258>)
 8001850:	2226      	movs	r2, #38	; 0x26
 8001852:	801a      	strh	r2, [r3, #0]
				DirG = AVANCE;
 8001854:	4b0d      	ldr	r3, [pc, #52]	; (800188c <ACS+0x268>)
 8001856:	2201      	movs	r2, #1
 8001858:	801a      	strh	r2, [r3, #0]
				DirD = RECULE;
 800185a:	4b0a      	ldr	r3, [pc, #40]	; (8001884 <ACS+0x260>)
 800185c:	2200      	movs	r2, #0
 800185e:	801a      	strh	r2, [r3, #0]
				Delta4 = DELTA;
 8001860:	4b12      	ldr	r3, [pc, #72]	; (80018ac <ACS+0x288>)
 8001862:	2250      	movs	r2, #80	; 0x50
 8001864:	801a      	strh	r2, [r3, #0]
 8001866:	e03c      	b.n	80018e2 <ACS+0x2be>
 8001868:	20000268 	.word	0x20000268
 800186c:	20000321 	.word	0x20000321
 8001870:	20000244 	.word	0x20000244
 8001874:	2000035e 	.word	0x2000035e
 8001878:	20000246 	.word	0x20000246
 800187c:	20000312 	.word	0x20000312
 8001880:	20000310 	.word	0x20000310
 8001884:	2000030a 	.word	0x2000030a
 8001888:	20000330 	.word	0x20000330
 800188c:	2000035a 	.word	0x2000035a
 8001890:	20000368 	.word	0x20000368
 8001894:	2000026a 	.word	0x2000026a
 8001898:	2000031a 	.word	0x2000031a
 800189c:	2000026c 	.word	0x2000026c
 80018a0:	20000316 	.word	0x20000316
 80018a4:	2000026e 	.word	0x2000026e
 80018a8:	20000360 	.word	0x20000360
 80018ac:	20000270 	.word	0x20000270
			} else if ((Dist_ACS_3 > Seuil_Dist_3)
 80018b0:	4b19      	ldr	r3, [pc, #100]	; (8001918 <ACS+0x2f4>)
 80018b2:	881b      	ldrh	r3, [r3, #0]
 80018b4:	b29b      	uxth	r3, r3
 80018b6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80018ba:	d926      	bls.n	800190a <ACS+0x2e6>
					&& (Dist_ACS_4 > Seuil_Dist_4)) {
 80018bc:	4b17      	ldr	r3, [pc, #92]	; (800191c <ACS+0x2f8>)
 80018be:	881b      	ldrh	r3, [r3, #0]
 80018c0:	b29b      	uxth	r3, r3
 80018c2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80018c6:	d920      	bls.n	800190a <ACS+0x2e6>
				CVitD = 0;
 80018c8:	4b15      	ldr	r3, [pc, #84]	; (8001920 <ACS+0x2fc>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	801a      	strh	r2, [r3, #0]
				CVitG = 0;
 80018ce:	4b15      	ldr	r3, [pc, #84]	; (8001924 <ACS+0x300>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	801a      	strh	r2, [r3, #0]
				DirD = RECULE;
 80018d4:	4b14      	ldr	r3, [pc, #80]	; (8001928 <ACS+0x304>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	801a      	strh	r2, [r3, #0]
				DirG = RECULE;
 80018da:	4b14      	ldr	r3, [pc, #80]	; (800192c <ACS+0x308>)
 80018dc:	2200      	movs	r2, #0
 80018de:	801a      	strh	r2, [r3, #0]
			if ((Dist_ACS_3 < Seuil_Dist_3 - Delta3)
 80018e0:	e013      	b.n	800190a <ACS+0x2e6>
 80018e2:	e012      	b.n	800190a <ACS+0x2e6>
			CVitD = _CVitD;
 80018e4:	4b12      	ldr	r3, [pc, #72]	; (8001930 <ACS+0x30c>)
 80018e6:	881a      	ldrh	r2, [r3, #0]
 80018e8:	4b0d      	ldr	r3, [pc, #52]	; (8001920 <ACS+0x2fc>)
 80018ea:	801a      	strh	r2, [r3, #0]
			CVitG = _CVitG;
 80018ec:	4b11      	ldr	r3, [pc, #68]	; (8001934 <ACS+0x310>)
 80018ee:	881a      	ldrh	r2, [r3, #0]
 80018f0:	4b0c      	ldr	r3, [pc, #48]	; (8001924 <ACS+0x300>)
 80018f2:	801a      	strh	r2, [r3, #0]
			DirD = _DirD;
 80018f4:	4b10      	ldr	r3, [pc, #64]	; (8001938 <ACS+0x314>)
 80018f6:	881a      	ldrh	r2, [r3, #0]
 80018f8:	4b0b      	ldr	r3, [pc, #44]	; (8001928 <ACS+0x304>)
 80018fa:	801a      	strh	r2, [r3, #0]
			DirG = _DirG;
 80018fc:	4b0f      	ldr	r3, [pc, #60]	; (800193c <ACS+0x318>)
 80018fe:	881a      	ldrh	r2, [r3, #0]
 8001900:	4b0a      	ldr	r3, [pc, #40]	; (800192c <ACS+0x308>)
 8001902:	801a      	strh	r2, [r3, #0]
		break;
 8001904:	e002      	b.n	800190c <ACS+0x2e8>
			if ((Dist_ACS_1 < Seuil_Dist_1 - Delta1)
 8001906:	bf00      	nop
 8001908:	e000      	b.n	800190c <ACS+0x2e8>
			if ((Dist_ACS_3 < Seuil_Dist_3 - Delta3)
 800190a:	bf00      	nop
		break;
 800190c:	bf00      	nop
}
 800190e:	bf00      	nop
 8001910:	46bd      	mov	sp, r7
 8001912:	bc80      	pop	{r7}
 8001914:	4770      	bx	lr
 8001916:	bf00      	nop
 8001918:	20000316 	.word	0x20000316
 800191c:	20000360 	.word	0x20000360
 8001920:	2000035e 	.word	0x2000035e
 8001924:	20000312 	.word	0x20000312
 8001928:	2000030a 	.word	0x2000030a
 800192c:	2000035a 	.word	0x2000035a
 8001930:	20000244 	.word	0x20000244
 8001934:	20000246 	.word	0x20000246
 8001938:	20000310 	.word	0x20000310
 800193c:	20000330 	.word	0x20000330

08001940 <Calcul_Vit>:

void Calcul_Vit(void) {
 8001940:	b480      	push	{r7}
 8001942:	af00      	add	r7, sp, #0

	DistD = __HAL_TIM_GET_COUNTER(&htim3);
 8001944:	4b21      	ldr	r3, [pc, #132]	; (80019cc <Calcul_Vit+0x8c>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800194a:	b29a      	uxth	r2, r3
 800194c:	4b20      	ldr	r3, [pc, #128]	; (80019d0 <Calcul_Vit+0x90>)
 800194e:	801a      	strh	r2, [r3, #0]
	DistG = __HAL_TIM_GET_COUNTER(&htim4);
 8001950:	4b20      	ldr	r3, [pc, #128]	; (80019d4 <Calcul_Vit+0x94>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001956:	b29a      	uxth	r2, r3
 8001958:	4b1f      	ldr	r3, [pc, #124]	; (80019d8 <Calcul_Vit+0x98>)
 800195a:	801a      	strh	r2, [r3, #0]
	VitD = abs(DistD - DistD_old);
 800195c:	4b1c      	ldr	r3, [pc, #112]	; (80019d0 <Calcul_Vit+0x90>)
 800195e:	881b      	ldrh	r3, [r3, #0]
 8001960:	461a      	mov	r2, r3
 8001962:	4b1e      	ldr	r3, [pc, #120]	; (80019dc <Calcul_Vit+0x9c>)
 8001964:	881b      	ldrh	r3, [r3, #0]
 8001966:	1ad3      	subs	r3, r2, r3
 8001968:	2b00      	cmp	r3, #0
 800196a:	bfb8      	it	lt
 800196c:	425b      	neglt	r3, r3
 800196e:	b29a      	uxth	r2, r3
 8001970:	4b1b      	ldr	r3, [pc, #108]	; (80019e0 <Calcul_Vit+0xa0>)
 8001972:	801a      	strh	r2, [r3, #0]
	VitG = abs(DistG - DistG_old);
 8001974:	4b18      	ldr	r3, [pc, #96]	; (80019d8 <Calcul_Vit+0x98>)
 8001976:	881b      	ldrh	r3, [r3, #0]
 8001978:	461a      	mov	r2, r3
 800197a:	4b1a      	ldr	r3, [pc, #104]	; (80019e4 <Calcul_Vit+0xa4>)
 800197c:	881b      	ldrh	r3, [r3, #0]
 800197e:	1ad3      	subs	r3, r2, r3
 8001980:	2b00      	cmp	r3, #0
 8001982:	bfb8      	it	lt
 8001984:	425b      	neglt	r3, r3
 8001986:	b29a      	uxth	r2, r3
 8001988:	4b17      	ldr	r3, [pc, #92]	; (80019e8 <Calcul_Vit+0xa8>)
 800198a:	801a      	strh	r2, [r3, #0]
	DistD_old = DistD;
 800198c:	4b10      	ldr	r3, [pc, #64]	; (80019d0 <Calcul_Vit+0x90>)
 800198e:	881a      	ldrh	r2, [r3, #0]
 8001990:	4b12      	ldr	r3, [pc, #72]	; (80019dc <Calcul_Vit+0x9c>)
 8001992:	801a      	strh	r2, [r3, #0]
	DistG_old = DistG;
 8001994:	4b10      	ldr	r3, [pc, #64]	; (80019d8 <Calcul_Vit+0x98>)
 8001996:	881a      	ldrh	r2, [r3, #0]
 8001998:	4b12      	ldr	r3, [pc, #72]	; (80019e4 <Calcul_Vit+0xa4>)
 800199a:	801a      	strh	r2, [r3, #0]
	if (DirD == DirG) {
 800199c:	4b13      	ldr	r3, [pc, #76]	; (80019ec <Calcul_Vit+0xac>)
 800199e:	881a      	ldrh	r2, [r3, #0]
 80019a0:	4b13      	ldr	r3, [pc, #76]	; (80019f0 <Calcul_Vit+0xb0>)
 80019a2:	881b      	ldrh	r3, [r3, #0]
 80019a4:	429a      	cmp	r2, r3
 80019a6:	d10c      	bne.n	80019c2 <Calcul_Vit+0x82>
		Dist_parcours = Dist_parcours + ((VitD + VitG) >> 1);
 80019a8:	4b0d      	ldr	r3, [pc, #52]	; (80019e0 <Calcul_Vit+0xa0>)
 80019aa:	881b      	ldrh	r3, [r3, #0]
 80019ac:	461a      	mov	r2, r3
 80019ae:	4b0e      	ldr	r3, [pc, #56]	; (80019e8 <Calcul_Vit+0xa8>)
 80019b0:	881b      	ldrh	r3, [r3, #0]
 80019b2:	4413      	add	r3, r2
 80019b4:	105b      	asrs	r3, r3, #1
 80019b6:	461a      	mov	r2, r3
 80019b8:	4b0e      	ldr	r3, [pc, #56]	; (80019f4 <Calcul_Vit+0xb4>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4413      	add	r3, r2
 80019be:	4a0d      	ldr	r2, [pc, #52]	; (80019f4 <Calcul_Vit+0xb4>)
 80019c0:	6013      	str	r3, [r2, #0]
	}
}
 80019c2:	bf00      	nop
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bc80      	pop	{r7}
 80019c8:	4770      	bx	lr
 80019ca:	bf00      	nop
 80019cc:	200003ac 	.word	0x200003ac
 80019d0:	20000328 	.word	0x20000328
 80019d4:	2000036c 	.word	0x2000036c
 80019d8:	20000318 	.word	0x20000318
 80019dc:	20000248 	.word	0x20000248
 80019e0:	20000358 	.word	0x20000358
 80019e4:	2000024a 	.word	0x2000024a
 80019e8:	20000314 	.word	0x20000314
 80019ec:	2000030a 	.word	0x2000030a
 80019f0:	2000035a 	.word	0x2000035a
 80019f4:	20000254 	.word	0x20000254

080019f8 <regulateur>:

void regulateur(void) {
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b084      	sub	sp, #16
 80019fc:	af00      	add	r7, sp, #0
	enum ETAT {
		ARRET, ACTIF
	};
	static enum ETAT Etat = ARRET;
	uint16_t Kp_D = CKp_D;
 80019fe:	2364      	movs	r3, #100	; 0x64
 8001a00:	81fb      	strh	r3, [r7, #14]
	uint16_t Kp_G = CKp_G;
 8001a02:	2364      	movs	r3, #100	; 0x64
 8001a04:	81bb      	strh	r3, [r7, #12]
	uint16_t Ki_D = CKi_D;
 8001a06:	2350      	movs	r3, #80	; 0x50
 8001a08:	817b      	strh	r3, [r7, #10]
	uint16_t Ki_G = CKi_G;
 8001a0a:	2350      	movs	r3, #80	; 0x50
 8001a0c:	813b      	strh	r3, [r7, #8]
	uint16_t Kd_D = CKd_D;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	80fb      	strh	r3, [r7, #6]
	uint16_t Kd_G = CKd_G;
 8001a12:	2300      	movs	r3, #0
 8001a14:	80bb      	strh	r3, [r7, #4]
	static int16_t S_erreursD = 0;
	static int16_t S_erreursG = 0;
	static int16_t V_erreurD = 0;
	static int16_t V_erreurG = 0;

	switch (Etat) {
 8001a16:	4b9b      	ldr	r3, [pc, #620]	; (8001c84 <regulateur+0x28c>)
 8001a18:	781b      	ldrb	r3, [r3, #0]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d002      	beq.n	8001a24 <regulateur+0x2c>
 8001a1e:	2b01      	cmp	r3, #1
 8001a20:	d04d      	beq.n	8001abe <regulateur+0xc6>

		}
		break;
	}
	}
}
 8001a22:	e12b      	b.n	8001c7c <regulateur+0x284>
		if (Mode == ACTIF_MODE)
 8001a24:	4b98      	ldr	r3, [pc, #608]	; (8001c88 <regulateur+0x290>)
 8001a26:	781b      	ldrb	r3, [r3, #0]
 8001a28:	b2db      	uxtb	r3, r3
 8001a2a:	2b01      	cmp	r3, #1
 8001a2c:	d103      	bne.n	8001a36 <regulateur+0x3e>
			Etat = ACTIF;
 8001a2e:	4b95      	ldr	r3, [pc, #596]	; (8001c84 <regulateur+0x28c>)
 8001a30:	2201      	movs	r2, #1
 8001a32:	701a      	strb	r2, [r3, #0]
		break;
 8001a34:	e122      	b.n	8001c7c <regulateur+0x284>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 8001a36:	4b95      	ldr	r3, [pc, #596]	; (8001c8c <regulateur+0x294>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	3334      	adds	r3, #52	; 0x34
 8001a3c:	330c      	adds	r3, #12
 8001a3e:	2200      	movs	r2, #0
 8001a40:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 8001a42:	4b92      	ldr	r3, [pc, #584]	; (8001c8c <regulateur+0x294>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	2200      	movs	r2, #0
 8001a48:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 8001a4a:	210c      	movs	r1, #12
 8001a4c:	488f      	ldr	r0, [pc, #572]	; (8001c8c <regulateur+0x294>)
 8001a4e:	f003 f96b 	bl	8004d28 <HAL_TIM_PWM_Stop>
			HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 8001a52:	2100      	movs	r1, #0
 8001a54:	488d      	ldr	r0, [pc, #564]	; (8001c8c <regulateur+0x294>)
 8001a56:	f003 f967 	bl	8004d28 <HAL_TIM_PWM_Stop>
			HAL_GPIO_WritePin(IR3_out_GPIO_Port, IR3_out_Pin, GPIO_PIN_RESET);
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a60:	488b      	ldr	r0, [pc, #556]	; (8001c90 <regulateur+0x298>)
 8001a62:	f002 fbb3 	bl	80041cc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR4_out_GPIO_Port, IR4_out_Pin, GPIO_PIN_RESET);
 8001a66:	2200      	movs	r2, #0
 8001a68:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001a6c:	4889      	ldr	r0, [pc, #548]	; (8001c94 <regulateur+0x29c>)
 8001a6e:	f002 fbad 	bl	80041cc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR1_out_GPIO_Port, IR1_out_Pin, GPIO_PIN_RESET);
 8001a72:	2200      	movs	r2, #0
 8001a74:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a78:	4886      	ldr	r0, [pc, #536]	; (8001c94 <regulateur+0x29c>)
 8001a7a:	f002 fba7 	bl	80041cc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR2_out_GPIO_Port, IR2_out_Pin, GPIO_PIN_RESET);
 8001a7e:	2200      	movs	r2, #0
 8001a80:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001a84:	4883      	ldr	r0, [pc, #524]	; (8001c94 <regulateur+0x29c>)
 8001a86:	f002 fba1 	bl	80041cc <HAL_GPIO_WritePin>
			HAL_PWR_EnterSLEEPMode(PWR_LOWPOWERREGULATOR_ON,
 8001a8a:	2101      	movs	r1, #1
 8001a8c:	2001      	movs	r0, #1
 8001a8e:	f002 fbcd 	bl	800422c <HAL_PWR_EnterSLEEPMode>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 8001a92:	4b7e      	ldr	r3, [pc, #504]	; (8001c8c <regulateur+0x294>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	3334      	adds	r3, #52	; 0x34
 8001a98:	330c      	adds	r3, #12
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 8001a9e:	4b7b      	ldr	r3, [pc, #492]	; (8001c8c <regulateur+0x294>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8001aa6:	210c      	movs	r1, #12
 8001aa8:	4878      	ldr	r0, [pc, #480]	; (8001c8c <regulateur+0x294>)
 8001aaa:	f003 f915 	bl	8004cd8 <HAL_TIM_PWM_Start>
			HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001aae:	2100      	movs	r1, #0
 8001ab0:	4876      	ldr	r0, [pc, #472]	; (8001c8c <regulateur+0x294>)
 8001ab2:	f003 f911 	bl	8004cd8 <HAL_TIM_PWM_Start>
			Time = 0;
 8001ab6:	4b78      	ldr	r3, [pc, #480]	; (8001c98 <regulateur+0x2a0>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	601a      	str	r2, [r3, #0]
		break;
 8001abc:	e0de      	b.n	8001c7c <regulateur+0x284>
		if ((CVitD != 0) && (CVitG != 0))
 8001abe:	4b77      	ldr	r3, [pc, #476]	; (8001c9c <regulateur+0x2a4>)
 8001ac0:	881b      	ldrh	r3, [r3, #0]
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d006      	beq.n	8001ad4 <regulateur+0xdc>
 8001ac6:	4b76      	ldr	r3, [pc, #472]	; (8001ca0 <regulateur+0x2a8>)
 8001ac8:	881b      	ldrh	r3, [r3, #0]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d002      	beq.n	8001ad4 <regulateur+0xdc>
			Time = 0;
 8001ace:	4b72      	ldr	r3, [pc, #456]	; (8001c98 <regulateur+0x2a0>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	601a      	str	r2, [r3, #0]
		if ((Mode == SLEEP) && (VitD == 0) && (VitG == 0) && Time > T_2_S)
 8001ad4:	4b6c      	ldr	r3, [pc, #432]	; (8001c88 <regulateur+0x290>)
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	b2db      	uxtb	r3, r3
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d110      	bne.n	8001b00 <regulateur+0x108>
 8001ade:	4b71      	ldr	r3, [pc, #452]	; (8001ca4 <regulateur+0x2ac>)
 8001ae0:	881b      	ldrh	r3, [r3, #0]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d10c      	bne.n	8001b00 <regulateur+0x108>
 8001ae6:	4b70      	ldr	r3, [pc, #448]	; (8001ca8 <regulateur+0x2b0>)
 8001ae8:	881b      	ldrh	r3, [r3, #0]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d108      	bne.n	8001b00 <regulateur+0x108>
 8001aee:	4b6a      	ldr	r3, [pc, #424]	; (8001c98 <regulateur+0x2a0>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001af6:	d903      	bls.n	8001b00 <regulateur+0x108>
			Etat = ARRET;
 8001af8:	4b62      	ldr	r3, [pc, #392]	; (8001c84 <regulateur+0x28c>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	701a      	strb	r2, [r3, #0]
		break;
 8001afe:	e0bc      	b.n	8001c7a <regulateur+0x282>
			ErreurD = CVitD - VitD;
 8001b00:	4b66      	ldr	r3, [pc, #408]	; (8001c9c <regulateur+0x2a4>)
 8001b02:	881a      	ldrh	r2, [r3, #0]
 8001b04:	4b67      	ldr	r3, [pc, #412]	; (8001ca4 <regulateur+0x2ac>)
 8001b06:	881b      	ldrh	r3, [r3, #0]
 8001b08:	1ad3      	subs	r3, r2, r3
 8001b0a:	b29b      	uxth	r3, r3
 8001b0c:	b21a      	sxth	r2, r3
 8001b0e:	4b67      	ldr	r3, [pc, #412]	; (8001cac <regulateur+0x2b4>)
 8001b10:	801a      	strh	r2, [r3, #0]
			ErreurG = CVitG - VitG;
 8001b12:	4b63      	ldr	r3, [pc, #396]	; (8001ca0 <regulateur+0x2a8>)
 8001b14:	881a      	ldrh	r2, [r3, #0]
 8001b16:	4b64      	ldr	r3, [pc, #400]	; (8001ca8 <regulateur+0x2b0>)
 8001b18:	881b      	ldrh	r3, [r3, #0]
 8001b1a:	1ad3      	subs	r3, r2, r3
 8001b1c:	b29b      	uxth	r3, r3
 8001b1e:	b21a      	sxth	r2, r3
 8001b20:	4b63      	ldr	r3, [pc, #396]	; (8001cb0 <regulateur+0x2b8>)
 8001b22:	801a      	strh	r2, [r3, #0]
			S_erreursD += ErreurD;
 8001b24:	4b63      	ldr	r3, [pc, #396]	; (8001cb4 <regulateur+0x2bc>)
 8001b26:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b2a:	b29a      	uxth	r2, r3
 8001b2c:	4b5f      	ldr	r3, [pc, #380]	; (8001cac <regulateur+0x2b4>)
 8001b2e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b32:	b29b      	uxth	r3, r3
 8001b34:	4413      	add	r3, r2
 8001b36:	b29b      	uxth	r3, r3
 8001b38:	b21a      	sxth	r2, r3
 8001b3a:	4b5e      	ldr	r3, [pc, #376]	; (8001cb4 <regulateur+0x2bc>)
 8001b3c:	801a      	strh	r2, [r3, #0]
			S_erreursG += ErreurG;
 8001b3e:	4b5e      	ldr	r3, [pc, #376]	; (8001cb8 <regulateur+0x2c0>)
 8001b40:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b44:	b29a      	uxth	r2, r3
 8001b46:	4b5a      	ldr	r3, [pc, #360]	; (8001cb0 <regulateur+0x2b8>)
 8001b48:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b4c:	b29b      	uxth	r3, r3
 8001b4e:	4413      	add	r3, r2
 8001b50:	b29b      	uxth	r3, r3
 8001b52:	b21a      	sxth	r2, r3
 8001b54:	4b58      	ldr	r3, [pc, #352]	; (8001cb8 <regulateur+0x2c0>)
 8001b56:	801a      	strh	r2, [r3, #0]
			V_erreurD = ErreurD - ErreurD_old;
 8001b58:	4b54      	ldr	r3, [pc, #336]	; (8001cac <regulateur+0x2b4>)
 8001b5a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b5e:	b29a      	uxth	r2, r3
 8001b60:	4b56      	ldr	r3, [pc, #344]	; (8001cbc <regulateur+0x2c4>)
 8001b62:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b66:	b29b      	uxth	r3, r3
 8001b68:	1ad3      	subs	r3, r2, r3
 8001b6a:	b29b      	uxth	r3, r3
 8001b6c:	b21a      	sxth	r2, r3
 8001b6e:	4b54      	ldr	r3, [pc, #336]	; (8001cc0 <regulateur+0x2c8>)
 8001b70:	801a      	strh	r2, [r3, #0]
			V_erreurG = ErreurG - ErreurG_old;
 8001b72:	4b4f      	ldr	r3, [pc, #316]	; (8001cb0 <regulateur+0x2b8>)
 8001b74:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b78:	b29a      	uxth	r2, r3
 8001b7a:	4b52      	ldr	r3, [pc, #328]	; (8001cc4 <regulateur+0x2cc>)
 8001b7c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b80:	b29b      	uxth	r3, r3
 8001b82:	1ad3      	subs	r3, r2, r3
 8001b84:	b29b      	uxth	r3, r3
 8001b86:	b21a      	sxth	r2, r3
 8001b88:	4b4f      	ldr	r3, [pc, #316]	; (8001cc8 <regulateur+0x2d0>)
 8001b8a:	801a      	strh	r2, [r3, #0]
			ErreurD_old = ErreurD;
 8001b8c:	4b47      	ldr	r3, [pc, #284]	; (8001cac <regulateur+0x2b4>)
 8001b8e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001b92:	4b4a      	ldr	r3, [pc, #296]	; (8001cbc <regulateur+0x2c4>)
 8001b94:	801a      	strh	r2, [r3, #0]
			ErreurG_old = ErreurG;
 8001b96:	4b46      	ldr	r3, [pc, #280]	; (8001cb0 <regulateur+0x2b8>)
 8001b98:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001b9c:	4b49      	ldr	r3, [pc, #292]	; (8001cc4 <regulateur+0x2cc>)
 8001b9e:	801a      	strh	r2, [r3, #0]
			Cmde_VitD = (unsigned int) Kp_D * (int) (ErreurD)
 8001ba0:	89fb      	ldrh	r3, [r7, #14]
 8001ba2:	4a42      	ldr	r2, [pc, #264]	; (8001cac <regulateur+0x2b4>)
 8001ba4:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001ba8:	fb02 f203 	mul.w	r2, r2, r3
					+ (unsigned int) Ki_D * ((int) S_erreursD)
 8001bac:	897b      	ldrh	r3, [r7, #10]
 8001bae:	4941      	ldr	r1, [pc, #260]	; (8001cb4 <regulateur+0x2bc>)
 8001bb0:	f9b1 1000 	ldrsh.w	r1, [r1]
 8001bb4:	fb01 f303 	mul.w	r3, r1, r3
 8001bb8:	441a      	add	r2, r3
					+ (unsigned int) Kd_D * (int) V_erreurD;
 8001bba:	88fb      	ldrh	r3, [r7, #6]
 8001bbc:	4940      	ldr	r1, [pc, #256]	; (8001cc0 <regulateur+0x2c8>)
 8001bbe:	f9b1 1000 	ldrsh.w	r1, [r1]
 8001bc2:	fb01 f303 	mul.w	r3, r1, r3
 8001bc6:	4413      	add	r3, r2
 8001bc8:	461a      	mov	r2, r3
			Cmde_VitD = (unsigned int) Kp_D * (int) (ErreurD)
 8001bca:	4b40      	ldr	r3, [pc, #256]	; (8001ccc <regulateur+0x2d4>)
 8001bcc:	601a      	str	r2, [r3, #0]
			Cmde_VitG = (unsigned int) Kp_G * (int) (ErreurG)
 8001bce:	89bb      	ldrh	r3, [r7, #12]
 8001bd0:	4a37      	ldr	r2, [pc, #220]	; (8001cb0 <regulateur+0x2b8>)
 8001bd2:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001bd6:	fb02 f203 	mul.w	r2, r2, r3
					+ (unsigned int) Ki_G * ((int) S_erreursG)
 8001bda:	893b      	ldrh	r3, [r7, #8]
 8001bdc:	4936      	ldr	r1, [pc, #216]	; (8001cb8 <regulateur+0x2c0>)
 8001bde:	f9b1 1000 	ldrsh.w	r1, [r1]
 8001be2:	fb01 f303 	mul.w	r3, r1, r3
 8001be6:	441a      	add	r2, r3
					+ (unsigned int) Kd_G * (int) V_erreurG;
 8001be8:	88bb      	ldrh	r3, [r7, #4]
 8001bea:	4937      	ldr	r1, [pc, #220]	; (8001cc8 <regulateur+0x2d0>)
 8001bec:	f9b1 1000 	ldrsh.w	r1, [r1]
 8001bf0:	fb01 f303 	mul.w	r3, r1, r3
 8001bf4:	4413      	add	r3, r2
 8001bf6:	461a      	mov	r2, r3
			Cmde_VitG = (unsigned int) Kp_G * (int) (ErreurG)
 8001bf8:	4b35      	ldr	r3, [pc, #212]	; (8001cd0 <regulateur+0x2d8>)
 8001bfa:	601a      	str	r2, [r3, #0]
			if (Cmde_VitD < 0)
 8001bfc:	4b33      	ldr	r3, [pc, #204]	; (8001ccc <regulateur+0x2d4>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	da02      	bge.n	8001c0a <regulateur+0x212>
				Cmde_VitD = 0;
 8001c04:	4b31      	ldr	r3, [pc, #196]	; (8001ccc <regulateur+0x2d4>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	601a      	str	r2, [r3, #0]
			if (Cmde_VitG < 0)
 8001c0a:	4b31      	ldr	r3, [pc, #196]	; (8001cd0 <regulateur+0x2d8>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	da02      	bge.n	8001c18 <regulateur+0x220>
				Cmde_VitG = 0;
 8001c12:	4b2f      	ldr	r3, [pc, #188]	; (8001cd0 <regulateur+0x2d8>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	601a      	str	r2, [r3, #0]
			if (Cmde_VitD > 100 * POURCENT)
 8001c18:	4b2c      	ldr	r3, [pc, #176]	; (8001ccc <regulateur+0x2d4>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f5b3 4f7a 	cmp.w	r3, #64000	; 0xfa00
 8001c20:	dd03      	ble.n	8001c2a <regulateur+0x232>
				Cmde_VitD = 100 * POURCENT;
 8001c22:	4b2a      	ldr	r3, [pc, #168]	; (8001ccc <regulateur+0x2d4>)
 8001c24:	f44f 427a 	mov.w	r2, #64000	; 0xfa00
 8001c28:	601a      	str	r2, [r3, #0]
			if (Cmde_VitG > 100 * POURCENT)
 8001c2a:	4b29      	ldr	r3, [pc, #164]	; (8001cd0 <regulateur+0x2d8>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f5b3 4f7a 	cmp.w	r3, #64000	; 0xfa00
 8001c32:	dd03      	ble.n	8001c3c <regulateur+0x244>
				Cmde_VitG = 100 * POURCENT;
 8001c34:	4b26      	ldr	r3, [pc, #152]	; (8001cd0 <regulateur+0x2d8>)
 8001c36:	f44f 427a 	mov.w	r2, #64000	; 0xfa00
 8001c3a:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, (uint16_t ) Cmde_VitG);
 8001c3c:	4b13      	ldr	r3, [pc, #76]	; (8001c8c <regulateur+0x294>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4a23      	ldr	r2, [pc, #140]	; (8001cd0 <regulateur+0x2d8>)
 8001c42:	6812      	ldr	r2, [r2, #0]
 8001c44:	b292      	uxth	r2, r2
 8001c46:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, (uint16_t ) Cmde_VitD);
 8001c48:	4b10      	ldr	r3, [pc, #64]	; (8001c8c <regulateur+0x294>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	3334      	adds	r3, #52	; 0x34
 8001c4e:	330c      	adds	r3, #12
 8001c50:	4a1e      	ldr	r2, [pc, #120]	; (8001ccc <regulateur+0x2d4>)
 8001c52:	6812      	ldr	r2, [r2, #0]
 8001c54:	b292      	uxth	r2, r2
 8001c56:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(DIR1_GPIO_Port, DIR1_Pin, (GPIO_PinState) DirD);
 8001c58:	4b1e      	ldr	r3, [pc, #120]	; (8001cd4 <regulateur+0x2dc>)
 8001c5a:	881b      	ldrh	r3, [r3, #0]
 8001c5c:	b2db      	uxtb	r3, r3
 8001c5e:	461a      	mov	r2, r3
 8001c60:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c64:	481c      	ldr	r0, [pc, #112]	; (8001cd8 <regulateur+0x2e0>)
 8001c66:	f002 fab1 	bl	80041cc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(DIR2_GPIO_Port, DIR2_Pin, (GPIO_PinState) DirG);
 8001c6a:	4b1c      	ldr	r3, [pc, #112]	; (8001cdc <regulateur+0x2e4>)
 8001c6c:	881b      	ldrh	r3, [r3, #0]
 8001c6e:	b2db      	uxtb	r3, r3
 8001c70:	461a      	mov	r2, r3
 8001c72:	2104      	movs	r1, #4
 8001c74:	4807      	ldr	r0, [pc, #28]	; (8001c94 <regulateur+0x29c>)
 8001c76:	f002 faa9 	bl	80041cc <HAL_GPIO_WritePin>
		break;
 8001c7a:	bf00      	nop
}
 8001c7c:	bf00      	nop
 8001c7e:	3710      	adds	r7, #16
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	20000272 	.word	0x20000272
 8001c88:	20000321 	.word	0x20000321
 8001c8c:	2000042c 	.word	0x2000042c
 8001c90:	40010800 	.word	0x40010800
 8001c94:	40010c00 	.word	0x40010c00
 8001c98:	20000214 	.word	0x20000214
 8001c9c:	2000035e 	.word	0x2000035e
 8001ca0:	20000312 	.word	0x20000312
 8001ca4:	20000358 	.word	0x20000358
 8001ca8:	20000314 	.word	0x20000314
 8001cac:	20000274 	.word	0x20000274
 8001cb0:	20000276 	.word	0x20000276
 8001cb4:	20000278 	.word	0x20000278
 8001cb8:	2000027a 	.word	0x2000027a
 8001cbc:	2000027c 	.word	0x2000027c
 8001cc0:	2000027e 	.word	0x2000027e
 8001cc4:	20000280 	.word	0x20000280
 8001cc8:	20000282 	.word	0x20000282
 8001ccc:	2000024c 	.word	0x2000024c
 8001cd0:	20000250 	.word	0x20000250
 8001cd4:	2000030a 	.word	0x2000030a
 8001cd8:	40011000 	.word	0x40011000
 8001cdc:	2000035a 	.word	0x2000035a

08001ce0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b084      	sub	sp, #16
 8001ce4:	af02      	add	r7, sp, #8
 8001ce6:	6078      	str	r0, [r7, #4]

	if (huart->Instance == USART3) {
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	4a81      	ldr	r2, [pc, #516]	; (8001ef4 <HAL_UART_RxCpltCallback+0x214>)
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	f040 80aa 	bne.w	8001e48 <HAL_UART_RxCpltCallback+0x168>

		switch (BLUE_RX) {
 8001cf4:	4b80      	ldr	r3, [pc, #512]	; (8001ef8 <HAL_UART_RxCpltCallback+0x218>)
 8001cf6:	781b      	ldrb	r3, [r3, #0]
 8001cf8:	3b42      	subs	r3, #66	; 0x42
 8001cfa:	2b33      	cmp	r3, #51	; 0x33
 8001cfc:	f200 809d 	bhi.w	8001e3a <HAL_UART_RxCpltCallback+0x15a>
 8001d00:	a201      	add	r2, pc, #4	; (adr r2, 8001d08 <HAL_UART_RxCpltCallback+0x28>)
 8001d02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d06:	bf00      	nop
 8001d08:	08001de7 	.word	0x08001de7
 8001d0c:	08001e3b 	.word	0x08001e3b
 8001d10:	08001e3b 	.word	0x08001e3b
 8001d14:	08001e3b 	.word	0x08001e3b
 8001d18:	08001dd9 	.word	0x08001dd9
 8001d1c:	08001e3b 	.word	0x08001e3b
 8001d20:	08001e3b 	.word	0x08001e3b
 8001d24:	08001e3b 	.word	0x08001e3b
 8001d28:	08001e3b 	.word	0x08001e3b
 8001d2c:	08001e3b 	.word	0x08001e3b
 8001d30:	08001df5 	.word	0x08001df5
 8001d34:	08001e3b 	.word	0x08001e3b
 8001d38:	08001e3b 	.word	0x08001e3b
 8001d3c:	08001e3b 	.word	0x08001e3b
 8001d40:	08001e3b 	.word	0x08001e3b
 8001d44:	08001e3b 	.word	0x08001e3b
 8001d48:	08001e03 	.word	0x08001e03
 8001d4c:	08001e3b 	.word	0x08001e3b
 8001d50:	08001e3b 	.word	0x08001e3b
 8001d54:	08001e1f 	.word	0x08001e1f
 8001d58:	08001e3b 	.word	0x08001e3b
 8001d5c:	08001e11 	.word	0x08001e11
 8001d60:	08001e3b 	.word	0x08001e3b
 8001d64:	08001e3b 	.word	0x08001e3b
 8001d68:	08001e3b 	.word	0x08001e3b
 8001d6c:	08001e3b 	.word	0x08001e3b
 8001d70:	08001e3b 	.word	0x08001e3b
 8001d74:	08001e3b 	.word	0x08001e3b
 8001d78:	08001e3b 	.word	0x08001e3b
 8001d7c:	08001e3b 	.word	0x08001e3b
 8001d80:	08001e3b 	.word	0x08001e3b
 8001d84:	08001e3b 	.word	0x08001e3b
 8001d88:	08001e3b 	.word	0x08001e3b
 8001d8c:	08001e3b 	.word	0x08001e3b
 8001d90:	08001e3b 	.word	0x08001e3b
 8001d94:	08001e3b 	.word	0x08001e3b
 8001d98:	08001e3b 	.word	0x08001e3b
 8001d9c:	08001e3b 	.word	0x08001e3b
 8001da0:	08001e3b 	.word	0x08001e3b
 8001da4:	08001e3b 	.word	0x08001e3b
 8001da8:	08001e3b 	.word	0x08001e3b
 8001dac:	08001e3b 	.word	0x08001e3b
 8001db0:	08001e3b 	.word	0x08001e3b
 8001db4:	08001e3b 	.word	0x08001e3b
 8001db8:	08001e3b 	.word	0x08001e3b
 8001dbc:	08001e3b 	.word	0x08001e3b
 8001dc0:	08001e3b 	.word	0x08001e3b
 8001dc4:	08001e3b 	.word	0x08001e3b
 8001dc8:	08001e3b 	.word	0x08001e3b
 8001dcc:	08001e3b 	.word	0x08001e3b
 8001dd0:	08001e3b 	.word	0x08001e3b
 8001dd4:	08001e2d 	.word	0x08001e2d
		case 'F': {
			CMDE = AVANT;
 8001dd8:	4b48      	ldr	r3, [pc, #288]	; (8001efc <HAL_UART_RxCpltCallback+0x21c>)
 8001dda:	2202      	movs	r2, #2
 8001ddc:	701a      	strb	r2, [r3, #0]
			New_CMDE = 1;
 8001dde:	4b48      	ldr	r3, [pc, #288]	; (8001f00 <HAL_UART_RxCpltCallback+0x220>)
 8001de0:	2201      	movs	r2, #1
 8001de2:	701a      	strb	r2, [r3, #0]
			break;
 8001de4:	e02a      	b.n	8001e3c <HAL_UART_RxCpltCallback+0x15c>
		}

		case 'B': {
			CMDE = ARRIERE;
 8001de6:	4b45      	ldr	r3, [pc, #276]	; (8001efc <HAL_UART_RxCpltCallback+0x21c>)
 8001de8:	2203      	movs	r2, #3
 8001dea:	701a      	strb	r2, [r3, #0]
			New_CMDE = 1;
 8001dec:	4b44      	ldr	r3, [pc, #272]	; (8001f00 <HAL_UART_RxCpltCallback+0x220>)
 8001dee:	2201      	movs	r2, #1
 8001df0:	701a      	strb	r2, [r3, #0]
			break;
 8001df2:	e023      	b.n	8001e3c <HAL_UART_RxCpltCallback+0x15c>
		}

		case 'L': {
			CMDE = GAUCHE;
 8001df4:	4b41      	ldr	r3, [pc, #260]	; (8001efc <HAL_UART_RxCpltCallback+0x21c>)
 8001df6:	2205      	movs	r2, #5
 8001df8:	701a      	strb	r2, [r3, #0]
			New_CMDE = 1;
 8001dfa:	4b41      	ldr	r3, [pc, #260]	; (8001f00 <HAL_UART_RxCpltCallback+0x220>)
 8001dfc:	2201      	movs	r2, #1
 8001dfe:	701a      	strb	r2, [r3, #0]
			break;
 8001e00:	e01c      	b.n	8001e3c <HAL_UART_RxCpltCallback+0x15c>
		}

		case 'R': {
			CMDE = DROITE;
 8001e02:	4b3e      	ldr	r3, [pc, #248]	; (8001efc <HAL_UART_RxCpltCallback+0x21c>)
 8001e04:	2204      	movs	r2, #4
 8001e06:	701a      	strb	r2, [r3, #0]
			New_CMDE = 1;
 8001e08:	4b3d      	ldr	r3, [pc, #244]	; (8001f00 <HAL_UART_RxCpltCallback+0x220>)
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	701a      	strb	r2, [r3, #0]
			break;
 8001e0e:	e015      	b.n	8001e3c <HAL_UART_RxCpltCallback+0x15c>
		}

		case 'W': {
			CMDE = PARK;
 8001e10:	4b3a      	ldr	r3, [pc, #232]	; (8001efc <HAL_UART_RxCpltCallback+0x21c>)
 8001e12:	2206      	movs	r2, #6
 8001e14:	701a      	strb	r2, [r3, #0]
			New_CMDE = 1;
 8001e16:	4b3a      	ldr	r3, [pc, #232]	; (8001f00 <HAL_UART_RxCpltCallback+0x220>)
 8001e18:	2201      	movs	r2, #1
 8001e1a:	701a      	strb	r2, [r3, #0]
			break;
 8001e1c:	e00e      	b.n	8001e3c <HAL_UART_RxCpltCallback+0x15c>
		}

		case 'U': {
			CMDE = ATTENTE_PARK;
 8001e1e:	4b37      	ldr	r3, [pc, #220]	; (8001efc <HAL_UART_RxCpltCallback+0x21c>)
 8001e20:	2208      	movs	r2, #8
 8001e22:	701a      	strb	r2, [r3, #0]
			New_CMDE = 1;
 8001e24:	4b36      	ldr	r3, [pc, #216]	; (8001f00 <HAL_UART_RxCpltCallback+0x220>)
 8001e26:	2201      	movs	r2, #1
 8001e28:	701a      	strb	r2, [r3, #0]
			break;
 8001e2a:	e007      	b.n	8001e3c <HAL_UART_RxCpltCallback+0x15c>
		}
		case 'u': {
			CMDE = ATTENTE_PARK;
 8001e2c:	4b33      	ldr	r3, [pc, #204]	; (8001efc <HAL_UART_RxCpltCallback+0x21c>)
 8001e2e:	2208      	movs	r2, #8
 8001e30:	701a      	strb	r2, [r3, #0]
			New_CMDE = 1;
 8001e32:	4b33      	ldr	r3, [pc, #204]	; (8001f00 <HAL_UART_RxCpltCallback+0x220>)
 8001e34:	2201      	movs	r2, #1
 8001e36:	701a      	strb	r2, [r3, #0]
			break;
 8001e38:	e000      	b.n	8001e3c <HAL_UART_RxCpltCallback+0x15c>
		case 'D': {
			// disconnect bluetooth
			break;
		}
		default:
			break;
 8001e3a:	bf00      	nop
		}

		HAL_UART_Receive_IT(&huart3, &BLUE_RX, 1);//arme la réception du caractère suivant
 8001e3c:	2201      	movs	r2, #1
 8001e3e:	492e      	ldr	r1, [pc, #184]	; (8001ef8 <HAL_UART_RxCpltCallback+0x218>)
 8001e40:	4830      	ldr	r0, [pc, #192]	; (8001f04 <HAL_UART_RxCpltCallback+0x224>)
 8001e42:	f004 fb10 	bl	8006466 <HAL_UART_Receive_IT>
		}

		memset(XBEE_RX, 0, sizeof(XBEE_RX));
		while (HAL_UART_Receive_IT(&huart1, (uint8_t *) XBEE_RX, 20) == HAL_BUSY);
	}
}
 8001e46:	e050      	b.n	8001eea <HAL_UART_RxCpltCallback+0x20a>
	} else if (huart->Instance == USART1) {
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4a2e      	ldr	r2, [pc, #184]	; (8001f08 <HAL_UART_RxCpltCallback+0x228>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d14b      	bne.n	8001eea <HAL_UART_RxCpltCallback+0x20a>
		switch (XBEE_RX[0]) {
 8001e52:	4b2e      	ldr	r3, [pc, #184]	; (8001f0c <HAL_UART_RxCpltCallback+0x22c>)
 8001e54:	781b      	ldrb	r3, [r3, #0]
 8001e56:	2b25      	cmp	r3, #37	; 0x25
 8001e58:	d030      	beq.n	8001ebc <HAL_UART_RxCpltCallback+0x1dc>
 8001e5a:	2b3a      	cmp	r3, #58	; 0x3a
 8001e5c:	d007      	beq.n	8001e6e <HAL_UART_RxCpltCallback+0x18e>
 8001e5e:	2b23      	cmp	r3, #35	; 0x23
 8001e60:	d000      	beq.n	8001e64 <HAL_UART_RxCpltCallback+0x184>
			break;
 8001e62:	e034      	b.n	8001ece <HAL_UART_RxCpltCallback+0x1ee>
			address_i = XBEE_RX[1];
 8001e64:	4b29      	ldr	r3, [pc, #164]	; (8001f0c <HAL_UART_RxCpltCallback+0x22c>)
 8001e66:	785a      	ldrb	r2, [r3, #1]
 8001e68:	4b29      	ldr	r3, [pc, #164]	; (8001f10 <HAL_UART_RxCpltCallback+0x230>)
 8001e6a:	701a      	strb	r2, [r3, #0]
			break;
 8001e6c:	e02f      	b.n	8001ece <HAL_UART_RxCpltCallback+0x1ee>
			switch (XBEE_RX[1]) {
 8001e6e:	4b27      	ldr	r3, [pc, #156]	; (8001f0c <HAL_UART_RxCpltCallback+0x22c>)
 8001e70:	785b      	ldrb	r3, [r3, #1]
 8001e72:	2b40      	cmp	r3, #64	; 0x40
 8001e74:	d002      	beq.n	8001e7c <HAL_UART_RxCpltCallback+0x19c>
 8001e76:	2b4d      	cmp	r3, #77	; 0x4d
 8001e78:	d00f      	beq.n	8001e9a <HAL_UART_RxCpltCallback+0x1ba>
				break;
 8001e7a:	e01e      	b.n	8001eba <HAL_UART_RxCpltCallback+0x1da>
				if (gstCmdeEtat == ATTENTE_PARK_STATE) {
 8001e7c:	4b25      	ldr	r3, [pc, #148]	; (8001f14 <HAL_UART_RxCpltCallback+0x234>)
 8001e7e:	781b      	ldrb	r3, [r3, #0]
 8001e80:	b2db      	uxtb	r3, r3
 8001e82:	2b10      	cmp	r3, #16
 8001e84:	d116      	bne.n	8001eb4 <HAL_UART_RxCpltCallback+0x1d4>
					snprintf(XBEE_TX, 3, "#%s", MON_ADRESSE);
 8001e86:	4b24      	ldr	r3, [pc, #144]	; (8001f18 <HAL_UART_RxCpltCallback+0x238>)
 8001e88:	4a24      	ldr	r2, [pc, #144]	; (8001f1c <HAL_UART_RxCpltCallback+0x23c>)
 8001e8a:	2103      	movs	r1, #3
 8001e8c:	4824      	ldr	r0, [pc, #144]	; (8001f20 <HAL_UART_RxCpltCallback+0x240>)
 8001e8e:	f004 fef9 	bl	8006c84 <sniprintf>
					printToXBEE(XBEE_TX);
 8001e92:	4823      	ldr	r0, [pc, #140]	; (8001f20 <HAL_UART_RxCpltCallback+0x240>)
 8001e94:	f000 f960 	bl	8002158 <printToXBEE>
				break;
 8001e98:	e00c      	b.n	8001eb4 <HAL_UART_RxCpltCallback+0x1d4>
				if (address_i == MON_ADRESSE[0]) {
 8001e9a:	224d      	movs	r2, #77	; 0x4d
 8001e9c:	4b1c      	ldr	r3, [pc, #112]	; (8001f10 <HAL_UART_RxCpltCallback+0x230>)
 8001e9e:	781b      	ldrb	r3, [r3, #0]
 8001ea0:	b2db      	uxtb	r3, r3
 8001ea2:	429a      	cmp	r2, r3
 8001ea4:	d108      	bne.n	8001eb8 <HAL_UART_RxCpltCallback+0x1d8>
					CMDE = MOV_PARK;
 8001ea6:	4b15      	ldr	r3, [pc, #84]	; (8001efc <HAL_UART_RxCpltCallback+0x21c>)
 8001ea8:	2207      	movs	r2, #7
 8001eaa:	701a      	strb	r2, [r3, #0]
					New_CMDE = 1;
 8001eac:	4b14      	ldr	r3, [pc, #80]	; (8001f00 <HAL_UART_RxCpltCallback+0x220>)
 8001eae:	2201      	movs	r2, #1
 8001eb0:	701a      	strb	r2, [r3, #0]
				break;
 8001eb2:	e001      	b.n	8001eb8 <HAL_UART_RxCpltCallback+0x1d8>
				break;
 8001eb4:	bf00      	nop
 8001eb6:	e00a      	b.n	8001ece <HAL_UART_RxCpltCallback+0x1ee>
				break;
 8001eb8:	bf00      	nop
			break;  // case ':'
 8001eba:	e008      	b.n	8001ece <HAL_UART_RxCpltCallback+0x1ee>
			sscanf((char *) XBEE_RX, "%%x%05iy%05iz%05i", &position_ref_i.x,
 8001ebc:	4b19      	ldr	r3, [pc, #100]	; (8001f24 <HAL_UART_RxCpltCallback+0x244>)
 8001ebe:	9300      	str	r3, [sp, #0]
 8001ec0:	4b19      	ldr	r3, [pc, #100]	; (8001f28 <HAL_UART_RxCpltCallback+0x248>)
 8001ec2:	4a1a      	ldr	r2, [pc, #104]	; (8001f2c <HAL_UART_RxCpltCallback+0x24c>)
 8001ec4:	491a      	ldr	r1, [pc, #104]	; (8001f30 <HAL_UART_RxCpltCallback+0x250>)
 8001ec6:	4811      	ldr	r0, [pc, #68]	; (8001f0c <HAL_UART_RxCpltCallback+0x22c>)
 8001ec8:	f004 ff10 	bl	8006cec <siscanf>
			break;
 8001ecc:	bf00      	nop
		memset(XBEE_RX, 0, sizeof(XBEE_RX));
 8001ece:	2214      	movs	r2, #20
 8001ed0:	2100      	movs	r1, #0
 8001ed2:	480e      	ldr	r0, [pc, #56]	; (8001f0c <HAL_UART_RxCpltCallback+0x22c>)
 8001ed4:	f004 fece 	bl	8006c74 <memset>
		while (HAL_UART_Receive_IT(&huart1, (uint8_t *) XBEE_RX, 20) == HAL_BUSY);
 8001ed8:	bf00      	nop
 8001eda:	2214      	movs	r2, #20
 8001edc:	490b      	ldr	r1, [pc, #44]	; (8001f0c <HAL_UART_RxCpltCallback+0x22c>)
 8001ede:	4815      	ldr	r0, [pc, #84]	; (8001f34 <HAL_UART_RxCpltCallback+0x254>)
 8001ee0:	f004 fac1 	bl	8006466 <HAL_UART_Receive_IT>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b02      	cmp	r3, #2
 8001ee8:	d0f7      	beq.n	8001eda <HAL_UART_RxCpltCallback+0x1fa>
}
 8001eea:	bf00      	nop
 8001eec:	3708      	adds	r7, #8
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	40004800 	.word	0x40004800
 8001ef8:	2000035c 	.word	0x2000035c
 8001efc:	20000308 	.word	0x20000308
 8001f00:	20000211 	.word	0x20000211
 8001f04:	2000046c 	.word	0x2000046c
 8001f08:	40013800 	.word	0x40013800
 8001f0c:	2000021c 	.word	0x2000021c
 8001f10:	20000362 	.word	0x20000362
 8001f14:	20000210 	.word	0x20000210
 8001f18:	08007f9c 	.word	0x08007f9c
 8001f1c:	08007f4c 	.word	0x08007f4c
 8001f20:	20000230 	.word	0x20000230
 8001f24:	20000014 	.word	0x20000014
 8001f28:	20000010 	.word	0x20000010
 8001f2c:	2000000c 	.word	0x2000000c
 8001f30:	08007f34 	.word	0x08007f34
 8001f34:	200004ac 	.word	0x200004ac

08001f38 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b082      	sub	sp, #8
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]

	Dist_ACS_3 = adc_buffer[0] - adc_buffer[5];
 8001f40:	4b13      	ldr	r3, [pc, #76]	; (8001f90 <HAL_ADC_ConvCpltCallback+0x58>)
 8001f42:	881a      	ldrh	r2, [r3, #0]
 8001f44:	4b12      	ldr	r3, [pc, #72]	; (8001f90 <HAL_ADC_ConvCpltCallback+0x58>)
 8001f46:	895b      	ldrh	r3, [r3, #10]
 8001f48:	1ad3      	subs	r3, r2, r3
 8001f4a:	b29a      	uxth	r2, r3
 8001f4c:	4b11      	ldr	r3, [pc, #68]	; (8001f94 <HAL_ADC_ConvCpltCallback+0x5c>)
 8001f4e:	801a      	strh	r2, [r3, #0]
	Dist_ACS_4 = adc_buffer[3] - adc_buffer[8];
 8001f50:	4b0f      	ldr	r3, [pc, #60]	; (8001f90 <HAL_ADC_ConvCpltCallback+0x58>)
 8001f52:	88da      	ldrh	r2, [r3, #6]
 8001f54:	4b0e      	ldr	r3, [pc, #56]	; (8001f90 <HAL_ADC_ConvCpltCallback+0x58>)
 8001f56:	8a1b      	ldrh	r3, [r3, #16]
 8001f58:	1ad3      	subs	r3, r2, r3
 8001f5a:	b29a      	uxth	r2, r3
 8001f5c:	4b0e      	ldr	r3, [pc, #56]	; (8001f98 <HAL_ADC_ConvCpltCallback+0x60>)
 8001f5e:	801a      	strh	r2, [r3, #0]
	Dist_ACS_1 = adc_buffer[1] - adc_buffer[6];
 8001f60:	4b0b      	ldr	r3, [pc, #44]	; (8001f90 <HAL_ADC_ConvCpltCallback+0x58>)
 8001f62:	885a      	ldrh	r2, [r3, #2]
 8001f64:	4b0a      	ldr	r3, [pc, #40]	; (8001f90 <HAL_ADC_ConvCpltCallback+0x58>)
 8001f66:	899b      	ldrh	r3, [r3, #12]
 8001f68:	1ad3      	subs	r3, r2, r3
 8001f6a:	b29a      	uxth	r2, r3
 8001f6c:	4b0b      	ldr	r3, [pc, #44]	; (8001f9c <HAL_ADC_ConvCpltCallback+0x64>)
 8001f6e:	801a      	strh	r2, [r3, #0]
	Dist_ACS_2 = adc_buffer[2] - adc_buffer[7];
 8001f70:	4b07      	ldr	r3, [pc, #28]	; (8001f90 <HAL_ADC_ConvCpltCallback+0x58>)
 8001f72:	889a      	ldrh	r2, [r3, #4]
 8001f74:	4b06      	ldr	r3, [pc, #24]	; (8001f90 <HAL_ADC_ConvCpltCallback+0x58>)
 8001f76:	89db      	ldrh	r3, [r3, #14]
 8001f78:	1ad3      	subs	r3, r2, r3
 8001f7a:	b29a      	uxth	r2, r3
 8001f7c:	4b08      	ldr	r3, [pc, #32]	; (8001fa0 <HAL_ADC_ConvCpltCallback+0x68>)
 8001f7e:	801a      	strh	r2, [r3, #0]
	HAL_ADC_Stop_DMA(hadc);
 8001f80:	6878      	ldr	r0, [r7, #4]
 8001f82:	f001 f883 	bl	800308c <HAL_ADC_Stop_DMA>
}
 8001f86:	bf00      	nop
 8001f88:	3708      	adds	r7, #8
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	20000344 	.word	0x20000344
 8001f94:	20000316 	.word	0x20000316
 8001f98:	20000360 	.word	0x20000360
 8001f9c:	20000368 	.word	0x20000368
 8001fa0:	2000031a 	.word	0x2000031a

08001fa4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef * htim) {
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b082      	sub	sp, #8
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
	static unsigned char cpt = 0;

	if (htim->Instance == TIM2) {
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fb4:	d162      	bne.n	800207c <HAL_TIM_PeriodElapsedCallback+0xd8>
		cpt++;
 8001fb6:	4b33      	ldr	r3, [pc, #204]	; (8002084 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001fb8:	781b      	ldrb	r3, [r3, #0]
 8001fba:	3301      	adds	r3, #1
 8001fbc:	b2da      	uxtb	r2, r3
 8001fbe:	4b31      	ldr	r3, [pc, #196]	; (8002084 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001fc0:	701a      	strb	r2, [r3, #0]
		Time++;
 8001fc2:	4b31      	ldr	r3, [pc, #196]	; (8002088 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	3301      	adds	r3, #1
 8001fc8:	4a2f      	ldr	r2, [pc, #188]	; (8002088 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001fca:	6013      	str	r3, [r2, #0]
		Tech++;
 8001fcc:	4b2f      	ldr	r3, [pc, #188]	; (800208c <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	3301      	adds	r3, #1
 8001fd2:	4a2e      	ldr	r2, [pc, #184]	; (800208c <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001fd4:	6013      	str	r3, [r2, #0]

		switch (cpt) {
 8001fd6:	4b2b      	ldr	r3, [pc, #172]	; (8002084 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001fd8:	781b      	ldrb	r3, [r3, #0]
 8001fda:	3b01      	subs	r3, #1
 8001fdc:	2b03      	cmp	r3, #3
 8001fde:	d849      	bhi.n	8002074 <HAL_TIM_PeriodElapsedCallback+0xd0>
 8001fe0:	a201      	add	r2, pc, #4	; (adr r2, 8001fe8 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001fe2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fe6:	bf00      	nop
 8001fe8:	08001ff9 	.word	0x08001ff9
 8001fec:	0800202b 	.word	0x0800202b
 8001ff0:	08002037 	.word	0x08002037
 8001ff4:	08002069 	.word	0x08002069
		case 1: {
			HAL_GPIO_WritePin(IR3_out_GPIO_Port, IR3_out_Pin, GPIO_PIN_SET);
 8001ff8:	2201      	movs	r2, #1
 8001ffa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ffe:	4824      	ldr	r0, [pc, #144]	; (8002090 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8002000:	f002 f8e4 	bl	80041cc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR4_out_GPIO_Port, IR4_out_Pin, GPIO_PIN_SET);
 8002004:	2201      	movs	r2, #1
 8002006:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800200a:	4822      	ldr	r0, [pc, #136]	; (8002094 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 800200c:	f002 f8de 	bl	80041cc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR1_out_GPIO_Port, IR1_out_Pin, GPIO_PIN_SET);
 8002010:	2201      	movs	r2, #1
 8002012:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002016:	481f      	ldr	r0, [pc, #124]	; (8002094 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8002018:	f002 f8d8 	bl	80041cc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR2_out_GPIO_Port, IR2_out_Pin, GPIO_PIN_SET);
 800201c:	2201      	movs	r2, #1
 800201e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002022:	481c      	ldr	r0, [pc, #112]	; (8002094 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8002024:	f002 f8d2 	bl	80041cc <HAL_GPIO_WritePin>
			break;
 8002028:	e028      	b.n	800207c <HAL_TIM_PeriodElapsedCallback+0xd8>
		}
		case 2: {
			HAL_ADC_Start_DMA(&hadc1, (uint32_t *) adc_buffer, 10);
 800202a:	220a      	movs	r2, #10
 800202c:	491a      	ldr	r1, [pc, #104]	; (8002098 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 800202e:	481b      	ldr	r0, [pc, #108]	; (800209c <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8002030:	f000 ff4e 	bl	8002ed0 <HAL_ADC_Start_DMA>
			break;
 8002034:	e022      	b.n	800207c <HAL_TIM_PeriodElapsedCallback+0xd8>
		}
		case 3: {
			HAL_GPIO_WritePin(IR3_out_GPIO_Port, IR3_out_Pin, GPIO_PIN_RESET);
 8002036:	2200      	movs	r2, #0
 8002038:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800203c:	4814      	ldr	r0, [pc, #80]	; (8002090 <HAL_TIM_PeriodElapsedCallback+0xec>)
 800203e:	f002 f8c5 	bl	80041cc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR4_out_GPIO_Port, IR4_out_Pin, GPIO_PIN_RESET);
 8002042:	2200      	movs	r2, #0
 8002044:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002048:	4812      	ldr	r0, [pc, #72]	; (8002094 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 800204a:	f002 f8bf 	bl	80041cc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR1_out_GPIO_Port, IR1_out_Pin, GPIO_PIN_RESET);
 800204e:	2200      	movs	r2, #0
 8002050:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002054:	480f      	ldr	r0, [pc, #60]	; (8002094 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8002056:	f002 f8b9 	bl	80041cc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR2_out_GPIO_Port, IR2_out_Pin, GPIO_PIN_RESET);
 800205a:	2200      	movs	r2, #0
 800205c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002060:	480c      	ldr	r0, [pc, #48]	; (8002094 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8002062:	f002 f8b3 	bl	80041cc <HAL_GPIO_WritePin>
			break;
 8002066:	e009      	b.n	800207c <HAL_TIM_PeriodElapsedCallback+0xd8>
		}
		case 4: {
			HAL_ADC_Start_DMA(&hadc1, (uint32_t *) adc_buffer, 10);
 8002068:	220a      	movs	r2, #10
 800206a:	490b      	ldr	r1, [pc, #44]	; (8002098 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 800206c:	480b      	ldr	r0, [pc, #44]	; (800209c <HAL_TIM_PeriodElapsedCallback+0xf8>)
 800206e:	f000 ff2f 	bl	8002ed0 <HAL_ADC_Start_DMA>
			break;
 8002072:	e003      	b.n	800207c <HAL_TIM_PeriodElapsedCallback+0xd8>
		}
		default:
			cpt = 0;
 8002074:	4b03      	ldr	r3, [pc, #12]	; (8002084 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8002076:	2200      	movs	r2, #0
 8002078:	701a      	strb	r2, [r3, #0]
		}
	}
}
 800207a:	e7ff      	b.n	800207c <HAL_TIM_PeriodElapsedCallback+0xd8>
 800207c:	bf00      	nop
 800207e:	3708      	adds	r7, #8
 8002080:	46bd      	mov	sp, r7
 8002082:	bd80      	pop	{r7, pc}
 8002084:	20000284 	.word	0x20000284
 8002088:	20000214 	.word	0x20000214
 800208c:	20000218 	.word	0x20000218
 8002090:	40010800 	.word	0x40010800
 8002094:	40010c00 	.word	0x40010c00
 8002098:	20000344 	.word	0x20000344
 800209c:	20000294 	.word	0x20000294

080020a0 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80020a0:	b480      	push	{r7}
 80020a2:	b083      	sub	sp, #12
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	4603      	mov	r3, r0
 80020a8:	80fb      	strh	r3, [r7, #6]

	static unsigned char TOGGLE = 0;

	if (TOGGLE)
 80020aa:	4b0c      	ldr	r3, [pc, #48]	; (80020dc <HAL_GPIO_EXTI_Callback+0x3c>)
 80020ac:	781b      	ldrb	r3, [r3, #0]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d003      	beq.n	80020ba <HAL_GPIO_EXTI_Callback+0x1a>
		CMDE = STOP;
 80020b2:	4b0b      	ldr	r3, [pc, #44]	; (80020e0 <HAL_GPIO_EXTI_Callback+0x40>)
 80020b4:	2201      	movs	r2, #1
 80020b6:	701a      	strb	r2, [r3, #0]
 80020b8:	e002      	b.n	80020c0 <HAL_GPIO_EXTI_Callback+0x20>
	else
		CMDE = START;
 80020ba:	4b09      	ldr	r3, [pc, #36]	; (80020e0 <HAL_GPIO_EXTI_Callback+0x40>)
 80020bc:	2200      	movs	r2, #0
 80020be:	701a      	strb	r2, [r3, #0]
	TOGGLE = ~TOGGLE;
 80020c0:	4b06      	ldr	r3, [pc, #24]	; (80020dc <HAL_GPIO_EXTI_Callback+0x3c>)
 80020c2:	781b      	ldrb	r3, [r3, #0]
 80020c4:	43db      	mvns	r3, r3
 80020c6:	b2da      	uxtb	r2, r3
 80020c8:	4b04      	ldr	r3, [pc, #16]	; (80020dc <HAL_GPIO_EXTI_Callback+0x3c>)
 80020ca:	701a      	strb	r2, [r3, #0]
	New_CMDE = 1;
 80020cc:	4b05      	ldr	r3, [pc, #20]	; (80020e4 <HAL_GPIO_EXTI_Callback+0x44>)
 80020ce:	2201      	movs	r2, #1
 80020d0:	701a      	strb	r2, [r3, #0]

}
 80020d2:	bf00      	nop
 80020d4:	370c      	adds	r7, #12
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bc80      	pop	{r7}
 80020da:	4770      	bx	lr
 80020dc:	20000285 	.word	0x20000285
 80020e0:	20000308 	.word	0x20000308
 80020e4:	20000211 	.word	0x20000211

080020e8 <HAL_ADC_LevelOutOfWindowCallback>:

void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc1) {
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b082      	sub	sp, #8
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 80020f0:	2201      	movs	r2, #1
 80020f2:	2120      	movs	r1, #32
 80020f4:	4803      	ldr	r0, [pc, #12]	; (8002104 <HAL_ADC_LevelOutOfWindowCallback+0x1c>)
 80020f6:	f002 f869 	bl	80041cc <HAL_GPIO_WritePin>
}
 80020fa:	bf00      	nop
 80020fc:	3708      	adds	r7, #8
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	40010800 	.word	0x40010800

08002108 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef* htim) {
 8002108:	b580      	push	{r7, lr}
 800210a:	b082      	sub	sp, #8
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM1) {
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a0d      	ldr	r2, [pc, #52]	; (800214c <HAL_TIM_IC_CaptureCallback+0x44>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d114      	bne.n	8002144 <HAL_TIM_IC_CaptureCallback+0x3c>
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	7f1b      	ldrb	r3, [r3, #28]
 800211e:	2b01      	cmp	r3, #1
 8002120:	d105      	bne.n	800212e <HAL_TIM_IC_CaptureCallback+0x26>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8002122:	2200      	movs	r2, #0
 8002124:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002128:	4809      	ldr	r0, [pc, #36]	; (8002150 <HAL_TIM_IC_CaptureCallback+0x48>)
 800212a:	f002 f84f 	bl	80041cc <HAL_GPIO_WritePin>
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	7f1b      	ldrb	r3, [r3, #28]
 8002132:	2b02      	cmp	r3, #2
 8002134:	d106      	bne.n	8002144 <HAL_TIM_IC_CaptureCallback+0x3c>
			Dist_mur = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8002136:	2104      	movs	r1, #4
 8002138:	6878      	ldr	r0, [r7, #4]
 800213a:	f003 fb1d 	bl	8005778 <HAL_TIM_ReadCapturedValue>
 800213e:	4602      	mov	r2, r0
 8002140:	4b04      	ldr	r3, [pc, #16]	; (8002154 <HAL_TIM_IC_CaptureCallback+0x4c>)
 8002142:	601a      	str	r2, [r3, #0]
	}
}
 8002144:	bf00      	nop
 8002146:	3708      	adds	r7, #8
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}
 800214c:	40012c00 	.word	0x40012c00
 8002150:	40010c00 	.word	0x40010c00
 8002154:	2000031c 	.word	0x2000031c

08002158 <printToXBEE>:

void printToXBEE(char out[]) {
 8002158:	b580      	push	{r7, lr}
 800215a:	b082      	sub	sp, #8
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *) out, strlen(out), 10);
 8002160:	6878      	ldr	r0, [r7, #4]
 8002162:	f7fd fff3 	bl	800014c <strlen>
 8002166:	4603      	mov	r3, r0
 8002168:	b29a      	uxth	r2, r3
 800216a:	230a      	movs	r3, #10
 800216c:	6879      	ldr	r1, [r7, #4]
 800216e:	4803      	ldr	r0, [pc, #12]	; (800217c <printToXBEE+0x24>)
 8002170:	f004 f8e1 	bl	8006336 <HAL_UART_Transmit>
}
 8002174:	bf00      	nop
 8002176:	3708      	adds	r7, #8
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}
 800217c:	200004ac 	.word	0x200004ac

08002180 <_Error_Handler>:
 * @brief  This function is executed in case of error occurrence.
 * @param  file: The file name as string.
 * @param  line: The line in file as a number.
 * @retval None
 */
void _Error_Handler(char *file, int line) {
 8002180:	b480      	push	{r7}
 8002182:	b083      	sub	sp, #12
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
 8002188:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	while (1) {
 800218a:	e7fe      	b.n	800218a <_Error_Handler+0xa>

0800218c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b082      	sub	sp, #8
 8002190:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002192:	4a25      	ldr	r2, [pc, #148]	; (8002228 <HAL_MspInit+0x9c>)
 8002194:	4b24      	ldr	r3, [pc, #144]	; (8002228 <HAL_MspInit+0x9c>)
 8002196:	699b      	ldr	r3, [r3, #24]
 8002198:	f043 0301 	orr.w	r3, r3, #1
 800219c:	6193      	str	r3, [r2, #24]
 800219e:	4b22      	ldr	r3, [pc, #136]	; (8002228 <HAL_MspInit+0x9c>)
 80021a0:	699b      	ldr	r3, [r3, #24]
 80021a2:	f003 0301 	and.w	r3, r3, #1
 80021a6:	603b      	str	r3, [r7, #0]
 80021a8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021aa:	2003      	movs	r0, #3
 80021ac:	f001 fb98 	bl	80038e0 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80021b0:	2200      	movs	r2, #0
 80021b2:	2100      	movs	r1, #0
 80021b4:	f06f 000b 	mvn.w	r0, #11
 80021b8:	f001 fb9d 	bl	80038f6 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80021bc:	2200      	movs	r2, #0
 80021be:	2100      	movs	r1, #0
 80021c0:	f06f 000a 	mvn.w	r0, #10
 80021c4:	f001 fb97 	bl	80038f6 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80021c8:	2200      	movs	r2, #0
 80021ca:	2100      	movs	r1, #0
 80021cc:	f06f 0009 	mvn.w	r0, #9
 80021d0:	f001 fb91 	bl	80038f6 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 80021d4:	2200      	movs	r2, #0
 80021d6:	2100      	movs	r1, #0
 80021d8:	f06f 0004 	mvn.w	r0, #4
 80021dc:	f001 fb8b 	bl	80038f6 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 80021e0:	2200      	movs	r2, #0
 80021e2:	2100      	movs	r1, #0
 80021e4:	f06f 0003 	mvn.w	r0, #3
 80021e8:	f001 fb85 	bl	80038f6 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80021ec:	2200      	movs	r2, #0
 80021ee:	2100      	movs	r1, #0
 80021f0:	f06f 0001 	mvn.w	r0, #1
 80021f4:	f001 fb7f 	bl	80038f6 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80021f8:	2200      	movs	r2, #0
 80021fa:	2100      	movs	r1, #0
 80021fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002200:	f001 fb79 	bl	80038f6 <HAL_NVIC_SetPriority>

    /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
    */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002204:	4b09      	ldr	r3, [pc, #36]	; (800222c <HAL_MspInit+0xa0>)
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	607b      	str	r3, [r7, #4]
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002210:	607b      	str	r3, [r7, #4]
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002218:	607b      	str	r3, [r7, #4]
 800221a:	4a04      	ldr	r2, [pc, #16]	; (800222c <HAL_MspInit+0xa0>)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002220:	bf00      	nop
 8002222:	3708      	adds	r7, #8
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}
 8002228:	40021000 	.word	0x40021000
 800222c:	40010000 	.word	0x40010000

08002230 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002234:	f000 fc94 	bl	8002b60 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8002238:	f001 fbb0 	bl	800399c <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800223c:	bf00      	nop
 800223e:	bd80      	pop	{r7, pc}

08002240 <DMA1_Channel1_IRQHandler>:

/**
* @brief This function handles DMA1 channel1 global interrupt.
*/
void DMA1_Channel1_IRQHandler(void)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002244:	4802      	ldr	r0, [pc, #8]	; (8002250 <DMA1_Channel1_IRQHandler+0x10>)
 8002246:	f001 fd23 	bl	8003c90 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800224a:	bf00      	nop
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	200002c4 	.word	0x200002c4

08002254 <ADC1_2_IRQHandler>:

/**
* @brief This function handles ADC1 and ADC2 global interrupts.
*/
void ADC1_2_IRQHandler(void)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002258:	4802      	ldr	r0, [pc, #8]	; (8002264 <ADC1_2_IRQHandler+0x10>)
 800225a:	f000 ff5c 	bl	8003116 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800225e:	bf00      	nop
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	20000294 	.word	0x20000294

08002268 <TIM1_CC_IRQHandler>:

/**
* @brief This function handles TIM1 capture compare interrupt.
*/
void TIM1_CC_IRQHandler(void)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800226c:	4802      	ldr	r0, [pc, #8]	; (8002278 <TIM1_CC_IRQHandler+0x10>)
 800226e:	f002 ff08 	bl	8005082 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8002272:	bf00      	nop
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	200003ec 	.word	0x200003ec

0800227c <TIM2_IRQHandler>:

/**
* @brief This function handles TIM2 global interrupt.
*/
void TIM2_IRQHandler(void)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002280:	4802      	ldr	r0, [pc, #8]	; (800228c <TIM2_IRQHandler+0x10>)
 8002282:	f002 fefe 	bl	8005082 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002286:	bf00      	nop
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	2000042c 	.word	0x2000042c

08002290 <USART1_IRQHandler>:

/**
* @brief This function handles USART1 global interrupt.
*/
void USART1_IRQHandler(void)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002294:	4802      	ldr	r0, [pc, #8]	; (80022a0 <USART1_IRQHandler+0x10>)
 8002296:	f004 f93b 	bl	8006510 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800229a:	bf00      	nop
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	200004ac 	.word	0x200004ac

080022a4 <USART3_IRQHandler>:

/**
* @brief This function handles USART3 global interrupt.
*/
void USART3_IRQHandler(void)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80022a8:	4802      	ldr	r0, [pc, #8]	; (80022b4 <USART3_IRQHandler+0x10>)
 80022aa:	f004 f931 	bl	8006510 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80022ae:	bf00      	nop
 80022b0:	bd80      	pop	{r7, pc}
 80022b2:	bf00      	nop
 80022b4:	2000046c 	.word	0x2000046c

080022b8 <EXTI15_10_IRQHandler>:

/**
* @brief This function handles EXTI line[15:10] interrupts.
*/
void EXTI15_10_IRQHandler(void)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80022bc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80022c0:	f001 ff9c 	bl	80041fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80022c4:	bf00      	nop
 80022c6:	bd80      	pop	{r7, pc}

080022c8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b09e      	sub	sp, #120	; 0x78
 80022cc:	af00      	add	r7, sp, #0
  TIM_IC_InitTypeDef sConfigIC;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig;

  htim1.Instance = TIM1;
 80022ce:	4b68      	ldr	r3, [pc, #416]	; (8002470 <MX_TIM1_Init+0x1a8>)
 80022d0:	4a68      	ldr	r2, [pc, #416]	; (8002474 <MX_TIM1_Init+0x1ac>)
 80022d2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 37;
 80022d4:	4b66      	ldr	r3, [pc, #408]	; (8002470 <MX_TIM1_Init+0x1a8>)
 80022d6:	2225      	movs	r2, #37	; 0x25
 80022d8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022da:	4b65      	ldr	r3, [pc, #404]	; (8002470 <MX_TIM1_Init+0x1a8>)
 80022dc:	2200      	movs	r2, #0
 80022de:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xFFFF;
 80022e0:	4b63      	ldr	r3, [pc, #396]	; (8002470 <MX_TIM1_Init+0x1a8>)
 80022e2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80022e6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022e8:	4b61      	ldr	r3, [pc, #388]	; (8002470 <MX_TIM1_Init+0x1a8>)
 80022ea:	2200      	movs	r2, #0
 80022ec:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80022ee:	4b60      	ldr	r3, [pc, #384]	; (8002470 <MX_TIM1_Init+0x1a8>)
 80022f0:	2200      	movs	r2, #0
 80022f2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80022f4:	4b5e      	ldr	r3, [pc, #376]	; (8002470 <MX_TIM1_Init+0x1a8>)
 80022f6:	2280      	movs	r2, #128	; 0x80
 80022f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80022fa:	485d      	ldr	r0, [pc, #372]	; (8002470 <MX_TIM1_Init+0x1a8>)
 80022fc:	f002 fc72 	bl	8004be4 <HAL_TIM_Base_Init>
 8002300:	4603      	mov	r3, r0
 8002302:	2b00      	cmp	r3, #0
 8002304:	d003      	beq.n	800230e <MX_TIM1_Init+0x46>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002306:	2149      	movs	r1, #73	; 0x49
 8002308:	485b      	ldr	r0, [pc, #364]	; (8002478 <MX_TIM1_Init+0x1b0>)
 800230a:	f7ff ff39 	bl	8002180 <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800230e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002312:	66bb      	str	r3, [r7, #104]	; 0x68
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002314:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002318:	4619      	mov	r1, r3
 800231a:	4855      	ldr	r0, [pc, #340]	; (8002470 <MX_TIM1_Init+0x1a8>)
 800231c:	f003 f91c 	bl	8005558 <HAL_TIM_ConfigClockSource>
 8002320:	4603      	mov	r3, r0
 8002322:	2b00      	cmp	r3, #0
 8002324:	d003      	beq.n	800232e <MX_TIM1_Init+0x66>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002326:	214f      	movs	r1, #79	; 0x4f
 8002328:	4853      	ldr	r0, [pc, #332]	; (8002478 <MX_TIM1_Init+0x1b0>)
 800232a:	f7ff ff29 	bl	8002180 <_Error_Handler>
  }

  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800232e:	4850      	ldr	r0, [pc, #320]	; (8002470 <MX_TIM1_Init+0x1a8>)
 8002330:	f002 fc9d 	bl	8004c6e <HAL_TIM_PWM_Init>
 8002334:	4603      	mov	r3, r0
 8002336:	2b00      	cmp	r3, #0
 8002338:	d003      	beq.n	8002342 <MX_TIM1_Init+0x7a>
  {
    _Error_Handler(__FILE__, __LINE__);
 800233a:	2154      	movs	r1, #84	; 0x54
 800233c:	484e      	ldr	r0, [pc, #312]	; (8002478 <MX_TIM1_Init+0x1b0>)
 800233e:	f7ff ff1f 	bl	8002180 <_Error_Handler>
  }

  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8002342:	484b      	ldr	r0, [pc, #300]	; (8002470 <MX_TIM1_Init+0x1a8>)
 8002344:	f002 fd3c 	bl	8004dc0 <HAL_TIM_IC_Init>
 8002348:	4603      	mov	r3, r0
 800234a:	2b00      	cmp	r3, #0
 800234c:	d003      	beq.n	8002356 <MX_TIM1_Init+0x8e>
  {
    _Error_Handler(__FILE__, __LINE__);
 800234e:	2159      	movs	r1, #89	; 0x59
 8002350:	4849      	ldr	r0, [pc, #292]	; (8002478 <MX_TIM1_Init+0x1b0>)
 8002352:	f7ff ff15 	bl	8002180 <_Error_Handler>
  }

  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8002356:	2304      	movs	r3, #4
 8002358:	657b      	str	r3, [r7, #84]	; 0x54
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 800235a:	2350      	movs	r3, #80	; 0x50
 800235c:	65bb      	str	r3, [r7, #88]	; 0x58
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800235e:	2300      	movs	r3, #0
 8002360:	65fb      	str	r3, [r7, #92]	; 0x5c
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 8002362:	2300      	movs	r3, #0
 8002364:	663b      	str	r3, [r7, #96]	; 0x60
  sSlaveConfig.TriggerFilter = 5;
 8002366:	2305      	movs	r3, #5
 8002368:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_SlaveConfigSynchronization(&htim1, &sSlaveConfig) != HAL_OK)
 800236a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800236e:	4619      	mov	r1, r3
 8002370:	483f      	ldr	r0, [pc, #252]	; (8002470 <MX_TIM1_Init+0x1a8>)
 8002372:	f003 f9cc 	bl	800570e <HAL_TIM_SlaveConfigSynchronization>
 8002376:	4603      	mov	r3, r0
 8002378:	2b00      	cmp	r3, #0
 800237a:	d003      	beq.n	8002384 <MX_TIM1_Init+0xbc>
  {
    _Error_Handler(__FILE__, __LINE__);
 800237c:	2163      	movs	r1, #99	; 0x63
 800237e:	483e      	ldr	r0, [pc, #248]	; (8002478 <MX_TIM1_Init+0x1b0>)
 8002380:	f7ff fefe 	bl	8002180 <_Error_Handler>
  }

  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002384:	2300      	movs	r3, #0
 8002386:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002388:	2301      	movs	r3, #1
 800238a:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800238c:	2300      	movs	r3, #0
 800238e:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigIC.ICFilter = 5;
 8002390:	2305      	movs	r3, #5
 8002392:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002394:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002398:	2200      	movs	r2, #0
 800239a:	4619      	mov	r1, r3
 800239c:	4834      	ldr	r0, [pc, #208]	; (8002470 <MX_TIM1_Init+0x1a8>)
 800239e:	f002 ff78 	bl	8005292 <HAL_TIM_IC_ConfigChannel>
 80023a2:	4603      	mov	r3, r0
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d003      	beq.n	80023b0 <MX_TIM1_Init+0xe8>
  {
    _Error_Handler(__FILE__, __LINE__);
 80023a8:	216c      	movs	r1, #108	; 0x6c
 80023aa:	4833      	ldr	r0, [pc, #204]	; (8002478 <MX_TIM1_Init+0x1b0>)
 80023ac:	f7ff fee8 	bl	8002180 <_Error_Handler>
  }

  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80023b0:	2302      	movs	r3, #2
 80023b2:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80023b4:	2302      	movs	r3, #2
 80023b6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80023b8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80023bc:	2204      	movs	r2, #4
 80023be:	4619      	mov	r1, r3
 80023c0:	482b      	ldr	r0, [pc, #172]	; (8002470 <MX_TIM1_Init+0x1a8>)
 80023c2:	f002 ff66 	bl	8005292 <HAL_TIM_IC_ConfigChannel>
 80023c6:	4603      	mov	r3, r0
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d003      	beq.n	80023d4 <MX_TIM1_Init+0x10c>
  {
    _Error_Handler(__FILE__, __LINE__);
 80023cc:	2173      	movs	r1, #115	; 0x73
 80023ce:	482a      	ldr	r0, [pc, #168]	; (8002478 <MX_TIM1_Init+0x1b0>)
 80023d0:	f7ff fed6 	bl	8002180 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023d4:	2300      	movs	r3, #0
 80023d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023d8:	2300      	movs	r3, #0
 80023da:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80023dc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80023e0:	4619      	mov	r1, r3
 80023e2:	4823      	ldr	r0, [pc, #140]	; (8002470 <MX_TIM1_Init+0x1a8>)
 80023e4:	f003 ff04 	bl	80061f0 <HAL_TIMEx_MasterConfigSynchronization>
 80023e8:	4603      	mov	r3, r0
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d003      	beq.n	80023f6 <MX_TIM1_Init+0x12e>
  {
    _Error_Handler(__FILE__, __LINE__);
 80023ee:	217a      	movs	r1, #122	; 0x7a
 80023f0:	4821      	ldr	r0, [pc, #132]	; (8002478 <MX_TIM1_Init+0x1b0>)
 80023f2:	f7ff fec5 	bl	8002180 <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80023f6:	2360      	movs	r3, #96	; 0x60
 80023f8:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 0;
 80023fa:	2300      	movs	r3, #0
 80023fc:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80023fe:	2300      	movs	r3, #0
 8002400:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002402:	2300      	movs	r3, #0
 8002404:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002406:	2300      	movs	r3, #0
 8002408:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800240a:	2300      	movs	r3, #0
 800240c:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800240e:	f107 0320 	add.w	r3, r7, #32
 8002412:	220c      	movs	r2, #12
 8002414:	4619      	mov	r1, r3
 8002416:	4816      	ldr	r0, [pc, #88]	; (8002470 <MX_TIM1_Init+0x1a8>)
 8002418:	f002 ffd8 	bl	80053cc <HAL_TIM_PWM_ConfigChannel>
 800241c:	4603      	mov	r3, r0
 800241e:	2b00      	cmp	r3, #0
 8002420:	d003      	beq.n	800242a <MX_TIM1_Init+0x162>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002422:	2185      	movs	r1, #133	; 0x85
 8002424:	4814      	ldr	r0, [pc, #80]	; (8002478 <MX_TIM1_Init+0x1b0>)
 8002426:	f7ff feab 	bl	8002180 <_Error_Handler>
  }

  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800242a:	2300      	movs	r3, #0
 800242c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800242e:	2300      	movs	r3, #0
 8002430:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002432:	2300      	movs	r3, #0
 8002434:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002436:	2300      	movs	r3, #0
 8002438:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800243a:	2300      	movs	r3, #0
 800243c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800243e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002442:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002444:	2300      	movs	r3, #0
 8002446:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002448:	1d3b      	adds	r3, r7, #4
 800244a:	4619      	mov	r1, r3
 800244c:	4808      	ldr	r0, [pc, #32]	; (8002470 <MX_TIM1_Init+0x1a8>)
 800244e:	f003 fe77 	bl	8006140 <HAL_TIMEx_ConfigBreakDeadTime>
 8002452:	4603      	mov	r3, r0
 8002454:	2b00      	cmp	r3, #0
 8002456:	d003      	beq.n	8002460 <MX_TIM1_Init+0x198>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002458:	2191      	movs	r1, #145	; 0x91
 800245a:	4807      	ldr	r0, [pc, #28]	; (8002478 <MX_TIM1_Init+0x1b0>)
 800245c:	f7ff fe90 	bl	8002180 <_Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim1);
 8002460:	4803      	ldr	r0, [pc, #12]	; (8002470 <MX_TIM1_Init+0x1a8>)
 8002462:	f000 f9d5 	bl	8002810 <HAL_TIM_MspPostInit>

}
 8002466:	bf00      	nop
 8002468:	3778      	adds	r7, #120	; 0x78
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	200003ec 	.word	0x200003ec
 8002474:	40012c00 	.word	0x40012c00
 8002478:	08007f50 	.word	0x08007f50

0800247c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b08e      	sub	sp, #56	; 0x38
 8002480:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;

  htim2.Instance = TIM2;
 8002482:	4b39      	ldr	r3, [pc, #228]	; (8002568 <MX_TIM2_Init+0xec>)
 8002484:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002488:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1;
 800248a:	4b37      	ldr	r3, [pc, #220]	; (8002568 <MX_TIM2_Init+0xec>)
 800248c:	2201      	movs	r2, #1
 800248e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002490:	4b35      	ldr	r3, [pc, #212]	; (8002568 <MX_TIM2_Init+0xec>)
 8002492:	2200      	movs	r2, #0
 8002494:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 64000;
 8002496:	4b34      	ldr	r3, [pc, #208]	; (8002568 <MX_TIM2_Init+0xec>)
 8002498:	f44f 427a 	mov.w	r2, #64000	; 0xfa00
 800249c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800249e:	4b32      	ldr	r3, [pc, #200]	; (8002568 <MX_TIM2_Init+0xec>)
 80024a0:	2200      	movs	r2, #0
 80024a2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024a4:	4b30      	ldr	r3, [pc, #192]	; (8002568 <MX_TIM2_Init+0xec>)
 80024a6:	2200      	movs	r2, #0
 80024a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80024aa:	482f      	ldr	r0, [pc, #188]	; (8002568 <MX_TIM2_Init+0xec>)
 80024ac:	f002 fb9a 	bl	8004be4 <HAL_TIM_Base_Init>
 80024b0:	4603      	mov	r3, r0
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d003      	beq.n	80024be <MX_TIM2_Init+0x42>
  {
    _Error_Handler(__FILE__, __LINE__);
 80024b6:	21a6      	movs	r1, #166	; 0xa6
 80024b8:	482c      	ldr	r0, [pc, #176]	; (800256c <MX_TIM2_Init+0xf0>)
 80024ba:	f7ff fe61 	bl	8002180 <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80024c2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80024c4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80024c8:	4619      	mov	r1, r3
 80024ca:	4827      	ldr	r0, [pc, #156]	; (8002568 <MX_TIM2_Init+0xec>)
 80024cc:	f003 f844 	bl	8005558 <HAL_TIM_ConfigClockSource>
 80024d0:	4603      	mov	r3, r0
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d003      	beq.n	80024de <MX_TIM2_Init+0x62>
  {
    _Error_Handler(__FILE__, __LINE__);
 80024d6:	21ac      	movs	r1, #172	; 0xac
 80024d8:	4824      	ldr	r0, [pc, #144]	; (800256c <MX_TIM2_Init+0xf0>)
 80024da:	f7ff fe51 	bl	8002180 <_Error_Handler>
  }

  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80024de:	4822      	ldr	r0, [pc, #136]	; (8002568 <MX_TIM2_Init+0xec>)
 80024e0:	f002 fbc5 	bl	8004c6e <HAL_TIM_PWM_Init>
 80024e4:	4603      	mov	r3, r0
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d003      	beq.n	80024f2 <MX_TIM2_Init+0x76>
  {
    _Error_Handler(__FILE__, __LINE__);
 80024ea:	21b1      	movs	r1, #177	; 0xb1
 80024ec:	481f      	ldr	r0, [pc, #124]	; (800256c <MX_TIM2_Init+0xf0>)
 80024ee:	f7ff fe47 	bl	8002180 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024f2:	2300      	movs	r3, #0
 80024f4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024f6:	2300      	movs	r3, #0
 80024f8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80024fa:	f107 0320 	add.w	r3, r7, #32
 80024fe:	4619      	mov	r1, r3
 8002500:	4819      	ldr	r0, [pc, #100]	; (8002568 <MX_TIM2_Init+0xec>)
 8002502:	f003 fe75 	bl	80061f0 <HAL_TIMEx_MasterConfigSynchronization>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d003      	beq.n	8002514 <MX_TIM2_Init+0x98>
  {
    _Error_Handler(__FILE__, __LINE__);
 800250c:	21b8      	movs	r1, #184	; 0xb8
 800250e:	4817      	ldr	r0, [pc, #92]	; (800256c <MX_TIM2_Init+0xf0>)
 8002510:	f7ff fe36 	bl	8002180 <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002514:	2360      	movs	r3, #96	; 0x60
 8002516:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002518:	2300      	movs	r3, #0
 800251a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800251c:	2300      	movs	r3, #0
 800251e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002520:	2300      	movs	r3, #0
 8002522:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002524:	1d3b      	adds	r3, r7, #4
 8002526:	2200      	movs	r2, #0
 8002528:	4619      	mov	r1, r3
 800252a:	480f      	ldr	r0, [pc, #60]	; (8002568 <MX_TIM2_Init+0xec>)
 800252c:	f002 ff4e 	bl	80053cc <HAL_TIM_PWM_ConfigChannel>
 8002530:	4603      	mov	r3, r0
 8002532:	2b00      	cmp	r3, #0
 8002534:	d003      	beq.n	800253e <MX_TIM2_Init+0xc2>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002536:	21c1      	movs	r1, #193	; 0xc1
 8002538:	480c      	ldr	r0, [pc, #48]	; (800256c <MX_TIM2_Init+0xf0>)
 800253a:	f7ff fe21 	bl	8002180 <_Error_Handler>
  }

  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800253e:	1d3b      	adds	r3, r7, #4
 8002540:	220c      	movs	r2, #12
 8002542:	4619      	mov	r1, r3
 8002544:	4808      	ldr	r0, [pc, #32]	; (8002568 <MX_TIM2_Init+0xec>)
 8002546:	f002 ff41 	bl	80053cc <HAL_TIM_PWM_ConfigChannel>
 800254a:	4603      	mov	r3, r0
 800254c:	2b00      	cmp	r3, #0
 800254e:	d003      	beq.n	8002558 <MX_TIM2_Init+0xdc>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002550:	21c6      	movs	r1, #198	; 0xc6
 8002552:	4806      	ldr	r0, [pc, #24]	; (800256c <MX_TIM2_Init+0xf0>)
 8002554:	f7ff fe14 	bl	8002180 <_Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim2);
 8002558:	4803      	ldr	r0, [pc, #12]	; (8002568 <MX_TIM2_Init+0xec>)
 800255a:	f000 f959 	bl	8002810 <HAL_TIM_MspPostInit>

}
 800255e:	bf00      	nop
 8002560:	3738      	adds	r7, #56	; 0x38
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	2000042c 	.word	0x2000042c
 800256c:	08007f50 	.word	0x08007f50

08002570 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b08c      	sub	sp, #48	; 0x30
 8002574:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim3.Instance = TIM3;
 8002576:	4b23      	ldr	r3, [pc, #140]	; (8002604 <MX_TIM3_Init+0x94>)
 8002578:	4a23      	ldr	r2, [pc, #140]	; (8002608 <MX_TIM3_Init+0x98>)
 800257a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800257c:	4b21      	ldr	r3, [pc, #132]	; (8002604 <MX_TIM3_Init+0x94>)
 800257e:	2200      	movs	r2, #0
 8002580:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002582:	4b20      	ldr	r3, [pc, #128]	; (8002604 <MX_TIM3_Init+0x94>)
 8002584:	2200      	movs	r2, #0
 8002586:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0xFFFF;
 8002588:	4b1e      	ldr	r3, [pc, #120]	; (8002604 <MX_TIM3_Init+0x94>)
 800258a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800258e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002590:	4b1c      	ldr	r3, [pc, #112]	; (8002604 <MX_TIM3_Init+0x94>)
 8002592:	2200      	movs	r2, #0
 8002594:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002596:	4b1b      	ldr	r3, [pc, #108]	; (8002604 <MX_TIM3_Init+0x94>)
 8002598:	2280      	movs	r2, #128	; 0x80
 800259a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800259c:	2303      	movs	r3, #3
 800259e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80025a0:	2300      	movs	r3, #0
 80025a2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80025a4:	2301      	movs	r3, #1
 80025a6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80025a8:	2300      	movs	r3, #0
 80025aa:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 8;
 80025ac:	2308      	movs	r3, #8
 80025ae:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80025b0:	2300      	movs	r3, #0
 80025b2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80025b4:	2301      	movs	r3, #1
 80025b6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80025b8:	2300      	movs	r3, #0
 80025ba:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 8;
 80025bc:	2308      	movs	r3, #8
 80025be:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80025c0:	f107 030c 	add.w	r3, r7, #12
 80025c4:	4619      	mov	r1, r3
 80025c6:	480f      	ldr	r0, [pc, #60]	; (8002604 <MX_TIM3_Init+0x94>)
 80025c8:	f002 fc8e 	bl	8004ee8 <HAL_TIM_Encoder_Init>
 80025cc:	4603      	mov	r3, r0
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d003      	beq.n	80025da <MX_TIM3_Init+0x6a>
  {
    _Error_Handler(__FILE__, __LINE__);
 80025d2:	21e3      	movs	r1, #227	; 0xe3
 80025d4:	480d      	ldr	r0, [pc, #52]	; (800260c <MX_TIM3_Init+0x9c>)
 80025d6:	f7ff fdd3 	bl	8002180 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025da:	2300      	movs	r3, #0
 80025dc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025de:	2300      	movs	r3, #0
 80025e0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80025e2:	1d3b      	adds	r3, r7, #4
 80025e4:	4619      	mov	r1, r3
 80025e6:	4807      	ldr	r0, [pc, #28]	; (8002604 <MX_TIM3_Init+0x94>)
 80025e8:	f003 fe02 	bl	80061f0 <HAL_TIMEx_MasterConfigSynchronization>
 80025ec:	4603      	mov	r3, r0
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d003      	beq.n	80025fa <MX_TIM3_Init+0x8a>
  {
    _Error_Handler(__FILE__, __LINE__);
 80025f2:	21ea      	movs	r1, #234	; 0xea
 80025f4:	4805      	ldr	r0, [pc, #20]	; (800260c <MX_TIM3_Init+0x9c>)
 80025f6:	f7ff fdc3 	bl	8002180 <_Error_Handler>
  }

}
 80025fa:	bf00      	nop
 80025fc:	3730      	adds	r7, #48	; 0x30
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	200003ac 	.word	0x200003ac
 8002608:	40000400 	.word	0x40000400
 800260c:	08007f50 	.word	0x08007f50

08002610 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b08c      	sub	sp, #48	; 0x30
 8002614:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim4.Instance = TIM4;
 8002616:	4b24      	ldr	r3, [pc, #144]	; (80026a8 <MX_TIM4_Init+0x98>)
 8002618:	4a24      	ldr	r2, [pc, #144]	; (80026ac <MX_TIM4_Init+0x9c>)
 800261a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800261c:	4b22      	ldr	r3, [pc, #136]	; (80026a8 <MX_TIM4_Init+0x98>)
 800261e:	2200      	movs	r2, #0
 8002620:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002622:	4b21      	ldr	r3, [pc, #132]	; (80026a8 <MX_TIM4_Init+0x98>)
 8002624:	2200      	movs	r2, #0
 8002626:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 0xFFFF;
 8002628:	4b1f      	ldr	r3, [pc, #124]	; (80026a8 <MX_TIM4_Init+0x98>)
 800262a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800262e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002630:	4b1d      	ldr	r3, [pc, #116]	; (80026a8 <MX_TIM4_Init+0x98>)
 8002632:	2200      	movs	r2, #0
 8002634:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002636:	4b1c      	ldr	r3, [pc, #112]	; (80026a8 <MX_TIM4_Init+0x98>)
 8002638:	2280      	movs	r2, #128	; 0x80
 800263a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800263c:	2303      	movs	r3, #3
 800263e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002640:	2300      	movs	r3, #0
 8002642:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002644:	2301      	movs	r3, #1
 8002646:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002648:	2300      	movs	r3, #0
 800264a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 8;
 800264c:	2308      	movs	r3, #8
 800264e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002650:	2300      	movs	r3, #0
 8002652:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002654:	2301      	movs	r3, #1
 8002656:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002658:	2300      	movs	r3, #0
 800265a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 8;
 800265c:	2308      	movs	r3, #8
 800265e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002660:	f107 030c 	add.w	r3, r7, #12
 8002664:	4619      	mov	r1, r3
 8002666:	4810      	ldr	r0, [pc, #64]	; (80026a8 <MX_TIM4_Init+0x98>)
 8002668:	f002 fc3e 	bl	8004ee8 <HAL_TIM_Encoder_Init>
 800266c:	4603      	mov	r3, r0
 800266e:	2b00      	cmp	r3, #0
 8002670:	d004      	beq.n	800267c <MX_TIM4_Init+0x6c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002672:	f240 1105 	movw	r1, #261	; 0x105
 8002676:	480e      	ldr	r0, [pc, #56]	; (80026b0 <MX_TIM4_Init+0xa0>)
 8002678:	f7ff fd82 	bl	8002180 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800267c:	2300      	movs	r3, #0
 800267e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002680:	2300      	movs	r3, #0
 8002682:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002684:	1d3b      	adds	r3, r7, #4
 8002686:	4619      	mov	r1, r3
 8002688:	4807      	ldr	r0, [pc, #28]	; (80026a8 <MX_TIM4_Init+0x98>)
 800268a:	f003 fdb1 	bl	80061f0 <HAL_TIMEx_MasterConfigSynchronization>
 800268e:	4603      	mov	r3, r0
 8002690:	2b00      	cmp	r3, #0
 8002692:	d004      	beq.n	800269e <MX_TIM4_Init+0x8e>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002694:	f44f 7186 	mov.w	r1, #268	; 0x10c
 8002698:	4805      	ldr	r0, [pc, #20]	; (80026b0 <MX_TIM4_Init+0xa0>)
 800269a:	f7ff fd71 	bl	8002180 <_Error_Handler>
  }

}
 800269e:	bf00      	nop
 80026a0:	3730      	adds	r7, #48	; 0x30
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	bf00      	nop
 80026a8:	2000036c 	.word	0x2000036c
 80026ac:	40000800 	.word	0x40000800
 80026b0:	08007f50 	.word	0x08007f50

080026b4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b088      	sub	sp, #32
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(tim_baseHandle->Instance==TIM1)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a20      	ldr	r2, [pc, #128]	; (8002744 <HAL_TIM_Base_MspInit+0x90>)
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d121      	bne.n	800270a <HAL_TIM_Base_MspInit+0x56>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80026c6:	4a20      	ldr	r2, [pc, #128]	; (8002748 <HAL_TIM_Base_MspInit+0x94>)
 80026c8:	4b1f      	ldr	r3, [pc, #124]	; (8002748 <HAL_TIM_Base_MspInit+0x94>)
 80026ca:	699b      	ldr	r3, [r3, #24]
 80026cc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80026d0:	6193      	str	r3, [r2, #24]
 80026d2:	4b1d      	ldr	r3, [pc, #116]	; (8002748 <HAL_TIM_Base_MspInit+0x94>)
 80026d4:	699b      	ldr	r3, [r3, #24]
 80026d6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80026da:	60fb      	str	r3, [r7, #12]
 80026dc:	68fb      	ldr	r3, [r7, #12]
  
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1 
    */
    GPIO_InitStruct.Pin = Echo_Sonar_Pin;
 80026de:	f44f 7380 	mov.w	r3, #256	; 0x100
 80026e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026e4:	2300      	movs	r3, #0
 80026e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e8:	2300      	movs	r3, #0
 80026ea:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(Echo_Sonar_GPIO_Port, &GPIO_InitStruct);
 80026ec:	f107 0310 	add.w	r3, r7, #16
 80026f0:	4619      	mov	r1, r3
 80026f2:	4816      	ldr	r0, [pc, #88]	; (800274c <HAL_TIM_Base_MspInit+0x98>)
 80026f4:	f001 fc0c 	bl	8003f10 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80026f8:	2200      	movs	r2, #0
 80026fa:	2100      	movs	r1, #0
 80026fc:	201b      	movs	r0, #27
 80026fe:	f001 f8fa 	bl	80038f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8002702:	201b      	movs	r0, #27
 8002704:	f001 f913 	bl	800392e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002708:	e018      	b.n	800273c <HAL_TIM_Base_MspInit+0x88>
  else if(tim_baseHandle->Instance==TIM2)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002712:	d113      	bne.n	800273c <HAL_TIM_Base_MspInit+0x88>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002714:	4a0c      	ldr	r2, [pc, #48]	; (8002748 <HAL_TIM_Base_MspInit+0x94>)
 8002716:	4b0c      	ldr	r3, [pc, #48]	; (8002748 <HAL_TIM_Base_MspInit+0x94>)
 8002718:	69db      	ldr	r3, [r3, #28]
 800271a:	f043 0301 	orr.w	r3, r3, #1
 800271e:	61d3      	str	r3, [r2, #28]
 8002720:	4b09      	ldr	r3, [pc, #36]	; (8002748 <HAL_TIM_Base_MspInit+0x94>)
 8002722:	69db      	ldr	r3, [r3, #28]
 8002724:	f003 0301 	and.w	r3, r3, #1
 8002728:	60bb      	str	r3, [r7, #8]
 800272a:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800272c:	2200      	movs	r2, #0
 800272e:	2100      	movs	r1, #0
 8002730:	201c      	movs	r0, #28
 8002732:	f001 f8e0 	bl	80038f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002736:	201c      	movs	r0, #28
 8002738:	f001 f8f9 	bl	800392e <HAL_NVIC_EnableIRQ>
}
 800273c:	bf00      	nop
 800273e:	3720      	adds	r7, #32
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}
 8002744:	40012c00 	.word	0x40012c00
 8002748:	40021000 	.word	0x40021000
 800274c:	40010800 	.word	0x40010800

08002750 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b08a      	sub	sp, #40	; 0x28
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(tim_encoderHandle->Instance==TIM3)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a27      	ldr	r2, [pc, #156]	; (80027fc <HAL_TIM_Encoder_MspInit+0xac>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d12a      	bne.n	80027b8 <HAL_TIM_Encoder_MspInit+0x68>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002762:	4a27      	ldr	r2, [pc, #156]	; (8002800 <HAL_TIM_Encoder_MspInit+0xb0>)
 8002764:	4b26      	ldr	r3, [pc, #152]	; (8002800 <HAL_TIM_Encoder_MspInit+0xb0>)
 8002766:	69db      	ldr	r3, [r3, #28]
 8002768:	f043 0302 	orr.w	r3, r3, #2
 800276c:	61d3      	str	r3, [r2, #28]
 800276e:	4b24      	ldr	r3, [pc, #144]	; (8002800 <HAL_TIM_Encoder_MspInit+0xb0>)
 8002770:	69db      	ldr	r3, [r3, #28]
 8002772:	f003 0302 	and.w	r3, r3, #2
 8002776:	613b      	str	r3, [r7, #16]
 8002778:	693b      	ldr	r3, [r7, #16]
  
    /**TIM3 GPIO Configuration    
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2 
    */
    GPIO_InitStruct.Pin = ENC1A_Pin|ENC1B_Pin;
 800277a:	2330      	movs	r3, #48	; 0x30
 800277c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800277e:	2300      	movs	r3, #0
 8002780:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002782:	2300      	movs	r3, #0
 8002784:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002786:	f107 0314 	add.w	r3, r7, #20
 800278a:	4619      	mov	r1, r3
 800278c:	481d      	ldr	r0, [pc, #116]	; (8002804 <HAL_TIM_Encoder_MspInit+0xb4>)
 800278e:	f001 fbbf 	bl	8003f10 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 8002792:	4b1d      	ldr	r3, [pc, #116]	; (8002808 <HAL_TIM_Encoder_MspInit+0xb8>)
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	627b      	str	r3, [r7, #36]	; 0x24
 8002798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800279a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800279e:	627b      	str	r3, [r7, #36]	; 0x24
 80027a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027a2:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80027a6:	627b      	str	r3, [r7, #36]	; 0x24
 80027a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027aa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80027ae:	627b      	str	r3, [r7, #36]	; 0x24
 80027b0:	4a15      	ldr	r2, [pc, #84]	; (8002808 <HAL_TIM_Encoder_MspInit+0xb8>)
 80027b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027b4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80027b6:	e01c      	b.n	80027f2 <HAL_TIM_Encoder_MspInit+0xa2>
  else if(tim_encoderHandle->Instance==TIM4)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4a13      	ldr	r2, [pc, #76]	; (800280c <HAL_TIM_Encoder_MspInit+0xbc>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d117      	bne.n	80027f2 <HAL_TIM_Encoder_MspInit+0xa2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80027c2:	4a0f      	ldr	r2, [pc, #60]	; (8002800 <HAL_TIM_Encoder_MspInit+0xb0>)
 80027c4:	4b0e      	ldr	r3, [pc, #56]	; (8002800 <HAL_TIM_Encoder_MspInit+0xb0>)
 80027c6:	69db      	ldr	r3, [r3, #28]
 80027c8:	f043 0304 	orr.w	r3, r3, #4
 80027cc:	61d3      	str	r3, [r2, #28]
 80027ce:	4b0c      	ldr	r3, [pc, #48]	; (8002800 <HAL_TIM_Encoder_MspInit+0xb0>)
 80027d0:	69db      	ldr	r3, [r3, #28]
 80027d2:	f003 0304 	and.w	r3, r3, #4
 80027d6:	60fb      	str	r3, [r7, #12]
 80027d8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENC2A_Pin|ENC2B_Pin;
 80027da:	23c0      	movs	r3, #192	; 0xc0
 80027dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027de:	2300      	movs	r3, #0
 80027e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027e2:	2300      	movs	r3, #0
 80027e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027e6:	f107 0314 	add.w	r3, r7, #20
 80027ea:	4619      	mov	r1, r3
 80027ec:	4805      	ldr	r0, [pc, #20]	; (8002804 <HAL_TIM_Encoder_MspInit+0xb4>)
 80027ee:	f001 fb8f 	bl	8003f10 <HAL_GPIO_Init>
}
 80027f2:	bf00      	nop
 80027f4:	3728      	adds	r7, #40	; 0x28
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}
 80027fa:	bf00      	nop
 80027fc:	40000400 	.word	0x40000400
 8002800:	40021000 	.word	0x40021000
 8002804:	40010c00 	.word	0x40010c00
 8002808:	40010000 	.word	0x40010000
 800280c:	40000800 	.word	0x40000800

08002810 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b088      	sub	sp, #32
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM1)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a22      	ldr	r2, [pc, #136]	; (80028a8 <HAL_TIM_MspPostInit+0x98>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d10d      	bne.n	800283e <HAL_TIM_MspPostInit+0x2e>

  /* USER CODE END TIM1_MspPostInit 0 */
    /**TIM1 GPIO Configuration    
    PA11     ------> TIM1_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002822:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002826:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002828:	2302      	movs	r3, #2
 800282a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800282c:	2302      	movs	r3, #2
 800282e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002830:	f107 030c 	add.w	r3, r7, #12
 8002834:	4619      	mov	r1, r3
 8002836:	481d      	ldr	r0, [pc, #116]	; (80028ac <HAL_TIM_MspPostInit+0x9c>)
 8002838:	f001 fb6a 	bl	8003f10 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800283c:	e030      	b.n	80028a0 <HAL_TIM_MspPostInit+0x90>
  else if(timHandle->Instance==TIM2)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002846:	d12b      	bne.n	80028a0 <HAL_TIM_MspPostInit+0x90>
    GPIO_InitStruct.Pin = PWMD_Pin;
 8002848:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800284c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800284e:	2302      	movs	r3, #2
 8002850:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002852:	2302      	movs	r3, #2
 8002854:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(PWMD_GPIO_Port, &GPIO_InitStruct);
 8002856:	f107 030c 	add.w	r3, r7, #12
 800285a:	4619      	mov	r1, r3
 800285c:	4814      	ldr	r0, [pc, #80]	; (80028b0 <HAL_TIM_MspPostInit+0xa0>)
 800285e:	f001 fb57 	bl	8003f10 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = PWMG_Pin;
 8002862:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002866:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002868:	2302      	movs	r3, #2
 800286a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800286c:	2302      	movs	r3, #2
 800286e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(PWMG_GPIO_Port, &GPIO_InitStruct);
 8002870:	f107 030c 	add.w	r3, r7, #12
 8002874:	4619      	mov	r1, r3
 8002876:	480d      	ldr	r0, [pc, #52]	; (80028ac <HAL_TIM_MspPostInit+0x9c>)
 8002878:	f001 fb4a 	bl	8003f10 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM2_ENABLE();
 800287c:	4b0d      	ldr	r3, [pc, #52]	; (80028b4 <HAL_TIM_MspPostInit+0xa4>)
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	61fb      	str	r3, [r7, #28]
 8002882:	69fb      	ldr	r3, [r7, #28]
 8002884:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002888:	61fb      	str	r3, [r7, #28]
 800288a:	69fb      	ldr	r3, [r7, #28]
 800288c:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002890:	61fb      	str	r3, [r7, #28]
 8002892:	69fb      	ldr	r3, [r7, #28]
 8002894:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8002898:	61fb      	str	r3, [r7, #28]
 800289a:	4a06      	ldr	r2, [pc, #24]	; (80028b4 <HAL_TIM_MspPostInit+0xa4>)
 800289c:	69fb      	ldr	r3, [r7, #28]
 800289e:	6053      	str	r3, [r2, #4]
}
 80028a0:	bf00      	nop
 80028a2:	3720      	adds	r7, #32
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bd80      	pop	{r7, pc}
 80028a8:	40012c00 	.word	0x40012c00
 80028ac:	40010800 	.word	0x40010800
 80028b0:	40010c00 	.word	0x40010c00
 80028b4:	40010000 	.word	0x40010000

080028b8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 80028bc:	4b12      	ldr	r3, [pc, #72]	; (8002908 <MX_USART1_UART_Init+0x50>)
 80028be:	4a13      	ldr	r2, [pc, #76]	; (800290c <MX_USART1_UART_Init+0x54>)
 80028c0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80028c2:	4b11      	ldr	r3, [pc, #68]	; (8002908 <MX_USART1_UART_Init+0x50>)
 80028c4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80028c8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80028ca:	4b0f      	ldr	r3, [pc, #60]	; (8002908 <MX_USART1_UART_Init+0x50>)
 80028cc:	2200      	movs	r2, #0
 80028ce:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80028d0:	4b0d      	ldr	r3, [pc, #52]	; (8002908 <MX_USART1_UART_Init+0x50>)
 80028d2:	2200      	movs	r2, #0
 80028d4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80028d6:	4b0c      	ldr	r3, [pc, #48]	; (8002908 <MX_USART1_UART_Init+0x50>)
 80028d8:	2200      	movs	r2, #0
 80028da:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80028dc:	4b0a      	ldr	r3, [pc, #40]	; (8002908 <MX_USART1_UART_Init+0x50>)
 80028de:	220c      	movs	r2, #12
 80028e0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028e2:	4b09      	ldr	r3, [pc, #36]	; (8002908 <MX_USART1_UART_Init+0x50>)
 80028e4:	2200      	movs	r2, #0
 80028e6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80028e8:	4b07      	ldr	r3, [pc, #28]	; (8002908 <MX_USART1_UART_Init+0x50>)
 80028ea:	2200      	movs	r2, #0
 80028ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80028ee:	4806      	ldr	r0, [pc, #24]	; (8002908 <MX_USART1_UART_Init+0x50>)
 80028f0:	f003 fcd4 	bl	800629c <HAL_UART_Init>
 80028f4:	4603      	mov	r3, r0
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d003      	beq.n	8002902 <MX_USART1_UART_Init+0x4a>
  {
    _Error_Handler(__FILE__, __LINE__);
 80028fa:	2143      	movs	r1, #67	; 0x43
 80028fc:	4804      	ldr	r0, [pc, #16]	; (8002910 <MX_USART1_UART_Init+0x58>)
 80028fe:	f7ff fc3f 	bl	8002180 <_Error_Handler>
  }

}
 8002902:	bf00      	nop
 8002904:	bd80      	pop	{r7, pc}
 8002906:	bf00      	nop
 8002908:	200004ac 	.word	0x200004ac
 800290c:	40013800 	.word	0x40013800
 8002910:	08007f64 	.word	0x08007f64

08002914 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8002918:	4b12      	ldr	r3, [pc, #72]	; (8002964 <MX_USART3_UART_Init+0x50>)
 800291a:	4a13      	ldr	r2, [pc, #76]	; (8002968 <MX_USART3_UART_Init+0x54>)
 800291c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 800291e:	4b11      	ldr	r3, [pc, #68]	; (8002964 <MX_USART3_UART_Init+0x50>)
 8002920:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002924:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002926:	4b0f      	ldr	r3, [pc, #60]	; (8002964 <MX_USART3_UART_Init+0x50>)
 8002928:	2200      	movs	r2, #0
 800292a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800292c:	4b0d      	ldr	r3, [pc, #52]	; (8002964 <MX_USART3_UART_Init+0x50>)
 800292e:	2200      	movs	r2, #0
 8002930:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002932:	4b0c      	ldr	r3, [pc, #48]	; (8002964 <MX_USART3_UART_Init+0x50>)
 8002934:	2200      	movs	r2, #0
 8002936:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002938:	4b0a      	ldr	r3, [pc, #40]	; (8002964 <MX_USART3_UART_Init+0x50>)
 800293a:	220c      	movs	r2, #12
 800293c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800293e:	4b09      	ldr	r3, [pc, #36]	; (8002964 <MX_USART3_UART_Init+0x50>)
 8002940:	2200      	movs	r2, #0
 8002942:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002944:	4b07      	ldr	r3, [pc, #28]	; (8002964 <MX_USART3_UART_Init+0x50>)
 8002946:	2200      	movs	r2, #0
 8002948:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800294a:	4806      	ldr	r0, [pc, #24]	; (8002964 <MX_USART3_UART_Init+0x50>)
 800294c:	f003 fca6 	bl	800629c <HAL_UART_Init>
 8002950:	4603      	mov	r3, r0
 8002952:	2b00      	cmp	r3, #0
 8002954:	d003      	beq.n	800295e <MX_USART3_UART_Init+0x4a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002956:	2156      	movs	r1, #86	; 0x56
 8002958:	4804      	ldr	r0, [pc, #16]	; (800296c <MX_USART3_UART_Init+0x58>)
 800295a:	f7ff fc11 	bl	8002180 <_Error_Handler>
  }

}
 800295e:	bf00      	nop
 8002960:	bd80      	pop	{r7, pc}
 8002962:	bf00      	nop
 8002964:	2000046c 	.word	0x2000046c
 8002968:	40004800 	.word	0x40004800
 800296c:	08007f64 	.word	0x08007f64

08002970 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b08a      	sub	sp, #40	; 0x28
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART1)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4a35      	ldr	r2, [pc, #212]	; (8002a54 <HAL_UART_MspInit+0xe4>)
 800297e:	4293      	cmp	r3, r2
 8002980:	d126      	bne.n	80029d0 <HAL_UART_MspInit+0x60>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002982:	4a35      	ldr	r2, [pc, #212]	; (8002a58 <HAL_UART_MspInit+0xe8>)
 8002984:	4b34      	ldr	r3, [pc, #208]	; (8002a58 <HAL_UART_MspInit+0xe8>)
 8002986:	699b      	ldr	r3, [r3, #24]
 8002988:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800298c:	6193      	str	r3, [r2, #24]
 800298e:	4b32      	ldr	r3, [pc, #200]	; (8002a58 <HAL_UART_MspInit+0xe8>)
 8002990:	699b      	ldr	r3, [r3, #24]
 8002992:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002996:	613b      	str	r3, [r7, #16]
 8002998:	693b      	ldr	r3, [r7, #16]
  
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800299a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800299e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029a0:	2302      	movs	r3, #2
 80029a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80029a4:	2303      	movs	r3, #3
 80029a6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029a8:	f107 0314 	add.w	r3, r7, #20
 80029ac:	4619      	mov	r1, r3
 80029ae:	482b      	ldr	r0, [pc, #172]	; (8002a5c <HAL_UART_MspInit+0xec>)
 80029b0:	f001 faae 	bl	8003f10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80029b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80029b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029ba:	2300      	movs	r3, #0
 80029bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029be:	2300      	movs	r3, #0
 80029c0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029c2:	f107 0314 	add.w	r3, r7, #20
 80029c6:	4619      	mov	r1, r3
 80029c8:	4824      	ldr	r0, [pc, #144]	; (8002a5c <HAL_UART_MspInit+0xec>)
 80029ca:	f001 faa1 	bl	8003f10 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80029ce:	e03c      	b.n	8002a4a <HAL_UART_MspInit+0xda>
  else if(uartHandle->Instance==USART3)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a22      	ldr	r2, [pc, #136]	; (8002a60 <HAL_UART_MspInit+0xf0>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d137      	bne.n	8002a4a <HAL_UART_MspInit+0xda>
    __HAL_RCC_USART3_CLK_ENABLE();
 80029da:	4a1f      	ldr	r2, [pc, #124]	; (8002a58 <HAL_UART_MspInit+0xe8>)
 80029dc:	4b1e      	ldr	r3, [pc, #120]	; (8002a58 <HAL_UART_MspInit+0xe8>)
 80029de:	69db      	ldr	r3, [r3, #28]
 80029e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80029e4:	61d3      	str	r3, [r2, #28]
 80029e6:	4b1c      	ldr	r3, [pc, #112]	; (8002a58 <HAL_UART_MspInit+0xe8>)
 80029e8:	69db      	ldr	r3, [r3, #28]
 80029ea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80029ee:	60fb      	str	r3, [r7, #12]
 80029f0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = BLE_RX_Pin;
 80029f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80029f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029f8:	2302      	movs	r3, #2
 80029fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80029fc:	2303      	movs	r3, #3
 80029fe:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(BLE_RX_GPIO_Port, &GPIO_InitStruct);
 8002a00:	f107 0314 	add.w	r3, r7, #20
 8002a04:	4619      	mov	r1, r3
 8002a06:	4817      	ldr	r0, [pc, #92]	; (8002a64 <HAL_UART_MspInit+0xf4>)
 8002a08:	f001 fa82 	bl	8003f10 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = BLE_TX_Pin;
 8002a0c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002a10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a12:	2300      	movs	r3, #0
 8002a14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a16:	2300      	movs	r3, #0
 8002a18:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(BLE_TX_GPIO_Port, &GPIO_InitStruct);
 8002a1a:	f107 0314 	add.w	r3, r7, #20
 8002a1e:	4619      	mov	r1, r3
 8002a20:	4810      	ldr	r0, [pc, #64]	; (8002a64 <HAL_UART_MspInit+0xf4>)
 8002a22:	f001 fa75 	bl	8003f10 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_USART3_PARTIAL();
 8002a26:	4b10      	ldr	r3, [pc, #64]	; (8002a68 <HAL_UART_MspInit+0xf8>)
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	627b      	str	r3, [r7, #36]	; 0x24
 8002a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a2e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002a32:	627b      	str	r3, [r7, #36]	; 0x24
 8002a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a36:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002a3a:	627b      	str	r3, [r7, #36]	; 0x24
 8002a3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a3e:	f043 0310 	orr.w	r3, r3, #16
 8002a42:	627b      	str	r3, [r7, #36]	; 0x24
 8002a44:	4a08      	ldr	r2, [pc, #32]	; (8002a68 <HAL_UART_MspInit+0xf8>)
 8002a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a48:	6053      	str	r3, [r2, #4]
}
 8002a4a:	bf00      	nop
 8002a4c:	3728      	adds	r7, #40	; 0x28
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	bf00      	nop
 8002a54:	40013800 	.word	0x40013800
 8002a58:	40021000 	.word	0x40021000
 8002a5c:	40010800 	.word	0x40010800
 8002a60:	40004800 	.word	0x40004800
 8002a64:	40011000 	.word	0x40011000
 8002a68:	40010000 	.word	0x40010000

08002a6c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8002a70:	4a15      	ldr	r2, [pc, #84]	; (8002ac8 <SystemInit+0x5c>)
 8002a72:	4b15      	ldr	r3, [pc, #84]	; (8002ac8 <SystemInit+0x5c>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f043 0301 	orr.w	r3, r3, #1
 8002a7a:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8002a7c:	4912      	ldr	r1, [pc, #72]	; (8002ac8 <SystemInit+0x5c>)
 8002a7e:	4b12      	ldr	r3, [pc, #72]	; (8002ac8 <SystemInit+0x5c>)
 8002a80:	685a      	ldr	r2, [r3, #4]
 8002a82:	4b12      	ldr	r3, [pc, #72]	; (8002acc <SystemInit+0x60>)
 8002a84:	4013      	ands	r3, r2
 8002a86:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8002a88:	4a0f      	ldr	r2, [pc, #60]	; (8002ac8 <SystemInit+0x5c>)
 8002a8a:	4b0f      	ldr	r3, [pc, #60]	; (8002ac8 <SystemInit+0x5c>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002a92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a96:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002a98:	4a0b      	ldr	r2, [pc, #44]	; (8002ac8 <SystemInit+0x5c>)
 8002a9a:	4b0b      	ldr	r3, [pc, #44]	; (8002ac8 <SystemInit+0x5c>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002aa2:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002aa4:	4a08      	ldr	r2, [pc, #32]	; (8002ac8 <SystemInit+0x5c>)
 8002aa6:	4b08      	ldr	r3, [pc, #32]	; (8002ac8 <SystemInit+0x5c>)
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8002aae:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8002ab0:	4b05      	ldr	r3, [pc, #20]	; (8002ac8 <SystemInit+0x5c>)
 8002ab2:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8002ab6:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002ab8:	4b05      	ldr	r3, [pc, #20]	; (8002ad0 <SystemInit+0x64>)
 8002aba:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002abe:	609a      	str	r2, [r3, #8]
#endif 
}
 8002ac0:	bf00      	nop
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bc80      	pop	{r7}
 8002ac6:	4770      	bx	lr
 8002ac8:	40021000 	.word	0x40021000
 8002acc:	f8ff0000 	.word	0xf8ff0000
 8002ad0:	e000ed00 	.word	0xe000ed00

08002ad4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002ad8:	4a08      	ldr	r2, [pc, #32]	; (8002afc <HAL_Init+0x28>)
 8002ada:	4b08      	ldr	r3, [pc, #32]	; (8002afc <HAL_Init+0x28>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f043 0310 	orr.w	r3, r3, #16
 8002ae2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ae4:	2003      	movs	r0, #3
 8002ae6:	f000 fefb 	bl	80038e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002aea:	2000      	movs	r0, #0
 8002aec:	f000 f808 	bl	8002b00 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002af0:	f7ff fb4c 	bl	800218c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002af4:	2300      	movs	r3, #0
}
 8002af6:	4618      	mov	r0, r3
 8002af8:	bd80      	pop	{r7, pc}
 8002afa:	bf00      	nop
 8002afc:	40022000 	.word	0x40022000

08002b00 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b082      	sub	sp, #8
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002b08:	4b12      	ldr	r3, [pc, #72]	; (8002b54 <HAL_InitTick+0x54>)
 8002b0a:	681a      	ldr	r2, [r3, #0]
 8002b0c:	4b12      	ldr	r3, [pc, #72]	; (8002b58 <HAL_InitTick+0x58>)
 8002b0e:	781b      	ldrb	r3, [r3, #0]
 8002b10:	4619      	mov	r1, r3
 8002b12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b16:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f000 ff13 	bl	800394a <HAL_SYSTICK_Config>
 8002b24:	4603      	mov	r3, r0
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d001      	beq.n	8002b2e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	e00e      	b.n	8002b4c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2b0f      	cmp	r3, #15
 8002b32:	d80a      	bhi.n	8002b4a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b34:	2200      	movs	r2, #0
 8002b36:	6879      	ldr	r1, [r7, #4]
 8002b38:	f04f 30ff 	mov.w	r0, #4294967295
 8002b3c:	f000 fedb 	bl	80038f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b40:	4a06      	ldr	r2, [pc, #24]	; (8002b5c <HAL_InitTick+0x5c>)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002b46:	2300      	movs	r3, #0
 8002b48:	e000      	b.n	8002b4c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002b4a:	2301      	movs	r3, #1
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	3708      	adds	r7, #8
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bd80      	pop	{r7, pc}
 8002b54:	20000018 	.word	0x20000018
 8002b58:	20000020 	.word	0x20000020
 8002b5c:	2000001c 	.word	0x2000001c

08002b60 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b60:	b480      	push	{r7}
 8002b62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b64:	4b05      	ldr	r3, [pc, #20]	; (8002b7c <HAL_IncTick+0x1c>)
 8002b66:	781b      	ldrb	r3, [r3, #0]
 8002b68:	461a      	mov	r2, r3
 8002b6a:	4b05      	ldr	r3, [pc, #20]	; (8002b80 <HAL_IncTick+0x20>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4413      	add	r3, r2
 8002b70:	4a03      	ldr	r2, [pc, #12]	; (8002b80 <HAL_IncTick+0x20>)
 8002b72:	6013      	str	r3, [r2, #0]
}
 8002b74:	bf00      	nop
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bc80      	pop	{r7}
 8002b7a:	4770      	bx	lr
 8002b7c:	20000020 	.word	0x20000020
 8002b80:	200004ec 	.word	0x200004ec

08002b84 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b84:	b480      	push	{r7}
 8002b86:	af00      	add	r7, sp, #0
  return uwTick;
 8002b88:	4b02      	ldr	r3, [pc, #8]	; (8002b94 <HAL_GetTick+0x10>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bc80      	pop	{r7}
 8002b92:	4770      	bx	lr
 8002b94:	200004ec 	.word	0x200004ec

08002b98 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8002b9c:	4a04      	ldr	r2, [pc, #16]	; (8002bb0 <HAL_SuspendTick+0x18>)
 8002b9e:	4b04      	ldr	r3, [pc, #16]	; (8002bb0 <HAL_SuspendTick+0x18>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f023 0302 	bic.w	r3, r3, #2
 8002ba6:	6013      	str	r3, [r2, #0]
}
 8002ba8:	bf00      	nop
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bc80      	pop	{r7}
 8002bae:	4770      	bx	lr
 8002bb0:	e000e010 	.word	0xe000e010

08002bb4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b086      	sub	sp, #24
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d101      	bne.n	8002bd6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e0be      	b.n	8002d54 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	689b      	ldr	r3, [r3, #8]
 8002bda:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d109      	bne.n	8002bf8 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2200      	movs	r2, #0
 8002be8:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2200      	movs	r2, #0
 8002bee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002bf2:	6878      	ldr	r0, [r7, #4]
 8002bf4:	f7fd fb74 	bl	80002e0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002bf8:	6878      	ldr	r0, [r7, #4]
 8002bfa:	f000 fd01 	bl	8003600 <ADC_ConversionStop_Disable>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c06:	f003 0310 	and.w	r3, r3, #16
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	f040 8099 	bne.w	8002d42 <HAL_ADC_Init+0x18e>
 8002c10:	7dfb      	ldrb	r3, [r7, #23]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	f040 8095 	bne.w	8002d42 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c1c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002c20:	f023 0302 	bic.w	r3, r3, #2
 8002c24:	f043 0202 	orr.w	r2, r3, #2
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8002c34:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	68db      	ldr	r3, [r3, #12]
 8002c3a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8002c3c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8002c3e:	68ba      	ldr	r2, [r7, #8]
 8002c40:	4313      	orrs	r3, r2
 8002c42:	60bb      	str	r3, [r7, #8]
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	689b      	ldr	r3, [r3, #8]
 8002c48:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002c4c:	d003      	beq.n	8002c56 <HAL_ADC_Init+0xa2>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	689b      	ldr	r3, [r3, #8]
 8002c52:	2b01      	cmp	r3, #1
 8002c54:	d102      	bne.n	8002c5c <HAL_ADC_Init+0xa8>
 8002c56:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002c5a:	e000      	b.n	8002c5e <HAL_ADC_Init+0xaa>
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	693a      	ldr	r2, [r7, #16]
 8002c60:	4313      	orrs	r3, r2
 8002c62:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	695b      	ldr	r3, [r3, #20]
 8002c68:	2b01      	cmp	r3, #1
 8002c6a:	d119      	bne.n	8002ca0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	68db      	ldr	r3, [r3, #12]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d109      	bne.n	8002c88 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	699b      	ldr	r3, [r3, #24]
 8002c78:	3b01      	subs	r3, #1
 8002c7a:	035a      	lsls	r2, r3, #13
 8002c7c:	693b      	ldr	r3, [r7, #16]
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002c84:	613b      	str	r3, [r7, #16]
 8002c86:	e00b      	b.n	8002ca0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c8c:	f043 0220 	orr.w	r2, r3, #32
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c98:	f043 0201 	orr.w	r2, r3, #1
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	687a      	ldr	r2, [r7, #4]
 8002ca6:	6812      	ldr	r2, [r2, #0]
 8002ca8:	6852      	ldr	r2, [r2, #4]
 8002caa:	f422 4169 	bic.w	r1, r2, #59648	; 0xe900
 8002cae:	693a      	ldr	r2, [r7, #16]
 8002cb0:	430a      	orrs	r2, r1
 8002cb2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681a      	ldr	r2, [r3, #0]
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	6899      	ldr	r1, [r3, #8]
 8002cbe:	4b27      	ldr	r3, [pc, #156]	; (8002d5c <HAL_ADC_Init+0x1a8>)
 8002cc0:	400b      	ands	r3, r1
 8002cc2:	68b9      	ldr	r1, [r7, #8]
 8002cc4:	430b      	orrs	r3, r1
 8002cc6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	689b      	ldr	r3, [r3, #8]
 8002ccc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002cd0:	d003      	beq.n	8002cda <HAL_ADC_Init+0x126>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	689b      	ldr	r3, [r3, #8]
 8002cd6:	2b01      	cmp	r3, #1
 8002cd8:	d104      	bne.n	8002ce4 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	691b      	ldr	r3, [r3, #16]
 8002cde:	3b01      	subs	r3, #1
 8002ce0:	051b      	lsls	r3, r3, #20
 8002ce2:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	687a      	ldr	r2, [r7, #4]
 8002cea:	6812      	ldr	r2, [r2, #0]
 8002cec:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002cee:	f422 0170 	bic.w	r1, r2, #15728640	; 0xf00000
 8002cf2:	68fa      	ldr	r2, [r7, #12]
 8002cf4:	430a      	orrs	r2, r1
 8002cf6:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	689a      	ldr	r2, [r3, #8]
 8002cfe:	4b18      	ldr	r3, [pc, #96]	; (8002d60 <HAL_ADC_Init+0x1ac>)
 8002d00:	4013      	ands	r3, r2
 8002d02:	68ba      	ldr	r2, [r7, #8]
 8002d04:	4293      	cmp	r3, r2
 8002d06:	d10b      	bne.n	8002d20 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d12:	f023 0303 	bic.w	r3, r3, #3
 8002d16:	f043 0201 	orr.w	r2, r3, #1
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002d1e:	e018      	b.n	8002d52 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d24:	f023 0312 	bic.w	r3, r3, #18
 8002d28:	f043 0210 	orr.w	r2, r3, #16
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d34:	f043 0201 	orr.w	r2, r3, #1
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002d40:	e007      	b.n	8002d52 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d46:	f043 0210 	orr.w	r2, r3, #16
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002d52:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d54:	4618      	mov	r0, r3
 8002d56:	3718      	adds	r7, #24
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}
 8002d5c:	ffe1f7fd 	.word	0xffe1f7fd
 8002d60:	ff1f0efe 	.word	0xff1f0efe

08002d64 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b084      	sub	sp, #16
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002d76:	2b01      	cmp	r3, #1
 8002d78:	d101      	bne.n	8002d7e <HAL_ADC_Start_IT+0x1a>
 8002d7a:	2302      	movs	r3, #2
 8002d7c:	e0a0      	b.n	8002ec0 <HAL_ADC_Start_IT+0x15c>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2201      	movs	r2, #1
 8002d82:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8002d86:	6878      	ldr	r0, [r7, #4]
 8002d88:	f000 fbe8 	bl	800355c <ADC_Enable>
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002d90:	7bfb      	ldrb	r3, [r7, #15]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	f040 808f 	bne.w	8002eb6 <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d9c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002da0:	f023 0301 	bic.w	r3, r3, #1
 8002da4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a45      	ldr	r2, [pc, #276]	; (8002ec8 <HAL_ADC_Start_IT+0x164>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d105      	bne.n	8002dc2 <HAL_ADC_Start_IT+0x5e>
 8002db6:	4b45      	ldr	r3, [pc, #276]	; (8002ecc <HAL_ADC_Start_IT+0x168>)
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d115      	bne.n	8002dee <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dc6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d026      	beq.n	8002e2a <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002de0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002de4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002dec:	e01d      	b.n	8002e2a <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002df2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4a33      	ldr	r2, [pc, #204]	; (8002ecc <HAL_ADC_Start_IT+0x168>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d004      	beq.n	8002e0e <HAL_ADC_Start_IT+0xaa>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a2f      	ldr	r2, [pc, #188]	; (8002ec8 <HAL_ADC_Start_IT+0x164>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d10d      	bne.n	8002e2a <HAL_ADC_Start_IT+0xc6>
 8002e0e:	4b2f      	ldr	r3, [pc, #188]	; (8002ecc <HAL_ADC_Start_IT+0x168>)
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d007      	beq.n	8002e2a <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e1e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002e22:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e2e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d006      	beq.n	8002e44 <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e3a:	f023 0206 	bic.w	r2, r3, #6
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	62da      	str	r2, [r3, #44]	; 0x2c
 8002e42:	e002      	b.n	8002e4a <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2200      	movs	r2, #0
 8002e48:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f06f 0202 	mvn.w	r2, #2
 8002e5a:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	687a      	ldr	r2, [r7, #4]
 8002e62:	6812      	ldr	r2, [r2, #0]
 8002e64:	6852      	ldr	r2, [r2, #4]
 8002e66:	f042 0220 	orr.w	r2, r2, #32
 8002e6a:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	689b      	ldr	r3, [r3, #8]
 8002e72:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002e76:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002e7a:	d113      	bne.n	8002ea4 <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002e80:	4a11      	ldr	r2, [pc, #68]	; (8002ec8 <HAL_ADC_Start_IT+0x164>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d105      	bne.n	8002e92 <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002e86:	4b11      	ldr	r3, [pc, #68]	; (8002ecc <HAL_ADC_Start_IT+0x168>)
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d108      	bne.n	8002ea4 <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	687a      	ldr	r2, [r7, #4]
 8002e98:	6812      	ldr	r2, [r2, #0]
 8002e9a:	6892      	ldr	r2, [r2, #8]
 8002e9c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002ea0:	609a      	str	r2, [r3, #8]
 8002ea2:	e00c      	b.n	8002ebe <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	687a      	ldr	r2, [r7, #4]
 8002eaa:	6812      	ldr	r2, [r2, #0]
 8002eac:	6892      	ldr	r2, [r2, #8]
 8002eae:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002eb2:	609a      	str	r2, [r3, #8]
 8002eb4:	e003      	b.n	8002ebe <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2200      	movs	r2, #0
 8002eba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002ebe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	3710      	adds	r7, #16
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bd80      	pop	{r7, pc}
 8002ec8:	40012800 	.word	0x40012800
 8002ecc:	40012400 	.word	0x40012400

08002ed0 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b086      	sub	sp, #24
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	60f8      	str	r0, [r7, #12]
 8002ed8:	60b9      	str	r1, [r7, #8]
 8002eda:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002edc:	2300      	movs	r3, #0
 8002ede:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4a64      	ldr	r2, [pc, #400]	; (8003078 <HAL_ADC_Start_DMA+0x1a8>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d004      	beq.n	8002ef4 <HAL_ADC_Start_DMA+0x24>
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4a63      	ldr	r2, [pc, #396]	; (800307c <HAL_ADC_Start_DMA+0x1ac>)
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	d106      	bne.n	8002f02 <HAL_ADC_Start_DMA+0x32>
 8002ef4:	4b60      	ldr	r3, [pc, #384]	; (8003078 <HAL_ADC_Start_DMA+0x1a8>)
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	f040 80b3 	bne.w	8003068 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002f08:	2b01      	cmp	r3, #1
 8002f0a:	d101      	bne.n	8002f10 <HAL_ADC_Start_DMA+0x40>
 8002f0c:	2302      	movs	r3, #2
 8002f0e:	e0ae      	b.n	800306e <HAL_ADC_Start_DMA+0x19e>
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	2201      	movs	r2, #1
 8002f14:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002f18:	68f8      	ldr	r0, [r7, #12]
 8002f1a:	f000 fb1f 	bl	800355c <ADC_Enable>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002f22:	7dfb      	ldrb	r3, [r7, #23]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	f040 809a 	bne.w	800305e <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f2e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002f32:	f023 0301 	bic.w	r3, r3, #1
 8002f36:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4a4e      	ldr	r2, [pc, #312]	; (800307c <HAL_ADC_Start_DMA+0x1ac>)
 8002f44:	4293      	cmp	r3, r2
 8002f46:	d105      	bne.n	8002f54 <HAL_ADC_Start_DMA+0x84>
 8002f48:	4b4b      	ldr	r3, [pc, #300]	; (8003078 <HAL_ADC_Start_DMA+0x1a8>)
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d115      	bne.n	8002f80 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f58:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d026      	beq.n	8002fbc <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f72:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002f76:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002f7e:	e01d      	b.n	8002fbc <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f84:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a39      	ldr	r2, [pc, #228]	; (8003078 <HAL_ADC_Start_DMA+0x1a8>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d004      	beq.n	8002fa0 <HAL_ADC_Start_DMA+0xd0>
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a38      	ldr	r2, [pc, #224]	; (800307c <HAL_ADC_Start_DMA+0x1ac>)
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d10d      	bne.n	8002fbc <HAL_ADC_Start_DMA+0xec>
 8002fa0:	4b35      	ldr	r3, [pc, #212]	; (8003078 <HAL_ADC_Start_DMA+0x1a8>)
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d007      	beq.n	8002fbc <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fb0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002fb4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fc0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d006      	beq.n	8002fd6 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fcc:	f023 0206 	bic.w	r2, r3, #6
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	62da      	str	r2, [r3, #44]	; 0x2c
 8002fd4:	e002      	b.n	8002fdc <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	2200      	movs	r2, #0
 8002fe0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	6a1b      	ldr	r3, [r3, #32]
 8002fe8:	4a25      	ldr	r2, [pc, #148]	; (8003080 <HAL_ADC_Start_DMA+0x1b0>)
 8002fea:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	6a1b      	ldr	r3, [r3, #32]
 8002ff0:	4a24      	ldr	r2, [pc, #144]	; (8003084 <HAL_ADC_Start_DMA+0x1b4>)
 8002ff2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	6a1b      	ldr	r3, [r3, #32]
 8002ff8:	4a23      	ldr	r2, [pc, #140]	; (8003088 <HAL_ADC_Start_DMA+0x1b8>)
 8002ffa:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f06f 0202 	mvn.w	r2, #2
 8003004:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	68fa      	ldr	r2, [r7, #12]
 800300c:	6812      	ldr	r2, [r2, #0]
 800300e:	6892      	ldr	r2, [r2, #8]
 8003010:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003014:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	6a18      	ldr	r0, [r3, #32]
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	334c      	adds	r3, #76	; 0x4c
 8003020:	4619      	mov	r1, r3
 8003022:	68ba      	ldr	r2, [r7, #8]
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	f000 fd2b 	bl	8003a80 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	689b      	ldr	r3, [r3, #8]
 8003030:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003034:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003038:	d108      	bne.n	800304c <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	68fa      	ldr	r2, [r7, #12]
 8003040:	6812      	ldr	r2, [r2, #0]
 8003042:	6892      	ldr	r2, [r2, #8]
 8003044:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8003048:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800304a:	e00f      	b.n	800306c <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	68fa      	ldr	r2, [r7, #12]
 8003052:	6812      	ldr	r2, [r2, #0]
 8003054:	6892      	ldr	r2, [r2, #8]
 8003056:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800305a:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800305c:	e006      	b.n	800306c <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	2200      	movs	r2, #0
 8003062:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8003066:	e001      	b.n	800306c <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003068:	2301      	movs	r3, #1
 800306a:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800306c:	7dfb      	ldrb	r3, [r7, #23]
}
 800306e:	4618      	mov	r0, r3
 8003070:	3718      	adds	r7, #24
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}
 8003076:	bf00      	nop
 8003078:	40012400 	.word	0x40012400
 800307c:	40012800 	.word	0x40012800
 8003080:	08003675 	.word	0x08003675
 8003084:	080036f1 	.word	0x080036f1
 8003088:	0800370d 	.word	0x0800370d

0800308c <HAL_ADC_Stop_DMA>:
  *         on devices) have DMA capability.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b084      	sub	sp, #16
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003094:	2300      	movs	r3, #0
 8003096:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800309e:	2b01      	cmp	r3, #1
 80030a0:	d101      	bne.n	80030a6 <HAL_ADC_Stop_DMA+0x1a>
 80030a2:	2302      	movs	r3, #2
 80030a4:	e033      	b.n	800310e <HAL_ADC_Stop_DMA+0x82>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2201      	movs	r2, #1
 80030aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80030ae:	6878      	ldr	r0, [r7, #4]
 80030b0:	f000 faa6 	bl	8003600 <ADC_ConversionStop_Disable>
 80030b4:	4603      	mov	r3, r0
 80030b6:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80030b8:	7bfb      	ldrb	r3, [r7, #15]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d122      	bne.n	8003104 <HAL_ADC_Stop_DMA+0x78>
  {
    /* Disable ADC DMA mode */
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	687a      	ldr	r2, [r7, #4]
 80030c4:	6812      	ldr	r2, [r2, #0]
 80030c6:	6892      	ldr	r2, [r2, #8]
 80030c8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80030cc:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6a1b      	ldr	r3, [r3, #32]
 80030d2:	4618      	mov	r0, r3
 80030d4:	f000 fd33 	bl	8003b3e <HAL_DMA_Abort>
 80030d8:	4603      	mov	r3, r0
 80030da:	73fb      	strb	r3, [r7, #15]
    
    /* Check if DMA channel effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80030dc:	7bfb      	ldrb	r3, [r7, #15]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d10a      	bne.n	80030f8 <HAL_ADC_Stop_DMA+0x6c>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030e6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80030ea:	f023 0301 	bic.w	r3, r3, #1
 80030ee:	f043 0201 	orr.w	r2, r3, #1
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	629a      	str	r2, [r3, #40]	; 0x28
 80030f6:	e005      	b.n	8003104 <HAL_ADC_Stop_DMA+0x78>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030fc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2200      	movs	r2, #0
 8003108:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Return function status */
  return tmp_hal_status;
 800310c:	7bfb      	ldrb	r3, [r7, #15]
}
 800310e:	4618      	mov	r0, r3
 8003110:	3710      	adds	r7, #16
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}

08003116 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003116:	b580      	push	{r7, lr}
 8003118:	b082      	sub	sp, #8
 800311a:	af00      	add	r7, sp, #0
 800311c:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	f003 0320 	and.w	r3, r3, #32
 8003128:	2b20      	cmp	r3, #32
 800312a:	d140      	bne.n	80031ae <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f003 0302 	and.w	r3, r3, #2
 8003136:	2b02      	cmp	r3, #2
 8003138:	d139      	bne.n	80031ae <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800313e:	f003 0310 	and.w	r3, r3, #16
 8003142:	2b00      	cmp	r3, #0
 8003144:	d105      	bne.n	8003152 <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800314a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	689b      	ldr	r3, [r3, #8]
 8003158:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800315c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003160:	d11d      	bne.n	800319e <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	68db      	ldr	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003166:	2b00      	cmp	r3, #0
 8003168:	d119      	bne.n	800319e <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	687a      	ldr	r2, [r7, #4]
 8003170:	6812      	ldr	r2, [r2, #0]
 8003172:	6852      	ldr	r2, [r2, #4]
 8003174:	f022 0220 	bic.w	r2, r2, #32
 8003178:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800317e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800318a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800318e:	2b00      	cmp	r3, #0
 8003190:	d105      	bne.n	800319e <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003196:	f043 0201 	orr.w	r2, r3, #1
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	629a      	str	r2, [r3, #40]	; 0x28
        }
      }

      /* Conversion complete callback */
      HAL_ADC_ConvCpltCallback(hadc);
 800319e:	6878      	ldr	r0, [r7, #4]
 80031a0:	f7fe feca 	bl	8001f38 <HAL_ADC_ConvCpltCallback>
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f06f 0212 	mvn.w	r2, #18
 80031ac:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031b8:	2b80      	cmp	r3, #128	; 0x80
 80031ba:	d14f      	bne.n	800325c <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f003 0304 	and.w	r3, r3, #4
 80031c6:	2b04      	cmp	r3, #4
 80031c8:	d148      	bne.n	800325c <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031ce:	f003 0310 	and.w	r3, r3, #16
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d105      	bne.n	80031e2 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031da:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	689b      	ldr	r3, [r3, #8]
 80031e8:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 80031ec:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 80031f0:	d012      	beq.n	8003218 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d125      	bne.n	800324c <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	689b      	ldr	r3, [r3, #8]
 8003206:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 800320a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800320e:	d11d      	bne.n	800324c <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	68db      	ldr	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003214:	2b00      	cmp	r3, #0
 8003216:	d119      	bne.n	800324c <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	687a      	ldr	r2, [r7, #4]
 800321e:	6812      	ldr	r2, [r2, #0]
 8003220:	6852      	ldr	r2, [r2, #4]
 8003222:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003226:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800322c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003238:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800323c:	2b00      	cmp	r3, #0
 800323e:	d105      	bne.n	800324c <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003244:	f043 0201 	orr.w	r2, r3, #1
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	629a      	str	r2, [r3, #40]	; 0x28
        }
      }

      /* Conversion complete callback */ 
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800324c:	6878      	ldr	r0, [r7, #4]
 800324e:	f000 fa77 	bl	8003740 <HAL_ADCEx_InjectedConvCpltCallback>
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f06f 020c 	mvn.w	r2, #12
 800325a:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003266:	2b40      	cmp	r3, #64	; 0x40
 8003268:	d114      	bne.n	8003294 <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f003 0301 	and.w	r3, r3, #1
 8003274:	2b01      	cmp	r3, #1
 8003276:	d10d      	bne.n	8003294 <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800327c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	f7fe ff2f 	bl	80020e8 <HAL_ADC_LevelOutOfWindowCallback>
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f06f 0201 	mvn.w	r2, #1
 8003292:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8003294:	bf00      	nop
 8003296:	3708      	adds	r7, #8
 8003298:	46bd      	mov	sp, r7
 800329a:	bd80      	pop	{r7, pc}

0800329c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800329c:	b480      	push	{r7}
 800329e:	b083      	sub	sp, #12
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80032a4:	bf00      	nop
 80032a6:	370c      	adds	r7, #12
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bc80      	pop	{r7}
 80032ac:	4770      	bx	lr

080032ae <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80032ae:	b480      	push	{r7}
 80032b0:	b083      	sub	sp, #12
 80032b2:	af00      	add	r7, sp, #0
 80032b4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80032b6:	bf00      	nop
 80032b8:	370c      	adds	r7, #12
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bc80      	pop	{r7}
 80032be:	4770      	bx	lr

080032c0 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80032c0:	b490      	push	{r4, r7}
 80032c2:	b084      	sub	sp, #16
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
 80032c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032ca:	2300      	movs	r3, #0
 80032cc:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80032ce:	2300      	movs	r3, #0
 80032d0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80032d8:	2b01      	cmp	r3, #1
 80032da:	d101      	bne.n	80032e0 <HAL_ADC_ConfigChannel+0x20>
 80032dc:	2302      	movs	r3, #2
 80032de:	e0dc      	b.n	800349a <HAL_ADC_ConfigChannel+0x1da>
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2201      	movs	r2, #1
 80032e4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	2b06      	cmp	r3, #6
 80032ee:	d81c      	bhi.n	800332a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6819      	ldr	r1, [r3, #0]
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	685a      	ldr	r2, [r3, #4]
 80032fe:	4613      	mov	r3, r2
 8003300:	009b      	lsls	r3, r3, #2
 8003302:	4413      	add	r3, r2
 8003304:	3b05      	subs	r3, #5
 8003306:	221f      	movs	r2, #31
 8003308:	fa02 f303 	lsl.w	r3, r2, r3
 800330c:	43db      	mvns	r3, r3
 800330e:	4018      	ands	r0, r3
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	681c      	ldr	r4, [r3, #0]
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	685a      	ldr	r2, [r3, #4]
 8003318:	4613      	mov	r3, r2
 800331a:	009b      	lsls	r3, r3, #2
 800331c:	4413      	add	r3, r2
 800331e:	3b05      	subs	r3, #5
 8003320:	fa04 f303 	lsl.w	r3, r4, r3
 8003324:	4303      	orrs	r3, r0
 8003326:	634b      	str	r3, [r1, #52]	; 0x34
 8003328:	e03c      	b.n	80033a4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	2b0c      	cmp	r3, #12
 8003330:	d81c      	bhi.n	800336c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6819      	ldr	r1, [r3, #0]
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	685a      	ldr	r2, [r3, #4]
 8003340:	4613      	mov	r3, r2
 8003342:	009b      	lsls	r3, r3, #2
 8003344:	4413      	add	r3, r2
 8003346:	3b23      	subs	r3, #35	; 0x23
 8003348:	221f      	movs	r2, #31
 800334a:	fa02 f303 	lsl.w	r3, r2, r3
 800334e:	43db      	mvns	r3, r3
 8003350:	4018      	ands	r0, r3
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	681c      	ldr	r4, [r3, #0]
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	685a      	ldr	r2, [r3, #4]
 800335a:	4613      	mov	r3, r2
 800335c:	009b      	lsls	r3, r3, #2
 800335e:	4413      	add	r3, r2
 8003360:	3b23      	subs	r3, #35	; 0x23
 8003362:	fa04 f303 	lsl.w	r3, r4, r3
 8003366:	4303      	orrs	r3, r0
 8003368:	630b      	str	r3, [r1, #48]	; 0x30
 800336a:	e01b      	b.n	80033a4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6819      	ldr	r1, [r3, #0]
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	685a      	ldr	r2, [r3, #4]
 800337a:	4613      	mov	r3, r2
 800337c:	009b      	lsls	r3, r3, #2
 800337e:	4413      	add	r3, r2
 8003380:	3b41      	subs	r3, #65	; 0x41
 8003382:	221f      	movs	r2, #31
 8003384:	fa02 f303 	lsl.w	r3, r2, r3
 8003388:	43db      	mvns	r3, r3
 800338a:	4018      	ands	r0, r3
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	681c      	ldr	r4, [r3, #0]
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	685a      	ldr	r2, [r3, #4]
 8003394:	4613      	mov	r3, r2
 8003396:	009b      	lsls	r3, r3, #2
 8003398:	4413      	add	r3, r2
 800339a:	3b41      	subs	r3, #65	; 0x41
 800339c:	fa04 f303 	lsl.w	r3, r4, r3
 80033a0:	4303      	orrs	r3, r0
 80033a2:	62cb      	str	r3, [r1, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	2b09      	cmp	r3, #9
 80033aa:	d91c      	bls.n	80033e6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6819      	ldr	r1, [r3, #0]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	68d8      	ldr	r0, [r3, #12]
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	681a      	ldr	r2, [r3, #0]
 80033ba:	4613      	mov	r3, r2
 80033bc:	005b      	lsls	r3, r3, #1
 80033be:	4413      	add	r3, r2
 80033c0:	3b1e      	subs	r3, #30
 80033c2:	2207      	movs	r2, #7
 80033c4:	fa02 f303 	lsl.w	r3, r2, r3
 80033c8:	43db      	mvns	r3, r3
 80033ca:	4018      	ands	r0, r3
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	689c      	ldr	r4, [r3, #8]
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	681a      	ldr	r2, [r3, #0]
 80033d4:	4613      	mov	r3, r2
 80033d6:	005b      	lsls	r3, r3, #1
 80033d8:	4413      	add	r3, r2
 80033da:	3b1e      	subs	r3, #30
 80033dc:	fa04 f303 	lsl.w	r3, r4, r3
 80033e0:	4303      	orrs	r3, r0
 80033e2:	60cb      	str	r3, [r1, #12]
 80033e4:	e019      	b.n	800341a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6819      	ldr	r1, [r3, #0]
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	6918      	ldr	r0, [r3, #16]
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	681a      	ldr	r2, [r3, #0]
 80033f4:	4613      	mov	r3, r2
 80033f6:	005b      	lsls	r3, r3, #1
 80033f8:	4413      	add	r3, r2
 80033fa:	2207      	movs	r2, #7
 80033fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003400:	43db      	mvns	r3, r3
 8003402:	4018      	ands	r0, r3
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	689c      	ldr	r4, [r3, #8]
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	681a      	ldr	r2, [r3, #0]
 800340c:	4613      	mov	r3, r2
 800340e:	005b      	lsls	r3, r3, #1
 8003410:	4413      	add	r3, r2
 8003412:	fa04 f303 	lsl.w	r3, r4, r3
 8003416:	4303      	orrs	r3, r0
 8003418:	610b      	str	r3, [r1, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	2b10      	cmp	r3, #16
 8003420:	d003      	beq.n	800342a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003426:	2b11      	cmp	r3, #17
 8003428:	d132      	bne.n	8003490 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4a1d      	ldr	r2, [pc, #116]	; (80034a4 <HAL_ADC_ConfigChannel+0x1e4>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d125      	bne.n	8003480 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	689b      	ldr	r3, [r3, #8]
 800343a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800343e:	2b00      	cmp	r3, #0
 8003440:	d126      	bne.n	8003490 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	687a      	ldr	r2, [r7, #4]
 8003448:	6812      	ldr	r2, [r2, #0]
 800344a:	6892      	ldr	r2, [r2, #8]
 800344c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003450:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	2b10      	cmp	r3, #16
 8003458:	d11a      	bne.n	8003490 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800345a:	4b13      	ldr	r3, [pc, #76]	; (80034a8 <HAL_ADC_ConfigChannel+0x1e8>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4a13      	ldr	r2, [pc, #76]	; (80034ac <HAL_ADC_ConfigChannel+0x1ec>)
 8003460:	fba2 2303 	umull	r2, r3, r2, r3
 8003464:	0c9a      	lsrs	r2, r3, #18
 8003466:	4613      	mov	r3, r2
 8003468:	009b      	lsls	r3, r3, #2
 800346a:	4413      	add	r3, r2
 800346c:	005b      	lsls	r3, r3, #1
 800346e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003470:	e002      	b.n	8003478 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	3b01      	subs	r3, #1
 8003476:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003478:	68bb      	ldr	r3, [r7, #8]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d1f9      	bne.n	8003472 <HAL_ADC_ConfigChannel+0x1b2>
 800347e:	e007      	b.n	8003490 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003484:	f043 0220 	orr.w	r2, r3, #32
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 800348c:	2301      	movs	r3, #1
 800348e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2200      	movs	r2, #0
 8003494:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003498:	7bfb      	ldrb	r3, [r7, #15]
}
 800349a:	4618      	mov	r0, r3
 800349c:	3710      	adds	r7, #16
 800349e:	46bd      	mov	sp, r7
 80034a0:	bc90      	pop	{r4, r7}
 80034a2:	4770      	bx	lr
 80034a4:	40012400 	.word	0x40012400
 80034a8:	20000018 	.word	0x20000018
 80034ac:	431bde83 	.word	0x431bde83

080034b0 <HAL_ADC_AnalogWDGConfig>:
  * @param  hadc: ADC handle
  * @param  AnalogWDGConfig: Structure of ADC analog watchdog configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef* hadc, ADC_AnalogWDGConfTypeDef* AnalogWDGConfig)
{
 80034b0:	b480      	push	{r7}
 80034b2:	b083      	sub	sp, #12
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
 80034b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ANALOG_WATCHDOG_MODE(AnalogWDGConfig->WatchdogMode));
  assert_param(IS_FUNCTIONAL_STATE(AnalogWDGConfig->ITMode));
  assert_param(IS_ADC_RANGE(AnalogWDGConfig->HighThreshold));
  assert_param(IS_ADC_RANGE(AnalogWDGConfig->LowThreshold));
  
  if((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4a24      	ldr	r2, [pc, #144]	; (8003550 <HAL_ADC_AnalogWDGConfig+0xa0>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d003      	beq.n	80034cc <HAL_ADC_AnalogWDGConfig+0x1c>
     (AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_INJEC)   ||
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	681b      	ldr	r3, [r3, #0]
  if((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 80034c8:	4a22      	ldr	r2, [pc, #136]	; (8003554 <HAL_ADC_AnalogWDGConfig+0xa4>)
 80034ca:	4293      	cmp	r3, r2
  {
    assert_param(IS_ADC_CHANNEL(AnalogWDGConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80034d2:	2b01      	cmp	r3, #1
 80034d4:	d101      	bne.n	80034da <HAL_ADC_AnalogWDGConfig+0x2a>
 80034d6:	2302      	movs	r3, #2
 80034d8:	e035      	b.n	8003546 <HAL_ADC_AnalogWDGConfig+0x96>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2201      	movs	r2, #1
 80034de:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Analog watchdog configuration */

  /* Configure ADC Analog watchdog interrupt */
  if(AnalogWDGConfig->ITMode == ENABLE)
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	689b      	ldr	r3, [r3, #8]
 80034e6:	2b01      	cmp	r3, #1
 80034e8:	d108      	bne.n	80034fc <HAL_ADC_AnalogWDGConfig+0x4c>
  {
    /* Enable the ADC Analog watchdog interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_AWD);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	687a      	ldr	r2, [r7, #4]
 80034f0:	6812      	ldr	r2, [r2, #0]
 80034f2:	6852      	ldr	r2, [r2, #4]
 80034f4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80034f8:	605a      	str	r2, [r3, #4]
 80034fa:	e007      	b.n	800350c <HAL_ADC_AnalogWDGConfig+0x5c>
  }
  else
  {
    /* Disable the ADC Analog watchdog interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_AWD);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	687a      	ldr	r2, [r7, #4]
 8003502:	6812      	ldr	r2, [r2, #0]
 8003504:	6852      	ldr	r2, [r2, #4]
 8003506:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800350a:	605a      	str	r2, [r3, #4]
  /* Configuration of analog watchdog:                                        */
  /*  - Set the analog watchdog enable mode: regular and/or injected groups,  */
  /*    one or all channels.                                                  */
  /*  - Set the Analog watchdog channel (is not used if watchdog              */
  /*    mode "all channels": ADC_CFGR_AWD1SGL=0).                             */
  MODIFY_REG(hadc->Instance->CR1            ,
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681a      	ldr	r2, [r3, #0]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	6859      	ldr	r1, [r3, #4]
 8003516:	4b10      	ldr	r3, [pc, #64]	; (8003558 <HAL_ADC_AnalogWDGConfig+0xa8>)
 8003518:	400b      	ands	r3, r1
 800351a:	6839      	ldr	r1, [r7, #0]
 800351c:	6808      	ldr	r0, [r1, #0]
 800351e:	6839      	ldr	r1, [r7, #0]
 8003520:	6849      	ldr	r1, [r1, #4]
 8003522:	4301      	orrs	r1, r0
 8003524:	430b      	orrs	r3, r1
 8003526:	6053      	str	r3, [r2, #4]
             ADC_CR1_AWDCH                  ,
             AnalogWDGConfig->WatchdogMode |
             AnalogWDGConfig->Channel        );
  
  /* Set the high threshold */
  WRITE_REG(hadc->Instance->HTR, AnalogWDGConfig->HighThreshold);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	683a      	ldr	r2, [r7, #0]
 800352e:	68d2      	ldr	r2, [r2, #12]
 8003530:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Set the low threshold */
  WRITE_REG(hadc->Instance->LTR, AnalogWDGConfig->LowThreshold);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	683a      	ldr	r2, [r7, #0]
 8003538:	6912      	ldr	r2, [r2, #16]
 800353a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2200      	movs	r2, #0
 8003540:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return HAL_OK;
 8003544:	2300      	movs	r3, #0
}
 8003546:	4618      	mov	r0, r3
 8003548:	370c      	adds	r7, #12
 800354a:	46bd      	mov	sp, r7
 800354c:	bc80      	pop	{r7}
 800354e:	4770      	bx	lr
 8003550:	00800200 	.word	0x00800200
 8003554:	00400200 	.word	0x00400200
 8003558:	ff3ffde0 	.word	0xff3ffde0

0800355c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b084      	sub	sp, #16
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003564:	2300      	movs	r3, #0
 8003566:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003568:	2300      	movs	r3, #0
 800356a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	689b      	ldr	r3, [r3, #8]
 8003572:	f003 0301 	and.w	r3, r3, #1
 8003576:	2b01      	cmp	r3, #1
 8003578:	d039      	beq.n	80035ee <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	687a      	ldr	r2, [r7, #4]
 8003580:	6812      	ldr	r2, [r2, #0]
 8003582:	6892      	ldr	r2, [r2, #8]
 8003584:	f042 0201 	orr.w	r2, r2, #1
 8003588:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800358a:	4b1b      	ldr	r3, [pc, #108]	; (80035f8 <ADC_Enable+0x9c>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a1b      	ldr	r2, [pc, #108]	; (80035fc <ADC_Enable+0xa0>)
 8003590:	fba2 2303 	umull	r2, r3, r2, r3
 8003594:	0c9b      	lsrs	r3, r3, #18
 8003596:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003598:	e002      	b.n	80035a0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800359a:	68bb      	ldr	r3, [r7, #8]
 800359c:	3b01      	subs	r3, #1
 800359e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d1f9      	bne.n	800359a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80035a6:	f7ff faed 	bl	8002b84 <HAL_GetTick>
 80035aa:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80035ac:	e018      	b.n	80035e0 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80035ae:	f7ff fae9 	bl	8002b84 <HAL_GetTick>
 80035b2:	4602      	mov	r2, r0
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	1ad3      	subs	r3, r2, r3
 80035b8:	2b02      	cmp	r3, #2
 80035ba:	d911      	bls.n	80035e0 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035c0:	f043 0210 	orr.w	r2, r3, #16
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035cc:	f043 0201 	orr.w	r2, r3, #1
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2200      	movs	r2, #0
 80035d8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
 80035de:	e007      	b.n	80035f0 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	689b      	ldr	r3, [r3, #8]
 80035e6:	f003 0301 	and.w	r3, r3, #1
 80035ea:	2b01      	cmp	r3, #1
 80035ec:	d1df      	bne.n	80035ae <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80035ee:	2300      	movs	r3, #0
}
 80035f0:	4618      	mov	r0, r3
 80035f2:	3710      	adds	r7, #16
 80035f4:	46bd      	mov	sp, r7
 80035f6:	bd80      	pop	{r7, pc}
 80035f8:	20000018 	.word	0x20000018
 80035fc:	431bde83 	.word	0x431bde83

08003600 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b084      	sub	sp, #16
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003608:	2300      	movs	r3, #0
 800360a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	689b      	ldr	r3, [r3, #8]
 8003612:	f003 0301 	and.w	r3, r3, #1
 8003616:	2b01      	cmp	r3, #1
 8003618:	d127      	bne.n	800366a <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	687a      	ldr	r2, [r7, #4]
 8003620:	6812      	ldr	r2, [r2, #0]
 8003622:	6892      	ldr	r2, [r2, #8]
 8003624:	f022 0201 	bic.w	r2, r2, #1
 8003628:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800362a:	f7ff faab 	bl	8002b84 <HAL_GetTick>
 800362e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003630:	e014      	b.n	800365c <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003632:	f7ff faa7 	bl	8002b84 <HAL_GetTick>
 8003636:	4602      	mov	r2, r0
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	1ad3      	subs	r3, r2, r3
 800363c:	2b02      	cmp	r3, #2
 800363e:	d90d      	bls.n	800365c <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003644:	f043 0210 	orr.w	r2, r3, #16
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003650:	f043 0201 	orr.w	r2, r3, #1
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8003658:	2301      	movs	r3, #1
 800365a:	e007      	b.n	800366c <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	689b      	ldr	r3, [r3, #8]
 8003662:	f003 0301 	and.w	r3, r3, #1
 8003666:	2b01      	cmp	r3, #1
 8003668:	d0e3      	beq.n	8003632 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800366a:	2300      	movs	r3, #0
}
 800366c:	4618      	mov	r0, r3
 800366e:	3710      	adds	r7, #16
 8003670:	46bd      	mov	sp, r7
 8003672:	bd80      	pop	{r7, pc}

08003674 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b084      	sub	sp, #16
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003680:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003686:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800368a:	2b00      	cmp	r3, #0
 800368c:	d127      	bne.n	80036de <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003692:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	689b      	ldr	r3, [r3, #8]
 80036a0:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80036a4:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80036a8:	d115      	bne.n	80036d6 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	68db      	ldr	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d111      	bne.n	80036d6 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036b6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036c2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d105      	bne.n	80036d6 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036ce:	f043 0201 	orr.w	r2, r3, #1
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 80036d6:	68f8      	ldr	r0, [r7, #12]
 80036d8:	f7fe fc2e 	bl	8001f38 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80036dc:	e004      	b.n	80036e8 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	6a1b      	ldr	r3, [r3, #32]
 80036e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036e4:	6878      	ldr	r0, [r7, #4]
 80036e6:	4798      	blx	r3
}
 80036e8:	bf00      	nop
 80036ea:	3710      	adds	r7, #16
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bd80      	pop	{r7, pc}

080036f0 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b084      	sub	sp, #16
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036fc:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 80036fe:	68f8      	ldr	r0, [r7, #12]
 8003700:	f7ff fdcc 	bl	800329c <HAL_ADC_ConvHalfCpltCallback>
}
 8003704:	bf00      	nop
 8003706:	3710      	adds	r7, #16
 8003708:	46bd      	mov	sp, r7
 800370a:	bd80      	pop	{r7, pc}

0800370c <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b084      	sub	sp, #16
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003718:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800371e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800372a:	f043 0204 	orr.w	r2, r3, #4
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 8003732:	68f8      	ldr	r0, [r7, #12]
 8003734:	f7ff fdbb 	bl	80032ae <HAL_ADC_ErrorCallback>
}
 8003738:	bf00      	nop
 800373a:	3710      	adds	r7, #16
 800373c:	46bd      	mov	sp, r7
 800373e:	bd80      	pop	{r7, pc}

08003740 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003740:	b480      	push	{r7}
 8003742:	b083      	sub	sp, #12
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8003748:	bf00      	nop
 800374a:	370c      	adds	r7, #12
 800374c:	46bd      	mov	sp, r7
 800374e:	bc80      	pop	{r7}
 8003750:	4770      	bx	lr
	...

08003754 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003754:	b480      	push	{r7}
 8003756:	b085      	sub	sp, #20
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	f003 0307 	and.w	r3, r3, #7
 8003762:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003764:	4b0c      	ldr	r3, [pc, #48]	; (8003798 <NVIC_SetPriorityGrouping+0x44>)
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800376a:	68ba      	ldr	r2, [r7, #8]
 800376c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003770:	4013      	ands	r3, r2
 8003772:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800377c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003780:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003784:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003786:	4a04      	ldr	r2, [pc, #16]	; (8003798 <NVIC_SetPriorityGrouping+0x44>)
 8003788:	68bb      	ldr	r3, [r7, #8]
 800378a:	60d3      	str	r3, [r2, #12]
}
 800378c:	bf00      	nop
 800378e:	3714      	adds	r7, #20
 8003790:	46bd      	mov	sp, r7
 8003792:	bc80      	pop	{r7}
 8003794:	4770      	bx	lr
 8003796:	bf00      	nop
 8003798:	e000ed00 	.word	0xe000ed00

0800379c <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 800379c:	b480      	push	{r7}
 800379e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80037a0:	4b04      	ldr	r3, [pc, #16]	; (80037b4 <NVIC_GetPriorityGrouping+0x18>)
 80037a2:	68db      	ldr	r3, [r3, #12]
 80037a4:	0a1b      	lsrs	r3, r3, #8
 80037a6:	f003 0307 	and.w	r3, r3, #7
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bc80      	pop	{r7}
 80037b0:	4770      	bx	lr
 80037b2:	bf00      	nop
 80037b4:	e000ed00 	.word	0xe000ed00

080037b8 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037b8:	b480      	push	{r7}
 80037ba:	b083      	sub	sp, #12
 80037bc:	af00      	add	r7, sp, #0
 80037be:	4603      	mov	r3, r0
 80037c0:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80037c2:	4908      	ldr	r1, [pc, #32]	; (80037e4 <NVIC_EnableIRQ+0x2c>)
 80037c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037c8:	095b      	lsrs	r3, r3, #5
 80037ca:	79fa      	ldrb	r2, [r7, #7]
 80037cc:	f002 021f 	and.w	r2, r2, #31
 80037d0:	2001      	movs	r0, #1
 80037d2:	fa00 f202 	lsl.w	r2, r0, r2
 80037d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80037da:	bf00      	nop
 80037dc:	370c      	adds	r7, #12
 80037de:	46bd      	mov	sp, r7
 80037e0:	bc80      	pop	{r7}
 80037e2:	4770      	bx	lr
 80037e4:	e000e100 	.word	0xe000e100

080037e8 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b083      	sub	sp, #12
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	4603      	mov	r3, r0
 80037f0:	6039      	str	r1, [r7, #0]
 80037f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80037f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	da0b      	bge.n	8003814 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037fc:	490d      	ldr	r1, [pc, #52]	; (8003834 <NVIC_SetPriority+0x4c>)
 80037fe:	79fb      	ldrb	r3, [r7, #7]
 8003800:	f003 030f 	and.w	r3, r3, #15
 8003804:	3b04      	subs	r3, #4
 8003806:	683a      	ldr	r2, [r7, #0]
 8003808:	b2d2      	uxtb	r2, r2
 800380a:	0112      	lsls	r2, r2, #4
 800380c:	b2d2      	uxtb	r2, r2
 800380e:	440b      	add	r3, r1
 8003810:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003812:	e009      	b.n	8003828 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003814:	4908      	ldr	r1, [pc, #32]	; (8003838 <NVIC_SetPriority+0x50>)
 8003816:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800381a:	683a      	ldr	r2, [r7, #0]
 800381c:	b2d2      	uxtb	r2, r2
 800381e:	0112      	lsls	r2, r2, #4
 8003820:	b2d2      	uxtb	r2, r2
 8003822:	440b      	add	r3, r1
 8003824:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003828:	bf00      	nop
 800382a:	370c      	adds	r7, #12
 800382c:	46bd      	mov	sp, r7
 800382e:	bc80      	pop	{r7}
 8003830:	4770      	bx	lr
 8003832:	bf00      	nop
 8003834:	e000ed00 	.word	0xe000ed00
 8003838:	e000e100 	.word	0xe000e100

0800383c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800383c:	b480      	push	{r7}
 800383e:	b089      	sub	sp, #36	; 0x24
 8003840:	af00      	add	r7, sp, #0
 8003842:	60f8      	str	r0, [r7, #12]
 8003844:	60b9      	str	r1, [r7, #8]
 8003846:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	f003 0307 	and.w	r3, r3, #7
 800384e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003850:	69fb      	ldr	r3, [r7, #28]
 8003852:	f1c3 0307 	rsb	r3, r3, #7
 8003856:	2b04      	cmp	r3, #4
 8003858:	bf28      	it	cs
 800385a:	2304      	movcs	r3, #4
 800385c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800385e:	69fb      	ldr	r3, [r7, #28]
 8003860:	3304      	adds	r3, #4
 8003862:	2b06      	cmp	r3, #6
 8003864:	d902      	bls.n	800386c <NVIC_EncodePriority+0x30>
 8003866:	69fb      	ldr	r3, [r7, #28]
 8003868:	3b03      	subs	r3, #3
 800386a:	e000      	b.n	800386e <NVIC_EncodePriority+0x32>
 800386c:	2300      	movs	r3, #0
 800386e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003870:	2201      	movs	r2, #1
 8003872:	69bb      	ldr	r3, [r7, #24]
 8003874:	fa02 f303 	lsl.w	r3, r2, r3
 8003878:	1e5a      	subs	r2, r3, #1
 800387a:	68bb      	ldr	r3, [r7, #8]
 800387c:	401a      	ands	r2, r3
 800387e:	697b      	ldr	r3, [r7, #20]
 8003880:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003882:	2101      	movs	r1, #1
 8003884:	697b      	ldr	r3, [r7, #20]
 8003886:	fa01 f303 	lsl.w	r3, r1, r3
 800388a:	1e59      	subs	r1, r3, #1
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003890:	4313      	orrs	r3, r2
         );
}
 8003892:	4618      	mov	r0, r3
 8003894:	3724      	adds	r7, #36	; 0x24
 8003896:	46bd      	mov	sp, r7
 8003898:	bc80      	pop	{r7}
 800389a:	4770      	bx	lr

0800389c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b082      	sub	sp, #8
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	3b01      	subs	r3, #1
 80038a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80038ac:	d301      	bcc.n	80038b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80038ae:	2301      	movs	r3, #1
 80038b0:	e00f      	b.n	80038d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80038b2:	4a0a      	ldr	r2, [pc, #40]	; (80038dc <SysTick_Config+0x40>)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	3b01      	subs	r3, #1
 80038b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80038ba:	210f      	movs	r1, #15
 80038bc:	f04f 30ff 	mov.w	r0, #4294967295
 80038c0:	f7ff ff92 	bl	80037e8 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80038c4:	4b05      	ldr	r3, [pc, #20]	; (80038dc <SysTick_Config+0x40>)
 80038c6:	2200      	movs	r2, #0
 80038c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80038ca:	4b04      	ldr	r3, [pc, #16]	; (80038dc <SysTick_Config+0x40>)
 80038cc:	2207      	movs	r2, #7
 80038ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80038d0:	2300      	movs	r3, #0
}
 80038d2:	4618      	mov	r0, r3
 80038d4:	3708      	adds	r7, #8
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bd80      	pop	{r7, pc}
 80038da:	bf00      	nop
 80038dc:	e000e010 	.word	0xe000e010

080038e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b082      	sub	sp, #8
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80038e8:	6878      	ldr	r0, [r7, #4]
 80038ea:	f7ff ff33 	bl	8003754 <NVIC_SetPriorityGrouping>
}
 80038ee:	bf00      	nop
 80038f0:	3708      	adds	r7, #8
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bd80      	pop	{r7, pc}

080038f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80038f6:	b580      	push	{r7, lr}
 80038f8:	b086      	sub	sp, #24
 80038fa:	af00      	add	r7, sp, #0
 80038fc:	4603      	mov	r3, r0
 80038fe:	60b9      	str	r1, [r7, #8]
 8003900:	607a      	str	r2, [r7, #4]
 8003902:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003904:	2300      	movs	r3, #0
 8003906:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003908:	f7ff ff48 	bl	800379c <NVIC_GetPriorityGrouping>
 800390c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800390e:	687a      	ldr	r2, [r7, #4]
 8003910:	68b9      	ldr	r1, [r7, #8]
 8003912:	6978      	ldr	r0, [r7, #20]
 8003914:	f7ff ff92 	bl	800383c <NVIC_EncodePriority>
 8003918:	4602      	mov	r2, r0
 800391a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800391e:	4611      	mov	r1, r2
 8003920:	4618      	mov	r0, r3
 8003922:	f7ff ff61 	bl	80037e8 <NVIC_SetPriority>
}
 8003926:	bf00      	nop
 8003928:	3718      	adds	r7, #24
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}

0800392e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800392e:	b580      	push	{r7, lr}
 8003930:	b082      	sub	sp, #8
 8003932:	af00      	add	r7, sp, #0
 8003934:	4603      	mov	r3, r0
 8003936:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003938:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800393c:	4618      	mov	r0, r3
 800393e:	f7ff ff3b 	bl	80037b8 <NVIC_EnableIRQ>
}
 8003942:	bf00      	nop
 8003944:	3708      	adds	r7, #8
 8003946:	46bd      	mov	sp, r7
 8003948:	bd80      	pop	{r7, pc}

0800394a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800394a:	b580      	push	{r7, lr}
 800394c:	b082      	sub	sp, #8
 800394e:	af00      	add	r7, sp, #0
 8003950:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003952:	6878      	ldr	r0, [r7, #4]
 8003954:	f7ff ffa2 	bl	800389c <SysTick_Config>
 8003958:	4603      	mov	r3, r0
}
 800395a:	4618      	mov	r0, r3
 800395c:	3708      	adds	r7, #8
 800395e:	46bd      	mov	sp, r7
 8003960:	bd80      	pop	{r7, pc}
	...

08003964 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8003964:	b480      	push	{r7}
 8003966:	b083      	sub	sp, #12
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2b04      	cmp	r3, #4
 8003970:	d106      	bne.n	8003980 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8003972:	4a09      	ldr	r2, [pc, #36]	; (8003998 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003974:	4b08      	ldr	r3, [pc, #32]	; (8003998 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f043 0304 	orr.w	r3, r3, #4
 800397c:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 800397e:	e005      	b.n	800398c <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8003980:	4a05      	ldr	r2, [pc, #20]	; (8003998 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003982:	4b05      	ldr	r3, [pc, #20]	; (8003998 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f023 0304 	bic.w	r3, r3, #4
 800398a:	6013      	str	r3, [r2, #0]
}
 800398c:	bf00      	nop
 800398e:	370c      	adds	r7, #12
 8003990:	46bd      	mov	sp, r7
 8003992:	bc80      	pop	{r7}
 8003994:	4770      	bx	lr
 8003996:	bf00      	nop
 8003998:	e000e010 	.word	0xe000e010

0800399c <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80039a0:	f000 f802 	bl	80039a8 <HAL_SYSTICK_Callback>
}
 80039a4:	bf00      	nop
 80039a6:	bd80      	pop	{r7, pc}

080039a8 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80039a8:	b480      	push	{r7}
 80039aa:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80039ac:	bf00      	nop
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bc80      	pop	{r7}
 80039b2:	4770      	bx	lr

080039b4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80039b4:	b480      	push	{r7}
 80039b6:	b085      	sub	sp, #20
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80039bc:	2300      	movs	r3, #0
 80039be:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d101      	bne.n	80039ca <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80039c6:	2301      	movs	r3, #1
 80039c8:	e04f      	b.n	8003a6a <HAL_DMA_Init+0xb6>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	461a      	mov	r2, r3
 80039d0:	4b28      	ldr	r3, [pc, #160]	; (8003a74 <HAL_DMA_Init+0xc0>)
 80039d2:	4413      	add	r3, r2
 80039d4:	4a28      	ldr	r2, [pc, #160]	; (8003a78 <HAL_DMA_Init+0xc4>)
 80039d6:	fba2 2303 	umull	r2, r3, r2, r3
 80039da:	091b      	lsrs	r3, r3, #4
 80039dc:	009a      	lsls	r2, r3, #2
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	4a25      	ldr	r2, [pc, #148]	; (8003a7c <HAL_DMA_Init+0xc8>)
 80039e6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG || STM32F100xE || STM32F105xC || STM32F107xC */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2202      	movs	r2, #2
 80039ec:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80039fe:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003a02:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003a0c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	68db      	ldr	r3, [r3, #12]
 8003a12:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a18:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	695b      	ldr	r3, [r3, #20]
 8003a1e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a24:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	69db      	ldr	r3, [r3, #28]
 8003a2a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003a2c:	68fa      	ldr	r2, [r7, #12]
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	68fa      	ldr	r2, [r7, #12]
 8003a38:	601a      	str	r2, [r3, #0]


  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	629a      	str	r2, [r3, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2200      	movs	r2, #0
 8003a44:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2200      	movs	r2, #0
 8003a4a:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	635a      	str	r2, [r3, #52]	; 0x34

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2200      	movs	r2, #0
 8003a56:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2201      	movs	r2, #1
 8003a5c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2200      	movs	r2, #0
 8003a64:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8003a68:	2300      	movs	r3, #0
}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	3714      	adds	r7, #20
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bc80      	pop	{r7}
 8003a72:	4770      	bx	lr
 8003a74:	bffdfff8 	.word	0xbffdfff8
 8003a78:	cccccccd 	.word	0xcccccccd
 8003a7c:	40020000 	.word	0x40020000

08003a80 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b086      	sub	sp, #24
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	60f8      	str	r0, [r7, #12]
 8003a88:	60b9      	str	r1, [r7, #8]
 8003a8a:	607a      	str	r2, [r7, #4]
 8003a8c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003a8e:	2300      	movs	r3, #0
 8003a90:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a98:	2b01      	cmp	r3, #1
 8003a9a:	d101      	bne.n	8003aa0 <HAL_DMA_Start_IT+0x20>
 8003a9c:	2302      	movs	r3, #2
 8003a9e:	e04a      	b.n	8003b36 <HAL_DMA_Start_IT+0xb6>
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	2201      	movs	r2, #1
 8003aa4:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003aae:	2b01      	cmp	r3, #1
 8003ab0:	d13a      	bne.n	8003b28 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	2202      	movs	r2, #2
 8003ab6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	2200      	movs	r2, #0
 8003abe:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	68fa      	ldr	r2, [r7, #12]
 8003ac6:	6812      	ldr	r2, [r2, #0]
 8003ac8:	6812      	ldr	r2, [r2, #0]
 8003aca:	f022 0201 	bic.w	r2, r2, #1
 8003ace:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	687a      	ldr	r2, [r7, #4]
 8003ad4:	68b9      	ldr	r1, [r7, #8]
 8003ad6:	68f8      	ldr	r0, [r7, #12]
 8003ad8:	f000 f9ec 	bl	8003eb4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d008      	beq.n	8003af6 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	68fa      	ldr	r2, [r7, #12]
 8003aea:	6812      	ldr	r2, [r2, #0]
 8003aec:	6812      	ldr	r2, [r2, #0]
 8003aee:	f042 020e 	orr.w	r2, r2, #14
 8003af2:	601a      	str	r2, [r3, #0]
 8003af4:	e00f      	b.n	8003b16 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	68fa      	ldr	r2, [r7, #12]
 8003afc:	6812      	ldr	r2, [r2, #0]
 8003afe:	6812      	ldr	r2, [r2, #0]
 8003b00:	f022 0204 	bic.w	r2, r2, #4
 8003b04:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	68fa      	ldr	r2, [r7, #12]
 8003b0c:	6812      	ldr	r2, [r2, #0]
 8003b0e:	6812      	ldr	r2, [r2, #0]
 8003b10:	f042 020a 	orr.w	r2, r2, #10
 8003b14:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	68fa      	ldr	r2, [r7, #12]
 8003b1c:	6812      	ldr	r2, [r2, #0]
 8003b1e:	6812      	ldr	r2, [r2, #0]
 8003b20:	f042 0201 	orr.w	r2, r2, #1
 8003b24:	601a      	str	r2, [r3, #0]
 8003b26:	e005      	b.n	8003b34 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003b30:	2302      	movs	r3, #2
 8003b32:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003b34:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b36:	4618      	mov	r0, r3
 8003b38:	3718      	adds	r7, #24
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bd80      	pop	{r7, pc}

08003b3e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003b3e:	b480      	push	{r7}
 8003b40:	b085      	sub	sp, #20
 8003b42:	af00      	add	r7, sp, #0
 8003b44:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b46:	2300      	movs	r3, #0
 8003b48:	73fb      	strb	r3, [r7, #15]

  /* Disable DMA IT */
  __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	687a      	ldr	r2, [r7, #4]
 8003b50:	6812      	ldr	r2, [r2, #0]
 8003b52:	6812      	ldr	r2, [r2, #0]
 8003b54:	f022 020e 	bic.w	r2, r2, #14
 8003b58:	601a      	str	r2, [r3, #0]
    
  /* Disable the channel */
  __HAL_DMA_DISABLE(hdma);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	687a      	ldr	r2, [r7, #4]
 8003b60:	6812      	ldr	r2, [r2, #0]
 8003b62:	6812      	ldr	r2, [r2, #0]
 8003b64:	f022 0201 	bic.w	r2, r2, #1
 8003b68:	601a      	str	r2, [r3, #0]
    
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b6e:	687a      	ldr	r2, [r7, #4]
 8003b70:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003b72:	2101      	movs	r1, #1
 8003b74:	fa01 f202 	lsl.w	r2, r1, r2
 8003b78:	605a      	str	r2, [r3, #4]

  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2201      	movs	r2, #1
 8003b7e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2200      	movs	r2, #0
 8003b86:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003b8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	3714      	adds	r7, #20
 8003b90:	46bd      	mov	sp, r7
 8003b92:	bc80      	pop	{r7}
 8003b94:	4770      	bx	lr
	...

08003b98 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b084      	sub	sp, #16
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003baa:	2b02      	cmp	r3, #2
 8003bac:	d005      	beq.n	8003bba <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2204      	movs	r2, #4
 8003bb2:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	73fb      	strb	r3, [r7, #15]
 8003bb8:	e057      	b.n	8003c6a <HAL_DMA_Abort_IT+0xd2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	687a      	ldr	r2, [r7, #4]
 8003bc0:	6812      	ldr	r2, [r2, #0]
 8003bc2:	6812      	ldr	r2, [r2, #0]
 8003bc4:	f022 020e 	bic.w	r2, r2, #14
 8003bc8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	687a      	ldr	r2, [r7, #4]
 8003bd0:	6812      	ldr	r2, [r2, #0]
 8003bd2:	6812      	ldr	r2, [r2, #0]
 8003bd4:	f022 0201 	bic.w	r2, r2, #1
 8003bd8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003bda:	4a26      	ldr	r2, [pc, #152]	; (8003c74 <HAL_DMA_Abort_IT+0xdc>)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4619      	mov	r1, r3
 8003be2:	4b25      	ldr	r3, [pc, #148]	; (8003c78 <HAL_DMA_Abort_IT+0xe0>)
 8003be4:	4299      	cmp	r1, r3
 8003be6:	d02e      	beq.n	8003c46 <HAL_DMA_Abort_IT+0xae>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4619      	mov	r1, r3
 8003bee:	4b23      	ldr	r3, [pc, #140]	; (8003c7c <HAL_DMA_Abort_IT+0xe4>)
 8003bf0:	4299      	cmp	r1, r3
 8003bf2:	d026      	beq.n	8003c42 <HAL_DMA_Abort_IT+0xaa>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4619      	mov	r1, r3
 8003bfa:	4b21      	ldr	r3, [pc, #132]	; (8003c80 <HAL_DMA_Abort_IT+0xe8>)
 8003bfc:	4299      	cmp	r1, r3
 8003bfe:	d01d      	beq.n	8003c3c <HAL_DMA_Abort_IT+0xa4>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4619      	mov	r1, r3
 8003c06:	4b1f      	ldr	r3, [pc, #124]	; (8003c84 <HAL_DMA_Abort_IT+0xec>)
 8003c08:	4299      	cmp	r1, r3
 8003c0a:	d014      	beq.n	8003c36 <HAL_DMA_Abort_IT+0x9e>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4619      	mov	r1, r3
 8003c12:	4b1d      	ldr	r3, [pc, #116]	; (8003c88 <HAL_DMA_Abort_IT+0xf0>)
 8003c14:	4299      	cmp	r1, r3
 8003c16:	d00b      	beq.n	8003c30 <HAL_DMA_Abort_IT+0x98>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4619      	mov	r1, r3
 8003c1e:	4b1b      	ldr	r3, [pc, #108]	; (8003c8c <HAL_DMA_Abort_IT+0xf4>)
 8003c20:	4299      	cmp	r1, r3
 8003c22:	d102      	bne.n	8003c2a <HAL_DMA_Abort_IT+0x92>
 8003c24:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003c28:	e00e      	b.n	8003c48 <HAL_DMA_Abort_IT+0xb0>
 8003c2a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003c2e:	e00b      	b.n	8003c48 <HAL_DMA_Abort_IT+0xb0>
 8003c30:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003c34:	e008      	b.n	8003c48 <HAL_DMA_Abort_IT+0xb0>
 8003c36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003c3a:	e005      	b.n	8003c48 <HAL_DMA_Abort_IT+0xb0>
 8003c3c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003c40:	e002      	b.n	8003c48 <HAL_DMA_Abort_IT+0xb0>
 8003c42:	2310      	movs	r3, #16
 8003c44:	e000      	b.n	8003c48 <HAL_DMA_Abort_IT+0xb0>
 8003c46:	2301      	movs	r3, #1
 8003c48:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2200      	movs	r2, #0
 8003c56:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d003      	beq.n	8003c6a <HAL_DMA_Abort_IT+0xd2>
    {
      hdma->XferAbortCallback(hdma);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c66:	6878      	ldr	r0, [r7, #4]
 8003c68:	4798      	blx	r3
    } 
  }
  return status;
 8003c6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	3710      	adds	r7, #16
 8003c70:	46bd      	mov	sp, r7
 8003c72:	bd80      	pop	{r7, pc}
 8003c74:	40020000 	.word	0x40020000
 8003c78:	40020008 	.word	0x40020008
 8003c7c:	4002001c 	.word	0x4002001c
 8003c80:	40020030 	.word	0x40020030
 8003c84:	40020044 	.word	0x40020044
 8003c88:	40020058 	.word	0x40020058
 8003c8c:	4002006c 	.word	0x4002006c

08003c90 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b084      	sub	sp, #16
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cac:	2204      	movs	r2, #4
 8003cae:	409a      	lsls	r2, r3
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	4013      	ands	r3, r2
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d055      	beq.n	8003d64 <HAL_DMA_IRQHandler+0xd4>
 8003cb8:	68bb      	ldr	r3, [r7, #8]
 8003cba:	f003 0304 	and.w	r3, r3, #4
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d050      	beq.n	8003d64 <HAL_DMA_IRQHandler+0xd4>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f003 0320 	and.w	r3, r3, #32
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d107      	bne.n	8003ce0 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	687a      	ldr	r2, [r7, #4]
 8003cd6:	6812      	ldr	r2, [r2, #0]
 8003cd8:	6812      	ldr	r2, [r2, #0]
 8003cda:	f022 0204 	bic.w	r2, r2, #4
 8003cde:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003ce0:	4a6d      	ldr	r2, [pc, #436]	; (8003e98 <HAL_DMA_IRQHandler+0x208>)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	4619      	mov	r1, r3
 8003ce8:	4b6c      	ldr	r3, [pc, #432]	; (8003e9c <HAL_DMA_IRQHandler+0x20c>)
 8003cea:	4299      	cmp	r1, r3
 8003cec:	d02e      	beq.n	8003d4c <HAL_DMA_IRQHandler+0xbc>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4619      	mov	r1, r3
 8003cf4:	4b6a      	ldr	r3, [pc, #424]	; (8003ea0 <HAL_DMA_IRQHandler+0x210>)
 8003cf6:	4299      	cmp	r1, r3
 8003cf8:	d026      	beq.n	8003d48 <HAL_DMA_IRQHandler+0xb8>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4619      	mov	r1, r3
 8003d00:	4b68      	ldr	r3, [pc, #416]	; (8003ea4 <HAL_DMA_IRQHandler+0x214>)
 8003d02:	4299      	cmp	r1, r3
 8003d04:	d01d      	beq.n	8003d42 <HAL_DMA_IRQHandler+0xb2>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4619      	mov	r1, r3
 8003d0c:	4b66      	ldr	r3, [pc, #408]	; (8003ea8 <HAL_DMA_IRQHandler+0x218>)
 8003d0e:	4299      	cmp	r1, r3
 8003d10:	d014      	beq.n	8003d3c <HAL_DMA_IRQHandler+0xac>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	4619      	mov	r1, r3
 8003d18:	4b64      	ldr	r3, [pc, #400]	; (8003eac <HAL_DMA_IRQHandler+0x21c>)
 8003d1a:	4299      	cmp	r1, r3
 8003d1c:	d00b      	beq.n	8003d36 <HAL_DMA_IRQHandler+0xa6>
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4619      	mov	r1, r3
 8003d24:	4b62      	ldr	r3, [pc, #392]	; (8003eb0 <HAL_DMA_IRQHandler+0x220>)
 8003d26:	4299      	cmp	r1, r3
 8003d28:	d102      	bne.n	8003d30 <HAL_DMA_IRQHandler+0xa0>
 8003d2a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003d2e:	e00e      	b.n	8003d4e <HAL_DMA_IRQHandler+0xbe>
 8003d30:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003d34:	e00b      	b.n	8003d4e <HAL_DMA_IRQHandler+0xbe>
 8003d36:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003d3a:	e008      	b.n	8003d4e <HAL_DMA_IRQHandler+0xbe>
 8003d3c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003d40:	e005      	b.n	8003d4e <HAL_DMA_IRQHandler+0xbe>
 8003d42:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003d46:	e002      	b.n	8003d4e <HAL_DMA_IRQHandler+0xbe>
 8003d48:	2340      	movs	r3, #64	; 0x40
 8003d4a:	e000      	b.n	8003d4e <HAL_DMA_IRQHandler+0xbe>
 8003d4c:	2304      	movs	r3, #4
 8003d4e:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	f000 809a 	beq.w	8003e8e <HAL_DMA_IRQHandler+0x1fe>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d5e:	6878      	ldr	r0, [r7, #4]
 8003d60:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003d62:	e094      	b.n	8003e8e <HAL_DMA_IRQHandler+0x1fe>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d68:	2202      	movs	r2, #2
 8003d6a:	409a      	lsls	r2, r3
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	4013      	ands	r3, r2
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d05c      	beq.n	8003e2e <HAL_DMA_IRQHandler+0x19e>
 8003d74:	68bb      	ldr	r3, [r7, #8]
 8003d76:	f003 0302 	and.w	r3, r3, #2
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d057      	beq.n	8003e2e <HAL_DMA_IRQHandler+0x19e>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f003 0320 	and.w	r3, r3, #32
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d10b      	bne.n	8003da4 <HAL_DMA_IRQHandler+0x114>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	687a      	ldr	r2, [r7, #4]
 8003d92:	6812      	ldr	r2, [r2, #0]
 8003d94:	6812      	ldr	r2, [r2, #0]
 8003d96:	f022 020a 	bic.w	r2, r2, #10
 8003d9a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2201      	movs	r2, #1
 8003da0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003da4:	4a3c      	ldr	r2, [pc, #240]	; (8003e98 <HAL_DMA_IRQHandler+0x208>)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4619      	mov	r1, r3
 8003dac:	4b3b      	ldr	r3, [pc, #236]	; (8003e9c <HAL_DMA_IRQHandler+0x20c>)
 8003dae:	4299      	cmp	r1, r3
 8003db0:	d02e      	beq.n	8003e10 <HAL_DMA_IRQHandler+0x180>
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4619      	mov	r1, r3
 8003db8:	4b39      	ldr	r3, [pc, #228]	; (8003ea0 <HAL_DMA_IRQHandler+0x210>)
 8003dba:	4299      	cmp	r1, r3
 8003dbc:	d026      	beq.n	8003e0c <HAL_DMA_IRQHandler+0x17c>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4619      	mov	r1, r3
 8003dc4:	4b37      	ldr	r3, [pc, #220]	; (8003ea4 <HAL_DMA_IRQHandler+0x214>)
 8003dc6:	4299      	cmp	r1, r3
 8003dc8:	d01d      	beq.n	8003e06 <HAL_DMA_IRQHandler+0x176>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	4619      	mov	r1, r3
 8003dd0:	4b35      	ldr	r3, [pc, #212]	; (8003ea8 <HAL_DMA_IRQHandler+0x218>)
 8003dd2:	4299      	cmp	r1, r3
 8003dd4:	d014      	beq.n	8003e00 <HAL_DMA_IRQHandler+0x170>
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4619      	mov	r1, r3
 8003ddc:	4b33      	ldr	r3, [pc, #204]	; (8003eac <HAL_DMA_IRQHandler+0x21c>)
 8003dde:	4299      	cmp	r1, r3
 8003de0:	d00b      	beq.n	8003dfa <HAL_DMA_IRQHandler+0x16a>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	4619      	mov	r1, r3
 8003de8:	4b31      	ldr	r3, [pc, #196]	; (8003eb0 <HAL_DMA_IRQHandler+0x220>)
 8003dea:	4299      	cmp	r1, r3
 8003dec:	d102      	bne.n	8003df4 <HAL_DMA_IRQHandler+0x164>
 8003dee:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003df2:	e00e      	b.n	8003e12 <HAL_DMA_IRQHandler+0x182>
 8003df4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003df8:	e00b      	b.n	8003e12 <HAL_DMA_IRQHandler+0x182>
 8003dfa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003dfe:	e008      	b.n	8003e12 <HAL_DMA_IRQHandler+0x182>
 8003e00:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003e04:	e005      	b.n	8003e12 <HAL_DMA_IRQHandler+0x182>
 8003e06:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003e0a:	e002      	b.n	8003e12 <HAL_DMA_IRQHandler+0x182>
 8003e0c:	2320      	movs	r3, #32
 8003e0e:	e000      	b.n	8003e12 <HAL_DMA_IRQHandler+0x182>
 8003e10:	2302      	movs	r3, #2
 8003e12:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2200      	movs	r2, #0
 8003e18:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d034      	beq.n	8003e8e <HAL_DMA_IRQHandler+0x1fe>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e28:	6878      	ldr	r0, [r7, #4]
 8003e2a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003e2c:	e02f      	b.n	8003e8e <HAL_DMA_IRQHandler+0x1fe>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e32:	2208      	movs	r2, #8
 8003e34:	409a      	lsls	r2, r3
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	4013      	ands	r3, r2
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d028      	beq.n	8003e90 <HAL_DMA_IRQHandler+0x200>
 8003e3e:	68bb      	ldr	r3, [r7, #8]
 8003e40:	f003 0308 	and.w	r3, r3, #8
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d023      	beq.n	8003e90 <HAL_DMA_IRQHandler+0x200>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	687a      	ldr	r2, [r7, #4]
 8003e4e:	6812      	ldr	r2, [r2, #0]
 8003e50:	6812      	ldr	r2, [r2, #0]
 8003e52:	f022 020e 	bic.w	r2, r2, #14
 8003e56:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e5c:	687a      	ldr	r2, [r7, #4]
 8003e5e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003e60:	2101      	movs	r1, #1
 8003e62:	fa01 f202 	lsl.w	r2, r1, r2
 8003e66:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2201      	movs	r2, #1
 8003e72:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2200      	movs	r2, #0
 8003e7a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d004      	beq.n	8003e90 <HAL_DMA_IRQHandler+0x200>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e8a:	6878      	ldr	r0, [r7, #4]
 8003e8c:	4798      	blx	r3
    }
  }
  return;
 8003e8e:	bf00      	nop
 8003e90:	bf00      	nop
}
 8003e92:	3710      	adds	r7, #16
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bd80      	pop	{r7, pc}
 8003e98:	40020000 	.word	0x40020000
 8003e9c:	40020008 	.word	0x40020008
 8003ea0:	4002001c 	.word	0x4002001c
 8003ea4:	40020030 	.word	0x40020030
 8003ea8:	40020044 	.word	0x40020044
 8003eac:	40020058 	.word	0x40020058
 8003eb0:	4002006c 	.word	0x4002006c

08003eb4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	b085      	sub	sp, #20
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	60f8      	str	r0, [r7, #12]
 8003ebc:	60b9      	str	r1, [r7, #8]
 8003ebe:	607a      	str	r2, [r7, #4]
 8003ec0:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ec6:	68fa      	ldr	r2, [r7, #12]
 8003ec8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003eca:	2101      	movs	r1, #1
 8003ecc:	fa01 f202 	lsl.w	r2, r1, r2
 8003ed0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	683a      	ldr	r2, [r7, #0]
 8003ed8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	2b10      	cmp	r3, #16
 8003ee0:	d108      	bne.n	8003ef4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	687a      	ldr	r2, [r7, #4]
 8003ee8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	68ba      	ldr	r2, [r7, #8]
 8003ef0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003ef2:	e007      	b.n	8003f04 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	68ba      	ldr	r2, [r7, #8]
 8003efa:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	687a      	ldr	r2, [r7, #4]
 8003f02:	60da      	str	r2, [r3, #12]
}
 8003f04:	bf00      	nop
 8003f06:	3714      	adds	r7, #20
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bc80      	pop	{r7}
 8003f0c:	4770      	bx	lr
	...

08003f10 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f10:	b480      	push	{r7}
 8003f12:	b08b      	sub	sp, #44	; 0x2c
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
 8003f18:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 8003f1e:	2300      	movs	r3, #0
 8003f20:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 8003f22:	2300      	movs	r3, #0
 8003f24:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 8003f26:	2300      	movs	r3, #0
 8003f28:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8003f2e:	2300      	movs	r3, #0
 8003f30:	627b      	str	r3, [r7, #36]	; 0x24
 8003f32:	e127      	b.n	8004184 <HAL_GPIO_Init+0x274>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 8003f34:	2201      	movs	r2, #1
 8003f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f38:	fa02 f303 	lsl.w	r3, r2, r3
 8003f3c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	681a      	ldr	r2, [r3, #0]
 8003f42:	69fb      	ldr	r3, [r7, #28]
 8003f44:	4013      	ands	r3, r2
 8003f46:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003f48:	69ba      	ldr	r2, [r7, #24]
 8003f4a:	69fb      	ldr	r3, [r7, #28]
 8003f4c:	429a      	cmp	r2, r3
 8003f4e:	f040 8116 	bne.w	800417e <HAL_GPIO_Init+0x26e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	2b12      	cmp	r3, #18
 8003f58:	d034      	beq.n	8003fc4 <HAL_GPIO_Init+0xb4>
 8003f5a:	2b12      	cmp	r3, #18
 8003f5c:	d80d      	bhi.n	8003f7a <HAL_GPIO_Init+0x6a>
 8003f5e:	2b02      	cmp	r3, #2
 8003f60:	d02b      	beq.n	8003fba <HAL_GPIO_Init+0xaa>
 8003f62:	2b02      	cmp	r3, #2
 8003f64:	d804      	bhi.n	8003f70 <HAL_GPIO_Init+0x60>
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d031      	beq.n	8003fce <HAL_GPIO_Init+0xbe>
 8003f6a:	2b01      	cmp	r3, #1
 8003f6c:	d01c      	beq.n	8003fa8 <HAL_GPIO_Init+0x98>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003f6e:	e048      	b.n	8004002 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8003f70:	2b03      	cmp	r3, #3
 8003f72:	d043      	beq.n	8003ffc <HAL_GPIO_Init+0xec>
 8003f74:	2b11      	cmp	r3, #17
 8003f76:	d01b      	beq.n	8003fb0 <HAL_GPIO_Init+0xa0>
          break;
 8003f78:	e043      	b.n	8004002 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8003f7a:	4a87      	ldr	r2, [pc, #540]	; (8004198 <HAL_GPIO_Init+0x288>)
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d026      	beq.n	8003fce <HAL_GPIO_Init+0xbe>
 8003f80:	4a85      	ldr	r2, [pc, #532]	; (8004198 <HAL_GPIO_Init+0x288>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d806      	bhi.n	8003f94 <HAL_GPIO_Init+0x84>
 8003f86:	4a85      	ldr	r2, [pc, #532]	; (800419c <HAL_GPIO_Init+0x28c>)
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d020      	beq.n	8003fce <HAL_GPIO_Init+0xbe>
 8003f8c:	4a84      	ldr	r2, [pc, #528]	; (80041a0 <HAL_GPIO_Init+0x290>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d01d      	beq.n	8003fce <HAL_GPIO_Init+0xbe>
          break;
 8003f92:	e036      	b.n	8004002 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8003f94:	4a83      	ldr	r2, [pc, #524]	; (80041a4 <HAL_GPIO_Init+0x294>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d019      	beq.n	8003fce <HAL_GPIO_Init+0xbe>
 8003f9a:	4a83      	ldr	r2, [pc, #524]	; (80041a8 <HAL_GPIO_Init+0x298>)
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d016      	beq.n	8003fce <HAL_GPIO_Init+0xbe>
 8003fa0:	4a82      	ldr	r2, [pc, #520]	; (80041ac <HAL_GPIO_Init+0x29c>)
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d013      	beq.n	8003fce <HAL_GPIO_Init+0xbe>
          break;
 8003fa6:	e02c      	b.n	8004002 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	68db      	ldr	r3, [r3, #12]
 8003fac:	623b      	str	r3, [r7, #32]
          break;
 8003fae:	e028      	b.n	8004002 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	68db      	ldr	r3, [r3, #12]
 8003fb4:	3304      	adds	r3, #4
 8003fb6:	623b      	str	r3, [r7, #32]
          break;
 8003fb8:	e023      	b.n	8004002 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	68db      	ldr	r3, [r3, #12]
 8003fbe:	3308      	adds	r3, #8
 8003fc0:	623b      	str	r3, [r7, #32]
          break;
 8003fc2:	e01e      	b.n	8004002 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	68db      	ldr	r3, [r3, #12]
 8003fc8:	330c      	adds	r3, #12
 8003fca:	623b      	str	r3, [r7, #32]
          break;
 8003fcc:	e019      	b.n	8004002 <HAL_GPIO_Init+0xf2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	689b      	ldr	r3, [r3, #8]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d102      	bne.n	8003fdc <HAL_GPIO_Init+0xcc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003fd6:	2304      	movs	r3, #4
 8003fd8:	623b      	str	r3, [r7, #32]
          break;
 8003fda:	e012      	b.n	8004002 <HAL_GPIO_Init+0xf2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	689b      	ldr	r3, [r3, #8]
 8003fe0:	2b01      	cmp	r3, #1
 8003fe2:	d105      	bne.n	8003ff0 <HAL_GPIO_Init+0xe0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003fe4:	2308      	movs	r3, #8
 8003fe6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	69fa      	ldr	r2, [r7, #28]
 8003fec:	611a      	str	r2, [r3, #16]
          break;
 8003fee:	e008      	b.n	8004002 <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003ff0:	2308      	movs	r3, #8
 8003ff2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	69fa      	ldr	r2, [r7, #28]
 8003ff8:	615a      	str	r2, [r3, #20]
          break;
 8003ffa:	e002      	b.n	8004002 <HAL_GPIO_Init+0xf2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	623b      	str	r3, [r7, #32]
          break;
 8004000:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004002:	69bb      	ldr	r3, [r7, #24]
 8004004:	2bff      	cmp	r3, #255	; 0xff
 8004006:	d801      	bhi.n	800400c <HAL_GPIO_Init+0xfc>
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	e001      	b.n	8004010 <HAL_GPIO_Init+0x100>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	3304      	adds	r3, #4
 8004010:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 8004012:	69bb      	ldr	r3, [r7, #24]
 8004014:	2bff      	cmp	r3, #255	; 0xff
 8004016:	d802      	bhi.n	800401e <HAL_GPIO_Init+0x10e>
 8004018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800401a:	009b      	lsls	r3, r3, #2
 800401c:	e002      	b.n	8004024 <HAL_GPIO_Init+0x114>
 800401e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004020:	3b08      	subs	r3, #8
 8004022:	009b      	lsls	r3, r3, #2
 8004024:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681a      	ldr	r2, [r3, #0]
 800402a:	210f      	movs	r1, #15
 800402c:	693b      	ldr	r3, [r7, #16]
 800402e:	fa01 f303 	lsl.w	r3, r1, r3
 8004032:	43db      	mvns	r3, r3
 8004034:	401a      	ands	r2, r3
 8004036:	6a39      	ldr	r1, [r7, #32]
 8004038:	693b      	ldr	r3, [r7, #16]
 800403a:	fa01 f303 	lsl.w	r3, r1, r3
 800403e:	431a      	orrs	r2, r3
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800404c:	2b00      	cmp	r3, #0
 800404e:	f000 8096 	beq.w	800417e <HAL_GPIO_Init+0x26e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004052:	4a57      	ldr	r2, [pc, #348]	; (80041b0 <HAL_GPIO_Init+0x2a0>)
 8004054:	4b56      	ldr	r3, [pc, #344]	; (80041b0 <HAL_GPIO_Init+0x2a0>)
 8004056:	699b      	ldr	r3, [r3, #24]
 8004058:	f043 0301 	orr.w	r3, r3, #1
 800405c:	6193      	str	r3, [r2, #24]
 800405e:	4b54      	ldr	r3, [pc, #336]	; (80041b0 <HAL_GPIO_Init+0x2a0>)
 8004060:	699b      	ldr	r3, [r3, #24]
 8004062:	f003 0301 	and.w	r3, r3, #1
 8004066:	60bb      	str	r3, [r7, #8]
 8004068:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 800406a:	4a52      	ldr	r2, [pc, #328]	; (80041b4 <HAL_GPIO_Init+0x2a4>)
 800406c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800406e:	089b      	lsrs	r3, r3, #2
 8004070:	3302      	adds	r3, #2
 8004072:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004076:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8004078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800407a:	f003 0303 	and.w	r3, r3, #3
 800407e:	009b      	lsls	r3, r3, #2
 8004080:	220f      	movs	r2, #15
 8004082:	fa02 f303 	lsl.w	r3, r2, r3
 8004086:	43db      	mvns	r3, r3
 8004088:	697a      	ldr	r2, [r7, #20]
 800408a:	4013      	ands	r3, r2
 800408c:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	4a49      	ldr	r2, [pc, #292]	; (80041b8 <HAL_GPIO_Init+0x2a8>)
 8004092:	4293      	cmp	r3, r2
 8004094:	d013      	beq.n	80040be <HAL_GPIO_Init+0x1ae>
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	4a48      	ldr	r2, [pc, #288]	; (80041bc <HAL_GPIO_Init+0x2ac>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d00d      	beq.n	80040ba <HAL_GPIO_Init+0x1aa>
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	4a47      	ldr	r2, [pc, #284]	; (80041c0 <HAL_GPIO_Init+0x2b0>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d007      	beq.n	80040b6 <HAL_GPIO_Init+0x1a6>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	4a46      	ldr	r2, [pc, #280]	; (80041c4 <HAL_GPIO_Init+0x2b4>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d101      	bne.n	80040b2 <HAL_GPIO_Init+0x1a2>
 80040ae:	2303      	movs	r3, #3
 80040b0:	e006      	b.n	80040c0 <HAL_GPIO_Init+0x1b0>
 80040b2:	2304      	movs	r3, #4
 80040b4:	e004      	b.n	80040c0 <HAL_GPIO_Init+0x1b0>
 80040b6:	2302      	movs	r3, #2
 80040b8:	e002      	b.n	80040c0 <HAL_GPIO_Init+0x1b0>
 80040ba:	2301      	movs	r3, #1
 80040bc:	e000      	b.n	80040c0 <HAL_GPIO_Init+0x1b0>
 80040be:	2300      	movs	r3, #0
 80040c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040c2:	f002 0203 	and.w	r2, r2, #3
 80040c6:	0092      	lsls	r2, r2, #2
 80040c8:	4093      	lsls	r3, r2
 80040ca:	697a      	ldr	r2, [r7, #20]
 80040cc:	4313      	orrs	r3, r2
 80040ce:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 80040d0:	4938      	ldr	r1, [pc, #224]	; (80041b4 <HAL_GPIO_Init+0x2a4>)
 80040d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040d4:	089b      	lsrs	r3, r3, #2
 80040d6:	3302      	adds	r3, #2
 80040d8:	697a      	ldr	r2, [r7, #20]
 80040da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	685b      	ldr	r3, [r3, #4]
 80040e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d006      	beq.n	80040f8 <HAL_GPIO_Init+0x1e8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80040ea:	4937      	ldr	r1, [pc, #220]	; (80041c8 <HAL_GPIO_Init+0x2b8>)
 80040ec:	4b36      	ldr	r3, [pc, #216]	; (80041c8 <HAL_GPIO_Init+0x2b8>)
 80040ee:	681a      	ldr	r2, [r3, #0]
 80040f0:	69bb      	ldr	r3, [r7, #24]
 80040f2:	4313      	orrs	r3, r2
 80040f4:	600b      	str	r3, [r1, #0]
 80040f6:	e006      	b.n	8004106 <HAL_GPIO_Init+0x1f6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80040f8:	4933      	ldr	r1, [pc, #204]	; (80041c8 <HAL_GPIO_Init+0x2b8>)
 80040fa:	4b33      	ldr	r3, [pc, #204]	; (80041c8 <HAL_GPIO_Init+0x2b8>)
 80040fc:	681a      	ldr	r2, [r3, #0]
 80040fe:	69bb      	ldr	r3, [r7, #24]
 8004100:	43db      	mvns	r3, r3
 8004102:	4013      	ands	r3, r2
 8004104:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800410e:	2b00      	cmp	r3, #0
 8004110:	d006      	beq.n	8004120 <HAL_GPIO_Init+0x210>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004112:	492d      	ldr	r1, [pc, #180]	; (80041c8 <HAL_GPIO_Init+0x2b8>)
 8004114:	4b2c      	ldr	r3, [pc, #176]	; (80041c8 <HAL_GPIO_Init+0x2b8>)
 8004116:	685a      	ldr	r2, [r3, #4]
 8004118:	69bb      	ldr	r3, [r7, #24]
 800411a:	4313      	orrs	r3, r2
 800411c:	604b      	str	r3, [r1, #4]
 800411e:	e006      	b.n	800412e <HAL_GPIO_Init+0x21e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004120:	4929      	ldr	r1, [pc, #164]	; (80041c8 <HAL_GPIO_Init+0x2b8>)
 8004122:	4b29      	ldr	r3, [pc, #164]	; (80041c8 <HAL_GPIO_Init+0x2b8>)
 8004124:	685a      	ldr	r2, [r3, #4]
 8004126:	69bb      	ldr	r3, [r7, #24]
 8004128:	43db      	mvns	r3, r3
 800412a:	4013      	ands	r3, r2
 800412c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004136:	2b00      	cmp	r3, #0
 8004138:	d006      	beq.n	8004148 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800413a:	4923      	ldr	r1, [pc, #140]	; (80041c8 <HAL_GPIO_Init+0x2b8>)
 800413c:	4b22      	ldr	r3, [pc, #136]	; (80041c8 <HAL_GPIO_Init+0x2b8>)
 800413e:	689a      	ldr	r2, [r3, #8]
 8004140:	69bb      	ldr	r3, [r7, #24]
 8004142:	4313      	orrs	r3, r2
 8004144:	608b      	str	r3, [r1, #8]
 8004146:	e006      	b.n	8004156 <HAL_GPIO_Init+0x246>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004148:	491f      	ldr	r1, [pc, #124]	; (80041c8 <HAL_GPIO_Init+0x2b8>)
 800414a:	4b1f      	ldr	r3, [pc, #124]	; (80041c8 <HAL_GPIO_Init+0x2b8>)
 800414c:	689a      	ldr	r2, [r3, #8]
 800414e:	69bb      	ldr	r3, [r7, #24]
 8004150:	43db      	mvns	r3, r3
 8004152:	4013      	ands	r3, r2
 8004154:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800415e:	2b00      	cmp	r3, #0
 8004160:	d006      	beq.n	8004170 <HAL_GPIO_Init+0x260>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004162:	4919      	ldr	r1, [pc, #100]	; (80041c8 <HAL_GPIO_Init+0x2b8>)
 8004164:	4b18      	ldr	r3, [pc, #96]	; (80041c8 <HAL_GPIO_Init+0x2b8>)
 8004166:	68da      	ldr	r2, [r3, #12]
 8004168:	69bb      	ldr	r3, [r7, #24]
 800416a:	4313      	orrs	r3, r2
 800416c:	60cb      	str	r3, [r1, #12]
 800416e:	e006      	b.n	800417e <HAL_GPIO_Init+0x26e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004170:	4915      	ldr	r1, [pc, #84]	; (80041c8 <HAL_GPIO_Init+0x2b8>)
 8004172:	4b15      	ldr	r3, [pc, #84]	; (80041c8 <HAL_GPIO_Init+0x2b8>)
 8004174:	68da      	ldr	r2, [r3, #12]
 8004176:	69bb      	ldr	r3, [r7, #24]
 8004178:	43db      	mvns	r3, r3
 800417a:	4013      	ands	r3, r2
 800417c:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 800417e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004180:	3301      	adds	r3, #1
 8004182:	627b      	str	r3, [r7, #36]	; 0x24
 8004184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004186:	2b0f      	cmp	r3, #15
 8004188:	f67f aed4 	bls.w	8003f34 <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 800418c:	bf00      	nop
 800418e:	372c      	adds	r7, #44	; 0x2c
 8004190:	46bd      	mov	sp, r7
 8004192:	bc80      	pop	{r7}
 8004194:	4770      	bx	lr
 8004196:	bf00      	nop
 8004198:	10210000 	.word	0x10210000
 800419c:	10110000 	.word	0x10110000
 80041a0:	10120000 	.word	0x10120000
 80041a4:	10310000 	.word	0x10310000
 80041a8:	10320000 	.word	0x10320000
 80041ac:	10220000 	.word	0x10220000
 80041b0:	40021000 	.word	0x40021000
 80041b4:	40010000 	.word	0x40010000
 80041b8:	40010800 	.word	0x40010800
 80041bc:	40010c00 	.word	0x40010c00
 80041c0:	40011000 	.word	0x40011000
 80041c4:	40011400 	.word	0x40011400
 80041c8:	40010400 	.word	0x40010400

080041cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80041cc:	b480      	push	{r7}
 80041ce:	b083      	sub	sp, #12
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
 80041d4:	460b      	mov	r3, r1
 80041d6:	807b      	strh	r3, [r7, #2]
 80041d8:	4613      	mov	r3, r2
 80041da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80041dc:	787b      	ldrb	r3, [r7, #1]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d003      	beq.n	80041ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80041e2:	887a      	ldrh	r2, [r7, #2]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80041e8:	e003      	b.n	80041f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80041ea:	887b      	ldrh	r3, [r7, #2]
 80041ec:	041a      	lsls	r2, r3, #16
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	611a      	str	r2, [r3, #16]
}
 80041f2:	bf00      	nop
 80041f4:	370c      	adds	r7, #12
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bc80      	pop	{r7}
 80041fa:	4770      	bx	lr

080041fc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b082      	sub	sp, #8
 8004200:	af00      	add	r7, sp, #0
 8004202:	4603      	mov	r3, r0
 8004204:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004206:	4b08      	ldr	r3, [pc, #32]	; (8004228 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004208:	695a      	ldr	r2, [r3, #20]
 800420a:	88fb      	ldrh	r3, [r7, #6]
 800420c:	4013      	ands	r3, r2
 800420e:	2b00      	cmp	r3, #0
 8004210:	d006      	beq.n	8004220 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004212:	4a05      	ldr	r2, [pc, #20]	; (8004228 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004214:	88fb      	ldrh	r3, [r7, #6]
 8004216:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004218:	88fb      	ldrh	r3, [r7, #6]
 800421a:	4618      	mov	r0, r3
 800421c:	f7fd ff40 	bl	80020a0 <HAL_GPIO_EXTI_Callback>
  }
}
 8004220:	bf00      	nop
 8004222:	3708      	adds	r7, #8
 8004224:	46bd      	mov	sp, r7
 8004226:	bd80      	pop	{r7, pc}
 8004228:	40010400 	.word	0x40010400

0800422c <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 800422c:	b480      	push	{r7}
 800422e:	b083      	sub	sp, #12
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
 8004234:	460b      	mov	r3, r1
 8004236:	70fb      	strb	r3, [r7, #3]
  UNUSED(Regulator);

  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004238:	4a09      	ldr	r2, [pc, #36]	; (8004260 <HAL_PWR_EnterSLEEPMode+0x34>)
 800423a:	4b09      	ldr	r3, [pc, #36]	; (8004260 <HAL_PWR_EnterSLEEPMode+0x34>)
 800423c:	691b      	ldr	r3, [r3, #16]
 800423e:	f023 0304 	bic.w	r3, r3, #4
 8004242:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8004244:	78fb      	ldrb	r3, [r7, #3]
 8004246:	2b01      	cmp	r3, #1
 8004248:	d101      	bne.n	800424e <HAL_PWR_EnterSLEEPMode+0x22>
  \brief   Wait For Interrupt
  \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs.
 */
__attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
 800424a:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 800424c:	e002      	b.n	8004254 <HAL_PWR_EnterSLEEPMode+0x28>
  \brief   Send Event
  \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 */
__attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
{
  __ASM volatile ("sev");
 800424e:	bf40      	sev
  __ASM volatile ("wfe");
 8004250:	bf20      	wfe
 8004252:	bf20      	wfe
 8004254:	bf00      	nop
 8004256:	370c      	adds	r7, #12
 8004258:	46bd      	mov	sp, r7
 800425a:	bc80      	pop	{r7}
 800425c:	4770      	bx	lr
 800425e:	bf00      	nop
 8004260:	e000ed00 	.word	0xe000ed00

08004264 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b086      	sub	sp, #24
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 800426c:	2300      	movs	r3, #0
 800426e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f003 0301 	and.w	r3, r3, #1
 8004278:	2b00      	cmp	r3, #0
 800427a:	f000 8087 	beq.w	800438c <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800427e:	4b92      	ldr	r3, [pc, #584]	; (80044c8 <HAL_RCC_OscConfig+0x264>)
 8004280:	685b      	ldr	r3, [r3, #4]
 8004282:	f003 030c 	and.w	r3, r3, #12
 8004286:	2b04      	cmp	r3, #4
 8004288:	d00c      	beq.n	80042a4 <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800428a:	4b8f      	ldr	r3, [pc, #572]	; (80044c8 <HAL_RCC_OscConfig+0x264>)
 800428c:	685b      	ldr	r3, [r3, #4]
 800428e:	f003 030c 	and.w	r3, r3, #12
 8004292:	2b08      	cmp	r3, #8
 8004294:	d112      	bne.n	80042bc <HAL_RCC_OscConfig+0x58>
 8004296:	4b8c      	ldr	r3, [pc, #560]	; (80044c8 <HAL_RCC_OscConfig+0x264>)
 8004298:	685b      	ldr	r3, [r3, #4]
 800429a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800429e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042a2:	d10b      	bne.n	80042bc <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042a4:	4b88      	ldr	r3, [pc, #544]	; (80044c8 <HAL_RCC_OscConfig+0x264>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d06c      	beq.n	800438a <HAL_RCC_OscConfig+0x126>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d168      	bne.n	800438a <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 80042b8:	2301      	movs	r3, #1
 80042ba:	e22d      	b.n	8004718 <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042c4:	d106      	bne.n	80042d4 <HAL_RCC_OscConfig+0x70>
 80042c6:	4a80      	ldr	r2, [pc, #512]	; (80044c8 <HAL_RCC_OscConfig+0x264>)
 80042c8:	4b7f      	ldr	r3, [pc, #508]	; (80044c8 <HAL_RCC_OscConfig+0x264>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042d0:	6013      	str	r3, [r2, #0]
 80042d2:	e02e      	b.n	8004332 <HAL_RCC_OscConfig+0xce>
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	685b      	ldr	r3, [r3, #4]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d10c      	bne.n	80042f6 <HAL_RCC_OscConfig+0x92>
 80042dc:	4a7a      	ldr	r2, [pc, #488]	; (80044c8 <HAL_RCC_OscConfig+0x264>)
 80042de:	4b7a      	ldr	r3, [pc, #488]	; (80044c8 <HAL_RCC_OscConfig+0x264>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80042e6:	6013      	str	r3, [r2, #0]
 80042e8:	4a77      	ldr	r2, [pc, #476]	; (80044c8 <HAL_RCC_OscConfig+0x264>)
 80042ea:	4b77      	ldr	r3, [pc, #476]	; (80044c8 <HAL_RCC_OscConfig+0x264>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80042f2:	6013      	str	r3, [r2, #0]
 80042f4:	e01d      	b.n	8004332 <HAL_RCC_OscConfig+0xce>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	685b      	ldr	r3, [r3, #4]
 80042fa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80042fe:	d10c      	bne.n	800431a <HAL_RCC_OscConfig+0xb6>
 8004300:	4a71      	ldr	r2, [pc, #452]	; (80044c8 <HAL_RCC_OscConfig+0x264>)
 8004302:	4b71      	ldr	r3, [pc, #452]	; (80044c8 <HAL_RCC_OscConfig+0x264>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800430a:	6013      	str	r3, [r2, #0]
 800430c:	4a6e      	ldr	r2, [pc, #440]	; (80044c8 <HAL_RCC_OscConfig+0x264>)
 800430e:	4b6e      	ldr	r3, [pc, #440]	; (80044c8 <HAL_RCC_OscConfig+0x264>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004316:	6013      	str	r3, [r2, #0]
 8004318:	e00b      	b.n	8004332 <HAL_RCC_OscConfig+0xce>
 800431a:	4a6b      	ldr	r2, [pc, #428]	; (80044c8 <HAL_RCC_OscConfig+0x264>)
 800431c:	4b6a      	ldr	r3, [pc, #424]	; (80044c8 <HAL_RCC_OscConfig+0x264>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004324:	6013      	str	r3, [r2, #0]
 8004326:	4a68      	ldr	r2, [pc, #416]	; (80044c8 <HAL_RCC_OscConfig+0x264>)
 8004328:	4b67      	ldr	r3, [pc, #412]	; (80044c8 <HAL_RCC_OscConfig+0x264>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004330:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d013      	beq.n	8004362 <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800433a:	f7fe fc23 	bl	8002b84 <HAL_GetTick>
 800433e:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004340:	e008      	b.n	8004354 <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004342:	f7fe fc1f 	bl	8002b84 <HAL_GetTick>
 8004346:	4602      	mov	r2, r0
 8004348:	693b      	ldr	r3, [r7, #16]
 800434a:	1ad3      	subs	r3, r2, r3
 800434c:	2b64      	cmp	r3, #100	; 0x64
 800434e:	d901      	bls.n	8004354 <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 8004350:	2303      	movs	r3, #3
 8004352:	e1e1      	b.n	8004718 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004354:	4b5c      	ldr	r3, [pc, #368]	; (80044c8 <HAL_RCC_OscConfig+0x264>)
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800435c:	2b00      	cmp	r3, #0
 800435e:	d0f0      	beq.n	8004342 <HAL_RCC_OscConfig+0xde>
 8004360:	e014      	b.n	800438c <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004362:	f7fe fc0f 	bl	8002b84 <HAL_GetTick>
 8004366:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004368:	e008      	b.n	800437c <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800436a:	f7fe fc0b 	bl	8002b84 <HAL_GetTick>
 800436e:	4602      	mov	r2, r0
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	1ad3      	subs	r3, r2, r3
 8004374:	2b64      	cmp	r3, #100	; 0x64
 8004376:	d901      	bls.n	800437c <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 8004378:	2303      	movs	r3, #3
 800437a:	e1cd      	b.n	8004718 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800437c:	4b52      	ldr	r3, [pc, #328]	; (80044c8 <HAL_RCC_OscConfig+0x264>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004384:	2b00      	cmp	r3, #0
 8004386:	d1f0      	bne.n	800436a <HAL_RCC_OscConfig+0x106>
 8004388:	e000      	b.n	800438c <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800438a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f003 0302 	and.w	r3, r3, #2
 8004394:	2b00      	cmp	r3, #0
 8004396:	d063      	beq.n	8004460 <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004398:	4b4b      	ldr	r3, [pc, #300]	; (80044c8 <HAL_RCC_OscConfig+0x264>)
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	f003 030c 	and.w	r3, r3, #12
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d00b      	beq.n	80043bc <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80043a4:	4b48      	ldr	r3, [pc, #288]	; (80044c8 <HAL_RCC_OscConfig+0x264>)
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	f003 030c 	and.w	r3, r3, #12
 80043ac:	2b08      	cmp	r3, #8
 80043ae:	d11c      	bne.n	80043ea <HAL_RCC_OscConfig+0x186>
 80043b0:	4b45      	ldr	r3, [pc, #276]	; (80044c8 <HAL_RCC_OscConfig+0x264>)
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d116      	bne.n	80043ea <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043bc:	4b42      	ldr	r3, [pc, #264]	; (80044c8 <HAL_RCC_OscConfig+0x264>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f003 0302 	and.w	r3, r3, #2
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d005      	beq.n	80043d4 <HAL_RCC_OscConfig+0x170>
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	691b      	ldr	r3, [r3, #16]
 80043cc:	2b01      	cmp	r3, #1
 80043ce:	d001      	beq.n	80043d4 <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 80043d0:	2301      	movs	r3, #1
 80043d2:	e1a1      	b.n	8004718 <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043d4:	493c      	ldr	r1, [pc, #240]	; (80044c8 <HAL_RCC_OscConfig+0x264>)
 80043d6:	4b3c      	ldr	r3, [pc, #240]	; (80044c8 <HAL_RCC_OscConfig+0x264>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	695b      	ldr	r3, [r3, #20]
 80043e2:	00db      	lsls	r3, r3, #3
 80043e4:	4313      	orrs	r3, r2
 80043e6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043e8:	e03a      	b.n	8004460 <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	691b      	ldr	r3, [r3, #16]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d020      	beq.n	8004434 <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80043f2:	4b36      	ldr	r3, [pc, #216]	; (80044cc <HAL_RCC_OscConfig+0x268>)
 80043f4:	2201      	movs	r2, #1
 80043f6:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043f8:	f7fe fbc4 	bl	8002b84 <HAL_GetTick>
 80043fc:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043fe:	e008      	b.n	8004412 <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004400:	f7fe fbc0 	bl	8002b84 <HAL_GetTick>
 8004404:	4602      	mov	r2, r0
 8004406:	693b      	ldr	r3, [r7, #16]
 8004408:	1ad3      	subs	r3, r2, r3
 800440a:	2b02      	cmp	r3, #2
 800440c:	d901      	bls.n	8004412 <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 800440e:	2303      	movs	r3, #3
 8004410:	e182      	b.n	8004718 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004412:	4b2d      	ldr	r3, [pc, #180]	; (80044c8 <HAL_RCC_OscConfig+0x264>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f003 0302 	and.w	r3, r3, #2
 800441a:	2b00      	cmp	r3, #0
 800441c:	d0f0      	beq.n	8004400 <HAL_RCC_OscConfig+0x19c>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800441e:	492a      	ldr	r1, [pc, #168]	; (80044c8 <HAL_RCC_OscConfig+0x264>)
 8004420:	4b29      	ldr	r3, [pc, #164]	; (80044c8 <HAL_RCC_OscConfig+0x264>)
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	695b      	ldr	r3, [r3, #20]
 800442c:	00db      	lsls	r3, r3, #3
 800442e:	4313      	orrs	r3, r2
 8004430:	600b      	str	r3, [r1, #0]
 8004432:	e015      	b.n	8004460 <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004434:	4b25      	ldr	r3, [pc, #148]	; (80044cc <HAL_RCC_OscConfig+0x268>)
 8004436:	2200      	movs	r2, #0
 8004438:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800443a:	f7fe fba3 	bl	8002b84 <HAL_GetTick>
 800443e:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004440:	e008      	b.n	8004454 <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004442:	f7fe fb9f 	bl	8002b84 <HAL_GetTick>
 8004446:	4602      	mov	r2, r0
 8004448:	693b      	ldr	r3, [r7, #16]
 800444a:	1ad3      	subs	r3, r2, r3
 800444c:	2b02      	cmp	r3, #2
 800444e:	d901      	bls.n	8004454 <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 8004450:	2303      	movs	r3, #3
 8004452:	e161      	b.n	8004718 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004454:	4b1c      	ldr	r3, [pc, #112]	; (80044c8 <HAL_RCC_OscConfig+0x264>)
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f003 0302 	and.w	r3, r3, #2
 800445c:	2b00      	cmp	r3, #0
 800445e:	d1f0      	bne.n	8004442 <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f003 0308 	and.w	r3, r3, #8
 8004468:	2b00      	cmp	r3, #0
 800446a:	d039      	beq.n	80044e0 <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	699b      	ldr	r3, [r3, #24]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d019      	beq.n	80044a8 <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004474:	4b16      	ldr	r3, [pc, #88]	; (80044d0 <HAL_RCC_OscConfig+0x26c>)
 8004476:	2201      	movs	r2, #1
 8004478:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800447a:	f7fe fb83 	bl	8002b84 <HAL_GetTick>
 800447e:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004480:	e008      	b.n	8004494 <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004482:	f7fe fb7f 	bl	8002b84 <HAL_GetTick>
 8004486:	4602      	mov	r2, r0
 8004488:	693b      	ldr	r3, [r7, #16]
 800448a:	1ad3      	subs	r3, r2, r3
 800448c:	2b02      	cmp	r3, #2
 800448e:	d901      	bls.n	8004494 <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 8004490:	2303      	movs	r3, #3
 8004492:	e141      	b.n	8004718 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004494:	4b0c      	ldr	r3, [pc, #48]	; (80044c8 <HAL_RCC_OscConfig+0x264>)
 8004496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004498:	f003 0302 	and.w	r3, r3, #2
 800449c:	2b00      	cmp	r3, #0
 800449e:	d0f0      	beq.n	8004482 <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 80044a0:	2001      	movs	r0, #1
 80044a2:	f000 facb 	bl	8004a3c <RCC_Delay>
 80044a6:	e01b      	b.n	80044e0 <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80044a8:	4b09      	ldr	r3, [pc, #36]	; (80044d0 <HAL_RCC_OscConfig+0x26c>)
 80044aa:	2200      	movs	r2, #0
 80044ac:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044ae:	f7fe fb69 	bl	8002b84 <HAL_GetTick>
 80044b2:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044b4:	e00e      	b.n	80044d4 <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80044b6:	f7fe fb65 	bl	8002b84 <HAL_GetTick>
 80044ba:	4602      	mov	r2, r0
 80044bc:	693b      	ldr	r3, [r7, #16]
 80044be:	1ad3      	subs	r3, r2, r3
 80044c0:	2b02      	cmp	r3, #2
 80044c2:	d907      	bls.n	80044d4 <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 80044c4:	2303      	movs	r3, #3
 80044c6:	e127      	b.n	8004718 <HAL_RCC_OscConfig+0x4b4>
 80044c8:	40021000 	.word	0x40021000
 80044cc:	42420000 	.word	0x42420000
 80044d0:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044d4:	4b92      	ldr	r3, [pc, #584]	; (8004720 <HAL_RCC_OscConfig+0x4bc>)
 80044d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044d8:	f003 0302 	and.w	r3, r3, #2
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d1ea      	bne.n	80044b6 <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f003 0304 	and.w	r3, r3, #4
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	f000 80a6 	beq.w	800463a <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 80044ee:	2300      	movs	r3, #0
 80044f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044f2:	4b8b      	ldr	r3, [pc, #556]	; (8004720 <HAL_RCC_OscConfig+0x4bc>)
 80044f4:	69db      	ldr	r3, [r3, #28]
 80044f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d10d      	bne.n	800451a <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80044fe:	4a88      	ldr	r2, [pc, #544]	; (8004720 <HAL_RCC_OscConfig+0x4bc>)
 8004500:	4b87      	ldr	r3, [pc, #540]	; (8004720 <HAL_RCC_OscConfig+0x4bc>)
 8004502:	69db      	ldr	r3, [r3, #28]
 8004504:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004508:	61d3      	str	r3, [r2, #28]
 800450a:	4b85      	ldr	r3, [pc, #532]	; (8004720 <HAL_RCC_OscConfig+0x4bc>)
 800450c:	69db      	ldr	r3, [r3, #28]
 800450e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004512:	60fb      	str	r3, [r7, #12]
 8004514:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004516:	2301      	movs	r3, #1
 8004518:	75fb      	strb	r3, [r7, #23]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800451a:	4b82      	ldr	r3, [pc, #520]	; (8004724 <HAL_RCC_OscConfig+0x4c0>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004522:	2b00      	cmp	r3, #0
 8004524:	d118      	bne.n	8004558 <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004526:	4a7f      	ldr	r2, [pc, #508]	; (8004724 <HAL_RCC_OscConfig+0x4c0>)
 8004528:	4b7e      	ldr	r3, [pc, #504]	; (8004724 <HAL_RCC_OscConfig+0x4c0>)
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004530:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004532:	f7fe fb27 	bl	8002b84 <HAL_GetTick>
 8004536:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004538:	e008      	b.n	800454c <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800453a:	f7fe fb23 	bl	8002b84 <HAL_GetTick>
 800453e:	4602      	mov	r2, r0
 8004540:	693b      	ldr	r3, [r7, #16]
 8004542:	1ad3      	subs	r3, r2, r3
 8004544:	2b64      	cmp	r3, #100	; 0x64
 8004546:	d901      	bls.n	800454c <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 8004548:	2303      	movs	r3, #3
 800454a:	e0e5      	b.n	8004718 <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800454c:	4b75      	ldr	r3, [pc, #468]	; (8004724 <HAL_RCC_OscConfig+0x4c0>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004554:	2b00      	cmp	r3, #0
 8004556:	d0f0      	beq.n	800453a <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	68db      	ldr	r3, [r3, #12]
 800455c:	2b01      	cmp	r3, #1
 800455e:	d106      	bne.n	800456e <HAL_RCC_OscConfig+0x30a>
 8004560:	4a6f      	ldr	r2, [pc, #444]	; (8004720 <HAL_RCC_OscConfig+0x4bc>)
 8004562:	4b6f      	ldr	r3, [pc, #444]	; (8004720 <HAL_RCC_OscConfig+0x4bc>)
 8004564:	6a1b      	ldr	r3, [r3, #32]
 8004566:	f043 0301 	orr.w	r3, r3, #1
 800456a:	6213      	str	r3, [r2, #32]
 800456c:	e02d      	b.n	80045ca <HAL_RCC_OscConfig+0x366>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	68db      	ldr	r3, [r3, #12]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d10c      	bne.n	8004590 <HAL_RCC_OscConfig+0x32c>
 8004576:	4a6a      	ldr	r2, [pc, #424]	; (8004720 <HAL_RCC_OscConfig+0x4bc>)
 8004578:	4b69      	ldr	r3, [pc, #420]	; (8004720 <HAL_RCC_OscConfig+0x4bc>)
 800457a:	6a1b      	ldr	r3, [r3, #32]
 800457c:	f023 0301 	bic.w	r3, r3, #1
 8004580:	6213      	str	r3, [r2, #32]
 8004582:	4a67      	ldr	r2, [pc, #412]	; (8004720 <HAL_RCC_OscConfig+0x4bc>)
 8004584:	4b66      	ldr	r3, [pc, #408]	; (8004720 <HAL_RCC_OscConfig+0x4bc>)
 8004586:	6a1b      	ldr	r3, [r3, #32]
 8004588:	f023 0304 	bic.w	r3, r3, #4
 800458c:	6213      	str	r3, [r2, #32]
 800458e:	e01c      	b.n	80045ca <HAL_RCC_OscConfig+0x366>
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	68db      	ldr	r3, [r3, #12]
 8004594:	2b05      	cmp	r3, #5
 8004596:	d10c      	bne.n	80045b2 <HAL_RCC_OscConfig+0x34e>
 8004598:	4a61      	ldr	r2, [pc, #388]	; (8004720 <HAL_RCC_OscConfig+0x4bc>)
 800459a:	4b61      	ldr	r3, [pc, #388]	; (8004720 <HAL_RCC_OscConfig+0x4bc>)
 800459c:	6a1b      	ldr	r3, [r3, #32]
 800459e:	f043 0304 	orr.w	r3, r3, #4
 80045a2:	6213      	str	r3, [r2, #32]
 80045a4:	4a5e      	ldr	r2, [pc, #376]	; (8004720 <HAL_RCC_OscConfig+0x4bc>)
 80045a6:	4b5e      	ldr	r3, [pc, #376]	; (8004720 <HAL_RCC_OscConfig+0x4bc>)
 80045a8:	6a1b      	ldr	r3, [r3, #32]
 80045aa:	f043 0301 	orr.w	r3, r3, #1
 80045ae:	6213      	str	r3, [r2, #32]
 80045b0:	e00b      	b.n	80045ca <HAL_RCC_OscConfig+0x366>
 80045b2:	4a5b      	ldr	r2, [pc, #364]	; (8004720 <HAL_RCC_OscConfig+0x4bc>)
 80045b4:	4b5a      	ldr	r3, [pc, #360]	; (8004720 <HAL_RCC_OscConfig+0x4bc>)
 80045b6:	6a1b      	ldr	r3, [r3, #32]
 80045b8:	f023 0301 	bic.w	r3, r3, #1
 80045bc:	6213      	str	r3, [r2, #32]
 80045be:	4a58      	ldr	r2, [pc, #352]	; (8004720 <HAL_RCC_OscConfig+0x4bc>)
 80045c0:	4b57      	ldr	r3, [pc, #348]	; (8004720 <HAL_RCC_OscConfig+0x4bc>)
 80045c2:	6a1b      	ldr	r3, [r3, #32]
 80045c4:	f023 0304 	bic.w	r3, r3, #4
 80045c8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	68db      	ldr	r3, [r3, #12]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d015      	beq.n	80045fe <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045d2:	f7fe fad7 	bl	8002b84 <HAL_GetTick>
 80045d6:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045d8:	e00a      	b.n	80045f0 <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80045da:	f7fe fad3 	bl	8002b84 <HAL_GetTick>
 80045de:	4602      	mov	r2, r0
 80045e0:	693b      	ldr	r3, [r7, #16]
 80045e2:	1ad3      	subs	r3, r2, r3
 80045e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d901      	bls.n	80045f0 <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 80045ec:	2303      	movs	r3, #3
 80045ee:	e093      	b.n	8004718 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045f0:	4b4b      	ldr	r3, [pc, #300]	; (8004720 <HAL_RCC_OscConfig+0x4bc>)
 80045f2:	6a1b      	ldr	r3, [r3, #32]
 80045f4:	f003 0302 	and.w	r3, r3, #2
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d0ee      	beq.n	80045da <HAL_RCC_OscConfig+0x376>
 80045fc:	e014      	b.n	8004628 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045fe:	f7fe fac1 	bl	8002b84 <HAL_GetTick>
 8004602:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004604:	e00a      	b.n	800461c <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004606:	f7fe fabd 	bl	8002b84 <HAL_GetTick>
 800460a:	4602      	mov	r2, r0
 800460c:	693b      	ldr	r3, [r7, #16]
 800460e:	1ad3      	subs	r3, r2, r3
 8004610:	f241 3288 	movw	r2, #5000	; 0x1388
 8004614:	4293      	cmp	r3, r2
 8004616:	d901      	bls.n	800461c <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 8004618:	2303      	movs	r3, #3
 800461a:	e07d      	b.n	8004718 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800461c:	4b40      	ldr	r3, [pc, #256]	; (8004720 <HAL_RCC_OscConfig+0x4bc>)
 800461e:	6a1b      	ldr	r3, [r3, #32]
 8004620:	f003 0302 	and.w	r3, r3, #2
 8004624:	2b00      	cmp	r3, #0
 8004626:	d1ee      	bne.n	8004606 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004628:	7dfb      	ldrb	r3, [r7, #23]
 800462a:	2b01      	cmp	r3, #1
 800462c:	d105      	bne.n	800463a <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800462e:	4a3c      	ldr	r2, [pc, #240]	; (8004720 <HAL_RCC_OscConfig+0x4bc>)
 8004630:	4b3b      	ldr	r3, [pc, #236]	; (8004720 <HAL_RCC_OscConfig+0x4bc>)
 8004632:	69db      	ldr	r3, [r3, #28]
 8004634:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004638:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	69db      	ldr	r3, [r3, #28]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d069      	beq.n	8004716 <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004642:	4b37      	ldr	r3, [pc, #220]	; (8004720 <HAL_RCC_OscConfig+0x4bc>)
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	f003 030c 	and.w	r3, r3, #12
 800464a:	2b08      	cmp	r3, #8
 800464c:	d061      	beq.n	8004712 <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	69db      	ldr	r3, [r3, #28]
 8004652:	2b02      	cmp	r3, #2
 8004654:	d146      	bne.n	80046e4 <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004656:	4b34      	ldr	r3, [pc, #208]	; (8004728 <HAL_RCC_OscConfig+0x4c4>)
 8004658:	2200      	movs	r2, #0
 800465a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800465c:	f7fe fa92 	bl	8002b84 <HAL_GetTick>
 8004660:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004662:	e008      	b.n	8004676 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004664:	f7fe fa8e 	bl	8002b84 <HAL_GetTick>
 8004668:	4602      	mov	r2, r0
 800466a:	693b      	ldr	r3, [r7, #16]
 800466c:	1ad3      	subs	r3, r2, r3
 800466e:	2b02      	cmp	r3, #2
 8004670:	d901      	bls.n	8004676 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8004672:	2303      	movs	r3, #3
 8004674:	e050      	b.n	8004718 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004676:	4b2a      	ldr	r3, [pc, #168]	; (8004720 <HAL_RCC_OscConfig+0x4bc>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800467e:	2b00      	cmp	r3, #0
 8004680:	d1f0      	bne.n	8004664 <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6a1b      	ldr	r3, [r3, #32]
 8004686:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800468a:	d108      	bne.n	800469e <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800468c:	4924      	ldr	r1, [pc, #144]	; (8004720 <HAL_RCC_OscConfig+0x4bc>)
 800468e:	4b24      	ldr	r3, [pc, #144]	; (8004720 <HAL_RCC_OscConfig+0x4bc>)
 8004690:	685b      	ldr	r3, [r3, #4]
 8004692:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	689b      	ldr	r3, [r3, #8]
 800469a:	4313      	orrs	r3, r2
 800469c:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800469e:	4820      	ldr	r0, [pc, #128]	; (8004720 <HAL_RCC_OscConfig+0x4bc>)
 80046a0:	4b1f      	ldr	r3, [pc, #124]	; (8004720 <HAL_RCC_OscConfig+0x4bc>)
 80046a2:	685b      	ldr	r3, [r3, #4]
 80046a4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6a19      	ldr	r1, [r3, #32]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046b0:	430b      	orrs	r3, r1
 80046b2:	4313      	orrs	r3, r2
 80046b4:	6043      	str	r3, [r0, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80046b6:	4b1c      	ldr	r3, [pc, #112]	; (8004728 <HAL_RCC_OscConfig+0x4c4>)
 80046b8:	2201      	movs	r2, #1
 80046ba:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046bc:	f7fe fa62 	bl	8002b84 <HAL_GetTick>
 80046c0:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80046c2:	e008      	b.n	80046d6 <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046c4:	f7fe fa5e 	bl	8002b84 <HAL_GetTick>
 80046c8:	4602      	mov	r2, r0
 80046ca:	693b      	ldr	r3, [r7, #16]
 80046cc:	1ad3      	subs	r3, r2, r3
 80046ce:	2b02      	cmp	r3, #2
 80046d0:	d901      	bls.n	80046d6 <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 80046d2:	2303      	movs	r3, #3
 80046d4:	e020      	b.n	8004718 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80046d6:	4b12      	ldr	r3, [pc, #72]	; (8004720 <HAL_RCC_OscConfig+0x4bc>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d0f0      	beq.n	80046c4 <HAL_RCC_OscConfig+0x460>
 80046e2:	e018      	b.n	8004716 <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046e4:	4b10      	ldr	r3, [pc, #64]	; (8004728 <HAL_RCC_OscConfig+0x4c4>)
 80046e6:	2200      	movs	r2, #0
 80046e8:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046ea:	f7fe fa4b 	bl	8002b84 <HAL_GetTick>
 80046ee:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80046f0:	e008      	b.n	8004704 <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046f2:	f7fe fa47 	bl	8002b84 <HAL_GetTick>
 80046f6:	4602      	mov	r2, r0
 80046f8:	693b      	ldr	r3, [r7, #16]
 80046fa:	1ad3      	subs	r3, r2, r3
 80046fc:	2b02      	cmp	r3, #2
 80046fe:	d901      	bls.n	8004704 <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 8004700:	2303      	movs	r3, #3
 8004702:	e009      	b.n	8004718 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004704:	4b06      	ldr	r3, [pc, #24]	; (8004720 <HAL_RCC_OscConfig+0x4bc>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800470c:	2b00      	cmp	r3, #0
 800470e:	d1f0      	bne.n	80046f2 <HAL_RCC_OscConfig+0x48e>
 8004710:	e001      	b.n	8004716 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8004712:	2301      	movs	r3, #1
 8004714:	e000      	b.n	8004718 <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 8004716:	2300      	movs	r3, #0
}
 8004718:	4618      	mov	r0, r3
 800471a:	3718      	adds	r7, #24
 800471c:	46bd      	mov	sp, r7
 800471e:	bd80      	pop	{r7, pc}
 8004720:	40021000 	.word	0x40021000
 8004724:	40007000 	.word	0x40007000
 8004728:	42420060 	.word	0x42420060

0800472c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b084      	sub	sp, #16
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
 8004734:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004736:	2300      	movs	r3, #0
 8004738:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800473a:	4b72      	ldr	r3, [pc, #456]	; (8004904 <HAL_RCC_ClockConfig+0x1d8>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f003 0207 	and.w	r2, r3, #7
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	429a      	cmp	r2, r3
 8004746:	d210      	bcs.n	800476a <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004748:	496e      	ldr	r1, [pc, #440]	; (8004904 <HAL_RCC_ClockConfig+0x1d8>)
 800474a:	4b6e      	ldr	r3, [pc, #440]	; (8004904 <HAL_RCC_ClockConfig+0x1d8>)
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f023 0207 	bic.w	r2, r3, #7
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	4313      	orrs	r3, r2
 8004756:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004758:	4b6a      	ldr	r3, [pc, #424]	; (8004904 <HAL_RCC_ClockConfig+0x1d8>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f003 0207 	and.w	r2, r3, #7
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	429a      	cmp	r2, r3
 8004764:	d001      	beq.n	800476a <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8004766:	2301      	movs	r3, #1
 8004768:	e0c8      	b.n	80048fc <HAL_RCC_ClockConfig+0x1d0>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f003 0302 	and.w	r3, r3, #2
 8004772:	2b00      	cmp	r3, #0
 8004774:	d008      	beq.n	8004788 <HAL_RCC_ClockConfig+0x5c>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004776:	4964      	ldr	r1, [pc, #400]	; (8004908 <HAL_RCC_ClockConfig+0x1dc>)
 8004778:	4b63      	ldr	r3, [pc, #396]	; (8004908 <HAL_RCC_ClockConfig+0x1dc>)
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	689b      	ldr	r3, [r3, #8]
 8004784:	4313      	orrs	r3, r2
 8004786:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f003 0301 	and.w	r3, r3, #1
 8004790:	2b00      	cmp	r3, #0
 8004792:	d06a      	beq.n	800486a <HAL_RCC_ClockConfig+0x13e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	2b01      	cmp	r3, #1
 800479a:	d107      	bne.n	80047ac <HAL_RCC_ClockConfig+0x80>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800479c:	4b5a      	ldr	r3, [pc, #360]	; (8004908 <HAL_RCC_ClockConfig+0x1dc>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d115      	bne.n	80047d4 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80047a8:	2301      	movs	r3, #1
 80047aa:	e0a7      	b.n	80048fc <HAL_RCC_ClockConfig+0x1d0>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	2b02      	cmp	r3, #2
 80047b2:	d107      	bne.n	80047c4 <HAL_RCC_ClockConfig+0x98>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047b4:	4b54      	ldr	r3, [pc, #336]	; (8004908 <HAL_RCC_ClockConfig+0x1dc>)
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d109      	bne.n	80047d4 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80047c0:	2301      	movs	r3, #1
 80047c2:	e09b      	b.n	80048fc <HAL_RCC_ClockConfig+0x1d0>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047c4:	4b50      	ldr	r3, [pc, #320]	; (8004908 <HAL_RCC_ClockConfig+0x1dc>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f003 0302 	and.w	r3, r3, #2
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d101      	bne.n	80047d4 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80047d0:	2301      	movs	r3, #1
 80047d2:	e093      	b.n	80048fc <HAL_RCC_ClockConfig+0x1d0>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80047d4:	494c      	ldr	r1, [pc, #304]	; (8004908 <HAL_RCC_ClockConfig+0x1dc>)
 80047d6:	4b4c      	ldr	r3, [pc, #304]	; (8004908 <HAL_RCC_ClockConfig+0x1dc>)
 80047d8:	685b      	ldr	r3, [r3, #4]
 80047da:	f023 0203 	bic.w	r2, r3, #3
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	685b      	ldr	r3, [r3, #4]
 80047e2:	4313      	orrs	r3, r2
 80047e4:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80047e6:	f7fe f9cd 	bl	8002b84 <HAL_GetTick>
 80047ea:	60f8      	str	r0, [r7, #12]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	2b01      	cmp	r3, #1
 80047f2:	d112      	bne.n	800481a <HAL_RCC_ClockConfig+0xee>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80047f4:	e00a      	b.n	800480c <HAL_RCC_ClockConfig+0xe0>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047f6:	f7fe f9c5 	bl	8002b84 <HAL_GetTick>
 80047fa:	4602      	mov	r2, r0
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	1ad3      	subs	r3, r2, r3
 8004800:	f241 3288 	movw	r2, #5000	; 0x1388
 8004804:	4293      	cmp	r3, r2
 8004806:	d901      	bls.n	800480c <HAL_RCC_ClockConfig+0xe0>
        {
          return HAL_TIMEOUT;
 8004808:	2303      	movs	r3, #3
 800480a:	e077      	b.n	80048fc <HAL_RCC_ClockConfig+0x1d0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800480c:	4b3e      	ldr	r3, [pc, #248]	; (8004908 <HAL_RCC_ClockConfig+0x1dc>)
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	f003 030c 	and.w	r3, r3, #12
 8004814:	2b04      	cmp	r3, #4
 8004816:	d1ee      	bne.n	80047f6 <HAL_RCC_ClockConfig+0xca>
 8004818:	e027      	b.n	800486a <HAL_RCC_ClockConfig+0x13e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	685b      	ldr	r3, [r3, #4]
 800481e:	2b02      	cmp	r3, #2
 8004820:	d11d      	bne.n	800485e <HAL_RCC_ClockConfig+0x132>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004822:	e00a      	b.n	800483a <HAL_RCC_ClockConfig+0x10e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004824:	f7fe f9ae 	bl	8002b84 <HAL_GetTick>
 8004828:	4602      	mov	r2, r0
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	1ad3      	subs	r3, r2, r3
 800482e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004832:	4293      	cmp	r3, r2
 8004834:	d901      	bls.n	800483a <HAL_RCC_ClockConfig+0x10e>
        {
          return HAL_TIMEOUT;
 8004836:	2303      	movs	r3, #3
 8004838:	e060      	b.n	80048fc <HAL_RCC_ClockConfig+0x1d0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800483a:	4b33      	ldr	r3, [pc, #204]	; (8004908 <HAL_RCC_ClockConfig+0x1dc>)
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	f003 030c 	and.w	r3, r3, #12
 8004842:	2b08      	cmp	r3, #8
 8004844:	d1ee      	bne.n	8004824 <HAL_RCC_ClockConfig+0xf8>
 8004846:	e010      	b.n	800486a <HAL_RCC_ClockConfig+0x13e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004848:	f7fe f99c 	bl	8002b84 <HAL_GetTick>
 800484c:	4602      	mov	r2, r0
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	1ad3      	subs	r3, r2, r3
 8004852:	f241 3288 	movw	r2, #5000	; 0x1388
 8004856:	4293      	cmp	r3, r2
 8004858:	d901      	bls.n	800485e <HAL_RCC_ClockConfig+0x132>
        {
          return HAL_TIMEOUT;
 800485a:	2303      	movs	r3, #3
 800485c:	e04e      	b.n	80048fc <HAL_RCC_ClockConfig+0x1d0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800485e:	4b2a      	ldr	r3, [pc, #168]	; (8004908 <HAL_RCC_ClockConfig+0x1dc>)
 8004860:	685b      	ldr	r3, [r3, #4]
 8004862:	f003 030c 	and.w	r3, r3, #12
 8004866:	2b00      	cmp	r3, #0
 8004868:	d1ee      	bne.n	8004848 <HAL_RCC_ClockConfig+0x11c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800486a:	4b26      	ldr	r3, [pc, #152]	; (8004904 <HAL_RCC_ClockConfig+0x1d8>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f003 0207 	and.w	r2, r3, #7
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	429a      	cmp	r2, r3
 8004876:	d910      	bls.n	800489a <HAL_RCC_ClockConfig+0x16e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004878:	4922      	ldr	r1, [pc, #136]	; (8004904 <HAL_RCC_ClockConfig+0x1d8>)
 800487a:	4b22      	ldr	r3, [pc, #136]	; (8004904 <HAL_RCC_ClockConfig+0x1d8>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f023 0207 	bic.w	r2, r3, #7
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	4313      	orrs	r3, r2
 8004886:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004888:	4b1e      	ldr	r3, [pc, #120]	; (8004904 <HAL_RCC_ClockConfig+0x1d8>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f003 0207 	and.w	r2, r3, #7
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	429a      	cmp	r2, r3
 8004894:	d001      	beq.n	800489a <HAL_RCC_ClockConfig+0x16e>
    {
      return HAL_ERROR;
 8004896:	2301      	movs	r3, #1
 8004898:	e030      	b.n	80048fc <HAL_RCC_ClockConfig+0x1d0>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f003 0304 	and.w	r3, r3, #4
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d008      	beq.n	80048b8 <HAL_RCC_ClockConfig+0x18c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80048a6:	4918      	ldr	r1, [pc, #96]	; (8004908 <HAL_RCC_ClockConfig+0x1dc>)
 80048a8:	4b17      	ldr	r3, [pc, #92]	; (8004908 <HAL_RCC_ClockConfig+0x1dc>)
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	68db      	ldr	r3, [r3, #12]
 80048b4:	4313      	orrs	r3, r2
 80048b6:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f003 0308 	and.w	r3, r3, #8
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d009      	beq.n	80048d8 <HAL_RCC_ClockConfig+0x1ac>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80048c4:	4910      	ldr	r1, [pc, #64]	; (8004908 <HAL_RCC_ClockConfig+0x1dc>)
 80048c6:	4b10      	ldr	r3, [pc, #64]	; (8004908 <HAL_RCC_ClockConfig+0x1dc>)
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	691b      	ldr	r3, [r3, #16]
 80048d2:	00db      	lsls	r3, r3, #3
 80048d4:	4313      	orrs	r3, r2
 80048d6:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80048d8:	f000 f81c 	bl	8004914 <HAL_RCC_GetSysClockFreq>
 80048dc:	4601      	mov	r1, r0
 80048de:	4b0a      	ldr	r3, [pc, #40]	; (8004908 <HAL_RCC_ClockConfig+0x1dc>)
 80048e0:	685b      	ldr	r3, [r3, #4]
 80048e2:	091b      	lsrs	r3, r3, #4
 80048e4:	f003 030f 	and.w	r3, r3, #15
 80048e8:	4a08      	ldr	r2, [pc, #32]	; (800490c <HAL_RCC_ClockConfig+0x1e0>)
 80048ea:	5cd3      	ldrb	r3, [r2, r3]
 80048ec:	fa21 f303 	lsr.w	r3, r1, r3
 80048f0:	4a07      	ldr	r2, [pc, #28]	; (8004910 <HAL_RCC_ClockConfig+0x1e4>)
 80048f2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80048f4:	2000      	movs	r0, #0
 80048f6:	f7fe f903 	bl	8002b00 <HAL_InitTick>
  
  return HAL_OK;
 80048fa:	2300      	movs	r3, #0
}
 80048fc:	4618      	mov	r0, r3
 80048fe:	3710      	adds	r7, #16
 8004900:	46bd      	mov	sp, r7
 8004902:	bd80      	pop	{r7, pc}
 8004904:	40022000 	.word	0x40022000
 8004908:	40021000 	.word	0x40021000
 800490c:	08007fa0 	.word	0x08007fa0
 8004910:	20000018 	.word	0x20000018

08004914 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004914:	b490      	push	{r4, r7}
 8004916:	b08a      	sub	sp, #40	; 0x28
 8004918:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800491a:	4b2a      	ldr	r3, [pc, #168]	; (80049c4 <HAL_RCC_GetSysClockFreq+0xb0>)
 800491c:	1d3c      	adds	r4, r7, #4
 800491e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004920:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004924:	4b28      	ldr	r3, [pc, #160]	; (80049c8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004926:	881b      	ldrh	r3, [r3, #0]
 8004928:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800492a:	2300      	movs	r3, #0
 800492c:	61fb      	str	r3, [r7, #28]
 800492e:	2300      	movs	r3, #0
 8004930:	61bb      	str	r3, [r7, #24]
 8004932:	2300      	movs	r3, #0
 8004934:	627b      	str	r3, [r7, #36]	; 0x24
 8004936:	2300      	movs	r3, #0
 8004938:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800493a:	2300      	movs	r3, #0
 800493c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800493e:	4b23      	ldr	r3, [pc, #140]	; (80049cc <HAL_RCC_GetSysClockFreq+0xb8>)
 8004940:	685b      	ldr	r3, [r3, #4]
 8004942:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004944:	69fb      	ldr	r3, [r7, #28]
 8004946:	f003 030c 	and.w	r3, r3, #12
 800494a:	2b04      	cmp	r3, #4
 800494c:	d002      	beq.n	8004954 <HAL_RCC_GetSysClockFreq+0x40>
 800494e:	2b08      	cmp	r3, #8
 8004950:	d003      	beq.n	800495a <HAL_RCC_GetSysClockFreq+0x46>
 8004952:	e02d      	b.n	80049b0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004954:	4b1e      	ldr	r3, [pc, #120]	; (80049d0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004956:	623b      	str	r3, [r7, #32]
      break;
 8004958:	e02d      	b.n	80049b6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800495a:	69fb      	ldr	r3, [r7, #28]
 800495c:	0c9b      	lsrs	r3, r3, #18
 800495e:	f003 030f 	and.w	r3, r3, #15
 8004962:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004966:	4413      	add	r3, r2
 8004968:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800496c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800496e:	69fb      	ldr	r3, [r7, #28]
 8004970:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004974:	2b00      	cmp	r3, #0
 8004976:	d013      	beq.n	80049a0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004978:	4b14      	ldr	r3, [pc, #80]	; (80049cc <HAL_RCC_GetSysClockFreq+0xb8>)
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	0c5b      	lsrs	r3, r3, #17
 800497e:	f003 0301 	and.w	r3, r3, #1
 8004982:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004986:	4413      	add	r3, r2
 8004988:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800498c:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800498e:	697b      	ldr	r3, [r7, #20]
 8004990:	4a0f      	ldr	r2, [pc, #60]	; (80049d0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004992:	fb02 f203 	mul.w	r2, r2, r3
 8004996:	69bb      	ldr	r3, [r7, #24]
 8004998:	fbb2 f3f3 	udiv	r3, r2, r3
 800499c:	627b      	str	r3, [r7, #36]	; 0x24
 800499e:	e004      	b.n	80049aa <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80049a0:	697b      	ldr	r3, [r7, #20]
 80049a2:	4a0c      	ldr	r2, [pc, #48]	; (80049d4 <HAL_RCC_GetSysClockFreq+0xc0>)
 80049a4:	fb02 f303 	mul.w	r3, r2, r3
 80049a8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80049aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049ac:	623b      	str	r3, [r7, #32]
      break;
 80049ae:	e002      	b.n	80049b6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80049b0:	4b07      	ldr	r3, [pc, #28]	; (80049d0 <HAL_RCC_GetSysClockFreq+0xbc>)
 80049b2:	623b      	str	r3, [r7, #32]
      break;
 80049b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80049b6:	6a3b      	ldr	r3, [r7, #32]
}
 80049b8:	4618      	mov	r0, r3
 80049ba:	3728      	adds	r7, #40	; 0x28
 80049bc:	46bd      	mov	sp, r7
 80049be:	bc90      	pop	{r4, r7}
 80049c0:	4770      	bx	lr
 80049c2:	bf00      	nop
 80049c4:	08007f7c 	.word	0x08007f7c
 80049c8:	08007f8c 	.word	0x08007f8c
 80049cc:	40021000 	.word	0x40021000
 80049d0:	007a1200 	.word	0x007a1200
 80049d4:	003d0900 	.word	0x003d0900

080049d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80049d8:	b480      	push	{r7}
 80049da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80049dc:	4b02      	ldr	r3, [pc, #8]	; (80049e8 <HAL_RCC_GetHCLKFreq+0x10>)
 80049de:	681b      	ldr	r3, [r3, #0]
}
 80049e0:	4618      	mov	r0, r3
 80049e2:	46bd      	mov	sp, r7
 80049e4:	bc80      	pop	{r7}
 80049e6:	4770      	bx	lr
 80049e8:	20000018 	.word	0x20000018

080049ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80049f0:	f7ff fff2 	bl	80049d8 <HAL_RCC_GetHCLKFreq>
 80049f4:	4601      	mov	r1, r0
 80049f6:	4b05      	ldr	r3, [pc, #20]	; (8004a0c <HAL_RCC_GetPCLK1Freq+0x20>)
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	0a1b      	lsrs	r3, r3, #8
 80049fc:	f003 0307 	and.w	r3, r3, #7
 8004a00:	4a03      	ldr	r2, [pc, #12]	; (8004a10 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a02:	5cd3      	ldrb	r3, [r2, r3]
 8004a04:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8004a08:	4618      	mov	r0, r3
 8004a0a:	bd80      	pop	{r7, pc}
 8004a0c:	40021000 	.word	0x40021000
 8004a10:	08007fb0 	.word	0x08007fb0

08004a14 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004a18:	f7ff ffde 	bl	80049d8 <HAL_RCC_GetHCLKFreq>
 8004a1c:	4601      	mov	r1, r0
 8004a1e:	4b05      	ldr	r3, [pc, #20]	; (8004a34 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	0adb      	lsrs	r3, r3, #11
 8004a24:	f003 0307 	and.w	r3, r3, #7
 8004a28:	4a03      	ldr	r2, [pc, #12]	; (8004a38 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a2a:	5cd3      	ldrb	r3, [r2, r3]
 8004a2c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004a30:	4618      	mov	r0, r3
 8004a32:	bd80      	pop	{r7, pc}
 8004a34:	40021000 	.word	0x40021000
 8004a38:	08007fb0 	.word	0x08007fb0

08004a3c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	b085      	sub	sp, #20
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004a44:	4b0a      	ldr	r3, [pc, #40]	; (8004a70 <RCC_Delay+0x34>)
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4a0a      	ldr	r2, [pc, #40]	; (8004a74 <RCC_Delay+0x38>)
 8004a4a:	fba2 2303 	umull	r2, r3, r2, r3
 8004a4e:	0a5b      	lsrs	r3, r3, #9
 8004a50:	687a      	ldr	r2, [r7, #4]
 8004a52:	fb02 f303 	mul.w	r3, r2, r3
 8004a56:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("nop");
 8004a58:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	1e5a      	subs	r2, r3, #1
 8004a5e:	60fa      	str	r2, [r7, #12]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d1f9      	bne.n	8004a58 <RCC_Delay+0x1c>
}
 8004a64:	bf00      	nop
 8004a66:	3714      	adds	r7, #20
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	bc80      	pop	{r7}
 8004a6c:	4770      	bx	lr
 8004a6e:	bf00      	nop
 8004a70:	20000018 	.word	0x20000018
 8004a74:	10624dd3 	.word	0x10624dd3

08004a78 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b086      	sub	sp, #24
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004a80:	2300      	movs	r3, #0
 8004a82:	613b      	str	r3, [r7, #16]
 8004a84:	2300      	movs	r3, #0
 8004a86:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f003 0301 	and.w	r3, r3, #1
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d07d      	beq.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8004a94:	2300      	movs	r3, #0
 8004a96:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a98:	4b4f      	ldr	r3, [pc, #316]	; (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a9a:	69db      	ldr	r3, [r3, #28]
 8004a9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d10d      	bne.n	8004ac0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004aa4:	4a4c      	ldr	r2, [pc, #304]	; (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004aa6:	4b4c      	ldr	r3, [pc, #304]	; (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004aa8:	69db      	ldr	r3, [r3, #28]
 8004aaa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004aae:	61d3      	str	r3, [r2, #28]
 8004ab0:	4b49      	ldr	r3, [pc, #292]	; (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ab2:	69db      	ldr	r3, [r3, #28]
 8004ab4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ab8:	60bb      	str	r3, [r7, #8]
 8004aba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004abc:	2301      	movs	r3, #1
 8004abe:	75fb      	strb	r3, [r7, #23]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ac0:	4b46      	ldr	r3, [pc, #280]	; (8004bdc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d118      	bne.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004acc:	4a43      	ldr	r2, [pc, #268]	; (8004bdc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004ace:	4b43      	ldr	r3, [pc, #268]	; (8004bdc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ad6:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ad8:	f7fe f854 	bl	8002b84 <HAL_GetTick>
 8004adc:	6138      	str	r0, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ade:	e008      	b.n	8004af2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ae0:	f7fe f850 	bl	8002b84 <HAL_GetTick>
 8004ae4:	4602      	mov	r2, r0
 8004ae6:	693b      	ldr	r3, [r7, #16]
 8004ae8:	1ad3      	subs	r3, r2, r3
 8004aea:	2b64      	cmp	r3, #100	; 0x64
 8004aec:	d901      	bls.n	8004af2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004aee:	2303      	movs	r3, #3
 8004af0:	e06d      	b.n	8004bce <HAL_RCCEx_PeriphCLKConfig+0x156>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004af2:	4b3a      	ldr	r3, [pc, #232]	; (8004bdc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d0f0      	beq.n	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004afe:	4b36      	ldr	r3, [pc, #216]	; (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b00:	6a1b      	ldr	r3, [r3, #32]
 8004b02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b06:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d02e      	beq.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	429a      	cmp	r2, r3
 8004b1a:	d027      	beq.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004b1c:	4b2e      	ldr	r3, [pc, #184]	; (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b1e:	6a1b      	ldr	r3, [r3, #32]
 8004b20:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b24:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004b26:	4b2e      	ldr	r3, [pc, #184]	; (8004be0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004b28:	2201      	movs	r2, #1
 8004b2a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004b2c:	4b2c      	ldr	r3, [pc, #176]	; (8004be0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004b2e:	2200      	movs	r2, #0
 8004b30:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004b32:	4a29      	ldr	r2, [pc, #164]	; (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	f003 0301 	and.w	r3, r3, #1
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d014      	beq.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b42:	f7fe f81f 	bl	8002b84 <HAL_GetTick>
 8004b46:	6138      	str	r0, [r7, #16]
      
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b48:	e00a      	b.n	8004b60 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b4a:	f7fe f81b 	bl	8002b84 <HAL_GetTick>
 8004b4e:	4602      	mov	r2, r0
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	1ad3      	subs	r3, r2, r3
 8004b54:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d901      	bls.n	8004b60 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004b5c:	2303      	movs	r3, #3
 8004b5e:	e036      	b.n	8004bce <HAL_RCCEx_PeriphCLKConfig+0x156>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b60:	4b1d      	ldr	r3, [pc, #116]	; (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b62:	6a1b      	ldr	r3, [r3, #32]
 8004b64:	f003 0302 	and.w	r3, r3, #2
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d0ee      	beq.n	8004b4a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004b6c:	491a      	ldr	r1, [pc, #104]	; (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b6e:	4b1a      	ldr	r3, [pc, #104]	; (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b70:	6a1b      	ldr	r3, [r3, #32]
 8004b72:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	685b      	ldr	r3, [r3, #4]
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004b7e:	7dfb      	ldrb	r3, [r7, #23]
 8004b80:	2b01      	cmp	r3, #1
 8004b82:	d105      	bne.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b84:	4a14      	ldr	r2, [pc, #80]	; (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b86:	4b14      	ldr	r3, [pc, #80]	; (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b88:	69db      	ldr	r3, [r3, #28]
 8004b8a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b8e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f003 0302 	and.w	r3, r3, #2
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d008      	beq.n	8004bae <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004b9c:	490e      	ldr	r1, [pc, #56]	; (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b9e:	4b0e      	ldr	r3, [pc, #56]	; (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ba0:	685b      	ldr	r3, [r3, #4]
 8004ba2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	689b      	ldr	r3, [r3, #8]
 8004baa:	4313      	orrs	r3, r2
 8004bac:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f003 0310 	and.w	r3, r3, #16
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d008      	beq.n	8004bcc <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004bba:	4907      	ldr	r1, [pc, #28]	; (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bbc:	4b06      	ldr	r3, [pc, #24]	; (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bbe:	685b      	ldr	r3, [r3, #4]
 8004bc0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	68db      	ldr	r3, [r3, #12]
 8004bc8:	4313      	orrs	r3, r2
 8004bca:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004bcc:	2300      	movs	r3, #0
}
 8004bce:	4618      	mov	r0, r3
 8004bd0:	3718      	adds	r7, #24
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bd80      	pop	{r7, pc}
 8004bd6:	bf00      	nop
 8004bd8:	40021000 	.word	0x40021000
 8004bdc:	40007000 	.word	0x40007000
 8004be0:	42420440 	.word	0x42420440

08004be4 <HAL_TIM_Base_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim : TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b082      	sub	sp, #8
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d101      	bne.n	8004bf6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	e01d      	b.n	8004c32 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bfc:	b2db      	uxtb	r3, r3
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d106      	bne.n	8004c10 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2200      	movs	r2, #0
 8004c06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004c0a:	6878      	ldr	r0, [r7, #4]
 8004c0c:	f7fd fd52 	bl	80026b4 <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2202      	movs	r2, #2
 8004c14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681a      	ldr	r2, [r3, #0]
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	3304      	adds	r3, #4
 8004c20:	4619      	mov	r1, r3
 8004c22:	4610      	mov	r0, r2
 8004c24:	f000 fe16 	bl	8005854 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2201      	movs	r2, #1
 8004c2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004c30:	2300      	movs	r3, #0
}
 8004c32:	4618      	mov	r0, r3
 8004c34:	3708      	adds	r7, #8
 8004c36:	46bd      	mov	sp, r7
 8004c38:	bd80      	pop	{r7, pc}

08004c3a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004c3a:	b480      	push	{r7}
 8004c3c:	b083      	sub	sp, #12
 8004c3e:	af00      	add	r7, sp, #0
 8004c40:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	687a      	ldr	r2, [r7, #4]
 8004c48:	6812      	ldr	r2, [r2, #0]
 8004c4a:	68d2      	ldr	r2, [r2, #12]
 8004c4c:	f042 0201 	orr.w	r2, r2, #1
 8004c50:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	687a      	ldr	r2, [r7, #4]
 8004c58:	6812      	ldr	r2, [r2, #0]
 8004c5a:	6812      	ldr	r2, [r2, #0]
 8004c5c:	f042 0201 	orr.w	r2, r2, #1
 8004c60:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004c62:	2300      	movs	r3, #0
}
 8004c64:	4618      	mov	r0, r3
 8004c66:	370c      	adds	r7, #12
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	bc80      	pop	{r7}
 8004c6c:	4770      	bx	lr

08004c6e <HAL_TIM_PWM_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim : TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004c6e:	b580      	push	{r7, lr}
 8004c70:	b082      	sub	sp, #8
 8004c72:	af00      	add	r7, sp, #0
 8004c74:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d101      	bne.n	8004c80 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004c7c:	2301      	movs	r3, #1
 8004c7e:	e01d      	b.n	8004cbc <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c86:	b2db      	uxtb	r3, r3
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d106      	bne.n	8004c9a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2200      	movs	r2, #0
 8004c90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004c94:	6878      	ldr	r0, [r7, #4]
 8004c96:	f000 f815 	bl	8004cc4 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2202      	movs	r2, #2
 8004c9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681a      	ldr	r2, [r3, #0]
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	3304      	adds	r3, #4
 8004caa:	4619      	mov	r1, r3
 8004cac:	4610      	mov	r0, r2
 8004cae:	f000 fdd1 	bl	8005854 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2201      	movs	r2, #1
 8004cb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004cba:	2300      	movs	r3, #0
}
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	3708      	adds	r7, #8
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	bd80      	pop	{r7, pc}

08004cc4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004cc4:	b480      	push	{r7}
 8004cc6:	b083      	sub	sp, #12
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004ccc:	bf00      	nop
 8004cce:	370c      	adds	r7, #12
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	bc80      	pop	{r7}
 8004cd4:	4770      	bx	lr
	...

08004cd8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b082      	sub	sp, #8
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
 8004ce0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	6839      	ldr	r1, [r7, #0]
 8004cea:	4618      	mov	r0, r3
 8004cec:	f001 fa06 	bl	80060fc <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4a0b      	ldr	r2, [pc, #44]	; (8004d24 <HAL_TIM_PWM_Start+0x4c>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d107      	bne.n	8004d0a <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	687a      	ldr	r2, [r7, #4]
 8004d00:	6812      	ldr	r2, [r2, #0]
 8004d02:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004d04:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004d08:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	687a      	ldr	r2, [r7, #4]
 8004d10:	6812      	ldr	r2, [r2, #0]
 8004d12:	6812      	ldr	r2, [r2, #0]
 8004d14:	f042 0201 	orr.w	r2, r2, #1
 8004d18:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004d1a:	2300      	movs	r3, #0
}
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	3708      	adds	r7, #8
 8004d20:	46bd      	mov	sp, r7
 8004d22:	bd80      	pop	{r7, pc}
 8004d24:	40012c00 	.word	0x40012c00

08004d28 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b082      	sub	sp, #8
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
 8004d30:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	2200      	movs	r2, #0
 8004d38:	6839      	ldr	r1, [r7, #0]
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	f001 f9de 	bl	80060fc <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	4a1d      	ldr	r2, [pc, #116]	; (8004dbc <HAL_TIM_PWM_Stop+0x94>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d117      	bne.n	8004d7a <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Ouput */
    __HAL_TIM_MOE_DISABLE(htim);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	6a1a      	ldr	r2, [r3, #32]
 8004d50:	f241 1311 	movw	r3, #4369	; 0x1111
 8004d54:	4013      	ands	r3, r2
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d10f      	bne.n	8004d7a <HAL_TIM_PWM_Stop+0x52>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	6a1a      	ldr	r2, [r3, #32]
 8004d60:	f240 4344 	movw	r3, #1092	; 0x444
 8004d64:	4013      	ands	r3, r2
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d107      	bne.n	8004d7a <HAL_TIM_PWM_Stop+0x52>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	687a      	ldr	r2, [r7, #4]
 8004d70:	6812      	ldr	r2, [r2, #0]
 8004d72:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004d74:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004d78:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	6a1a      	ldr	r2, [r3, #32]
 8004d80:	f241 1311 	movw	r3, #4369	; 0x1111
 8004d84:	4013      	ands	r3, r2
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d10f      	bne.n	8004daa <HAL_TIM_PWM_Stop+0x82>
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	6a1a      	ldr	r2, [r3, #32]
 8004d90:	f240 4344 	movw	r3, #1092	; 0x444
 8004d94:	4013      	ands	r3, r2
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d107      	bne.n	8004daa <HAL_TIM_PWM_Stop+0x82>
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	687a      	ldr	r2, [r7, #4]
 8004da0:	6812      	ldr	r2, [r2, #0]
 8004da2:	6812      	ldr	r2, [r2, #0]
 8004da4:	f022 0201 	bic.w	r2, r2, #1
 8004da8:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2201      	movs	r2, #1
 8004dae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004db2:	2300      	movs	r3, #0
}
 8004db4:	4618      	mov	r0, r3
 8004db6:	3708      	adds	r7, #8
 8004db8:	46bd      	mov	sp, r7
 8004dba:	bd80      	pop	{r7, pc}
 8004dbc:	40012c00 	.word	0x40012c00

08004dc0 <HAL_TIM_IC_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim : TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b082      	sub	sp, #8
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d101      	bne.n	8004dd2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004dce:	2301      	movs	r3, #1
 8004dd0:	e01d      	b.n	8004e0e <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004dd8:	b2db      	uxtb	r3, r3
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d106      	bne.n	8004dec <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2200      	movs	r2, #0
 8004de2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004de6:	6878      	ldr	r0, [r7, #4]
 8004de8:	f000 f815 	bl	8004e16 <HAL_TIM_IC_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2202      	movs	r2, #2
 8004df0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681a      	ldr	r2, [r3, #0]
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	3304      	adds	r3, #4
 8004dfc:	4619      	mov	r1, r3
 8004dfe:	4610      	mov	r0, r2
 8004e00:	f000 fd28 	bl	8005854 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2201      	movs	r2, #1
 8004e08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004e0c:	2300      	movs	r3, #0
}
 8004e0e:	4618      	mov	r0, r3
 8004e10:	3708      	adds	r7, #8
 8004e12:	46bd      	mov	sp, r7
 8004e14:	bd80      	pop	{r7, pc}

08004e16 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8004e16:	b480      	push	{r7}
 8004e18:	b083      	sub	sp, #12
 8004e1a:	af00      	add	r7, sp, #0
 8004e1c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8004e1e:	bf00      	nop
 8004e20:	370c      	adds	r7, #12
 8004e22:	46bd      	mov	sp, r7
 8004e24:	bc80      	pop	{r7}
 8004e26:	4770      	bx	lr

08004e28 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_IC_Start_IT (TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b082      	sub	sp, #8
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
 8004e30:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	2b0c      	cmp	r3, #12
 8004e36:	d841      	bhi.n	8004ebc <HAL_TIM_IC_Start_IT+0x94>
 8004e38:	a201      	add	r2, pc, #4	; (adr r2, 8004e40 <HAL_TIM_IC_Start_IT+0x18>)
 8004e3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e3e:	bf00      	nop
 8004e40:	08004e75 	.word	0x08004e75
 8004e44:	08004ebd 	.word	0x08004ebd
 8004e48:	08004ebd 	.word	0x08004ebd
 8004e4c:	08004ebd 	.word	0x08004ebd
 8004e50:	08004e87 	.word	0x08004e87
 8004e54:	08004ebd 	.word	0x08004ebd
 8004e58:	08004ebd 	.word	0x08004ebd
 8004e5c:	08004ebd 	.word	0x08004ebd
 8004e60:	08004e99 	.word	0x08004e99
 8004e64:	08004ebd 	.word	0x08004ebd
 8004e68:	08004ebd 	.word	0x08004ebd
 8004e6c:	08004ebd 	.word	0x08004ebd
 8004e70:	08004eab 	.word	0x08004eab
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	687a      	ldr	r2, [r7, #4]
 8004e7a:	6812      	ldr	r2, [r2, #0]
 8004e7c:	68d2      	ldr	r2, [r2, #12]
 8004e7e:	f042 0202 	orr.w	r2, r2, #2
 8004e82:	60da      	str	r2, [r3, #12]
    }
    break;
 8004e84:	e01b      	b.n	8004ebe <HAL_TIM_IC_Start_IT+0x96>

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	687a      	ldr	r2, [r7, #4]
 8004e8c:	6812      	ldr	r2, [r2, #0]
 8004e8e:	68d2      	ldr	r2, [r2, #12]
 8004e90:	f042 0204 	orr.w	r2, r2, #4
 8004e94:	60da      	str	r2, [r3, #12]
    }
    break;
 8004e96:	e012      	b.n	8004ebe <HAL_TIM_IC_Start_IT+0x96>

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	687a      	ldr	r2, [r7, #4]
 8004e9e:	6812      	ldr	r2, [r2, #0]
 8004ea0:	68d2      	ldr	r2, [r2, #12]
 8004ea2:	f042 0208 	orr.w	r2, r2, #8
 8004ea6:	60da      	str	r2, [r3, #12]
    }
    break;
 8004ea8:	e009      	b.n	8004ebe <HAL_TIM_IC_Start_IT+0x96>

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	687a      	ldr	r2, [r7, #4]
 8004eb0:	6812      	ldr	r2, [r2, #0]
 8004eb2:	68d2      	ldr	r2, [r2, #12]
 8004eb4:	f042 0210 	orr.w	r2, r2, #16
 8004eb8:	60da      	str	r2, [r3, #12]
    }
    break;
 8004eba:	e000      	b.n	8004ebe <HAL_TIM_IC_Start_IT+0x96>

    default:
    break;
 8004ebc:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	2201      	movs	r2, #1
 8004ec4:	6839      	ldr	r1, [r7, #0]
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	f001 f918 	bl	80060fc <TIM_CCxChannelCmd>

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	687a      	ldr	r2, [r7, #4]
 8004ed2:	6812      	ldr	r2, [r2, #0]
 8004ed4:	6812      	ldr	r2, [r2, #0]
 8004ed6:	f042 0201 	orr.w	r2, r2, #1
 8004eda:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004edc:	2300      	movs	r3, #0
}
 8004ede:	4618      	mov	r0, r3
 8004ee0:	3708      	adds	r7, #8
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	bd80      	pop	{r7, pc}
 8004ee6:	bf00      	nop

08004ee8 <HAL_TIM_Encoder_Init>:
  * @param  htim : TIM Encoder Interface handle
  * @param  sConfig : TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef* sConfig)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b086      	sub	sp, #24
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
 8004ef0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	617b      	str	r3, [r7, #20]
  uint32_t tmpccmr1 = 0U;
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8004efa:	2300      	movs	r3, #0
 8004efc:	60fb      	str	r3, [r7, #12]

  /* Check the TIM handle allocation */
  if(htim == NULL)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d101      	bne.n	8004f08 <HAL_TIM_Encoder_Init+0x20>
  {
    return HAL_ERROR;
 8004f04:	2301      	movs	r3, #1
 8004f06:	e081      	b.n	800500c <HAL_TIM_Encoder_Init+0x124>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if(htim->State == HAL_TIM_STATE_RESET)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f0e:	b2db      	uxtb	r3, r3
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d106      	bne.n	8004f22 <HAL_TIM_Encoder_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2200      	movs	r2, #0
 8004f18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004f1c:	6878      	ldr	r0, [r7, #4]
 8004f1e:	f7fd fc17 	bl	8002750 <HAL_TIM_Encoder_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2202      	movs	r2, #2
 8004f26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS bits */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	687a      	ldr	r2, [r7, #4]
 8004f30:	6812      	ldr	r2, [r2, #0]
 8004f32:	6892      	ldr	r2, [r2, #8]
 8004f34:	f022 0207 	bic.w	r2, r2, #7
 8004f38:	609a      	str	r2, [r3, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681a      	ldr	r2, [r3, #0]
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	3304      	adds	r3, #4
 8004f42:	4619      	mov	r1, r3
 8004f44:	4610      	mov	r0, r2
 8004f46:	f000 fc85 	bl	8005854 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	689b      	ldr	r3, [r3, #8]
 8004f50:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	699b      	ldr	r3, [r3, #24]
 8004f58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	6a1b      	ldr	r3, [r3, #32]
 8004f60:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	697a      	ldr	r2, [r7, #20]
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004f6c:	693b      	ldr	r3, [r7, #16]
 8004f6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f72:	f023 0303 	bic.w	r3, r3, #3
 8004f76:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004f78:	683b      	ldr	r3, [r7, #0]
 8004f7a:	689a      	ldr	r2, [r3, #8]
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	699b      	ldr	r3, [r3, #24]
 8004f80:	021b      	lsls	r3, r3, #8
 8004f82:	4313      	orrs	r3, r2
 8004f84:	693a      	ldr	r2, [r7, #16]
 8004f86:	4313      	orrs	r3, r2
 8004f88:	613b      	str	r3, [r7, #16]

  /* Set the the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004f8a:	693b      	ldr	r3, [r7, #16]
 8004f8c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004f90:	f023 030c 	bic.w	r3, r3, #12
 8004f94:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004f96:	693b      	ldr	r3, [r7, #16]
 8004f98:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004f9c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004fa0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	68da      	ldr	r2, [r3, #12]
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	69db      	ldr	r3, [r3, #28]
 8004faa:	021b      	lsls	r3, r3, #8
 8004fac:	4313      	orrs	r3, r2
 8004fae:	693a      	ldr	r2, [r7, #16]
 8004fb0:	4313      	orrs	r3, r2
 8004fb2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	691b      	ldr	r3, [r3, #16]
 8004fb8:	011a      	lsls	r2, r3, #4
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	6a1b      	ldr	r3, [r3, #32]
 8004fbe:	031b      	lsls	r3, r3, #12
 8004fc0:	4313      	orrs	r3, r2
 8004fc2:	693a      	ldr	r2, [r7, #16]
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004fce:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8004fd6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	685a      	ldr	r2, [r3, #4]
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	695b      	ldr	r3, [r3, #20]
 8004fe0:	011b      	lsls	r3, r3, #4
 8004fe2:	4313      	orrs	r3, r2
 8004fe4:	68fa      	ldr	r2, [r7, #12]
 8004fe6:	4313      	orrs	r3, r2
 8004fe8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	697a      	ldr	r2, [r7, #20]
 8004ff0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	693a      	ldr	r2, [r7, #16]
 8004ff8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	68fa      	ldr	r2, [r7, #12]
 8005000:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2201      	movs	r2, #1
 8005006:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800500a:	2300      	movs	r3, #0
}
 800500c:	4618      	mov	r0, r3
 800500e:	3718      	adds	r7, #24
 8005010:	46bd      	mov	sp, r7
 8005012:	bd80      	pop	{r7, pc}

08005014 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	b082      	sub	sp, #8
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
 800501c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d002      	beq.n	800502a <HAL_TIM_Encoder_Start+0x16>
 8005024:	2b04      	cmp	r3, #4
 8005026:	d008      	beq.n	800503a <HAL_TIM_Encoder_Start+0x26>
 8005028:	e00f      	b.n	800504a <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	2201      	movs	r2, #1
 8005030:	2100      	movs	r1, #0
 8005032:	4618      	mov	r0, r3
 8005034:	f001 f862 	bl	80060fc <TIM_CCxChannelCmd>
      break;
 8005038:	e016      	b.n	8005068 <HAL_TIM_Encoder_Start+0x54>
  }
    case TIM_CHANNEL_2:
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	2201      	movs	r2, #1
 8005040:	2104      	movs	r1, #4
 8005042:	4618      	mov	r0, r3
 8005044:	f001 f85a 	bl	80060fc <TIM_CCxChannelCmd>
      break;
 8005048:	e00e      	b.n	8005068 <HAL_TIM_Encoder_Start+0x54>
  }
    default :
  {
     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	2201      	movs	r2, #1
 8005050:	2100      	movs	r1, #0
 8005052:	4618      	mov	r0, r3
 8005054:	f001 f852 	bl	80060fc <TIM_CCxChannelCmd>
     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	2201      	movs	r2, #1
 800505e:	2104      	movs	r1, #4
 8005060:	4618      	mov	r0, r3
 8005062:	f001 f84b 	bl	80060fc <TIM_CCxChannelCmd>
     break;
 8005066:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	687a      	ldr	r2, [r7, #4]
 800506e:	6812      	ldr	r2, [r2, #0]
 8005070:	6812      	ldr	r2, [r2, #0]
 8005072:	f042 0201 	orr.w	r2, r2, #1
 8005076:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005078:	2300      	movs	r3, #0
}
 800507a:	4618      	mov	r0, r3
 800507c:	3708      	adds	r7, #8
 800507e:	46bd      	mov	sp, r7
 8005080:	bd80      	pop	{r7, pc}

08005082 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim : TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005082:	b580      	push	{r7, lr}
 8005084:	b082      	sub	sp, #8
 8005086:	af00      	add	r7, sp, #0
 8005088:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	691b      	ldr	r3, [r3, #16]
 8005090:	f003 0302 	and.w	r3, r3, #2
 8005094:	2b02      	cmp	r3, #2
 8005096:	d122      	bne.n	80050de <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	68db      	ldr	r3, [r3, #12]
 800509e:	f003 0302 	and.w	r3, r3, #2
 80050a2:	2b02      	cmp	r3, #2
 80050a4:	d11b      	bne.n	80050de <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f06f 0202 	mvn.w	r2, #2
 80050ae:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2201      	movs	r2, #1
 80050b4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	699b      	ldr	r3, [r3, #24]
 80050bc:	f003 0303 	and.w	r3, r3, #3
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d003      	beq.n	80050cc <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 80050c4:	6878      	ldr	r0, [r7, #4]
 80050c6:	f7fd f81f 	bl	8002108 <HAL_TIM_IC_CaptureCallback>
 80050ca:	e005      	b.n	80050d8 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80050cc:	6878      	ldr	r0, [r7, #4]
 80050ce:	f000 fba5 	bl	800581c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050d2:	6878      	ldr	r0, [r7, #4]
 80050d4:	f000 fbab 	bl	800582e <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2200      	movs	r2, #0
 80050dc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	691b      	ldr	r3, [r3, #16]
 80050e4:	f003 0304 	and.w	r3, r3, #4
 80050e8:	2b04      	cmp	r3, #4
 80050ea:	d122      	bne.n	8005132 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	68db      	ldr	r3, [r3, #12]
 80050f2:	f003 0304 	and.w	r3, r3, #4
 80050f6:	2b04      	cmp	r3, #4
 80050f8:	d11b      	bne.n	8005132 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f06f 0204 	mvn.w	r2, #4
 8005102:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2202      	movs	r2, #2
 8005108:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	699b      	ldr	r3, [r3, #24]
 8005110:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005114:	2b00      	cmp	r3, #0
 8005116:	d003      	beq.n	8005120 <HAL_TIM_IRQHandler+0x9e>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8005118:	6878      	ldr	r0, [r7, #4]
 800511a:	f7fc fff5 	bl	8002108 <HAL_TIM_IC_CaptureCallback>
 800511e:	e005      	b.n	800512c <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005120:	6878      	ldr	r0, [r7, #4]
 8005122:	f000 fb7b 	bl	800581c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005126:	6878      	ldr	r0, [r7, #4]
 8005128:	f000 fb81 	bl	800582e <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2200      	movs	r2, #0
 8005130:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	691b      	ldr	r3, [r3, #16]
 8005138:	f003 0308 	and.w	r3, r3, #8
 800513c:	2b08      	cmp	r3, #8
 800513e:	d122      	bne.n	8005186 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	68db      	ldr	r3, [r3, #12]
 8005146:	f003 0308 	and.w	r3, r3, #8
 800514a:	2b08      	cmp	r3, #8
 800514c:	d11b      	bne.n	8005186 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f06f 0208 	mvn.w	r2, #8
 8005156:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2204      	movs	r2, #4
 800515c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	69db      	ldr	r3, [r3, #28]
 8005164:	f003 0303 	and.w	r3, r3, #3
 8005168:	2b00      	cmp	r3, #0
 800516a:	d003      	beq.n	8005174 <HAL_TIM_IRQHandler+0xf2>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 800516c:	6878      	ldr	r0, [r7, #4]
 800516e:	f7fc ffcb 	bl	8002108 <HAL_TIM_IC_CaptureCallback>
 8005172:	e005      	b.n	8005180 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005174:	6878      	ldr	r0, [r7, #4]
 8005176:	f000 fb51 	bl	800581c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800517a:	6878      	ldr	r0, [r7, #4]
 800517c:	f000 fb57 	bl	800582e <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2200      	movs	r2, #0
 8005184:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	691b      	ldr	r3, [r3, #16]
 800518c:	f003 0310 	and.w	r3, r3, #16
 8005190:	2b10      	cmp	r3, #16
 8005192:	d122      	bne.n	80051da <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	68db      	ldr	r3, [r3, #12]
 800519a:	f003 0310 	and.w	r3, r3, #16
 800519e:	2b10      	cmp	r3, #16
 80051a0:	d11b      	bne.n	80051da <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f06f 0210 	mvn.w	r2, #16
 80051aa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2208      	movs	r2, #8
 80051b0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	69db      	ldr	r3, [r3, #28]
 80051b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d003      	beq.n	80051c8 <HAL_TIM_IRQHandler+0x146>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80051c0:	6878      	ldr	r0, [r7, #4]
 80051c2:	f7fc ffa1 	bl	8002108 <HAL_TIM_IC_CaptureCallback>
 80051c6:	e005      	b.n	80051d4 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051c8:	6878      	ldr	r0, [r7, #4]
 80051ca:	f000 fb27 	bl	800581c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051ce:	6878      	ldr	r0, [r7, #4]
 80051d0:	f000 fb2d 	bl	800582e <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2200      	movs	r2, #0
 80051d8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	691b      	ldr	r3, [r3, #16]
 80051e0:	f003 0301 	and.w	r3, r3, #1
 80051e4:	2b01      	cmp	r3, #1
 80051e6:	d10e      	bne.n	8005206 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	68db      	ldr	r3, [r3, #12]
 80051ee:	f003 0301 	and.w	r3, r3, #1
 80051f2:	2b01      	cmp	r3, #1
 80051f4:	d107      	bne.n	8005206 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f06f 0201 	mvn.w	r2, #1
 80051fe:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8005200:	6878      	ldr	r0, [r7, #4]
 8005202:	f7fc fecf 	bl	8001fa4 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	691b      	ldr	r3, [r3, #16]
 800520c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005210:	2b80      	cmp	r3, #128	; 0x80
 8005212:	d10e      	bne.n	8005232 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	68db      	ldr	r3, [r3, #12]
 800521a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800521e:	2b80      	cmp	r3, #128	; 0x80
 8005220:	d107      	bne.n	8005232 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800522a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800522c:	6878      	ldr	r0, [r7, #4]
 800522e:	f001 f82c 	bl	800628a <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	691b      	ldr	r3, [r3, #16]
 8005238:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800523c:	2b40      	cmp	r3, #64	; 0x40
 800523e:	d10e      	bne.n	800525e <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	68db      	ldr	r3, [r3, #12]
 8005246:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800524a:	2b40      	cmp	r3, #64	; 0x40
 800524c:	d107      	bne.n	800525e <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005256:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8005258:	6878      	ldr	r0, [r7, #4]
 800525a:	f000 faf1 	bl	8005840 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	691b      	ldr	r3, [r3, #16]
 8005264:	f003 0320 	and.w	r3, r3, #32
 8005268:	2b20      	cmp	r3, #32
 800526a:	d10e      	bne.n	800528a <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	68db      	ldr	r3, [r3, #12]
 8005272:	f003 0320 	and.w	r3, r3, #32
 8005276:	2b20      	cmp	r3, #32
 8005278:	d107      	bne.n	800528a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f06f 0220 	mvn.w	r2, #32
 8005282:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8005284:	6878      	ldr	r0, [r7, #4]
 8005286:	f000 fff7 	bl	8006278 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 800528a:	bf00      	nop
 800528c:	3708      	adds	r7, #8
 800528e:	46bd      	mov	sp, r7
 8005290:	bd80      	pop	{r7, pc}

08005292 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef* sConfig, uint32_t Channel)
{
 8005292:	b580      	push	{r7, lr}
 8005294:	b084      	sub	sp, #16
 8005296:	af00      	add	r7, sp, #0
 8005298:	60f8      	str	r0, [r7, #12]
 800529a:	60b9      	str	r1, [r7, #8]
 800529c:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  __HAL_LOCK(htim);
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052a4:	2b01      	cmp	r3, #1
 80052a6:	d101      	bne.n	80052ac <HAL_TIM_IC_ConfigChannel+0x1a>
 80052a8:	2302      	movs	r3, #2
 80052aa:	e08a      	b.n	80053c2 <HAL_TIM_IC_ConfigChannel+0x130>
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	2201      	movs	r2, #1
 80052b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	2202      	movs	r2, #2
 80052b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d11b      	bne.n	80052fa <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	6818      	ldr	r0, [r3, #0]
 80052c6:	68bb      	ldr	r3, [r7, #8]
 80052c8:	6819      	ldr	r1, [r3, #0]
 80052ca:	68bb      	ldr	r3, [r7, #8]
 80052cc:	685a      	ldr	r2, [r3, #4]
 80052ce:	68bb      	ldr	r3, [r7, #8]
 80052d0:	68db      	ldr	r3, [r3, #12]
 80052d2:	f000 fd51 	bl	8005d78 <TIM_TI1_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	68fa      	ldr	r2, [r7, #12]
 80052dc:	6812      	ldr	r2, [r2, #0]
 80052de:	6992      	ldr	r2, [r2, #24]
 80052e0:	f022 020c 	bic.w	r2, r2, #12
 80052e4:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	68fa      	ldr	r2, [r7, #12]
 80052ec:	6812      	ldr	r2, [r2, #0]
 80052ee:	6991      	ldr	r1, [r2, #24]
 80052f0:	68ba      	ldr	r2, [r7, #8]
 80052f2:	6892      	ldr	r2, [r2, #8]
 80052f4:	430a      	orrs	r2, r1
 80052f6:	619a      	str	r2, [r3, #24]
 80052f8:	e05a      	b.n	80053b0 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2b04      	cmp	r3, #4
 80052fe:	d11c      	bne.n	800533a <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	6818      	ldr	r0, [r3, #0]
 8005304:	68bb      	ldr	r3, [r7, #8]
 8005306:	6819      	ldr	r1, [r3, #0]
 8005308:	68bb      	ldr	r3, [r7, #8]
 800530a:	685a      	ldr	r2, [r3, #4]
 800530c:	68bb      	ldr	r3, [r7, #8]
 800530e:	68db      	ldr	r3, [r3, #12]
 8005310:	f000 fdc2 	bl	8005e98 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	68fa      	ldr	r2, [r7, #12]
 800531a:	6812      	ldr	r2, [r2, #0]
 800531c:	6992      	ldr	r2, [r2, #24]
 800531e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005322:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	68fa      	ldr	r2, [r7, #12]
 800532a:	6812      	ldr	r2, [r2, #0]
 800532c:	6991      	ldr	r1, [r2, #24]
 800532e:	68ba      	ldr	r2, [r7, #8]
 8005330:	6892      	ldr	r2, [r2, #8]
 8005332:	0212      	lsls	r2, r2, #8
 8005334:	430a      	orrs	r2, r1
 8005336:	619a      	str	r2, [r3, #24]
 8005338:	e03a      	b.n	80053b0 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2b08      	cmp	r3, #8
 800533e:	d11b      	bne.n	8005378 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	6818      	ldr	r0, [r3, #0]
 8005344:	68bb      	ldr	r3, [r7, #8]
 8005346:	6819      	ldr	r1, [r3, #0]
 8005348:	68bb      	ldr	r3, [r7, #8]
 800534a:	685a      	ldr	r2, [r3, #4]
 800534c:	68bb      	ldr	r3, [r7, #8]
 800534e:	68db      	ldr	r3, [r3, #12]
 8005350:	f000 fe15 	bl	8005f7e <TIM_TI3_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	68fa      	ldr	r2, [r7, #12]
 800535a:	6812      	ldr	r2, [r2, #0]
 800535c:	69d2      	ldr	r2, [r2, #28]
 800535e:	f022 020c 	bic.w	r2, r2, #12
 8005362:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	68fa      	ldr	r2, [r7, #12]
 800536a:	6812      	ldr	r2, [r2, #0]
 800536c:	69d1      	ldr	r1, [r2, #28]
 800536e:	68ba      	ldr	r2, [r7, #8]
 8005370:	6892      	ldr	r2, [r2, #8]
 8005372:	430a      	orrs	r2, r1
 8005374:	61da      	str	r2, [r3, #28]
 8005376:	e01b      	b.n	80053b0 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	6818      	ldr	r0, [r3, #0]
 800537c:	68bb      	ldr	r3, [r7, #8]
 800537e:	6819      	ldr	r1, [r3, #0]
 8005380:	68bb      	ldr	r3, [r7, #8]
 8005382:	685a      	ldr	r2, [r3, #4]
 8005384:	68bb      	ldr	r3, [r7, #8]
 8005386:	68db      	ldr	r3, [r3, #12]
 8005388:	f000 fe38 	bl	8005ffc <TIM_TI4_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	68fa      	ldr	r2, [r7, #12]
 8005392:	6812      	ldr	r2, [r2, #0]
 8005394:	69d2      	ldr	r2, [r2, #28]
 8005396:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800539a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	68fa      	ldr	r2, [r7, #12]
 80053a2:	6812      	ldr	r2, [r2, #0]
 80053a4:	69d1      	ldr	r1, [r2, #28]
 80053a6:	68ba      	ldr	r2, [r7, #8]
 80053a8:	6892      	ldr	r2, [r2, #8]
 80053aa:	0212      	lsls	r2, r2, #8
 80053ac:	430a      	orrs	r2, r1
 80053ae:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	2201      	movs	r2, #1
 80053b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	2200      	movs	r2, #0
 80053bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80053c0:	2300      	movs	r3, #0
}
 80053c2:	4618      	mov	r0, r3
 80053c4:	3710      	adds	r7, #16
 80053c6:	46bd      	mov	sp, r7
 80053c8:	bd80      	pop	{r7, pc}
	...

080053cc <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 80053cc:	b580      	push	{r7, lr}
 80053ce:	b084      	sub	sp, #16
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	60f8      	str	r0, [r7, #12]
 80053d4:	60b9      	str	r1, [r7, #8]
 80053d6:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053de:	2b01      	cmp	r3, #1
 80053e0:	d101      	bne.n	80053e6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80053e2:	2302      	movs	r3, #2
 80053e4:	e0b4      	b.n	8005550 <HAL_TIM_PWM_ConfigChannel+0x184>
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	2201      	movs	r2, #1
 80053ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	2202      	movs	r2, #2
 80053f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2b0c      	cmp	r3, #12
 80053fa:	f200 809f 	bhi.w	800553c <HAL_TIM_PWM_ConfigChannel+0x170>
 80053fe:	a201      	add	r2, pc, #4	; (adr r2, 8005404 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8005400:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005404:	08005439 	.word	0x08005439
 8005408:	0800553d 	.word	0x0800553d
 800540c:	0800553d 	.word	0x0800553d
 8005410:	0800553d 	.word	0x0800553d
 8005414:	08005479 	.word	0x08005479
 8005418:	0800553d 	.word	0x0800553d
 800541c:	0800553d 	.word	0x0800553d
 8005420:	0800553d 	.word	0x0800553d
 8005424:	080054bb 	.word	0x080054bb
 8005428:	0800553d 	.word	0x0800553d
 800542c:	0800553d 	.word	0x0800553d
 8005430:	0800553d 	.word	0x0800553d
 8005434:	080054fb 	.word	0x080054fb
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	68b9      	ldr	r1, [r7, #8]
 800543e:	4618      	mov	r0, r3
 8005440:	f000 fa6e 	bl	8005920 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	68fa      	ldr	r2, [r7, #12]
 800544a:	6812      	ldr	r2, [r2, #0]
 800544c:	6992      	ldr	r2, [r2, #24]
 800544e:	f042 0208 	orr.w	r2, r2, #8
 8005452:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	68fa      	ldr	r2, [r7, #12]
 800545a:	6812      	ldr	r2, [r2, #0]
 800545c:	6992      	ldr	r2, [r2, #24]
 800545e:	f022 0204 	bic.w	r2, r2, #4
 8005462:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	68fa      	ldr	r2, [r7, #12]
 800546a:	6812      	ldr	r2, [r2, #0]
 800546c:	6991      	ldr	r1, [r2, #24]
 800546e:	68ba      	ldr	r2, [r7, #8]
 8005470:	6912      	ldr	r2, [r2, #16]
 8005472:	430a      	orrs	r2, r1
 8005474:	619a      	str	r2, [r3, #24]
    }
    break;
 8005476:	e062      	b.n	800553e <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	68b9      	ldr	r1, [r7, #8]
 800547e:	4618      	mov	r0, r3
 8005480:	f000 faba 	bl	80059f8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	68fa      	ldr	r2, [r7, #12]
 800548a:	6812      	ldr	r2, [r2, #0]
 800548c:	6992      	ldr	r2, [r2, #24]
 800548e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005492:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	68fa      	ldr	r2, [r7, #12]
 800549a:	6812      	ldr	r2, [r2, #0]
 800549c:	6992      	ldr	r2, [r2, #24]
 800549e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	68fa      	ldr	r2, [r7, #12]
 80054aa:	6812      	ldr	r2, [r2, #0]
 80054ac:	6991      	ldr	r1, [r2, #24]
 80054ae:	68ba      	ldr	r2, [r7, #8]
 80054b0:	6912      	ldr	r2, [r2, #16]
 80054b2:	0212      	lsls	r2, r2, #8
 80054b4:	430a      	orrs	r2, r1
 80054b6:	619a      	str	r2, [r3, #24]
    }
    break;
 80054b8:	e041      	b.n	800553e <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	68b9      	ldr	r1, [r7, #8]
 80054c0:	4618      	mov	r0, r3
 80054c2:	f000 fb09 	bl	8005ad8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	68fa      	ldr	r2, [r7, #12]
 80054cc:	6812      	ldr	r2, [r2, #0]
 80054ce:	69d2      	ldr	r2, [r2, #28]
 80054d0:	f042 0208 	orr.w	r2, r2, #8
 80054d4:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	68fa      	ldr	r2, [r7, #12]
 80054dc:	6812      	ldr	r2, [r2, #0]
 80054de:	69d2      	ldr	r2, [r2, #28]
 80054e0:	f022 0204 	bic.w	r2, r2, #4
 80054e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	68fa      	ldr	r2, [r7, #12]
 80054ec:	6812      	ldr	r2, [r2, #0]
 80054ee:	69d1      	ldr	r1, [r2, #28]
 80054f0:	68ba      	ldr	r2, [r7, #8]
 80054f2:	6912      	ldr	r2, [r2, #16]
 80054f4:	430a      	orrs	r2, r1
 80054f6:	61da      	str	r2, [r3, #28]
    }
    break;
 80054f8:	e021      	b.n	800553e <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	68b9      	ldr	r1, [r7, #8]
 8005500:	4618      	mov	r0, r3
 8005502:	f000 fb59 	bl	8005bb8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	68fa      	ldr	r2, [r7, #12]
 800550c:	6812      	ldr	r2, [r2, #0]
 800550e:	69d2      	ldr	r2, [r2, #28]
 8005510:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005514:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	68fa      	ldr	r2, [r7, #12]
 800551c:	6812      	ldr	r2, [r2, #0]
 800551e:	69d2      	ldr	r2, [r2, #28]
 8005520:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005524:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	68fa      	ldr	r2, [r7, #12]
 800552c:	6812      	ldr	r2, [r2, #0]
 800552e:	69d1      	ldr	r1, [r2, #28]
 8005530:	68ba      	ldr	r2, [r7, #8]
 8005532:	6912      	ldr	r2, [r2, #16]
 8005534:	0212      	lsls	r2, r2, #8
 8005536:	430a      	orrs	r2, r1
 8005538:	61da      	str	r2, [r3, #28]
    }
    break;
 800553a:	e000      	b.n	800553e <HAL_TIM_PWM_ConfigChannel+0x172>

    default:
    break;
 800553c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	2201      	movs	r2, #1
 8005542:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	2200      	movs	r2, #0
 800554a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800554e:	2300      	movs	r3, #0
}
 8005550:	4618      	mov	r0, r3
 8005552:	3710      	adds	r7, #16
 8005554:	46bd      	mov	sp, r7
 8005556:	bd80      	pop	{r7, pc}

08005558 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig : pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b084      	sub	sp, #16
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
 8005560:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8005562:	2300      	movs	r3, #0
 8005564:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(htim);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800556c:	2b01      	cmp	r3, #1
 800556e:	d101      	bne.n	8005574 <HAL_TIM_ConfigClockSource+0x1c>
 8005570:	2302      	movs	r3, #2
 8005572:	e0c8      	b.n	8005706 <HAL_TIM_ConfigClockSource+0x1ae>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2201      	movs	r2, #1
 8005578:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2202      	movs	r2, #2
 8005580:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	689b      	ldr	r3, [r3, #8]
 800558a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005592:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800559a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	68fa      	ldr	r2, [r7, #12]
 80055a2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	2b40      	cmp	r3, #64	; 0x40
 80055aa:	d077      	beq.n	800569c <HAL_TIM_ConfigClockSource+0x144>
 80055ac:	2b40      	cmp	r3, #64	; 0x40
 80055ae:	d80e      	bhi.n	80055ce <HAL_TIM_ConfigClockSource+0x76>
 80055b0:	2b10      	cmp	r3, #16
 80055b2:	f000 808a 	beq.w	80056ca <HAL_TIM_ConfigClockSource+0x172>
 80055b6:	2b10      	cmp	r3, #16
 80055b8:	d802      	bhi.n	80055c0 <HAL_TIM_ConfigClockSource+0x68>
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d07e      	beq.n	80056bc <HAL_TIM_ConfigClockSource+0x164>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;

  default:
    break;
 80055be:	e099      	b.n	80056f4 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 80055c0:	2b20      	cmp	r3, #32
 80055c2:	f000 8089 	beq.w	80056d8 <HAL_TIM_ConfigClockSource+0x180>
 80055c6:	2b30      	cmp	r3, #48	; 0x30
 80055c8:	f000 808d 	beq.w	80056e6 <HAL_TIM_ConfigClockSource+0x18e>
    break;
 80055cc:	e092      	b.n	80056f4 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 80055ce:	2b70      	cmp	r3, #112	; 0x70
 80055d0:	d016      	beq.n	8005600 <HAL_TIM_ConfigClockSource+0xa8>
 80055d2:	2b70      	cmp	r3, #112	; 0x70
 80055d4:	d804      	bhi.n	80055e0 <HAL_TIM_ConfigClockSource+0x88>
 80055d6:	2b50      	cmp	r3, #80	; 0x50
 80055d8:	d040      	beq.n	800565c <HAL_TIM_ConfigClockSource+0x104>
 80055da:	2b60      	cmp	r3, #96	; 0x60
 80055dc:	d04e      	beq.n	800567c <HAL_TIM_ConfigClockSource+0x124>
    break;
 80055de:	e089      	b.n	80056f4 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 80055e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055e4:	d003      	beq.n	80055ee <HAL_TIM_ConfigClockSource+0x96>
 80055e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80055ea:	d024      	beq.n	8005636 <HAL_TIM_ConfigClockSource+0xde>
    break;
 80055ec:	e082      	b.n	80056f4 <HAL_TIM_ConfigClockSource+0x19c>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	687a      	ldr	r2, [r7, #4]
 80055f4:	6812      	ldr	r2, [r2, #0]
 80055f6:	6892      	ldr	r2, [r2, #8]
 80055f8:	f022 0207 	bic.w	r2, r2, #7
 80055fc:	609a      	str	r2, [r3, #8]
    break;
 80055fe:	e079      	b.n	80056f4 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance,
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	6818      	ldr	r0, [r3, #0]
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	6899      	ldr	r1, [r3, #8]
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	685a      	ldr	r2, [r3, #4]
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	68db      	ldr	r3, [r3, #12]
 8005610:	f000 fd53 	bl	80060ba <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	689b      	ldr	r3, [r3, #8]
 800561a:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005622:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800562a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	68fa      	ldr	r2, [r7, #12]
 8005632:	609a      	str	r2, [r3, #8]
    break;
 8005634:	e05e      	b.n	80056f4 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance,
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6818      	ldr	r0, [r3, #0]
 800563a:	683b      	ldr	r3, [r7, #0]
 800563c:	6899      	ldr	r1, [r3, #8]
 800563e:	683b      	ldr	r3, [r7, #0]
 8005640:	685a      	ldr	r2, [r3, #4]
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	68db      	ldr	r3, [r3, #12]
 8005646:	f000 fd38 	bl	80060ba <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	687a      	ldr	r2, [r7, #4]
 8005650:	6812      	ldr	r2, [r2, #0]
 8005652:	6892      	ldr	r2, [r2, #8]
 8005654:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005658:	609a      	str	r2, [r3, #8]
    break;
 800565a:	e04b      	b.n	80056f4 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6818      	ldr	r0, [r3, #0]
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	6859      	ldr	r1, [r3, #4]
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	68db      	ldr	r3, [r3, #12]
 8005668:	461a      	mov	r2, r3
 800566a:	f000 fbe3 	bl	8005e34 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	2150      	movs	r1, #80	; 0x50
 8005674:	4618      	mov	r0, r3
 8005676:	f000 fd01 	bl	800607c <TIM_ITRx_SetConfig>
    break;
 800567a:	e03b      	b.n	80056f4 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6818      	ldr	r0, [r3, #0]
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	6859      	ldr	r1, [r3, #4]
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	68db      	ldr	r3, [r3, #12]
 8005688:	461a      	mov	r2, r3
 800568a:	f000 fc45 	bl	8005f18 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	2160      	movs	r1, #96	; 0x60
 8005694:	4618      	mov	r0, r3
 8005696:	f000 fcf1 	bl	800607c <TIM_ITRx_SetConfig>
    break;
 800569a:	e02b      	b.n	80056f4 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	6818      	ldr	r0, [r3, #0]
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	6859      	ldr	r1, [r3, #4]
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	68db      	ldr	r3, [r3, #12]
 80056a8:	461a      	mov	r2, r3
 80056aa:	f000 fbc3 	bl	8005e34 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	2140      	movs	r1, #64	; 0x40
 80056b4:	4618      	mov	r0, r3
 80056b6:	f000 fce1 	bl	800607c <TIM_ITRx_SetConfig>
    break;
 80056ba:	e01b      	b.n	80056f4 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	2100      	movs	r1, #0
 80056c2:	4618      	mov	r0, r3
 80056c4:	f000 fcda 	bl	800607c <TIM_ITRx_SetConfig>
    break;
 80056c8:	e014      	b.n	80056f4 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	2110      	movs	r1, #16
 80056d0:	4618      	mov	r0, r3
 80056d2:	f000 fcd3 	bl	800607c <TIM_ITRx_SetConfig>
    break;
 80056d6:	e00d      	b.n	80056f4 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	2120      	movs	r1, #32
 80056de:	4618      	mov	r0, r3
 80056e0:	f000 fccc 	bl	800607c <TIM_ITRx_SetConfig>
    break;
 80056e4:	e006      	b.n	80056f4 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	2130      	movs	r1, #48	; 0x30
 80056ec:	4618      	mov	r0, r3
 80056ee:	f000 fcc5 	bl	800607c <TIM_ITRx_SetConfig>
    break;
 80056f2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2201      	movs	r2, #1
 80056f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2200      	movs	r2, #0
 8005700:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005704:	2300      	movs	r3, #0
}
 8005706:	4618      	mov	r0, r3
 8005708:	3710      	adds	r7, #16
 800570a:	46bd      	mov	sp, r7
 800570c:	bd80      	pop	{r7, pc}

0800570e <HAL_TIM_SlaveConfigSynchronization>:
  *         timer input or external trigger input) and the ) and the Slave 
  *         mode (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchronization(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef * sSlaveConfig)
{
 800570e:	b580      	push	{r7, lr}
 8005710:	b082      	sub	sp, #8
 8005712:	af00      	add	r7, sp, #0
 8005714:	6078      	str	r0, [r7, #4]
 8005716:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800571e:	2b01      	cmp	r3, #1
 8005720:	d101      	bne.n	8005726 <HAL_TIM_SlaveConfigSynchronization+0x18>
 8005722:	2302      	movs	r3, #2
 8005724:	e024      	b.n	8005770 <HAL_TIM_SlaveConfigSynchronization+0x62>
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2201      	movs	r2, #1
 800572a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2202      	movs	r2, #2
 8005732:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  TIM_SlaveTimer_SetConfig(htim, sSlaveConfig);
 8005736:	6839      	ldr	r1, [r7, #0]
 8005738:	6878      	ldr	r0, [r7, #4]
 800573a:	f000 fa91 	bl	8005c60 <TIM_SlaveTimer_SetConfig>

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	687a      	ldr	r2, [r7, #4]
 8005744:	6812      	ldr	r2, [r2, #0]
 8005746:	68d2      	ldr	r2, [r2, #12]
 8005748:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800574c:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	687a      	ldr	r2, [r7, #4]
 8005754:	6812      	ldr	r2, [r2, #0]
 8005756:	68d2      	ldr	r2, [r2, #12]
 8005758:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800575c:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2201      	movs	r2, #1
 8005762:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2200      	movs	r2, #0
 800576a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800576e:	2300      	movs	r3, #0
    }
 8005770:	4618      	mov	r0, r3
 8005772:	3708      	adds	r7, #8
 8005774:	46bd      	mov	sp, r7
 8005776:	bd80      	pop	{r7, pc}

08005778 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3 : TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4 : TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005778:	b480      	push	{r7}
 800577a:	b085      	sub	sp, #20
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
 8005780:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8005782:	2300      	movs	r3, #0
 8005784:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(htim);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800578c:	2b01      	cmp	r3, #1
 800578e:	d101      	bne.n	8005794 <HAL_TIM_ReadCapturedValue+0x1c>
 8005790:	2302      	movs	r3, #2
 8005792:	e03d      	b.n	8005810 <HAL_TIM_ReadCapturedValue+0x98>
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2201      	movs	r2, #1
 8005798:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	2b0c      	cmp	r3, #12
 80057a0:	d830      	bhi.n	8005804 <HAL_TIM_ReadCapturedValue+0x8c>
 80057a2:	a201      	add	r2, pc, #4	; (adr r2, 80057a8 <HAL_TIM_ReadCapturedValue+0x30>)
 80057a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057a8:	080057dd 	.word	0x080057dd
 80057ac:	08005805 	.word	0x08005805
 80057b0:	08005805 	.word	0x08005805
 80057b4:	08005805 	.word	0x08005805
 80057b8:	080057e7 	.word	0x080057e7
 80057bc:	08005805 	.word	0x08005805
 80057c0:	08005805 	.word	0x08005805
 80057c4:	08005805 	.word	0x08005805
 80057c8:	080057f1 	.word	0x080057f1
 80057cc:	08005805 	.word	0x08005805
 80057d0:	08005805 	.word	0x08005805
 80057d4:	08005805 	.word	0x08005805
 80057d8:	080057fb 	.word	0x080057fb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057e2:	60fb      	str	r3, [r7, #12]

      break;
 80057e4:	e00f      	b.n	8005806 <HAL_TIM_ReadCapturedValue+0x8e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057ec:	60fb      	str	r3, [r7, #12]

      break;
 80057ee:	e00a      	b.n	8005806 <HAL_TIM_ReadCapturedValue+0x8e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057f6:	60fb      	str	r3, [r7, #12]

      break;
 80057f8:	e005      	b.n	8005806 <HAL_TIM_ReadCapturedValue+0x8e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005800:	60fb      	str	r3, [r7, #12]

      break;
 8005802:	e000      	b.n	8005806 <HAL_TIM_ReadCapturedValue+0x8e>
    }

  default:
    break;
 8005804:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2200      	movs	r2, #0
 800580a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  return tmpreg;
 800580e:	68fb      	ldr	r3, [r7, #12]
}
 8005810:	4618      	mov	r0, r3
 8005812:	3714      	adds	r7, #20
 8005814:	46bd      	mov	sp, r7
 8005816:	bc80      	pop	{r7}
 8005818:	4770      	bx	lr
 800581a:	bf00      	nop

0800581c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim : TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800581c:	b480      	push	{r7}
 800581e:	b083      	sub	sp, #12
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005824:	bf00      	nop
 8005826:	370c      	adds	r7, #12
 8005828:	46bd      	mov	sp, r7
 800582a:	bc80      	pop	{r7}
 800582c:	4770      	bx	lr

0800582e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800582e:	b480      	push	{r7}
 8005830:	b083      	sub	sp, #12
 8005832:	af00      	add	r7, sp, #0
 8005834:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005836:	bf00      	nop
 8005838:	370c      	adds	r7, #12
 800583a:	46bd      	mov	sp, r7
 800583c:	bc80      	pop	{r7}
 800583e:	4770      	bx	lr

08005840 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005840:	b480      	push	{r7}
 8005842:	b083      	sub	sp, #12
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005848:	bf00      	nop
 800584a:	370c      	adds	r7, #12
 800584c:	46bd      	mov	sp, r7
 800584e:	bc80      	pop	{r7}
 8005850:	4770      	bx	lr
	...

08005854 <TIM_Base_SetConfig>:
  * @param  TIMx : TIM periheral
  * @param  Structure : TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005854:	b480      	push	{r7}
 8005856:	b085      	sub	sp, #20
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
 800585c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 800585e:	2300      	movs	r3, #0
 8005860:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	4a2a      	ldr	r2, [pc, #168]	; (8005914 <TIM_Base_SetConfig+0xc0>)
 800586c:	4293      	cmp	r3, r2
 800586e:	d00b      	beq.n	8005888 <TIM_Base_SetConfig+0x34>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005876:	d007      	beq.n	8005888 <TIM_Base_SetConfig+0x34>
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	4a27      	ldr	r2, [pc, #156]	; (8005918 <TIM_Base_SetConfig+0xc4>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d003      	beq.n	8005888 <TIM_Base_SetConfig+0x34>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	4a26      	ldr	r2, [pc, #152]	; (800591c <TIM_Base_SetConfig+0xc8>)
 8005884:	4293      	cmp	r3, r2
 8005886:	d108      	bne.n	800589a <TIM_Base_SetConfig+0x46>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800588e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005890:	683b      	ldr	r3, [r7, #0]
 8005892:	685b      	ldr	r3, [r3, #4]
 8005894:	68fa      	ldr	r2, [r7, #12]
 8005896:	4313      	orrs	r3, r2
 8005898:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	4a1d      	ldr	r2, [pc, #116]	; (8005914 <TIM_Base_SetConfig+0xc0>)
 800589e:	4293      	cmp	r3, r2
 80058a0:	d00b      	beq.n	80058ba <TIM_Base_SetConfig+0x66>
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058a8:	d007      	beq.n	80058ba <TIM_Base_SetConfig+0x66>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	4a1a      	ldr	r2, [pc, #104]	; (8005918 <TIM_Base_SetConfig+0xc4>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d003      	beq.n	80058ba <TIM_Base_SetConfig+0x66>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	4a19      	ldr	r2, [pc, #100]	; (800591c <TIM_Base_SetConfig+0xc8>)
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d108      	bne.n	80058cc <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	68db      	ldr	r3, [r3, #12]
 80058c6:	68fa      	ldr	r2, [r7, #12]
 80058c8:	4313      	orrs	r3, r2
 80058ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80058d2:	60fb      	str	r3, [r7, #12]
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	695b      	ldr	r3, [r3, #20]
 80058d8:	68fa      	ldr	r2, [r7, #12]
 80058da:	4313      	orrs	r3, r2
 80058dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	68fa      	ldr	r2, [r7, #12]
 80058e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	689a      	ldr	r2, [r3, #8]
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80058ec:	683b      	ldr	r3, [r7, #0]
 80058ee:	681a      	ldr	r2, [r3, #0]
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	4a07      	ldr	r2, [pc, #28]	; (8005914 <TIM_Base_SetConfig+0xc0>)
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d103      	bne.n	8005904 <TIM_Base_SetConfig+0xb0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	691a      	ldr	r2, [r3, #16]
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2201      	movs	r2, #1
 8005908:	615a      	str	r2, [r3, #20]
}
 800590a:	bf00      	nop
 800590c:	3714      	adds	r7, #20
 800590e:	46bd      	mov	sp, r7
 8005910:	bc80      	pop	{r7}
 8005912:	4770      	bx	lr
 8005914:	40012c00 	.word	0x40012c00
 8005918:	40000400 	.word	0x40000400
 800591c:	40000800 	.word	0x40000800

08005920 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005920:	b480      	push	{r7}
 8005922:	b087      	sub	sp, #28
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
 8005928:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800592a:	2300      	movs	r3, #0
 800592c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800592e:	2300      	movs	r3, #0
 8005930:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8005932:	2300      	movs	r3, #0
 8005934:	613b      	str	r3, [r7, #16]

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6a1b      	ldr	r3, [r3, #32]
 800593a:	f023 0201 	bic.w	r2, r3, #1
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	6a1b      	ldr	r3, [r3, #32]
 8005946:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	685b      	ldr	r3, [r3, #4]
 800594c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	699b      	ldr	r3, [r3, #24]
 8005952:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800595a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	f023 0303 	bic.w	r3, r3, #3
 8005962:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	68fa      	ldr	r2, [r7, #12]
 800596a:	4313      	orrs	r3, r2
 800596c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800596e:	697b      	ldr	r3, [r7, #20]
 8005970:	f023 0302 	bic.w	r3, r3, #2
 8005974:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	689b      	ldr	r3, [r3, #8]
 800597a:	697a      	ldr	r2, [r7, #20]
 800597c:	4313      	orrs	r3, r2
 800597e:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	4a1c      	ldr	r2, [pc, #112]	; (80059f4 <TIM_OC1_SetConfig+0xd4>)
 8005984:	4293      	cmp	r3, r2
 8005986:	d10c      	bne.n	80059a2 <TIM_OC1_SetConfig+0x82>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005988:	697b      	ldr	r3, [r7, #20]
 800598a:	f023 0308 	bic.w	r3, r3, #8
 800598e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	68db      	ldr	r3, [r3, #12]
 8005994:	697a      	ldr	r2, [r7, #20]
 8005996:	4313      	orrs	r3, r2
 8005998:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800599a:	697b      	ldr	r3, [r7, #20]
 800599c:	f023 0304 	bic.w	r3, r3, #4
 80059a0:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	4a13      	ldr	r2, [pc, #76]	; (80059f4 <TIM_OC1_SetConfig+0xd4>)
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d111      	bne.n	80059ce <TIM_OC1_SetConfig+0xae>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80059aa:	693b      	ldr	r3, [r7, #16]
 80059ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80059b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80059b2:	693b      	ldr	r3, [r7, #16]
 80059b4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80059b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80059ba:	683b      	ldr	r3, [r7, #0]
 80059bc:	695b      	ldr	r3, [r3, #20]
 80059be:	693a      	ldr	r2, [r7, #16]
 80059c0:	4313      	orrs	r3, r2
 80059c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	699b      	ldr	r3, [r3, #24]
 80059c8:	693a      	ldr	r2, [r7, #16]
 80059ca:	4313      	orrs	r3, r2
 80059cc:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	693a      	ldr	r2, [r7, #16]
 80059d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	68fa      	ldr	r2, [r7, #12]
 80059d8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	685a      	ldr	r2, [r3, #4]
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	697a      	ldr	r2, [r7, #20]
 80059e6:	621a      	str	r2, [r3, #32]
}
 80059e8:	bf00      	nop
 80059ea:	371c      	adds	r7, #28
 80059ec:	46bd      	mov	sp, r7
 80059ee:	bc80      	pop	{r7}
 80059f0:	4770      	bx	lr
 80059f2:	bf00      	nop
 80059f4:	40012c00 	.word	0x40012c00

080059f8 <TIM_OC2_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80059f8:	b480      	push	{r7}
 80059fa:	b087      	sub	sp, #28
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
 8005a00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8005a02:	2300      	movs	r3, #0
 8005a04:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8005a06:	2300      	movs	r3, #0
 8005a08:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6a1b      	ldr	r3, [r3, #32]
 8005a12:	f023 0210 	bic.w	r2, r3, #16
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6a1b      	ldr	r3, [r3, #32]
 8005a1e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	685b      	ldr	r3, [r3, #4]
 8005a24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	699b      	ldr	r3, [r3, #24]
 8005a2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005a32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	021b      	lsls	r3, r3, #8
 8005a42:	68fa      	ldr	r2, [r7, #12]
 8005a44:	4313      	orrs	r3, r2
 8005a46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005a48:	697b      	ldr	r3, [r7, #20]
 8005a4a:	f023 0320 	bic.w	r3, r3, #32
 8005a4e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	689b      	ldr	r3, [r3, #8]
 8005a54:	011b      	lsls	r3, r3, #4
 8005a56:	697a      	ldr	r2, [r7, #20]
 8005a58:	4313      	orrs	r3, r2
 8005a5a:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	4a1d      	ldr	r2, [pc, #116]	; (8005ad4 <TIM_OC2_SetConfig+0xdc>)
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d10d      	bne.n	8005a80 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005a64:	697b      	ldr	r3, [r7, #20]
 8005a66:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005a6a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	68db      	ldr	r3, [r3, #12]
 8005a70:	011b      	lsls	r3, r3, #4
 8005a72:	697a      	ldr	r2, [r7, #20]
 8005a74:	4313      	orrs	r3, r2
 8005a76:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005a78:	697b      	ldr	r3, [r7, #20]
 8005a7a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005a7e:	617b      	str	r3, [r7, #20]

  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	4a14      	ldr	r2, [pc, #80]	; (8005ad4 <TIM_OC2_SetConfig+0xdc>)
 8005a84:	4293      	cmp	r3, r2
 8005a86:	d113      	bne.n	8005ab0 <TIM_OC2_SetConfig+0xb8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005a88:	693b      	ldr	r3, [r7, #16]
 8005a8a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005a8e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005a90:	693b      	ldr	r3, [r7, #16]
 8005a92:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005a96:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	695b      	ldr	r3, [r3, #20]
 8005a9c:	009b      	lsls	r3, r3, #2
 8005a9e:	693a      	ldr	r2, [r7, #16]
 8005aa0:	4313      	orrs	r3, r2
 8005aa2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	699b      	ldr	r3, [r3, #24]
 8005aa8:	009b      	lsls	r3, r3, #2
 8005aaa:	693a      	ldr	r2, [r7, #16]
 8005aac:	4313      	orrs	r3, r2
 8005aae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	693a      	ldr	r2, [r7, #16]
 8005ab4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	68fa      	ldr	r2, [r7, #12]
 8005aba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	685a      	ldr	r2, [r3, #4]
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	697a      	ldr	r2, [r7, #20]
 8005ac8:	621a      	str	r2, [r3, #32]
}
 8005aca:	bf00      	nop
 8005acc:	371c      	adds	r7, #28
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	bc80      	pop	{r7}
 8005ad2:	4770      	bx	lr
 8005ad4:	40012c00 	.word	0x40012c00

08005ad8 <TIM_OC3_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005ad8:	b480      	push	{r7}
 8005ada:	b087      	sub	sp, #28
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
 8005ae0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8005aea:	2300      	movs	r3, #0
 8005aec:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6a1b      	ldr	r3, [r3, #32]
 8005af2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6a1b      	ldr	r3, [r3, #32]
 8005afe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	685b      	ldr	r3, [r3, #4]
 8005b04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	69db      	ldr	r3, [r3, #28]
 8005b0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	f023 0303 	bic.w	r3, r3, #3
 8005b1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	68fa      	ldr	r2, [r7, #12]
 8005b22:	4313      	orrs	r3, r2
 8005b24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005b26:	697b      	ldr	r3, [r7, #20]
 8005b28:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005b2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005b2e:	683b      	ldr	r3, [r7, #0]
 8005b30:	689b      	ldr	r3, [r3, #8]
 8005b32:	021b      	lsls	r3, r3, #8
 8005b34:	697a      	ldr	r2, [r7, #20]
 8005b36:	4313      	orrs	r3, r2
 8005b38:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	4a1d      	ldr	r2, [pc, #116]	; (8005bb4 <TIM_OC3_SetConfig+0xdc>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d10d      	bne.n	8005b5e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005b42:	697b      	ldr	r3, [r7, #20]
 8005b44:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005b48:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	68db      	ldr	r3, [r3, #12]
 8005b4e:	021b      	lsls	r3, r3, #8
 8005b50:	697a      	ldr	r2, [r7, #20]
 8005b52:	4313      	orrs	r3, r2
 8005b54:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005b56:	697b      	ldr	r3, [r7, #20]
 8005b58:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005b5c:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	4a14      	ldr	r2, [pc, #80]	; (8005bb4 <TIM_OC3_SetConfig+0xdc>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d113      	bne.n	8005b8e <TIM_OC3_SetConfig+0xb6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005b66:	693b      	ldr	r3, [r7, #16]
 8005b68:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005b6c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005b6e:	693b      	ldr	r3, [r7, #16]
 8005b70:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005b74:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	695b      	ldr	r3, [r3, #20]
 8005b7a:	011b      	lsls	r3, r3, #4
 8005b7c:	693a      	ldr	r2, [r7, #16]
 8005b7e:	4313      	orrs	r3, r2
 8005b80:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	699b      	ldr	r3, [r3, #24]
 8005b86:	011b      	lsls	r3, r3, #4
 8005b88:	693a      	ldr	r2, [r7, #16]
 8005b8a:	4313      	orrs	r3, r2
 8005b8c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	693a      	ldr	r2, [r7, #16]
 8005b92:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	68fa      	ldr	r2, [r7, #12]
 8005b98:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	685a      	ldr	r2, [r3, #4]
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	697a      	ldr	r2, [r7, #20]
 8005ba6:	621a      	str	r2, [r3, #32]
}
 8005ba8:	bf00      	nop
 8005baa:	371c      	adds	r7, #28
 8005bac:	46bd      	mov	sp, r7
 8005bae:	bc80      	pop	{r7}
 8005bb0:	4770      	bx	lr
 8005bb2:	bf00      	nop
 8005bb4:	40012c00 	.word	0x40012c00

08005bb8 <TIM_OC4_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005bb8:	b480      	push	{r7}
 8005bba:	b087      	sub	sp, #28
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
 8005bc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 8005bca:	2300      	movs	r3, #0
 8005bcc:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6a1b      	ldr	r3, [r3, #32]
 8005bd2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6a1b      	ldr	r3, [r3, #32]
 8005bde:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	685b      	ldr	r3, [r3, #4]
 8005be4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	69db      	ldr	r3, [r3, #28]
 8005bea:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005bec:	693b      	ldr	r3, [r7, #16]
 8005bee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005bf2:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005bf4:	693b      	ldr	r3, [r7, #16]
 8005bf6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005bfa:	613b      	str	r3, [r7, #16]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	021b      	lsls	r3, r3, #8
 8005c02:	693a      	ldr	r2, [r7, #16]
 8005c04:	4313      	orrs	r3, r2
 8005c06:	613b      	str	r3, [r7, #16]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005c0e:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	689b      	ldr	r3, [r3, #8]
 8005c14:	031b      	lsls	r3, r3, #12
 8005c16:	68fa      	ldr	r2, [r7, #12]
 8005c18:	4313      	orrs	r3, r2
 8005c1a:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	4a0f      	ldr	r2, [pc, #60]	; (8005c5c <TIM_OC4_SetConfig+0xa4>)
 8005c20:	4293      	cmp	r3, r2
 8005c22:	d109      	bne.n	8005c38 <TIM_OC4_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005c24:	697b      	ldr	r3, [r7, #20]
 8005c26:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005c2a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	695b      	ldr	r3, [r3, #20]
 8005c30:	019b      	lsls	r3, r3, #6
 8005c32:	697a      	ldr	r2, [r7, #20]
 8005c34:	4313      	orrs	r3, r2
 8005c36:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	697a      	ldr	r2, [r7, #20]
 8005c3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	693a      	ldr	r2, [r7, #16]
 8005c42:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	685a      	ldr	r2, [r3, #4]
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	68fa      	ldr	r2, [r7, #12]
 8005c50:	621a      	str	r2, [r3, #32]
}
 8005c52:	bf00      	nop
 8005c54:	371c      	adds	r7, #28
 8005c56:	46bd      	mov	sp, r7
 8005c58:	bc80      	pop	{r7}
 8005c5a:	4770      	bx	lr
 8005c5c:	40012c00 	.word	0x40012c00

08005c60 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig: The slave configuration structure
  * @retval None
  */
static void TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                              TIM_SlaveConfigTypeDef * sSlaveConfig)
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b086      	sub	sp, #24
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
 8005c68:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	617b      	str	r3, [r7, #20]
  uint32_t tmpccmr1 = 0U;
 8005c6e:	2300      	movs	r3, #0
 8005c70:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8005c72:	2300      	movs	r3, #0
 8005c74:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	689b      	ldr	r3, [r3, #8]
 8005c7c:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005c7e:	697b      	ldr	r3, [r7, #20]
 8005c80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c84:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	685b      	ldr	r3, [r3, #4]
 8005c8a:	697a      	ldr	r2, [r7, #20]
 8005c8c:	4313      	orrs	r3, r2
 8005c8e:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8005c90:	697b      	ldr	r3, [r7, #20]
 8005c92:	f023 0307 	bic.w	r3, r3, #7
 8005c96:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	697a      	ldr	r2, [r7, #20]
 8005c9e:	4313      	orrs	r3, r2
 8005ca0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	697a      	ldr	r2, [r7, #20]
 8005ca8:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8005caa:	683b      	ldr	r3, [r7, #0]
 8005cac:	685b      	ldr	r3, [r3, #4]
 8005cae:	2b30      	cmp	r3, #48	; 0x30
 8005cb0:	d056      	beq.n	8005d60 <TIM_SlaveTimer_SetConfig+0x100>
 8005cb2:	2b30      	cmp	r3, #48	; 0x30
 8005cb4:	d806      	bhi.n	8005cc4 <TIM_SlaveTimer_SetConfig+0x64>
 8005cb6:	2b10      	cmp	r3, #16
 8005cb8:	d054      	beq.n	8005d64 <TIM_SlaveTimer_SetConfig+0x104>
 8005cba:	2b20      	cmp	r3, #32
 8005cbc:	d054      	beq.n	8005d68 <TIM_SlaveTimer_SetConfig+0x108>
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d054      	beq.n	8005d6c <TIM_SlaveTimer_SetConfig+0x10c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
    }
    break;

  default:
    break;
 8005cc2:	e054      	b.n	8005d6e <TIM_SlaveTimer_SetConfig+0x10e>
  switch (sSlaveConfig->InputTrigger)
 8005cc4:	2b50      	cmp	r3, #80	; 0x50
 8005cc6:	d037      	beq.n	8005d38 <TIM_SlaveTimer_SetConfig+0xd8>
 8005cc8:	2b50      	cmp	r3, #80	; 0x50
 8005cca:	d802      	bhi.n	8005cd2 <TIM_SlaveTimer_SetConfig+0x72>
 8005ccc:	2b40      	cmp	r3, #64	; 0x40
 8005cce:	d010      	beq.n	8005cf2 <TIM_SlaveTimer_SetConfig+0x92>
    break;
 8005cd0:	e04d      	b.n	8005d6e <TIM_SlaveTimer_SetConfig+0x10e>
  switch (sSlaveConfig->InputTrigger)
 8005cd2:	2b60      	cmp	r3, #96	; 0x60
 8005cd4:	d03a      	beq.n	8005d4c <TIM_SlaveTimer_SetConfig+0xec>
 8005cd6:	2b70      	cmp	r3, #112	; 0x70
 8005cd8:	d000      	beq.n	8005cdc <TIM_SlaveTimer_SetConfig+0x7c>
    break;
 8005cda:	e048      	b.n	8005d6e <TIM_SlaveTimer_SetConfig+0x10e>
      TIM_ETR_SetConfig(htim->Instance,
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	6818      	ldr	r0, [r3, #0]
 8005ce0:	683b      	ldr	r3, [r7, #0]
 8005ce2:	68d9      	ldr	r1, [r3, #12]
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	689a      	ldr	r2, [r3, #8]
 8005ce8:	683b      	ldr	r3, [r7, #0]
 8005cea:	691b      	ldr	r3, [r3, #16]
 8005cec:	f000 f9e5 	bl	80060ba <TIM_ETR_SetConfig>
    break;
 8005cf0:	e03d      	b.n	8005d6e <TIM_SlaveTimer_SetConfig+0x10e>
      tmpccer = htim->Instance->CCER;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	6a1b      	ldr	r3, [r3, #32]
 8005cf8:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	687a      	ldr	r2, [r7, #4]
 8005d00:	6812      	ldr	r2, [r2, #0]
 8005d02:	6a12      	ldr	r2, [r2, #32]
 8005d04:	f022 0201 	bic.w	r2, r2, #1
 8005d08:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	699b      	ldr	r3, [r3, #24]
 8005d10:	613b      	str	r3, [r7, #16]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005d12:	693b      	ldr	r3, [r7, #16]
 8005d14:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005d18:	613b      	str	r3, [r7, #16]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8005d1a:	683b      	ldr	r3, [r7, #0]
 8005d1c:	691b      	ldr	r3, [r3, #16]
 8005d1e:	011b      	lsls	r3, r3, #4
 8005d20:	693a      	ldr	r2, [r7, #16]
 8005d22:	4313      	orrs	r3, r2
 8005d24:	613b      	str	r3, [r7, #16]
      htim->Instance->CCMR1 = tmpccmr1;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	693a      	ldr	r2, [r7, #16]
 8005d2c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	68fa      	ldr	r2, [r7, #12]
 8005d34:	621a      	str	r2, [r3, #32]
    break;
 8005d36:	e01a      	b.n	8005d6e <TIM_SlaveTimer_SetConfig+0x10e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6818      	ldr	r0, [r3, #0]
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	6899      	ldr	r1, [r3, #8]
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	691b      	ldr	r3, [r3, #16]
 8005d44:	461a      	mov	r2, r3
 8005d46:	f000 f875 	bl	8005e34 <TIM_TI1_ConfigInputStage>
    break;
 8005d4a:	e010      	b.n	8005d6e <TIM_SlaveTimer_SetConfig+0x10e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6818      	ldr	r0, [r3, #0]
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	6899      	ldr	r1, [r3, #8]
 8005d54:	683b      	ldr	r3, [r7, #0]
 8005d56:	691b      	ldr	r3, [r3, #16]
 8005d58:	461a      	mov	r2, r3
 8005d5a:	f000 f8dd 	bl	8005f18 <TIM_TI2_ConfigInputStage>
    break;
 8005d5e:	e006      	b.n	8005d6e <TIM_SlaveTimer_SetConfig+0x10e>
    break;
 8005d60:	bf00      	nop
 8005d62:	e004      	b.n	8005d6e <TIM_SlaveTimer_SetConfig+0x10e>
    break;
 8005d64:	bf00      	nop
 8005d66:	e002      	b.n	8005d6e <TIM_SlaveTimer_SetConfig+0x10e>
    break;
 8005d68:	bf00      	nop
 8005d6a:	e000      	b.n	8005d6e <TIM_SlaveTimer_SetConfig+0x10e>
    break;
 8005d6c:	bf00      	nop
  }
}
 8005d6e:	bf00      	nop
 8005d70:	3718      	adds	r7, #24
 8005d72:	46bd      	mov	sp, r7
 8005d74:	bd80      	pop	{r7, pc}
	...

08005d78 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be 
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005d78:	b480      	push	{r7}
 8005d7a:	b087      	sub	sp, #28
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	60f8      	str	r0, [r7, #12]
 8005d80:	60b9      	str	r1, [r7, #8]
 8005d82:	607a      	str	r2, [r7, #4]
 8005d84:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 8005d86:	2300      	movs	r3, #0
 8005d88:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	6a1b      	ldr	r3, [r3, #32]
 8005d92:	f023 0201 	bic.w	r2, r3, #1
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	699b      	ldr	r3, [r3, #24]
 8005d9e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	6a1b      	ldr	r3, [r3, #32]
 8005da4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	4a1f      	ldr	r2, [pc, #124]	; (8005e28 <TIM_TI1_SetConfig+0xb0>)
 8005daa:	4293      	cmp	r3, r2
 8005dac:	d00b      	beq.n	8005dc6 <TIM_TI1_SetConfig+0x4e>
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005db4:	d007      	beq.n	8005dc6 <TIM_TI1_SetConfig+0x4e>
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	4a1c      	ldr	r2, [pc, #112]	; (8005e2c <TIM_TI1_SetConfig+0xb4>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d003      	beq.n	8005dc6 <TIM_TI1_SetConfig+0x4e>
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	4a1b      	ldr	r2, [pc, #108]	; (8005e30 <TIM_TI1_SetConfig+0xb8>)
 8005dc2:	4293      	cmp	r3, r2
 8005dc4:	d101      	bne.n	8005dca <TIM_TI1_SetConfig+0x52>
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	e000      	b.n	8005dcc <TIM_TI1_SetConfig+0x54>
 8005dca:	2300      	movs	r3, #0
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d008      	beq.n	8005de2 <TIM_TI1_SetConfig+0x6a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005dd0:	697b      	ldr	r3, [r7, #20]
 8005dd2:	f023 0303 	bic.w	r3, r3, #3
 8005dd6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005dd8:	697a      	ldr	r2, [r7, #20]
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	4313      	orrs	r3, r2
 8005dde:	617b      	str	r3, [r7, #20]
 8005de0:	e003      	b.n	8005dea <TIM_TI1_SetConfig+0x72>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005de2:	697b      	ldr	r3, [r7, #20]
 8005de4:	f043 0301 	orr.w	r3, r3, #1
 8005de8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005dea:	697b      	ldr	r3, [r7, #20]
 8005dec:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005df0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	011b      	lsls	r3, r3, #4
 8005df6:	b2db      	uxtb	r3, r3
 8005df8:	697a      	ldr	r2, [r7, #20]
 8005dfa:	4313      	orrs	r3, r2
 8005dfc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005dfe:	693b      	ldr	r3, [r7, #16]
 8005e00:	f023 030a 	bic.w	r3, r3, #10
 8005e04:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005e06:	68bb      	ldr	r3, [r7, #8]
 8005e08:	f003 030a 	and.w	r3, r3, #10
 8005e0c:	693a      	ldr	r2, [r7, #16]
 8005e0e:	4313      	orrs	r3, r2
 8005e10:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	697a      	ldr	r2, [r7, #20]
 8005e16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	693a      	ldr	r2, [r7, #16]
 8005e1c:	621a      	str	r2, [r3, #32]
}
 8005e1e:	bf00      	nop
 8005e20:	371c      	adds	r7, #28
 8005e22:	46bd      	mov	sp, r7
 8005e24:	bc80      	pop	{r7}
 8005e26:	4770      	bx	lr
 8005e28:	40012c00 	.word	0x40012c00
 8005e2c:	40000400 	.word	0x40000400
 8005e30:	40000800 	.word	0x40000800

08005e34 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e34:	b480      	push	{r7}
 8005e36:	b087      	sub	sp, #28
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	60f8      	str	r0, [r7, #12]
 8005e3c:	60b9      	str	r1, [r7, #8]
 8005e3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8005e40:	2300      	movs	r3, #0
 8005e42:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8005e44:	2300      	movs	r3, #0
 8005e46:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	6a1b      	ldr	r3, [r3, #32]
 8005e4c:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	6a1b      	ldr	r3, [r3, #32]
 8005e52:	f023 0201 	bic.w	r2, r3, #1
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	699b      	ldr	r3, [r3, #24]
 8005e5e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005e60:	697b      	ldr	r3, [r7, #20]
 8005e62:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005e66:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	011b      	lsls	r3, r3, #4
 8005e6c:	697a      	ldr	r2, [r7, #20]
 8005e6e:	4313      	orrs	r3, r2
 8005e70:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005e72:	693b      	ldr	r3, [r7, #16]
 8005e74:	f023 030a 	bic.w	r3, r3, #10
 8005e78:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 8005e7a:	693a      	ldr	r2, [r7, #16]
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	4313      	orrs	r3, r2
 8005e80:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	697a      	ldr	r2, [r7, #20]
 8005e86:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	693a      	ldr	r2, [r7, #16]
 8005e8c:	621a      	str	r2, [r3, #32]
}
 8005e8e:	bf00      	nop
 8005e90:	371c      	adds	r7, #28
 8005e92:	46bd      	mov	sp, r7
 8005e94:	bc80      	pop	{r7}
 8005e96:	4770      	bx	lr

08005e98 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be 
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b087      	sub	sp, #28
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	60f8      	str	r0, [r7, #12]
 8005ea0:	60b9      	str	r1, [r7, #8]
 8005ea2:	607a      	str	r2, [r7, #4]
 8005ea4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8005eaa:	2300      	movs	r3, #0
 8005eac:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	6a1b      	ldr	r3, [r3, #32]
 8005eb2:	f023 0210 	bic.w	r2, r3, #16
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	699b      	ldr	r3, [r3, #24]
 8005ebe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	6a1b      	ldr	r3, [r3, #32]
 8005ec4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005ec6:	697b      	ldr	r3, [r7, #20]
 8005ec8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ecc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	021b      	lsls	r3, r3, #8
 8005ed2:	697a      	ldr	r2, [r7, #20]
 8005ed4:	4313      	orrs	r3, r2
 8005ed6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005ed8:	697b      	ldr	r3, [r7, #20]
 8005eda:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005ede:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	031b      	lsls	r3, r3, #12
 8005ee4:	b29b      	uxth	r3, r3
 8005ee6:	697a      	ldr	r2, [r7, #20]
 8005ee8:	4313      	orrs	r3, r2
 8005eea:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005eec:	693b      	ldr	r3, [r7, #16]
 8005eee:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005ef2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005ef4:	68bb      	ldr	r3, [r7, #8]
 8005ef6:	011b      	lsls	r3, r3, #4
 8005ef8:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8005efc:	693a      	ldr	r2, [r7, #16]
 8005efe:	4313      	orrs	r3, r2
 8005f00:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	697a      	ldr	r2, [r7, #20]
 8005f06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	693a      	ldr	r2, [r7, #16]
 8005f0c:	621a      	str	r2, [r3, #32]
}
 8005f0e:	bf00      	nop
 8005f10:	371c      	adds	r7, #28
 8005f12:	46bd      	mov	sp, r7
 8005f14:	bc80      	pop	{r7}
 8005f16:	4770      	bx	lr

08005f18 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005f18:	b480      	push	{r7}
 8005f1a:	b087      	sub	sp, #28
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	60f8      	str	r0, [r7, #12]
 8005f20:	60b9      	str	r1, [r7, #8]
 8005f22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8005f24:	2300      	movs	r3, #0
 8005f26:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8005f28:	2300      	movs	r3, #0
 8005f2a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	6a1b      	ldr	r3, [r3, #32]
 8005f30:	f023 0210 	bic.w	r2, r3, #16
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	699b      	ldr	r3, [r3, #24]
 8005f3c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	6a1b      	ldr	r3, [r3, #32]
 8005f42:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005f44:	697b      	ldr	r3, [r7, #20]
 8005f46:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005f4a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	031b      	lsls	r3, r3, #12
 8005f50:	697a      	ldr	r2, [r7, #20]
 8005f52:	4313      	orrs	r3, r2
 8005f54:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005f56:	693b      	ldr	r3, [r7, #16]
 8005f58:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005f5c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005f5e:	68bb      	ldr	r3, [r7, #8]
 8005f60:	011b      	lsls	r3, r3, #4
 8005f62:	693a      	ldr	r2, [r7, #16]
 8005f64:	4313      	orrs	r3, r2
 8005f66:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	697a      	ldr	r2, [r7, #20]
 8005f6c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	693a      	ldr	r2, [r7, #16]
 8005f72:	621a      	str	r2, [r3, #32]
}
 8005f74:	bf00      	nop
 8005f76:	371c      	adds	r7, #28
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	bc80      	pop	{r7}
 8005f7c:	4770      	bx	lr

08005f7e <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be 
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005f7e:	b480      	push	{r7}
 8005f80:	b087      	sub	sp, #28
 8005f82:	af00      	add	r7, sp, #0
 8005f84:	60f8      	str	r0, [r7, #12]
 8005f86:	60b9      	str	r1, [r7, #8]
 8005f88:	607a      	str	r2, [r7, #4]
 8005f8a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8005f90:	2300      	movs	r3, #0
 8005f92:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	6a1b      	ldr	r3, [r3, #32]
 8005f98:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	69db      	ldr	r3, [r3, #28]
 8005fa4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	6a1b      	ldr	r3, [r3, #32]
 8005faa:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005fac:	697b      	ldr	r3, [r7, #20]
 8005fae:	f023 0303 	bic.w	r3, r3, #3
 8005fb2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8005fb4:	697a      	ldr	r2, [r7, #20]
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	4313      	orrs	r3, r2
 8005fba:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005fbc:	697b      	ldr	r3, [r7, #20]
 8005fbe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005fc2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	011b      	lsls	r3, r3, #4
 8005fc8:	b2db      	uxtb	r3, r3
 8005fca:	697a      	ldr	r2, [r7, #20]
 8005fcc:	4313      	orrs	r3, r2
 8005fce:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005fd0:	693b      	ldr	r3, [r7, #16]
 8005fd2:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8005fd6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005fd8:	68bb      	ldr	r3, [r7, #8]
 8005fda:	021b      	lsls	r3, r3, #8
 8005fdc:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8005fe0:	693a      	ldr	r2, [r7, #16]
 8005fe2:	4313      	orrs	r3, r2
 8005fe4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	697a      	ldr	r2, [r7, #20]
 8005fea:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	693a      	ldr	r2, [r7, #16]
 8005ff0:	621a      	str	r2, [r3, #32]
}
 8005ff2:	bf00      	nop
 8005ff4:	371c      	adds	r7, #28
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	bc80      	pop	{r7}
 8005ffa:	4770      	bx	lr

08005ffc <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005ffc:	b480      	push	{r7}
 8005ffe:	b087      	sub	sp, #28
 8006000:	af00      	add	r7, sp, #0
 8006002:	60f8      	str	r0, [r7, #12]
 8006004:	60b9      	str	r1, [r7, #8]
 8006006:	607a      	str	r2, [r7, #4]
 8006008:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 800600a:	2300      	movs	r3, #0
 800600c:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800600e:	2300      	movs	r3, #0
 8006010:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	6a1b      	ldr	r3, [r3, #32]
 8006016:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	69db      	ldr	r3, [r3, #28]
 8006022:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	6a1b      	ldr	r3, [r3, #32]
 8006028:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800602a:	697b      	ldr	r3, [r7, #20]
 800602c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006030:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	021b      	lsls	r3, r3, #8
 8006036:	697a      	ldr	r2, [r7, #20]
 8006038:	4313      	orrs	r3, r2
 800603a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800603c:	697b      	ldr	r3, [r7, #20]
 800603e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006042:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006044:	683b      	ldr	r3, [r7, #0]
 8006046:	031b      	lsls	r3, r3, #12
 8006048:	b29b      	uxth	r3, r3
 800604a:	697a      	ldr	r2, [r7, #20]
 800604c:	4313      	orrs	r3, r2
 800604e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~TIM_CCER_CC4P;
 8006050:	693b      	ldr	r3, [r7, #16]
 8006052:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006056:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8006058:	68bb      	ldr	r3, [r7, #8]
 800605a:	031b      	lsls	r3, r3, #12
 800605c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006060:	693a      	ldr	r2, [r7, #16]
 8006062:	4313      	orrs	r3, r2
 8006064:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	697a      	ldr	r2, [r7, #20]
 800606a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	693a      	ldr	r2, [r7, #16]
 8006070:	621a      	str	r2, [r3, #32]
}
 8006072:	bf00      	nop
 8006074:	371c      	adds	r7, #28
 8006076:	46bd      	mov	sp, r7
 8006078:	bc80      	pop	{r7}
 800607a:	4770      	bx	lr

0800607c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2 : Filtered Timer Input 2
  *            @arg TIM_TS_ETRF : External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
 800607c:	b480      	push	{r7}
 800607e:	b085      	sub	sp, #20
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
 8006084:	460b      	mov	r3, r1
 8006086:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 8006088:	2300      	movs	r3, #0
 800608a:	60fb      	str	r3, [r7, #12]

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	689b      	ldr	r3, [r3, #8]
 8006090:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006098:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800609a:	887b      	ldrh	r3, [r7, #2]
 800609c:	f043 0307 	orr.w	r3, r3, #7
 80060a0:	b29b      	uxth	r3, r3
 80060a2:	461a      	mov	r2, r3
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	4313      	orrs	r3, r2
 80060a8:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	68fa      	ldr	r2, [r7, #12]
 80060ae:	609a      	str	r2, [r3, #8]
}
 80060b0:	bf00      	nop
 80060b2:	3714      	adds	r7, #20
 80060b4:	46bd      	mov	sp, r7
 80060b6:	bc80      	pop	{r7}
 80060b8:	4770      	bx	lr

080060ba <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80060ba:	b480      	push	{r7}
 80060bc:	b087      	sub	sp, #28
 80060be:	af00      	add	r7, sp, #0
 80060c0:	60f8      	str	r0, [r7, #12]
 80060c2:	60b9      	str	r1, [r7, #8]
 80060c4:	607a      	str	r2, [r7, #4]
 80060c6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 80060c8:	2300      	movs	r3, #0
 80060ca:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	689b      	ldr	r3, [r3, #8]
 80060d0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80060d2:	697b      	ldr	r3, [r7, #20]
 80060d4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80060d8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	021a      	lsls	r2, r3, #8
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	431a      	orrs	r2, r3
 80060e2:	68bb      	ldr	r3, [r7, #8]
 80060e4:	4313      	orrs	r3, r2
 80060e6:	697a      	ldr	r2, [r7, #20]
 80060e8:	4313      	orrs	r3, r2
 80060ea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	697a      	ldr	r2, [r7, #20]
 80060f0:	609a      	str	r2, [r3, #8]
}
 80060f2:	bf00      	nop
 80060f4:	371c      	adds	r7, #28
 80060f6:	46bd      	mov	sp, r7
 80060f8:	bc80      	pop	{r7}
 80060fa:	4770      	bx	lr

080060fc <TIM_CCxChannelCmd>:
  * @param  ChannelState : specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80060fc:	b480      	push	{r7}
 80060fe:	b087      	sub	sp, #28
 8006100:	af00      	add	r7, sp, #0
 8006102:	60f8      	str	r0, [r7, #12]
 8006104:	60b9      	str	r1, [r7, #8]
 8006106:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8006108:	2300      	movs	r3, #0
 800610a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 800610c:	2201      	movs	r2, #1
 800610e:	68bb      	ldr	r3, [r7, #8]
 8006110:	fa02 f303 	lsl.w	r3, r2, r3
 8006114:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	6a1a      	ldr	r2, [r3, #32]
 800611a:	697b      	ldr	r3, [r7, #20]
 800611c:	43db      	mvns	r3, r3
 800611e:	401a      	ands	r2, r3
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	6a1a      	ldr	r2, [r3, #32]
 8006128:	6879      	ldr	r1, [r7, #4]
 800612a:	68bb      	ldr	r3, [r7, #8]
 800612c:	fa01 f303 	lsl.w	r3, r1, r3
 8006130:	431a      	orrs	r2, r3
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	621a      	str	r2, [r3, #32]
}
 8006136:	bf00      	nop
 8006138:	371c      	adds	r7, #28
 800613a:	46bd      	mov	sp, r7
 800613c:	bc80      	pop	{r7}
 800613e:	4770      	bx	lr

08006140 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006140:	b480      	push	{r7}
 8006142:	b085      	sub	sp, #20
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
 8006148:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0U;
 800614a:	2300      	movs	r3, #0
 800614c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Process Locked */
  __HAL_LOCK(htim);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006154:	2b01      	cmp	r3, #1
 8006156:	d101      	bne.n	800615c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006158:	2302      	movs	r3, #2
 800615a:	e044      	b.n	80061e6 <HAL_TIMEx_ConfigBreakDeadTime+0xa6>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2201      	movs	r2, #1
 8006160:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	68db      	ldr	r3, [r3, #12]
 800616e:	4313      	orrs	r3, r2
 8006170:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006178:	683b      	ldr	r3, [r7, #0]
 800617a:	689b      	ldr	r3, [r3, #8]
 800617c:	4313      	orrs	r3, r2
 800617e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006186:	683b      	ldr	r3, [r7, #0]
 8006188:	685b      	ldr	r3, [r3, #4]
 800618a:	4313      	orrs	r3, r2
 800618c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	4313      	orrs	r3, r2
 800619a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	691b      	ldr	r3, [r3, #16]
 80061a6:	4313      	orrs	r3, r2
 80061a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	695b      	ldr	r3, [r3, #20]
 80061b4:	4313      	orrs	r3, r2
 80061b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80061be:	683b      	ldr	r3, [r7, #0]
 80061c0:	699b      	ldr	r3, [r3, #24]
 80061c2:	4313      	orrs	r3, r2
 80061c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	699b      	ldr	r3, [r3, #24]
 80061d0:	4313      	orrs	r3, r2
 80061d2:	60fb      	str	r3, [r7, #12]

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	68fa      	ldr	r2, [r7, #12]
 80061da:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2200      	movs	r2, #0
 80061e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80061e4:	2300      	movs	r3, #0
}
 80061e6:	4618      	mov	r0, r3
 80061e8:	3714      	adds	r7, #20
 80061ea:	46bd      	mov	sp, r7
 80061ec:	bc80      	pop	{r7}
 80061ee:	4770      	bx	lr

080061f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 80061f0:	b480      	push	{r7}
 80061f2:	b083      	sub	sp, #12
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
 80061f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006200:	2b01      	cmp	r3, #1
 8006202:	d101      	bne.n	8006208 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006204:	2302      	movs	r3, #2
 8006206:	e032      	b.n	800626e <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2201      	movs	r2, #1
 800620c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2202      	movs	r2, #2
 8006214:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	687a      	ldr	r2, [r7, #4]
 800621e:	6812      	ldr	r2, [r2, #0]
 8006220:	6852      	ldr	r2, [r2, #4]
 8006222:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006226:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	687a      	ldr	r2, [r7, #4]
 800622e:	6812      	ldr	r2, [r2, #0]
 8006230:	6851      	ldr	r1, [r2, #4]
 8006232:	683a      	ldr	r2, [r7, #0]
 8006234:	6812      	ldr	r2, [r2, #0]
 8006236:	430a      	orrs	r2, r1
 8006238:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	687a      	ldr	r2, [r7, #4]
 8006240:	6812      	ldr	r2, [r2, #0]
 8006242:	6892      	ldr	r2, [r2, #8]
 8006244:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006248:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	687a      	ldr	r2, [r7, #4]
 8006250:	6812      	ldr	r2, [r2, #0]
 8006252:	6891      	ldr	r1, [r2, #8]
 8006254:	683a      	ldr	r2, [r7, #0]
 8006256:	6852      	ldr	r2, [r2, #4]
 8006258:	430a      	orrs	r2, r1
 800625a:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2201      	movs	r2, #1
 8006260:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2200      	movs	r2, #0
 8006268:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800626c:	2300      	movs	r3, #0
}
 800626e:	4618      	mov	r0, r3
 8006270:	370c      	adds	r7, #12
 8006272:	46bd      	mov	sp, r7
 8006274:	bc80      	pop	{r7}
 8006276:	4770      	bx	lr

08006278 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8006278:	b480      	push	{r7}
 800627a:	b083      	sub	sp, #12
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8006280:	bf00      	nop
 8006282:	370c      	adds	r7, #12
 8006284:	46bd      	mov	sp, r7
 8006286:	bc80      	pop	{r7}
 8006288:	4770      	bx	lr

0800628a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800628a:	b480      	push	{r7}
 800628c:	b083      	sub	sp, #12
 800628e:	af00      	add	r7, sp, #0
 8006290:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006292:	bf00      	nop
 8006294:	370c      	adds	r7, #12
 8006296:	46bd      	mov	sp, r7
 8006298:	bc80      	pop	{r7}
 800629a:	4770      	bx	lr

0800629c <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800629c:	b580      	push	{r7, lr}
 800629e:	b082      	sub	sp, #8
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d101      	bne.n	80062ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80062aa:	2301      	movs	r3, #1
 80062ac:	e03f      	b.n	800632e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80062b4:	b2db      	uxtb	r3, r3
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d106      	bne.n	80062c8 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2200      	movs	r2, #0
 80062be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 80062c2:	6878      	ldr	r0, [r7, #4]
 80062c4:	f7fc fb54 	bl	8002970 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2224      	movs	r2, #36	; 0x24
 80062cc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	687a      	ldr	r2, [r7, #4]
 80062d6:	6812      	ldr	r2, [r2, #0]
 80062d8:	68d2      	ldr	r2, [r2, #12]
 80062da:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80062de:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80062e0:	6878      	ldr	r0, [r7, #4]
 80062e2:	f000 fb8b 	bl	80069fc <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	687a      	ldr	r2, [r7, #4]
 80062ec:	6812      	ldr	r2, [r2, #0]
 80062ee:	6912      	ldr	r2, [r2, #16]
 80062f0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80062f4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	687a      	ldr	r2, [r7, #4]
 80062fc:	6812      	ldr	r2, [r2, #0]
 80062fe:	6952      	ldr	r2, [r2, #20]
 8006300:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006304:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	687a      	ldr	r2, [r7, #4]
 800630c:	6812      	ldr	r2, [r2, #0]
 800630e:	68d2      	ldr	r2, [r2, #12]
 8006310:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006314:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2200      	movs	r2, #0
 800631a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2220      	movs	r2, #32
 8006320:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2220      	movs	r2, #32
 8006328:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 800632c:	2300      	movs	r3, #0
}
 800632e:	4618      	mov	r0, r3
 8006330:	3708      	adds	r7, #8
 8006332:	46bd      	mov	sp, r7
 8006334:	bd80      	pop	{r7, pc}

08006336 <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006336:	b580      	push	{r7, lr}
 8006338:	b088      	sub	sp, #32
 800633a:	af02      	add	r7, sp, #8
 800633c:	60f8      	str	r0, [r7, #12]
 800633e:	60b9      	str	r1, [r7, #8]
 8006340:	603b      	str	r3, [r7, #0]
 8006342:	4613      	mov	r3, r2
 8006344:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8006346:	2300      	movs	r3, #0
 8006348:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006350:	b2db      	uxtb	r3, r3
 8006352:	2b20      	cmp	r3, #32
 8006354:	f040 8082 	bne.w	800645c <HAL_UART_Transmit+0x126>
  {
    if((pData == NULL) || (Size == 0U))
 8006358:	68bb      	ldr	r3, [r7, #8]
 800635a:	2b00      	cmp	r3, #0
 800635c:	d002      	beq.n	8006364 <HAL_UART_Transmit+0x2e>
 800635e:	88fb      	ldrh	r3, [r7, #6]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d101      	bne.n	8006368 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8006364:	2301      	movs	r3, #1
 8006366:	e07a      	b.n	800645e <HAL_UART_Transmit+0x128>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800636e:	2b01      	cmp	r3, #1
 8006370:	d101      	bne.n	8006376 <HAL_UART_Transmit+0x40>
 8006372:	2302      	movs	r3, #2
 8006374:	e073      	b.n	800645e <HAL_UART_Transmit+0x128>
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	2201      	movs	r2, #1
 800637a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	2200      	movs	r2, #0
 8006382:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	2221      	movs	r2, #33	; 0x21
 8006388:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800638c:	f7fc fbfa 	bl	8002b84 <HAL_GetTick>
 8006390:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	88fa      	ldrh	r2, [r7, #6]
 8006396:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	88fa      	ldrh	r2, [r7, #6]
 800639c:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 800639e:	e041      	b.n	8006424 <HAL_UART_Transmit+0xee>
    {
      huart->TxXferCount--;
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80063a4:	b29b      	uxth	r3, r3
 80063a6:	3b01      	subs	r3, #1
 80063a8:	b29a      	uxth	r2, r3
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	689b      	ldr	r3, [r3, #8]
 80063b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80063b6:	d121      	bne.n	80063fc <HAL_UART_Transmit+0xc6>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80063b8:	683b      	ldr	r3, [r7, #0]
 80063ba:	9300      	str	r3, [sp, #0]
 80063bc:	697b      	ldr	r3, [r7, #20]
 80063be:	2200      	movs	r2, #0
 80063c0:	2180      	movs	r1, #128	; 0x80
 80063c2:	68f8      	ldr	r0, [r7, #12]
 80063c4:	f000 f9b2 	bl	800672c <UART_WaitOnFlagUntilTimeout>
 80063c8:	4603      	mov	r3, r0
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d001      	beq.n	80063d2 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 80063ce:	2303      	movs	r3, #3
 80063d0:	e045      	b.n	800645e <HAL_UART_Transmit+0x128>
        }
        tmp = (uint16_t*) pData;
 80063d2:	68bb      	ldr	r3, [r7, #8]
 80063d4:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	693a      	ldr	r2, [r7, #16]
 80063dc:	8812      	ldrh	r2, [r2, #0]
 80063de:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80063e2:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	691b      	ldr	r3, [r3, #16]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d103      	bne.n	80063f4 <HAL_UART_Transmit+0xbe>
        {
          pData +=2U;
 80063ec:	68bb      	ldr	r3, [r7, #8]
 80063ee:	3302      	adds	r3, #2
 80063f0:	60bb      	str	r3, [r7, #8]
 80063f2:	e017      	b.n	8006424 <HAL_UART_Transmit+0xee>
        }
        else
        {
          pData +=1U;
 80063f4:	68bb      	ldr	r3, [r7, #8]
 80063f6:	3301      	adds	r3, #1
 80063f8:	60bb      	str	r3, [r7, #8]
 80063fa:	e013      	b.n	8006424 <HAL_UART_Transmit+0xee>
        }
      }
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	9300      	str	r3, [sp, #0]
 8006400:	697b      	ldr	r3, [r7, #20]
 8006402:	2200      	movs	r2, #0
 8006404:	2180      	movs	r1, #128	; 0x80
 8006406:	68f8      	ldr	r0, [r7, #12]
 8006408:	f000 f990 	bl	800672c <UART_WaitOnFlagUntilTimeout>
 800640c:	4603      	mov	r3, r0
 800640e:	2b00      	cmp	r3, #0
 8006410:	d001      	beq.n	8006416 <HAL_UART_Transmit+0xe0>
        {
          return HAL_TIMEOUT;
 8006412:	2303      	movs	r3, #3
 8006414:	e023      	b.n	800645e <HAL_UART_Transmit+0x128>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	681a      	ldr	r2, [r3, #0]
 800641a:	68bb      	ldr	r3, [r7, #8]
 800641c:	1c59      	adds	r1, r3, #1
 800641e:	60b9      	str	r1, [r7, #8]
 8006420:	781b      	ldrb	r3, [r3, #0]
 8006422:	6053      	str	r3, [r2, #4]
    while(huart->TxXferCount > 0U)
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006428:	b29b      	uxth	r3, r3
 800642a:	2b00      	cmp	r3, #0
 800642c:	d1b8      	bne.n	80063a0 <HAL_UART_Transmit+0x6a>
      }
    }

    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	9300      	str	r3, [sp, #0]
 8006432:	697b      	ldr	r3, [r7, #20]
 8006434:	2200      	movs	r2, #0
 8006436:	2140      	movs	r1, #64	; 0x40
 8006438:	68f8      	ldr	r0, [r7, #12]
 800643a:	f000 f977 	bl	800672c <UART_WaitOnFlagUntilTimeout>
 800643e:	4603      	mov	r3, r0
 8006440:	2b00      	cmp	r3, #0
 8006442:	d001      	beq.n	8006448 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8006444:	2303      	movs	r3, #3
 8006446:	e00a      	b.n	800645e <HAL_UART_Transmit+0x128>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	2220      	movs	r2, #32
 800644c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	2200      	movs	r2, #0
 8006454:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8006458:	2300      	movs	r3, #0
 800645a:	e000      	b.n	800645e <HAL_UART_Transmit+0x128>
  }
  else
  {
    return HAL_BUSY;
 800645c:	2302      	movs	r3, #2
  }
}
 800645e:	4618      	mov	r0, r3
 8006460:	3718      	adds	r7, #24
 8006462:	46bd      	mov	sp, r7
 8006464:	bd80      	pop	{r7, pc}

08006466 <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006466:	b480      	push	{r7}
 8006468:	b085      	sub	sp, #20
 800646a:	af00      	add	r7, sp, #0
 800646c:	60f8      	str	r0, [r7, #12]
 800646e:	60b9      	str	r1, [r7, #8]
 8006470:	4613      	mov	r3, r2
 8006472:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800647a:	b2db      	uxtb	r3, r3
 800647c:	2b20      	cmp	r3, #32
 800647e:	d140      	bne.n	8006502 <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 8006480:	68bb      	ldr	r3, [r7, #8]
 8006482:	2b00      	cmp	r3, #0
 8006484:	d002      	beq.n	800648c <HAL_UART_Receive_IT+0x26>
 8006486:	88fb      	ldrh	r3, [r7, #6]
 8006488:	2b00      	cmp	r3, #0
 800648a:	d101      	bne.n	8006490 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800648c:	2301      	movs	r3, #1
 800648e:	e039      	b.n	8006504 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006496:	2b01      	cmp	r3, #1
 8006498:	d101      	bne.n	800649e <HAL_UART_Receive_IT+0x38>
 800649a:	2302      	movs	r3, #2
 800649c:	e032      	b.n	8006504 <HAL_UART_Receive_IT+0x9e>
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	2201      	movs	r2, #1
 80064a2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	68ba      	ldr	r2, [r7, #8]
 80064aa:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	88fa      	ldrh	r2, [r7, #6]
 80064b0:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	88fa      	ldrh	r2, [r7, #6]
 80064b6:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	2200      	movs	r2, #0
 80064bc:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	2222      	movs	r2, #34	; 0x22
 80064c2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	2200      	movs	r2, #0
 80064ca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	68fa      	ldr	r2, [r7, #12]
 80064d4:	6812      	ldr	r2, [r2, #0]
 80064d6:	68d2      	ldr	r2, [r2, #12]
 80064d8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80064dc:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	68fa      	ldr	r2, [r7, #12]
 80064e4:	6812      	ldr	r2, [r2, #0]
 80064e6:	6952      	ldr	r2, [r2, #20]
 80064e8:	f042 0201 	orr.w	r2, r2, #1
 80064ec:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	68fa      	ldr	r2, [r7, #12]
 80064f4:	6812      	ldr	r2, [r2, #0]
 80064f6:	68d2      	ldr	r2, [r2, #12]
 80064f8:	f042 0220 	orr.w	r2, r2, #32
 80064fc:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80064fe:	2300      	movs	r3, #0
 8006500:	e000      	b.n	8006504 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8006502:	2302      	movs	r3, #2
  }
}
 8006504:	4618      	mov	r0, r3
 8006506:	3714      	adds	r7, #20
 8006508:	46bd      	mov	sp, r7
 800650a:	bc80      	pop	{r7}
 800650c:	4770      	bx	lr
	...

08006510 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006510:	b580      	push	{r7, lr}
 8006512:	b088      	sub	sp, #32
 8006514:	af00      	add	r7, sp, #0
 8006516:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	68db      	ldr	r3, [r3, #12]
 8006526:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	695b      	ldr	r3, [r3, #20]
 800652e:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8006530:	2300      	movs	r3, #0
 8006532:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8006534:	2300      	movs	r3, #0
 8006536:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006538:	69fb      	ldr	r3, [r7, #28]
 800653a:	f003 030f 	and.w	r3, r3, #15
 800653e:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8006540:	693b      	ldr	r3, [r7, #16]
 8006542:	2b00      	cmp	r3, #0
 8006544:	d10d      	bne.n	8006562 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006546:	69fb      	ldr	r3, [r7, #28]
 8006548:	f003 0320 	and.w	r3, r3, #32
 800654c:	2b00      	cmp	r3, #0
 800654e:	d008      	beq.n	8006562 <HAL_UART_IRQHandler+0x52>
 8006550:	69bb      	ldr	r3, [r7, #24]
 8006552:	f003 0320 	and.w	r3, r3, #32
 8006556:	2b00      	cmp	r3, #0
 8006558:	d003      	beq.n	8006562 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800655a:	6878      	ldr	r0, [r7, #4]
 800655c:	f000 f9cd 	bl	80068fa <UART_Receive_IT>
      return;
 8006560:	e0cc      	b.n	80066fc <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006562:	693b      	ldr	r3, [r7, #16]
 8006564:	2b00      	cmp	r3, #0
 8006566:	f000 80ab 	beq.w	80066c0 <HAL_UART_IRQHandler+0x1b0>
 800656a:	697b      	ldr	r3, [r7, #20]
 800656c:	f003 0301 	and.w	r3, r3, #1
 8006570:	2b00      	cmp	r3, #0
 8006572:	d105      	bne.n	8006580 <HAL_UART_IRQHandler+0x70>
 8006574:	69bb      	ldr	r3, [r7, #24]
 8006576:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800657a:	2b00      	cmp	r3, #0
 800657c:	f000 80a0 	beq.w	80066c0 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006580:	69fb      	ldr	r3, [r7, #28]
 8006582:	f003 0301 	and.w	r3, r3, #1
 8006586:	2b00      	cmp	r3, #0
 8006588:	d00a      	beq.n	80065a0 <HAL_UART_IRQHandler+0x90>
 800658a:	69bb      	ldr	r3, [r7, #24]
 800658c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006590:	2b00      	cmp	r3, #0
 8006592:	d005      	beq.n	80065a0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006598:	f043 0201 	orr.w	r2, r3, #1
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80065a0:	69fb      	ldr	r3, [r7, #28]
 80065a2:	f003 0304 	and.w	r3, r3, #4
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d00a      	beq.n	80065c0 <HAL_UART_IRQHandler+0xb0>
 80065aa:	697b      	ldr	r3, [r7, #20]
 80065ac:	f003 0301 	and.w	r3, r3, #1
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d005      	beq.n	80065c0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065b8:	f043 0202 	orr.w	r2, r3, #2
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80065c0:	69fb      	ldr	r3, [r7, #28]
 80065c2:	f003 0302 	and.w	r3, r3, #2
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d00a      	beq.n	80065e0 <HAL_UART_IRQHandler+0xd0>
 80065ca:	697b      	ldr	r3, [r7, #20]
 80065cc:	f003 0301 	and.w	r3, r3, #1
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d005      	beq.n	80065e0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065d8:	f043 0204 	orr.w	r2, r3, #4
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80065e0:	69fb      	ldr	r3, [r7, #28]
 80065e2:	f003 0308 	and.w	r3, r3, #8
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d00a      	beq.n	8006600 <HAL_UART_IRQHandler+0xf0>
 80065ea:	697b      	ldr	r3, [r7, #20]
 80065ec:	f003 0301 	and.w	r3, r3, #1
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d005      	beq.n	8006600 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065f8:	f043 0208 	orr.w	r2, r3, #8
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006604:	2b00      	cmp	r3, #0
 8006606:	d078      	beq.n	80066fa <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006608:	69fb      	ldr	r3, [r7, #28]
 800660a:	f003 0320 	and.w	r3, r3, #32
 800660e:	2b00      	cmp	r3, #0
 8006610:	d007      	beq.n	8006622 <HAL_UART_IRQHandler+0x112>
 8006612:	69bb      	ldr	r3, [r7, #24]
 8006614:	f003 0320 	and.w	r3, r3, #32
 8006618:	2b00      	cmp	r3, #0
 800661a:	d002      	beq.n	8006622 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 800661c:	6878      	ldr	r0, [r7, #4]
 800661e:	f000 f96c 	bl	80068fa <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	695b      	ldr	r3, [r3, #20]
 8006628:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800662c:	2b00      	cmp	r3, #0
 800662e:	bf14      	ite	ne
 8006630:	2301      	movne	r3, #1
 8006632:	2300      	moveq	r3, #0
 8006634:	b2db      	uxtb	r3, r3
 8006636:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800663c:	f003 0308 	and.w	r3, r3, #8
 8006640:	2b00      	cmp	r3, #0
 8006642:	d102      	bne.n	800664a <HAL_UART_IRQHandler+0x13a>
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d031      	beq.n	80066ae <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800664a:	6878      	ldr	r0, [r7, #4]
 800664c:	f000 f8b8 	bl	80067c0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	695b      	ldr	r3, [r3, #20]
 8006656:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800665a:	2b00      	cmp	r3, #0
 800665c:	d023      	beq.n	80066a6 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	687a      	ldr	r2, [r7, #4]
 8006664:	6812      	ldr	r2, [r2, #0]
 8006666:	6952      	ldr	r2, [r2, #20]
 8006668:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800666c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006672:	2b00      	cmp	r3, #0
 8006674:	d013      	beq.n	800669e <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800667a:	4a22      	ldr	r2, [pc, #136]	; (8006704 <HAL_UART_IRQHandler+0x1f4>)
 800667c:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006682:	4618      	mov	r0, r3
 8006684:	f7fd fa88 	bl	8003b98 <HAL_DMA_Abort_IT>
 8006688:	4603      	mov	r3, r0
 800668a:	2b00      	cmp	r3, #0
 800668c:	d016      	beq.n	80066bc <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006692:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006694:	687a      	ldr	r2, [r7, #4]
 8006696:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006698:	4610      	mov	r0, r2
 800669a:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800669c:	e00e      	b.n	80066bc <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 800669e:	6878      	ldr	r0, [r7, #4]
 80066a0:	f000 f83b 	bl	800671a <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066a4:	e00a      	b.n	80066bc <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 80066a6:	6878      	ldr	r0, [r7, #4]
 80066a8:	f000 f837 	bl	800671a <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066ac:	e006      	b.n	80066bc <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 80066ae:	6878      	ldr	r0, [r7, #4]
 80066b0:	f000 f833 	bl	800671a <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2200      	movs	r2, #0
 80066b8:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80066ba:	e01e      	b.n	80066fa <HAL_UART_IRQHandler+0x1ea>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066bc:	bf00      	nop
    return;
 80066be:	e01c      	b.n	80066fa <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80066c0:	69fb      	ldr	r3, [r7, #28]
 80066c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d008      	beq.n	80066dc <HAL_UART_IRQHandler+0x1cc>
 80066ca:	69bb      	ldr	r3, [r7, #24]
 80066cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d003      	beq.n	80066dc <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 80066d4:	6878      	ldr	r0, [r7, #4]
 80066d6:	f000 f8a4 	bl	8006822 <UART_Transmit_IT>
    return;
 80066da:	e00f      	b.n	80066fc <HAL_UART_IRQHandler+0x1ec>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80066dc:	69fb      	ldr	r3, [r7, #28]
 80066de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d00a      	beq.n	80066fc <HAL_UART_IRQHandler+0x1ec>
 80066e6:	69bb      	ldr	r3, [r7, #24]
 80066e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d005      	beq.n	80066fc <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 80066f0:	6878      	ldr	r0, [r7, #4]
 80066f2:	f000 f8ea 	bl	80068ca <UART_EndTransmit_IT>
    return;
 80066f6:	bf00      	nop
 80066f8:	e000      	b.n	80066fc <HAL_UART_IRQHandler+0x1ec>
    return;
 80066fa:	bf00      	nop
  }
}
 80066fc:	3720      	adds	r7, #32
 80066fe:	46bd      	mov	sp, r7
 8006700:	bd80      	pop	{r7, pc}
 8006702:	bf00      	nop
 8006704:	080067fb 	.word	0x080067fb

08006708 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006708:	b480      	push	{r7}
 800670a:	b083      	sub	sp, #12
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8006710:	bf00      	nop
 8006712:	370c      	adds	r7, #12
 8006714:	46bd      	mov	sp, r7
 8006716:	bc80      	pop	{r7}
 8006718:	4770      	bx	lr

0800671a <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800671a:	b480      	push	{r7}
 800671c:	b083      	sub	sp, #12
 800671e:	af00      	add	r7, sp, #0
 8006720:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 8006722:	bf00      	nop
 8006724:	370c      	adds	r7, #12
 8006726:	46bd      	mov	sp, r7
 8006728:	bc80      	pop	{r7}
 800672a:	4770      	bx	lr

0800672c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800672c:	b580      	push	{r7, lr}
 800672e:	b084      	sub	sp, #16
 8006730:	af00      	add	r7, sp, #0
 8006732:	60f8      	str	r0, [r7, #12]
 8006734:	60b9      	str	r1, [r7, #8]
 8006736:	603b      	str	r3, [r7, #0]
 8006738:	4613      	mov	r3, r2
 800673a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 800673c:	e02c      	b.n	8006798 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800673e:	69bb      	ldr	r3, [r7, #24]
 8006740:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006744:	d028      	beq.n	8006798 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8006746:	69bb      	ldr	r3, [r7, #24]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d007      	beq.n	800675c <UART_WaitOnFlagUntilTimeout+0x30>
 800674c:	f7fc fa1a 	bl	8002b84 <HAL_GetTick>
 8006750:	4602      	mov	r2, r0
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	1ad2      	subs	r2, r2, r3
 8006756:	69bb      	ldr	r3, [r7, #24]
 8006758:	429a      	cmp	r2, r3
 800675a:	d91d      	bls.n	8006798 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	68fa      	ldr	r2, [r7, #12]
 8006762:	6812      	ldr	r2, [r2, #0]
 8006764:	68d2      	ldr	r2, [r2, #12]
 8006766:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800676a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	68fa      	ldr	r2, [r7, #12]
 8006772:	6812      	ldr	r2, [r2, #0]
 8006774:	6952      	ldr	r2, [r2, #20]
 8006776:	f022 0201 	bic.w	r2, r2, #1
 800677a:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	2220      	movs	r2, #32
 8006780:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	2220      	movs	r2, #32
 8006788:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	2200      	movs	r2, #0
 8006790:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 8006794:	2303      	movs	r3, #3
 8006796:	e00f      	b.n	80067b8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	681a      	ldr	r2, [r3, #0]
 800679e:	68bb      	ldr	r3, [r7, #8]
 80067a0:	401a      	ands	r2, r3
 80067a2:	68bb      	ldr	r3, [r7, #8]
 80067a4:	429a      	cmp	r2, r3
 80067a6:	bf0c      	ite	eq
 80067a8:	2301      	moveq	r3, #1
 80067aa:	2300      	movne	r3, #0
 80067ac:	b2db      	uxtb	r3, r3
 80067ae:	461a      	mov	r2, r3
 80067b0:	79fb      	ldrb	r3, [r7, #7]
 80067b2:	429a      	cmp	r2, r3
 80067b4:	d0c3      	beq.n	800673e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 80067b6:	2300      	movs	r3, #0
}
 80067b8:	4618      	mov	r0, r3
 80067ba:	3710      	adds	r7, #16
 80067bc:	46bd      	mov	sp, r7
 80067be:	bd80      	pop	{r7, pc}

080067c0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80067c0:	b480      	push	{r7}
 80067c2:	b083      	sub	sp, #12
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	687a      	ldr	r2, [r7, #4]
 80067ce:	6812      	ldr	r2, [r2, #0]
 80067d0:	68d2      	ldr	r2, [r2, #12]
 80067d2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80067d6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	687a      	ldr	r2, [r7, #4]
 80067de:	6812      	ldr	r2, [r2, #0]
 80067e0:	6952      	ldr	r2, [r2, #20]
 80067e2:	f022 0201 	bic.w	r2, r2, #1
 80067e6:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2220      	movs	r2, #32
 80067ec:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80067f0:	bf00      	nop
 80067f2:	370c      	adds	r7, #12
 80067f4:	46bd      	mov	sp, r7
 80067f6:	bc80      	pop	{r7}
 80067f8:	4770      	bx	lr

080067fa <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80067fa:	b580      	push	{r7, lr}
 80067fc:	b084      	sub	sp, #16
 80067fe:	af00      	add	r7, sp, #0
 8006800:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006806:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	2200      	movs	r2, #0
 800680c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	2200      	movs	r2, #0
 8006812:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8006814:	68f8      	ldr	r0, [r7, #12]
 8006816:	f7ff ff80 	bl	800671a <HAL_UART_ErrorCallback>
}
 800681a:	bf00      	nop
 800681c:	3710      	adds	r7, #16
 800681e:	46bd      	mov	sp, r7
 8006820:	bd80      	pop	{r7, pc}

08006822 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006822:	b480      	push	{r7}
 8006824:	b085      	sub	sp, #20
 8006826:	af00      	add	r7, sp, #0
 8006828:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006830:	b2db      	uxtb	r3, r3
 8006832:	2b21      	cmp	r3, #33	; 0x21
 8006834:	d143      	bne.n	80068be <UART_Transmit_IT+0x9c>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	689b      	ldr	r3, [r3, #8]
 800683a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800683e:	d119      	bne.n	8006874 <UART_Transmit_IT+0x52>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	6a1b      	ldr	r3, [r3, #32]
 8006844:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	68fa      	ldr	r2, [r7, #12]
 800684c:	8812      	ldrh	r2, [r2, #0]
 800684e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006852:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	691b      	ldr	r3, [r3, #16]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d105      	bne.n	8006868 <UART_Transmit_IT+0x46>
      {
        huart->pTxBuffPtr += 2U;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	6a1b      	ldr	r3, [r3, #32]
 8006860:	1c9a      	adds	r2, r3, #2
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	621a      	str	r2, [r3, #32]
 8006866:	e00e      	b.n	8006886 <UART_Transmit_IT+0x64>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	6a1b      	ldr	r3, [r3, #32]
 800686c:	1c5a      	adds	r2, r3, #1
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	621a      	str	r2, [r3, #32]
 8006872:	e008      	b.n	8006886 <UART_Transmit_IT+0x64>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681a      	ldr	r2, [r3, #0]
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	6a1b      	ldr	r3, [r3, #32]
 800687c:	1c58      	adds	r0, r3, #1
 800687e:	6879      	ldr	r1, [r7, #4]
 8006880:	6208      	str	r0, [r1, #32]
 8006882:	781b      	ldrb	r3, [r3, #0]
 8006884:	6053      	str	r3, [r2, #4]
    }

    if(--huart->TxXferCount == 0U)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800688a:	b29b      	uxth	r3, r3
 800688c:	3b01      	subs	r3, #1
 800688e:	b29b      	uxth	r3, r3
 8006890:	687a      	ldr	r2, [r7, #4]
 8006892:	4619      	mov	r1, r3
 8006894:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006896:	2b00      	cmp	r3, #0
 8006898:	d10f      	bne.n	80068ba <UART_Transmit_IT+0x98>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	687a      	ldr	r2, [r7, #4]
 80068a0:	6812      	ldr	r2, [r2, #0]
 80068a2:	68d2      	ldr	r2, [r2, #12]
 80068a4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80068a8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	687a      	ldr	r2, [r7, #4]
 80068b0:	6812      	ldr	r2, [r2, #0]
 80068b2:	68d2      	ldr	r2, [r2, #12]
 80068b4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80068b8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80068ba:	2300      	movs	r3, #0
 80068bc:	e000      	b.n	80068c0 <UART_Transmit_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80068be:	2302      	movs	r3, #2
  }
}
 80068c0:	4618      	mov	r0, r3
 80068c2:	3714      	adds	r7, #20
 80068c4:	46bd      	mov	sp, r7
 80068c6:	bc80      	pop	{r7}
 80068c8:	4770      	bx	lr

080068ca <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80068ca:	b580      	push	{r7, lr}
 80068cc:	b082      	sub	sp, #8
 80068ce:	af00      	add	r7, sp, #0
 80068d0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	687a      	ldr	r2, [r7, #4]
 80068d8:	6812      	ldr	r2, [r2, #0]
 80068da:	68d2      	ldr	r2, [r2, #12]
 80068dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80068e0:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	2220      	movs	r2, #32
 80068e6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 80068ea:	6878      	ldr	r0, [r7, #4]
 80068ec:	f7ff ff0c 	bl	8006708 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 80068f0:	2300      	movs	r3, #0
}
 80068f2:	4618      	mov	r0, r3
 80068f4:	3708      	adds	r7, #8
 80068f6:	46bd      	mov	sp, r7
 80068f8:	bd80      	pop	{r7, pc}

080068fa <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80068fa:	b580      	push	{r7, lr}
 80068fc:	b084      	sub	sp, #16
 80068fe:	af00      	add	r7, sp, #0
 8006900:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006908:	b2db      	uxtb	r3, r3
 800690a:	2b22      	cmp	r3, #34	; 0x22
 800690c:	d171      	bne.n	80069f2 <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	689b      	ldr	r3, [r3, #8]
 8006912:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006916:	d123      	bne.n	8006960 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800691c:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	691b      	ldr	r3, [r3, #16]
 8006922:	2b00      	cmp	r3, #0
 8006924:	d10e      	bne.n	8006944 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	685b      	ldr	r3, [r3, #4]
 800692c:	b29b      	uxth	r3, r3
 800692e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006932:	b29a      	uxth	r2, r3
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800693c:	1c9a      	adds	r2, r3, #2
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	629a      	str	r2, [r3, #40]	; 0x28
 8006942:	e029      	b.n	8006998 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	685b      	ldr	r3, [r3, #4]
 800694a:	b29b      	uxth	r3, r3
 800694c:	b2db      	uxtb	r3, r3
 800694e:	b29a      	uxth	r2, r3
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006958:	1c5a      	adds	r2, r3, #1
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	629a      	str	r2, [r3, #40]	; 0x28
 800695e:	e01b      	b.n	8006998 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	691b      	ldr	r3, [r3, #16]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d10a      	bne.n	800697e <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800696c:	1c59      	adds	r1, r3, #1
 800696e:	687a      	ldr	r2, [r7, #4]
 8006970:	6291      	str	r1, [r2, #40]	; 0x28
 8006972:	687a      	ldr	r2, [r7, #4]
 8006974:	6812      	ldr	r2, [r2, #0]
 8006976:	6852      	ldr	r2, [r2, #4]
 8006978:	b2d2      	uxtb	r2, r2
 800697a:	701a      	strb	r2, [r3, #0]
 800697c:	e00c      	b.n	8006998 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006982:	1c59      	adds	r1, r3, #1
 8006984:	687a      	ldr	r2, [r7, #4]
 8006986:	6291      	str	r1, [r2, #40]	; 0x28
 8006988:	687a      	ldr	r2, [r7, #4]
 800698a:	6812      	ldr	r2, [r2, #0]
 800698c:	6852      	ldr	r2, [r2, #4]
 800698e:	b2d2      	uxtb	r2, r2
 8006990:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006994:	b2d2      	uxtb	r2, r2
 8006996:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800699c:	b29b      	uxth	r3, r3
 800699e:	3b01      	subs	r3, #1
 80069a0:	b29b      	uxth	r3, r3
 80069a2:	687a      	ldr	r2, [r7, #4]
 80069a4:	4619      	mov	r1, r3
 80069a6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d120      	bne.n	80069ee <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	687a      	ldr	r2, [r7, #4]
 80069b2:	6812      	ldr	r2, [r2, #0]
 80069b4:	68d2      	ldr	r2, [r2, #12]
 80069b6:	f022 0220 	bic.w	r2, r2, #32
 80069ba:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	687a      	ldr	r2, [r7, #4]
 80069c2:	6812      	ldr	r2, [r2, #0]
 80069c4:	68d2      	ldr	r2, [r2, #12]
 80069c6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80069ca:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	687a      	ldr	r2, [r7, #4]
 80069d2:	6812      	ldr	r2, [r2, #0]
 80069d4:	6952      	ldr	r2, [r2, #20]
 80069d6:	f022 0201 	bic.w	r2, r2, #1
 80069da:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	2220      	movs	r2, #32
 80069e0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 80069e4:	6878      	ldr	r0, [r7, #4]
 80069e6:	f7fb f97b 	bl	8001ce0 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 80069ea:	2300      	movs	r3, #0
 80069ec:	e002      	b.n	80069f4 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80069ee:	2300      	movs	r3, #0
 80069f0:	e000      	b.n	80069f4 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80069f2:	2302      	movs	r3, #2
  }
}
 80069f4:	4618      	mov	r0, r3
 80069f6:	3710      	adds	r7, #16
 80069f8:	46bd      	mov	sp, r7
 80069fa:	bd80      	pop	{r7, pc}

080069fc <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80069fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80069fe:	b085      	sub	sp, #20
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8006a04:	2300      	movs	r3, #0
 8006a06:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	687a      	ldr	r2, [r7, #4]
 8006a0e:	6812      	ldr	r2, [r2, #0]
 8006a10:	6912      	ldr	r2, [r2, #16]
 8006a12:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8006a16:	687a      	ldr	r2, [r7, #4]
 8006a18:	68d2      	ldr	r2, [r2, #12]
 8006a1a:	430a      	orrs	r2, r1
 8006a1c:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	689a      	ldr	r2, [r3, #8]
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	691b      	ldr	r3, [r3, #16]
 8006a26:	431a      	orrs	r2, r3
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	695b      	ldr	r3, [r3, #20]
 8006a2c:	4313      	orrs	r3, r2
 8006a2e:	68fa      	ldr	r2, [r7, #12]
 8006a30:	4313      	orrs	r3, r2
 8006a32:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681a      	ldr	r2, [r3, #0]
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	68db      	ldr	r3, [r3, #12]
 8006a3e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8006a42:	f023 030c 	bic.w	r3, r3, #12
 8006a46:	68f9      	ldr	r1, [r7, #12]
 8006a48:	430b      	orrs	r3, r1
 8006a4a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	687a      	ldr	r2, [r7, #4]
 8006a52:	6812      	ldr	r2, [r2, #0]
 8006a54:	6952      	ldr	r2, [r2, #20]
 8006a56:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 8006a5a:	687a      	ldr	r2, [r7, #4]
 8006a5c:	6992      	ldr	r2, [r2, #24]
 8006a5e:	430a      	orrs	r2, r1
 8006a60:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	4a6f      	ldr	r2, [pc, #444]	; (8006c24 <UART_SetConfig+0x228>)
 8006a68:	4293      	cmp	r3, r2
 8006a6a:	d16b      	bne.n	8006b44 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681c      	ldr	r4, [r3, #0]
 8006a70:	f7fd ffd0 	bl	8004a14 <HAL_RCC_GetPCLK2Freq>
 8006a74:	4602      	mov	r2, r0
 8006a76:	4613      	mov	r3, r2
 8006a78:	009b      	lsls	r3, r3, #2
 8006a7a:	4413      	add	r3, r2
 8006a7c:	009a      	lsls	r2, r3, #2
 8006a7e:	441a      	add	r2, r3
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	685b      	ldr	r3, [r3, #4]
 8006a84:	009b      	lsls	r3, r3, #2
 8006a86:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a8a:	4a67      	ldr	r2, [pc, #412]	; (8006c28 <UART_SetConfig+0x22c>)
 8006a8c:	fba2 2303 	umull	r2, r3, r2, r3
 8006a90:	095b      	lsrs	r3, r3, #5
 8006a92:	011d      	lsls	r5, r3, #4
 8006a94:	f7fd ffbe 	bl	8004a14 <HAL_RCC_GetPCLK2Freq>
 8006a98:	4602      	mov	r2, r0
 8006a9a:	4613      	mov	r3, r2
 8006a9c:	009b      	lsls	r3, r3, #2
 8006a9e:	4413      	add	r3, r2
 8006aa0:	009a      	lsls	r2, r3, #2
 8006aa2:	441a      	add	r2, r3
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	685b      	ldr	r3, [r3, #4]
 8006aa8:	009b      	lsls	r3, r3, #2
 8006aaa:	fbb2 f6f3 	udiv	r6, r2, r3
 8006aae:	f7fd ffb1 	bl	8004a14 <HAL_RCC_GetPCLK2Freq>
 8006ab2:	4602      	mov	r2, r0
 8006ab4:	4613      	mov	r3, r2
 8006ab6:	009b      	lsls	r3, r3, #2
 8006ab8:	4413      	add	r3, r2
 8006aba:	009a      	lsls	r2, r3, #2
 8006abc:	441a      	add	r2, r3
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	685b      	ldr	r3, [r3, #4]
 8006ac2:	009b      	lsls	r3, r3, #2
 8006ac4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ac8:	4a57      	ldr	r2, [pc, #348]	; (8006c28 <UART_SetConfig+0x22c>)
 8006aca:	fba2 2303 	umull	r2, r3, r2, r3
 8006ace:	095b      	lsrs	r3, r3, #5
 8006ad0:	2264      	movs	r2, #100	; 0x64
 8006ad2:	fb02 f303 	mul.w	r3, r2, r3
 8006ad6:	1af3      	subs	r3, r6, r3
 8006ad8:	011b      	lsls	r3, r3, #4
 8006ada:	3332      	adds	r3, #50	; 0x32
 8006adc:	4a52      	ldr	r2, [pc, #328]	; (8006c28 <UART_SetConfig+0x22c>)
 8006ade:	fba2 2303 	umull	r2, r3, r2, r3
 8006ae2:	095b      	lsrs	r3, r3, #5
 8006ae4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006ae8:	441d      	add	r5, r3
 8006aea:	f7fd ff93 	bl	8004a14 <HAL_RCC_GetPCLK2Freq>
 8006aee:	4602      	mov	r2, r0
 8006af0:	4613      	mov	r3, r2
 8006af2:	009b      	lsls	r3, r3, #2
 8006af4:	4413      	add	r3, r2
 8006af6:	009a      	lsls	r2, r3, #2
 8006af8:	441a      	add	r2, r3
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	685b      	ldr	r3, [r3, #4]
 8006afe:	009b      	lsls	r3, r3, #2
 8006b00:	fbb2 f6f3 	udiv	r6, r2, r3
 8006b04:	f7fd ff86 	bl	8004a14 <HAL_RCC_GetPCLK2Freq>
 8006b08:	4602      	mov	r2, r0
 8006b0a:	4613      	mov	r3, r2
 8006b0c:	009b      	lsls	r3, r3, #2
 8006b0e:	4413      	add	r3, r2
 8006b10:	009a      	lsls	r2, r3, #2
 8006b12:	441a      	add	r2, r3
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	685b      	ldr	r3, [r3, #4]
 8006b18:	009b      	lsls	r3, r3, #2
 8006b1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b1e:	4a42      	ldr	r2, [pc, #264]	; (8006c28 <UART_SetConfig+0x22c>)
 8006b20:	fba2 2303 	umull	r2, r3, r2, r3
 8006b24:	095b      	lsrs	r3, r3, #5
 8006b26:	2264      	movs	r2, #100	; 0x64
 8006b28:	fb02 f303 	mul.w	r3, r2, r3
 8006b2c:	1af3      	subs	r3, r6, r3
 8006b2e:	011b      	lsls	r3, r3, #4
 8006b30:	3332      	adds	r3, #50	; 0x32
 8006b32:	4a3d      	ldr	r2, [pc, #244]	; (8006c28 <UART_SetConfig+0x22c>)
 8006b34:	fba2 2303 	umull	r2, r3, r2, r3
 8006b38:	095b      	lsrs	r3, r3, #5
 8006b3a:	f003 030f 	and.w	r3, r3, #15
 8006b3e:	442b      	add	r3, r5
 8006b40:	60a3      	str	r3, [r4, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8006b42:	e06a      	b.n	8006c1a <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681c      	ldr	r4, [r3, #0]
 8006b48:	f7fd ff50 	bl	80049ec <HAL_RCC_GetPCLK1Freq>
 8006b4c:	4602      	mov	r2, r0
 8006b4e:	4613      	mov	r3, r2
 8006b50:	009b      	lsls	r3, r3, #2
 8006b52:	4413      	add	r3, r2
 8006b54:	009a      	lsls	r2, r3, #2
 8006b56:	441a      	add	r2, r3
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	685b      	ldr	r3, [r3, #4]
 8006b5c:	009b      	lsls	r3, r3, #2
 8006b5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b62:	4a31      	ldr	r2, [pc, #196]	; (8006c28 <UART_SetConfig+0x22c>)
 8006b64:	fba2 2303 	umull	r2, r3, r2, r3
 8006b68:	095b      	lsrs	r3, r3, #5
 8006b6a:	011d      	lsls	r5, r3, #4
 8006b6c:	f7fd ff3e 	bl	80049ec <HAL_RCC_GetPCLK1Freq>
 8006b70:	4602      	mov	r2, r0
 8006b72:	4613      	mov	r3, r2
 8006b74:	009b      	lsls	r3, r3, #2
 8006b76:	4413      	add	r3, r2
 8006b78:	009a      	lsls	r2, r3, #2
 8006b7a:	441a      	add	r2, r3
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	685b      	ldr	r3, [r3, #4]
 8006b80:	009b      	lsls	r3, r3, #2
 8006b82:	fbb2 f6f3 	udiv	r6, r2, r3
 8006b86:	f7fd ff31 	bl	80049ec <HAL_RCC_GetPCLK1Freq>
 8006b8a:	4602      	mov	r2, r0
 8006b8c:	4613      	mov	r3, r2
 8006b8e:	009b      	lsls	r3, r3, #2
 8006b90:	4413      	add	r3, r2
 8006b92:	009a      	lsls	r2, r3, #2
 8006b94:	441a      	add	r2, r3
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	685b      	ldr	r3, [r3, #4]
 8006b9a:	009b      	lsls	r3, r3, #2
 8006b9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ba0:	4a21      	ldr	r2, [pc, #132]	; (8006c28 <UART_SetConfig+0x22c>)
 8006ba2:	fba2 2303 	umull	r2, r3, r2, r3
 8006ba6:	095b      	lsrs	r3, r3, #5
 8006ba8:	2264      	movs	r2, #100	; 0x64
 8006baa:	fb02 f303 	mul.w	r3, r2, r3
 8006bae:	1af3      	subs	r3, r6, r3
 8006bb0:	011b      	lsls	r3, r3, #4
 8006bb2:	3332      	adds	r3, #50	; 0x32
 8006bb4:	4a1c      	ldr	r2, [pc, #112]	; (8006c28 <UART_SetConfig+0x22c>)
 8006bb6:	fba2 2303 	umull	r2, r3, r2, r3
 8006bba:	095b      	lsrs	r3, r3, #5
 8006bbc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006bc0:	441d      	add	r5, r3
 8006bc2:	f7fd ff13 	bl	80049ec <HAL_RCC_GetPCLK1Freq>
 8006bc6:	4602      	mov	r2, r0
 8006bc8:	4613      	mov	r3, r2
 8006bca:	009b      	lsls	r3, r3, #2
 8006bcc:	4413      	add	r3, r2
 8006bce:	009a      	lsls	r2, r3, #2
 8006bd0:	441a      	add	r2, r3
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	685b      	ldr	r3, [r3, #4]
 8006bd6:	009b      	lsls	r3, r3, #2
 8006bd8:	fbb2 f6f3 	udiv	r6, r2, r3
 8006bdc:	f7fd ff06 	bl	80049ec <HAL_RCC_GetPCLK1Freq>
 8006be0:	4602      	mov	r2, r0
 8006be2:	4613      	mov	r3, r2
 8006be4:	009b      	lsls	r3, r3, #2
 8006be6:	4413      	add	r3, r2
 8006be8:	009a      	lsls	r2, r3, #2
 8006bea:	441a      	add	r2, r3
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	685b      	ldr	r3, [r3, #4]
 8006bf0:	009b      	lsls	r3, r3, #2
 8006bf2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bf6:	4a0c      	ldr	r2, [pc, #48]	; (8006c28 <UART_SetConfig+0x22c>)
 8006bf8:	fba2 2303 	umull	r2, r3, r2, r3
 8006bfc:	095b      	lsrs	r3, r3, #5
 8006bfe:	2264      	movs	r2, #100	; 0x64
 8006c00:	fb02 f303 	mul.w	r3, r2, r3
 8006c04:	1af3      	subs	r3, r6, r3
 8006c06:	011b      	lsls	r3, r3, #4
 8006c08:	3332      	adds	r3, #50	; 0x32
 8006c0a:	4a07      	ldr	r2, [pc, #28]	; (8006c28 <UART_SetConfig+0x22c>)
 8006c0c:	fba2 2303 	umull	r2, r3, r2, r3
 8006c10:	095b      	lsrs	r3, r3, #5
 8006c12:	f003 030f 	and.w	r3, r3, #15
 8006c16:	442b      	add	r3, r5
 8006c18:	60a3      	str	r3, [r4, #8]
}
 8006c1a:	bf00      	nop
 8006c1c:	3714      	adds	r7, #20
 8006c1e:	46bd      	mov	sp, r7
 8006c20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c22:	bf00      	nop
 8006c24:	40013800 	.word	0x40013800
 8006c28:	51eb851f 	.word	0x51eb851f

08006c2c <__libc_init_array>:
 8006c2c:	b570      	push	{r4, r5, r6, lr}
 8006c2e:	2500      	movs	r5, #0
 8006c30:	4e0c      	ldr	r6, [pc, #48]	; (8006c64 <__libc_init_array+0x38>)
 8006c32:	4c0d      	ldr	r4, [pc, #52]	; (8006c68 <__libc_init_array+0x3c>)
 8006c34:	1ba4      	subs	r4, r4, r6
 8006c36:	10a4      	asrs	r4, r4, #2
 8006c38:	42a5      	cmp	r5, r4
 8006c3a:	d109      	bne.n	8006c50 <__libc_init_array+0x24>
 8006c3c:	f001 f95a 	bl	8007ef4 <_init>
 8006c40:	2500      	movs	r5, #0
 8006c42:	4e0a      	ldr	r6, [pc, #40]	; (8006c6c <__libc_init_array+0x40>)
 8006c44:	4c0a      	ldr	r4, [pc, #40]	; (8006c70 <__libc_init_array+0x44>)
 8006c46:	1ba4      	subs	r4, r4, r6
 8006c48:	10a4      	asrs	r4, r4, #2
 8006c4a:	42a5      	cmp	r5, r4
 8006c4c:	d105      	bne.n	8006c5a <__libc_init_array+0x2e>
 8006c4e:	bd70      	pop	{r4, r5, r6, pc}
 8006c50:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006c54:	4798      	blx	r3
 8006c56:	3501      	adds	r5, #1
 8006c58:	e7ee      	b.n	8006c38 <__libc_init_array+0xc>
 8006c5a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006c5e:	4798      	blx	r3
 8006c60:	3501      	adds	r5, #1
 8006c62:	e7f2      	b.n	8006c4a <__libc_init_array+0x1e>
 8006c64:	08008174 	.word	0x08008174
 8006c68:	08008174 	.word	0x08008174
 8006c6c:	08008174 	.word	0x08008174
 8006c70:	08008178 	.word	0x08008178

08006c74 <memset>:
 8006c74:	4603      	mov	r3, r0
 8006c76:	4402      	add	r2, r0
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	d100      	bne.n	8006c7e <memset+0xa>
 8006c7c:	4770      	bx	lr
 8006c7e:	f803 1b01 	strb.w	r1, [r3], #1
 8006c82:	e7f9      	b.n	8006c78 <memset+0x4>

08006c84 <sniprintf>:
 8006c84:	b40c      	push	{r2, r3}
 8006c86:	b530      	push	{r4, r5, lr}
 8006c88:	4b17      	ldr	r3, [pc, #92]	; (8006ce8 <sniprintf+0x64>)
 8006c8a:	1e0c      	subs	r4, r1, #0
 8006c8c:	b09d      	sub	sp, #116	; 0x74
 8006c8e:	681d      	ldr	r5, [r3, #0]
 8006c90:	da08      	bge.n	8006ca4 <sniprintf+0x20>
 8006c92:	238b      	movs	r3, #139	; 0x8b
 8006c94:	f04f 30ff 	mov.w	r0, #4294967295
 8006c98:	602b      	str	r3, [r5, #0]
 8006c9a:	b01d      	add	sp, #116	; 0x74
 8006c9c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006ca0:	b002      	add	sp, #8
 8006ca2:	4770      	bx	lr
 8006ca4:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006ca8:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006cac:	bf0c      	ite	eq
 8006cae:	4623      	moveq	r3, r4
 8006cb0:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006cb4:	9304      	str	r3, [sp, #16]
 8006cb6:	9307      	str	r3, [sp, #28]
 8006cb8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006cbc:	9002      	str	r0, [sp, #8]
 8006cbe:	9006      	str	r0, [sp, #24]
 8006cc0:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006cc4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006cc6:	ab21      	add	r3, sp, #132	; 0x84
 8006cc8:	a902      	add	r1, sp, #8
 8006cca:	4628      	mov	r0, r5
 8006ccc:	9301      	str	r3, [sp, #4]
 8006cce:	f000 f895 	bl	8006dfc <_svfiprintf_r>
 8006cd2:	1c43      	adds	r3, r0, #1
 8006cd4:	bfbc      	itt	lt
 8006cd6:	238b      	movlt	r3, #139	; 0x8b
 8006cd8:	602b      	strlt	r3, [r5, #0]
 8006cda:	2c00      	cmp	r4, #0
 8006cdc:	d0dd      	beq.n	8006c9a <sniprintf+0x16>
 8006cde:	2200      	movs	r2, #0
 8006ce0:	9b02      	ldr	r3, [sp, #8]
 8006ce2:	701a      	strb	r2, [r3, #0]
 8006ce4:	e7d9      	b.n	8006c9a <sniprintf+0x16>
 8006ce6:	bf00      	nop
 8006ce8:	20000024 	.word	0x20000024

08006cec <siscanf>:
 8006cec:	b40e      	push	{r1, r2, r3}
 8006cee:	f44f 7201 	mov.w	r2, #516	; 0x204
 8006cf2:	b530      	push	{r4, r5, lr}
 8006cf4:	b09c      	sub	sp, #112	; 0x70
 8006cf6:	ac1f      	add	r4, sp, #124	; 0x7c
 8006cf8:	f854 5b04 	ldr.w	r5, [r4], #4
 8006cfc:	f8ad 2014 	strh.w	r2, [sp, #20]
 8006d00:	9002      	str	r0, [sp, #8]
 8006d02:	9006      	str	r0, [sp, #24]
 8006d04:	f7f9 fa22 	bl	800014c <strlen>
 8006d08:	4b0b      	ldr	r3, [pc, #44]	; (8006d38 <siscanf+0x4c>)
 8006d0a:	9003      	str	r0, [sp, #12]
 8006d0c:	930b      	str	r3, [sp, #44]	; 0x2c
 8006d0e:	2300      	movs	r3, #0
 8006d10:	930f      	str	r3, [sp, #60]	; 0x3c
 8006d12:	9314      	str	r3, [sp, #80]	; 0x50
 8006d14:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006d18:	9007      	str	r0, [sp, #28]
 8006d1a:	4808      	ldr	r0, [pc, #32]	; (8006d3c <siscanf+0x50>)
 8006d1c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006d20:	462a      	mov	r2, r5
 8006d22:	4623      	mov	r3, r4
 8006d24:	a902      	add	r1, sp, #8
 8006d26:	6800      	ldr	r0, [r0, #0]
 8006d28:	9401      	str	r4, [sp, #4]
 8006d2a:	f000 f9b5 	bl	8007098 <__ssvfiscanf_r>
 8006d2e:	b01c      	add	sp, #112	; 0x70
 8006d30:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006d34:	b003      	add	sp, #12
 8006d36:	4770      	bx	lr
 8006d38:	08006d41 	.word	0x08006d41
 8006d3c:	20000024 	.word	0x20000024

08006d40 <__seofread>:
 8006d40:	2000      	movs	r0, #0
 8006d42:	4770      	bx	lr

08006d44 <__ssputs_r>:
 8006d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d48:	688e      	ldr	r6, [r1, #8]
 8006d4a:	4682      	mov	sl, r0
 8006d4c:	429e      	cmp	r6, r3
 8006d4e:	460c      	mov	r4, r1
 8006d50:	4691      	mov	r9, r2
 8006d52:	4698      	mov	r8, r3
 8006d54:	d835      	bhi.n	8006dc2 <__ssputs_r+0x7e>
 8006d56:	898a      	ldrh	r2, [r1, #12]
 8006d58:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006d5c:	d031      	beq.n	8006dc2 <__ssputs_r+0x7e>
 8006d5e:	2302      	movs	r3, #2
 8006d60:	6825      	ldr	r5, [r4, #0]
 8006d62:	6909      	ldr	r1, [r1, #16]
 8006d64:	1a6f      	subs	r7, r5, r1
 8006d66:	6965      	ldr	r5, [r4, #20]
 8006d68:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006d6c:	fb95 f5f3 	sdiv	r5, r5, r3
 8006d70:	f108 0301 	add.w	r3, r8, #1
 8006d74:	443b      	add	r3, r7
 8006d76:	429d      	cmp	r5, r3
 8006d78:	bf38      	it	cc
 8006d7a:	461d      	movcc	r5, r3
 8006d7c:	0553      	lsls	r3, r2, #21
 8006d7e:	d531      	bpl.n	8006de4 <__ssputs_r+0xa0>
 8006d80:	4629      	mov	r1, r5
 8006d82:	f000 fffd 	bl	8007d80 <_malloc_r>
 8006d86:	4606      	mov	r6, r0
 8006d88:	b950      	cbnz	r0, 8006da0 <__ssputs_r+0x5c>
 8006d8a:	230c      	movs	r3, #12
 8006d8c:	f8ca 3000 	str.w	r3, [sl]
 8006d90:	89a3      	ldrh	r3, [r4, #12]
 8006d92:	f04f 30ff 	mov.w	r0, #4294967295
 8006d96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d9a:	81a3      	strh	r3, [r4, #12]
 8006d9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006da0:	463a      	mov	r2, r7
 8006da2:	6921      	ldr	r1, [r4, #16]
 8006da4:	f000 ff7a 	bl	8007c9c <memcpy>
 8006da8:	89a3      	ldrh	r3, [r4, #12]
 8006daa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006dae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006db2:	81a3      	strh	r3, [r4, #12]
 8006db4:	6126      	str	r6, [r4, #16]
 8006db6:	443e      	add	r6, r7
 8006db8:	6026      	str	r6, [r4, #0]
 8006dba:	4646      	mov	r6, r8
 8006dbc:	6165      	str	r5, [r4, #20]
 8006dbe:	1bed      	subs	r5, r5, r7
 8006dc0:	60a5      	str	r5, [r4, #8]
 8006dc2:	4546      	cmp	r6, r8
 8006dc4:	bf28      	it	cs
 8006dc6:	4646      	movcs	r6, r8
 8006dc8:	4649      	mov	r1, r9
 8006dca:	4632      	mov	r2, r6
 8006dcc:	6820      	ldr	r0, [r4, #0]
 8006dce:	f000 ff70 	bl	8007cb2 <memmove>
 8006dd2:	68a3      	ldr	r3, [r4, #8]
 8006dd4:	2000      	movs	r0, #0
 8006dd6:	1b9b      	subs	r3, r3, r6
 8006dd8:	60a3      	str	r3, [r4, #8]
 8006dda:	6823      	ldr	r3, [r4, #0]
 8006ddc:	441e      	add	r6, r3
 8006dde:	6026      	str	r6, [r4, #0]
 8006de0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006de4:	462a      	mov	r2, r5
 8006de6:	f001 f829 	bl	8007e3c <_realloc_r>
 8006dea:	4606      	mov	r6, r0
 8006dec:	2800      	cmp	r0, #0
 8006dee:	d1e1      	bne.n	8006db4 <__ssputs_r+0x70>
 8006df0:	6921      	ldr	r1, [r4, #16]
 8006df2:	4650      	mov	r0, sl
 8006df4:	f000 ff78 	bl	8007ce8 <_free_r>
 8006df8:	e7c7      	b.n	8006d8a <__ssputs_r+0x46>
	...

08006dfc <_svfiprintf_r>:
 8006dfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e00:	b09d      	sub	sp, #116	; 0x74
 8006e02:	9303      	str	r3, [sp, #12]
 8006e04:	898b      	ldrh	r3, [r1, #12]
 8006e06:	4680      	mov	r8, r0
 8006e08:	061c      	lsls	r4, r3, #24
 8006e0a:	460d      	mov	r5, r1
 8006e0c:	4616      	mov	r6, r2
 8006e0e:	d50f      	bpl.n	8006e30 <_svfiprintf_r+0x34>
 8006e10:	690b      	ldr	r3, [r1, #16]
 8006e12:	b96b      	cbnz	r3, 8006e30 <_svfiprintf_r+0x34>
 8006e14:	2140      	movs	r1, #64	; 0x40
 8006e16:	f000 ffb3 	bl	8007d80 <_malloc_r>
 8006e1a:	6028      	str	r0, [r5, #0]
 8006e1c:	6128      	str	r0, [r5, #16]
 8006e1e:	b928      	cbnz	r0, 8006e2c <_svfiprintf_r+0x30>
 8006e20:	230c      	movs	r3, #12
 8006e22:	f8c8 3000 	str.w	r3, [r8]
 8006e26:	f04f 30ff 	mov.w	r0, #4294967295
 8006e2a:	e0c4      	b.n	8006fb6 <_svfiprintf_r+0x1ba>
 8006e2c:	2340      	movs	r3, #64	; 0x40
 8006e2e:	616b      	str	r3, [r5, #20]
 8006e30:	2300      	movs	r3, #0
 8006e32:	9309      	str	r3, [sp, #36]	; 0x24
 8006e34:	2320      	movs	r3, #32
 8006e36:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006e3a:	2330      	movs	r3, #48	; 0x30
 8006e3c:	f04f 0b01 	mov.w	fp, #1
 8006e40:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006e44:	4637      	mov	r7, r6
 8006e46:	463c      	mov	r4, r7
 8006e48:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d13c      	bne.n	8006eca <_svfiprintf_r+0xce>
 8006e50:	ebb7 0a06 	subs.w	sl, r7, r6
 8006e54:	d00b      	beq.n	8006e6e <_svfiprintf_r+0x72>
 8006e56:	4653      	mov	r3, sl
 8006e58:	4632      	mov	r2, r6
 8006e5a:	4629      	mov	r1, r5
 8006e5c:	4640      	mov	r0, r8
 8006e5e:	f7ff ff71 	bl	8006d44 <__ssputs_r>
 8006e62:	3001      	adds	r0, #1
 8006e64:	f000 80a2 	beq.w	8006fac <_svfiprintf_r+0x1b0>
 8006e68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e6a:	4453      	add	r3, sl
 8006e6c:	9309      	str	r3, [sp, #36]	; 0x24
 8006e6e:	783b      	ldrb	r3, [r7, #0]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	f000 809b 	beq.w	8006fac <_svfiprintf_r+0x1b0>
 8006e76:	2300      	movs	r3, #0
 8006e78:	f04f 32ff 	mov.w	r2, #4294967295
 8006e7c:	9304      	str	r3, [sp, #16]
 8006e7e:	9307      	str	r3, [sp, #28]
 8006e80:	9205      	str	r2, [sp, #20]
 8006e82:	9306      	str	r3, [sp, #24]
 8006e84:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006e88:	931a      	str	r3, [sp, #104]	; 0x68
 8006e8a:	2205      	movs	r2, #5
 8006e8c:	7821      	ldrb	r1, [r4, #0]
 8006e8e:	4850      	ldr	r0, [pc, #320]	; (8006fd0 <_svfiprintf_r+0x1d4>)
 8006e90:	f000 fef6 	bl	8007c80 <memchr>
 8006e94:	1c67      	adds	r7, r4, #1
 8006e96:	9b04      	ldr	r3, [sp, #16]
 8006e98:	b9d8      	cbnz	r0, 8006ed2 <_svfiprintf_r+0xd6>
 8006e9a:	06d9      	lsls	r1, r3, #27
 8006e9c:	bf44      	itt	mi
 8006e9e:	2220      	movmi	r2, #32
 8006ea0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006ea4:	071a      	lsls	r2, r3, #28
 8006ea6:	bf44      	itt	mi
 8006ea8:	222b      	movmi	r2, #43	; 0x2b
 8006eaa:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006eae:	7822      	ldrb	r2, [r4, #0]
 8006eb0:	2a2a      	cmp	r2, #42	; 0x2a
 8006eb2:	d016      	beq.n	8006ee2 <_svfiprintf_r+0xe6>
 8006eb4:	2100      	movs	r1, #0
 8006eb6:	200a      	movs	r0, #10
 8006eb8:	9a07      	ldr	r2, [sp, #28]
 8006eba:	4627      	mov	r7, r4
 8006ebc:	783b      	ldrb	r3, [r7, #0]
 8006ebe:	3401      	adds	r4, #1
 8006ec0:	3b30      	subs	r3, #48	; 0x30
 8006ec2:	2b09      	cmp	r3, #9
 8006ec4:	d950      	bls.n	8006f68 <_svfiprintf_r+0x16c>
 8006ec6:	b1c9      	cbz	r1, 8006efc <_svfiprintf_r+0x100>
 8006ec8:	e011      	b.n	8006eee <_svfiprintf_r+0xf2>
 8006eca:	2b25      	cmp	r3, #37	; 0x25
 8006ecc:	d0c0      	beq.n	8006e50 <_svfiprintf_r+0x54>
 8006ece:	4627      	mov	r7, r4
 8006ed0:	e7b9      	b.n	8006e46 <_svfiprintf_r+0x4a>
 8006ed2:	4a3f      	ldr	r2, [pc, #252]	; (8006fd0 <_svfiprintf_r+0x1d4>)
 8006ed4:	463c      	mov	r4, r7
 8006ed6:	1a80      	subs	r0, r0, r2
 8006ed8:	fa0b f000 	lsl.w	r0, fp, r0
 8006edc:	4318      	orrs	r0, r3
 8006ede:	9004      	str	r0, [sp, #16]
 8006ee0:	e7d3      	b.n	8006e8a <_svfiprintf_r+0x8e>
 8006ee2:	9a03      	ldr	r2, [sp, #12]
 8006ee4:	1d11      	adds	r1, r2, #4
 8006ee6:	6812      	ldr	r2, [r2, #0]
 8006ee8:	9103      	str	r1, [sp, #12]
 8006eea:	2a00      	cmp	r2, #0
 8006eec:	db01      	blt.n	8006ef2 <_svfiprintf_r+0xf6>
 8006eee:	9207      	str	r2, [sp, #28]
 8006ef0:	e004      	b.n	8006efc <_svfiprintf_r+0x100>
 8006ef2:	4252      	negs	r2, r2
 8006ef4:	f043 0302 	orr.w	r3, r3, #2
 8006ef8:	9207      	str	r2, [sp, #28]
 8006efa:	9304      	str	r3, [sp, #16]
 8006efc:	783b      	ldrb	r3, [r7, #0]
 8006efe:	2b2e      	cmp	r3, #46	; 0x2e
 8006f00:	d10d      	bne.n	8006f1e <_svfiprintf_r+0x122>
 8006f02:	787b      	ldrb	r3, [r7, #1]
 8006f04:	1c79      	adds	r1, r7, #1
 8006f06:	2b2a      	cmp	r3, #42	; 0x2a
 8006f08:	d132      	bne.n	8006f70 <_svfiprintf_r+0x174>
 8006f0a:	9b03      	ldr	r3, [sp, #12]
 8006f0c:	3702      	adds	r7, #2
 8006f0e:	1d1a      	adds	r2, r3, #4
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	9203      	str	r2, [sp, #12]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	bfb8      	it	lt
 8006f18:	f04f 33ff 	movlt.w	r3, #4294967295
 8006f1c:	9305      	str	r3, [sp, #20]
 8006f1e:	4c2d      	ldr	r4, [pc, #180]	; (8006fd4 <_svfiprintf_r+0x1d8>)
 8006f20:	2203      	movs	r2, #3
 8006f22:	7839      	ldrb	r1, [r7, #0]
 8006f24:	4620      	mov	r0, r4
 8006f26:	f000 feab 	bl	8007c80 <memchr>
 8006f2a:	b138      	cbz	r0, 8006f3c <_svfiprintf_r+0x140>
 8006f2c:	2340      	movs	r3, #64	; 0x40
 8006f2e:	1b00      	subs	r0, r0, r4
 8006f30:	fa03 f000 	lsl.w	r0, r3, r0
 8006f34:	9b04      	ldr	r3, [sp, #16]
 8006f36:	3701      	adds	r7, #1
 8006f38:	4303      	orrs	r3, r0
 8006f3a:	9304      	str	r3, [sp, #16]
 8006f3c:	7839      	ldrb	r1, [r7, #0]
 8006f3e:	2206      	movs	r2, #6
 8006f40:	4825      	ldr	r0, [pc, #148]	; (8006fd8 <_svfiprintf_r+0x1dc>)
 8006f42:	1c7e      	adds	r6, r7, #1
 8006f44:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006f48:	f000 fe9a 	bl	8007c80 <memchr>
 8006f4c:	2800      	cmp	r0, #0
 8006f4e:	d035      	beq.n	8006fbc <_svfiprintf_r+0x1c0>
 8006f50:	4b22      	ldr	r3, [pc, #136]	; (8006fdc <_svfiprintf_r+0x1e0>)
 8006f52:	b9fb      	cbnz	r3, 8006f94 <_svfiprintf_r+0x198>
 8006f54:	9b03      	ldr	r3, [sp, #12]
 8006f56:	3307      	adds	r3, #7
 8006f58:	f023 0307 	bic.w	r3, r3, #7
 8006f5c:	3308      	adds	r3, #8
 8006f5e:	9303      	str	r3, [sp, #12]
 8006f60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f62:	444b      	add	r3, r9
 8006f64:	9309      	str	r3, [sp, #36]	; 0x24
 8006f66:	e76d      	b.n	8006e44 <_svfiprintf_r+0x48>
 8006f68:	fb00 3202 	mla	r2, r0, r2, r3
 8006f6c:	2101      	movs	r1, #1
 8006f6e:	e7a4      	b.n	8006eba <_svfiprintf_r+0xbe>
 8006f70:	2300      	movs	r3, #0
 8006f72:	240a      	movs	r4, #10
 8006f74:	4618      	mov	r0, r3
 8006f76:	9305      	str	r3, [sp, #20]
 8006f78:	460f      	mov	r7, r1
 8006f7a:	783a      	ldrb	r2, [r7, #0]
 8006f7c:	3101      	adds	r1, #1
 8006f7e:	3a30      	subs	r2, #48	; 0x30
 8006f80:	2a09      	cmp	r2, #9
 8006f82:	d903      	bls.n	8006f8c <_svfiprintf_r+0x190>
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d0ca      	beq.n	8006f1e <_svfiprintf_r+0x122>
 8006f88:	9005      	str	r0, [sp, #20]
 8006f8a:	e7c8      	b.n	8006f1e <_svfiprintf_r+0x122>
 8006f8c:	fb04 2000 	mla	r0, r4, r0, r2
 8006f90:	2301      	movs	r3, #1
 8006f92:	e7f1      	b.n	8006f78 <_svfiprintf_r+0x17c>
 8006f94:	ab03      	add	r3, sp, #12
 8006f96:	9300      	str	r3, [sp, #0]
 8006f98:	462a      	mov	r2, r5
 8006f9a:	4b11      	ldr	r3, [pc, #68]	; (8006fe0 <_svfiprintf_r+0x1e4>)
 8006f9c:	a904      	add	r1, sp, #16
 8006f9e:	4640      	mov	r0, r8
 8006fa0:	f3af 8000 	nop.w
 8006fa4:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006fa8:	4681      	mov	r9, r0
 8006faa:	d1d9      	bne.n	8006f60 <_svfiprintf_r+0x164>
 8006fac:	89ab      	ldrh	r3, [r5, #12]
 8006fae:	065b      	lsls	r3, r3, #25
 8006fb0:	f53f af39 	bmi.w	8006e26 <_svfiprintf_r+0x2a>
 8006fb4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006fb6:	b01d      	add	sp, #116	; 0x74
 8006fb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fbc:	ab03      	add	r3, sp, #12
 8006fbe:	9300      	str	r3, [sp, #0]
 8006fc0:	462a      	mov	r2, r5
 8006fc2:	4b07      	ldr	r3, [pc, #28]	; (8006fe0 <_svfiprintf_r+0x1e4>)
 8006fc4:	a904      	add	r1, sp, #16
 8006fc6:	4640      	mov	r0, r8
 8006fc8:	f000 fa32 	bl	8007430 <_printf_i>
 8006fcc:	e7ea      	b.n	8006fa4 <_svfiprintf_r+0x1a8>
 8006fce:	bf00      	nop
 8006fd0:	08007fb8 	.word	0x08007fb8
 8006fd4:	08007fbe 	.word	0x08007fbe
 8006fd8:	08007fc2 	.word	0x08007fc2
 8006fdc:	00000000 	.word	0x00000000
 8006fe0:	08006d45 	.word	0x08006d45

08006fe4 <_sungetc_r>:
 8006fe4:	b538      	push	{r3, r4, r5, lr}
 8006fe6:	1c4b      	adds	r3, r1, #1
 8006fe8:	4614      	mov	r4, r2
 8006fea:	d103      	bne.n	8006ff4 <_sungetc_r+0x10>
 8006fec:	f04f 35ff 	mov.w	r5, #4294967295
 8006ff0:	4628      	mov	r0, r5
 8006ff2:	bd38      	pop	{r3, r4, r5, pc}
 8006ff4:	8993      	ldrh	r3, [r2, #12]
 8006ff6:	b2cd      	uxtb	r5, r1
 8006ff8:	f023 0320 	bic.w	r3, r3, #32
 8006ffc:	8193      	strh	r3, [r2, #12]
 8006ffe:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8007000:	6852      	ldr	r2, [r2, #4]
 8007002:	b18b      	cbz	r3, 8007028 <_sungetc_r+0x44>
 8007004:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007006:	429a      	cmp	r2, r3
 8007008:	da08      	bge.n	800701c <_sungetc_r+0x38>
 800700a:	6823      	ldr	r3, [r4, #0]
 800700c:	1e5a      	subs	r2, r3, #1
 800700e:	6022      	str	r2, [r4, #0]
 8007010:	f803 5c01 	strb.w	r5, [r3, #-1]
 8007014:	6863      	ldr	r3, [r4, #4]
 8007016:	3301      	adds	r3, #1
 8007018:	6063      	str	r3, [r4, #4]
 800701a:	e7e9      	b.n	8006ff0 <_sungetc_r+0xc>
 800701c:	4621      	mov	r1, r4
 800701e:	f000 fdd3 	bl	8007bc8 <__submore>
 8007022:	2800      	cmp	r0, #0
 8007024:	d0f1      	beq.n	800700a <_sungetc_r+0x26>
 8007026:	e7e1      	b.n	8006fec <_sungetc_r+0x8>
 8007028:	6921      	ldr	r1, [r4, #16]
 800702a:	6823      	ldr	r3, [r4, #0]
 800702c:	b151      	cbz	r1, 8007044 <_sungetc_r+0x60>
 800702e:	4299      	cmp	r1, r3
 8007030:	d208      	bcs.n	8007044 <_sungetc_r+0x60>
 8007032:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8007036:	428d      	cmp	r5, r1
 8007038:	d104      	bne.n	8007044 <_sungetc_r+0x60>
 800703a:	3b01      	subs	r3, #1
 800703c:	3201      	adds	r2, #1
 800703e:	6023      	str	r3, [r4, #0]
 8007040:	6062      	str	r2, [r4, #4]
 8007042:	e7d5      	b.n	8006ff0 <_sungetc_r+0xc>
 8007044:	63e3      	str	r3, [r4, #60]	; 0x3c
 8007046:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800704a:	6363      	str	r3, [r4, #52]	; 0x34
 800704c:	2303      	movs	r3, #3
 800704e:	63a3      	str	r3, [r4, #56]	; 0x38
 8007050:	4623      	mov	r3, r4
 8007052:	6422      	str	r2, [r4, #64]	; 0x40
 8007054:	f803 5f46 	strb.w	r5, [r3, #70]!
 8007058:	6023      	str	r3, [r4, #0]
 800705a:	2301      	movs	r3, #1
 800705c:	e7dc      	b.n	8007018 <_sungetc_r+0x34>

0800705e <__ssrefill_r>:
 800705e:	b510      	push	{r4, lr}
 8007060:	460c      	mov	r4, r1
 8007062:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8007064:	b169      	cbz	r1, 8007082 <__ssrefill_r+0x24>
 8007066:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800706a:	4299      	cmp	r1, r3
 800706c:	d001      	beq.n	8007072 <__ssrefill_r+0x14>
 800706e:	f000 fe3b 	bl	8007ce8 <_free_r>
 8007072:	2000      	movs	r0, #0
 8007074:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007076:	6360      	str	r0, [r4, #52]	; 0x34
 8007078:	6063      	str	r3, [r4, #4]
 800707a:	b113      	cbz	r3, 8007082 <__ssrefill_r+0x24>
 800707c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800707e:	6023      	str	r3, [r4, #0]
 8007080:	bd10      	pop	{r4, pc}
 8007082:	6923      	ldr	r3, [r4, #16]
 8007084:	f04f 30ff 	mov.w	r0, #4294967295
 8007088:	6023      	str	r3, [r4, #0]
 800708a:	2300      	movs	r3, #0
 800708c:	6063      	str	r3, [r4, #4]
 800708e:	89a3      	ldrh	r3, [r4, #12]
 8007090:	f043 0320 	orr.w	r3, r3, #32
 8007094:	81a3      	strh	r3, [r4, #12]
 8007096:	bd10      	pop	{r4, pc}

08007098 <__ssvfiscanf_r>:
 8007098:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800709c:	f5ad 7d25 	sub.w	sp, sp, #660	; 0x294
 80070a0:	9301      	str	r3, [sp, #4]
 80070a2:	2300      	movs	r3, #0
 80070a4:	4606      	mov	r6, r0
 80070a6:	460c      	mov	r4, r1
 80070a8:	4692      	mov	sl, r2
 80070aa:	270a      	movs	r7, #10
 80070ac:	9346      	str	r3, [sp, #280]	; 0x118
 80070ae:	9347      	str	r3, [sp, #284]	; 0x11c
 80070b0:	4b9f      	ldr	r3, [pc, #636]	; (8007330 <__ssvfiscanf_r+0x298>)
 80070b2:	f10d 080c 	add.w	r8, sp, #12
 80070b6:	93a2      	str	r3, [sp, #648]	; 0x288
 80070b8:	4b9e      	ldr	r3, [pc, #632]	; (8007334 <__ssvfiscanf_r+0x29c>)
 80070ba:	f8df 927c 	ldr.w	r9, [pc, #636]	; 8007338 <__ssvfiscanf_r+0x2a0>
 80070be:	f8cd 8120 	str.w	r8, [sp, #288]	; 0x120
 80070c2:	93a3      	str	r3, [sp, #652]	; 0x28c
 80070c4:	f89a 3000 	ldrb.w	r3, [sl]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	f000 812f 	beq.w	800732c <__ssvfiscanf_r+0x294>
 80070ce:	f000 fdb7 	bl	8007c40 <__locale_ctype_ptr>
 80070d2:	f89a b000 	ldrb.w	fp, [sl]
 80070d6:	4458      	add	r0, fp
 80070d8:	7843      	ldrb	r3, [r0, #1]
 80070da:	f013 0308 	ands.w	r3, r3, #8
 80070de:	d143      	bne.n	8007168 <__ssvfiscanf_r+0xd0>
 80070e0:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 80070e4:	f10a 0501 	add.w	r5, sl, #1
 80070e8:	f040 8099 	bne.w	800721e <__ssvfiscanf_r+0x186>
 80070ec:	9345      	str	r3, [sp, #276]	; 0x114
 80070ee:	9343      	str	r3, [sp, #268]	; 0x10c
 80070f0:	f89a 3001 	ldrb.w	r3, [sl, #1]
 80070f4:	2b2a      	cmp	r3, #42	; 0x2a
 80070f6:	d103      	bne.n	8007100 <__ssvfiscanf_r+0x68>
 80070f8:	2310      	movs	r3, #16
 80070fa:	f10a 0502 	add.w	r5, sl, #2
 80070fe:	9343      	str	r3, [sp, #268]	; 0x10c
 8007100:	7829      	ldrb	r1, [r5, #0]
 8007102:	46aa      	mov	sl, r5
 8007104:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8007108:	2a09      	cmp	r2, #9
 800710a:	f105 0501 	add.w	r5, r5, #1
 800710e:	d941      	bls.n	8007194 <__ssvfiscanf_r+0xfc>
 8007110:	2203      	movs	r2, #3
 8007112:	4889      	ldr	r0, [pc, #548]	; (8007338 <__ssvfiscanf_r+0x2a0>)
 8007114:	f000 fdb4 	bl	8007c80 <memchr>
 8007118:	b138      	cbz	r0, 800712a <__ssvfiscanf_r+0x92>
 800711a:	eba0 0309 	sub.w	r3, r0, r9
 800711e:	2001      	movs	r0, #1
 8007120:	46aa      	mov	sl, r5
 8007122:	4098      	lsls	r0, r3
 8007124:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8007126:	4318      	orrs	r0, r3
 8007128:	9043      	str	r0, [sp, #268]	; 0x10c
 800712a:	f89a 3000 	ldrb.w	r3, [sl]
 800712e:	f10a 0501 	add.w	r5, sl, #1
 8007132:	2b67      	cmp	r3, #103	; 0x67
 8007134:	d84a      	bhi.n	80071cc <__ssvfiscanf_r+0x134>
 8007136:	2b65      	cmp	r3, #101	; 0x65
 8007138:	f080 80b7 	bcs.w	80072aa <__ssvfiscanf_r+0x212>
 800713c:	2b47      	cmp	r3, #71	; 0x47
 800713e:	d82f      	bhi.n	80071a0 <__ssvfiscanf_r+0x108>
 8007140:	2b45      	cmp	r3, #69	; 0x45
 8007142:	f080 80b2 	bcs.w	80072aa <__ssvfiscanf_r+0x212>
 8007146:	2b00      	cmp	r3, #0
 8007148:	f000 8082 	beq.w	8007250 <__ssvfiscanf_r+0x1b8>
 800714c:	2b25      	cmp	r3, #37	; 0x25
 800714e:	d066      	beq.n	800721e <__ssvfiscanf_r+0x186>
 8007150:	2303      	movs	r3, #3
 8007152:	9744      	str	r7, [sp, #272]	; 0x110
 8007154:	9349      	str	r3, [sp, #292]	; 0x124
 8007156:	e045      	b.n	80071e4 <__ssvfiscanf_r+0x14c>
 8007158:	9947      	ldr	r1, [sp, #284]	; 0x11c
 800715a:	3301      	adds	r3, #1
 800715c:	3101      	adds	r1, #1
 800715e:	9147      	str	r1, [sp, #284]	; 0x11c
 8007160:	6861      	ldr	r1, [r4, #4]
 8007162:	6023      	str	r3, [r4, #0]
 8007164:	3901      	subs	r1, #1
 8007166:	6061      	str	r1, [r4, #4]
 8007168:	6863      	ldr	r3, [r4, #4]
 800716a:	2b00      	cmp	r3, #0
 800716c:	dd0b      	ble.n	8007186 <__ssvfiscanf_r+0xee>
 800716e:	f000 fd67 	bl	8007c40 <__locale_ctype_ptr>
 8007172:	6823      	ldr	r3, [r4, #0]
 8007174:	7819      	ldrb	r1, [r3, #0]
 8007176:	4408      	add	r0, r1
 8007178:	7841      	ldrb	r1, [r0, #1]
 800717a:	070d      	lsls	r5, r1, #28
 800717c:	d4ec      	bmi.n	8007158 <__ssvfiscanf_r+0xc0>
 800717e:	f10a 0501 	add.w	r5, sl, #1
 8007182:	46aa      	mov	sl, r5
 8007184:	e79e      	b.n	80070c4 <__ssvfiscanf_r+0x2c>
 8007186:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8007188:	4621      	mov	r1, r4
 800718a:	4630      	mov	r0, r6
 800718c:	4798      	blx	r3
 800718e:	2800      	cmp	r0, #0
 8007190:	d0ed      	beq.n	800716e <__ssvfiscanf_r+0xd6>
 8007192:	e7f4      	b.n	800717e <__ssvfiscanf_r+0xe6>
 8007194:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8007196:	fb07 1303 	mla	r3, r7, r3, r1
 800719a:	3b30      	subs	r3, #48	; 0x30
 800719c:	9345      	str	r3, [sp, #276]	; 0x114
 800719e:	e7af      	b.n	8007100 <__ssvfiscanf_r+0x68>
 80071a0:	2b5b      	cmp	r3, #91	; 0x5b
 80071a2:	d061      	beq.n	8007268 <__ssvfiscanf_r+0x1d0>
 80071a4:	d80c      	bhi.n	80071c0 <__ssvfiscanf_r+0x128>
 80071a6:	2b58      	cmp	r3, #88	; 0x58
 80071a8:	d1d2      	bne.n	8007150 <__ssvfiscanf_r+0xb8>
 80071aa:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 80071ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80071b0:	9243      	str	r2, [sp, #268]	; 0x10c
 80071b2:	2210      	movs	r2, #16
 80071b4:	9244      	str	r2, [sp, #272]	; 0x110
 80071b6:	2b6f      	cmp	r3, #111	; 0x6f
 80071b8:	bfb4      	ite	lt
 80071ba:	2303      	movlt	r3, #3
 80071bc:	2304      	movge	r3, #4
 80071be:	e010      	b.n	80071e2 <__ssvfiscanf_r+0x14a>
 80071c0:	2b63      	cmp	r3, #99	; 0x63
 80071c2:	d05c      	beq.n	800727e <__ssvfiscanf_r+0x1e6>
 80071c4:	2b64      	cmp	r3, #100	; 0x64
 80071c6:	d1c3      	bne.n	8007150 <__ssvfiscanf_r+0xb8>
 80071c8:	9744      	str	r7, [sp, #272]	; 0x110
 80071ca:	e7f4      	b.n	80071b6 <__ssvfiscanf_r+0x11e>
 80071cc:	2b70      	cmp	r3, #112	; 0x70
 80071ce:	d042      	beq.n	8007256 <__ssvfiscanf_r+0x1be>
 80071d0:	d81d      	bhi.n	800720e <__ssvfiscanf_r+0x176>
 80071d2:	2b6e      	cmp	r3, #110	; 0x6e
 80071d4:	d059      	beq.n	800728a <__ssvfiscanf_r+0x1f2>
 80071d6:	d843      	bhi.n	8007260 <__ssvfiscanf_r+0x1c8>
 80071d8:	2b69      	cmp	r3, #105	; 0x69
 80071da:	d1b9      	bne.n	8007150 <__ssvfiscanf_r+0xb8>
 80071dc:	2300      	movs	r3, #0
 80071de:	9344      	str	r3, [sp, #272]	; 0x110
 80071e0:	2303      	movs	r3, #3
 80071e2:	9349      	str	r3, [sp, #292]	; 0x124
 80071e4:	6863      	ldr	r3, [r4, #4]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	dd61      	ble.n	80072ae <__ssvfiscanf_r+0x216>
 80071ea:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80071ec:	0659      	lsls	r1, r3, #25
 80071ee:	d56f      	bpl.n	80072d0 <__ssvfiscanf_r+0x238>
 80071f0:	9b49      	ldr	r3, [sp, #292]	; 0x124
 80071f2:	2b02      	cmp	r3, #2
 80071f4:	dc7c      	bgt.n	80072f0 <__ssvfiscanf_r+0x258>
 80071f6:	ab01      	add	r3, sp, #4
 80071f8:	4622      	mov	r2, r4
 80071fa:	a943      	add	r1, sp, #268	; 0x10c
 80071fc:	4630      	mov	r0, r6
 80071fe:	f000 fa37 	bl	8007670 <_scanf_chars>
 8007202:	2801      	cmp	r0, #1
 8007204:	f000 8092 	beq.w	800732c <__ssvfiscanf_r+0x294>
 8007208:	2802      	cmp	r0, #2
 800720a:	d1ba      	bne.n	8007182 <__ssvfiscanf_r+0xea>
 800720c:	e01d      	b.n	800724a <__ssvfiscanf_r+0x1b2>
 800720e:	2b75      	cmp	r3, #117	; 0x75
 8007210:	d0da      	beq.n	80071c8 <__ssvfiscanf_r+0x130>
 8007212:	2b78      	cmp	r3, #120	; 0x78
 8007214:	d0c9      	beq.n	80071aa <__ssvfiscanf_r+0x112>
 8007216:	2b73      	cmp	r3, #115	; 0x73
 8007218:	d19a      	bne.n	8007150 <__ssvfiscanf_r+0xb8>
 800721a:	2302      	movs	r3, #2
 800721c:	e7e1      	b.n	80071e2 <__ssvfiscanf_r+0x14a>
 800721e:	6863      	ldr	r3, [r4, #4]
 8007220:	2b00      	cmp	r3, #0
 8007222:	dd0c      	ble.n	800723e <__ssvfiscanf_r+0x1a6>
 8007224:	6823      	ldr	r3, [r4, #0]
 8007226:	781a      	ldrb	r2, [r3, #0]
 8007228:	4593      	cmp	fp, r2
 800722a:	d17f      	bne.n	800732c <__ssvfiscanf_r+0x294>
 800722c:	3301      	adds	r3, #1
 800722e:	6862      	ldr	r2, [r4, #4]
 8007230:	6023      	str	r3, [r4, #0]
 8007232:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8007234:	3a01      	subs	r2, #1
 8007236:	3301      	adds	r3, #1
 8007238:	6062      	str	r2, [r4, #4]
 800723a:	9347      	str	r3, [sp, #284]	; 0x11c
 800723c:	e7a1      	b.n	8007182 <__ssvfiscanf_r+0xea>
 800723e:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8007240:	4621      	mov	r1, r4
 8007242:	4630      	mov	r0, r6
 8007244:	4798      	blx	r3
 8007246:	2800      	cmp	r0, #0
 8007248:	d0ec      	beq.n	8007224 <__ssvfiscanf_r+0x18c>
 800724a:	9846      	ldr	r0, [sp, #280]	; 0x118
 800724c:	2800      	cmp	r0, #0
 800724e:	d163      	bne.n	8007318 <__ssvfiscanf_r+0x280>
 8007250:	f04f 30ff 	mov.w	r0, #4294967295
 8007254:	e066      	b.n	8007324 <__ssvfiscanf_r+0x28c>
 8007256:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 8007258:	f042 0220 	orr.w	r2, r2, #32
 800725c:	9243      	str	r2, [sp, #268]	; 0x10c
 800725e:	e7a4      	b.n	80071aa <__ssvfiscanf_r+0x112>
 8007260:	2308      	movs	r3, #8
 8007262:	9344      	str	r3, [sp, #272]	; 0x110
 8007264:	2304      	movs	r3, #4
 8007266:	e7bc      	b.n	80071e2 <__ssvfiscanf_r+0x14a>
 8007268:	4629      	mov	r1, r5
 800726a:	4640      	mov	r0, r8
 800726c:	f000 fb5a 	bl	8007924 <__sccl>
 8007270:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8007272:	4605      	mov	r5, r0
 8007274:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007278:	9343      	str	r3, [sp, #268]	; 0x10c
 800727a:	2301      	movs	r3, #1
 800727c:	e7b1      	b.n	80071e2 <__ssvfiscanf_r+0x14a>
 800727e:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8007280:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007284:	9343      	str	r3, [sp, #268]	; 0x10c
 8007286:	2300      	movs	r3, #0
 8007288:	e7ab      	b.n	80071e2 <__ssvfiscanf_r+0x14a>
 800728a:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 800728c:	06d0      	lsls	r0, r2, #27
 800728e:	f53f af78 	bmi.w	8007182 <__ssvfiscanf_r+0xea>
 8007292:	f012 0f01 	tst.w	r2, #1
 8007296:	9a01      	ldr	r2, [sp, #4]
 8007298:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800729a:	f102 0104 	add.w	r1, r2, #4
 800729e:	9101      	str	r1, [sp, #4]
 80072a0:	6812      	ldr	r2, [r2, #0]
 80072a2:	bf14      	ite	ne
 80072a4:	8013      	strhne	r3, [r2, #0]
 80072a6:	6013      	streq	r3, [r2, #0]
 80072a8:	e76b      	b.n	8007182 <__ssvfiscanf_r+0xea>
 80072aa:	2305      	movs	r3, #5
 80072ac:	e799      	b.n	80071e2 <__ssvfiscanf_r+0x14a>
 80072ae:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 80072b0:	4621      	mov	r1, r4
 80072b2:	4630      	mov	r0, r6
 80072b4:	4798      	blx	r3
 80072b6:	2800      	cmp	r0, #0
 80072b8:	d097      	beq.n	80071ea <__ssvfiscanf_r+0x152>
 80072ba:	e7c6      	b.n	800724a <__ssvfiscanf_r+0x1b2>
 80072bc:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 80072be:	3201      	adds	r2, #1
 80072c0:	9247      	str	r2, [sp, #284]	; 0x11c
 80072c2:	6862      	ldr	r2, [r4, #4]
 80072c4:	3a01      	subs	r2, #1
 80072c6:	2a00      	cmp	r2, #0
 80072c8:	6062      	str	r2, [r4, #4]
 80072ca:	dd0a      	ble.n	80072e2 <__ssvfiscanf_r+0x24a>
 80072cc:	3301      	adds	r3, #1
 80072ce:	6023      	str	r3, [r4, #0]
 80072d0:	f000 fcb6 	bl	8007c40 <__locale_ctype_ptr>
 80072d4:	6823      	ldr	r3, [r4, #0]
 80072d6:	781a      	ldrb	r2, [r3, #0]
 80072d8:	4410      	add	r0, r2
 80072da:	7842      	ldrb	r2, [r0, #1]
 80072dc:	0712      	lsls	r2, r2, #28
 80072de:	d4ed      	bmi.n	80072bc <__ssvfiscanf_r+0x224>
 80072e0:	e786      	b.n	80071f0 <__ssvfiscanf_r+0x158>
 80072e2:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 80072e4:	4621      	mov	r1, r4
 80072e6:	4630      	mov	r0, r6
 80072e8:	4798      	blx	r3
 80072ea:	2800      	cmp	r0, #0
 80072ec:	d0f0      	beq.n	80072d0 <__ssvfiscanf_r+0x238>
 80072ee:	e7ac      	b.n	800724a <__ssvfiscanf_r+0x1b2>
 80072f0:	2b04      	cmp	r3, #4
 80072f2:	dc06      	bgt.n	8007302 <__ssvfiscanf_r+0x26a>
 80072f4:	ab01      	add	r3, sp, #4
 80072f6:	4622      	mov	r2, r4
 80072f8:	a943      	add	r1, sp, #268	; 0x10c
 80072fa:	4630      	mov	r0, r6
 80072fc:	f000 fa1c 	bl	8007738 <_scanf_i>
 8007300:	e77f      	b.n	8007202 <__ssvfiscanf_r+0x16a>
 8007302:	4b0e      	ldr	r3, [pc, #56]	; (800733c <__ssvfiscanf_r+0x2a4>)
 8007304:	2b00      	cmp	r3, #0
 8007306:	f43f af3c 	beq.w	8007182 <__ssvfiscanf_r+0xea>
 800730a:	ab01      	add	r3, sp, #4
 800730c:	4622      	mov	r2, r4
 800730e:	a943      	add	r1, sp, #268	; 0x10c
 8007310:	4630      	mov	r0, r6
 8007312:	f3af 8000 	nop.w
 8007316:	e774      	b.n	8007202 <__ssvfiscanf_r+0x16a>
 8007318:	89a3      	ldrh	r3, [r4, #12]
 800731a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800731e:	bf18      	it	ne
 8007320:	f04f 30ff 	movne.w	r0, #4294967295
 8007324:	f50d 7d25 	add.w	sp, sp, #660	; 0x294
 8007328:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800732c:	9846      	ldr	r0, [sp, #280]	; 0x118
 800732e:	e7f9      	b.n	8007324 <__ssvfiscanf_r+0x28c>
 8007330:	08006fe5 	.word	0x08006fe5
 8007334:	0800705f 	.word	0x0800705f
 8007338:	08007fbe 	.word	0x08007fbe
 800733c:	00000000 	.word	0x00000000

08007340 <_printf_common>:
 8007340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007344:	4691      	mov	r9, r2
 8007346:	461f      	mov	r7, r3
 8007348:	688a      	ldr	r2, [r1, #8]
 800734a:	690b      	ldr	r3, [r1, #16]
 800734c:	4606      	mov	r6, r0
 800734e:	4293      	cmp	r3, r2
 8007350:	bfb8      	it	lt
 8007352:	4613      	movlt	r3, r2
 8007354:	f8c9 3000 	str.w	r3, [r9]
 8007358:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800735c:	460c      	mov	r4, r1
 800735e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007362:	b112      	cbz	r2, 800736a <_printf_common+0x2a>
 8007364:	3301      	adds	r3, #1
 8007366:	f8c9 3000 	str.w	r3, [r9]
 800736a:	6823      	ldr	r3, [r4, #0]
 800736c:	0699      	lsls	r1, r3, #26
 800736e:	bf42      	ittt	mi
 8007370:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007374:	3302      	addmi	r3, #2
 8007376:	f8c9 3000 	strmi.w	r3, [r9]
 800737a:	6825      	ldr	r5, [r4, #0]
 800737c:	f015 0506 	ands.w	r5, r5, #6
 8007380:	d107      	bne.n	8007392 <_printf_common+0x52>
 8007382:	f104 0a19 	add.w	sl, r4, #25
 8007386:	68e3      	ldr	r3, [r4, #12]
 8007388:	f8d9 2000 	ldr.w	r2, [r9]
 800738c:	1a9b      	subs	r3, r3, r2
 800738e:	429d      	cmp	r5, r3
 8007390:	db2a      	blt.n	80073e8 <_printf_common+0xa8>
 8007392:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007396:	6822      	ldr	r2, [r4, #0]
 8007398:	3300      	adds	r3, #0
 800739a:	bf18      	it	ne
 800739c:	2301      	movne	r3, #1
 800739e:	0692      	lsls	r2, r2, #26
 80073a0:	d42f      	bmi.n	8007402 <_printf_common+0xc2>
 80073a2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80073a6:	4639      	mov	r1, r7
 80073a8:	4630      	mov	r0, r6
 80073aa:	47c0      	blx	r8
 80073ac:	3001      	adds	r0, #1
 80073ae:	d022      	beq.n	80073f6 <_printf_common+0xb6>
 80073b0:	6823      	ldr	r3, [r4, #0]
 80073b2:	68e5      	ldr	r5, [r4, #12]
 80073b4:	f003 0306 	and.w	r3, r3, #6
 80073b8:	2b04      	cmp	r3, #4
 80073ba:	bf18      	it	ne
 80073bc:	2500      	movne	r5, #0
 80073be:	f8d9 2000 	ldr.w	r2, [r9]
 80073c2:	f04f 0900 	mov.w	r9, #0
 80073c6:	bf08      	it	eq
 80073c8:	1aad      	subeq	r5, r5, r2
 80073ca:	68a3      	ldr	r3, [r4, #8]
 80073cc:	6922      	ldr	r2, [r4, #16]
 80073ce:	bf08      	it	eq
 80073d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80073d4:	4293      	cmp	r3, r2
 80073d6:	bfc4      	itt	gt
 80073d8:	1a9b      	subgt	r3, r3, r2
 80073da:	18ed      	addgt	r5, r5, r3
 80073dc:	341a      	adds	r4, #26
 80073de:	454d      	cmp	r5, r9
 80073e0:	d11b      	bne.n	800741a <_printf_common+0xda>
 80073e2:	2000      	movs	r0, #0
 80073e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073e8:	2301      	movs	r3, #1
 80073ea:	4652      	mov	r2, sl
 80073ec:	4639      	mov	r1, r7
 80073ee:	4630      	mov	r0, r6
 80073f0:	47c0      	blx	r8
 80073f2:	3001      	adds	r0, #1
 80073f4:	d103      	bne.n	80073fe <_printf_common+0xbe>
 80073f6:	f04f 30ff 	mov.w	r0, #4294967295
 80073fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073fe:	3501      	adds	r5, #1
 8007400:	e7c1      	b.n	8007386 <_printf_common+0x46>
 8007402:	2030      	movs	r0, #48	; 0x30
 8007404:	18e1      	adds	r1, r4, r3
 8007406:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800740a:	1c5a      	adds	r2, r3, #1
 800740c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007410:	4422      	add	r2, r4
 8007412:	3302      	adds	r3, #2
 8007414:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007418:	e7c3      	b.n	80073a2 <_printf_common+0x62>
 800741a:	2301      	movs	r3, #1
 800741c:	4622      	mov	r2, r4
 800741e:	4639      	mov	r1, r7
 8007420:	4630      	mov	r0, r6
 8007422:	47c0      	blx	r8
 8007424:	3001      	adds	r0, #1
 8007426:	d0e6      	beq.n	80073f6 <_printf_common+0xb6>
 8007428:	f109 0901 	add.w	r9, r9, #1
 800742c:	e7d7      	b.n	80073de <_printf_common+0x9e>
	...

08007430 <_printf_i>:
 8007430:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007434:	4617      	mov	r7, r2
 8007436:	7e0a      	ldrb	r2, [r1, #24]
 8007438:	b085      	sub	sp, #20
 800743a:	2a6e      	cmp	r2, #110	; 0x6e
 800743c:	4698      	mov	r8, r3
 800743e:	4606      	mov	r6, r0
 8007440:	460c      	mov	r4, r1
 8007442:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007444:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8007448:	f000 80bc 	beq.w	80075c4 <_printf_i+0x194>
 800744c:	d81a      	bhi.n	8007484 <_printf_i+0x54>
 800744e:	2a63      	cmp	r2, #99	; 0x63
 8007450:	d02e      	beq.n	80074b0 <_printf_i+0x80>
 8007452:	d80a      	bhi.n	800746a <_printf_i+0x3a>
 8007454:	2a00      	cmp	r2, #0
 8007456:	f000 80c8 	beq.w	80075ea <_printf_i+0x1ba>
 800745a:	2a58      	cmp	r2, #88	; 0x58
 800745c:	f000 808a 	beq.w	8007574 <_printf_i+0x144>
 8007460:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007464:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8007468:	e02a      	b.n	80074c0 <_printf_i+0x90>
 800746a:	2a64      	cmp	r2, #100	; 0x64
 800746c:	d001      	beq.n	8007472 <_printf_i+0x42>
 800746e:	2a69      	cmp	r2, #105	; 0x69
 8007470:	d1f6      	bne.n	8007460 <_printf_i+0x30>
 8007472:	6821      	ldr	r1, [r4, #0]
 8007474:	681a      	ldr	r2, [r3, #0]
 8007476:	f011 0f80 	tst.w	r1, #128	; 0x80
 800747a:	d023      	beq.n	80074c4 <_printf_i+0x94>
 800747c:	1d11      	adds	r1, r2, #4
 800747e:	6019      	str	r1, [r3, #0]
 8007480:	6813      	ldr	r3, [r2, #0]
 8007482:	e027      	b.n	80074d4 <_printf_i+0xa4>
 8007484:	2a73      	cmp	r2, #115	; 0x73
 8007486:	f000 80b4 	beq.w	80075f2 <_printf_i+0x1c2>
 800748a:	d808      	bhi.n	800749e <_printf_i+0x6e>
 800748c:	2a6f      	cmp	r2, #111	; 0x6f
 800748e:	d02a      	beq.n	80074e6 <_printf_i+0xb6>
 8007490:	2a70      	cmp	r2, #112	; 0x70
 8007492:	d1e5      	bne.n	8007460 <_printf_i+0x30>
 8007494:	680a      	ldr	r2, [r1, #0]
 8007496:	f042 0220 	orr.w	r2, r2, #32
 800749a:	600a      	str	r2, [r1, #0]
 800749c:	e003      	b.n	80074a6 <_printf_i+0x76>
 800749e:	2a75      	cmp	r2, #117	; 0x75
 80074a0:	d021      	beq.n	80074e6 <_printf_i+0xb6>
 80074a2:	2a78      	cmp	r2, #120	; 0x78
 80074a4:	d1dc      	bne.n	8007460 <_printf_i+0x30>
 80074a6:	2278      	movs	r2, #120	; 0x78
 80074a8:	496f      	ldr	r1, [pc, #444]	; (8007668 <_printf_i+0x238>)
 80074aa:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80074ae:	e064      	b.n	800757a <_printf_i+0x14a>
 80074b0:	681a      	ldr	r2, [r3, #0]
 80074b2:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80074b6:	1d11      	adds	r1, r2, #4
 80074b8:	6019      	str	r1, [r3, #0]
 80074ba:	6813      	ldr	r3, [r2, #0]
 80074bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80074c0:	2301      	movs	r3, #1
 80074c2:	e0a3      	b.n	800760c <_printf_i+0x1dc>
 80074c4:	f011 0f40 	tst.w	r1, #64	; 0x40
 80074c8:	f102 0104 	add.w	r1, r2, #4
 80074cc:	6019      	str	r1, [r3, #0]
 80074ce:	d0d7      	beq.n	8007480 <_printf_i+0x50>
 80074d0:	f9b2 3000 	ldrsh.w	r3, [r2]
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	da03      	bge.n	80074e0 <_printf_i+0xb0>
 80074d8:	222d      	movs	r2, #45	; 0x2d
 80074da:	425b      	negs	r3, r3
 80074dc:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80074e0:	4962      	ldr	r1, [pc, #392]	; (800766c <_printf_i+0x23c>)
 80074e2:	220a      	movs	r2, #10
 80074e4:	e017      	b.n	8007516 <_printf_i+0xe6>
 80074e6:	6820      	ldr	r0, [r4, #0]
 80074e8:	6819      	ldr	r1, [r3, #0]
 80074ea:	f010 0f80 	tst.w	r0, #128	; 0x80
 80074ee:	d003      	beq.n	80074f8 <_printf_i+0xc8>
 80074f0:	1d08      	adds	r0, r1, #4
 80074f2:	6018      	str	r0, [r3, #0]
 80074f4:	680b      	ldr	r3, [r1, #0]
 80074f6:	e006      	b.n	8007506 <_printf_i+0xd6>
 80074f8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80074fc:	f101 0004 	add.w	r0, r1, #4
 8007500:	6018      	str	r0, [r3, #0]
 8007502:	d0f7      	beq.n	80074f4 <_printf_i+0xc4>
 8007504:	880b      	ldrh	r3, [r1, #0]
 8007506:	2a6f      	cmp	r2, #111	; 0x6f
 8007508:	bf14      	ite	ne
 800750a:	220a      	movne	r2, #10
 800750c:	2208      	moveq	r2, #8
 800750e:	4957      	ldr	r1, [pc, #348]	; (800766c <_printf_i+0x23c>)
 8007510:	2000      	movs	r0, #0
 8007512:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8007516:	6865      	ldr	r5, [r4, #4]
 8007518:	2d00      	cmp	r5, #0
 800751a:	60a5      	str	r5, [r4, #8]
 800751c:	f2c0 809c 	blt.w	8007658 <_printf_i+0x228>
 8007520:	6820      	ldr	r0, [r4, #0]
 8007522:	f020 0004 	bic.w	r0, r0, #4
 8007526:	6020      	str	r0, [r4, #0]
 8007528:	2b00      	cmp	r3, #0
 800752a:	d13f      	bne.n	80075ac <_printf_i+0x17c>
 800752c:	2d00      	cmp	r5, #0
 800752e:	f040 8095 	bne.w	800765c <_printf_i+0x22c>
 8007532:	4675      	mov	r5, lr
 8007534:	2a08      	cmp	r2, #8
 8007536:	d10b      	bne.n	8007550 <_printf_i+0x120>
 8007538:	6823      	ldr	r3, [r4, #0]
 800753a:	07da      	lsls	r2, r3, #31
 800753c:	d508      	bpl.n	8007550 <_printf_i+0x120>
 800753e:	6923      	ldr	r3, [r4, #16]
 8007540:	6862      	ldr	r2, [r4, #4]
 8007542:	429a      	cmp	r2, r3
 8007544:	bfde      	ittt	le
 8007546:	2330      	movle	r3, #48	; 0x30
 8007548:	f805 3c01 	strble.w	r3, [r5, #-1]
 800754c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007550:	ebae 0305 	sub.w	r3, lr, r5
 8007554:	6123      	str	r3, [r4, #16]
 8007556:	f8cd 8000 	str.w	r8, [sp]
 800755a:	463b      	mov	r3, r7
 800755c:	aa03      	add	r2, sp, #12
 800755e:	4621      	mov	r1, r4
 8007560:	4630      	mov	r0, r6
 8007562:	f7ff feed 	bl	8007340 <_printf_common>
 8007566:	3001      	adds	r0, #1
 8007568:	d155      	bne.n	8007616 <_printf_i+0x1e6>
 800756a:	f04f 30ff 	mov.w	r0, #4294967295
 800756e:	b005      	add	sp, #20
 8007570:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007574:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8007578:	493c      	ldr	r1, [pc, #240]	; (800766c <_printf_i+0x23c>)
 800757a:	6822      	ldr	r2, [r4, #0]
 800757c:	6818      	ldr	r0, [r3, #0]
 800757e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8007582:	f100 0504 	add.w	r5, r0, #4
 8007586:	601d      	str	r5, [r3, #0]
 8007588:	d001      	beq.n	800758e <_printf_i+0x15e>
 800758a:	6803      	ldr	r3, [r0, #0]
 800758c:	e002      	b.n	8007594 <_printf_i+0x164>
 800758e:	0655      	lsls	r5, r2, #25
 8007590:	d5fb      	bpl.n	800758a <_printf_i+0x15a>
 8007592:	8803      	ldrh	r3, [r0, #0]
 8007594:	07d0      	lsls	r0, r2, #31
 8007596:	bf44      	itt	mi
 8007598:	f042 0220 	orrmi.w	r2, r2, #32
 800759c:	6022      	strmi	r2, [r4, #0]
 800759e:	b91b      	cbnz	r3, 80075a8 <_printf_i+0x178>
 80075a0:	6822      	ldr	r2, [r4, #0]
 80075a2:	f022 0220 	bic.w	r2, r2, #32
 80075a6:	6022      	str	r2, [r4, #0]
 80075a8:	2210      	movs	r2, #16
 80075aa:	e7b1      	b.n	8007510 <_printf_i+0xe0>
 80075ac:	4675      	mov	r5, lr
 80075ae:	fbb3 f0f2 	udiv	r0, r3, r2
 80075b2:	fb02 3310 	mls	r3, r2, r0, r3
 80075b6:	5ccb      	ldrb	r3, [r1, r3]
 80075b8:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80075bc:	4603      	mov	r3, r0
 80075be:	2800      	cmp	r0, #0
 80075c0:	d1f5      	bne.n	80075ae <_printf_i+0x17e>
 80075c2:	e7b7      	b.n	8007534 <_printf_i+0x104>
 80075c4:	6808      	ldr	r0, [r1, #0]
 80075c6:	681a      	ldr	r2, [r3, #0]
 80075c8:	f010 0f80 	tst.w	r0, #128	; 0x80
 80075cc:	6949      	ldr	r1, [r1, #20]
 80075ce:	d004      	beq.n	80075da <_printf_i+0x1aa>
 80075d0:	1d10      	adds	r0, r2, #4
 80075d2:	6018      	str	r0, [r3, #0]
 80075d4:	6813      	ldr	r3, [r2, #0]
 80075d6:	6019      	str	r1, [r3, #0]
 80075d8:	e007      	b.n	80075ea <_printf_i+0x1ba>
 80075da:	f010 0f40 	tst.w	r0, #64	; 0x40
 80075de:	f102 0004 	add.w	r0, r2, #4
 80075e2:	6018      	str	r0, [r3, #0]
 80075e4:	6813      	ldr	r3, [r2, #0]
 80075e6:	d0f6      	beq.n	80075d6 <_printf_i+0x1a6>
 80075e8:	8019      	strh	r1, [r3, #0]
 80075ea:	2300      	movs	r3, #0
 80075ec:	4675      	mov	r5, lr
 80075ee:	6123      	str	r3, [r4, #16]
 80075f0:	e7b1      	b.n	8007556 <_printf_i+0x126>
 80075f2:	681a      	ldr	r2, [r3, #0]
 80075f4:	1d11      	adds	r1, r2, #4
 80075f6:	6019      	str	r1, [r3, #0]
 80075f8:	6815      	ldr	r5, [r2, #0]
 80075fa:	2100      	movs	r1, #0
 80075fc:	6862      	ldr	r2, [r4, #4]
 80075fe:	4628      	mov	r0, r5
 8007600:	f000 fb3e 	bl	8007c80 <memchr>
 8007604:	b108      	cbz	r0, 800760a <_printf_i+0x1da>
 8007606:	1b40      	subs	r0, r0, r5
 8007608:	6060      	str	r0, [r4, #4]
 800760a:	6863      	ldr	r3, [r4, #4]
 800760c:	6123      	str	r3, [r4, #16]
 800760e:	2300      	movs	r3, #0
 8007610:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007614:	e79f      	b.n	8007556 <_printf_i+0x126>
 8007616:	6923      	ldr	r3, [r4, #16]
 8007618:	462a      	mov	r2, r5
 800761a:	4639      	mov	r1, r7
 800761c:	4630      	mov	r0, r6
 800761e:	47c0      	blx	r8
 8007620:	3001      	adds	r0, #1
 8007622:	d0a2      	beq.n	800756a <_printf_i+0x13a>
 8007624:	6823      	ldr	r3, [r4, #0]
 8007626:	079b      	lsls	r3, r3, #30
 8007628:	d507      	bpl.n	800763a <_printf_i+0x20a>
 800762a:	2500      	movs	r5, #0
 800762c:	f104 0919 	add.w	r9, r4, #25
 8007630:	68e3      	ldr	r3, [r4, #12]
 8007632:	9a03      	ldr	r2, [sp, #12]
 8007634:	1a9b      	subs	r3, r3, r2
 8007636:	429d      	cmp	r5, r3
 8007638:	db05      	blt.n	8007646 <_printf_i+0x216>
 800763a:	68e0      	ldr	r0, [r4, #12]
 800763c:	9b03      	ldr	r3, [sp, #12]
 800763e:	4298      	cmp	r0, r3
 8007640:	bfb8      	it	lt
 8007642:	4618      	movlt	r0, r3
 8007644:	e793      	b.n	800756e <_printf_i+0x13e>
 8007646:	2301      	movs	r3, #1
 8007648:	464a      	mov	r2, r9
 800764a:	4639      	mov	r1, r7
 800764c:	4630      	mov	r0, r6
 800764e:	47c0      	blx	r8
 8007650:	3001      	adds	r0, #1
 8007652:	d08a      	beq.n	800756a <_printf_i+0x13a>
 8007654:	3501      	adds	r5, #1
 8007656:	e7eb      	b.n	8007630 <_printf_i+0x200>
 8007658:	2b00      	cmp	r3, #0
 800765a:	d1a7      	bne.n	80075ac <_printf_i+0x17c>
 800765c:	780b      	ldrb	r3, [r1, #0]
 800765e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007662:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007666:	e765      	b.n	8007534 <_printf_i+0x104>
 8007668:	08007fda 	.word	0x08007fda
 800766c:	08007fc9 	.word	0x08007fc9

08007670 <_scanf_chars>:
 8007670:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007674:	4615      	mov	r5, r2
 8007676:	688a      	ldr	r2, [r1, #8]
 8007678:	4680      	mov	r8, r0
 800767a:	460c      	mov	r4, r1
 800767c:	b932      	cbnz	r2, 800768c <_scanf_chars+0x1c>
 800767e:	698a      	ldr	r2, [r1, #24]
 8007680:	2a00      	cmp	r2, #0
 8007682:	bf0c      	ite	eq
 8007684:	2201      	moveq	r2, #1
 8007686:	f04f 32ff 	movne.w	r2, #4294967295
 800768a:	608a      	str	r2, [r1, #8]
 800768c:	2600      	movs	r6, #0
 800768e:	6822      	ldr	r2, [r4, #0]
 8007690:	06d1      	lsls	r1, r2, #27
 8007692:	bf5f      	itttt	pl
 8007694:	681a      	ldrpl	r2, [r3, #0]
 8007696:	1d11      	addpl	r1, r2, #4
 8007698:	6019      	strpl	r1, [r3, #0]
 800769a:	6817      	ldrpl	r7, [r2, #0]
 800769c:	69a3      	ldr	r3, [r4, #24]
 800769e:	b1db      	cbz	r3, 80076d8 <_scanf_chars+0x68>
 80076a0:	2b01      	cmp	r3, #1
 80076a2:	d107      	bne.n	80076b4 <_scanf_chars+0x44>
 80076a4:	682b      	ldr	r3, [r5, #0]
 80076a6:	6962      	ldr	r2, [r4, #20]
 80076a8:	781b      	ldrb	r3, [r3, #0]
 80076aa:	5cd3      	ldrb	r3, [r2, r3]
 80076ac:	b9a3      	cbnz	r3, 80076d8 <_scanf_chars+0x68>
 80076ae:	2e00      	cmp	r6, #0
 80076b0:	d131      	bne.n	8007716 <_scanf_chars+0xa6>
 80076b2:	e006      	b.n	80076c2 <_scanf_chars+0x52>
 80076b4:	2b02      	cmp	r3, #2
 80076b6:	d007      	beq.n	80076c8 <_scanf_chars+0x58>
 80076b8:	2e00      	cmp	r6, #0
 80076ba:	d12c      	bne.n	8007716 <_scanf_chars+0xa6>
 80076bc:	69a3      	ldr	r3, [r4, #24]
 80076be:	2b01      	cmp	r3, #1
 80076c0:	d129      	bne.n	8007716 <_scanf_chars+0xa6>
 80076c2:	2001      	movs	r0, #1
 80076c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076c8:	f000 faba 	bl	8007c40 <__locale_ctype_ptr>
 80076cc:	682b      	ldr	r3, [r5, #0]
 80076ce:	781b      	ldrb	r3, [r3, #0]
 80076d0:	4418      	add	r0, r3
 80076d2:	7843      	ldrb	r3, [r0, #1]
 80076d4:	071b      	lsls	r3, r3, #28
 80076d6:	d4ef      	bmi.n	80076b8 <_scanf_chars+0x48>
 80076d8:	6823      	ldr	r3, [r4, #0]
 80076da:	3601      	adds	r6, #1
 80076dc:	06da      	lsls	r2, r3, #27
 80076de:	bf5e      	ittt	pl
 80076e0:	682b      	ldrpl	r3, [r5, #0]
 80076e2:	781b      	ldrbpl	r3, [r3, #0]
 80076e4:	703b      	strbpl	r3, [r7, #0]
 80076e6:	682a      	ldr	r2, [r5, #0]
 80076e8:	686b      	ldr	r3, [r5, #4]
 80076ea:	f102 0201 	add.w	r2, r2, #1
 80076ee:	602a      	str	r2, [r5, #0]
 80076f0:	68a2      	ldr	r2, [r4, #8]
 80076f2:	f103 33ff 	add.w	r3, r3, #4294967295
 80076f6:	f102 32ff 	add.w	r2, r2, #4294967295
 80076fa:	606b      	str	r3, [r5, #4]
 80076fc:	bf58      	it	pl
 80076fe:	3701      	addpl	r7, #1
 8007700:	60a2      	str	r2, [r4, #8]
 8007702:	b142      	cbz	r2, 8007716 <_scanf_chars+0xa6>
 8007704:	2b00      	cmp	r3, #0
 8007706:	dcc9      	bgt.n	800769c <_scanf_chars+0x2c>
 8007708:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800770c:	4629      	mov	r1, r5
 800770e:	4640      	mov	r0, r8
 8007710:	4798      	blx	r3
 8007712:	2800      	cmp	r0, #0
 8007714:	d0c2      	beq.n	800769c <_scanf_chars+0x2c>
 8007716:	6823      	ldr	r3, [r4, #0]
 8007718:	f013 0310 	ands.w	r3, r3, #16
 800771c:	d105      	bne.n	800772a <_scanf_chars+0xba>
 800771e:	68e2      	ldr	r2, [r4, #12]
 8007720:	3201      	adds	r2, #1
 8007722:	60e2      	str	r2, [r4, #12]
 8007724:	69a2      	ldr	r2, [r4, #24]
 8007726:	b102      	cbz	r2, 800772a <_scanf_chars+0xba>
 8007728:	703b      	strb	r3, [r7, #0]
 800772a:	6923      	ldr	r3, [r4, #16]
 800772c:	2000      	movs	r0, #0
 800772e:	441e      	add	r6, r3
 8007730:	6126      	str	r6, [r4, #16]
 8007732:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08007738 <_scanf_i>:
 8007738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800773c:	460c      	mov	r4, r1
 800773e:	469a      	mov	sl, r3
 8007740:	4b74      	ldr	r3, [pc, #464]	; (8007914 <_scanf_i+0x1dc>)
 8007742:	b087      	sub	sp, #28
 8007744:	4683      	mov	fp, r0
 8007746:	4616      	mov	r6, r2
 8007748:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800774c:	ab03      	add	r3, sp, #12
 800774e:	68a7      	ldr	r7, [r4, #8]
 8007750:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8007754:	4b70      	ldr	r3, [pc, #448]	; (8007918 <_scanf_i+0x1e0>)
 8007756:	69a1      	ldr	r1, [r4, #24]
 8007758:	4a70      	ldr	r2, [pc, #448]	; (800791c <_scanf_i+0x1e4>)
 800775a:	f104 091c 	add.w	r9, r4, #28
 800775e:	2903      	cmp	r1, #3
 8007760:	bf18      	it	ne
 8007762:	461a      	movne	r2, r3
 8007764:	1e7b      	subs	r3, r7, #1
 8007766:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 800776a:	bf84      	itt	hi
 800776c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8007770:	60a3      	strhi	r3, [r4, #8]
 8007772:	6823      	ldr	r3, [r4, #0]
 8007774:	bf88      	it	hi
 8007776:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800777a:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800777e:	6023      	str	r3, [r4, #0]
 8007780:	bf98      	it	ls
 8007782:	2700      	movls	r7, #0
 8007784:	464b      	mov	r3, r9
 8007786:	f04f 0800 	mov.w	r8, #0
 800778a:	9200      	str	r2, [sp, #0]
 800778c:	bf88      	it	hi
 800778e:	197f      	addhi	r7, r7, r5
 8007790:	6831      	ldr	r1, [r6, #0]
 8007792:	9301      	str	r3, [sp, #4]
 8007794:	ab03      	add	r3, sp, #12
 8007796:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800779a:	2202      	movs	r2, #2
 800779c:	7809      	ldrb	r1, [r1, #0]
 800779e:	f000 fa6f 	bl	8007c80 <memchr>
 80077a2:	9b01      	ldr	r3, [sp, #4]
 80077a4:	b328      	cbz	r0, 80077f2 <_scanf_i+0xba>
 80077a6:	f1b8 0f01 	cmp.w	r8, #1
 80077aa:	d156      	bne.n	800785a <_scanf_i+0x122>
 80077ac:	6862      	ldr	r2, [r4, #4]
 80077ae:	b92a      	cbnz	r2, 80077bc <_scanf_i+0x84>
 80077b0:	2208      	movs	r2, #8
 80077b2:	6062      	str	r2, [r4, #4]
 80077b4:	6822      	ldr	r2, [r4, #0]
 80077b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80077ba:	6022      	str	r2, [r4, #0]
 80077bc:	6822      	ldr	r2, [r4, #0]
 80077be:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 80077c2:	6022      	str	r2, [r4, #0]
 80077c4:	68a2      	ldr	r2, [r4, #8]
 80077c6:	1e51      	subs	r1, r2, #1
 80077c8:	60a1      	str	r1, [r4, #8]
 80077ca:	b192      	cbz	r2, 80077f2 <_scanf_i+0xba>
 80077cc:	6832      	ldr	r2, [r6, #0]
 80077ce:	1c5d      	adds	r5, r3, #1
 80077d0:	1c51      	adds	r1, r2, #1
 80077d2:	6031      	str	r1, [r6, #0]
 80077d4:	7812      	ldrb	r2, [r2, #0]
 80077d6:	701a      	strb	r2, [r3, #0]
 80077d8:	6873      	ldr	r3, [r6, #4]
 80077da:	3b01      	subs	r3, #1
 80077dc:	2b00      	cmp	r3, #0
 80077de:	6073      	str	r3, [r6, #4]
 80077e0:	dc06      	bgt.n	80077f0 <_scanf_i+0xb8>
 80077e2:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80077e6:	4631      	mov	r1, r6
 80077e8:	4658      	mov	r0, fp
 80077ea:	4798      	blx	r3
 80077ec:	2800      	cmp	r0, #0
 80077ee:	d177      	bne.n	80078e0 <_scanf_i+0x1a8>
 80077f0:	462b      	mov	r3, r5
 80077f2:	f108 0801 	add.w	r8, r8, #1
 80077f6:	f1b8 0f03 	cmp.w	r8, #3
 80077fa:	d1c9      	bne.n	8007790 <_scanf_i+0x58>
 80077fc:	6862      	ldr	r2, [r4, #4]
 80077fe:	b90a      	cbnz	r2, 8007804 <_scanf_i+0xcc>
 8007800:	220a      	movs	r2, #10
 8007802:	6062      	str	r2, [r4, #4]
 8007804:	6862      	ldr	r2, [r4, #4]
 8007806:	4946      	ldr	r1, [pc, #280]	; (8007920 <_scanf_i+0x1e8>)
 8007808:	6960      	ldr	r0, [r4, #20]
 800780a:	1a89      	subs	r1, r1, r2
 800780c:	9301      	str	r3, [sp, #4]
 800780e:	f000 f889 	bl	8007924 <__sccl>
 8007812:	9b01      	ldr	r3, [sp, #4]
 8007814:	f04f 0800 	mov.w	r8, #0
 8007818:	461d      	mov	r5, r3
 800781a:	68a3      	ldr	r3, [r4, #8]
 800781c:	2b00      	cmp	r3, #0
 800781e:	d039      	beq.n	8007894 <_scanf_i+0x15c>
 8007820:	6831      	ldr	r1, [r6, #0]
 8007822:	6960      	ldr	r0, [r4, #20]
 8007824:	780a      	ldrb	r2, [r1, #0]
 8007826:	5c80      	ldrb	r0, [r0, r2]
 8007828:	2800      	cmp	r0, #0
 800782a:	d033      	beq.n	8007894 <_scanf_i+0x15c>
 800782c:	2a30      	cmp	r2, #48	; 0x30
 800782e:	6822      	ldr	r2, [r4, #0]
 8007830:	d121      	bne.n	8007876 <_scanf_i+0x13e>
 8007832:	0510      	lsls	r0, r2, #20
 8007834:	d51f      	bpl.n	8007876 <_scanf_i+0x13e>
 8007836:	f108 0801 	add.w	r8, r8, #1
 800783a:	b117      	cbz	r7, 8007842 <_scanf_i+0x10a>
 800783c:	3301      	adds	r3, #1
 800783e:	3f01      	subs	r7, #1
 8007840:	60a3      	str	r3, [r4, #8]
 8007842:	6873      	ldr	r3, [r6, #4]
 8007844:	3b01      	subs	r3, #1
 8007846:	2b00      	cmp	r3, #0
 8007848:	6073      	str	r3, [r6, #4]
 800784a:	dd1c      	ble.n	8007886 <_scanf_i+0x14e>
 800784c:	6833      	ldr	r3, [r6, #0]
 800784e:	3301      	adds	r3, #1
 8007850:	6033      	str	r3, [r6, #0]
 8007852:	68a3      	ldr	r3, [r4, #8]
 8007854:	3b01      	subs	r3, #1
 8007856:	60a3      	str	r3, [r4, #8]
 8007858:	e7df      	b.n	800781a <_scanf_i+0xe2>
 800785a:	f1b8 0f02 	cmp.w	r8, #2
 800785e:	d1b1      	bne.n	80077c4 <_scanf_i+0x8c>
 8007860:	6822      	ldr	r2, [r4, #0]
 8007862:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8007866:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800786a:	d1c2      	bne.n	80077f2 <_scanf_i+0xba>
 800786c:	2110      	movs	r1, #16
 800786e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007872:	6061      	str	r1, [r4, #4]
 8007874:	e7a5      	b.n	80077c2 <_scanf_i+0x8a>
 8007876:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800787a:	6022      	str	r2, [r4, #0]
 800787c:	780b      	ldrb	r3, [r1, #0]
 800787e:	3501      	adds	r5, #1
 8007880:	f805 3c01 	strb.w	r3, [r5, #-1]
 8007884:	e7dd      	b.n	8007842 <_scanf_i+0x10a>
 8007886:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800788a:	4631      	mov	r1, r6
 800788c:	4658      	mov	r0, fp
 800788e:	4798      	blx	r3
 8007890:	2800      	cmp	r0, #0
 8007892:	d0de      	beq.n	8007852 <_scanf_i+0x11a>
 8007894:	6823      	ldr	r3, [r4, #0]
 8007896:	05d9      	lsls	r1, r3, #23
 8007898:	d50c      	bpl.n	80078b4 <_scanf_i+0x17c>
 800789a:	454d      	cmp	r5, r9
 800789c:	d908      	bls.n	80078b0 <_scanf_i+0x178>
 800789e:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80078a2:	1e6f      	subs	r7, r5, #1
 80078a4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80078a8:	4632      	mov	r2, r6
 80078aa:	4658      	mov	r0, fp
 80078ac:	4798      	blx	r3
 80078ae:	463d      	mov	r5, r7
 80078b0:	454d      	cmp	r5, r9
 80078b2:	d02c      	beq.n	800790e <_scanf_i+0x1d6>
 80078b4:	6822      	ldr	r2, [r4, #0]
 80078b6:	f012 0210 	ands.w	r2, r2, #16
 80078ba:	d11e      	bne.n	80078fa <_scanf_i+0x1c2>
 80078bc:	702a      	strb	r2, [r5, #0]
 80078be:	6863      	ldr	r3, [r4, #4]
 80078c0:	4649      	mov	r1, r9
 80078c2:	4658      	mov	r0, fp
 80078c4:	9e00      	ldr	r6, [sp, #0]
 80078c6:	47b0      	blx	r6
 80078c8:	6822      	ldr	r2, [r4, #0]
 80078ca:	f8da 3000 	ldr.w	r3, [sl]
 80078ce:	f012 0f20 	tst.w	r2, #32
 80078d2:	d008      	beq.n	80078e6 <_scanf_i+0x1ae>
 80078d4:	1d1a      	adds	r2, r3, #4
 80078d6:	f8ca 2000 	str.w	r2, [sl]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	6018      	str	r0, [r3, #0]
 80078de:	e009      	b.n	80078f4 <_scanf_i+0x1bc>
 80078e0:	f04f 0800 	mov.w	r8, #0
 80078e4:	e7d6      	b.n	8007894 <_scanf_i+0x15c>
 80078e6:	07d2      	lsls	r2, r2, #31
 80078e8:	d5f4      	bpl.n	80078d4 <_scanf_i+0x19c>
 80078ea:	1d1a      	adds	r2, r3, #4
 80078ec:	f8ca 2000 	str.w	r2, [sl]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	8018      	strh	r0, [r3, #0]
 80078f4:	68e3      	ldr	r3, [r4, #12]
 80078f6:	3301      	adds	r3, #1
 80078f8:	60e3      	str	r3, [r4, #12]
 80078fa:	2000      	movs	r0, #0
 80078fc:	eba5 0509 	sub.w	r5, r5, r9
 8007900:	44a8      	add	r8, r5
 8007902:	6925      	ldr	r5, [r4, #16]
 8007904:	4445      	add	r5, r8
 8007906:	6125      	str	r5, [r4, #16]
 8007908:	b007      	add	sp, #28
 800790a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800790e:	2001      	movs	r0, #1
 8007910:	e7fa      	b.n	8007908 <_scanf_i+0x1d0>
 8007912:	bf00      	nop
 8007914:	08007f90 	.word	0x08007f90
 8007918:	08007ba5 	.word	0x08007ba5
 800791c:	08007a85 	.word	0x08007a85
 8007920:	08007ffb 	.word	0x08007ffb

08007924 <__sccl>:
 8007924:	b570      	push	{r4, r5, r6, lr}
 8007926:	780b      	ldrb	r3, [r1, #0]
 8007928:	1e44      	subs	r4, r0, #1
 800792a:	2b5e      	cmp	r3, #94	; 0x5e
 800792c:	bf13      	iteet	ne
 800792e:	1c4a      	addne	r2, r1, #1
 8007930:	1c8a      	addeq	r2, r1, #2
 8007932:	784b      	ldrbeq	r3, [r1, #1]
 8007934:	2100      	movne	r1, #0
 8007936:	bf08      	it	eq
 8007938:	2101      	moveq	r1, #1
 800793a:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 800793e:	f804 1f01 	strb.w	r1, [r4, #1]!
 8007942:	42a5      	cmp	r5, r4
 8007944:	d1fb      	bne.n	800793e <__sccl+0x1a>
 8007946:	b913      	cbnz	r3, 800794e <__sccl+0x2a>
 8007948:	3a01      	subs	r2, #1
 800794a:	4610      	mov	r0, r2
 800794c:	bd70      	pop	{r4, r5, r6, pc}
 800794e:	f081 0401 	eor.w	r4, r1, #1
 8007952:	4611      	mov	r1, r2
 8007954:	54c4      	strb	r4, [r0, r3]
 8007956:	780d      	ldrb	r5, [r1, #0]
 8007958:	1c4a      	adds	r2, r1, #1
 800795a:	2d2d      	cmp	r5, #45	; 0x2d
 800795c:	d006      	beq.n	800796c <__sccl+0x48>
 800795e:	2d5d      	cmp	r5, #93	; 0x5d
 8007960:	d0f3      	beq.n	800794a <__sccl+0x26>
 8007962:	b90d      	cbnz	r5, 8007968 <__sccl+0x44>
 8007964:	460a      	mov	r2, r1
 8007966:	e7f0      	b.n	800794a <__sccl+0x26>
 8007968:	462b      	mov	r3, r5
 800796a:	e7f2      	b.n	8007952 <__sccl+0x2e>
 800796c:	784e      	ldrb	r6, [r1, #1]
 800796e:	2e5d      	cmp	r6, #93	; 0x5d
 8007970:	d0fa      	beq.n	8007968 <__sccl+0x44>
 8007972:	42b3      	cmp	r3, r6
 8007974:	dcf8      	bgt.n	8007968 <__sccl+0x44>
 8007976:	3102      	adds	r1, #2
 8007978:	3301      	adds	r3, #1
 800797a:	429e      	cmp	r6, r3
 800797c:	54c4      	strb	r4, [r0, r3]
 800797e:	dcfb      	bgt.n	8007978 <__sccl+0x54>
 8007980:	e7e9      	b.n	8007956 <__sccl+0x32>

08007982 <_strtol_l.isra.0>:
 8007982:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007986:	4680      	mov	r8, r0
 8007988:	4689      	mov	r9, r1
 800798a:	4692      	mov	sl, r2
 800798c:	461f      	mov	r7, r3
 800798e:	468b      	mov	fp, r1
 8007990:	465d      	mov	r5, fp
 8007992:	980a      	ldr	r0, [sp, #40]	; 0x28
 8007994:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007998:	f000 f94f 	bl	8007c3a <__locale_ctype_ptr_l>
 800799c:	4420      	add	r0, r4
 800799e:	7846      	ldrb	r6, [r0, #1]
 80079a0:	f016 0608 	ands.w	r6, r6, #8
 80079a4:	d10b      	bne.n	80079be <_strtol_l.isra.0+0x3c>
 80079a6:	2c2d      	cmp	r4, #45	; 0x2d
 80079a8:	d10b      	bne.n	80079c2 <_strtol_l.isra.0+0x40>
 80079aa:	2601      	movs	r6, #1
 80079ac:	782c      	ldrb	r4, [r5, #0]
 80079ae:	f10b 0502 	add.w	r5, fp, #2
 80079b2:	b167      	cbz	r7, 80079ce <_strtol_l.isra.0+0x4c>
 80079b4:	2f10      	cmp	r7, #16
 80079b6:	d114      	bne.n	80079e2 <_strtol_l.isra.0+0x60>
 80079b8:	2c30      	cmp	r4, #48	; 0x30
 80079ba:	d00a      	beq.n	80079d2 <_strtol_l.isra.0+0x50>
 80079bc:	e011      	b.n	80079e2 <_strtol_l.isra.0+0x60>
 80079be:	46ab      	mov	fp, r5
 80079c0:	e7e6      	b.n	8007990 <_strtol_l.isra.0+0xe>
 80079c2:	2c2b      	cmp	r4, #43	; 0x2b
 80079c4:	bf04      	itt	eq
 80079c6:	782c      	ldrbeq	r4, [r5, #0]
 80079c8:	f10b 0502 	addeq.w	r5, fp, #2
 80079cc:	e7f1      	b.n	80079b2 <_strtol_l.isra.0+0x30>
 80079ce:	2c30      	cmp	r4, #48	; 0x30
 80079d0:	d127      	bne.n	8007a22 <_strtol_l.isra.0+0xa0>
 80079d2:	782b      	ldrb	r3, [r5, #0]
 80079d4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80079d8:	2b58      	cmp	r3, #88	; 0x58
 80079da:	d14b      	bne.n	8007a74 <_strtol_l.isra.0+0xf2>
 80079dc:	2710      	movs	r7, #16
 80079de:	786c      	ldrb	r4, [r5, #1]
 80079e0:	3502      	adds	r5, #2
 80079e2:	2e00      	cmp	r6, #0
 80079e4:	bf0c      	ite	eq
 80079e6:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80079ea:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80079ee:	2200      	movs	r2, #0
 80079f0:	fbb1 fef7 	udiv	lr, r1, r7
 80079f4:	4610      	mov	r0, r2
 80079f6:	fb07 1c1e 	mls	ip, r7, lr, r1
 80079fa:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80079fe:	2b09      	cmp	r3, #9
 8007a00:	d811      	bhi.n	8007a26 <_strtol_l.isra.0+0xa4>
 8007a02:	461c      	mov	r4, r3
 8007a04:	42a7      	cmp	r7, r4
 8007a06:	dd1d      	ble.n	8007a44 <_strtol_l.isra.0+0xc2>
 8007a08:	1c53      	adds	r3, r2, #1
 8007a0a:	d007      	beq.n	8007a1c <_strtol_l.isra.0+0x9a>
 8007a0c:	4586      	cmp	lr, r0
 8007a0e:	d316      	bcc.n	8007a3e <_strtol_l.isra.0+0xbc>
 8007a10:	d101      	bne.n	8007a16 <_strtol_l.isra.0+0x94>
 8007a12:	45a4      	cmp	ip, r4
 8007a14:	db13      	blt.n	8007a3e <_strtol_l.isra.0+0xbc>
 8007a16:	2201      	movs	r2, #1
 8007a18:	fb00 4007 	mla	r0, r0, r7, r4
 8007a1c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007a20:	e7eb      	b.n	80079fa <_strtol_l.isra.0+0x78>
 8007a22:	270a      	movs	r7, #10
 8007a24:	e7dd      	b.n	80079e2 <_strtol_l.isra.0+0x60>
 8007a26:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8007a2a:	2b19      	cmp	r3, #25
 8007a2c:	d801      	bhi.n	8007a32 <_strtol_l.isra.0+0xb0>
 8007a2e:	3c37      	subs	r4, #55	; 0x37
 8007a30:	e7e8      	b.n	8007a04 <_strtol_l.isra.0+0x82>
 8007a32:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8007a36:	2b19      	cmp	r3, #25
 8007a38:	d804      	bhi.n	8007a44 <_strtol_l.isra.0+0xc2>
 8007a3a:	3c57      	subs	r4, #87	; 0x57
 8007a3c:	e7e2      	b.n	8007a04 <_strtol_l.isra.0+0x82>
 8007a3e:	f04f 32ff 	mov.w	r2, #4294967295
 8007a42:	e7eb      	b.n	8007a1c <_strtol_l.isra.0+0x9a>
 8007a44:	1c53      	adds	r3, r2, #1
 8007a46:	d108      	bne.n	8007a5a <_strtol_l.isra.0+0xd8>
 8007a48:	2322      	movs	r3, #34	; 0x22
 8007a4a:	4608      	mov	r0, r1
 8007a4c:	f8c8 3000 	str.w	r3, [r8]
 8007a50:	f1ba 0f00 	cmp.w	sl, #0
 8007a54:	d107      	bne.n	8007a66 <_strtol_l.isra.0+0xe4>
 8007a56:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a5a:	b106      	cbz	r6, 8007a5e <_strtol_l.isra.0+0xdc>
 8007a5c:	4240      	negs	r0, r0
 8007a5e:	f1ba 0f00 	cmp.w	sl, #0
 8007a62:	d00c      	beq.n	8007a7e <_strtol_l.isra.0+0xfc>
 8007a64:	b122      	cbz	r2, 8007a70 <_strtol_l.isra.0+0xee>
 8007a66:	3d01      	subs	r5, #1
 8007a68:	f8ca 5000 	str.w	r5, [sl]
 8007a6c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a70:	464d      	mov	r5, r9
 8007a72:	e7f9      	b.n	8007a68 <_strtol_l.isra.0+0xe6>
 8007a74:	2430      	movs	r4, #48	; 0x30
 8007a76:	2f00      	cmp	r7, #0
 8007a78:	d1b3      	bne.n	80079e2 <_strtol_l.isra.0+0x60>
 8007a7a:	2708      	movs	r7, #8
 8007a7c:	e7b1      	b.n	80079e2 <_strtol_l.isra.0+0x60>
 8007a7e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08007a84 <_strtol_r>:
 8007a84:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007a86:	4c06      	ldr	r4, [pc, #24]	; (8007aa0 <_strtol_r+0x1c>)
 8007a88:	4d06      	ldr	r5, [pc, #24]	; (8007aa4 <_strtol_r+0x20>)
 8007a8a:	6824      	ldr	r4, [r4, #0]
 8007a8c:	6a24      	ldr	r4, [r4, #32]
 8007a8e:	2c00      	cmp	r4, #0
 8007a90:	bf08      	it	eq
 8007a92:	462c      	moveq	r4, r5
 8007a94:	9400      	str	r4, [sp, #0]
 8007a96:	f7ff ff74 	bl	8007982 <_strtol_l.isra.0>
 8007a9a:	b003      	add	sp, #12
 8007a9c:	bd30      	pop	{r4, r5, pc}
 8007a9e:	bf00      	nop
 8007aa0:	20000024 	.word	0x20000024
 8007aa4:	20000088 	.word	0x20000088

08007aa8 <_strtoul_l.isra.0>:
 8007aa8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007aac:	4680      	mov	r8, r0
 8007aae:	4689      	mov	r9, r1
 8007ab0:	4692      	mov	sl, r2
 8007ab2:	461e      	mov	r6, r3
 8007ab4:	460f      	mov	r7, r1
 8007ab6:	463d      	mov	r5, r7
 8007ab8:	9808      	ldr	r0, [sp, #32]
 8007aba:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007abe:	f000 f8bc 	bl	8007c3a <__locale_ctype_ptr_l>
 8007ac2:	4420      	add	r0, r4
 8007ac4:	7843      	ldrb	r3, [r0, #1]
 8007ac6:	f013 0308 	ands.w	r3, r3, #8
 8007aca:	d10a      	bne.n	8007ae2 <_strtoul_l.isra.0+0x3a>
 8007acc:	2c2d      	cmp	r4, #45	; 0x2d
 8007ace:	d10a      	bne.n	8007ae6 <_strtoul_l.isra.0+0x3e>
 8007ad0:	2301      	movs	r3, #1
 8007ad2:	782c      	ldrb	r4, [r5, #0]
 8007ad4:	1cbd      	adds	r5, r7, #2
 8007ad6:	b15e      	cbz	r6, 8007af0 <_strtoul_l.isra.0+0x48>
 8007ad8:	2e10      	cmp	r6, #16
 8007ada:	d113      	bne.n	8007b04 <_strtoul_l.isra.0+0x5c>
 8007adc:	2c30      	cmp	r4, #48	; 0x30
 8007ade:	d009      	beq.n	8007af4 <_strtoul_l.isra.0+0x4c>
 8007ae0:	e010      	b.n	8007b04 <_strtoul_l.isra.0+0x5c>
 8007ae2:	462f      	mov	r7, r5
 8007ae4:	e7e7      	b.n	8007ab6 <_strtoul_l.isra.0+0xe>
 8007ae6:	2c2b      	cmp	r4, #43	; 0x2b
 8007ae8:	bf04      	itt	eq
 8007aea:	782c      	ldrbeq	r4, [r5, #0]
 8007aec:	1cbd      	addeq	r5, r7, #2
 8007aee:	e7f2      	b.n	8007ad6 <_strtoul_l.isra.0+0x2e>
 8007af0:	2c30      	cmp	r4, #48	; 0x30
 8007af2:	d125      	bne.n	8007b40 <_strtoul_l.isra.0+0x98>
 8007af4:	782a      	ldrb	r2, [r5, #0]
 8007af6:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8007afa:	2a58      	cmp	r2, #88	; 0x58
 8007afc:	d14a      	bne.n	8007b94 <_strtoul_l.isra.0+0xec>
 8007afe:	2610      	movs	r6, #16
 8007b00:	786c      	ldrb	r4, [r5, #1]
 8007b02:	3502      	adds	r5, #2
 8007b04:	f04f 31ff 	mov.w	r1, #4294967295
 8007b08:	fbb1 f1f6 	udiv	r1, r1, r6
 8007b0c:	2700      	movs	r7, #0
 8007b0e:	fb06 fe01 	mul.w	lr, r6, r1
 8007b12:	4638      	mov	r0, r7
 8007b14:	ea6f 0e0e 	mvn.w	lr, lr
 8007b18:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
 8007b1c:	2a09      	cmp	r2, #9
 8007b1e:	d811      	bhi.n	8007b44 <_strtoul_l.isra.0+0x9c>
 8007b20:	4614      	mov	r4, r2
 8007b22:	42a6      	cmp	r6, r4
 8007b24:	dd1d      	ble.n	8007b62 <_strtoul_l.isra.0+0xba>
 8007b26:	2f00      	cmp	r7, #0
 8007b28:	db18      	blt.n	8007b5c <_strtoul_l.isra.0+0xb4>
 8007b2a:	4281      	cmp	r1, r0
 8007b2c:	d316      	bcc.n	8007b5c <_strtoul_l.isra.0+0xb4>
 8007b2e:	d101      	bne.n	8007b34 <_strtoul_l.isra.0+0x8c>
 8007b30:	45a6      	cmp	lr, r4
 8007b32:	db13      	blt.n	8007b5c <_strtoul_l.isra.0+0xb4>
 8007b34:	2701      	movs	r7, #1
 8007b36:	fb00 4006 	mla	r0, r0, r6, r4
 8007b3a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007b3e:	e7eb      	b.n	8007b18 <_strtoul_l.isra.0+0x70>
 8007b40:	260a      	movs	r6, #10
 8007b42:	e7df      	b.n	8007b04 <_strtoul_l.isra.0+0x5c>
 8007b44:	f1a4 0241 	sub.w	r2, r4, #65	; 0x41
 8007b48:	2a19      	cmp	r2, #25
 8007b4a:	d801      	bhi.n	8007b50 <_strtoul_l.isra.0+0xa8>
 8007b4c:	3c37      	subs	r4, #55	; 0x37
 8007b4e:	e7e8      	b.n	8007b22 <_strtoul_l.isra.0+0x7a>
 8007b50:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
 8007b54:	2a19      	cmp	r2, #25
 8007b56:	d804      	bhi.n	8007b62 <_strtoul_l.isra.0+0xba>
 8007b58:	3c57      	subs	r4, #87	; 0x57
 8007b5a:	e7e2      	b.n	8007b22 <_strtoul_l.isra.0+0x7a>
 8007b5c:	f04f 37ff 	mov.w	r7, #4294967295
 8007b60:	e7eb      	b.n	8007b3a <_strtoul_l.isra.0+0x92>
 8007b62:	2f00      	cmp	r7, #0
 8007b64:	da09      	bge.n	8007b7a <_strtoul_l.isra.0+0xd2>
 8007b66:	2322      	movs	r3, #34	; 0x22
 8007b68:	f04f 30ff 	mov.w	r0, #4294967295
 8007b6c:	f8c8 3000 	str.w	r3, [r8]
 8007b70:	f1ba 0f00 	cmp.w	sl, #0
 8007b74:	d107      	bne.n	8007b86 <_strtoul_l.isra.0+0xde>
 8007b76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b7a:	b103      	cbz	r3, 8007b7e <_strtoul_l.isra.0+0xd6>
 8007b7c:	4240      	negs	r0, r0
 8007b7e:	f1ba 0f00 	cmp.w	sl, #0
 8007b82:	d00c      	beq.n	8007b9e <_strtoul_l.isra.0+0xf6>
 8007b84:	b127      	cbz	r7, 8007b90 <_strtoul_l.isra.0+0xe8>
 8007b86:	3d01      	subs	r5, #1
 8007b88:	f8ca 5000 	str.w	r5, [sl]
 8007b8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b90:	464d      	mov	r5, r9
 8007b92:	e7f9      	b.n	8007b88 <_strtoul_l.isra.0+0xe0>
 8007b94:	2430      	movs	r4, #48	; 0x30
 8007b96:	2e00      	cmp	r6, #0
 8007b98:	d1b4      	bne.n	8007b04 <_strtoul_l.isra.0+0x5c>
 8007b9a:	2608      	movs	r6, #8
 8007b9c:	e7b2      	b.n	8007b04 <_strtoul_l.isra.0+0x5c>
 8007b9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

08007ba4 <_strtoul_r>:
 8007ba4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007ba6:	4c06      	ldr	r4, [pc, #24]	; (8007bc0 <_strtoul_r+0x1c>)
 8007ba8:	4d06      	ldr	r5, [pc, #24]	; (8007bc4 <_strtoul_r+0x20>)
 8007baa:	6824      	ldr	r4, [r4, #0]
 8007bac:	6a24      	ldr	r4, [r4, #32]
 8007bae:	2c00      	cmp	r4, #0
 8007bb0:	bf08      	it	eq
 8007bb2:	462c      	moveq	r4, r5
 8007bb4:	9400      	str	r4, [sp, #0]
 8007bb6:	f7ff ff77 	bl	8007aa8 <_strtoul_l.isra.0>
 8007bba:	b003      	add	sp, #12
 8007bbc:	bd30      	pop	{r4, r5, pc}
 8007bbe:	bf00      	nop
 8007bc0:	20000024 	.word	0x20000024
 8007bc4:	20000088 	.word	0x20000088

08007bc8 <__submore>:
 8007bc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007bcc:	460c      	mov	r4, r1
 8007bce:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8007bd0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007bd4:	4299      	cmp	r1, r3
 8007bd6:	d11c      	bne.n	8007c12 <__submore+0x4a>
 8007bd8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007bdc:	f000 f8d0 	bl	8007d80 <_malloc_r>
 8007be0:	b918      	cbnz	r0, 8007bea <__submore+0x22>
 8007be2:	f04f 30ff 	mov.w	r0, #4294967295
 8007be6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007bea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007bee:	63a3      	str	r3, [r4, #56]	; 0x38
 8007bf0:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8007bf4:	6360      	str	r0, [r4, #52]	; 0x34
 8007bf6:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8007bfa:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8007bfe:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8007c02:	7043      	strb	r3, [r0, #1]
 8007c04:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8007c08:	7003      	strb	r3, [r0, #0]
 8007c0a:	6020      	str	r0, [r4, #0]
 8007c0c:	2000      	movs	r0, #0
 8007c0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c12:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8007c14:	0077      	lsls	r7, r6, #1
 8007c16:	463a      	mov	r2, r7
 8007c18:	f000 f910 	bl	8007e3c <_realloc_r>
 8007c1c:	4605      	mov	r5, r0
 8007c1e:	2800      	cmp	r0, #0
 8007c20:	d0df      	beq.n	8007be2 <__submore+0x1a>
 8007c22:	eb00 0806 	add.w	r8, r0, r6
 8007c26:	4601      	mov	r1, r0
 8007c28:	4632      	mov	r2, r6
 8007c2a:	4640      	mov	r0, r8
 8007c2c:	f000 f836 	bl	8007c9c <memcpy>
 8007c30:	f8c4 8000 	str.w	r8, [r4]
 8007c34:	6365      	str	r5, [r4, #52]	; 0x34
 8007c36:	63a7      	str	r7, [r4, #56]	; 0x38
 8007c38:	e7e8      	b.n	8007c0c <__submore+0x44>

08007c3a <__locale_ctype_ptr_l>:
 8007c3a:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8007c3e:	4770      	bx	lr

08007c40 <__locale_ctype_ptr>:
 8007c40:	4b04      	ldr	r3, [pc, #16]	; (8007c54 <__locale_ctype_ptr+0x14>)
 8007c42:	4a05      	ldr	r2, [pc, #20]	; (8007c58 <__locale_ctype_ptr+0x18>)
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	6a1b      	ldr	r3, [r3, #32]
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	bf08      	it	eq
 8007c4c:	4613      	moveq	r3, r2
 8007c4e:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 8007c52:	4770      	bx	lr
 8007c54:	20000024 	.word	0x20000024
 8007c58:	20000088 	.word	0x20000088

08007c5c <__ascii_mbtowc>:
 8007c5c:	b082      	sub	sp, #8
 8007c5e:	b901      	cbnz	r1, 8007c62 <__ascii_mbtowc+0x6>
 8007c60:	a901      	add	r1, sp, #4
 8007c62:	b142      	cbz	r2, 8007c76 <__ascii_mbtowc+0x1a>
 8007c64:	b14b      	cbz	r3, 8007c7a <__ascii_mbtowc+0x1e>
 8007c66:	7813      	ldrb	r3, [r2, #0]
 8007c68:	600b      	str	r3, [r1, #0]
 8007c6a:	7812      	ldrb	r2, [r2, #0]
 8007c6c:	1c10      	adds	r0, r2, #0
 8007c6e:	bf18      	it	ne
 8007c70:	2001      	movne	r0, #1
 8007c72:	b002      	add	sp, #8
 8007c74:	4770      	bx	lr
 8007c76:	4610      	mov	r0, r2
 8007c78:	e7fb      	b.n	8007c72 <__ascii_mbtowc+0x16>
 8007c7a:	f06f 0001 	mvn.w	r0, #1
 8007c7e:	e7f8      	b.n	8007c72 <__ascii_mbtowc+0x16>

08007c80 <memchr>:
 8007c80:	b510      	push	{r4, lr}
 8007c82:	b2c9      	uxtb	r1, r1
 8007c84:	4402      	add	r2, r0
 8007c86:	4290      	cmp	r0, r2
 8007c88:	4603      	mov	r3, r0
 8007c8a:	d101      	bne.n	8007c90 <memchr+0x10>
 8007c8c:	2000      	movs	r0, #0
 8007c8e:	bd10      	pop	{r4, pc}
 8007c90:	781c      	ldrb	r4, [r3, #0]
 8007c92:	3001      	adds	r0, #1
 8007c94:	428c      	cmp	r4, r1
 8007c96:	d1f6      	bne.n	8007c86 <memchr+0x6>
 8007c98:	4618      	mov	r0, r3
 8007c9a:	bd10      	pop	{r4, pc}

08007c9c <memcpy>:
 8007c9c:	b510      	push	{r4, lr}
 8007c9e:	1e43      	subs	r3, r0, #1
 8007ca0:	440a      	add	r2, r1
 8007ca2:	4291      	cmp	r1, r2
 8007ca4:	d100      	bne.n	8007ca8 <memcpy+0xc>
 8007ca6:	bd10      	pop	{r4, pc}
 8007ca8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007cac:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007cb0:	e7f7      	b.n	8007ca2 <memcpy+0x6>

08007cb2 <memmove>:
 8007cb2:	4288      	cmp	r0, r1
 8007cb4:	b510      	push	{r4, lr}
 8007cb6:	eb01 0302 	add.w	r3, r1, r2
 8007cba:	d803      	bhi.n	8007cc4 <memmove+0x12>
 8007cbc:	1e42      	subs	r2, r0, #1
 8007cbe:	4299      	cmp	r1, r3
 8007cc0:	d10c      	bne.n	8007cdc <memmove+0x2a>
 8007cc2:	bd10      	pop	{r4, pc}
 8007cc4:	4298      	cmp	r0, r3
 8007cc6:	d2f9      	bcs.n	8007cbc <memmove+0xa>
 8007cc8:	1881      	adds	r1, r0, r2
 8007cca:	1ad2      	subs	r2, r2, r3
 8007ccc:	42d3      	cmn	r3, r2
 8007cce:	d100      	bne.n	8007cd2 <memmove+0x20>
 8007cd0:	bd10      	pop	{r4, pc}
 8007cd2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007cd6:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8007cda:	e7f7      	b.n	8007ccc <memmove+0x1a>
 8007cdc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007ce0:	f802 4f01 	strb.w	r4, [r2, #1]!
 8007ce4:	e7eb      	b.n	8007cbe <memmove+0xc>
	...

08007ce8 <_free_r>:
 8007ce8:	b538      	push	{r3, r4, r5, lr}
 8007cea:	4605      	mov	r5, r0
 8007cec:	2900      	cmp	r1, #0
 8007cee:	d043      	beq.n	8007d78 <_free_r+0x90>
 8007cf0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007cf4:	1f0c      	subs	r4, r1, #4
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	bfb8      	it	lt
 8007cfa:	18e4      	addlt	r4, r4, r3
 8007cfc:	f000 f8e1 	bl	8007ec2 <__malloc_lock>
 8007d00:	4a1e      	ldr	r2, [pc, #120]	; (8007d7c <_free_r+0x94>)
 8007d02:	6813      	ldr	r3, [r2, #0]
 8007d04:	4610      	mov	r0, r2
 8007d06:	b933      	cbnz	r3, 8007d16 <_free_r+0x2e>
 8007d08:	6063      	str	r3, [r4, #4]
 8007d0a:	6014      	str	r4, [r2, #0]
 8007d0c:	4628      	mov	r0, r5
 8007d0e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007d12:	f000 b8d7 	b.w	8007ec4 <__malloc_unlock>
 8007d16:	42a3      	cmp	r3, r4
 8007d18:	d90b      	bls.n	8007d32 <_free_r+0x4a>
 8007d1a:	6821      	ldr	r1, [r4, #0]
 8007d1c:	1862      	adds	r2, r4, r1
 8007d1e:	4293      	cmp	r3, r2
 8007d20:	bf01      	itttt	eq
 8007d22:	681a      	ldreq	r2, [r3, #0]
 8007d24:	685b      	ldreq	r3, [r3, #4]
 8007d26:	1852      	addeq	r2, r2, r1
 8007d28:	6022      	streq	r2, [r4, #0]
 8007d2a:	6063      	str	r3, [r4, #4]
 8007d2c:	6004      	str	r4, [r0, #0]
 8007d2e:	e7ed      	b.n	8007d0c <_free_r+0x24>
 8007d30:	4613      	mov	r3, r2
 8007d32:	685a      	ldr	r2, [r3, #4]
 8007d34:	b10a      	cbz	r2, 8007d3a <_free_r+0x52>
 8007d36:	42a2      	cmp	r2, r4
 8007d38:	d9fa      	bls.n	8007d30 <_free_r+0x48>
 8007d3a:	6819      	ldr	r1, [r3, #0]
 8007d3c:	1858      	adds	r0, r3, r1
 8007d3e:	42a0      	cmp	r0, r4
 8007d40:	d10b      	bne.n	8007d5a <_free_r+0x72>
 8007d42:	6820      	ldr	r0, [r4, #0]
 8007d44:	4401      	add	r1, r0
 8007d46:	1858      	adds	r0, r3, r1
 8007d48:	4282      	cmp	r2, r0
 8007d4a:	6019      	str	r1, [r3, #0]
 8007d4c:	d1de      	bne.n	8007d0c <_free_r+0x24>
 8007d4e:	6810      	ldr	r0, [r2, #0]
 8007d50:	6852      	ldr	r2, [r2, #4]
 8007d52:	4401      	add	r1, r0
 8007d54:	6019      	str	r1, [r3, #0]
 8007d56:	605a      	str	r2, [r3, #4]
 8007d58:	e7d8      	b.n	8007d0c <_free_r+0x24>
 8007d5a:	d902      	bls.n	8007d62 <_free_r+0x7a>
 8007d5c:	230c      	movs	r3, #12
 8007d5e:	602b      	str	r3, [r5, #0]
 8007d60:	e7d4      	b.n	8007d0c <_free_r+0x24>
 8007d62:	6820      	ldr	r0, [r4, #0]
 8007d64:	1821      	adds	r1, r4, r0
 8007d66:	428a      	cmp	r2, r1
 8007d68:	bf01      	itttt	eq
 8007d6a:	6811      	ldreq	r1, [r2, #0]
 8007d6c:	6852      	ldreq	r2, [r2, #4]
 8007d6e:	1809      	addeq	r1, r1, r0
 8007d70:	6021      	streq	r1, [r4, #0]
 8007d72:	6062      	str	r2, [r4, #4]
 8007d74:	605c      	str	r4, [r3, #4]
 8007d76:	e7c9      	b.n	8007d0c <_free_r+0x24>
 8007d78:	bd38      	pop	{r3, r4, r5, pc}
 8007d7a:	bf00      	nop
 8007d7c:	20000288 	.word	0x20000288

08007d80 <_malloc_r>:
 8007d80:	b570      	push	{r4, r5, r6, lr}
 8007d82:	1ccd      	adds	r5, r1, #3
 8007d84:	f025 0503 	bic.w	r5, r5, #3
 8007d88:	3508      	adds	r5, #8
 8007d8a:	2d0c      	cmp	r5, #12
 8007d8c:	bf38      	it	cc
 8007d8e:	250c      	movcc	r5, #12
 8007d90:	2d00      	cmp	r5, #0
 8007d92:	4606      	mov	r6, r0
 8007d94:	db01      	blt.n	8007d9a <_malloc_r+0x1a>
 8007d96:	42a9      	cmp	r1, r5
 8007d98:	d903      	bls.n	8007da2 <_malloc_r+0x22>
 8007d9a:	230c      	movs	r3, #12
 8007d9c:	6033      	str	r3, [r6, #0]
 8007d9e:	2000      	movs	r0, #0
 8007da0:	bd70      	pop	{r4, r5, r6, pc}
 8007da2:	f000 f88e 	bl	8007ec2 <__malloc_lock>
 8007da6:	4a23      	ldr	r2, [pc, #140]	; (8007e34 <_malloc_r+0xb4>)
 8007da8:	6814      	ldr	r4, [r2, #0]
 8007daa:	4621      	mov	r1, r4
 8007dac:	b991      	cbnz	r1, 8007dd4 <_malloc_r+0x54>
 8007dae:	4c22      	ldr	r4, [pc, #136]	; (8007e38 <_malloc_r+0xb8>)
 8007db0:	6823      	ldr	r3, [r4, #0]
 8007db2:	b91b      	cbnz	r3, 8007dbc <_malloc_r+0x3c>
 8007db4:	4630      	mov	r0, r6
 8007db6:	f000 f867 	bl	8007e88 <_sbrk_r>
 8007dba:	6020      	str	r0, [r4, #0]
 8007dbc:	4629      	mov	r1, r5
 8007dbe:	4630      	mov	r0, r6
 8007dc0:	f000 f862 	bl	8007e88 <_sbrk_r>
 8007dc4:	1c43      	adds	r3, r0, #1
 8007dc6:	d126      	bne.n	8007e16 <_malloc_r+0x96>
 8007dc8:	230c      	movs	r3, #12
 8007dca:	4630      	mov	r0, r6
 8007dcc:	6033      	str	r3, [r6, #0]
 8007dce:	f000 f879 	bl	8007ec4 <__malloc_unlock>
 8007dd2:	e7e4      	b.n	8007d9e <_malloc_r+0x1e>
 8007dd4:	680b      	ldr	r3, [r1, #0]
 8007dd6:	1b5b      	subs	r3, r3, r5
 8007dd8:	d41a      	bmi.n	8007e10 <_malloc_r+0x90>
 8007dda:	2b0b      	cmp	r3, #11
 8007ddc:	d90f      	bls.n	8007dfe <_malloc_r+0x7e>
 8007dde:	600b      	str	r3, [r1, #0]
 8007de0:	18cc      	adds	r4, r1, r3
 8007de2:	50cd      	str	r5, [r1, r3]
 8007de4:	4630      	mov	r0, r6
 8007de6:	f000 f86d 	bl	8007ec4 <__malloc_unlock>
 8007dea:	f104 000b 	add.w	r0, r4, #11
 8007dee:	1d23      	adds	r3, r4, #4
 8007df0:	f020 0007 	bic.w	r0, r0, #7
 8007df4:	1ac3      	subs	r3, r0, r3
 8007df6:	d01b      	beq.n	8007e30 <_malloc_r+0xb0>
 8007df8:	425a      	negs	r2, r3
 8007dfa:	50e2      	str	r2, [r4, r3]
 8007dfc:	bd70      	pop	{r4, r5, r6, pc}
 8007dfe:	428c      	cmp	r4, r1
 8007e00:	bf0b      	itete	eq
 8007e02:	6863      	ldreq	r3, [r4, #4]
 8007e04:	684b      	ldrne	r3, [r1, #4]
 8007e06:	6013      	streq	r3, [r2, #0]
 8007e08:	6063      	strne	r3, [r4, #4]
 8007e0a:	bf18      	it	ne
 8007e0c:	460c      	movne	r4, r1
 8007e0e:	e7e9      	b.n	8007de4 <_malloc_r+0x64>
 8007e10:	460c      	mov	r4, r1
 8007e12:	6849      	ldr	r1, [r1, #4]
 8007e14:	e7ca      	b.n	8007dac <_malloc_r+0x2c>
 8007e16:	1cc4      	adds	r4, r0, #3
 8007e18:	f024 0403 	bic.w	r4, r4, #3
 8007e1c:	42a0      	cmp	r0, r4
 8007e1e:	d005      	beq.n	8007e2c <_malloc_r+0xac>
 8007e20:	1a21      	subs	r1, r4, r0
 8007e22:	4630      	mov	r0, r6
 8007e24:	f000 f830 	bl	8007e88 <_sbrk_r>
 8007e28:	3001      	adds	r0, #1
 8007e2a:	d0cd      	beq.n	8007dc8 <_malloc_r+0x48>
 8007e2c:	6025      	str	r5, [r4, #0]
 8007e2e:	e7d9      	b.n	8007de4 <_malloc_r+0x64>
 8007e30:	bd70      	pop	{r4, r5, r6, pc}
 8007e32:	bf00      	nop
 8007e34:	20000288 	.word	0x20000288
 8007e38:	2000028c 	.word	0x2000028c

08007e3c <_realloc_r>:
 8007e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e3e:	4607      	mov	r7, r0
 8007e40:	4614      	mov	r4, r2
 8007e42:	460e      	mov	r6, r1
 8007e44:	b921      	cbnz	r1, 8007e50 <_realloc_r+0x14>
 8007e46:	4611      	mov	r1, r2
 8007e48:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007e4c:	f7ff bf98 	b.w	8007d80 <_malloc_r>
 8007e50:	b922      	cbnz	r2, 8007e5c <_realloc_r+0x20>
 8007e52:	f7ff ff49 	bl	8007ce8 <_free_r>
 8007e56:	4625      	mov	r5, r4
 8007e58:	4628      	mov	r0, r5
 8007e5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e5c:	f000 f833 	bl	8007ec6 <_malloc_usable_size_r>
 8007e60:	4284      	cmp	r4, r0
 8007e62:	d90f      	bls.n	8007e84 <_realloc_r+0x48>
 8007e64:	4621      	mov	r1, r4
 8007e66:	4638      	mov	r0, r7
 8007e68:	f7ff ff8a 	bl	8007d80 <_malloc_r>
 8007e6c:	4605      	mov	r5, r0
 8007e6e:	2800      	cmp	r0, #0
 8007e70:	d0f2      	beq.n	8007e58 <_realloc_r+0x1c>
 8007e72:	4631      	mov	r1, r6
 8007e74:	4622      	mov	r2, r4
 8007e76:	f7ff ff11 	bl	8007c9c <memcpy>
 8007e7a:	4631      	mov	r1, r6
 8007e7c:	4638      	mov	r0, r7
 8007e7e:	f7ff ff33 	bl	8007ce8 <_free_r>
 8007e82:	e7e9      	b.n	8007e58 <_realloc_r+0x1c>
 8007e84:	4635      	mov	r5, r6
 8007e86:	e7e7      	b.n	8007e58 <_realloc_r+0x1c>

08007e88 <_sbrk_r>:
 8007e88:	b538      	push	{r3, r4, r5, lr}
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	4c05      	ldr	r4, [pc, #20]	; (8007ea4 <_sbrk_r+0x1c>)
 8007e8e:	4605      	mov	r5, r0
 8007e90:	4608      	mov	r0, r1
 8007e92:	6023      	str	r3, [r4, #0]
 8007e94:	f000 f820 	bl	8007ed8 <_sbrk>
 8007e98:	1c43      	adds	r3, r0, #1
 8007e9a:	d102      	bne.n	8007ea2 <_sbrk_r+0x1a>
 8007e9c:	6823      	ldr	r3, [r4, #0]
 8007e9e:	b103      	cbz	r3, 8007ea2 <_sbrk_r+0x1a>
 8007ea0:	602b      	str	r3, [r5, #0]
 8007ea2:	bd38      	pop	{r3, r4, r5, pc}
 8007ea4:	200004f0 	.word	0x200004f0

08007ea8 <__ascii_wctomb>:
 8007ea8:	b149      	cbz	r1, 8007ebe <__ascii_wctomb+0x16>
 8007eaa:	2aff      	cmp	r2, #255	; 0xff
 8007eac:	bf8b      	itete	hi
 8007eae:	238a      	movhi	r3, #138	; 0x8a
 8007eb0:	700a      	strbls	r2, [r1, #0]
 8007eb2:	6003      	strhi	r3, [r0, #0]
 8007eb4:	2001      	movls	r0, #1
 8007eb6:	bf88      	it	hi
 8007eb8:	f04f 30ff 	movhi.w	r0, #4294967295
 8007ebc:	4770      	bx	lr
 8007ebe:	4608      	mov	r0, r1
 8007ec0:	4770      	bx	lr

08007ec2 <__malloc_lock>:
 8007ec2:	4770      	bx	lr

08007ec4 <__malloc_unlock>:
 8007ec4:	4770      	bx	lr

08007ec6 <_malloc_usable_size_r>:
 8007ec6:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8007eca:	2800      	cmp	r0, #0
 8007ecc:	f1a0 0004 	sub.w	r0, r0, #4
 8007ed0:	bfbc      	itt	lt
 8007ed2:	580b      	ldrlt	r3, [r1, r0]
 8007ed4:	18c0      	addlt	r0, r0, r3
 8007ed6:	4770      	bx	lr

08007ed8 <_sbrk>:
 8007ed8:	4b04      	ldr	r3, [pc, #16]	; (8007eec <_sbrk+0x14>)
 8007eda:	4602      	mov	r2, r0
 8007edc:	6819      	ldr	r1, [r3, #0]
 8007ede:	b909      	cbnz	r1, 8007ee4 <_sbrk+0xc>
 8007ee0:	4903      	ldr	r1, [pc, #12]	; (8007ef0 <_sbrk+0x18>)
 8007ee2:	6019      	str	r1, [r3, #0]
 8007ee4:	6818      	ldr	r0, [r3, #0]
 8007ee6:	4402      	add	r2, r0
 8007ee8:	601a      	str	r2, [r3, #0]
 8007eea:	4770      	bx	lr
 8007eec:	20000290 	.word	0x20000290
 8007ef0:	200004f4 	.word	0x200004f4

08007ef4 <_init>:
 8007ef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ef6:	bf00      	nop
 8007ef8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007efa:	bc08      	pop	{r3}
 8007efc:	469e      	mov	lr, r3
 8007efe:	4770      	bx	lr

08007f00 <_fini>:
 8007f00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f02:	bf00      	nop
 8007f04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f06:	bc08      	pop	{r3}
 8007f08:	469e      	mov	lr, r3
 8007f0a:	4770      	bx	lr
