{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "duty_cycle", "type": "input port"}, {"id": 2, "content": "freq", "type": "input port"}, {"id": 3, "content": "pwm_out", "type": "output port"}, {"id": 4, "content": "pc", "type": "submodule"}, {"id": 5, "content": "ps", "type": "submodule"}], "connectivity": [[2, 0, 2, 0, 4, 1, 5], [4, 4, 5, 5, 5, 5, 3]]}