./../../MEM_ctrl_AXI/AXI4_slave.sv
./../../MEM_ctrl_AXI/data_decoding.sv 
./../../MEM_ctrl_AXI/data_encoding.sv
./../../MEM_ctrl_AXI/dual_port_ram.sv
./../../MEM_ctrl_AXI/ECC_decoding_top.sv
./../../MEM_ctrl_AXI/ECC_encoding_top.sv
./../../MEM_ctrl_AXI/err_det_corr.sv
./../../MEM_ctrl_AXI/MC_CSR_reg.sv
./../../MEM_ctrl_AXI/Memory_Controller_ECC.sv
./../../MEM_ctrl_AXI/parity_calculator_rd.sv
./../../MEM_ctrl_AXI/parity_calculator_wr.sv
./../../MEM_ctrl_AXI/Zilla_mem_ctrl_Top.sv
./../../MEM_ctrl_AXI/rggen_files/rggen_adapter_common.v  
./../../MEM_ctrl_AXI/rggen_files/rggen_address_decoder.v
./../../MEM_ctrl_AXI/rggen_files/rggen_apb_adapter.v   
./../../MEM_ctrl_AXI/rggen_files/rggen_apb_bridge.v
./../../MEM_ctrl_AXI/rggen_files/rggen_axi4lite_adapter.v
./../../MEM_ctrl_AXI/rggen_files/rggen_axi4lite_bridge.v
./../../MEM_ctrl_AXI/rggen_files/rggen_axi4lite_skid_buffer.v
./../../MEM_ctrl_AXI/rggen_files/rggen_bit_field.v
./../../MEM_ctrl_AXI/rggen_files/rggen_bit_field_w01trg.v
./../../MEM_ctrl_AXI/rggen_files/rggen_default_register.v
./../../MEM_ctrl_AXI/rggen_files/rggen_external_register.v
./../../MEM_ctrl_AXI/rggen_files/rggen_indirect_register.v
./../../MEM_ctrl_AXI/rggen_files/rggen_mux.v
./../../MEM_ctrl_AXI/rggen_files/rggen_or_reducer.v
./../../MEM_ctrl_AXI/rggen_files/rggen_register_common.v
./../../MEM_ctrl_AXI/rggen_files/rggen_rtl_macros.vh
./../../MEM_ctrl_AXI/rggen_files/rggen_wishbone_adapter.v
./../../MEM_ctrl_AXI/rggen_files/rggen_wishbone_bridge.v


./../UVME/uvm_pkg/mc_uvm_pkg.sv
./../UVME/top/mc_top.sv
./../UVME/top/mc_interface.sv
./../UVME/top/mc_apb_interface.sv
    
