

================================================================
== Vitis HLS Report for 'sendoutstream_Pipeline_VITIS_LOOP_117_1'
================================================================
* Date:           Mon May 27 13:33:50 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_userdma.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.561 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_117_1  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       2|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       2|     29|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |outStreamTop_TDATA_blk_n  |   9|          2|    1|          2|
    |outbuf_blk_n              |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  27|          6|    3|          6|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  sendoutstream_Pipeline_VITIS_LOOP_117_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  sendoutstream_Pipeline_VITIS_LOOP_117_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  sendoutstream_Pipeline_VITIS_LOOP_117_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  sendoutstream_Pipeline_VITIS_LOOP_117_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  sendoutstream_Pipeline_VITIS_LOOP_117_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  sendoutstream_Pipeline_VITIS_LOOP_117_1|  return value|
|outbuf_dout            |   in|   33|     ap_fifo|                                   outbuf|       pointer|
|outbuf_num_data_valid  |   in|    7|     ap_fifo|                                   outbuf|       pointer|
|outbuf_fifo_cap        |   in|    7|     ap_fifo|                                   outbuf|       pointer|
|outbuf_empty_n         |   in|    1|     ap_fifo|                                   outbuf|       pointer|
|outbuf_read            |  out|    1|     ap_fifo|                                   outbuf|       pointer|
|outStreamTop_TREADY    |   in|    1|        axis|                    outStreamTop_V_data_V|       pointer|
|outStreamTop_TDATA     |  out|   32|        axis|                    outStreamTop_V_data_V|       pointer|
|outStreamTop_TVALID    |  out|    1|        axis|                    outStreamTop_V_last_V|       pointer|
|outStreamTop_TLAST     |  out|    1|        axis|                    outStreamTop_V_last_V|       pointer|
|outStreamTop_TKEEP     |  out|    4|        axis|                    outStreamTop_V_keep_V|       pointer|
|outStreamTop_TSTRB     |  out|    4|        axis|                    outStreamTop_V_strb_V|       pointer|
|outStreamTop_TUSER     |  out|    2|        axis|                    outStreamTop_V_user_V|       pointer|
+-----------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.56>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %outStreamTop_V_data_V, i4 %outStreamTop_V_keep_V, i4 %outStreamTop_V_strb_V, i2 %outStreamTop_V_user_V, i1 %outStreamTop_V_last_V, void @empty_25, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %outbuf, void @empty_6, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %do.cond"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specpipeline_ln118 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [userdma.cpp:118]   --->   Operation 7 'specpipeline' 'specpipeline_ln118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specloopname_ln145 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 8 'specloopname' 'specloopname_ln145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (3.56ns)   --->   "%outbuf_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %outbuf" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 9 'read' 'outbuf_read' <Predicate = true> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 64> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_data_filed_V = trunc i33 %outbuf_read" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 10 'trunc' 'tmp_data_filed_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %outbuf_read, i32 32" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 11 'bitselect' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A, i32 %outStreamTop_V_data_V, i4 %outStreamTop_V_keep_V, i4 %outStreamTop_V_strb_V, i2 %outStreamTop_V_user_V, i1 %outStreamTop_V_last_V, i32 %tmp_data_filed_V, i4 0, i4 0, i2 0, i1 %tmp_last_V"   --->   Operation 12 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %tmp_last_V, void %do.cond, void %do.end.exitStub" [userdma.cpp:125]   --->   Operation 13 'br' 'br_ln125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 14 'ret' 'ret_ln0' <Predicate = (tmp_last_V)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outStreamTop_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStreamTop_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStreamTop_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStreamTop_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStreamTop_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
br_ln0             (br           ) [ 00]
specpipeline_ln118 (specpipeline ) [ 00]
specloopname_ln145 (specloopname ) [ 00]
outbuf_read        (read         ) [ 00]
tmp_data_filed_V   (trunc        ) [ 00]
tmp_last_V         (bitselect    ) [ 01]
write_ln304        (write        ) [ 00]
br_ln125           (br           ) [ 00]
ret_ln0            (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outbuf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="outStreamTop_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStreamTop_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outStreamTop_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStreamTop_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="outStreamTop_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStreamTop_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outStreamTop_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStreamTop_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="outStreamTop_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStreamTop_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i33P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i33.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="outbuf_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="33" slack="0"/>
<pin id="46" dir="0" index="1" bw="33" slack="0"/>
<pin id="47" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outbuf_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="write_ln304_write_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="0" index="2" bw="4" slack="0"/>
<pin id="54" dir="0" index="3" bw="4" slack="0"/>
<pin id="55" dir="0" index="4" bw="2" slack="0"/>
<pin id="56" dir="0" index="5" bw="1" slack="0"/>
<pin id="57" dir="0" index="6" bw="32" slack="0"/>
<pin id="58" dir="0" index="7" bw="1" slack="0"/>
<pin id="59" dir="0" index="8" bw="1" slack="0"/>
<pin id="60" dir="0" index="9" bw="1" slack="0"/>
<pin id="61" dir="0" index="10" bw="1" slack="0"/>
<pin id="62" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_data_filed_V_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="33" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_data_filed_V/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="tmp_last_V_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="0"/>
<pin id="79" dir="0" index="1" bw="33" slack="0"/>
<pin id="80" dir="0" index="2" bw="7" slack="0"/>
<pin id="81" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="32" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="63"><net_src comp="38" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="66"><net_src comp="6" pin="0"/><net_sink comp="50" pin=3"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="50" pin=4"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="50" pin=5"/></net>

<net id="69"><net_src comp="40" pin="0"/><net_sink comp="50" pin=7"/></net>

<net id="70"><net_src comp="40" pin="0"/><net_sink comp="50" pin=8"/></net>

<net id="71"><net_src comp="42" pin="0"/><net_sink comp="50" pin=9"/></net>

<net id="75"><net_src comp="44" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="76"><net_src comp="72" pin="1"/><net_sink comp="50" pin=6"/></net>

<net id="82"><net_src comp="34" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="44" pin="2"/><net_sink comp="77" pin=1"/></net>

<net id="84"><net_src comp="36" pin="0"/><net_sink comp="77" pin=2"/></net>

<net id="85"><net_src comp="77" pin="3"/><net_sink comp="50" pin=10"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outbuf | {}
	Port: outStreamTop_V_data_V | {1 }
	Port: outStreamTop_V_keep_V | {1 }
	Port: outStreamTop_V_strb_V | {1 }
	Port: outStreamTop_V_user_V | {1 }
	Port: outStreamTop_V_last_V | {1 }
 - Input state : 
	Port: sendoutstream_Pipeline_VITIS_LOOP_117_1 : outbuf | {1 }
	Port: sendoutstream_Pipeline_VITIS_LOOP_117_1 : outStreamTop_V_data_V | {}
	Port: sendoutstream_Pipeline_VITIS_LOOP_117_1 : outStreamTop_V_keep_V | {}
	Port: sendoutstream_Pipeline_VITIS_LOOP_117_1 : outStreamTop_V_strb_V | {}
	Port: sendoutstream_Pipeline_VITIS_LOOP_117_1 : outStreamTop_V_user_V | {}
	Port: sendoutstream_Pipeline_VITIS_LOOP_117_1 : outStreamTop_V_last_V | {}
  - Chain level:
	State 1
		write_ln304 : 1
		br_ln125 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|
| Operation|     Functional Unit     |
|----------|-------------------------|
|   read   |  outbuf_read_read_fu_44 |
|----------|-------------------------|
|   write  | write_ln304_write_fu_50 |
|----------|-------------------------|
|   trunc  |  tmp_data_filed_V_fu_72 |
|----------|-------------------------|
| bitselect|     tmp_last_V_fu_77    |
|----------|-------------------------|
|   Total  |                         |
|----------|-------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
