

================================================================
== Vivado HLS Report for 'Loop_2_proc'
================================================================
* Date:           Sun May 25 15:18:45 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.367 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   188417|   188417| 0.942 ms | 0.942 ms |  188417|  188417|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |   188416|   188416|        46|          -|          -|  4096|    no    |
        | + Loop 1.1  |       44|       44|        11|          -|          -|     4|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %out_last_V, float* %out_data, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %out_local_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %out_local_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %out_local_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %out_local_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %is_last_0_i_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.18ns)   --->   "%is_last_0_i_loc_read = call i1 @_ssdm_op_Read.ap_fifo.i1P(i1* %is_last_0_i_loc)"   --->   Operation 20 'read' 'is_last_0_i_loc_read' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_1 : Operation 21 [1/1] (1.76ns)   --->   "br label %.loopexit" [firmware/myproject_axi.cpp:29]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i1_0_i_i = phi i13 [ 0, %entry ], [ %i, %.loopexit.loopexit ]"   --->   Operation 22 'phi' 'i1_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (2.09ns)   --->   "%icmp_ln29 = icmp eq i13 %i1_0_i_i, -4096" [firmware/myproject_axi.cpp:29]   --->   Operation 23 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.67ns)   --->   "%i = add i13 %i1_0_i_i, 1" [firmware/myproject_axi.cpp:29]   --->   Operation 25 'add' 'i' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29, label %.exit, label %1" [firmware/myproject_axi.cpp:29]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.18ns)   --->   "%empty_482 = call { i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %out_local_V_data_0_V, i4* %out_local_V_data_1_V, i4* %out_local_V_data_2_V, i4* %out_local_V_data_3_V)" [firmware/myproject_axi.cpp:30]   --->   Operation 27 'read' 'empty_482' <Predicate = (!icmp_ln29)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_data_V_01_i_i = extractvalue { i4, i4, i4, i4 } %empty_482, 0" [firmware/myproject_axi.cpp:30]   --->   Operation 28 'extractvalue' 'tmp_data_V_01_i_i' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_data_V_12_i_i = extractvalue { i4, i4, i4, i4 } %empty_482, 1" [firmware/myproject_axi.cpp:30]   --->   Operation 29 'extractvalue' 'tmp_data_V_12_i_i' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_data_V_23_i_i = extractvalue { i4, i4, i4, i4 } %empty_482, 2" [firmware/myproject_axi.cpp:30]   --->   Operation 30 'extractvalue' 'tmp_data_V_23_i_i' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_data_V_34_i_i = extractvalue { i4, i4, i4, i4 } %empty_482, 3" [firmware/myproject_axi.cpp:30]   --->   Operation 31 'extractvalue' 'tmp_data_V_34_i_i' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i13 %i1_0_i_i to i12" [firmware/myproject_axi.cpp:32]   --->   Operation 32 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %trunc_ln32, i2 0)" [firmware/myproject_axi.cpp:32]   --->   Operation 33 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.76ns)   --->   "br label %0" [firmware/myproject_axi.cpp:31]   --->   Operation 34 'br' <Predicate = (!icmp_ln29)> <Delay = 1.76>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 35 'ret' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.02>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%j3_0_i_i = phi i3 [ 0, %1 ], [ %j, %_ifconv ]"   --->   Operation 36 'phi' 'j3_0_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i3 %j3_0_i_i to i14" [firmware/myproject_axi.cpp:31]   --->   Operation 37 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.13ns)   --->   "%icmp_ln31 = icmp eq i3 %j3_0_i_i, -4" [firmware/myproject_axi.cpp:31]   --->   Operation 38 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%empty_481 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 39 'speclooptripcount' 'empty_481' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.65ns)   --->   "%j = add i3 %j3_0_i_i, 1" [firmware/myproject_axi.cpp:31]   --->   Operation 40 'add' 'j' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %.loopexit.loopexit, label %_ifconv" [firmware/myproject_axi.cpp:31]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.81ns)   --->   "%add_ln32 = add i14 %zext_ln31, %shl_ln" [firmware/myproject_axi.cpp:32]   --->   Operation 42 'add' 'add_ln32' <Predicate = (!icmp_ln31)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (2.20ns)   --->   "%icmp_ln32 = icmp eq i14 %add_ln32, -1" [firmware/myproject_axi.cpp:32]   --->   Operation 43 'icmp' 'icmp_ln32' <Predicate = (!icmp_ln31)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln935 = trunc i3 %j3_0_i_i to i2" [firmware/myproject_axi.cpp:33]   --->   Operation 44 'trunc' 'trunc_ln935' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.95ns)   --->   "%tmp_V_3 = call i4 @_ssdm_op_Mux.ap_auto.4i4.i2(i4 %tmp_data_V_01_i_i, i4 %tmp_data_V_12_i_i, i4 %tmp_data_V_23_i_i, i4 %tmp_data_V_34_i_i, i2 %trunc_ln935)" [firmware/myproject_axi.cpp:33]   --->   Operation 45 'mux' 'tmp_V_3' <Predicate = (!icmp_ln31)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %tmp_V_3, i32 3)" [firmware/myproject_axi.cpp:33]   --->   Operation 46 'bitselect' 'p_Result_6' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 47 'br' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.75>
ST_4 : Operation 48 [1/1] (0.97ns)   --->   "%last = and i1 %is_last_0_i_loc_read, %icmp_ln32" [firmware/myproject_axi.cpp:32]   --->   Operation 48 'and' 'last' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (1.30ns)   --->   "%icmp_ln935 = icmp eq i4 %tmp_V_3, 0" [firmware/myproject_axi.cpp:33]   --->   Operation 49 'icmp' 'icmp_ln935' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (1.73ns)   --->   "%tmp_V = sub i4 0, %tmp_V_3" [firmware/myproject_axi.cpp:33]   --->   Operation 50 'sub' 'tmp_V' <Predicate = (p_Result_6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (1.02ns)   --->   "%tmp_V_4 = select i1 %p_Result_6, i4 %tmp_V, i4 %tmp_V_3" [firmware/myproject_axi.cpp:33]   --->   Operation 51 'select' 'tmp_V_4' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_s = call i4 @llvm.part.select.i4(i4 %tmp_V_4, i32 3, i32 0) nounwind" [firmware/myproject_axi.cpp:33]   --->   Operation 52 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.39>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_7 = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 -1, i4 %p_Result_s)" [firmware/myproject_axi.cpp:33]   --->   Operation 53 'bitconcatenate' 'p_Result_7' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_7, i1 true) nounwind" [firmware/myproject_axi.cpp:33]   --->   Operation 54 'cttz' 'l' <Predicate = (!icmp_ln935)> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [firmware/myproject_axi.cpp:33]   --->   Operation 55 'trunc' 'trunc_ln943' <Predicate = (!icmp_ln935)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.55>
ST_6 : Operation 56 [1/1] (2.55ns)   --->   "%sub_ln944 = sub nsw i32 4, %l" [firmware/myproject_axi.cpp:33]   --->   Operation 56 'sub' 'sub_ln944' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i3" [firmware/myproject_axi.cpp:33]   --->   Operation 57 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.77>
ST_7 : Operation 58 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [firmware/myproject_axi.cpp:33]   --->   Operation 58 'add' 'lsb_index' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [firmware/myproject_axi.cpp:33]   --->   Operation 59 'partselect' 'tmp' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (1.65ns)   --->   "%sub_ln947 = sub i3 -3, %trunc_ln947" [firmware/myproject_axi.cpp:33]   --->   Operation 60 'sub' 'sub_ln947' <Predicate = (!icmp_ln935)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i3 %sub_ln947 to i4" [firmware/myproject_axi.cpp:33]   --->   Operation 61 'zext' 'zext_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i4 -1, %zext_ln947" [firmware/myproject_axi.cpp:33]   --->   Operation 62 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%p_Result_4 = and i4 %tmp_V_4, %lshr_ln947" [firmware/myproject_axi.cpp:33]   --->   Operation 63 'and' 'p_Result_4' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (2.12ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i4 %p_Result_4, 0" [firmware/myproject_axi.cpp:33]   --->   Operation 64 'icmp' 'icmp_ln947_1' <Predicate = (!icmp_ln935)> <Delay = 2.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (2.55ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [firmware/myproject_axi.cpp:33]   --->   Operation 65 'add' 'add_ln958' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (2.55ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944" [firmware/myproject_axi.cpp:33]   --->   Operation 66 'sub' 'sub_ln958' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.60>
ST_8 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i_i)   --->   "%trunc_ln944 = trunc i32 %sub_ln944 to i4" [firmware/myproject_axi.cpp:33]   --->   Operation 67 'trunc' 'trunc_ln944' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (2.47ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp, 0" [firmware/myproject_axi.cpp:33]   --->   Operation 68 'icmp' 'icmp_ln947' <Predicate = (!icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i_i)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_1" [firmware/myproject_axi.cpp:33]   --->   Operation 69 'and' 'a' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i_i)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [firmware/myproject_axi.cpp:33]   --->   Operation 70 'bitselect' 'tmp_8' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i_i)   --->   "%xor_ln949_1 = xor i1 %tmp_8, true" [firmware/myproject_axi.cpp:33]   --->   Operation 71 'xor' 'xor_ln949_1' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i_i)   --->   "%xor_ln949 = xor i4 %trunc_ln944, -8" [firmware/myproject_axi.cpp:33]   --->   Operation 72 'xor' 'xor_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i_i)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i4.i4(i4 %tmp_V_4, i4 %xor_ln949)" [firmware/myproject_axi.cpp:33]   --->   Operation 73 'bitselect' 'p_Result_3' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i_i)   --->   "%and_ln949 = and i1 %p_Result_3, %xor_ln949_1" [firmware/myproject_axi.cpp:33]   --->   Operation 74 'and' 'and_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i_i)   --->   "%or_ln949 = or i1 %and_ln949, %a" [firmware/myproject_axi.cpp:33]   --->   Operation 75 'or' 'or_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln_i_i = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [firmware/myproject_axi.cpp:33]   --->   Operation 76 'bitconcatenate' 'or_ln_i_i' <Predicate = (!icmp_ln935)> <Delay = 0.97>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%m = zext i4 %tmp_V_4 to i64" [firmware/myproject_axi.cpp:33]   --->   Operation 77 'zext' 'm' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln957_1 = zext i4 %tmp_V_4 to i32" [firmware/myproject_axi.cpp:33]   --->   Operation 78 'zext' 'zext_ln957_1' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (2.47ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [firmware/myproject_axi.cpp:33]   --->   Operation 79 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [2/2] (3.60ns)   --->   "%lshr_ln958 = lshr i32 %zext_ln957_1, %add_ln958" [firmware/myproject_axi.cpp:33]   --->   Operation 80 'lshr' 'lshr_ln958' <Predicate = (!icmp_ln935)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln958_1 = zext i32 %sub_ln958 to i64" [firmware/myproject_axi.cpp:33]   --->   Operation 81 'zext' 'zext_ln958_1' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 82 [2/2] (3.60ns)   --->   "%shl_ln958 = shl i64 %m, %zext_ln958_1" [firmware/myproject_axi.cpp:33]   --->   Operation 82 'shl' 'shl_ln958' <Predicate = (!icmp_ln935)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.60>
ST_9 : Operation 83 [1/2] (3.60ns)   --->   "%lshr_ln958 = lshr i32 %zext_ln957_1, %add_ln958" [firmware/myproject_axi.cpp:33]   --->   Operation 83 'lshr' 'lshr_ln958' <Predicate = (!icmp_ln935)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [1/2] (3.60ns)   --->   "%shl_ln958 = shl i64 %m, %zext_ln958_1" [firmware/myproject_axi.cpp:33]   --->   Operation 84 'shl' 'shl_ln958' <Predicate = (!icmp_ln935)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.52>
ST_10 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln958 = zext i32 %lshr_ln958 to i64" [firmware/myproject_axi.cpp:33]   --->   Operation 85 'zext' 'zext_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_1 = select i1 %icmp_ln958, i64 %zext_ln958, i64 %shl_ln958" [firmware/myproject_axi.cpp:33]   --->   Operation 86 'select' 'm_1' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln961 = zext i32 %or_ln_i_i to i64" [firmware/myproject_axi.cpp:33]   --->   Operation 87 'zext' 'zext_ln961' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (3.52ns) (out node of the LUT)   --->   "%m_2 = add i64 %zext_ln961, %m_1" [firmware/myproject_axi.cpp:33]   --->   Operation 88 'add' 'm_2' <Predicate = (!icmp_ln935)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%m_5 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_2, i32 1, i32 63)" [firmware/myproject_axi.cpp:33]   --->   Operation 89 'partselect' 'm_5' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_2, i32 25)" [firmware/myproject_axi.cpp:33]   --->   Operation 90 'bitselect' 'tmp_9' <Predicate = (!icmp_ln935)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.24>
ST_11 : Operation 91 [1/1] (1.24ns)   --->   "%select_ln964 = select i1 %tmp_9, i8 127, i8 126" [firmware/myproject_axi.cpp:33]   --->   Operation 91 'select' 'select_ln964' <Predicate = (!icmp_ln935)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.36>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%m_6 = zext i63 %m_5 to i64" [firmware/myproject_axi.cpp:33]   --->   Operation 92 'zext' 'm_6' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 2, %trunc_ln943" [firmware/myproject_axi.cpp:33]   --->   Operation 93 'sub' 'sub_ln964' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 94 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %sub_ln964, %select_ln964" [firmware/myproject_axi.cpp:33]   --->   Operation 94 'add' 'add_ln964' <Predicate = (!icmp_ln935)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_4316_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_6, i8 %add_ln964)" [firmware/myproject_axi.cpp:33]   --->   Operation 95 'bitconcatenate' 'tmp_4316_i_i' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%p_Result_8 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_6, i9 %tmp_4316_i_i, i32 23, i32 31)" [firmware/myproject_axi.cpp:33]   --->   Operation 96 'partset' 'p_Result_8' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln738 = trunc i64 %p_Result_8 to i32" [firmware/myproject_axi.cpp:33]   --->   Operation 97 'trunc' 'trunc_ln738' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %trunc_ln738 to float" [firmware/myproject_axi.cpp:33]   --->   Operation 98 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.69ns)   --->   "%select_ln935 = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739" [firmware/myproject_axi.cpp:33]   --->   Operation 99 'select' 'select_ln935' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 100 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i1P.floatP(i1* %out_last_V, float* %out_data, i1 %last, float %select_ln935)" [firmware/myproject_axi.h:23->firmware/myproject_axi.cpp:33]   --->   Operation 100 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 101 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i1P.floatP(i1* %out_last_V, float* %out_data, i1 %last, float %select_ln935)" [firmware/myproject_axi.h:23->firmware/myproject_axi.cpp:33]   --->   Operation 101 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "br label %0" [firmware/myproject_axi.cpp:31]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_local_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_local_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_local_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_local_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ is_last_0_i_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0    (specinterface    ) [ 00000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000]
is_last_0_i_loc_read (read             ) [ 00111111111111]
br_ln29              (br               ) [ 01111111111111]
i1_0_i_i             (phi              ) [ 00100000000000]
icmp_ln29            (icmp             ) [ 00111111111111]
empty                (speclooptripcount) [ 00000000000000]
i                    (add              ) [ 01111111111111]
br_ln29              (br               ) [ 00000000000000]
empty_482            (read             ) [ 00000000000000]
tmp_data_V_01_i_i    (extractvalue     ) [ 00011111111111]
tmp_data_V_12_i_i    (extractvalue     ) [ 00011111111111]
tmp_data_V_23_i_i    (extractvalue     ) [ 00011111111111]
tmp_data_V_34_i_i    (extractvalue     ) [ 00011111111111]
trunc_ln32           (trunc            ) [ 00000000000000]
shl_ln               (bitconcatenate   ) [ 00011111111111]
br_ln31              (br               ) [ 00111111111111]
ret_ln0              (ret              ) [ 00000000000000]
j3_0_i_i             (phi              ) [ 00010000000000]
zext_ln31            (zext             ) [ 00000000000000]
icmp_ln31            (icmp             ) [ 00111111111111]
empty_481            (speclooptripcount) [ 00000000000000]
j                    (add              ) [ 00111111111111]
br_ln31              (br               ) [ 00000000000000]
add_ln32             (add              ) [ 00000000000000]
icmp_ln32            (icmp             ) [ 00001000000000]
trunc_ln935          (trunc            ) [ 00000000000000]
tmp_V_3              (mux              ) [ 00001000000000]
p_Result_6           (bitselect        ) [ 00001111111110]
br_ln0               (br               ) [ 01111111111111]
last                 (and              ) [ 00000111111111]
icmp_ln935           (icmp             ) [ 00000111111110]
tmp_V                (sub              ) [ 00000000000000]
tmp_V_4              (select           ) [ 00000111100000]
p_Result_s           (partselect       ) [ 00000100000000]
p_Result_7           (bitconcatenate   ) [ 00000000000000]
l                    (cttz             ) [ 00000010000000]
trunc_ln943          (trunc            ) [ 00000011111110]
sub_ln944            (sub              ) [ 00000001100000]
trunc_ln947          (trunc            ) [ 00000001000000]
lsb_index            (add              ) [ 00000000100000]
tmp                  (partselect       ) [ 00000000100000]
sub_ln947            (sub              ) [ 00000000000000]
zext_ln947           (zext             ) [ 00000000000000]
lshr_ln947           (lshr             ) [ 00000000000000]
p_Result_4           (and              ) [ 00000000000000]
icmp_ln947_1         (icmp             ) [ 00000000100000]
add_ln958            (add              ) [ 00000000110000]
sub_ln958            (sub              ) [ 00000000100000]
trunc_ln944          (trunc            ) [ 00000000000000]
icmp_ln947           (icmp             ) [ 00000000000000]
a                    (and              ) [ 00000000000000]
tmp_8                (bitselect        ) [ 00000000000000]
xor_ln949_1          (xor              ) [ 00000000000000]
xor_ln949            (xor              ) [ 00000000000000]
p_Result_3           (bitselect        ) [ 00000000000000]
and_ln949            (and              ) [ 00000000000000]
or_ln949             (or               ) [ 00000000000000]
or_ln_i_i            (bitconcatenate   ) [ 00000000011000]
m                    (zext             ) [ 00000000010000]
zext_ln957_1         (zext             ) [ 00000000010000]
icmp_ln958           (icmp             ) [ 00000000011000]
zext_ln958_1         (zext             ) [ 00000000010000]
lshr_ln958           (lshr             ) [ 00000000001000]
shl_ln958            (shl              ) [ 00000000001000]
zext_ln958           (zext             ) [ 00000000000000]
m_1                  (select           ) [ 00000000000000]
zext_ln961           (zext             ) [ 00000000000000]
m_2                  (add              ) [ 00000000000000]
m_5                  (partselect       ) [ 00000000000110]
tmp_9                (bitselect        ) [ 00000000000100]
select_ln964         (select           ) [ 00000000000010]
m_6                  (zext             ) [ 00000000000000]
sub_ln964            (sub              ) [ 00000000000000]
add_ln964            (add              ) [ 00000000000000]
tmp_4316_i_i         (bitconcatenate   ) [ 00000000000000]
p_Result_8           (partset          ) [ 00000000000000]
trunc_ln738          (trunc            ) [ 00000000000000]
bitcast_ln739        (bitcast          ) [ 00000000000000]
select_ln935         (select           ) [ 00000000000001]
write_ln23           (write            ) [ 00000000000000]
br_ln31              (br               ) [ 00111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_local_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_local_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_local_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_local_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_data">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="is_last_0_i_loc">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="is_last_0_i_loc"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i1P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i12.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i4.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i28.i4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i1P.floatP"/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="is_last_0_i_loc_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="is_last_0_i_loc_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="empty_482_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="4" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="0" index="3" bw="4" slack="0"/>
<pin id="141" dir="0" index="4" bw="4" slack="0"/>
<pin id="142" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_482/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="32" slack="0"/>
<pin id="152" dir="0" index="3" bw="1" slack="8"/>
<pin id="153" dir="0" index="4" bw="32" slack="0"/>
<pin id="154" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln23/12 "/>
</bind>
</comp>

<comp id="158" class="1005" name="i1_0_i_i_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="13" slack="1"/>
<pin id="160" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i1_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="i1_0_i_i_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="13" slack="0"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0_i_i/2 "/>
</bind>
</comp>

<comp id="169" class="1005" name="j3_0_i_i_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="3" slack="1"/>
<pin id="171" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j3_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="j3_0_i_i_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="3" slack="0"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j3_0_i_i/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln29_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="13" slack="0"/>
<pin id="182" dir="0" index="1" bw="13" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="i_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="13" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_data_V_01_i_i_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_01_i_i/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_data_V_12_i_i_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_12_i_i/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_data_V_23_i_i_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_23_i_i/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_data_V_34_i_i_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_34_i_i/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="trunc_ln32_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="13" slack="0"/>
<pin id="210" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="shl_ln_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="14" slack="0"/>
<pin id="214" dir="0" index="1" bw="12" slack="0"/>
<pin id="215" dir="0" index="2" bw="1" slack="0"/>
<pin id="216" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln31_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="0"/>
<pin id="222" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln31_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="3" slack="0"/>
<pin id="226" dir="0" index="1" bw="3" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="j_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="3" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln32_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="0"/>
<pin id="238" dir="0" index="1" bw="14" slack="1"/>
<pin id="239" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln32_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="14" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="trunc_ln935_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="3" slack="0"/>
<pin id="249" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln935/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_V_3_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="0" index="1" bw="4" slack="1"/>
<pin id="254" dir="0" index="2" bw="4" slack="1"/>
<pin id="255" dir="0" index="3" bw="4" slack="1"/>
<pin id="256" dir="0" index="4" bw="4" slack="1"/>
<pin id="257" dir="0" index="5" bw="2" slack="0"/>
<pin id="258" dir="1" index="6" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_V_3/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="p_Result_6_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="4" slack="0"/>
<pin id="264" dir="0" index="2" bw="3" slack="0"/>
<pin id="265" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="last_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="3"/>
<pin id="271" dir="0" index="1" bw="1" slack="1"/>
<pin id="272" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="last/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="icmp_ln935_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="1"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln935/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_V_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="4" slack="1"/>
<pin id="281" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_V_4_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="0" index="1" bw="4" slack="0"/>
<pin id="286" dir="0" index="2" bw="4" slack="1"/>
<pin id="287" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_4/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="p_Result_s_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="0"/>
<pin id="291" dir="0" index="1" bw="4" slack="0"/>
<pin id="292" dir="0" index="2" bw="3" slack="0"/>
<pin id="293" dir="0" index="3" bw="1" slack="0"/>
<pin id="294" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="p_Result_7_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="4" slack="1"/>
<pin id="303" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_7/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="l_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="0" index="2" bw="1" slack="0"/>
<pin id="310" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/5 "/>
</bind>
</comp>

<comp id="314" class="1004" name="trunc_ln943_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln943/5 "/>
</bind>
</comp>

<comp id="318" class="1004" name="sub_ln944_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="1"/>
<pin id="321" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln944/6 "/>
</bind>
</comp>

<comp id="323" class="1004" name="trunc_ln947_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947/6 "/>
</bind>
</comp>

<comp id="327" class="1004" name="lsb_index_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="6" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="1"/>
<pin id="330" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/7 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="31" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="0" index="2" bw="1" slack="0"/>
<pin id="336" dir="0" index="3" bw="6" slack="0"/>
<pin id="337" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="342" class="1004" name="sub_ln947_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="3" slack="0"/>
<pin id="344" dir="0" index="1" bw="3" slack="1"/>
<pin id="345" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947/7 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln947_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="3" slack="0"/>
<pin id="349" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln947/7 "/>
</bind>
</comp>

<comp id="351" class="1004" name="lshr_ln947_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="3" slack="0"/>
<pin id="354" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln947/7 "/>
</bind>
</comp>

<comp id="357" class="1004" name="p_Result_4_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="3"/>
<pin id="359" dir="0" index="1" bw="4" slack="0"/>
<pin id="360" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_4/7 "/>
</bind>
</comp>

<comp id="362" class="1004" name="icmp_ln947_1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947_1/7 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln958_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="6" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="1"/>
<pin id="371" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln958/7 "/>
</bind>
</comp>

<comp id="373" class="1004" name="sub_ln958_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="6" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="1"/>
<pin id="376" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln958/7 "/>
</bind>
</comp>

<comp id="378" class="1004" name="trunc_ln944_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="2"/>
<pin id="380" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln944/8 "/>
</bind>
</comp>

<comp id="381" class="1004" name="icmp_ln947_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="31" slack="1"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947/8 "/>
</bind>
</comp>

<comp id="386" class="1004" name="a_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="1"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/8 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_8_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="1"/>
<pin id="394" dir="0" index="2" bw="6" slack="0"/>
<pin id="395" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/8 "/>
</bind>
</comp>

<comp id="398" class="1004" name="xor_ln949_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln949_1/8 "/>
</bind>
</comp>

<comp id="404" class="1004" name="xor_ln949_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="0"/>
<pin id="406" dir="0" index="1" bw="4" slack="0"/>
<pin id="407" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln949/8 "/>
</bind>
</comp>

<comp id="410" class="1004" name="p_Result_3_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="4" slack="4"/>
<pin id="413" dir="0" index="2" bw="4" slack="0"/>
<pin id="414" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/8 "/>
</bind>
</comp>

<comp id="417" class="1004" name="and_ln949_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949/8 "/>
</bind>
</comp>

<comp id="423" class="1004" name="or_ln949_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln949/8 "/>
</bind>
</comp>

<comp id="429" class="1004" name="or_ln_i_i_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="0" index="2" bw="1" slack="0"/>
<pin id="433" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln_i_i/8 "/>
</bind>
</comp>

<comp id="437" class="1004" name="m_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="4" slack="4"/>
<pin id="439" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/8 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln957_1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="4" slack="4"/>
<pin id="442" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln957_1/8 "/>
</bind>
</comp>

<comp id="443" class="1004" name="icmp_ln958_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="1"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln958/8 "/>
</bind>
</comp>

<comp id="448" class="1004" name="grp_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="4" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="1"/>
<pin id="451" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln958/8 "/>
</bind>
</comp>

<comp id="453" class="1004" name="zext_ln958_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="1"/>
<pin id="455" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln958_1/8 "/>
</bind>
</comp>

<comp id="456" class="1004" name="grp_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="4" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln958/8 "/>
</bind>
</comp>

<comp id="462" class="1004" name="zext_ln958_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln958/10 "/>
</bind>
</comp>

<comp id="465" class="1004" name="m_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="2"/>
<pin id="467" dir="0" index="1" bw="32" slack="0"/>
<pin id="468" dir="0" index="2" bw="64" slack="1"/>
<pin id="469" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_1/10 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln961_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="2"/>
<pin id="473" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln961/10 "/>
</bind>
</comp>

<comp id="474" class="1004" name="m_2_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="0" index="1" bw="64" slack="0"/>
<pin id="477" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/10 "/>
</bind>
</comp>

<comp id="480" class="1004" name="m_5_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="63" slack="0"/>
<pin id="482" dir="0" index="1" bw="64" slack="0"/>
<pin id="483" dir="0" index="2" bw="1" slack="0"/>
<pin id="484" dir="0" index="3" bw="7" slack="0"/>
<pin id="485" dir="1" index="4" bw="63" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_5/10 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_9_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="64" slack="0"/>
<pin id="493" dir="0" index="2" bw="6" slack="0"/>
<pin id="494" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/10 "/>
</bind>
</comp>

<comp id="498" class="1004" name="select_ln964_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="1"/>
<pin id="500" dir="0" index="1" bw="8" slack="0"/>
<pin id="501" dir="0" index="2" bw="8" slack="0"/>
<pin id="502" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln964/11 "/>
</bind>
</comp>

<comp id="505" class="1004" name="m_6_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="63" slack="2"/>
<pin id="507" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_6/12 "/>
</bind>
</comp>

<comp id="508" class="1004" name="sub_ln964_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="3" slack="0"/>
<pin id="510" dir="0" index="1" bw="8" slack="7"/>
<pin id="511" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln964/12 "/>
</bind>
</comp>

<comp id="513" class="1004" name="add_ln964_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="0"/>
<pin id="515" dir="0" index="1" bw="8" slack="1"/>
<pin id="516" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln964/12 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_4316_i_i_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="9" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="9"/>
<pin id="521" dir="0" index="2" bw="8" slack="0"/>
<pin id="522" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4316_i_i/12 "/>
</bind>
</comp>

<comp id="525" class="1004" name="p_Result_8_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="64" slack="0"/>
<pin id="527" dir="0" index="1" bw="63" slack="0"/>
<pin id="528" dir="0" index="2" bw="9" slack="0"/>
<pin id="529" dir="0" index="3" bw="6" slack="0"/>
<pin id="530" dir="0" index="4" bw="6" slack="0"/>
<pin id="531" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_8/12 "/>
</bind>
</comp>

<comp id="537" class="1004" name="trunc_ln738_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="64" slack="0"/>
<pin id="539" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln738/12 "/>
</bind>
</comp>

<comp id="541" class="1004" name="bitcast_ln739_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="0"/>
<pin id="543" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln739/12 "/>
</bind>
</comp>

<comp id="545" class="1004" name="select_ln935_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="8"/>
<pin id="547" dir="0" index="1" bw="32" slack="0"/>
<pin id="548" dir="0" index="2" bw="32" slack="0"/>
<pin id="549" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln935/12 "/>
</bind>
</comp>

<comp id="553" class="1005" name="is_last_0_i_loc_read_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="3"/>
<pin id="555" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="is_last_0_i_loc_read "/>
</bind>
</comp>

<comp id="561" class="1005" name="i_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="13" slack="0"/>
<pin id="563" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="566" class="1005" name="tmp_data_V_01_i_i_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="4" slack="1"/>
<pin id="568" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_01_i_i "/>
</bind>
</comp>

<comp id="571" class="1005" name="tmp_data_V_12_i_i_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="4" slack="1"/>
<pin id="573" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_12_i_i "/>
</bind>
</comp>

<comp id="576" class="1005" name="tmp_data_V_23_i_i_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="4" slack="1"/>
<pin id="578" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_23_i_i "/>
</bind>
</comp>

<comp id="581" class="1005" name="tmp_data_V_34_i_i_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="4" slack="1"/>
<pin id="583" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_34_i_i "/>
</bind>
</comp>

<comp id="586" class="1005" name="shl_ln_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="14" slack="1"/>
<pin id="588" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="594" class="1005" name="j_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="3" slack="0"/>
<pin id="596" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="599" class="1005" name="icmp_ln32_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="1"/>
<pin id="601" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln32 "/>
</bind>
</comp>

<comp id="604" class="1005" name="tmp_V_3_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="4" slack="1"/>
<pin id="606" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_3 "/>
</bind>
</comp>

<comp id="611" class="1005" name="p_Result_6_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="1"/>
<pin id="613" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_6 "/>
</bind>
</comp>

<comp id="617" class="1005" name="last_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="8"/>
<pin id="619" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="last "/>
</bind>
</comp>

<comp id="622" class="1005" name="icmp_ln935_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="1"/>
<pin id="624" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="icmp_ln935 "/>
</bind>
</comp>

<comp id="627" class="1005" name="tmp_V_4_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="4" slack="3"/>
<pin id="629" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="tmp_V_4 "/>
</bind>
</comp>

<comp id="635" class="1005" name="p_Result_s_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="4" slack="1"/>
<pin id="637" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="640" class="1005" name="l_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="1"/>
<pin id="642" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="645" class="1005" name="trunc_ln943_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="8" slack="7"/>
<pin id="647" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln943 "/>
</bind>
</comp>

<comp id="650" class="1005" name="sub_ln944_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="1"/>
<pin id="652" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln944 "/>
</bind>
</comp>

<comp id="658" class="1005" name="trunc_ln947_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="3" slack="1"/>
<pin id="660" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln947 "/>
</bind>
</comp>

<comp id="663" class="1005" name="lsb_index_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="1"/>
<pin id="665" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lsb_index "/>
</bind>
</comp>

<comp id="669" class="1005" name="tmp_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="31" slack="1"/>
<pin id="671" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="674" class="1005" name="icmp_ln947_1_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="1"/>
<pin id="676" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln947_1 "/>
</bind>
</comp>

<comp id="679" class="1005" name="add_ln958_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="1"/>
<pin id="681" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln958 "/>
</bind>
</comp>

<comp id="684" class="1005" name="sub_ln958_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="1"/>
<pin id="686" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln958 "/>
</bind>
</comp>

<comp id="689" class="1005" name="or_ln_i_i_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="2"/>
<pin id="691" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="or_ln_i_i "/>
</bind>
</comp>

<comp id="694" class="1005" name="m_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="64" slack="1"/>
<pin id="696" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="699" class="1005" name="zext_ln957_1_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="1"/>
<pin id="701" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln957_1 "/>
</bind>
</comp>

<comp id="704" class="1005" name="icmp_ln958_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="2"/>
<pin id="706" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln958 "/>
</bind>
</comp>

<comp id="709" class="1005" name="zext_ln958_1_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="64" slack="1"/>
<pin id="711" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln958_1 "/>
</bind>
</comp>

<comp id="714" class="1005" name="lshr_ln958_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="1"/>
<pin id="716" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln958 "/>
</bind>
</comp>

<comp id="719" class="1005" name="shl_ln958_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="64" slack="1"/>
<pin id="721" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln958 "/>
</bind>
</comp>

<comp id="724" class="1005" name="m_5_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="63" slack="2"/>
<pin id="726" dir="1" index="1" bw="63" slack="2"/>
</pin_list>
<bind>
<opset="m_5 "/>
</bind>
</comp>

<comp id="729" class="1005" name="tmp_9_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="1"/>
<pin id="731" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="734" class="1005" name="select_ln964_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="8" slack="1"/>
<pin id="736" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln964 "/>
</bind>
</comp>

<comp id="739" class="1005" name="select_ln935_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="1"/>
<pin id="741" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln935 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="134"><net_src comp="36" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="143"><net_src comp="48" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="146"><net_src comp="4" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="136" pin=4"/></net>

<net id="155"><net_src comp="128" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="10" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="161"><net_src comp="38" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="54" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="184"><net_src comp="162" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="40" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="162" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="46" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="136" pin="5"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="136" pin="5"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="136" pin="5"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="136" pin="5"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="162" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="50" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="52" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="223"><net_src comp="173" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="173" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="56" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="173" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="60" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="220" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="236" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="62" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="173" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="259"><net_src comp="64" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="247" pin="1"/><net_sink comp="251" pin=5"/></net>

<net id="266"><net_src comp="66" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="251" pin="6"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="68" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="277"><net_src comp="70" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="70" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="278" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="72" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="283" pin="3"/><net_sink comp="289" pin=1"/></net>

<net id="297"><net_src comp="68" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="298"><net_src comp="22" pin="0"/><net_sink comp="289" pin=3"/></net>

<net id="304"><net_src comp="74" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="76" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="311"><net_src comp="78" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="299" pin="3"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="80" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="317"><net_src comp="306" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="82" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="318" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="84" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="338"><net_src comp="86" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="327" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="340"><net_src comp="18" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="341"><net_src comp="88" pin="0"/><net_sink comp="332" pin=3"/></net>

<net id="346"><net_src comp="90" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="342" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="92" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="347" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="351" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="366"><net_src comp="357" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="70" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="94" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="96" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="385"><net_src comp="98" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="381" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="396"><net_src comp="100" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="88" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="402"><net_src comp="391" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="80" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="378" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="102" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="415"><net_src comp="104" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="404" pin="2"/><net_sink comp="410" pin=2"/></net>

<net id="421"><net_src comp="410" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="398" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="417" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="386" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="434"><net_src comp="106" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="98" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="423" pin="2"/><net_sink comp="429" pin=2"/></net>

<net id="447"><net_src comp="22" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="440" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="460"><net_src comp="437" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="453" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="470"><net_src comp="462" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="478"><net_src comp="471" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="465" pin="3"/><net_sink comp="474" pin=1"/></net>

<net id="486"><net_src comp="108" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="474" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="488"><net_src comp="18" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="489"><net_src comp="110" pin="0"/><net_sink comp="480" pin=3"/></net>

<net id="495"><net_src comp="112" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="474" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="96" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="503"><net_src comp="114" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="504"><net_src comp="116" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="512"><net_src comp="118" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="517"><net_src comp="508" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="523"><net_src comp="120" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="513" pin="2"/><net_sink comp="518" pin=2"/></net>

<net id="532"><net_src comp="122" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="505" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="534"><net_src comp="518" pin="3"/><net_sink comp="525" pin=2"/></net>

<net id="535"><net_src comp="124" pin="0"/><net_sink comp="525" pin=3"/></net>

<net id="536"><net_src comp="88" pin="0"/><net_sink comp="525" pin=4"/></net>

<net id="540"><net_src comp="525" pin="5"/><net_sink comp="537" pin=0"/></net>

<net id="544"><net_src comp="537" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="550"><net_src comp="126" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="551"><net_src comp="541" pin="1"/><net_sink comp="545" pin=2"/></net>

<net id="552"><net_src comp="545" pin="3"/><net_sink comp="148" pin=4"/></net>

<net id="556"><net_src comp="130" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="564"><net_src comp="186" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="569"><net_src comp="192" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="574"><net_src comp="196" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="579"><net_src comp="200" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="251" pin=3"/></net>

<net id="584"><net_src comp="204" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="251" pin=4"/></net>

<net id="589"><net_src comp="212" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="597"><net_src comp="230" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="602"><net_src comp="241" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="607"><net_src comp="251" pin="6"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="609"><net_src comp="604" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="610"><net_src comp="604" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="614"><net_src comp="261" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="616"><net_src comp="611" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="620"><net_src comp="269" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="148" pin=3"/></net>

<net id="625"><net_src comp="273" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="630"><net_src comp="283" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="633"><net_src comp="627" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="634"><net_src comp="627" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="638"><net_src comp="289" pin="4"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="643"><net_src comp="306" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="648"><net_src comp="314" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="653"><net_src comp="318" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="655"><net_src comp="650" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="656"><net_src comp="650" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="657"><net_src comp="650" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="661"><net_src comp="323" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="666"><net_src comp="327" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="668"><net_src comp="663" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="672"><net_src comp="332" pin="4"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="677"><net_src comp="362" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="682"><net_src comp="368" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="687"><net_src comp="373" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="692"><net_src comp="429" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="697"><net_src comp="437" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="702"><net_src comp="440" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="707"><net_src comp="443" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="712"><net_src comp="453" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="717"><net_src comp="448" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="722"><net_src comp="456" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="465" pin=2"/></net>

<net id="727"><net_src comp="480" pin="4"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="732"><net_src comp="490" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="737"><net_src comp="498" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="742"><net_src comp="545" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="148" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_data | {13 }
	Port: out_last_V | {13 }
 - Input state : 
	Port: Loop_2_proc : out_local_V_data_0_V | {2 }
	Port: Loop_2_proc : out_local_V_data_1_V | {2 }
	Port: Loop_2_proc : out_local_V_data_2_V | {2 }
	Port: Loop_2_proc : out_local_V_data_3_V | {2 }
	Port: Loop_2_proc : is_last_0_i_loc | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln29 : 1
		i : 1
		br_ln29 : 2
		trunc_ln32 : 1
		shl_ln : 2
	State 3
		zext_ln31 : 1
		icmp_ln31 : 1
		j : 1
		br_ln31 : 2
		add_ln32 : 2
		icmp_ln32 : 3
		trunc_ln935 : 1
		tmp_V_3 : 2
		p_Result_6 : 3
	State 4
		tmp_V_4 : 1
		p_Result_s : 2
	State 5
		l : 1
		trunc_ln943 : 2
	State 6
		trunc_ln947 : 1
	State 7
		tmp : 1
		zext_ln947 : 1
		lshr_ln947 : 2
		p_Result_4 : 3
		icmp_ln947_1 : 3
	State 8
		a : 1
		xor_ln949_1 : 1
		xor_ln949 : 1
		p_Result_3 : 1
		and_ln949 : 2
		or_ln949 : 2
		or_ln_i_i : 2
		lshr_ln958 : 1
		shl_ln958 : 1
	State 9
	State 10
		m_1 : 1
		m_2 : 2
		m_5 : 3
		tmp_9 : 3
	State 11
	State 12
		add_ln964 : 1
		tmp_4316_i_i : 2
		p_Result_8 : 3
		trunc_ln738 : 4
		bitcast_ln739 : 5
		select_ln935 : 6
		write_ln23 : 7
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|   lshr   |         lshr_ln947_fu_351        |    0    |    10   |
|          |            grp_fu_448            |   140   |   126   |
|----------|----------------------------------|---------|---------|
|    shl   |            grp_fu_456            |   140   |   126   |
|----------|----------------------------------|---------|---------|
|          |             i_fu_186             |    0    |    17   |
|          |             j_fu_230             |    0    |    12   |
|          |          add_ln32_fu_236         |    0    |    19   |
|    add   |         lsb_index_fu_327         |    0    |    39   |
|          |         add_ln958_fu_368         |    0    |    39   |
|          |            m_2_fu_474            |    0    |    71   |
|          |         add_ln964_fu_513         |    0    |    8    |
|----------|----------------------------------|---------|---------|
|          |           tmp_V_fu_278           |    0    |    13   |
|          |         sub_ln944_fu_318         |    0    |    39   |
|    sub   |         sub_ln947_fu_342         |    0    |    12   |
|          |         sub_ln958_fu_373         |    0    |    39   |
|          |         sub_ln964_fu_508         |    0    |    8    |
|----------|----------------------------------|---------|---------|
|          |          tmp_V_4_fu_283          |    0    |    4    |
|  select  |            m_1_fu_465            |    0    |    64   |
|          |        select_ln964_fu_498       |    0    |    8    |
|          |        select_ln935_fu_545       |    0    |    32   |
|----------|----------------------------------|---------|---------|
|          |         icmp_ln29_fu_180         |    0    |    13   |
|          |         icmp_ln31_fu_224         |    0    |    9    |
|          |         icmp_ln32_fu_241         |    0    |    13   |
|   icmp   |         icmp_ln935_fu_273        |    0    |    9    |
|          |        icmp_ln947_1_fu_362       |    0    |    9    |
|          |         icmp_ln947_fu_381        |    0    |    18   |
|          |         icmp_ln958_fu_443        |    0    |    18   |
|----------|----------------------------------|---------|---------|
|   cttz   |             l_fu_306             |    40   |    36   |
|----------|----------------------------------|---------|---------|
|    mux   |          tmp_V_3_fu_251          |    0    |    21   |
|----------|----------------------------------|---------|---------|
|          |            last_fu_269           |    0    |    2    |
|    and   |         p_Result_4_fu_357        |    0    |    4    |
|          |             a_fu_386             |    0    |    2    |
|          |         and_ln949_fu_417         |    0    |    2    |
|----------|----------------------------------|---------|---------|
|    xor   |        xor_ln949_1_fu_398        |    0    |    2    |
|          |         xor_ln949_fu_404         |    0    |    4    |
|----------|----------------------------------|---------|---------|
|    or    |          or_ln949_fu_423         |    0    |    2    |
|----------|----------------------------------|---------|---------|
|   read   | is_last_0_i_loc_read_read_fu_130 |    0    |    0    |
|          |       empty_482_read_fu_136      |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   write  |         grp_write_fu_148         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |     tmp_data_V_01_i_i_fu_192     |    0    |    0    |
|extractvalue|     tmp_data_V_12_i_i_fu_196     |    0    |    0    |
|          |     tmp_data_V_23_i_i_fu_200     |    0    |    0    |
|          |     tmp_data_V_34_i_i_fu_204     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         trunc_ln32_fu_208        |    0    |    0    |
|          |        trunc_ln935_fu_247        |    0    |    0    |
|   trunc  |        trunc_ln943_fu_314        |    0    |    0    |
|          |        trunc_ln947_fu_323        |    0    |    0    |
|          |        trunc_ln944_fu_378        |    0    |    0    |
|          |        trunc_ln738_fu_537        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |           shl_ln_fu_212          |    0    |    0    |
|bitconcatenate|         p_Result_7_fu_299        |    0    |    0    |
|          |         or_ln_i_i_fu_429         |    0    |    0    |
|          |        tmp_4316_i_i_fu_518       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         zext_ln31_fu_220         |    0    |    0    |
|          |         zext_ln947_fu_347        |    0    |    0    |
|          |             m_fu_437             |    0    |    0    |
|   zext   |        zext_ln957_1_fu_440       |    0    |    0    |
|          |        zext_ln958_1_fu_453       |    0    |    0    |
|          |         zext_ln958_fu_462        |    0    |    0    |
|          |         zext_ln961_fu_471        |    0    |    0    |
|          |            m_6_fu_505            |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         p_Result_6_fu_261        |    0    |    0    |
| bitselect|           tmp_8_fu_391           |    0    |    0    |
|          |         p_Result_3_fu_410        |    0    |    0    |
|          |           tmp_9_fu_490           |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         p_Result_s_fu_289        |    0    |    0    |
|partselect|            tmp_fu_332            |    0    |    0    |
|          |            m_5_fu_480            |    0    |    0    |
|----------|----------------------------------|---------|---------|
|  partset |         p_Result_8_fu_525        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |   320   |   850   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln958_reg_679     |   32   |
|      i1_0_i_i_reg_158      |   13   |
|          i_reg_561         |   13   |
|      icmp_ln32_reg_599     |    1   |
|     icmp_ln935_reg_622     |    1   |
|    icmp_ln947_1_reg_674    |    1   |
|     icmp_ln958_reg_704     |    1   |
|is_last_0_i_loc_read_reg_553|    1   |
|      j3_0_i_i_reg_169      |    3   |
|          j_reg_594         |    3   |
|          l_reg_640         |   32   |
|        last_reg_617        |    1   |
|      lsb_index_reg_663     |   32   |
|     lshr_ln958_reg_714     |   32   |
|         m_5_reg_724        |   63   |
|          m_reg_694         |   64   |
|      or_ln_i_i_reg_689     |   32   |
|     p_Result_6_reg_611     |    1   |
|     p_Result_s_reg_635     |    4   |
|    select_ln935_reg_739    |   32   |
|    select_ln964_reg_734    |    8   |
|      shl_ln958_reg_719     |   64   |
|       shl_ln_reg_586       |   14   |
|      sub_ln944_reg_650     |   32   |
|      sub_ln958_reg_684     |   32   |
|        tmp_9_reg_729       |    1   |
|       tmp_V_3_reg_604      |    4   |
|       tmp_V_4_reg_627      |    4   |
|  tmp_data_V_01_i_i_reg_566 |    4   |
|  tmp_data_V_12_i_i_reg_571 |    4   |
|  tmp_data_V_23_i_i_reg_576 |    4   |
|  tmp_data_V_34_i_i_reg_581 |    4   |
|         tmp_reg_669        |   31   |
|     trunc_ln943_reg_645    |    8   |
|     trunc_ln947_reg_658    |    3   |
|    zext_ln957_1_reg_699    |   32   |
|    zext_ln958_1_reg_709    |   64   |
+----------------------------+--------+
|            Total           |   675  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_148 |  p4  |   2  |  32  |   64   ||    9    |
|    grp_fu_448    |  p0  |   2  |   4  |    8   ||    9    |
|    grp_fu_456    |  p0  |   2  |   4  |    8   ||    9    |
|    grp_fu_456    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   144  ||  7.076  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   320  |   850  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   36   |
|  Register |    -   |   675  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   995  |   886  |
+-----------+--------+--------+--------+
