#ifndef __MEMORY_R8A7373_H__
#define __MEMORY_R8A7373_H__

/* Please refer EOSCDP-DES-0009988_AnnexA.xlsx */

#define SDRAM_MODEM_START_ADDR				0x40000000
#define SDRAM_MODEM_END_ADDR				0x43FBFFFF
#define SDRAM_DIAMOND_START_ADDR			0x43FC0000
#define SDRAM_DIAMOND_END_ADDR				0x43FFFFFF

#define SDRAM_NON_SECURE_SPINLOCK_START_ADDR		0x44000000
#define SDRAM_NON_SECURE_SPINLOCK_END_ADDR		0x44000FFF
#define SDRAM_SMC_START_ADDR				0x44001000
#define SDRAM_SMC_END_ADDR				0x44800FFF
#define SDRAM_CRASHLOG_START_ADDR			0x44801000
#define SDRAM_CRASHLOG_END_ADDR				0x44900FFF
#define SDRAM_STM_TRACE_BUFFER_START_ADDR		0x44901000
#define SDRAM_STM_TRACE_BUFFER_END_ADDR			0x464FFBFF
#define SDRAM_SOFT_SEMAPHORE_TVRF_START_ADDR		0x464FFC00
#define SDRAM_SOFT_SEMAPHORE_TVRF_END_ADDR		0x464FFC7F
#define SDRAM_SOFT_SEMAPHORE_FREQ_START_ADDR		0x464FFC80
#define SDRAM_SOFT_SEMAPHORE_FREQ_END_ADDR		0x464FFDFF
#define SDRAM_SOFT_SEMAPHORE_E20_START_ADDR		0x464FFE00
#define SDRAM_SOFT_SEMAPHORE_E20_END_ADDR		0x464FFE7F
/* Reserved 464FFE80 - 464FFF7F */
#define SDRAM_NON_VOLATILE_FLAG_AREA_START_ADDR		0x464FFF80
#define SDRAM_NON_VOLATILE_FLAG_AREA_END_ADDR		0x464FFFFF

#define SDRAM_SDTOC_START_ADDR				0x46500000
#define SDRAM_SDTOC_END_ADDR				0x465FDFFF
#define SDRAM_SECURE_SPINLOCK_AND_DATA_START_ADDR	0x465FE000
#define SDRAM_SECURE_SPINLOCK_AND_DATA_END_ADDR		0x465FFFFF

#define SDRAM_CAMERA_START_ADDR				0x46600000
#define SDRAM_CAMERA_END_ADDR				0x477FFFFF
#define SDRAM_VOCODER_START_ADDR			0x47800000
#define SDRAM_VOCODER_END_ADDR				0x47FFFFFF
#define SDRAM_TUNE_UP_VALUE_START_ADDR			0x48000000
#define SDRAM_TUNE_UP_VALUE_END_ADDR			0x483FFFFF
#define SDRAM_SGX_COMPOSITION_BUFFER_START_ADDR		0x48400000
#define SDRAM_SGX_COMPOSITION_BUFFER_END_ADDR		0x487FFFFF
#define SDRAM_REGISTER_DUMP_AREA_START_ADDR		0x48800000
#define SDRAM_REGISTER_DUMP_AREA_END_ADDR		0x48807FFF
/* Reserved 48808000 - 48AFFFFF */
#define SDRAM_MFI_START_ADDR				0x48B00000
#define SDRAM_MFI_END_ADDR				0x48BFFFFF

#define SDRAM_FRAME_BUFFER_START_ADDR			0x48C00000
#define SDRAM_FRAME_BUFFER_END_ADDR			0x48FFFFFF

#define SDRAM_SH_FIRM_START_ADDR			0x49000000
#define SDRAM_SH_FIRM_END_ADDR				0x4ADFFFFF
#define SDRAM_OMX_START_ADDR				0x4AE00000
#define SDRAM_OMX_END_ADDR				0x4BFFFFFF

#define SDRAM_KERNEL_START_ADDR				0x4C000000
#define SDRAM_KERNEL_END_ADDR				0x7F9FFFFF

#define SDRAM_GPAPI_SHARED_START_ADDR			0x7FA00000
#define SDRAM_GPAPI_SHARED_END_ADDR			0x7FCFFFFF
#define SDRAM_GPAPI_APP_START_ADDR			0x7FD00000
#define SDRAM_GPAPI_APP_END_ADDR			0x7FFFFFFF

#endif /* __MEMORY_R8A7373_H__ */
