Warning (10268): Verilog HDL information at elevador_v2.sv(63): always construct contains both blocking and non-blocking assignments File: C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2 - Kevin e Thiago/elevador_v2.sv Line: 63
Warning (10268): Verilog HDL information at elevador_v2.sv(977): always construct contains both blocking and non-blocking assignments File: C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2 - Kevin e Thiago/elevador_v2.sv Line: 977
Warning (10268): Verilog HDL information at elevador_v2.sv(1608): always construct contains both blocking and non-blocking assignments File: C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2 - Kevin e Thiago/elevador_v2.sv Line: 1608
Warning (10268): Verilog HDL information at elevador_v2.sv(1752): always construct contains both blocking and non-blocking assignments File: C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2 - Kevin e Thiago/elevador_v2.sv Line: 1752
