{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704971820428 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704971820428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 11 12:17:00 2024 " "Processing started: Thu Jan 11 12:17:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704971820428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1704971820428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hyperram_system -c hyperram_system " "Command: quartus_sta hyperram_system -c hyperram_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1704971820429 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1704971820467 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1704971820770 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1704971820770 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704971820843 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704971820843 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704971821375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704971821375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704971821375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704971821375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704971821375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704971821375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704971821375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704971821375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704971821375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704971821375 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1704971821375 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704971821375 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1704971821375 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704971821375 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1704971821375 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704971821375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704971821375 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1704971821375 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1704971821375 ""}
{ "Info" "ISTA_SDC_FOUND" "avs_hram_converter_TEST_advanced.sdc " "Reading SDC File: 'avs_hram_converter_TEST_advanced.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1704971821455 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1704971821456 ""}
{ "Info" "ISTA_SDC_FOUND" "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'avs_hram_converter_TEST_advanced/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1704971821458 ""}
{ "Info" "ISTA_SDC_FOUND" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.sdc " "Reading SDC File: 'avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1704971821494 ""}
{ "Info" "ISTA_SDC_FOUND" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc " "Reading SDC File: 'avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1704971821524 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 5 clk port " "Ignored filter at avs_hram_converter.sdc(5): clk could not be matched with a port" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821524 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock avs_hram_converter.sdc 5 Argument <targets> is an empty collection " "Ignored create_clock at avs_hram_converter.sdc(5): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{clk\}\] " "create_clock -name \{clk\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{clk\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821525 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821525 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 11 avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out register " "Ignored filter at avs_hram_converter.sdc(11): avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out could not be matched with a register" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821525 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock avs_hram_converter.sdc 8 Argument <targets> is an empty collection " "Ignored create_clock at avs_hram_converter.sdc(8): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock \\\n  -name \{rwdsgen\} \\\n  -period 20.000 \\\n  \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out\}\] " "create_clock \\\n  -name \{rwdsgen\} \\\n  -period 20.000 \\\n  \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821525 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821525 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 16 EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|inclk\[0\] pin " "Ignored filter at avs_hram_converter.sdc(16): EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|inclk\[0\] could not be matched with a pin" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821526 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 19 EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|clk\[0\] pin " "Ignored filter at avs_hram_converter.sdc(19): EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a pin" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821526 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock avs_hram_converter.sdc 14 Argument <targets> is an empty collection " "Ignored create_generated_clock at avs_hram_converter.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock \\\n    -name \{shifted_clock\} \\\n    -source \[get_pins \{EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] \\\n    -phase 90 \\\n    -duty_cycle 50 \\\n    \[get_pins \{EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "create_generated_clock \\\n    -name \{shifted_clock\} \\\n    -source \[get_pins \{EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] \\\n    -phase 90 \\\n    -duty_cycle 50 \\\n    \[get_pins \{EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821526 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 14 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821526 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock avs_hram_converter.sdc 14 Argument -source is an empty collection " "Ignored create_generated_clock at avs_hram_converter.sdc(14): Argument -source is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821526 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 24 EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] pin " "Ignored filter at avs_hram_converter.sdc(24): EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] could not be matched with a pin" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821526 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 27 EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] pin " "Ignored filter at avs_hram_converter.sdc(27): EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a pin" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821527 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock avs_hram_converter.sdc 22 Argument <targets> is an empty collection " "Ignored create_generated_clock at avs_hram_converter.sdc(22): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock \\\n    -name \{clk_x8\} \\\n    -source \[get_pins \{EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] \\\n    -multiply_by 8 \\\n    -duty_cycle 50 \\\n    \[get_pins \{EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "create_generated_clock \\\n    -name \{clk_x8\} \\\n    -source \[get_pins \{EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] \\\n    -multiply_by 8 \\\n    -duty_cycle 50 \\\n    \[get_pins \{EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821527 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 22 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821527 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock avs_hram_converter.sdc 22 Argument -source is an empty collection " "Ignored create_generated_clock at avs_hram_converter.sdc(22): Argument -source is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821527 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 30 clk, clock " "Ignored filter at avs_hram_converter.sdc(30): clk, could not be matched with a clock" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821527 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 30 clk_x8 clock " "Ignored filter at avs_hram_converter.sdc(30): clk_x8 could not be matched with a clock" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821527 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 30 rwdsgen clock " "Ignored filter at avs_hram_converter.sdc(30): rwdsgen could not be matched with a clock" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821527 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups avs_hram_converter.sdc 30 Argument -group with value clk, clk_x8 could not match any element of the following types: ( clk ) " "Ignored set_clock_groups at avs_hram_converter.sdc(30): Argument -group with value clk, clk_x8 could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \{clk, clk_x8\} -group \{rwdsgen\} " "set_clock_groups -asynchronous -group \{clk, clk_x8\} -group \{rwdsgen\}" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821528 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821528 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups avs_hram_converter.sdc 30 Argument -group with value rwdsgen could not match any element of the following types: ( clk ) " "Ignored set_clock_groups at avs_hram_converter.sdc(30): Argument -group with value rwdsgen could not match any element of the following types: ( clk )" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821528 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1704971821528 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 37 avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|system_clear_n register " "Ignored filter at avs_hram_converter.sdc(37): avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|system_clear_n could not be matched with a register" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821528 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path avs_hram_converter.sdc 36 Argument <from> is an empty collection " "Ignored set_multicycle_path at avs_hram_converter.sdc(36): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path \\\n  -from \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|system_clear_n\}\] \\\n  -to \[all_registers\] \\\n  -setup \\\n  -end \\\n  2 " "set_multicycle_path \\\n  -from \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|system_clear_n\}\] \\\n  -to \[all_registers\] \\\n  -setup \\\n  -end \\\n  2" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821529 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821529 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path avs_hram_converter.sdc 42 Argument <from> is an empty collection " "Ignored set_multicycle_path at avs_hram_converter.sdc(42): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path \\\n  -from \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|system_clear_n\}\] \\\n  -to \[all_registers\] \\\n  -hold \\\n  -end \\\n  2 " "set_multicycle_path \\\n  -from \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|system_clear_n\}\] \\\n  -to \[all_registers\] \\\n  -hold \\\n  -end \\\n  2" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821529 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821529 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 51 avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:msb\|dout\[*\] register " "Ignored filter at avs_hram_converter.sdc(51): avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:msb\|dout\[*\] could not be matched with a register" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821530 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path avs_hram_converter.sdc 50 Argument <from> is an empty collection " "Ignored set_multicycle_path at avs_hram_converter.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path \\\n  -from \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:msb\|dout\[*\]\}\] \\\n  -to \[all_registers\] \\\n  -setup \\\n  -end \\\n  2 " "set_multicycle_path \\\n  -from \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:msb\|dout\[*\]\}\] \\\n  -to \[all_registers\] \\\n  -setup \\\n  -end \\\n  2" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821530 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821530 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path avs_hram_converter.sdc 56 Argument <from> is an empty collection " "Ignored set_multicycle_path at avs_hram_converter.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path \\\n  -from \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:msb\|dout\[*\]\}\] \\\n  -to \[all_registers\] \\\n  -hold \\\n  -end \\\n  2 " "set_multicycle_path \\\n  -from \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:msb\|dout\[*\]\}\] \\\n  -to \[all_registers\] \\\n  -hold \\\n  -end \\\n  2" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821530 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821530 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 63 avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:lsb\|dout\[*\] register " "Ignored filter at avs_hram_converter.sdc(63): avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:lsb\|dout\[*\] could not be matched with a register" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821530 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path avs_hram_converter.sdc 62 Argument <from> is an empty collection " "Ignored set_multicycle_path at avs_hram_converter.sdc(62): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path \\\n  -from \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:lsb\|dout\[*\]\}\] \\\n  -to \[all_registers\] \\\n  -setup \\\n  -end \\\n  2 " "set_multicycle_path \\\n  -from \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:lsb\|dout\[*\]\}\] \\\n  -to \[all_registers\] \\\n  -setup \\\n  -end \\\n  2" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821531 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821531 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path avs_hram_converter.sdc 68 Argument <from> is an empty collection " "Ignored set_multicycle_path at avs_hram_converter.sdc(68): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path \\\n  -from \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:lsb\|dout\[*\]\}\] \\\n  -to \[all_registers\] \\\n  -hold \\\n  -end \\\n  2 " "set_multicycle_path \\\n  -from \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|reg:lsb\|dout\[*\]\}\] \\\n  -to \[all_registers\] \\\n  -hold \\\n  -end \\\n  2" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821531 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821531 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 77 avs_to_hram_converter_CU:CU\|present_state.read_wait_0 register " "Ignored filter at avs_hram_converter.sdc(77): avs_to_hram_converter_CU:CU\|present_state.read_wait_0 could not be matched with a register" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821531 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 78 avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.reset register " "Ignored filter at avs_hram_converter.sdc(78): avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.reset could not be matched with a register" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821531 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 76 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(76): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_0\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.reset\}\] " "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_0\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.reset\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821531 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821531 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(76): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821531 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 81 avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.idle_intra register " "Ignored filter at avs_hram_converter.sdc(81): avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.idle_intra could not be matched with a register" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821532 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_0\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.idle_intra\}\] " "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_0\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.idle_intra\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821532 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821532 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(79): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821532 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 84 avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.lsb_tx register " "Ignored filter at avs_hram_converter.sdc(84): avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.lsb_tx could not be matched with a register" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821532 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 82 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(82): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_0\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.lsb_tx\}\] " "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_0\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.lsb_tx\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821532 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821532 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(82): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821532 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 87 avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.msb_tx register " "Ignored filter at avs_hram_converter.sdc(87): avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.msb_tx could not be matched with a register" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821533 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_0\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.msb_tx\}\] " "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_0\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.msb_tx\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821533 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821533 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(85): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821533 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 89 avs_to_hram_converter_CU:CU\|present_state.read_wait_1 register " "Ignored filter at avs_hram_converter.sdc(89): avs_to_hram_converter_CU:CU\|present_state.read_wait_1 could not be matched with a register" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821533 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 88 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(88): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_1\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.reset\}\] " "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_1\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.reset\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821533 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821533 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(88): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821533 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 91 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(91): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_1\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.idle_intra\}\] " "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_1\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.idle_intra\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821533 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821533 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(91): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821534 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 94 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(94): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_1\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.lsb_tx\}\] " "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_1\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.lsb_tx\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821534 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821534 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(94): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821534 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 97 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(97): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_1\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.msb_tx\}\] " "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_1\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.msb_tx\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821534 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821534 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 97 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(97): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821534 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 101 avs_to_hram_converter_CU:CU\|present_state.read_wait_2 register " "Ignored filter at avs_hram_converter.sdc(101): avs_to_hram_converter_CU:CU\|present_state.read_wait_2 could not be matched with a register" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821534 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 100 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(100): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_2\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.reset\}\] " "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_2\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.reset\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821534 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821534 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 100 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(100): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821535 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 103 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(103): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_2\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.idle_intra\}\] " "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_2\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.idle_intra\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821535 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821535 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 103 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(103): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821535 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 106 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(106): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_2\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.lsb_tx\}\] " "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_2\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.lsb_tx\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821535 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821535 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 106 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(106): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821535 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 109 Argument <from> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(109): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_2\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.msb_tx\}\] " "set_false_path \\\n    -from \[get_registers \{avs_to_hram_converter_CU:CU\|present_state.read_wait_2\}\] \\\n    -to \[get_registers \{avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\|present_state.msb_tx\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821535 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821535 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avs_hram_converter.sdc 109 Argument <to> is an empty collection " "Ignored set_false_path at avs_hram_converter.sdc(109): Argument <to> is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821535 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 114 clk clock " "Ignored filter at avs_hram_converter.sdc(114): clk could not be matched with a clock" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 114 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821536 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 114 reset_n port " "Ignored filter at avs_hram_converter.sdc(114): reset_n could not be matched with a port" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 114 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821536 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 114 Argument <targets> is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(114): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -max 2.000 \[get_ports \{reset_n\}\] " "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -max 2.000 \[get_ports \{reset_n\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821536 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821536 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 114 Argument -clock is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(114): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821536 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 115 Argument <targets> is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(115): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -min 1.000 \[get_ports \{reset_n\}\] " "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -min 1.000 \[get_ports \{reset_n\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821536 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821536 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 115 Argument -clock is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(115): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821536 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 118 avs_address\[*\] port " "Ignored filter at avs_hram_converter.sdc(118): avs_address\[*\] could not be matched with a port" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 118 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821536 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 118 Argument <targets> is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(118): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -max 2.000 \[get_ports \{avs_address\[*\]\}\] " "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -max 2.000 \[get_ports \{avs_address\[*\]\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821537 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821537 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 118 Argument -clock is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(118): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821537 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 119 Argument <targets> is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(119): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -min 1.000 \[get_ports \{avs_address\[*\]\}\] " "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -min 1.000 \[get_ports \{avs_address\[*\]\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821537 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821537 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 119 Argument -clock is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(119): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821537 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 120 avs_writedata\[*\] port " "Ignored filter at avs_hram_converter.sdc(120): avs_writedata\[*\] could not be matched with a port" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 120 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821537 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 120 Argument <targets> is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(120): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -max 2.000 \[get_ports \{avs_writedata\[*\]\}\] " "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -max 2.000 \[get_ports \{avs_writedata\[*\]\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821537 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821537 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 120 Argument -clock is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(120): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821537 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 121 Argument <targets> is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(121): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -min 1.000 \[get_ports \{avs_writedata\[*\]\}\] " "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -min 1.000 \[get_ports \{avs_writedata\[*\]\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821538 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821538 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 121 Argument -clock is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(121): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821538 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 122 avs_read port " "Ignored filter at avs_hram_converter.sdc(122): avs_read could not be matched with a port" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 122 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821538 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 122 Argument <targets> is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(122): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -max 2.000 \[get_ports \{avs_read\}\] " "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -max 2.000 \[get_ports \{avs_read\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821538 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821538 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 122 Argument -clock is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(122): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821538 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 123 Argument <targets> is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(123): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -min 1.000 \[get_ports \{avs_read\}\] " "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -min 1.000 \[get_ports \{avs_read\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821538 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821538 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 123 Argument -clock is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(123): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821538 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 124 avs_write port " "Ignored filter at avs_hram_converter.sdc(124): avs_write could not be matched with a port" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 124 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821539 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 124 Argument <targets> is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(124): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -max 2.000 \[get_ports \{avs_write\}\] " "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -max 2.000 \[get_ports \{avs_write\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821539 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821539 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 124 Argument -clock is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(124): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821539 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 125 Argument <targets> is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(125): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -min 1.000 \[get_ports \{avs_write\}\] " "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -min 1.000 \[get_ports \{avs_write\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821539 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821539 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 125 Argument -clock is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(125): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821539 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 126 avs_burstcount\[*\] port " "Ignored filter at avs_hram_converter.sdc(126): avs_burstcount\[*\] could not be matched with a port" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 126 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821539 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 126 Argument <targets> is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(126): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -max 2.000 \[get_ports \{avs_burstcount\[*\]\}\] " "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -max 2.000 \[get_ports \{avs_burstcount\[*\]\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821539 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821539 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 126 Argument -clock is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(126): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821540 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 127 Argument <targets> is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(127): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -min 1.000 \[get_ports \{avs_burstcount\[*\]\}\] " "set_input_delay -add_delay -clock \[get_clocks \{clk\}\] -min 1.000 \[get_ports \{avs_burstcount\[*\]\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821540 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821540 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay avs_hram_converter.sdc 127 Argument -clock is an empty collection " "Ignored set_input_delay at avs_hram_converter.sdc(127): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821540 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 130 avs_readdata\[*\] port " "Ignored filter at avs_hram_converter.sdc(130): avs_readdata\[*\] could not be matched with a port" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 130 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821540 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 130 Argument <targets> is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(130): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -max 1.000 \[get_ports \{avs_readdata\[*\]\}\] " "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -max 1.000 \[get_ports \{avs_readdata\[*\]\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821540 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821540 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 130 Argument -clock is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(130): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821540 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 131 Argument <targets> is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(131): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -min 0.000 \[get_ports \{avs_readdata\[*\]\}\] " "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -min 0.000 \[get_ports \{avs_readdata\[*\]\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821540 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821540 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 131 Argument -clock is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(131): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821541 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 132 avs_waitrequest port " "Ignored filter at avs_hram_converter.sdc(132): avs_waitrequest could not be matched with a port" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 132 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821541 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 132 Argument <targets> is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(132): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -max 1.000 \[get_ports \{avs_waitrequest\}\] " "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -max 1.000 \[get_ports \{avs_waitrequest\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 132 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821541 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821541 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 132 Argument -clock is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(132): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821541 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 133 Argument <targets> is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(133): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -min 0.000 \[get_ports \{avs_waitrequest\}\] " "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -min 0.000 \[get_ports \{avs_waitrequest\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 133 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821541 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821541 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 133 Argument -clock is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(133): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821541 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 134 avs_readdatavalid port " "Ignored filter at avs_hram_converter.sdc(134): avs_readdatavalid could not be matched with a port" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 134 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821541 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 134 Argument <targets> is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(134): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -max 1.000 \[get_ports \{avs_readdatavalid\}\] " "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -max 1.000 \[get_ports \{avs_readdatavalid\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 134 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821542 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821542 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 134 Argument -clock is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(134): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821542 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 135 Argument <targets> is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(135): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -min 0.000 \[get_ports \{avs_readdatavalid\}\] " "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -min 0.000 \[get_ports \{avs_readdatavalid\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 135 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821542 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821542 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 135 Argument -clock is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(135): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821542 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 138 hram_RESET_n port " "Ignored filter at avs_hram_converter.sdc(138): hram_RESET_n could not be matched with a port" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 138 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821542 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 138 Argument <targets> is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(138): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -max 1.000 \[get_ports \{hram_RESET_n\}\] " "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -max 1.000 \[get_ports \{hram_RESET_n\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 138 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821542 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 138 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821542 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 138 Argument -clock is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(138): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 138 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821542 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 139 Argument <targets> is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(139): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -min 0.000 \[get_ports \{hram_RESET_n\}\] " "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -min 0.000 \[get_ports \{hram_RESET_n\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 139 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821543 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 139 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821543 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 139 Argument -clock is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(139): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 139 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821543 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 140 hram_CS_n port " "Ignored filter at avs_hram_converter.sdc(140): hram_CS_n could not be matched with a port" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 140 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821543 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 140 Argument <targets> is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(140): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -max 1.000 \[get_ports \{hram_CS_n\}\] " "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -max 1.000 \[get_ports \{hram_CS_n\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 140 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821543 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 140 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821543 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 140 Argument -clock is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(140): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 140 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821543 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 141 Argument <targets> is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(141): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -min 0.000 \[get_ports \{hram_CS_n\}\] " "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -min 0.000 \[get_ports \{hram_CS_n\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 141 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821543 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 141 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821543 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 141 Argument -clock is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(141): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 141 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821543 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 142 hram_RWDS port " "Ignored filter at avs_hram_converter.sdc(142): hram_RWDS could not be matched with a port" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 142 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821544 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 142 Argument <targets> is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(142): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -max 1.000 \[get_ports \{hram_RWDS\}\] " "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -max 1.000 \[get_ports \{hram_RWDS\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 142 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821544 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 142 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821544 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 142 Argument -clock is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(142): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 142 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821544 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 143 Argument <targets> is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(143): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -min 0.000 \[get_ports \{hram_RWDS\}\] " "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -min 0.000 \[get_ports \{hram_RWDS\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 143 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821544 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 143 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821544 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 143 Argument -clock is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(143): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 143 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821544 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 144 hram_DQ\[*\] port " "Ignored filter at avs_hram_converter.sdc(144): hram_DQ\[*\] could not be matched with a port" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 144 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821544 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 144 Argument <targets> is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(144): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -max 1.000 \[get_ports \{hram_DQ\[*\]\}\] " "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -max 1.000 \[get_ports \{hram_DQ\[*\]\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 144 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821544 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 144 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821544 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 144 Argument -clock is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(144): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 144 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821544 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 145 Argument <targets> is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(145): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -min 0.000 \[get_ports \{hram_DQ\[*\]\}\] " "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -min 0.000 \[get_ports \{hram_DQ\[*\]\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 145 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821545 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 145 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821545 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 145 Argument -clock is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(145): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 145 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821545 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 146 hCK_enable port " "Ignored filter at avs_hram_converter.sdc(146): hCK_enable could not be matched with a port" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 146 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821545 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 146 Argument <targets> is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(146): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -max 1.000 \[get_ports \{hCK_enable\}\] " "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -max 1.000 \[get_ports \{hCK_enable\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 146 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821545 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 146 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821545 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 146 Argument -clock is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(146): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 146 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821545 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 147 Argument <targets> is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(147): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -min 0.000 \[get_ports \{hCK_enable\}\] " "set_output_delay -add_delay -clock \[get_clocks \{clk\}\] -min 0.000 \[get_ports \{hCK_enable\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 147 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821545 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 147 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821545 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 147 Argument -clock is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(147): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 147 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821545 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 150 shifted_clock clock " "Ignored filter at avs_hram_converter.sdc(150): shifted_clock could not be matched with a clock" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 150 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821546 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avs_hram_converter.sdc 150 clk90 port " "Ignored filter at avs_hram_converter.sdc(150): clk90 could not be matched with a port" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 150 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821546 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 150 Argument <targets> is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(150): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -clock \[get_clocks \{shifted_clock\}\] -max 1.000 \[get_ports \{clk90\}\] " "set_output_delay -add_delay -clock \[get_clocks \{shifted_clock\}\] -max 1.000 \[get_ports \{clk90\}\]" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 150 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1704971821546 ""}  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 150 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821546 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay avs_hram_converter.sdc 150 Argument -clock is an empty collection " "Ignored set_output_delay at avs_hram_converter.sdc(150): Argument -clock is an empty collection" {  } { { "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc" 150 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1704971821546 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out " "Node: avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|reg:din10\|dout\[15\] avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out " "Register avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|reg:din10\|dout\[15\] is being clocked by avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1704971821557 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1704971821557 "|top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:rwdsgen|dummy_out"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704971821622 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PDS\|avs_hram_converter\|avs_hram_mainconv\|EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PDS\|avs_hram_converter\|avs_hram_mainconv\|EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1704971821626 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PDS\|avs_hram_converter\|avs_hram_mainconv\|EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PDS\|avs_hram_converter\|avs_hram_mainconv\|EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1704971821626 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704971821626 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1704971821692 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1704971821713 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.243 " "Worst-case setup slack is 1.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971821777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971821777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.243               0.000 mainClk  " "    1.243               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971821777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.954               0.000 clk_50MHz  " "    2.954               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971821777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.811               0.000 altera_reserved_tck  " "   44.811               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971821777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704971821777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.429 " "Worst-case hold slack is 0.429" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971821799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971821799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 clk_50MHz  " "    0.429               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971821799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 mainClk  " "    0.451               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971821799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 altera_reserved_tck  " "    0.453               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971821799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704971821799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.800 " "Worst-case recovery slack is 13.800" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971821807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971821807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.800               0.000 clk_50MHz  " "   13.800               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971821807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.845               0.000 altera_reserved_tck  " "   95.845               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971821807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704971821807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.129 " "Worst-case removal slack is 1.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971821816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971821816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.129               0.000 altera_reserved_tck  " "    1.129               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971821816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.446               0.000 clk_50MHz  " "    1.446               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971821816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704971821816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.346 " "Worst-case minimum pulse width slack is 9.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971821825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971821825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.346               0.000 clk_50MHz  " "    9.346               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971821825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.445               0.000 altera_reserved_tck  " "   49.445               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971821825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.577               0.000 mainClk  " "   49.577               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971821825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704971821825 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704971821915 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704971821915 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704971821915 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.400 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.400" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704971821915 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.605 ns " "Worst Case Available Settling Time: 37.605 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704971821915 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704971821915 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704971821915 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704971821915 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704971821915 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1704971821922 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1704971821956 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1704971823093 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out " "Node: avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|reg:din10\|dout\[15\] avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out " "Register avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|reg:din10\|dout\[15\] is being clocked by avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1704971823382 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1704971823382 "|top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:rwdsgen|dummy_out"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704971823414 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PDS\|avs_hram_converter\|avs_hram_mainconv\|EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PDS\|avs_hram_converter\|avs_hram_mainconv\|EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1704971823417 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PDS\|avs_hram_converter\|avs_hram_mainconv\|EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PDS\|avs_hram_converter\|avs_hram_mainconv\|EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1704971823417 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704971823417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.007 " "Worst-case setup slack is 2.007" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971823497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971823497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.007               0.000 mainClk  " "    2.007               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971823497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.504               0.000 clk_50MHz  " "    3.504               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971823497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.208               0.000 altera_reserved_tck  " "   45.208               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971823497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704971823497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971823519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971823519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clk_50MHz  " "    0.401               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971823519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971823519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 mainClk  " "    0.430               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971823519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704971823519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.219 " "Worst-case recovery slack is 14.219" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971823533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971823533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.219               0.000 clk_50MHz  " "   14.219               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971823533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.045               0.000 altera_reserved_tck  " "   96.045               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971823533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704971823533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.030 " "Worst-case removal slack is 1.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971823547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971823547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.030               0.000 altera_reserved_tck  " "    1.030               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971823547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.300               0.000 clk_50MHz  " "    1.300               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971823547 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704971823547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.243 " "Worst-case minimum pulse width slack is 9.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971823558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971823558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.243               0.000 clk_50MHz  " "    9.243               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971823558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.319               0.000 altera_reserved_tck  " "   49.319               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971823558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.582               0.000 mainClk  " "   49.582               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971823558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704971823558 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704971823665 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704971823665 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704971823665 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.400 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.400" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704971823665 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.797 ns " "Worst Case Available Settling Time: 37.797 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704971823665 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704971823665 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704971823665 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704971823665 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704971823665 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1704971823673 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out " "Node: avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|reg:din10\|dout\[15\] avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out " "Register avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|reg:din10\|dout\[15\] is being clocked by avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1704971823904 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1704971823904 "|top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:rwdsgen|dummy_out"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704971823949 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PDS\|avs_hram_converter\|avs_hram_mainconv\|EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PDS\|avs_hram_converter\|avs_hram_mainconv\|EU\|clk_shifter\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1704971823952 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PDS\|avs_hram_converter\|avs_hram_mainconv\|EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PDS\|avs_hram_converter\|avs_hram_mainconv\|EU\|pll_x8_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1704971823952 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704971823952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.687 " "Worst-case setup slack is 4.687" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971824035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971824035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.687               0.000 mainClk  " "    4.687               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971824035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.801               0.000 clk_50MHz  " "    5.801               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971824035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.030               0.000 altera_reserved_tck  " "   48.030               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971824035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704971824035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.149 " "Worst-case hold slack is 0.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971824051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971824051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 clk_50MHz  " "    0.149               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971824051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 mainClk  " "    0.152               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971824051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971824051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704971824051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.091 " "Worst-case recovery slack is 17.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971824063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971824063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.091               0.000 clk_50MHz  " "   17.091               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971824063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.124               0.000 altera_reserved_tck  " "   98.124               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971824063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704971824063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.492 " "Worst-case removal slack is 0.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971824084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971824084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 altera_reserved_tck  " "    0.492               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971824084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.592               0.000 clk_50MHz  " "    0.592               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971824084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704971824084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.721 " "Worst-case minimum pulse width slack is 9.721" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971824104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971824104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.721               0.000 clk_50MHz  " "    9.721               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971824104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.180               0.000 mainClk  " "   49.180               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971824104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.289               0.000 altera_reserved_tck  " "   49.289               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704971824104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704971824104 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704971824233 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704971824233 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704971824233 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.400 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.400" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704971824233 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.804 ns " "Worst Case Available Settling Time: 38.804 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704971824233 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704971824233 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704971824233 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704971824233 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704971824233 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1704971824663 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1704971824663 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 145 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 145 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "501 " "Peak virtual memory: 501 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704971824802 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 11 12:17:04 2024 " "Processing ended: Thu Jan 11 12:17:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704971824802 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704971824802 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704971824802 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1704971824802 ""}
