#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Apr 15 20:28:29 2022
# Process ID: 13384
# Current directory: C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11596 C:\Users\rferr\Desktop\Vivado_Projects\Four_Bit_ALU\Four_Bit_ALU.xpr
# Log file: C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/vivado.log
# Journal file: C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU\vivado.jou
# Running On: DESKTOP-HNEPMEK, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 8, Host memory: 34287 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1411.180 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri Apr 15 20:28:55 2022] Launched synth_1...
Run output will be captured here: C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri Apr 15 20:33:00 2022] Launched synth_1...
Run output will be captured here: C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri Apr 15 20:35:44 2022] Launched synth_1...
Run output will be captured here: C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.runs/synth_1/runme.log
file mkdir C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.srcs/sim_1/new/tb_ALU4.vhd w ]
add_files -fileset sim_1 C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.srcs/sim_1/new/tb_ALU4.vhd
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_ALU4'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ALU4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_ALU4_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.srcs/sources_1/new/ALU4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU4'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.srcs/sim_1/new/tb_ALU4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_ALU4'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU4_behav xil_defaultlib.tb_ALU4 -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU4_behav xil_defaultlib.tb_ALU4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture dataflow of entity xil_defaultlib.ALU4 [alu4_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_alu4
Built simulation snapshot tb_ALU4_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1411.180 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ALU4_behav -key {Behavioral:sim_1:Functional:tb_ALU4} -tclbatch {tb_ALU4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_ALU4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ALU4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1411.180 ; gain = 0.000
update_compile_order -fileset sim_1
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.runs/synth_1/ALU4.dcp to C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.srcs/utils_1/imports/synth_1 and adding it to utils fileset
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.runs/synth_1

launch_runs synth_1 -jobs 8
[Fri Apr 15 20:51:29 2022] Launched synth_1...
Run output will be captured here: C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_ALU4'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ALU4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_ALU4_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.srcs/sources_1/new/ALU4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU4'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU4_behav xil_defaultlib.tb_ALU4 -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU4_behav xil_defaultlib.tb_ALU4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture dataflow of entity xil_defaultlib.ALU4 [alu4_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_alu4
Built simulation snapshot tb_ALU4_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ALU4_behav -key {Behavioral:sim_1:Functional:tb_ALU4} -tclbatch {tb_ALU4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_ALU4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ALU4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1411.180 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_ALU4'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ALU4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_ALU4_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.srcs/sim_1/new/tb_ALU4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_ALU4'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU4_behav xil_defaultlib.tb_ALU4 -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU4_behav xil_defaultlib.tb_ALU4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture dataflow of entity xil_defaultlib.ALU4 [alu4_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_alu4
Built simulation snapshot tb_ALU4_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ALU4_behav -key {Behavioral:sim_1:Functional:tb_ALU4} -tclbatch {tb_ALU4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_ALU4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ALU4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1411.180 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_ALU4'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ALU4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_ALU4_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.srcs/sim_1/new/tb_ALU4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_ALU4'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU4_behav xil_defaultlib.tb_ALU4 -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU4_behav xil_defaultlib.tb_ALU4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture dataflow of entity xil_defaultlib.ALU4 [alu4_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_alu4
Built simulation snapshot tb_ALU4_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ALU4_behav -key {Behavioral:sim_1:Functional:tb_ALU4} -tclbatch {tb_ALU4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_ALU4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ALU4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2078.488 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_ALU4'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ALU4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_ALU4_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.srcs/sim_1/new/tb_ALU4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_ALU4'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU4_behav xil_defaultlib.tb_ALU4 -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU4_behav xil_defaultlib.tb_ALU4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture dataflow of entity xil_defaultlib.ALU4 [alu4_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_alu4
Built simulation snapshot tb_ALU4_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ALU4_behav -key {Behavioral:sim_1:Functional:tb_ALU4} -tclbatch {tb_ALU4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_ALU4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ALU4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2078.488 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_ALU4'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ALU4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_ALU4_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.srcs/sim_1/new/tb_ALU4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_ALU4'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU4_behav xil_defaultlib.tb_ALU4 -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU4_behav xil_defaultlib.tb_ALU4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture dataflow of entity xil_defaultlib.ALU4 [alu4_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_alu4
Built simulation snapshot tb_ALU4_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ALU4_behav -key {Behavioral:sim_1:Functional:tb_ALU4} -tclbatch {tb_ALU4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_ALU4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ALU4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2078.488 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.srcs/utils_1/imports/synth_1/ALU4.dcp with file C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.runs/synth_1/ALU4.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.runs/synth_1

launch_runs synth_1 -jobs 8
[Fri Apr 15 21:15:22 2022] Launched synth_1...
Run output will be captured here: C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_ALU4'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ALU4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_ALU4_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.srcs/sources_1/new/ALU4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU4'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU4_behav xil_defaultlib.tb_ALU4 -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU4_behav xil_defaultlib.tb_ALU4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture dataflow of entity xil_defaultlib.ALU4 [alu4_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_alu4
Built simulation snapshot tb_ALU4_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ALU4_behav -key {Behavioral:sim_1:Functional:tb_ALU4} -tclbatch {tb_ALU4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_ALU4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ALU4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2078.488 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.srcs/utils_1/imports/synth_1/ALU4.dcp with file C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.runs/synth_1/ALU4.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.runs/synth_1

launch_runs synth_1 -jobs 8
[Fri Apr 15 21:18:25 2022] Launched synth_1...
Run output will be captured here: C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_ALU4'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ALU4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_ALU4_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.srcs/sources_1/new/ALU4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU4'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU4_behav xil_defaultlib.tb_ALU4 -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU4_behav xil_defaultlib.tb_ALU4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture dataflow of entity xil_defaultlib.ALU4 [alu4_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_alu4
Built simulation snapshot tb_ALU4_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ALU4_behav -key {Behavioral:sim_1:Functional:tb_ALU4} -tclbatch {tb_ALU4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_ALU4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ALU4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2078.488 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_ALU4'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ALU4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_ALU4_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU4_behav xil_defaultlib.tb_ALU4 -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU4_behav xil_defaultlib.tb_ALU4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ALU4_behav -key {Behavioral:sim_1:Functional:tb_ALU4} -tclbatch {tb_ALU4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_ALU4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ALU4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2078.488 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.srcs/utils_1/imports/synth_1/ALU4.dcp with file C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.runs/synth_1/ALU4.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.runs/synth_1

launch_runs synth_1 -jobs 8
[Fri Apr 15 21:34:51 2022] Launched synth_1...
Run output will be captured here: C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.srcs/utils_1/imports/synth_1/ALU4.dcp with file C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.runs/synth_1/ALU4.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.runs/synth_1

launch_runs synth_1 -jobs 8
[Sat Apr 16 13:08:10 2022] Launched synth_1...
Run output will be captured here: C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_ALU4'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ALU4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_ALU4_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.srcs/sources_1/new/ALU4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU4'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU4_behav xil_defaultlib.tb_ALU4 -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU4_behav xil_defaultlib.tb_ALU4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture dataflow of entity xil_defaultlib.ALU4 [alu4_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_alu4
Built simulation snapshot tb_ALU4_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2078.488 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rferr/Desktop/Vivado_Projects/Four_Bit_ALU/Four_Bit_ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ALU4_behav -key {Behavioral:sim_1:Functional:tb_ALU4} -tclbatch {tb_ALU4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_ALU4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ALU4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2078.488 ; gain = 0.000
