$comment
	File created using the following command:
		vcd file onehot_fsm.msim.vcd -direction
$end
$date
	Tue May 03 19:51:51 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module onehot_fsm_vlg_vec_tst $end
$var reg 1 ! KEY [0:0] $end
$var reg 2 " SW [1:0] $end
$var wire 1 # LEDG [0] $end
$var wire 1 $ LEDR [8] $end
$var wire 1 % LEDR [7] $end
$var wire 1 & LEDR [6] $end
$var wire 1 ' LEDR [5] $end
$var wire 1 ( LEDR [4] $end
$var wire 1 ) LEDR [3] $end
$var wire 1 * LEDR [2] $end
$var wire 1 + LEDR [1] $end
$var wire 1 , LEDR [0] $end
$var wire 1 - sampler $end
$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 KEY[0]~clkctrl_outclk $end
$var wire 1 5 state.state_bit_1~0_combout $end
$var wire 1 6 state.state_bit_1~1_combout $end
$var wire 1 7 SW[0]~clkctrl_outclk $end
$var wire 1 8 state.state_bit_1~regout $end
$var wire 1 9 state.state_bit_2~0_combout $end
$var wire 1 : state.state_bit_2~1_combout $end
$var wire 1 ; state.state_bit_2~regout $end
$var wire 1 < state.state_bit_3~0_combout $end
$var wire 1 = state.state_bit_3~regout $end
$var wire 1 > state.state_bit_0~0_combout $end
$var wire 1 ? state.state_bit_0~1_combout $end
$var wire 1 @ state.state_bit_0~regout $end
$var wire 1 A LEDG~0_combout $end
$var wire 1 B WideOr5~0_combout $end
$var wire 1 C WideOr4~0_combout $end
$var wire 1 D WideOr3~0_combout $end
$var wire 1 E KEY~combout [0] $end
$var wire 1 F SW~combout [1] $end
$var wire 1 G SW~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b1 "
0#
0,
0+
0*
0)
0(
0'
0&
0%
0$
x-
0.
1/
x0
11
12
13
04
05
06
17
08
19
0:
0;
0<
0=
0>
1?
0@
0A
0B
0C
0D
0E
1G
0F
$end
#15000
b1 !
1E
14
0-
1@
1B
16
1,
#30000
b0 !
0E
04
1-
#45000
b1 !
1E
14
0-
18
1C
0B
0?
15
1+
0,
#60000
b0 !
0E
04
1-
#75000
b1 !
1E
14
0-
0@
1B
09
1:
1,
#90000
b0 !
0E
04
1-
#105000
b1 !
1E
14
0-
1;
1D
0C
0B
1A
1*
0+
0,
1#
#120000
b0 !
0E
04
1-
#135000
b1 !
1E
14
0-
#150000
b0 !
0E
04
1-
#165000
b1 !
1E
14
0-
#180000
b0 !
0E
04
1-
#195000
b1 !
1E
14
0-
#210000
b0 !
0E
04
1-
#225000
b1 !
1E
14
0-
#240000
b0 !
0E
04
1-
#255000
b1 !
1E
14
0-
#270000
b0 !
0E
04
1-
#285000
b1 !
1E
14
0-
#300000
b11 "
b0 !
1F
0E
04
1-
1>
1?
#315000
b1 !
1E
14
0-
1@
1B
0A
06
1,
0#
#330000
b0 !
0E
04
1-
#340000
b1 "
0F
0-
19
0:
#345000
b1 !
1E
14
1-
0;
08
0D
0>
16
05
0*
#360000
b0 !
0E
04
0-
#375000
b1 !
1E
14
1-
18
1C
0B
0?
15
1+
0,
#390000
b0 !
0E
04
0-
#405000
b1 !
1E
14
1-
0@
1B
09
1:
1,
#420000
b0 !
0E
04
0-
#435000
b1 !
1E
14
1-
1;
1D
0C
0B
1A
1*
0+
0,
1#
#450000
b0 !
0E
04
0-
#465000
b1 !
1E
14
1-
#480000
b0 !
0E
04
0-
#495000
b1 !
1E
14
1-
#510000
b0 !
0E
04
0-
#525000
b1 !
1E
14
1-
#540000
b0 !
0E
04
0-
#555000
b1 !
1E
14
1-
#570000
b0 !
0E
04
0-
#585000
b1 !
1E
14
1-
#600000
b11 "
b0 !
1F
0E
04
0-
1>
1?
#615000
b1 !
1E
14
1-
1@
1B
0A
06
1,
0#
#630000
b0 !
0E
04
0-
#645000
b1 !
1E
14
1-
08
1C
0B
0>
05
0?
1+
0,
#660000
b0 !
0E
04
0-
#675000
b1 !
1E
14
1-
0@
1B
1<
1,
#690000
b0 !
0E
04
0-
#705000
b1 !
1E
14
1-
1=
0D
0C
0B
1A
1)
0*
0+
0,
1#
#720000
b0 !
0E
04
0-
#735000
b1 !
1E
14
1-
#750000
b0 !
0E
04
0-
#765000
b1 !
1E
14
1-
#780000
b0 !
0E
04
0-
#795000
b1 !
1E
14
1-
#800000
b10 "
0G
07
0-
0;
0=
0A
1>
0<
15
0)
1?
16
0#
#810000
b0 !
0E
04
1-
#825000
b1 !
1E
14
0-
#840000
b0 !
0E
04
1-
#855000
b1 !
1E
14
0-
#870000
b0 "
b0 !
0F
0E
04
1-
0>
19
05
0:
06
#885000
b1 !
1E
14
0-
#900000
b0 !
0E
04
1-
#915000
b1 !
1E
14
0-
#930000
b0 !
0E
04
1-
#945000
b1 !
1E
14
0-
#960000
b0 !
0E
04
1-
#975000
b1 !
1E
14
0-
#990000
b0 !
0E
04
1-
#1000000
