#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Mar 11 00:54:34 2025
# Process ID: 42712
# Current directory: C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/Baseline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent35736 C:\Users\Boyang\Desktop\FPGA-Matrix-Accelerator\Baseline\Baseline.xpr
# Log file: C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/Baseline/vivado.log
# Journal file: C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/Baseline\vivado.jou
# Running On: CANOPUS637, OS: Windows, CPU Frequency: 3072 MHz, CPU Physical cores: 16, Host memory: 33736 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/Baseline/Baseline.xpr
update_compile_order -fileset sources_1
launch_simulation
source Base_top_tb.tcl
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
launch_simulation
source Base_top_tb.tcl
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
launch_simulation
source Base_top_tb.tcl
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
wait_on_run impl_1
run all
close_sim
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 11
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 11
wait_on_run synth_1
launch_runs impl_1 -jobs 11
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 11
wait_on_run impl_1
open_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 11
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 11
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 11
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 11
wait_on_run synth_1
launch_runs impl_1 -jobs 11
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 11
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 11
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 11
wait_on_run impl_1
startgroup
set_property package_pin "" [get_ports [list  {A[0][0][7]} {A[0][0][6]} {A[0][0][5]} {A[0][0][4]} {A[0][0][3]} {A[0][0][2]} {A[0][0][1]} {A[0][0][0]} {A[0][1][7]} {A[0][1][6]} {A[0][1][5]} {A[0][1][4]} {A[0][1][3]} {A[0][1][2]} {A[0][1][1]} {A[0][1][0]} {A[1][0][7]} {A[1][0][6]} {A[1][0][5]} {A[1][0][4]} {A[1][0][3]} {A[1][0][2]} {A[1][0][1]} {A[1][0][0]} {A[1][1][7]} {A[1][1][6]} {A[1][1][5]} {A[1][1][4]} {A[1][1][3]} {A[1][1][2]} {A[1][1][1]} {A[1][1][0]} {B[0][0][7]} {B[0][0][6]} {B[0][0][5]} {B[0][0][4]} {B[0][0][3]} {B[0][0][2]} {B[0][0][1]} {B[0][0][0]} {B[0][1][7]} {B[0][1][6]} {B[0][1][5]} {B[0][1][4]} {B[0][1][3]} {B[0][1][2]} {B[0][1][1]} {B[0][1][0]} {B[1][0][7]} {B[1][0][6]} {B[1][0][5]} {B[1][0][4]} {B[1][0][3]} {B[1][0][2]} {B[1][0][1]} {B[1][0][0]} {B[1][1][7]} {B[1][1][6]} {B[1][1][5]} {B[1][1][4]} {B[1][1][3]} {B[1][1][2]} {B[1][1][1]} {B[1][1][0]} {C[0][0][15]} {C[0][0][14]} {C[0][0][13]} {C[0][0][12]} {C[0][0][11]} {C[0][0][10]} {C[0][0][9]} {C[0][0][8]} {C[0][0][7]} {C[0][0][6]} {C[0][0][5]} {C[0][0][4]} {C[0][0][3]} {C[0][0][2]} {C[0][0][1]} {C[0][0][0]} {C[0][1][15]} {C[0][1][14]} {C[0][1][13]} {C[0][1][12]} {C[0][1][11]} {C[0][1][10]} {C[0][1][9]} {C[0][1][8]} {C[0][1][7]} {C[0][1][6]} {C[0][1][5]} {C[0][1][4]} {C[0][1][3]} {C[0][1][2]} {C[0][1][1]} {C[0][1][0]} {C[1][0][15]} {C[1][0][14]} {C[1][0][13]} {C[1][0][12]} {C[1][0][11]} {C[1][0][10]} {C[1][0][9]} {C[1][0][8]} {C[1][0][7]} {C[1][0][6]} {C[1][0][5]} {C[1][0][4]} {C[1][0][3]} {C[1][0][2]} {C[1][0][1]} {C[1][0][0]} {C[1][1][15]} {C[1][1][14]} {C[1][1][13]} {C[1][1][12]} {C[1][1][11]} {C[1][1][10]} {C[1][1][9]} {C[1][1][8]} {C[1][1][7]} {C[1][1][6]} {C[1][1][5]} {C[1][1][4]} {C[1][1][3]} {C[1][1][2]} {C[1][1][1]} {C[1][1][0]} clk_n clk_p rst]]
place_ports
endgroup
save_constraints -force
save_constraints -force
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
wait_on_run impl_1
close_design
