{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1378266108208 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition " "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1378266108208 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 04 00:41:47 2013 " "Processing started: Wed Sep 04 00:41:47 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1378266108208 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1378266108208 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1378266108209 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1378266108756 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ula.vhd 2 1 " "Using design file ula.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-ula_descrita " "Found design unit 1: ULA-ula_descrita" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1378266109759 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1378266109759 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1378266109759 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA " "Elaborating entity \"ULA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1378266109766 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp ula.vhd(35) " "VHDL Process Statement warning at ula.vhd(35): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1378266109770 "|ULA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_mult ula.vhd(35) " "VHDL Process Statement warning at ula.vhd(35): inferring latch(es) for signal or variable \"temp_mult\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1378266109770 "|ULA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z ula.vhd(71) " "VHDL Process Statement warning at ula.vhd(71): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1378266109771 "|ULA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "N ula.vhd(71) " "VHDL Process Statement warning at ula.vhd(71): inferring latch(es) for signal or variable \"N\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1378266109771 "|ULA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saida ula.vhd(71) " "VHDL Process Statement warning at ula.vhd(71): inferring latch(es) for signal or variable \"saida\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1378266109771 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] ula.vhd(71) " "Inferred latch for \"saida\[0\]\" at ula.vhd(71)" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378266109773 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] ula.vhd(71) " "Inferred latch for \"saida\[1\]\" at ula.vhd(71)" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378266109773 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] ula.vhd(71) " "Inferred latch for \"saida\[2\]\" at ula.vhd(71)" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378266109773 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] ula.vhd(71) " "Inferred latch for \"saida\[3\]\" at ula.vhd(71)" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378266109773 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] ula.vhd(71) " "Inferred latch for \"saida\[4\]\" at ula.vhd(71)" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378266109773 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] ula.vhd(71) " "Inferred latch for \"saida\[5\]\" at ula.vhd(71)" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378266109773 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] ula.vhd(71) " "Inferred latch for \"saida\[6\]\" at ula.vhd(71)" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378266109773 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] ula.vhd(71) " "Inferred latch for \"saida\[7\]\" at ula.vhd(71)" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378266109773 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N ula.vhd(71) " "Inferred latch for \"N\" at ula.vhd(71)" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378266109774 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z ula.vhd(71) " "Inferred latch for \"Z\" at ula.vhd(71)" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378266109774 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[0\] ula.vhd(35) " "Inferred latch for \"temp_mult\[0\]\" at ula.vhd(35)" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378266109774 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[1\] ula.vhd(35) " "Inferred latch for \"temp_mult\[1\]\" at ula.vhd(35)" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378266109774 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[2\] ula.vhd(35) " "Inferred latch for \"temp_mult\[2\]\" at ula.vhd(35)" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378266109774 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[3\] ula.vhd(35) " "Inferred latch for \"temp_mult\[3\]\" at ula.vhd(35)" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378266109775 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[4\] ula.vhd(35) " "Inferred latch for \"temp_mult\[4\]\" at ula.vhd(35)" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378266109775 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[5\] ula.vhd(35) " "Inferred latch for \"temp_mult\[5\]\" at ula.vhd(35)" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378266109775 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[6\] ula.vhd(35) " "Inferred latch for \"temp_mult\[6\]\" at ula.vhd(35)" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378266109775 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[7\] ula.vhd(35) " "Inferred latch for \"temp_mult\[7\]\" at ula.vhd(35)" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378266109775 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[8\] ula.vhd(35) " "Inferred latch for \"temp_mult\[8\]\" at ula.vhd(35)" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378266109775 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[9\] ula.vhd(35) " "Inferred latch for \"temp_mult\[9\]\" at ula.vhd(35)" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378266109775 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[10\] ula.vhd(35) " "Inferred latch for \"temp_mult\[10\]\" at ula.vhd(35)" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378266109776 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[11\] ula.vhd(35) " "Inferred latch for \"temp_mult\[11\]\" at ula.vhd(35)" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378266109776 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[12\] ula.vhd(35) " "Inferred latch for \"temp_mult\[12\]\" at ula.vhd(35)" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378266109776 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[13\] ula.vhd(35) " "Inferred latch for \"temp_mult\[13\]\" at ula.vhd(35)" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378266109776 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[14\] ula.vhd(35) " "Inferred latch for \"temp_mult\[14\]\" at ula.vhd(35)" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378266109776 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[15\] ula.vhd(35) " "Inferred latch for \"temp_mult\[15\]\" at ula.vhd(35)" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378266109776 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] ula.vhd(35) " "Inferred latch for \"temp\[0\]\" at ula.vhd(35)" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378266109777 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] ula.vhd(35) " "Inferred latch for \"temp\[1\]\" at ula.vhd(35)" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378266109777 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] ula.vhd(35) " "Inferred latch for \"temp\[2\]\" at ula.vhd(35)" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378266109777 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] ula.vhd(35) " "Inferred latch for \"temp\[3\]\" at ula.vhd(35)" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378266109777 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] ula.vhd(35) " "Inferred latch for \"temp\[4\]\" at ula.vhd(35)" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378266109777 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] ula.vhd(35) " "Inferred latch for \"temp\[5\]\" at ula.vhd(35)" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378266109777 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] ula.vhd(35) " "Inferred latch for \"temp\[6\]\" at ula.vhd(35)" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378266109778 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] ula.vhd(35) " "Inferred latch for \"temp\[7\]\" at ula.vhd(35)" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378266109778 "|ULA"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "ula.vhd" "Mult0" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1378266110334 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1378266110334 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 59 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1378266110428 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110428 ""}  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 59 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1378266110428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_17t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_17t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_17t " "Found entity 1: mult_17t" {  } { { "db/mult_17t.tdf" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/db/mult_17t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1378266110521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1378266110521 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "1 " "Converted 1 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 1 " "Used 1 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (9-bit) 1 1 " "Used 1 DSP block slices in \"Simple Multiplier (9-bit)\" mode implemented in approximately 1 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "" 0 -1 1378266110618 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "" 0 -1 1378266110618 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "1 " "Converted the following 1 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) lpm_mult:Mult0\|mult_17t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"lpm_mult:Mult0\|mult_17t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "lpm_mult:Mult0\|mult_17t:auto_generated\|mac_out2 " "DSP block output node \"lpm_mult:Mult0\|mult_17t:auto_generated\|mac_out2\"" {  } { { "db/mult_17t.tdf" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/db/mult_17t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/12.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 59 -1 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "" 0 -1 1378266110618 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "lpm_mult:Mult0\|mult_17t:auto_generated\|mac_mult1 " "DSP block multiplier node \"lpm_mult:Mult0\|mult_17t:auto_generated\|mac_mult1\"" {  } { { "db/mult_17t.tdf" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/db/mult_17t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/12.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 59 -1 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0 -1 1378266110618 ""}  } { { "db/mult_17t.tdf" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/db/mult_17t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/12.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 59 -1 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0 -1 1378266110618 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "" 0 -1 1378266110618 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 0 " "Used 0 DSP blocks after DSP block balancing" {  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "" 0 -1 1378266110618 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "" 0 -1 1378266110618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0\|mult_17t:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|mult_17t:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_17t.tdf" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/db/mult_17t.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1378266110750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0\|mult_17t:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"lpm_mult:Mult0\|mult_17t:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 8 " "Parameter \"dataa_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 8 " "Parameter \"datab_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 16 " "Parameter \"output_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110750 ""}  } { { "db/mult_17t.tdf" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/db/mult_17t.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1378266110750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_jah1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_jah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_jah1 " "Found entity 1: mac_mult_jah1" {  } { { "db/mac_mult_jah1.tdf" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/db/mac_mult_jah1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1378266110839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1378266110839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_dho.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_dho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_dho " "Found entity 1: mult_dho" {  } { { "db/mult_dho.tdf" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/db/mult_dho.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1378266110935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1378266110935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0\|mult_17t:auto_generated\|alt_mac_out:mac_out2 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|mult_17t:auto_generated\|alt_mac_out:mac_out2\"" {  } { { "db/mult_17t.tdf" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/db/mult_17t.tdf" 44 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1378266110982 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0\|mult_17t:auto_generated\|alt_mac_out:mac_out2 " "Instantiated megafunction \"lpm_mult:Mult0\|mult_17t:auto_generated\|alt_mac_out:mac_out2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 16 " "Parameter \"dataa_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 16 " "Parameter \"output_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378266110983 ""}  } { { "db/mult_17t.tdf" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/db/mult_17t.tdf" 44 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1378266110983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_ov82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_ov82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_ov82 " "Found entity 1: mac_out_ov82" {  } { { "db/mac_out_ov82.tdf" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/db/mac_out_ov82.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1378266111072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1378266111072 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "116 " "Ignored 116 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "6 " "Ignored 6 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "" 0 -1 1378266111367 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "110 " "Ignored 110 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1 1378266111367 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1 1378266111367 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "N\$latch saida\[7\]\$latch " "Duplicate LATCH primitive \"N\$latch\" merged with LATCH primitive \"saida\[7\]\$latch\"" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 71 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1378266111383 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1 1378266111383 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp\[0\] " "Latch temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ULA_ctrl\[2\] " "Ports D and ENA on the latch are fed by the same signal ULA_ctrl\[2\]" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1378266111384 ""}  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1378266111384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp\[1\] " "Latch temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ULA_ctrl\[2\] " "Ports D and ENA on the latch are fed by the same signal ULA_ctrl\[2\]" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1378266111384 ""}  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1378266111384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp\[2\] " "Latch temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ULA_ctrl\[2\] " "Ports D and ENA on the latch are fed by the same signal ULA_ctrl\[2\]" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1378266111384 ""}  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1378266111384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp\[3\] " "Latch temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ULA_ctrl\[2\] " "Ports D and ENA on the latch are fed by the same signal ULA_ctrl\[2\]" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1378266111384 ""}  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1378266111384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp\[4\] " "Latch temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ULA_ctrl\[2\] " "Ports D and ENA on the latch are fed by the same signal ULA_ctrl\[2\]" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1378266111385 ""}  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1378266111385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp\[5\] " "Latch temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ULA_ctrl\[2\] " "Ports D and ENA on the latch are fed by the same signal ULA_ctrl\[2\]" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1378266111385 ""}  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1378266111385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp\[6\] " "Latch temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ULA_ctrl\[2\] " "Ports D and ENA on the latch are fed by the same signal ULA_ctrl\[2\]" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1378266111385 ""}  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1378266111385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp\[7\] " "Latch temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ULA_ctrl\[2\] " "Ports D and ENA on the latch are fed by the same signal ULA_ctrl\[2\]" {  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1378266111385 ""}  } { { "ula.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ula.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1378266111385 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1378266111882 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1378266115980 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1378266115980 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "245 " "Implemented 245 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1378266116043 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1378266116043 ""} { "Info" "ICUT_CUT_TM_LCELLS" "213 " "Implemented 213 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1378266116043 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1378266116043 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "362 " "Peak virtual memory: 362 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1378266116115 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 04 00:41:56 2013 " "Processing ended: Wed Sep 04 00:41:56 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1378266116115 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1378266116115 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1378266116115 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1378266116115 ""}
