\hypertarget{stm32__hal__legacy_8h_source}{}\doxysection{stm32\+\_\+hal\+\_\+legacy.\+h}
\label{stm32__hal__legacy_8h_source}\index{Drivers/STM32G4xx\_HAL\_Driver/Inc/Legacy/stm32\_hal\_legacy.h@{Drivers/STM32G4xx\_HAL\_Driver/Inc/Legacy/stm32\_hal\_legacy.h}}
\mbox{\hyperlink{stm32__hal__legacy_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 }
\DoxyCodeLine{20 \textcolor{comment}{/* Define to prevent recursive inclusion -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{21 \textcolor{preprocessor}{\#ifndef STM32\_HAL\_LEGACY}}
\DoxyCodeLine{22 \textcolor{preprocessor}{\#define STM32\_HAL\_LEGACY}}
\DoxyCodeLine{23 }
\DoxyCodeLine{24 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{25 \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{26 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{27 }
\DoxyCodeLine{28 \textcolor{comment}{/* Includes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{29 \textcolor{comment}{/* Exported types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{30 \textcolor{comment}{/* Exported constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{31 }
\DoxyCodeLine{35 \textcolor{preprocessor}{\#define AES\_FLAG\_RDERR                  CRYP\_FLAG\_RDERR}}
\DoxyCodeLine{36 \textcolor{preprocessor}{\#define AES\_FLAG\_WRERR                  CRYP\_FLAG\_WRERR}}
\DoxyCodeLine{37 \textcolor{preprocessor}{\#define AES\_CLEARFLAG\_CCF               CRYP\_CLEARFLAG\_CCF}}
\DoxyCodeLine{38 \textcolor{preprocessor}{\#define AES\_CLEARFLAG\_RDERR             CRYP\_CLEARFLAG\_RDERR}}
\DoxyCodeLine{39 \textcolor{preprocessor}{\#define AES\_CLEARFLAG\_WRERR             CRYP\_CLEARFLAG\_WRERR}}
\DoxyCodeLine{40 \textcolor{preprocessor}{\#if defined(STM32U5)}}
\DoxyCodeLine{41 \textcolor{preprocessor}{\#define CRYP\_DATATYPE\_32B               CRYP\_NO\_SWAP}}
\DoxyCodeLine{42 \textcolor{preprocessor}{\#define CRYP\_DATATYPE\_16B               CRYP\_HALFWORD\_SWAP}}
\DoxyCodeLine{43 \textcolor{preprocessor}{\#define CRYP\_DATATYPE\_8B                CRYP\_BYTE\_SWAP}}
\DoxyCodeLine{44 \textcolor{preprocessor}{\#define CRYP\_DATATYPE\_1B                CRYP\_BIT\_SWAP}}
\DoxyCodeLine{45 \textcolor{preprocessor}{\#define CRYP\_CCF\_CLEAR                  CRYP\_CLEAR\_CCF}}
\DoxyCodeLine{46 \textcolor{preprocessor}{\#define CRYP\_ERR\_CLEAR                  CRYP\_CLEAR\_RWEIF}}
\DoxyCodeLine{47 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32U5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{55 \textcolor{preprocessor}{\#define ADC\_RESOLUTION12b               ADC\_RESOLUTION\_12B}}
\DoxyCodeLine{56 \textcolor{preprocessor}{\#define ADC\_RESOLUTION10b               ADC\_RESOLUTION\_10B}}
\DoxyCodeLine{57 \textcolor{preprocessor}{\#define ADC\_RESOLUTION8b                ADC\_RESOLUTION\_8B}}
\DoxyCodeLine{58 \textcolor{preprocessor}{\#define ADC\_RESOLUTION6b                ADC\_RESOLUTION\_6B}}
\DoxyCodeLine{59 \textcolor{preprocessor}{\#define OVR\_DATA\_OVERWRITTEN            ADC\_OVR\_DATA\_OVERWRITTEN}}
\DoxyCodeLine{60 \textcolor{preprocessor}{\#define OVR\_DATA\_PRESERVED              ADC\_OVR\_DATA\_PRESERVED}}
\DoxyCodeLine{61 \textcolor{preprocessor}{\#define EOC\_SINGLE\_CONV                 ADC\_EOC\_SINGLE\_CONV}}
\DoxyCodeLine{62 \textcolor{preprocessor}{\#define EOC\_SEQ\_CONV                    ADC\_EOC\_SEQ\_CONV}}
\DoxyCodeLine{63 \textcolor{preprocessor}{\#define EOC\_SINGLE\_SEQ\_CONV             ADC\_EOC\_SINGLE\_SEQ\_CONV}}
\DoxyCodeLine{64 \textcolor{preprocessor}{\#define REGULAR\_GROUP                   ADC\_REGULAR\_GROUP}}
\DoxyCodeLine{65 \textcolor{preprocessor}{\#define INJECTED\_GROUP                  ADC\_INJECTED\_GROUP}}
\DoxyCodeLine{66 \textcolor{preprocessor}{\#define REGULAR\_INJECTED\_GROUP          ADC\_REGULAR\_INJECTED\_GROUP}}
\DoxyCodeLine{67 \textcolor{preprocessor}{\#define AWD\_EVENT                       ADC\_AWD\_EVENT}}
\DoxyCodeLine{68 \textcolor{preprocessor}{\#define AWD1\_EVENT                      ADC\_AWD1\_EVENT}}
\DoxyCodeLine{69 \textcolor{preprocessor}{\#define AWD2\_EVENT                      ADC\_AWD2\_EVENT}}
\DoxyCodeLine{70 \textcolor{preprocessor}{\#define AWD3\_EVENT                      ADC\_AWD3\_EVENT}}
\DoxyCodeLine{71 \textcolor{preprocessor}{\#define OVR\_EVENT                       ADC\_OVR\_EVENT}}
\DoxyCodeLine{72 \textcolor{preprocessor}{\#define JQOVF\_EVENT                     ADC\_JQOVF\_EVENT}}
\DoxyCodeLine{73 \textcolor{preprocessor}{\#define ALL\_CHANNELS                    ADC\_ALL\_CHANNELS}}
\DoxyCodeLine{74 \textcolor{preprocessor}{\#define REGULAR\_CHANNELS                ADC\_REGULAR\_CHANNELS}}
\DoxyCodeLine{75 \textcolor{preprocessor}{\#define INJECTED\_CHANNELS               ADC\_INJECTED\_CHANNELS}}
\DoxyCodeLine{76 \textcolor{preprocessor}{\#define SYSCFG\_FLAG\_SENSOR\_ADC          ADC\_FLAG\_SENSOR}}
\DoxyCodeLine{77 \textcolor{preprocessor}{\#define SYSCFG\_FLAG\_VREF\_ADC            ADC\_FLAG\_VREFINT}}
\DoxyCodeLine{78 \textcolor{preprocessor}{\#define ADC\_CLOCKPRESCALER\_PCLK\_DIV1    ADC\_CLOCK\_SYNC\_PCLK\_DIV1}}
\DoxyCodeLine{79 \textcolor{preprocessor}{\#define ADC\_CLOCKPRESCALER\_PCLK\_DIV2    ADC\_CLOCK\_SYNC\_PCLK\_DIV2}}
\DoxyCodeLine{80 \textcolor{preprocessor}{\#define ADC\_CLOCKPRESCALER\_PCLK\_DIV4    ADC\_CLOCK\_SYNC\_PCLK\_DIV4}}
\DoxyCodeLine{81 \textcolor{preprocessor}{\#define ADC\_CLOCKPRESCALER\_PCLK\_DIV6    ADC\_CLOCK\_SYNC\_PCLK\_DIV6}}
\DoxyCodeLine{82 \textcolor{preprocessor}{\#define ADC\_CLOCKPRESCALER\_PCLK\_DIV8    ADC\_CLOCK\_SYNC\_PCLK\_DIV8}}
\DoxyCodeLine{83 \textcolor{preprocessor}{\#define ADC\_EXTERNALTRIG0\_T6\_TRGO       ADC\_EXTERNALTRIGCONV\_T6\_TRGO}}
\DoxyCodeLine{84 \textcolor{preprocessor}{\#define ADC\_EXTERNALTRIG1\_T21\_CC2       ADC\_EXTERNALTRIGCONV\_T21\_CC2}}
\DoxyCodeLine{85 \textcolor{preprocessor}{\#define ADC\_EXTERNALTRIG2\_T2\_TRGO       ADC\_EXTERNALTRIGCONV\_T2\_TRGO}}
\DoxyCodeLine{86 \textcolor{preprocessor}{\#define ADC\_EXTERNALTRIG3\_T2\_CC4        ADC\_EXTERNALTRIGCONV\_T2\_CC4}}
\DoxyCodeLine{87 \textcolor{preprocessor}{\#define ADC\_EXTERNALTRIG4\_T22\_TRGO      ADC\_EXTERNALTRIGCONV\_T22\_TRGO}}
\DoxyCodeLine{88 \textcolor{preprocessor}{\#define ADC\_EXTERNALTRIG7\_EXT\_IT11      ADC\_EXTERNALTRIGCONV\_EXT\_IT11}}
\DoxyCodeLine{89 \textcolor{preprocessor}{\#define ADC\_CLOCK\_ASYNC                 ADC\_CLOCK\_ASYNC\_DIV1}}
\DoxyCodeLine{90 \textcolor{preprocessor}{\#define ADC\_EXTERNALTRIG\_EDGE\_NONE      ADC\_EXTERNALTRIGCONVEDGE\_NONE}}
\DoxyCodeLine{91 \textcolor{preprocessor}{\#define ADC\_EXTERNALTRIG\_EDGE\_RISING    ADC\_EXTERNALTRIGCONVEDGE\_RISING}}
\DoxyCodeLine{92 \textcolor{preprocessor}{\#define ADC\_EXTERNALTRIG\_EDGE\_FALLING   ADC\_EXTERNALTRIGCONVEDGE\_FALLING}}
\DoxyCodeLine{93 \textcolor{preprocessor}{\#define ADC\_EXTERNALTRIG\_EDGE\_RISINGFALLING ADC\_EXTERNALTRIGCONVEDGE\_RISINGFALLING}}
\DoxyCodeLine{94 \textcolor{preprocessor}{\#define ADC\_SAMPLETIME\_2CYCLE\_5         ADC\_SAMPLETIME\_2CYCLES\_5}}
\DoxyCodeLine{95 }
\DoxyCodeLine{96 \textcolor{preprocessor}{\#define HAL\_ADC\_STATE\_BUSY\_REG          HAL\_ADC\_STATE\_REG\_BUSY}}
\DoxyCodeLine{97 \textcolor{preprocessor}{\#define HAL\_ADC\_STATE\_BUSY\_INJ          HAL\_ADC\_STATE\_INJ\_BUSY}}
\DoxyCodeLine{98 \textcolor{preprocessor}{\#define HAL\_ADC\_STATE\_EOC\_REG           HAL\_ADC\_STATE\_REG\_EOC}}
\DoxyCodeLine{99 \textcolor{preprocessor}{\#define HAL\_ADC\_STATE\_EOC\_INJ           HAL\_ADC\_STATE\_INJ\_EOC}}
\DoxyCodeLine{100 \textcolor{preprocessor}{\#define HAL\_ADC\_STATE\_ERROR             HAL\_ADC\_STATE\_ERROR\_INTERNAL}}
\DoxyCodeLine{101 \textcolor{preprocessor}{\#define HAL\_ADC\_STATE\_BUSY              HAL\_ADC\_STATE\_BUSY\_INTERNAL}}
\DoxyCodeLine{102 \textcolor{preprocessor}{\#define HAL\_ADC\_STATE\_AWD               HAL\_ADC\_STATE\_AWD1}}
\DoxyCodeLine{103 }
\DoxyCodeLine{104 \textcolor{preprocessor}{\#if defined(STM32H7)}}
\DoxyCodeLine{105 \textcolor{preprocessor}{\#define ADC\_CHANNEL\_VBAT\_DIV4           ADC\_CHANNEL\_VBAT}}
\DoxyCodeLine{106 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32H7 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{115 \textcolor{preprocessor}{\#define \_\_HAL\_CEC\_GET\_IT \_\_HAL\_CEC\_GET\_FLAG}}
\DoxyCodeLine{116 }
\DoxyCodeLine{124 \textcolor{preprocessor}{\#define COMP\_WINDOWMODE\_DISABLED       COMP\_WINDOWMODE\_DISABLE}}
\DoxyCodeLine{125 \textcolor{preprocessor}{\#define COMP\_WINDOWMODE\_ENABLED        COMP\_WINDOWMODE\_ENABLE}}
\DoxyCodeLine{126 \textcolor{preprocessor}{\#define COMP\_EXTI\_LINE\_COMP1\_EVENT     COMP\_EXTI\_LINE\_COMP1}}
\DoxyCodeLine{127 \textcolor{preprocessor}{\#define COMP\_EXTI\_LINE\_COMP2\_EVENT     COMP\_EXTI\_LINE\_COMP2}}
\DoxyCodeLine{128 \textcolor{preprocessor}{\#define COMP\_EXTI\_LINE\_COMP3\_EVENT     COMP\_EXTI\_LINE\_COMP3}}
\DoxyCodeLine{129 \textcolor{preprocessor}{\#define COMP\_EXTI\_LINE\_COMP4\_EVENT     COMP\_EXTI\_LINE\_COMP4}}
\DoxyCodeLine{130 \textcolor{preprocessor}{\#define COMP\_EXTI\_LINE\_COMP5\_EVENT     COMP\_EXTI\_LINE\_COMP5}}
\DoxyCodeLine{131 \textcolor{preprocessor}{\#define COMP\_EXTI\_LINE\_COMP6\_EVENT     COMP\_EXTI\_LINE\_COMP6}}
\DoxyCodeLine{132 \textcolor{preprocessor}{\#define COMP\_EXTI\_LINE\_COMP7\_EVENT     COMP\_EXTI\_LINE\_COMP7}}
\DoxyCodeLine{133 \textcolor{preprocessor}{\#if defined(STM32L0)}}
\DoxyCodeLine{134 \textcolor{preprocessor}{\#define COMP\_LPTIMCONNECTION\_ENABLED   ((uint32\_t)0x00000003U)    }}
\DoxyCodeLine{135 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{136 \textcolor{preprocessor}{\#define COMP\_OUTPUT\_COMP6TIM2OCREFCLR  COMP\_OUTPUT\_COMP6\_TIM2OCREFCLR}}
\DoxyCodeLine{137 \textcolor{preprocessor}{\#if defined(STM32F373xC) || defined(STM32F378xx)}}
\DoxyCodeLine{138 \textcolor{preprocessor}{\#define COMP\_OUTPUT\_TIM3IC1            COMP\_OUTPUT\_COMP1\_TIM3IC1}}
\DoxyCodeLine{139 \textcolor{preprocessor}{\#define COMP\_OUTPUT\_TIM3OCREFCLR       COMP\_OUTPUT\_COMP1\_TIM3OCREFCLR}}
\DoxyCodeLine{140 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F373xC || STM32F378xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{141 }
\DoxyCodeLine{142 \textcolor{preprocessor}{\#if defined(STM32L0) || defined(STM32L4)}}
\DoxyCodeLine{143 \textcolor{preprocessor}{\#define COMP\_WINDOWMODE\_ENABLE         COMP\_WINDOWMODE\_COMP1\_INPUT\_PLUS\_COMMON}}
\DoxyCodeLine{144 }
\DoxyCodeLine{145 \textcolor{preprocessor}{\#define COMP\_NONINVERTINGINPUT\_IO1      COMP\_INPUT\_PLUS\_IO1}}
\DoxyCodeLine{146 \textcolor{preprocessor}{\#define COMP\_NONINVERTINGINPUT\_IO2      COMP\_INPUT\_PLUS\_IO2}}
\DoxyCodeLine{147 \textcolor{preprocessor}{\#define COMP\_NONINVERTINGINPUT\_IO3      COMP\_INPUT\_PLUS\_IO3}}
\DoxyCodeLine{148 \textcolor{preprocessor}{\#define COMP\_NONINVERTINGINPUT\_IO4      COMP\_INPUT\_PLUS\_IO4}}
\DoxyCodeLine{149 \textcolor{preprocessor}{\#define COMP\_NONINVERTINGINPUT\_IO5      COMP\_INPUT\_PLUS\_IO5}}
\DoxyCodeLine{150 \textcolor{preprocessor}{\#define COMP\_NONINVERTINGINPUT\_IO6      COMP\_INPUT\_PLUS\_IO6}}
\DoxyCodeLine{151 }
\DoxyCodeLine{152 \textcolor{preprocessor}{\#define COMP\_INVERTINGINPUT\_1\_4VREFINT  COMP\_INPUT\_MINUS\_1\_4VREFINT}}
\DoxyCodeLine{153 \textcolor{preprocessor}{\#define COMP\_INVERTINGINPUT\_1\_2VREFINT  COMP\_INPUT\_MINUS\_1\_2VREFINT}}
\DoxyCodeLine{154 \textcolor{preprocessor}{\#define COMP\_INVERTINGINPUT\_3\_4VREFINT  COMP\_INPUT\_MINUS\_3\_4VREFINT}}
\DoxyCodeLine{155 \textcolor{preprocessor}{\#define COMP\_INVERTINGINPUT\_VREFINT     COMP\_INPUT\_MINUS\_VREFINT}}
\DoxyCodeLine{156 \textcolor{preprocessor}{\#define COMP\_INVERTINGINPUT\_DAC1\_CH1    COMP\_INPUT\_MINUS\_DAC1\_CH1}}
\DoxyCodeLine{157 \textcolor{preprocessor}{\#define COMP\_INVERTINGINPUT\_DAC1\_CH2    COMP\_INPUT\_MINUS\_DAC1\_CH2}}
\DoxyCodeLine{158 \textcolor{preprocessor}{\#define COMP\_INVERTINGINPUT\_DAC1        COMP\_INPUT\_MINUS\_DAC1\_CH1}}
\DoxyCodeLine{159 \textcolor{preprocessor}{\#define COMP\_INVERTINGINPUT\_DAC2        COMP\_INPUT\_MINUS\_DAC1\_CH2}}
\DoxyCodeLine{160 \textcolor{preprocessor}{\#define COMP\_INVERTINGINPUT\_IO1         COMP\_INPUT\_MINUS\_IO1}}
\DoxyCodeLine{161 \textcolor{preprocessor}{\#if defined(STM32L0)}}
\DoxyCodeLine{162 \textcolor{comment}{/* Issue fixed on STM32L0 COMP driver: only 2 dedicated IO (IO1 and IO2),     */}}
\DoxyCodeLine{163 \textcolor{comment}{/* IO2 was wrongly assigned to IO shared with DAC and IO3 was corresponding   */}}
\DoxyCodeLine{164 \textcolor{comment}{/* to the second dedicated IO (only for COMP2).                               */}}
\DoxyCodeLine{165 \textcolor{preprocessor}{\#define COMP\_INVERTINGINPUT\_IO2         COMP\_INPUT\_MINUS\_DAC1\_CH2}}
\DoxyCodeLine{166 \textcolor{preprocessor}{\#define COMP\_INVERTINGINPUT\_IO3         COMP\_INPUT\_MINUS\_IO2}}
\DoxyCodeLine{167 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{168 \textcolor{preprocessor}{\#define COMP\_INVERTINGINPUT\_IO2         COMP\_INPUT\_MINUS\_IO2}}
\DoxyCodeLine{169 \textcolor{preprocessor}{\#define COMP\_INVERTINGINPUT\_IO3         COMP\_INPUT\_MINUS\_IO3}}
\DoxyCodeLine{170 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{171 \textcolor{preprocessor}{\#define COMP\_INVERTINGINPUT\_IO4         COMP\_INPUT\_MINUS\_IO4}}
\DoxyCodeLine{172 \textcolor{preprocessor}{\#define COMP\_INVERTINGINPUT\_IO5         COMP\_INPUT\_MINUS\_IO5}}
\DoxyCodeLine{173 }
\DoxyCodeLine{174 \textcolor{preprocessor}{\#define COMP\_OUTPUTLEVEL\_LOW            COMP\_OUTPUT\_LEVEL\_LOW}}
\DoxyCodeLine{175 \textcolor{preprocessor}{\#define COMP\_OUTPUTLEVEL\_HIGH           COMP\_OUTPUT\_LEVEL\_HIGH}}
\DoxyCodeLine{176 }
\DoxyCodeLine{177 \textcolor{comment}{/* Note: Literal "{}COMP\_FLAG\_LOCK"{} kept for legacy purpose.                    */}}
\DoxyCodeLine{178 \textcolor{comment}{/*       To check COMP lock state, use macro "{}\_\_HAL\_COMP\_IS\_LOCKED()"{}.        */}}
\DoxyCodeLine{179 \textcolor{preprocessor}{\#if defined(COMP\_CSR\_LOCK)}}
\DoxyCodeLine{180 \textcolor{preprocessor}{\#define COMP\_FLAG\_LOCK                 COMP\_CSR\_LOCK}}
\DoxyCodeLine{181 \textcolor{preprocessor}{\#elif defined(COMP\_CSR\_COMP1LOCK)}}
\DoxyCodeLine{182 \textcolor{preprocessor}{\#define COMP\_FLAG\_LOCK                 COMP\_CSR\_COMP1LOCK}}
\DoxyCodeLine{183 \textcolor{preprocessor}{\#elif defined(COMP\_CSR\_COMPxLOCK)}}
\DoxyCodeLine{184 \textcolor{preprocessor}{\#define COMP\_FLAG\_LOCK                 COMP\_CSR\_COMPxLOCK}}
\DoxyCodeLine{185 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{186 }
\DoxyCodeLine{187 \textcolor{preprocessor}{\#if defined(STM32L4)}}
\DoxyCodeLine{188 \textcolor{preprocessor}{\#define COMP\_BLANKINGSRCE\_TIM1OC5        COMP\_BLANKINGSRC\_TIM1\_OC5\_COMP1}}
\DoxyCodeLine{189 \textcolor{preprocessor}{\#define COMP\_BLANKINGSRCE\_TIM2OC3        COMP\_BLANKINGSRC\_TIM2\_OC3\_COMP1}}
\DoxyCodeLine{190 \textcolor{preprocessor}{\#define COMP\_BLANKINGSRCE\_TIM3OC3        COMP\_BLANKINGSRC\_TIM3\_OC3\_COMP1}}
\DoxyCodeLine{191 \textcolor{preprocessor}{\#define COMP\_BLANKINGSRCE\_TIM3OC4        COMP\_BLANKINGSRC\_TIM3\_OC4\_COMP2}}
\DoxyCodeLine{192 \textcolor{preprocessor}{\#define COMP\_BLANKINGSRCE\_TIM8OC5        COMP\_BLANKINGSRC\_TIM8\_OC5\_COMP2}}
\DoxyCodeLine{193 \textcolor{preprocessor}{\#define COMP\_BLANKINGSRCE\_TIM15OC1       COMP\_BLANKINGSRC\_TIM15\_OC1\_COMP2}}
\DoxyCodeLine{194 \textcolor{preprocessor}{\#define COMP\_BLANKINGSRCE\_NONE           COMP\_BLANKINGSRC\_NONE}}
\DoxyCodeLine{195 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{196 }
\DoxyCodeLine{197 \textcolor{preprocessor}{\#if defined(STM32L0)}}
\DoxyCodeLine{198 \textcolor{preprocessor}{\#define COMP\_MODE\_HIGHSPEED              COMP\_POWERMODE\_MEDIUMSPEED}}
\DoxyCodeLine{199 \textcolor{preprocessor}{\#define COMP\_MODE\_LOWSPEED               COMP\_POWERMODE\_ULTRALOWPOWER}}
\DoxyCodeLine{200 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{201 \textcolor{preprocessor}{\#define COMP\_MODE\_HIGHSPEED              COMP\_POWERMODE\_HIGHSPEED}}
\DoxyCodeLine{202 \textcolor{preprocessor}{\#define COMP\_MODE\_MEDIUMSPEED            COMP\_POWERMODE\_MEDIUMSPEED}}
\DoxyCodeLine{203 \textcolor{preprocessor}{\#define COMP\_MODE\_LOWPOWER               COMP\_POWERMODE\_LOWPOWER}}
\DoxyCodeLine{204 \textcolor{preprocessor}{\#define COMP\_MODE\_ULTRALOWPOWER          COMP\_POWERMODE\_ULTRALOWPOWER}}
\DoxyCodeLine{205 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{206 }
\DoxyCodeLine{207 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{215 \textcolor{preprocessor}{\#define \_\_HAL\_CORTEX\_SYSTICKCLK\_CONFIG HAL\_SYSTICK\_CLKSourceConfig}}
\DoxyCodeLine{216 \textcolor{preprocessor}{\#if defined(STM32U5)}}
\DoxyCodeLine{217 \textcolor{preprocessor}{\#define  MPU\_DEVICE\_nGnRnE          MPU\_DEVICE\_NGNRNE}}
\DoxyCodeLine{218 \textcolor{preprocessor}{\#define  MPU\_DEVICE\_nGnRE           MPU\_DEVICE\_NGNRE}}
\DoxyCodeLine{219 \textcolor{preprocessor}{\#define  MPU\_DEVICE\_nGRE            MPU\_DEVICE\_NGRE}}
\DoxyCodeLine{220 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32U5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{228 \textcolor{preprocessor}{\#define HAL\_CRC\_Input\_Data\_Reverse   HAL\_CRCEx\_Input\_Data\_Reverse    }}
\DoxyCodeLine{229 \textcolor{preprocessor}{\#define HAL\_CRC\_Output\_Data\_Reverse  HAL\_CRCEx\_Output\_Data\_Reverse   }}
\DoxyCodeLine{238 \textcolor{preprocessor}{\#define CRC\_OUTPUTDATA\_INVERSION\_DISABLED    CRC\_OUTPUTDATA\_INVERSION\_DISABLE}}
\DoxyCodeLine{239 \textcolor{preprocessor}{\#define CRC\_OUTPUTDATA\_INVERSION\_ENABLED     CRC\_OUTPUTDATA\_INVERSION\_ENABLE}}
\DoxyCodeLine{240 }
\DoxyCodeLine{249 \textcolor{preprocessor}{\#define DAC1\_CHANNEL\_1                                  DAC\_CHANNEL\_1}}
\DoxyCodeLine{250 \textcolor{preprocessor}{\#define DAC1\_CHANNEL\_2                                  DAC\_CHANNEL\_2}}
\DoxyCodeLine{251 \textcolor{preprocessor}{\#define DAC2\_CHANNEL\_1                                  DAC\_CHANNEL\_1}}
\DoxyCodeLine{252 \textcolor{preprocessor}{\#define DAC\_WAVE\_NONE                                   0x00000000U}}
\DoxyCodeLine{253 \textcolor{preprocessor}{\#define DAC\_WAVE\_NOISE                                  DAC\_CR\_WAVE1\_0}}
\DoxyCodeLine{254 \textcolor{preprocessor}{\#define DAC\_WAVE\_TRIANGLE                               DAC\_CR\_WAVE1\_1}}
\DoxyCodeLine{255 \textcolor{preprocessor}{\#define DAC\_WAVEGENERATION\_NONE                         DAC\_WAVE\_NONE}}
\DoxyCodeLine{256 \textcolor{preprocessor}{\#define DAC\_WAVEGENERATION\_NOISE                        DAC\_WAVE\_NOISE}}
\DoxyCodeLine{257 \textcolor{preprocessor}{\#define DAC\_WAVEGENERATION\_TRIANGLE                     DAC\_WAVE\_TRIANGLE}}
\DoxyCodeLine{258 }
\DoxyCodeLine{259 \textcolor{preprocessor}{\#if defined(STM32G4) || defined(STM32H7) || defined (STM32U5)}}
\DoxyCodeLine{260 \textcolor{preprocessor}{\#define DAC\_CHIPCONNECT\_DISABLE       DAC\_CHIPCONNECT\_EXTERNAL}}
\DoxyCodeLine{261 \textcolor{preprocessor}{\#define DAC\_CHIPCONNECT\_ENABLE        DAC\_CHIPCONNECT\_INTERNAL}}
\DoxyCodeLine{262 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{263 }
\DoxyCodeLine{264 \textcolor{preprocessor}{\#if defined(STM32U5)}}
\DoxyCodeLine{265 \textcolor{preprocessor}{\#define DAC\_TRIGGER\_STOP\_LPTIM1\_OUT  DAC\_TRIGGER\_STOP\_LPTIM1\_CH1}}
\DoxyCodeLine{266 \textcolor{preprocessor}{\#define DAC\_TRIGGER\_STOP\_LPTIM3\_OUT  DAC\_TRIGGER\_STOP\_LPTIM3\_CH1}}
\DoxyCodeLine{267 \textcolor{preprocessor}{\#define DAC\_TRIGGER\_LPTIM1\_OUT       DAC\_TRIGGER\_LPTIM1\_CH1}}
\DoxyCodeLine{268 \textcolor{preprocessor}{\#define DAC\_TRIGGER\_LPTIM3\_OUT       DAC\_TRIGGER\_LPTIM3\_CH1}}
\DoxyCodeLine{269 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{270 }
\DoxyCodeLine{271 \textcolor{preprocessor}{\#if defined(STM32L1) || defined(STM32L4) || defined(STM32G0) || defined(STM32L5) || defined(STM32H7) || defined(STM32F4) || defined(STM32G4)}}
\DoxyCodeLine{272 \textcolor{preprocessor}{\#define HAL\_DAC\_MSP\_INIT\_CB\_ID       HAL\_DAC\_MSPINIT\_CB\_ID}}
\DoxyCodeLine{273 \textcolor{preprocessor}{\#define HAL\_DAC\_MSP\_DEINIT\_CB\_ID     HAL\_DAC\_MSPDEINIT\_CB\_ID}}
\DoxyCodeLine{274 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{275 }
\DoxyCodeLine{283 \textcolor{preprocessor}{\#define HAL\_REMAPDMA\_ADC\_DMA\_CH2                DMA\_REMAP\_ADC\_DMA\_CH2}}
\DoxyCodeLine{284 \textcolor{preprocessor}{\#define HAL\_REMAPDMA\_USART1\_TX\_DMA\_CH4          DMA\_REMAP\_USART1\_TX\_DMA\_CH4}}
\DoxyCodeLine{285 \textcolor{preprocessor}{\#define HAL\_REMAPDMA\_USART1\_RX\_DMA\_CH5          DMA\_REMAP\_USART1\_RX\_DMA\_CH5}}
\DoxyCodeLine{286 \textcolor{preprocessor}{\#define HAL\_REMAPDMA\_TIM16\_DMA\_CH4              DMA\_REMAP\_TIM16\_DMA\_CH4}}
\DoxyCodeLine{287 \textcolor{preprocessor}{\#define HAL\_REMAPDMA\_TIM17\_DMA\_CH2              DMA\_REMAP\_TIM17\_DMA\_CH2}}
\DoxyCodeLine{288 \textcolor{preprocessor}{\#define HAL\_REMAPDMA\_USART3\_DMA\_CH32            DMA\_REMAP\_USART3\_DMA\_CH32}}
\DoxyCodeLine{289 \textcolor{preprocessor}{\#define HAL\_REMAPDMA\_TIM16\_DMA\_CH6              DMA\_REMAP\_TIM16\_DMA\_CH6}}
\DoxyCodeLine{290 \textcolor{preprocessor}{\#define HAL\_REMAPDMA\_TIM17\_DMA\_CH7              DMA\_REMAP\_TIM17\_DMA\_CH7}}
\DoxyCodeLine{291 \textcolor{preprocessor}{\#define HAL\_REMAPDMA\_SPI2\_DMA\_CH67              DMA\_REMAP\_SPI2\_DMA\_CH67}}
\DoxyCodeLine{292 \textcolor{preprocessor}{\#define HAL\_REMAPDMA\_USART2\_DMA\_CH67            DMA\_REMAP\_USART2\_DMA\_CH67}}
\DoxyCodeLine{293 \textcolor{preprocessor}{\#define HAL\_REMAPDMA\_I2C1\_DMA\_CH76              DMA\_REMAP\_I2C1\_DMA\_CH76}}
\DoxyCodeLine{294 \textcolor{preprocessor}{\#define HAL\_REMAPDMA\_TIM1\_DMA\_CH6               DMA\_REMAP\_TIM1\_DMA\_CH6}}
\DoxyCodeLine{295 \textcolor{preprocessor}{\#define HAL\_REMAPDMA\_TIM2\_DMA\_CH7               DMA\_REMAP\_TIM2\_DMA\_CH7}}
\DoxyCodeLine{296 \textcolor{preprocessor}{\#define HAL\_REMAPDMA\_TIM3\_DMA\_CH6               DMA\_REMAP\_TIM3\_DMA\_CH6}}
\DoxyCodeLine{297 }
\DoxyCodeLine{298 \textcolor{preprocessor}{\#define IS\_HAL\_REMAPDMA                          IS\_DMA\_REMAP}}
\DoxyCodeLine{299 \textcolor{preprocessor}{\#define \_\_HAL\_REMAPDMA\_CHANNEL\_ENABLE            \_\_HAL\_DMA\_REMAP\_CHANNEL\_ENABLE}}
\DoxyCodeLine{300 \textcolor{preprocessor}{\#define \_\_HAL\_REMAPDMA\_CHANNEL\_DISABLE           \_\_HAL\_DMA\_REMAP\_CHANNEL\_DISABLE}}
\DoxyCodeLine{301 }
\DoxyCodeLine{302 \textcolor{preprocessor}{\#if defined(STM32L4)}}
\DoxyCodeLine{303 }
\DoxyCodeLine{304 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_REQUEST\_GEN\_EXTI0            HAL\_DMAMUX1\_REQ\_GEN\_EXTI0}}
\DoxyCodeLine{305 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_REQUEST\_GEN\_EXTI1            HAL\_DMAMUX1\_REQ\_GEN\_EXTI1}}
\DoxyCodeLine{306 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_REQUEST\_GEN\_EXTI2            HAL\_DMAMUX1\_REQ\_GEN\_EXTI2}}
\DoxyCodeLine{307 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_REQUEST\_GEN\_EXTI3            HAL\_DMAMUX1\_REQ\_GEN\_EXTI3}}
\DoxyCodeLine{308 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_REQUEST\_GEN\_EXTI4            HAL\_DMAMUX1\_REQ\_GEN\_EXTI4}}
\DoxyCodeLine{309 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_REQUEST\_GEN\_EXTI5            HAL\_DMAMUX1\_REQ\_GEN\_EXTI5}}
\DoxyCodeLine{310 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_REQUEST\_GEN\_EXTI6            HAL\_DMAMUX1\_REQ\_GEN\_EXTI6}}
\DoxyCodeLine{311 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_REQUEST\_GEN\_EXTI7            HAL\_DMAMUX1\_REQ\_GEN\_EXTI7}}
\DoxyCodeLine{312 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_REQUEST\_GEN\_EXTI8            HAL\_DMAMUX1\_REQ\_GEN\_EXTI8}}
\DoxyCodeLine{313 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_REQUEST\_GEN\_EXTI9            HAL\_DMAMUX1\_REQ\_GEN\_EXTI9}}
\DoxyCodeLine{314 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_REQUEST\_GEN\_EXTI10           HAL\_DMAMUX1\_REQ\_GEN\_EXTI10}}
\DoxyCodeLine{315 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_REQUEST\_GEN\_EXTI11           HAL\_DMAMUX1\_REQ\_GEN\_EXTI11}}
\DoxyCodeLine{316 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_REQUEST\_GEN\_EXTI12           HAL\_DMAMUX1\_REQ\_GEN\_EXTI12}}
\DoxyCodeLine{317 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_REQUEST\_GEN\_EXTI13           HAL\_DMAMUX1\_REQ\_GEN\_EXTI13}}
\DoxyCodeLine{318 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_REQUEST\_GEN\_EXTI14           HAL\_DMAMUX1\_REQ\_GEN\_EXTI14}}
\DoxyCodeLine{319 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_REQUEST\_GEN\_EXTI15           HAL\_DMAMUX1\_REQ\_GEN\_EXTI15}}
\DoxyCodeLine{320 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_REQUEST\_GEN\_DMAMUX1\_CH0\_EVT  HAL\_DMAMUX1\_REQ\_GEN\_DMAMUX1\_CH0\_EVT}}
\DoxyCodeLine{321 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_REQUEST\_GEN\_DMAMUX1\_CH1\_EVT  HAL\_DMAMUX1\_REQ\_GEN\_DMAMUX1\_CH1\_EVT}}
\DoxyCodeLine{322 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_REQUEST\_GEN\_DMAMUX1\_CH2\_EVT  HAL\_DMAMUX1\_REQ\_GEN\_DMAMUX1\_CH2\_EVT}}
\DoxyCodeLine{323 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_REQUEST\_GEN\_DMAMUX1\_CH3\_EVT  HAL\_DMAMUX1\_REQ\_GEN\_DMAMUX1\_CH3\_EVT}}
\DoxyCodeLine{324 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_REQUEST\_GEN\_LPTIM1\_OUT       HAL\_DMAMUX1\_REQ\_GEN\_LPTIM1\_OUT}}
\DoxyCodeLine{325 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_REQUEST\_GEN\_LPTIM2\_OUT       HAL\_DMAMUX1\_REQ\_GEN\_LPTIM2\_OUT}}
\DoxyCodeLine{326 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_REQUEST\_GEN\_DSI\_TE           HAL\_DMAMUX1\_REQ\_GEN\_DSI\_TE}}
\DoxyCodeLine{327 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_REQUEST\_GEN\_DSI\_EOT          HAL\_DMAMUX1\_REQ\_GEN\_DSI\_EOT}}
\DoxyCodeLine{328 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_REQUEST\_GEN\_DMA2D\_EOT        HAL\_DMAMUX1\_REQ\_GEN\_DMA2D\_EOT}}
\DoxyCodeLine{329 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_REQUEST\_GEN\_LTDC\_IT          HAL\_DMAMUX1\_REQ\_GEN\_LTDC\_IT}}
\DoxyCodeLine{330 }
\DoxyCodeLine{331 \textcolor{preprocessor}{\#define HAL\_DMAMUX\_REQUEST\_GEN\_NO\_EVENT          HAL\_DMAMUX\_REQ\_GEN\_NO\_EVENT}}
\DoxyCodeLine{332 \textcolor{preprocessor}{\#define HAL\_DMAMUX\_REQUEST\_GEN\_RISING            HAL\_DMAMUX\_REQ\_GEN\_RISING}}
\DoxyCodeLine{333 \textcolor{preprocessor}{\#define HAL\_DMAMUX\_REQUEST\_GEN\_FALLING           HAL\_DMAMUX\_REQ\_GEN\_FALLING}}
\DoxyCodeLine{334 \textcolor{preprocessor}{\#define HAL\_DMAMUX\_REQUEST\_GEN\_RISING\_FALLING    HAL\_DMAMUX\_REQ\_GEN\_RISING\_FALLING}}
\DoxyCodeLine{335 }
\DoxyCodeLine{336 \textcolor{preprocessor}{\#if defined(STM32L4R5xx) || defined(STM32L4R9xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)}}
\DoxyCodeLine{337 \textcolor{preprocessor}{\#define DMA\_REQUEST\_DCMI\_PSSI                    DMA\_REQUEST\_DCMI}}
\DoxyCodeLine{338 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{339 }
\DoxyCodeLine{340 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32L4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{341 }
\DoxyCodeLine{342 \textcolor{preprocessor}{\#if defined(STM32G0)}}
\DoxyCodeLine{343 \textcolor{preprocessor}{\#define DMA\_REQUEST\_DAC1\_CHANNEL1                DMA\_REQUEST\_DAC1\_CH1}}
\DoxyCodeLine{344 \textcolor{preprocessor}{\#define DMA\_REQUEST\_DAC1\_CHANNEL2                DMA\_REQUEST\_DAC1\_CH2}}
\DoxyCodeLine{345 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM16\_TRIG\_COM               DMA\_REQUEST\_TIM16\_COM}}
\DoxyCodeLine{346 \textcolor{preprocessor}{\#define DMA\_REQUEST\_TIM17\_TRIG\_COM               DMA\_REQUEST\_TIM17\_COM}}
\DoxyCodeLine{347 }
\DoxyCodeLine{348 \textcolor{preprocessor}{\#define LL\_DMAMUX\_REQ\_TIM16\_TRIG\_COM             LL\_DMAMUX\_REQ\_TIM16\_COM}}
\DoxyCodeLine{349 \textcolor{preprocessor}{\#define LL\_DMAMUX\_REQ\_TIM17\_TRIG\_COM             LL\_DMAMUX\_REQ\_TIM17\_COM}}
\DoxyCodeLine{350 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{351 }
\DoxyCodeLine{352 \textcolor{preprocessor}{\#if defined(STM32H7)}}
\DoxyCodeLine{353 }
\DoxyCodeLine{354 \textcolor{preprocessor}{\#define DMA\_REQUEST\_DAC1 DMA\_REQUEST\_DAC1\_CH1}}
\DoxyCodeLine{355 \textcolor{preprocessor}{\#define DMA\_REQUEST\_DAC2 DMA\_REQUEST\_DAC1\_CH2}}
\DoxyCodeLine{356 }
\DoxyCodeLine{357 \textcolor{preprocessor}{\#define BDMA\_REQUEST\_LP\_UART1\_RX BDMA\_REQUEST\_LPUART1\_RX}}
\DoxyCodeLine{358 \textcolor{preprocessor}{\#define BDMA\_REQUEST\_LP\_UART1\_TX BDMA\_REQUEST\_LPUART1\_TX}}
\DoxyCodeLine{359 }
\DoxyCodeLine{360 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_REQUEST\_GEN\_DMAMUX1\_CH0\_EVT    HAL\_DMAMUX1\_REQ\_GEN\_DMAMUX1\_CH0\_EVT}}
\DoxyCodeLine{361 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_REQUEST\_GEN\_DMAMUX1\_CH1\_EVT    HAL\_DMAMUX1\_REQ\_GEN\_DMAMUX1\_CH1\_EVT}}
\DoxyCodeLine{362 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_REQUEST\_GEN\_DMAMUX1\_CH2\_EVT    HAL\_DMAMUX1\_REQ\_GEN\_DMAMUX1\_CH2\_EVT}}
\DoxyCodeLine{363 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_REQUEST\_GEN\_LPTIM1\_OUT         HAL\_DMAMUX1\_REQ\_GEN\_LPTIM1\_OUT}}
\DoxyCodeLine{364 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_REQUEST\_GEN\_LPTIM2\_OUT         HAL\_DMAMUX1\_REQ\_GEN\_LPTIM2\_OUT}}
\DoxyCodeLine{365 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_REQUEST\_GEN\_LPTIM3\_OUT         HAL\_DMAMUX1\_REQ\_GEN\_LPTIM3\_OUT}}
\DoxyCodeLine{366 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_REQUEST\_GEN\_EXTI0              HAL\_DMAMUX1\_REQ\_GEN\_EXTI0}}
\DoxyCodeLine{367 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_REQUEST\_GEN\_TIM12\_TRGO         HAL\_DMAMUX1\_REQ\_GEN\_TIM12\_TRGO}}
\DoxyCodeLine{368 }
\DoxyCodeLine{369 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQUEST\_GEN\_DMAMUX2\_CH0\_EVT    HAL\_DMAMUX2\_REQ\_GEN\_DMAMUX2\_CH0\_EVT}}
\DoxyCodeLine{370 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQUEST\_GEN\_DMAMUX2\_CH1\_EVT    HAL\_DMAMUX2\_REQ\_GEN\_DMAMUX2\_CH1\_EVT}}
\DoxyCodeLine{371 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQUEST\_GEN\_DMAMUX2\_CH2\_EVT    HAL\_DMAMUX2\_REQ\_GEN\_DMAMUX2\_CH2\_EVT}}
\DoxyCodeLine{372 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQUEST\_GEN\_DMAMUX2\_CH3\_EVT    HAL\_DMAMUX2\_REQ\_GEN\_DMAMUX2\_CH3\_EVT}}
\DoxyCodeLine{373 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQUEST\_GEN\_DMAMUX2\_CH4\_EVT    HAL\_DMAMUX2\_REQ\_GEN\_DMAMUX2\_CH4\_EVT}}
\DoxyCodeLine{374 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQUEST\_GEN\_DMAMUX2\_CH5\_EVT    HAL\_DMAMUX2\_REQ\_GEN\_DMAMUX2\_CH5\_EVT}}
\DoxyCodeLine{375 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQUEST\_GEN\_DMAMUX2\_CH6\_EVT    HAL\_DMAMUX2\_REQ\_GEN\_DMAMUX2\_CH6\_EVT}}
\DoxyCodeLine{376 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQUEST\_GEN\_LPUART1\_RX\_WKUP    HAL\_DMAMUX2\_REQ\_GEN\_LPUART1\_RX\_WKUP}}
\DoxyCodeLine{377 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQUEST\_GEN\_LPUART1\_TX\_WKUP    HAL\_DMAMUX2\_REQ\_GEN\_LPUART1\_TX\_WKUP}}
\DoxyCodeLine{378 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQUEST\_GEN\_LPTIM2\_WKUP        HAL\_DMAMUX2\_REQ\_GEN\_LPTIM2\_WKUP}}
\DoxyCodeLine{379 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQUEST\_GEN\_LPTIM2\_OUT         HAL\_DMAMUX2\_REQ\_GEN\_LPTIM2\_OUT}}
\DoxyCodeLine{380 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQUEST\_GEN\_LPTIM3\_WKUP        HAL\_DMAMUX2\_REQ\_GEN\_LPTIM3\_WKUP}}
\DoxyCodeLine{381 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQUEST\_GEN\_LPTIM3\_OUT         HAL\_DMAMUX2\_REQ\_GEN\_LPTIM3\_OUT}}
\DoxyCodeLine{382 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQUEST\_GEN\_LPTIM4\_WKUP        HAL\_DMAMUX2\_REQ\_GEN\_LPTIM4\_WKUP}}
\DoxyCodeLine{383 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQUEST\_GEN\_LPTIM5\_WKUP        HAL\_DMAMUX2\_REQ\_GEN\_LPTIM5\_WKUP}}
\DoxyCodeLine{384 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQUEST\_GEN\_I2C4\_WKUP          HAL\_DMAMUX2\_REQ\_GEN\_I2C4\_WKUP}}
\DoxyCodeLine{385 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQUEST\_GEN\_SPI6\_WKUP          HAL\_DMAMUX2\_REQ\_GEN\_SPI6\_WKUP}}
\DoxyCodeLine{386 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQUEST\_GEN\_COMP1\_OUT          HAL\_DMAMUX2\_REQ\_GEN\_COMP1\_OUT}}
\DoxyCodeLine{387 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQUEST\_GEN\_COMP2\_OUT          HAL\_DMAMUX2\_REQ\_GEN\_COMP2\_OUT}}
\DoxyCodeLine{388 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQUEST\_GEN\_RTC\_WKUP           HAL\_DMAMUX2\_REQ\_GEN\_RTC\_WKUP}}
\DoxyCodeLine{389 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQUEST\_GEN\_EXTI0              HAL\_DMAMUX2\_REQ\_GEN\_EXTI0}}
\DoxyCodeLine{390 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQUEST\_GEN\_EXTI2              HAL\_DMAMUX2\_REQ\_GEN\_EXTI2}}
\DoxyCodeLine{391 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQUEST\_GEN\_I2C4\_IT\_EVT        HAL\_DMAMUX2\_REQ\_GEN\_I2C4\_IT\_EVT}}
\DoxyCodeLine{392 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQUEST\_GEN\_SPI6\_IT            HAL\_DMAMUX2\_REQ\_GEN\_SPI6\_IT}}
\DoxyCodeLine{393 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQUEST\_GEN\_LPUART1\_TX\_IT      HAL\_DMAMUX2\_REQ\_GEN\_LPUART1\_TX\_IT}}
\DoxyCodeLine{394 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQUEST\_GEN\_LPUART1\_RX\_IT      HAL\_DMAMUX2\_REQ\_GEN\_LPUART1\_RX\_IT}}
\DoxyCodeLine{395 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQUEST\_GEN\_ADC3\_IT            HAL\_DMAMUX2\_REQ\_GEN\_ADC3\_IT}}
\DoxyCodeLine{396 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQUEST\_GEN\_ADC3\_AWD1\_OUT      HAL\_DMAMUX2\_REQ\_GEN\_ADC3\_AWD1\_OUT}}
\DoxyCodeLine{397 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQUEST\_GEN\_BDMA\_CH0\_IT        HAL\_DMAMUX2\_REQ\_GEN\_BDMA\_CH0\_IT}}
\DoxyCodeLine{398 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQUEST\_GEN\_BDMA\_CH1\_IT        HAL\_DMAMUX2\_REQ\_GEN\_BDMA\_CH1\_IT}}
\DoxyCodeLine{399 }
\DoxyCodeLine{400 \textcolor{preprocessor}{\#define HAL\_DMAMUX\_REQUEST\_GEN\_NO\_EVENT            HAL\_DMAMUX\_REQ\_GEN\_NO\_EVENT}}
\DoxyCodeLine{401 \textcolor{preprocessor}{\#define HAL\_DMAMUX\_REQUEST\_GEN\_RISING              HAL\_DMAMUX\_REQ\_GEN\_RISING}}
\DoxyCodeLine{402 \textcolor{preprocessor}{\#define HAL\_DMAMUX\_REQUEST\_GEN\_FALLING             HAL\_DMAMUX\_REQ\_GEN\_FALLING}}
\DoxyCodeLine{403 \textcolor{preprocessor}{\#define HAL\_DMAMUX\_REQUEST\_GEN\_RISING\_FALLING      HAL\_DMAMUX\_REQ\_GEN\_RISING\_FALLING}}
\DoxyCodeLine{404 }
\DoxyCodeLine{405 \textcolor{preprocessor}{\#define DFSDM\_FILTER\_EXT\_TRIG\_LPTIM1               DFSDM\_FILTER\_EXT\_TRIG\_LPTIM1\_OUT}}
\DoxyCodeLine{406 \textcolor{preprocessor}{\#define DFSDM\_FILTER\_EXT\_TRIG\_LPTIM2               DFSDM\_FILTER\_EXT\_TRIG\_LPTIM2\_OUT}}
\DoxyCodeLine{407 \textcolor{preprocessor}{\#define DFSDM\_FILTER\_EXT\_TRIG\_LPTIM3               DFSDM\_FILTER\_EXT\_TRIG\_LPTIM3\_OUT}}
\DoxyCodeLine{408 }
\DoxyCodeLine{409 \textcolor{preprocessor}{\#define DAC\_TRIGGER\_LP1\_OUT                        DAC\_TRIGGER\_LPTIM1\_OUT}}
\DoxyCodeLine{410 \textcolor{preprocessor}{\#define DAC\_TRIGGER\_LP2\_OUT                        DAC\_TRIGGER\_LPTIM2\_OUT}}
\DoxyCodeLine{411 }
\DoxyCodeLine{412 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32H7 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{421 \textcolor{preprocessor}{\#define TYPEPROGRAM\_BYTE              FLASH\_TYPEPROGRAM\_BYTE}}
\DoxyCodeLine{422 \textcolor{preprocessor}{\#define TYPEPROGRAM\_HALFWORD          FLASH\_TYPEPROGRAM\_HALFWORD}}
\DoxyCodeLine{423 \textcolor{preprocessor}{\#define TYPEPROGRAM\_WORD              FLASH\_TYPEPROGRAM\_WORD}}
\DoxyCodeLine{424 \textcolor{preprocessor}{\#define TYPEPROGRAM\_DOUBLEWORD        FLASH\_TYPEPROGRAM\_DOUBLEWORD}}
\DoxyCodeLine{425 \textcolor{preprocessor}{\#define TYPEERASE\_SECTORS             FLASH\_TYPEERASE\_SECTORS}}
\DoxyCodeLine{426 \textcolor{preprocessor}{\#define TYPEERASE\_PAGES               FLASH\_TYPEERASE\_PAGES}}
\DoxyCodeLine{427 \textcolor{preprocessor}{\#define TYPEERASE\_PAGEERASE           FLASH\_TYPEERASE\_PAGES}}
\DoxyCodeLine{428 \textcolor{preprocessor}{\#define TYPEERASE\_MASSERASE           FLASH\_TYPEERASE\_MASSERASE}}
\DoxyCodeLine{429 \textcolor{preprocessor}{\#define WRPSTATE\_DISABLE              OB\_WRPSTATE\_DISABLE}}
\DoxyCodeLine{430 \textcolor{preprocessor}{\#define WRPSTATE\_ENABLE               OB\_WRPSTATE\_ENABLE}}
\DoxyCodeLine{431 \textcolor{preprocessor}{\#define HAL\_FLASH\_TIMEOUT\_VALUE       FLASH\_TIMEOUT\_VALUE}}
\DoxyCodeLine{432 \textcolor{preprocessor}{\#define OBEX\_PCROP                    OPTIONBYTE\_PCROP}}
\DoxyCodeLine{433 \textcolor{preprocessor}{\#define OBEX\_BOOTCONFIG               OPTIONBYTE\_BOOTCONFIG}}
\DoxyCodeLine{434 \textcolor{preprocessor}{\#define PCROPSTATE\_DISABLE            OB\_PCROP\_STATE\_DISABLE}}
\DoxyCodeLine{435 \textcolor{preprocessor}{\#define PCROPSTATE\_ENABLE             OB\_PCROP\_STATE\_ENABLE}}
\DoxyCodeLine{436 \textcolor{preprocessor}{\#define TYPEERASEDATA\_BYTE            FLASH\_TYPEERASEDATA\_BYTE}}
\DoxyCodeLine{437 \textcolor{preprocessor}{\#define TYPEERASEDATA\_HALFWORD        FLASH\_TYPEERASEDATA\_HALFWORD}}
\DoxyCodeLine{438 \textcolor{preprocessor}{\#define TYPEERASEDATA\_WORD            FLASH\_TYPEERASEDATA\_WORD}}
\DoxyCodeLine{439 \textcolor{preprocessor}{\#define TYPEPROGRAMDATA\_BYTE          FLASH\_TYPEPROGRAMDATA\_BYTE}}
\DoxyCodeLine{440 \textcolor{preprocessor}{\#define TYPEPROGRAMDATA\_HALFWORD      FLASH\_TYPEPROGRAMDATA\_HALFWORD}}
\DoxyCodeLine{441 \textcolor{preprocessor}{\#define TYPEPROGRAMDATA\_WORD          FLASH\_TYPEPROGRAMDATA\_WORD}}
\DoxyCodeLine{442 \textcolor{preprocessor}{\#define TYPEPROGRAMDATA\_FASTBYTE      FLASH\_TYPEPROGRAMDATA\_FASTBYTE}}
\DoxyCodeLine{443 \textcolor{preprocessor}{\#define TYPEPROGRAMDATA\_FASTHALFWORD  FLASH\_TYPEPROGRAMDATA\_FASTHALFWORD}}
\DoxyCodeLine{444 \textcolor{preprocessor}{\#define TYPEPROGRAMDATA\_FASTWORD      FLASH\_TYPEPROGRAMDATA\_FASTWORD}}
\DoxyCodeLine{445 \textcolor{preprocessor}{\#define PAGESIZE                      FLASH\_PAGE\_SIZE}}
\DoxyCodeLine{446 \textcolor{preprocessor}{\#define TYPEPROGRAM\_FASTBYTE          FLASH\_TYPEPROGRAM\_BYTE}}
\DoxyCodeLine{447 \textcolor{preprocessor}{\#define TYPEPROGRAM\_FASTHALFWORD      FLASH\_TYPEPROGRAM\_HALFWORD}}
\DoxyCodeLine{448 \textcolor{preprocessor}{\#define TYPEPROGRAM\_FASTWORD          FLASH\_TYPEPROGRAM\_WORD}}
\DoxyCodeLine{449 \textcolor{preprocessor}{\#define VOLTAGE\_RANGE\_1               FLASH\_VOLTAGE\_RANGE\_1}}
\DoxyCodeLine{450 \textcolor{preprocessor}{\#define VOLTAGE\_RANGE\_2               FLASH\_VOLTAGE\_RANGE\_2}}
\DoxyCodeLine{451 \textcolor{preprocessor}{\#define VOLTAGE\_RANGE\_3               FLASH\_VOLTAGE\_RANGE\_3}}
\DoxyCodeLine{452 \textcolor{preprocessor}{\#define VOLTAGE\_RANGE\_4               FLASH\_VOLTAGE\_RANGE\_4}}
\DoxyCodeLine{453 \textcolor{preprocessor}{\#define TYPEPROGRAM\_FAST              FLASH\_TYPEPROGRAM\_FAST}}
\DoxyCodeLine{454 \textcolor{preprocessor}{\#define TYPEPROGRAM\_FAST\_AND\_LAST     FLASH\_TYPEPROGRAM\_FAST\_AND\_LAST}}
\DoxyCodeLine{455 \textcolor{preprocessor}{\#define WRPAREA\_BANK1\_AREAA           OB\_WRPAREA\_BANK1\_AREAA}}
\DoxyCodeLine{456 \textcolor{preprocessor}{\#define WRPAREA\_BANK1\_AREAB           OB\_WRPAREA\_BANK1\_AREAB}}
\DoxyCodeLine{457 \textcolor{preprocessor}{\#define WRPAREA\_BANK2\_AREAA           OB\_WRPAREA\_BANK2\_AREAA}}
\DoxyCodeLine{458 \textcolor{preprocessor}{\#define WRPAREA\_BANK2\_AREAB           OB\_WRPAREA\_BANK2\_AREAB}}
\DoxyCodeLine{459 \textcolor{preprocessor}{\#define IWDG\_STDBY\_FREEZE             OB\_IWDG\_STDBY\_FREEZE}}
\DoxyCodeLine{460 \textcolor{preprocessor}{\#define IWDG\_STDBY\_ACTIVE             OB\_IWDG\_STDBY\_RUN}}
\DoxyCodeLine{461 \textcolor{preprocessor}{\#define IWDG\_STOP\_FREEZE              OB\_IWDG\_STOP\_FREEZE}}
\DoxyCodeLine{462 \textcolor{preprocessor}{\#define IWDG\_STOP\_ACTIVE              OB\_IWDG\_STOP\_RUN}}
\DoxyCodeLine{463 \textcolor{preprocessor}{\#define FLASH\_ERROR\_NONE              HAL\_FLASH\_ERROR\_NONE}}
\DoxyCodeLine{464 \textcolor{preprocessor}{\#define FLASH\_ERROR\_RD                HAL\_FLASH\_ERROR\_RD}}
\DoxyCodeLine{465 \textcolor{preprocessor}{\#define FLASH\_ERROR\_PG                HAL\_FLASH\_ERROR\_PROG}}
\DoxyCodeLine{466 \textcolor{preprocessor}{\#define FLASH\_ERROR\_PGP               HAL\_FLASH\_ERROR\_PGS}}
\DoxyCodeLine{467 \textcolor{preprocessor}{\#define FLASH\_ERROR\_WRP               HAL\_FLASH\_ERROR\_WRP}}
\DoxyCodeLine{468 \textcolor{preprocessor}{\#define FLASH\_ERROR\_OPTV              HAL\_FLASH\_ERROR\_OPTV}}
\DoxyCodeLine{469 \textcolor{preprocessor}{\#define FLASH\_ERROR\_OPTVUSR           HAL\_FLASH\_ERROR\_OPTVUSR}}
\DoxyCodeLine{470 \textcolor{preprocessor}{\#define FLASH\_ERROR\_PROG              HAL\_FLASH\_ERROR\_PROG}}
\DoxyCodeLine{471 \textcolor{preprocessor}{\#define FLASH\_ERROR\_OP                HAL\_FLASH\_ERROR\_OPERATION}}
\DoxyCodeLine{472 \textcolor{preprocessor}{\#define FLASH\_ERROR\_PGA               HAL\_FLASH\_ERROR\_PGA}}
\DoxyCodeLine{473 \textcolor{preprocessor}{\#define FLASH\_ERROR\_SIZE              HAL\_FLASH\_ERROR\_SIZE}}
\DoxyCodeLine{474 \textcolor{preprocessor}{\#define FLASH\_ERROR\_SIZ               HAL\_FLASH\_ERROR\_SIZE}}
\DoxyCodeLine{475 \textcolor{preprocessor}{\#define FLASH\_ERROR\_PGS               HAL\_FLASH\_ERROR\_PGS}}
\DoxyCodeLine{476 \textcolor{preprocessor}{\#define FLASH\_ERROR\_MIS               HAL\_FLASH\_ERROR\_MIS}}
\DoxyCodeLine{477 \textcolor{preprocessor}{\#define FLASH\_ERROR\_FAST              HAL\_FLASH\_ERROR\_FAST}}
\DoxyCodeLine{478 \textcolor{preprocessor}{\#define FLASH\_ERROR\_FWWERR            HAL\_FLASH\_ERROR\_FWWERR}}
\DoxyCodeLine{479 \textcolor{preprocessor}{\#define FLASH\_ERROR\_NOTZERO           HAL\_FLASH\_ERROR\_NOTZERO}}
\DoxyCodeLine{480 \textcolor{preprocessor}{\#define FLASH\_ERROR\_OPERATION         HAL\_FLASH\_ERROR\_OPERATION}}
\DoxyCodeLine{481 \textcolor{preprocessor}{\#define FLASH\_ERROR\_ERS               HAL\_FLASH\_ERROR\_ERS}}
\DoxyCodeLine{482 \textcolor{preprocessor}{\#define OB\_WDG\_SW                     OB\_IWDG\_SW}}
\DoxyCodeLine{483 \textcolor{preprocessor}{\#define OB\_WDG\_HW                     OB\_IWDG\_HW}}
\DoxyCodeLine{484 \textcolor{preprocessor}{\#define OB\_SDADC12\_VDD\_MONITOR\_SET    OB\_SDACD\_VDD\_MONITOR\_SET}}
\DoxyCodeLine{485 \textcolor{preprocessor}{\#define OB\_SDADC12\_VDD\_MONITOR\_RESET  OB\_SDACD\_VDD\_MONITOR\_RESET}}
\DoxyCodeLine{486 \textcolor{preprocessor}{\#define OB\_RAM\_PARITY\_CHECK\_SET       OB\_SRAM\_PARITY\_SET}}
\DoxyCodeLine{487 \textcolor{preprocessor}{\#define OB\_RAM\_PARITY\_CHECK\_RESET     OB\_SRAM\_PARITY\_RESET}}
\DoxyCodeLine{488 \textcolor{preprocessor}{\#define IS\_OB\_SDADC12\_VDD\_MONITOR     IS\_OB\_SDACD\_VDD\_MONITOR}}
\DoxyCodeLine{489 \textcolor{preprocessor}{\#define OB\_RDP\_LEVEL0                 OB\_RDP\_LEVEL\_0}}
\DoxyCodeLine{490 \textcolor{preprocessor}{\#define OB\_RDP\_LEVEL1                 OB\_RDP\_LEVEL\_1}}
\DoxyCodeLine{491 \textcolor{preprocessor}{\#define OB\_RDP\_LEVEL2                 OB\_RDP\_LEVEL\_2}}
\DoxyCodeLine{492 \textcolor{preprocessor}{\#if defined(STM32G0)}}
\DoxyCodeLine{493 \textcolor{preprocessor}{\#define OB\_BOOT\_LOCK\_DISABLE          OB\_BOOT\_ENTRY\_FORCED\_NONE}}
\DoxyCodeLine{494 \textcolor{preprocessor}{\#define OB\_BOOT\_LOCK\_ENABLE           OB\_BOOT\_ENTRY\_FORCED\_FLASH}}
\DoxyCodeLine{495 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{496 \textcolor{preprocessor}{\#define OB\_BOOT\_ENTRY\_FORCED\_NONE     OB\_BOOT\_LOCK\_DISABLE}}
\DoxyCodeLine{497 \textcolor{preprocessor}{\#define OB\_BOOT\_ENTRY\_FORCED\_FLASH    OB\_BOOT\_LOCK\_ENABLE}}
\DoxyCodeLine{498 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{499 \textcolor{preprocessor}{\#if defined(STM32H7)}}
\DoxyCodeLine{500 \textcolor{preprocessor}{\#define FLASH\_FLAG\_SNECCE\_BANK1RR     FLASH\_FLAG\_SNECCERR\_BANK1}}
\DoxyCodeLine{501 \textcolor{preprocessor}{\#define FLASH\_FLAG\_DBECCE\_BANK1RR     FLASH\_FLAG\_DBECCERR\_BANK1}}
\DoxyCodeLine{502 \textcolor{preprocessor}{\#define FLASH\_FLAG\_STRBER\_BANK1R      FLASH\_FLAG\_STRBERR\_BANK1}}
\DoxyCodeLine{503 \textcolor{preprocessor}{\#define FLASH\_FLAG\_SNECCE\_BANK2RR     FLASH\_FLAG\_SNECCERR\_BANK2}}
\DoxyCodeLine{504 \textcolor{preprocessor}{\#define FLASH\_FLAG\_DBECCE\_BANK2RR     FLASH\_FLAG\_DBECCERR\_BANK2}}
\DoxyCodeLine{505 \textcolor{preprocessor}{\#define FLASH\_FLAG\_STRBER\_BANK2R      FLASH\_FLAG\_STRBERR\_BANK2}}
\DoxyCodeLine{506 \textcolor{preprocessor}{\#define FLASH\_FLAG\_WDW                FLASH\_FLAG\_WBNE}}
\DoxyCodeLine{507 \textcolor{preprocessor}{\#define OB\_WRP\_SECTOR\_All             OB\_WRP\_SECTOR\_ALL}}
\DoxyCodeLine{508 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32H7 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{509 \textcolor{preprocessor}{\#if defined(STM32U5)}}
\DoxyCodeLine{510 \textcolor{preprocessor}{\#define OB\_USER\_nRST\_STOP             OB\_USER\_NRST\_STOP}}
\DoxyCodeLine{511 \textcolor{preprocessor}{\#define OB\_USER\_nRST\_STDBY            OB\_USER\_NRST\_STDBY}}
\DoxyCodeLine{512 \textcolor{preprocessor}{\#define OB\_USER\_nRST\_SHDW             OB\_USER\_NRST\_SHDW}}
\DoxyCodeLine{513 \textcolor{preprocessor}{\#define OB\_USER\_nSWBOOT0              OB\_USER\_NSWBOOT0}}
\DoxyCodeLine{514 \textcolor{preprocessor}{\#define OB\_USER\_nBOOT0                OB\_USER\_NBOOT0}}
\DoxyCodeLine{515 \textcolor{preprocessor}{\#define OB\_nBOOT0\_RESET               OB\_NBOOT0\_RESET}}
\DoxyCodeLine{516 \textcolor{preprocessor}{\#define OB\_nBOOT0\_SET                 OB\_NBOOT0\_SET}}
\DoxyCodeLine{517 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32U5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{518 }
\DoxyCodeLine{527 \textcolor{preprocessor}{\#if defined(STM32H7)}}
\DoxyCodeLine{528 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_JPEG\_CLK\_ENABLE               \_\_HAL\_RCC\_JPGDECEN\_CLK\_ENABLE}}
\DoxyCodeLine{529 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_JPEG\_CLK\_DISABLE              \_\_HAL\_RCC\_JPGDECEN\_CLK\_DISABLE}}
\DoxyCodeLine{530 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_JPEG\_FORCE\_RESET              \_\_HAL\_RCC\_JPGDECRST\_FORCE\_RESET}}
\DoxyCodeLine{531 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_JPEG\_RELEASE\_RESET            \_\_HAL\_RCC\_JPGDECRST\_RELEASE\_RESET}}
\DoxyCodeLine{532 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_JPEG\_CLK\_SLEEP\_ENABLE         \_\_HAL\_RCC\_JPGDEC\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{533 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_JPEG\_CLK\_SLEEP\_DISABLE        \_\_HAL\_RCC\_JPGDEC\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{534 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32H7 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{535 }
\DoxyCodeLine{544 \textcolor{preprocessor}{\#define HAL\_SYSCFG\_FASTMODEPLUS\_I2C\_PA9    I2C\_FASTMODEPLUS\_PA9}}
\DoxyCodeLine{545 \textcolor{preprocessor}{\#define HAL\_SYSCFG\_FASTMODEPLUS\_I2C\_PA10   I2C\_FASTMODEPLUS\_PA10}}
\DoxyCodeLine{546 \textcolor{preprocessor}{\#define HAL\_SYSCFG\_FASTMODEPLUS\_I2C\_PB6    I2C\_FASTMODEPLUS\_PB6}}
\DoxyCodeLine{547 \textcolor{preprocessor}{\#define HAL\_SYSCFG\_FASTMODEPLUS\_I2C\_PB7    I2C\_FASTMODEPLUS\_PB7}}
\DoxyCodeLine{548 \textcolor{preprocessor}{\#define HAL\_SYSCFG\_FASTMODEPLUS\_I2C\_PB8    I2C\_FASTMODEPLUS\_PB8}}
\DoxyCodeLine{549 \textcolor{preprocessor}{\#define HAL\_SYSCFG\_FASTMODEPLUS\_I2C\_PB9    I2C\_FASTMODEPLUS\_PB9}}
\DoxyCodeLine{550 \textcolor{preprocessor}{\#define HAL\_SYSCFG\_FASTMODEPLUS\_I2C1       I2C\_FASTMODEPLUS\_I2C1}}
\DoxyCodeLine{551 \textcolor{preprocessor}{\#define HAL\_SYSCFG\_FASTMODEPLUS\_I2C2       I2C\_FASTMODEPLUS\_I2C2}}
\DoxyCodeLine{552 \textcolor{preprocessor}{\#define HAL\_SYSCFG\_FASTMODEPLUS\_I2C3       I2C\_FASTMODEPLUS\_I2C3}}
\DoxyCodeLine{553 \textcolor{preprocessor}{\#if defined(STM32G4)}}
\DoxyCodeLine{554 }
\DoxyCodeLine{555 \textcolor{preprocessor}{\#define HAL\_SYSCFG\_EnableIOAnalogSwitchBooster    HAL\_SYSCFG\_EnableIOSwitchBooster}}
\DoxyCodeLine{556 \textcolor{preprocessor}{\#define HAL\_SYSCFG\_DisableIOAnalogSwitchBooster   HAL\_SYSCFG\_DisableIOSwitchBooster}}
\DoxyCodeLine{557 \textcolor{preprocessor}{\#define HAL\_SYSCFG\_EnableIOAnalogSwitchVDD        HAL\_SYSCFG\_EnableIOSwitchVDD}}
\DoxyCodeLine{558 \textcolor{preprocessor}{\#define HAL\_SYSCFG\_DisableIOAnalogSwitchVDD       HAL\_SYSCFG\_DisableIOSwitchVDD}}
\DoxyCodeLine{559 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32G4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{560 }
\DoxyCodeLine{569 \textcolor{preprocessor}{\#if defined(STM32L4) || defined(STM32F7) || defined(STM32H7) || defined(STM32G4)}}
\DoxyCodeLine{570 \textcolor{preprocessor}{\#define FMC\_NAND\_PCC\_WAIT\_FEATURE\_DISABLE       FMC\_NAND\_WAIT\_FEATURE\_DISABLE}}
\DoxyCodeLine{571 \textcolor{preprocessor}{\#define FMC\_NAND\_PCC\_WAIT\_FEATURE\_ENABLE        FMC\_NAND\_WAIT\_FEATURE\_ENABLE}}
\DoxyCodeLine{572 \textcolor{preprocessor}{\#define FMC\_NAND\_PCC\_MEM\_BUS\_WIDTH\_8            FMC\_NAND\_MEM\_BUS\_WIDTH\_8}}
\DoxyCodeLine{573 \textcolor{preprocessor}{\#define FMC\_NAND\_PCC\_MEM\_BUS\_WIDTH\_16           FMC\_NAND\_MEM\_BUS\_WIDTH\_16}}
\DoxyCodeLine{574 \textcolor{preprocessor}{\#elif defined(STM32F1) || defined(STM32F2) || defined(STM32F3) || defined(STM32F4)}}
\DoxyCodeLine{575 \textcolor{preprocessor}{\#define FMC\_NAND\_WAIT\_FEATURE\_DISABLE           FMC\_NAND\_PCC\_WAIT\_FEATURE\_DISABLE}}
\DoxyCodeLine{576 \textcolor{preprocessor}{\#define FMC\_NAND\_WAIT\_FEATURE\_ENABLE            FMC\_NAND\_PCC\_WAIT\_FEATURE\_ENABLE}}
\DoxyCodeLine{577 \textcolor{preprocessor}{\#define FMC\_NAND\_MEM\_BUS\_WIDTH\_8                FMC\_NAND\_PCC\_MEM\_BUS\_WIDTH\_8}}
\DoxyCodeLine{578 \textcolor{preprocessor}{\#define FMC\_NAND\_MEM\_BUS\_WIDTH\_16               FMC\_NAND\_PCC\_MEM\_BUS\_WIDTH\_16}}
\DoxyCodeLine{579 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{588 \textcolor{preprocessor}{\#define FSMC\_NORSRAM\_TYPEDEF                      FSMC\_NORSRAM\_TypeDef}}
\DoxyCodeLine{589 \textcolor{preprocessor}{\#define FSMC\_NORSRAM\_EXTENDED\_TYPEDEF             FSMC\_NORSRAM\_EXTENDED\_TypeDef}}
\DoxyCodeLine{597 \textcolor{preprocessor}{\#define GET\_GPIO\_SOURCE                           GPIO\_GET\_INDEX}}
\DoxyCodeLine{598 \textcolor{preprocessor}{\#define GET\_GPIO\_INDEX                            GPIO\_GET\_INDEX}}
\DoxyCodeLine{599 }
\DoxyCodeLine{600 \textcolor{preprocessor}{\#if defined(STM32F4)}}
\DoxyCodeLine{601 \textcolor{preprocessor}{\#define GPIO\_AF12\_SDMMC                           GPIO\_AF12\_SDIO}}
\DoxyCodeLine{602 \textcolor{preprocessor}{\#define GPIO\_AF12\_SDMMC1                          GPIO\_AF12\_SDIO}}
\DoxyCodeLine{603 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{604 }
\DoxyCodeLine{605 \textcolor{preprocessor}{\#if defined(STM32F7)}}
\DoxyCodeLine{606 \textcolor{preprocessor}{\#define GPIO\_AF12\_SDIO                            GPIO\_AF12\_SDMMC1}}
\DoxyCodeLine{607 \textcolor{preprocessor}{\#define GPIO\_AF12\_SDMMC                           GPIO\_AF12\_SDMMC1}}
\DoxyCodeLine{608 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{609 }
\DoxyCodeLine{610 \textcolor{preprocessor}{\#if defined(STM32L4)}}
\DoxyCodeLine{611 \textcolor{preprocessor}{\#define GPIO\_AF12\_SDIO                            GPIO\_AF12\_SDMMC1}}
\DoxyCodeLine{612 \textcolor{preprocessor}{\#define GPIO\_AF12\_SDMMC                           GPIO\_AF12\_SDMMC1}}
\DoxyCodeLine{613 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{614 }
\DoxyCodeLine{615 \textcolor{preprocessor}{\#if defined(STM32H7)}}
\DoxyCodeLine{616 \textcolor{preprocessor}{\#define GPIO\_AF7\_SDIO1                            GPIO\_AF7\_SDMMC1}}
\DoxyCodeLine{617 \textcolor{preprocessor}{\#define GPIO\_AF8\_SDIO1                            GPIO\_AF8\_SDMMC1}}
\DoxyCodeLine{618 \textcolor{preprocessor}{\#define GPIO\_AF12\_SDIO1                           GPIO\_AF12\_SDMMC1}}
\DoxyCodeLine{619 \textcolor{preprocessor}{\#define GPIO\_AF9\_SDIO2                            GPIO\_AF9\_SDMMC2}}
\DoxyCodeLine{620 \textcolor{preprocessor}{\#define GPIO\_AF10\_SDIO2                           GPIO\_AF10\_SDMMC2}}
\DoxyCodeLine{621 \textcolor{preprocessor}{\#define GPIO\_AF11\_SDIO2                           GPIO\_AF11\_SDMMC2}}
\DoxyCodeLine{622 }
\DoxyCodeLine{623 \textcolor{preprocessor}{\#if defined (STM32H743xx) || defined (STM32H753xx)  || defined (STM32H750xx) || defined (STM32H742xx) || \(\backslash\)}}
\DoxyCodeLine{624 \textcolor{preprocessor}{    defined (STM32H745xx) || defined (STM32H755xx)  || defined (STM32H747xx) || defined (STM32H757xx)}}
\DoxyCodeLine{625 \textcolor{preprocessor}{\#define GPIO\_AF10\_OTG2\_HS  GPIO\_AF10\_OTG2\_FS}}
\DoxyCodeLine{626 \textcolor{preprocessor}{\#define GPIO\_AF10\_OTG1\_FS  GPIO\_AF10\_OTG1\_HS}}
\DoxyCodeLine{627 \textcolor{preprocessor}{\#define GPIO\_AF12\_OTG2\_FS  GPIO\_AF12\_OTG1\_FS}}
\DoxyCodeLine{628 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*STM32H743xx || STM32H753xx || STM32H750xx || STM32H742xx || STM32H745xx || STM32H755xx || STM32H747xx || STM32H757xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{629 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32H7 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{630 }
\DoxyCodeLine{631 \textcolor{preprocessor}{\#define GPIO\_AF0\_LPTIM                            GPIO\_AF0\_LPTIM1}}
\DoxyCodeLine{632 \textcolor{preprocessor}{\#define GPIO\_AF1\_LPTIM                            GPIO\_AF1\_LPTIM1}}
\DoxyCodeLine{633 \textcolor{preprocessor}{\#define GPIO\_AF2\_LPTIM                            GPIO\_AF2\_LPTIM1}}
\DoxyCodeLine{634 }
\DoxyCodeLine{635 \textcolor{preprocessor}{\#if defined(STM32L0) || defined(STM32L4) || defined(STM32F4) || defined(STM32F2) || defined(STM32F7) || defined(STM32G4) || defined(STM32H7) || defined(STM32WB) || defined(STM32U5)}}
\DoxyCodeLine{636 \textcolor{preprocessor}{\#define  GPIO\_SPEED\_LOW                           GPIO\_SPEED\_FREQ\_LOW}}
\DoxyCodeLine{637 \textcolor{preprocessor}{\#define  GPIO\_SPEED\_MEDIUM                        GPIO\_SPEED\_FREQ\_MEDIUM}}
\DoxyCodeLine{638 \textcolor{preprocessor}{\#define  GPIO\_SPEED\_FAST                          GPIO\_SPEED\_FREQ\_HIGH}}
\DoxyCodeLine{639 \textcolor{preprocessor}{\#define  GPIO\_SPEED\_HIGH                          GPIO\_SPEED\_FREQ\_VERY\_HIGH}}
\DoxyCodeLine{640 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32L0 || STM32L4 || STM32F4 || STM32F2 || STM32F7 || STM32G4 || STM32H7 || STM32WB || STM32U5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{641 }
\DoxyCodeLine{642 \textcolor{preprocessor}{\#if defined(STM32L1)}}
\DoxyCodeLine{643 \textcolor{preprocessor}{\#define  GPIO\_SPEED\_VERY\_LOW    GPIO\_SPEED\_FREQ\_LOW}}
\DoxyCodeLine{644 \textcolor{preprocessor}{\#define  GPIO\_SPEED\_LOW         GPIO\_SPEED\_FREQ\_MEDIUM}}
\DoxyCodeLine{645 \textcolor{preprocessor}{\#define  GPIO\_SPEED\_MEDIUM      GPIO\_SPEED\_FREQ\_HIGH}}
\DoxyCodeLine{646 \textcolor{preprocessor}{\#define  GPIO\_SPEED\_HIGH        GPIO\_SPEED\_FREQ\_VERY\_HIGH}}
\DoxyCodeLine{647 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32L1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{648 }
\DoxyCodeLine{649 \textcolor{preprocessor}{\#if defined(STM32F0) || defined(STM32F3) || defined(STM32F1)}}
\DoxyCodeLine{650 \textcolor{preprocessor}{\#define  GPIO\_SPEED\_LOW    GPIO\_SPEED\_FREQ\_LOW}}
\DoxyCodeLine{651 \textcolor{preprocessor}{\#define  GPIO\_SPEED\_MEDIUM GPIO\_SPEED\_FREQ\_MEDIUM}}
\DoxyCodeLine{652 \textcolor{preprocessor}{\#define  GPIO\_SPEED\_HIGH   GPIO\_SPEED\_FREQ\_HIGH}}
\DoxyCodeLine{653 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F0 || STM32F3 || STM32F1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{654 }
\DoxyCodeLine{655 \textcolor{preprocessor}{\#define GPIO\_AF6\_DFSDM                            GPIO\_AF6\_DFSDM1}}
\DoxyCodeLine{656 }
\DoxyCodeLine{657 \textcolor{preprocessor}{\#if defined(STM32U5)}}
\DoxyCodeLine{658 \textcolor{preprocessor}{\#define GPIO\_AF0\_RTC\_50Hz                         GPIO\_AF0\_RTC\_50HZ}}
\DoxyCodeLine{659 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32U5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{667 \textcolor{preprocessor}{\#if defined(STM32U5)}}
\DoxyCodeLine{668 \textcolor{preprocessor}{\#define GTZC\_PERIPH\_DCMI                      GTZC\_PERIPH\_DCMI\_PSSI}}
\DoxyCodeLine{669 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32U5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{677 \textcolor{preprocessor}{\#define HRTIM\_TIMDELAYEDPROTECTION\_DISABLED           HRTIM\_TIMER\_A\_B\_C\_DELAYEDPROTECTION\_DISABLED}}
\DoxyCodeLine{678 \textcolor{preprocessor}{\#define HRTIM\_TIMDELAYEDPROTECTION\_DELAYEDOUT1\_EEV68  HRTIM\_TIMER\_A\_B\_C\_DELAYEDPROTECTION\_DELAYEDOUT1\_EEV6}}
\DoxyCodeLine{679 \textcolor{preprocessor}{\#define HRTIM\_TIMDELAYEDPROTECTION\_DELAYEDOUT2\_EEV68  HRTIM\_TIMER\_A\_B\_C\_DELAYEDPROTECTION\_DELAYEDOUT2\_EEV6}}
\DoxyCodeLine{680 \textcolor{preprocessor}{\#define HRTIM\_TIMDELAYEDPROTECTION\_DELAYEDBOTH\_EEV68  HRTIM\_TIMER\_A\_B\_C\_DELAYEDPROTECTION\_DELAYEDBOTH\_EEV6}}
\DoxyCodeLine{681 \textcolor{preprocessor}{\#define HRTIM\_TIMDELAYEDPROTECTION\_BALANCED\_EEV68     HRTIM\_TIMER\_A\_B\_C\_DELAYEDPROTECTION\_BALANCED\_EEV6}}
\DoxyCodeLine{682 \textcolor{preprocessor}{\#define HRTIM\_TIMDELAYEDPROTECTION\_DELAYEDOUT1\_DEEV79 HRTIM\_TIMER\_A\_B\_C\_DELAYEDPROTECTION\_DELAYEDOUT1\_DEEV7}}
\DoxyCodeLine{683 \textcolor{preprocessor}{\#define HRTIM\_TIMDELAYEDPROTECTION\_DELAYEDOUT2\_DEEV79 HRTIM\_TIMER\_A\_B\_C\_DELAYEDPROTECTION\_DELAYEDOUT2\_DEEV7}}
\DoxyCodeLine{684 \textcolor{preprocessor}{\#define HRTIM\_TIMDELAYEDPROTECTION\_DELAYEDBOTH\_EEV79  HRTIM\_TIMER\_A\_B\_C\_DELAYEDPROTECTION\_DELAYEDBOTH\_EEV7}}
\DoxyCodeLine{685 \textcolor{preprocessor}{\#define HRTIM\_TIMDELAYEDPROTECTION\_BALANCED\_EEV79     HRTIM\_TIMER\_A\_B\_C\_DELAYEDPROTECTION\_BALANCED\_EEV7}}
\DoxyCodeLine{686 }
\DoxyCodeLine{687 \textcolor{preprocessor}{\#define \_\_HAL\_HRTIM\_SetCounter        \_\_HAL\_HRTIM\_SETCOUNTER}}
\DoxyCodeLine{688 \textcolor{preprocessor}{\#define \_\_HAL\_HRTIM\_GetCounter        \_\_HAL\_HRTIM\_GETCOUNTER}}
\DoxyCodeLine{689 \textcolor{preprocessor}{\#define \_\_HAL\_HRTIM\_SetPeriod         \_\_HAL\_HRTIM\_SETPERIOD}}
\DoxyCodeLine{690 \textcolor{preprocessor}{\#define \_\_HAL\_HRTIM\_GetPeriod         \_\_HAL\_HRTIM\_GETPERIOD}}
\DoxyCodeLine{691 \textcolor{preprocessor}{\#define \_\_HAL\_HRTIM\_SetClockPrescaler \_\_HAL\_HRTIM\_SETCLOCKPRESCALER}}
\DoxyCodeLine{692 \textcolor{preprocessor}{\#define \_\_HAL\_HRTIM\_GetClockPrescaler \_\_HAL\_HRTIM\_GETCLOCKPRESCALER}}
\DoxyCodeLine{693 \textcolor{preprocessor}{\#define \_\_HAL\_HRTIM\_SetCompare        \_\_HAL\_HRTIM\_SETCOMPARE}}
\DoxyCodeLine{694 \textcolor{preprocessor}{\#define \_\_HAL\_HRTIM\_GetCompare        \_\_HAL\_HRTIM\_GETCOMPARE}}
\DoxyCodeLine{695 }
\DoxyCodeLine{696 \textcolor{preprocessor}{\#if defined(STM32G4)}}
\DoxyCodeLine{697 \textcolor{preprocessor}{\#define HAL\_HRTIM\_ExternalEventCounterConfig    HAL\_HRTIM\_ExtEventCounterConfig}}
\DoxyCodeLine{698 \textcolor{preprocessor}{\#define HAL\_HRTIM\_ExternalEventCounterEnable    HAL\_HRTIM\_ExtEventCounterEnable}}
\DoxyCodeLine{699 \textcolor{preprocessor}{\#define HAL\_HRTIM\_ExternalEventCounterDisable   HAL\_HRTIM\_ExtEventCounterDisable}}
\DoxyCodeLine{700 \textcolor{preprocessor}{\#define HAL\_HRTIM\_ExternalEventCounterReset     HAL\_HRTIM\_ExtEventCounterReset}}
\DoxyCodeLine{701 \textcolor{preprocessor}{\#define HRTIM\_TIMEEVENT\_A                       HRTIM\_EVENTCOUNTER\_A}}
\DoxyCodeLine{702 \textcolor{preprocessor}{\#define HRTIM\_TIMEEVENT\_B                       HRTIM\_EVENTCOUNTER\_B}}
\DoxyCodeLine{703 \textcolor{preprocessor}{\#define HRTIM\_TIMEEVENTRESETMODE\_UNCONDITIONAL  HRTIM\_EVENTCOUNTER\_RSTMODE\_UNCONDITIONAL}}
\DoxyCodeLine{704 \textcolor{preprocessor}{\#define HRTIM\_TIMEEVENTRESETMODE\_CONDITIONAL    HRTIM\_EVENTCOUNTER\_RSTMODE\_CONDITIONAL}}
\DoxyCodeLine{705 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32G4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{706 }
\DoxyCodeLine{707 \textcolor{preprocessor}{\#if defined(STM32H7)}}
\DoxyCodeLine{708 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMAEV1\_TIMBCMP1 HRTIM\_OUTPUTSET\_TIMEV\_1}}
\DoxyCodeLine{709 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMAEV2\_TIMBCMP2 HRTIM\_OUTPUTSET\_TIMEV\_2}}
\DoxyCodeLine{710 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMAEV3\_TIMCCMP2 HRTIM\_OUTPUTSET\_TIMEV\_3}}
\DoxyCodeLine{711 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMAEV4\_TIMCCMP3 HRTIM\_OUTPUTSET\_TIMEV\_4}}
\DoxyCodeLine{712 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMAEV5\_TIMDCMP1 HRTIM\_OUTPUTSET\_TIMEV\_5}}
\DoxyCodeLine{713 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMAEV6\_TIMDCMP2 HRTIM\_OUTPUTSET\_TIMEV\_6}}
\DoxyCodeLine{714 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMAEV7\_TIMECMP3 HRTIM\_OUTPUTSET\_TIMEV\_7}}
\DoxyCodeLine{715 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMAEV8\_TIMECMP4 HRTIM\_OUTPUTSET\_TIMEV\_8}}
\DoxyCodeLine{716 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMAEV9\_TIMFCMP4 HRTIM\_OUTPUTSET\_TIMEV\_9}}
\DoxyCodeLine{717 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMBEV1\_TIMACMP1 HRTIM\_OUTPUTSET\_TIMEV\_1}}
\DoxyCodeLine{718 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMBEV2\_TIMACMP2 HRTIM\_OUTPUTSET\_TIMEV\_2}}
\DoxyCodeLine{719 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMBEV3\_TIMCCMP3 HRTIM\_OUTPUTSET\_TIMEV\_3}}
\DoxyCodeLine{720 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMBEV4\_TIMCCMP4 HRTIM\_OUTPUTSET\_TIMEV\_4}}
\DoxyCodeLine{721 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMBEV5\_TIMDCMP3 HRTIM\_OUTPUTSET\_TIMEV\_5}}
\DoxyCodeLine{722 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMBEV6\_TIMDCMP4 HRTIM\_OUTPUTSET\_TIMEV\_6}}
\DoxyCodeLine{723 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMBEV7\_TIMECMP1 HRTIM\_OUTPUTSET\_TIMEV\_7}}
\DoxyCodeLine{724 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMBEV8\_TIMECMP2 HRTIM\_OUTPUTSET\_TIMEV\_8}}
\DoxyCodeLine{725 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMBEV9\_TIMFCMP3 HRTIM\_OUTPUTSET\_TIMEV\_9}}
\DoxyCodeLine{726 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMCEV1\_TIMACMP1 HRTIM\_OUTPUTSET\_TIMEV\_1}}
\DoxyCodeLine{727 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMCEV2\_TIMACMP2 HRTIM\_OUTPUTSET\_TIMEV\_2}}
\DoxyCodeLine{728 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMCEV3\_TIMBCMP2 HRTIM\_OUTPUTSET\_TIMEV\_3}}
\DoxyCodeLine{729 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMCEV4\_TIMBCMP3 HRTIM\_OUTPUTSET\_TIMEV\_4}}
\DoxyCodeLine{730 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMCEV5\_TIMDCMP2 HRTIM\_OUTPUTSET\_TIMEV\_5}}
\DoxyCodeLine{731 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMCEV6\_TIMDCMP4 HRTIM\_OUTPUTSET\_TIMEV\_6}}
\DoxyCodeLine{732 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMCEV7\_TIMECMP3 HRTIM\_OUTPUTSET\_TIMEV\_7}}
\DoxyCodeLine{733 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMCEV8\_TIMECMP4 HRTIM\_OUTPUTSET\_TIMEV\_8}}
\DoxyCodeLine{734 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMCEV9\_TIMFCMP2 HRTIM\_OUTPUTSET\_TIMEV\_9}}
\DoxyCodeLine{735 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMDEV1\_TIMACMP1 HRTIM\_OUTPUTSET\_TIMEV\_1}}
\DoxyCodeLine{736 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMDEV2\_TIMACMP4 HRTIM\_OUTPUTSET\_TIMEV\_2}}
\DoxyCodeLine{737 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMDEV3\_TIMBCMP2 HRTIM\_OUTPUTSET\_TIMEV\_3}}
\DoxyCodeLine{738 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMDEV4\_TIMBCMP4 HRTIM\_OUTPUTSET\_TIMEV\_4}}
\DoxyCodeLine{739 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMDEV5\_TIMCCMP4 HRTIM\_OUTPUTSET\_TIMEV\_5}}
\DoxyCodeLine{740 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMDEV6\_TIMECMP1 HRTIM\_OUTPUTSET\_TIMEV\_6}}
\DoxyCodeLine{741 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMDEV7\_TIMECMP4 HRTIM\_OUTPUTSET\_TIMEV\_7}}
\DoxyCodeLine{742 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMDEV8\_TIMFCMP1 HRTIM\_OUTPUTSET\_TIMEV\_8}}
\DoxyCodeLine{743 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMDEV9\_TIMFCMP3 HRTIM\_OUTPUTSET\_TIMEV\_9}}
\DoxyCodeLine{744 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMEEV1\_TIMACMP4 HRTIM\_OUTPUTSET\_TIMEV\_1}}
\DoxyCodeLine{745 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMEEV2\_TIMBCMP3 HRTIM\_OUTPUTSET\_TIMEV\_2}}
\DoxyCodeLine{746 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMEEV3\_TIMBCMP4 HRTIM\_OUTPUTSET\_TIMEV\_3}}
\DoxyCodeLine{747 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMEEV4\_TIMCCMP1 HRTIM\_OUTPUTSET\_TIMEV\_4}}
\DoxyCodeLine{748 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMEEV5\_TIMDCMP2 HRTIM\_OUTPUTSET\_TIMEV\_5}}
\DoxyCodeLine{749 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMEEV6\_TIMDCMP1 HRTIM\_OUTPUTSET\_TIMEV\_6}}
\DoxyCodeLine{750 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMEEV7\_TIMDCMP2 HRTIM\_OUTPUTSET\_TIMEV\_7}}
\DoxyCodeLine{751 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMEEV8\_TIMFCMP3 HRTIM\_OUTPUTSET\_TIMEV\_8}}
\DoxyCodeLine{752 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMEEV9\_TIMFCMP4 HRTIM\_OUTPUTSET\_TIMEV\_9}}
\DoxyCodeLine{753 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMFEV1\_TIMACMP3 HRTIM\_OUTPUTSET\_TIMEV\_1}}
\DoxyCodeLine{754 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMFEV2\_TIMBCMP1 HRTIM\_OUTPUTSET\_TIMEV\_2}}
\DoxyCodeLine{755 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMFEV3\_TIMBCMP4 HRTIM\_OUTPUTSET\_TIMEV\_3}}
\DoxyCodeLine{756 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMFEV4\_TIMCCMP1 HRTIM\_OUTPUTSET\_TIMEV\_4}}
\DoxyCodeLine{757 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMFEV5\_TIMCCMP4 HRTIM\_OUTPUTSET\_TIMEV\_5}}
\DoxyCodeLine{758 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMFEV6\_TIMDCMP3 HRTIM\_OUTPUTSET\_TIMEV\_6}}
\DoxyCodeLine{759 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMFEV7\_TIMDCMP4 HRTIM\_OUTPUTSET\_TIMEV\_7}}
\DoxyCodeLine{760 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMFEV8\_TIMECMP2 HRTIM\_OUTPUTSET\_TIMEV\_8}}
\DoxyCodeLine{761 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTSET\_TIMFEV9\_TIMECMP3 HRTIM\_OUTPUTSET\_TIMEV\_9}}
\DoxyCodeLine{762 }
\DoxyCodeLine{763 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMAEV1\_TIMBCMP1 HRTIM\_OUTPUTSET\_TIMEV\_1}}
\DoxyCodeLine{764 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMAEV2\_TIMBCMP2 HRTIM\_OUTPUTSET\_TIMEV\_2}}
\DoxyCodeLine{765 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMAEV3\_TIMCCMP2 HRTIM\_OUTPUTSET\_TIMEV\_3}}
\DoxyCodeLine{766 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMAEV4\_TIMCCMP3 HRTIM\_OUTPUTSET\_TIMEV\_4}}
\DoxyCodeLine{767 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMAEV5\_TIMDCMP1 HRTIM\_OUTPUTSET\_TIMEV\_5}}
\DoxyCodeLine{768 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMAEV6\_TIMDCMP2 HRTIM\_OUTPUTSET\_TIMEV\_6}}
\DoxyCodeLine{769 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMAEV7\_TIMECMP3 HRTIM\_OUTPUTSET\_TIMEV\_7}}
\DoxyCodeLine{770 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMAEV8\_TIMECMP4 HRTIM\_OUTPUTSET\_TIMEV\_8}}
\DoxyCodeLine{771 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMAEV9\_TIMFCMP4 HRTIM\_OUTPUTSET\_TIMEV\_9}}
\DoxyCodeLine{772 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMBEV1\_TIMACMP1 HRTIM\_OUTPUTSET\_TIMEV\_1}}
\DoxyCodeLine{773 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMBEV2\_TIMACMP2 HRTIM\_OUTPUTSET\_TIMEV\_2}}
\DoxyCodeLine{774 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMBEV3\_TIMCCMP3 HRTIM\_OUTPUTSET\_TIMEV\_3}}
\DoxyCodeLine{775 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMBEV4\_TIMCCMP4 HRTIM\_OUTPUTSET\_TIMEV\_4}}
\DoxyCodeLine{776 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMBEV5\_TIMDCMP3 HRTIM\_OUTPUTSET\_TIMEV\_5}}
\DoxyCodeLine{777 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMBEV6\_TIMDCMP4 HRTIM\_OUTPUTSET\_TIMEV\_6}}
\DoxyCodeLine{778 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMBEV7\_TIMECMP1 HRTIM\_OUTPUTSET\_TIMEV\_7}}
\DoxyCodeLine{779 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMBEV8\_TIMECMP2 HRTIM\_OUTPUTSET\_TIMEV\_8}}
\DoxyCodeLine{780 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMBEV9\_TIMFCMP3 HRTIM\_OUTPUTSET\_TIMEV\_9}}
\DoxyCodeLine{781 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMCEV1\_TIMACMP1 HRTIM\_OUTPUTSET\_TIMEV\_1}}
\DoxyCodeLine{782 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMCEV2\_TIMACMP2 HRTIM\_OUTPUTSET\_TIMEV\_2}}
\DoxyCodeLine{783 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMCEV3\_TIMBCMP2 HRTIM\_OUTPUTSET\_TIMEV\_3}}
\DoxyCodeLine{784 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMCEV4\_TIMBCMP3 HRTIM\_OUTPUTSET\_TIMEV\_4}}
\DoxyCodeLine{785 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMCEV5\_TIMDCMP2 HRTIM\_OUTPUTSET\_TIMEV\_5}}
\DoxyCodeLine{786 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMCEV6\_TIMDCMP4 HRTIM\_OUTPUTSET\_TIMEV\_6}}
\DoxyCodeLine{787 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMCEV7\_TIMECMP3 HRTIM\_OUTPUTSET\_TIMEV\_7}}
\DoxyCodeLine{788 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMCEV8\_TIMECMP4 HRTIM\_OUTPUTSET\_TIMEV\_8}}
\DoxyCodeLine{789 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMCEV9\_TIMFCMP2 HRTIM\_OUTPUTSET\_TIMEV\_9}}
\DoxyCodeLine{790 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMDEV1\_TIMACMP1 HRTIM\_OUTPUTSET\_TIMEV\_1}}
\DoxyCodeLine{791 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMDEV2\_TIMACMP4 HRTIM\_OUTPUTSET\_TIMEV\_2}}
\DoxyCodeLine{792 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMDEV3\_TIMBCMP2 HRTIM\_OUTPUTSET\_TIMEV\_3}}
\DoxyCodeLine{793 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMDEV4\_TIMBCMP4 HRTIM\_OUTPUTSET\_TIMEV\_4}}
\DoxyCodeLine{794 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMDEV5\_TIMCCMP4 HRTIM\_OUTPUTSET\_TIMEV\_5}}
\DoxyCodeLine{795 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMDEV6\_TIMECMP1 HRTIM\_OUTPUTSET\_TIMEV\_6}}
\DoxyCodeLine{796 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMDEV7\_TIMECMP4 HRTIM\_OUTPUTSET\_TIMEV\_7}}
\DoxyCodeLine{797 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMDEV8\_TIMFCMP1 HRTIM\_OUTPUTSET\_TIMEV\_8}}
\DoxyCodeLine{798 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMDEV9\_TIMFCMP3 HRTIM\_OUTPUTSET\_TIMEV\_9}}
\DoxyCodeLine{799 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMEEV1\_TIMACMP4 HRTIM\_OUTPUTSET\_TIMEV\_1}}
\DoxyCodeLine{800 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMEEV2\_TIMBCMP3 HRTIM\_OUTPUTSET\_TIMEV\_2}}
\DoxyCodeLine{801 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMEEV3\_TIMBCMP4 HRTIM\_OUTPUTSET\_TIMEV\_3}}
\DoxyCodeLine{802 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMEEV4\_TIMCCMP1 HRTIM\_OUTPUTSET\_TIMEV\_4}}
\DoxyCodeLine{803 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMEEV5\_TIMDCMP2 HRTIM\_OUTPUTSET\_TIMEV\_5}}
\DoxyCodeLine{804 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMEEV6\_TIMDCMP1 HRTIM\_OUTPUTSET\_TIMEV\_6}}
\DoxyCodeLine{805 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMEEV7\_TIMDCMP2 HRTIM\_OUTPUTSET\_TIMEV\_7}}
\DoxyCodeLine{806 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMEEV8\_TIMFCMP3 HRTIM\_OUTPUTSET\_TIMEV\_8}}
\DoxyCodeLine{807 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMEEV9\_TIMFCMP4 HRTIM\_OUTPUTSET\_TIMEV\_9}}
\DoxyCodeLine{808 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMFEV1\_TIMACMP3 HRTIM\_OUTPUTSET\_TIMEV\_1}}
\DoxyCodeLine{809 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMFEV2\_TIMBCMP1 HRTIM\_OUTPUTSET\_TIMEV\_2}}
\DoxyCodeLine{810 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMFEV3\_TIMBCMP4 HRTIM\_OUTPUTSET\_TIMEV\_3}}
\DoxyCodeLine{811 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMFEV4\_TIMCCMP1 HRTIM\_OUTPUTSET\_TIMEV\_4}}
\DoxyCodeLine{812 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMFEV5\_TIMCCMP4 HRTIM\_OUTPUTSET\_TIMEV\_5}}
\DoxyCodeLine{813 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMFEV6\_TIMDCMP3 HRTIM\_OUTPUTSET\_TIMEV\_6}}
\DoxyCodeLine{814 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMFEV7\_TIMDCMP4 HRTIM\_OUTPUTSET\_TIMEV\_7}}
\DoxyCodeLine{815 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMFEV8\_TIMECMP2 HRTIM\_OUTPUTSET\_TIMEV\_8}}
\DoxyCodeLine{816 \textcolor{preprocessor}{\#define HRTIM\_OUTPUTRESET\_TIMFEV9\_TIMECMP3 HRTIM\_OUTPUTSET\_TIMEV\_9}}
\DoxyCodeLine{817 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32H7 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{818 }
\DoxyCodeLine{819 \textcolor{preprocessor}{\#if defined(STM32F3)}}
\DoxyCodeLine{822 \textcolor{preprocessor}{\#define HRTIM\_EVENTSRC\_1              (0x00000000U)}}
\DoxyCodeLine{823 \textcolor{preprocessor}{\#define HRTIM\_EVENTSRC\_2              (HRTIM\_EECR1\_EE1SRC\_0)}}
\DoxyCodeLine{824 \textcolor{preprocessor}{\#define HRTIM\_EVENTSRC\_3              (HRTIM\_EECR1\_EE1SRC\_1)}}
\DoxyCodeLine{825 \textcolor{preprocessor}{\#define HRTIM\_EVENTSRC\_4              (HRTIM\_EECR1\_EE1SRC\_1 | HRTIM\_EECR1\_EE1SRC\_0)}}
\DoxyCodeLine{826 }
\DoxyCodeLine{829 \textcolor{preprocessor}{\#define HRTIM\_CALIBRATIONRATE\_7300             0x00000000U}}
\DoxyCodeLine{830 \textcolor{preprocessor}{\#define HRTIM\_CALIBRATIONRATE\_910              (HRTIM\_DLLCR\_CALRTE\_0)}}
\DoxyCodeLine{831 \textcolor{preprocessor}{\#define HRTIM\_CALIBRATIONRATE\_114              (HRTIM\_DLLCR\_CALRTE\_1)}}
\DoxyCodeLine{832 \textcolor{preprocessor}{\#define HRTIM\_CALIBRATIONRATE\_14               (HRTIM\_DLLCR\_CALRTE\_1 | HRTIM\_DLLCR\_CALRTE\_0)}}
\DoxyCodeLine{833 }
\DoxyCodeLine{834 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{842 \textcolor{preprocessor}{\#define I2C\_DUALADDRESS\_DISABLED                I2C\_DUALADDRESS\_DISABLE}}
\DoxyCodeLine{843 \textcolor{preprocessor}{\#define I2C\_DUALADDRESS\_ENABLED                 I2C\_DUALADDRESS\_ENABLE}}
\DoxyCodeLine{844 \textcolor{preprocessor}{\#define I2C\_GENERALCALL\_DISABLED                I2C\_GENERALCALL\_DISABLE}}
\DoxyCodeLine{845 \textcolor{preprocessor}{\#define I2C\_GENERALCALL\_ENABLED                 I2C\_GENERALCALL\_ENABLE}}
\DoxyCodeLine{846 \textcolor{preprocessor}{\#define I2C\_NOSTRETCH\_DISABLED                  I2C\_NOSTRETCH\_DISABLE}}
\DoxyCodeLine{847 \textcolor{preprocessor}{\#define I2C\_NOSTRETCH\_ENABLED                   I2C\_NOSTRETCH\_ENABLE}}
\DoxyCodeLine{848 \textcolor{preprocessor}{\#define I2C\_ANALOGFILTER\_ENABLED                I2C\_ANALOGFILTER\_ENABLE}}
\DoxyCodeLine{849 \textcolor{preprocessor}{\#define I2C\_ANALOGFILTER\_DISABLED               I2C\_ANALOGFILTER\_DISABLE}}
\DoxyCodeLine{850 \textcolor{preprocessor}{\#if defined(STM32F0) || defined(STM32F1) || defined(STM32F3) || defined(STM32G0) || defined(STM32L4) || defined(STM32L1) || defined(STM32F7)}}
\DoxyCodeLine{851 \textcolor{preprocessor}{\#define HAL\_I2C\_STATE\_MEM\_BUSY\_TX               HAL\_I2C\_STATE\_BUSY\_TX}}
\DoxyCodeLine{852 \textcolor{preprocessor}{\#define HAL\_I2C\_STATE\_MEM\_BUSY\_RX               HAL\_I2C\_STATE\_BUSY\_RX}}
\DoxyCodeLine{853 \textcolor{preprocessor}{\#define HAL\_I2C\_STATE\_MASTER\_BUSY\_TX            HAL\_I2C\_STATE\_BUSY\_TX}}
\DoxyCodeLine{854 \textcolor{preprocessor}{\#define HAL\_I2C\_STATE\_MASTER\_BUSY\_RX            HAL\_I2C\_STATE\_BUSY\_RX}}
\DoxyCodeLine{855 \textcolor{preprocessor}{\#define HAL\_I2C\_STATE\_SLAVE\_BUSY\_TX             HAL\_I2C\_STATE\_BUSY\_TX}}
\DoxyCodeLine{856 \textcolor{preprocessor}{\#define HAL\_I2C\_STATE\_SLAVE\_BUSY\_RX             HAL\_I2C\_STATE\_BUSY\_RX}}
\DoxyCodeLine{857 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{865 \textcolor{preprocessor}{\#define IRDA\_ONE\_BIT\_SAMPLE\_DISABLED            IRDA\_ONE\_BIT\_SAMPLE\_DISABLE}}
\DoxyCodeLine{866 \textcolor{preprocessor}{\#define IRDA\_ONE\_BIT\_SAMPLE\_ENABLED             IRDA\_ONE\_BIT\_SAMPLE\_ENABLE}}
\DoxyCodeLine{867 }
\DoxyCodeLine{875 \textcolor{preprocessor}{\#define KR\_KEY\_RELOAD                   IWDG\_KEY\_RELOAD}}
\DoxyCodeLine{876 \textcolor{preprocessor}{\#define KR\_KEY\_ENABLE                   IWDG\_KEY\_ENABLE}}
\DoxyCodeLine{877 \textcolor{preprocessor}{\#define KR\_KEY\_EWA                      IWDG\_KEY\_WRITE\_ACCESS\_ENABLE}}
\DoxyCodeLine{878 \textcolor{preprocessor}{\#define KR\_KEY\_DWA                      IWDG\_KEY\_WRITE\_ACCESS\_DISABLE}}
\DoxyCodeLine{887 \textcolor{preprocessor}{\#define LPTIM\_CLOCKSAMPLETIME\_DIRECTTRANSISTION LPTIM\_CLOCKSAMPLETIME\_DIRECTTRANSITION}}
\DoxyCodeLine{888 \textcolor{preprocessor}{\#define LPTIM\_CLOCKSAMPLETIME\_2TRANSISTIONS     LPTIM\_CLOCKSAMPLETIME\_2TRANSITIONS}}
\DoxyCodeLine{889 \textcolor{preprocessor}{\#define LPTIM\_CLOCKSAMPLETIME\_4TRANSISTIONS     LPTIM\_CLOCKSAMPLETIME\_4TRANSITIONS}}
\DoxyCodeLine{890 \textcolor{preprocessor}{\#define LPTIM\_CLOCKSAMPLETIME\_8TRANSISTIONS     LPTIM\_CLOCKSAMPLETIME\_8TRANSITIONS}}
\DoxyCodeLine{891 }
\DoxyCodeLine{892 \textcolor{preprocessor}{\#define LPTIM\_CLOCKPOLARITY\_RISINGEDGE          LPTIM\_CLOCKPOLARITY\_RISING}}
\DoxyCodeLine{893 \textcolor{preprocessor}{\#define LPTIM\_CLOCKPOLARITY\_FALLINGEDGE         LPTIM\_CLOCKPOLARITY\_FALLING}}
\DoxyCodeLine{894 \textcolor{preprocessor}{\#define LPTIM\_CLOCKPOLARITY\_BOTHEDGES           LPTIM\_CLOCKPOLARITY\_RISING\_FALLING}}
\DoxyCodeLine{895 }
\DoxyCodeLine{896 \textcolor{preprocessor}{\#define LPTIM\_TRIGSAMPLETIME\_DIRECTTRANSISTION  LPTIM\_TRIGSAMPLETIME\_DIRECTTRANSITION}}
\DoxyCodeLine{897 \textcolor{preprocessor}{\#define LPTIM\_TRIGSAMPLETIME\_2TRANSISTIONS      LPTIM\_TRIGSAMPLETIME\_2TRANSITIONS}}
\DoxyCodeLine{898 \textcolor{preprocessor}{\#define LPTIM\_TRIGSAMPLETIME\_4TRANSISTIONS      LPTIM\_TRIGSAMPLETIME\_4TRANSITIONS}}
\DoxyCodeLine{899 \textcolor{preprocessor}{\#define LPTIM\_TRIGSAMPLETIME\_8TRANSISTIONS      LPTIM\_TRIGSAMPLETIME\_8TRANSITIONS}}
\DoxyCodeLine{900 }
\DoxyCodeLine{901 \textcolor{comment}{/* The following 3 definition have also been present in a temporary version of lptim.h */}}
\DoxyCodeLine{902 \textcolor{comment}{/* They need to be renamed also to the right name, just in case */}}
\DoxyCodeLine{903 \textcolor{preprocessor}{\#define LPTIM\_TRIGSAMPLETIME\_2TRANSITION        LPTIM\_TRIGSAMPLETIME\_2TRANSITIONS}}
\DoxyCodeLine{904 \textcolor{preprocessor}{\#define LPTIM\_TRIGSAMPLETIME\_4TRANSITION        LPTIM\_TRIGSAMPLETIME\_4TRANSITIONS}}
\DoxyCodeLine{905 \textcolor{preprocessor}{\#define LPTIM\_TRIGSAMPLETIME\_8TRANSITION        LPTIM\_TRIGSAMPLETIME\_8TRANSITIONS}}
\DoxyCodeLine{906 }
\DoxyCodeLine{907 }
\DoxyCodeLine{911 \textcolor{preprocessor}{\#define HAL\_LPTIM\_ReadCompare      HAL\_LPTIM\_ReadCapturedValue}}
\DoxyCodeLine{919 \textcolor{preprocessor}{\#define LL\_LPTIM\_SetCompareCH1     LL\_LPTIM\_OC\_SetCompareCH1}}
\DoxyCodeLine{920 \textcolor{preprocessor}{\#define LL\_LPTIM\_SetCompareCH2     LL\_LPTIM\_OC\_SetCompareCH2}}
\DoxyCodeLine{921 \textcolor{preprocessor}{\#define LL\_LPTIM\_GetCompareCH1     LL\_LPTIM\_OC\_GetCompareCH1}}
\DoxyCodeLine{922 \textcolor{preprocessor}{\#define LL\_LPTIM\_GetCompareCH2     LL\_LPTIM\_OC\_GetCompareCH2}}
\DoxyCodeLine{927 \textcolor{preprocessor}{\#if defined(STM32U5)}}
\DoxyCodeLine{928 \textcolor{preprocessor}{\#define LPTIM\_ISR\_CC1        LPTIM\_ISR\_CC1IF}}
\DoxyCodeLine{929 \textcolor{preprocessor}{\#define LPTIM\_ISR\_CC2        LPTIM\_ISR\_CC2IF}}
\DoxyCodeLine{930 \textcolor{preprocessor}{\#define LPTIM\_CHANNEL\_ALL    0x00000000U}}
\DoxyCodeLine{931 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32U5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{939 \textcolor{preprocessor}{\#define HAL\_NAND\_Read\_Page              HAL\_NAND\_Read\_Page\_8b}}
\DoxyCodeLine{940 \textcolor{preprocessor}{\#define HAL\_NAND\_Write\_Page             HAL\_NAND\_Write\_Page\_8b}}
\DoxyCodeLine{941 \textcolor{preprocessor}{\#define HAL\_NAND\_Read\_SpareArea         HAL\_NAND\_Read\_SpareArea\_8b}}
\DoxyCodeLine{942 \textcolor{preprocessor}{\#define HAL\_NAND\_Write\_SpareArea        HAL\_NAND\_Write\_SpareArea\_8b}}
\DoxyCodeLine{943 }
\DoxyCodeLine{944 \textcolor{preprocessor}{\#define NAND\_AddressTypedef             NAND\_AddressTypeDef}}
\DoxyCodeLine{945 }
\DoxyCodeLine{946 \textcolor{preprocessor}{\#define \_\_ARRAY\_ADDRESS                 ARRAY\_ADDRESS}}
\DoxyCodeLine{947 \textcolor{preprocessor}{\#define \_\_ADDR\_1st\_CYCLE                ADDR\_1ST\_CYCLE}}
\DoxyCodeLine{948 \textcolor{preprocessor}{\#define \_\_ADDR\_2nd\_CYCLE                ADDR\_2ND\_CYCLE}}
\DoxyCodeLine{949 \textcolor{preprocessor}{\#define \_\_ADDR\_3rd\_CYCLE                ADDR\_3RD\_CYCLE}}
\DoxyCodeLine{950 \textcolor{preprocessor}{\#define \_\_ADDR\_4th\_CYCLE                ADDR\_4TH\_CYCLE}}
\DoxyCodeLine{958 \textcolor{preprocessor}{\#define NOR\_StatusTypedef              HAL\_NOR\_StatusTypeDef}}
\DoxyCodeLine{959 \textcolor{preprocessor}{\#define NOR\_SUCCESS                    HAL\_NOR\_STATUS\_SUCCESS}}
\DoxyCodeLine{960 \textcolor{preprocessor}{\#define NOR\_ONGOING                    HAL\_NOR\_STATUS\_ONGOING}}
\DoxyCodeLine{961 \textcolor{preprocessor}{\#define NOR\_ERROR                      HAL\_NOR\_STATUS\_ERROR}}
\DoxyCodeLine{962 \textcolor{preprocessor}{\#define NOR\_TIMEOUT                    HAL\_NOR\_STATUS\_TIMEOUT}}
\DoxyCodeLine{963 }
\DoxyCodeLine{964 \textcolor{preprocessor}{\#define \_\_NOR\_WRITE                    NOR\_WRITE}}
\DoxyCodeLine{965 \textcolor{preprocessor}{\#define \_\_NOR\_ADDR\_SHIFT               NOR\_ADDR\_SHIFT}}
\DoxyCodeLine{974 \textcolor{preprocessor}{\#define OPAMP\_NONINVERTINGINPUT\_VP0           OPAMP\_NONINVERTINGINPUT\_IO0}}
\DoxyCodeLine{975 \textcolor{preprocessor}{\#define OPAMP\_NONINVERTINGINPUT\_VP1           OPAMP\_NONINVERTINGINPUT\_IO1}}
\DoxyCodeLine{976 \textcolor{preprocessor}{\#define OPAMP\_NONINVERTINGINPUT\_VP2           OPAMP\_NONINVERTINGINPUT\_IO2}}
\DoxyCodeLine{977 \textcolor{preprocessor}{\#define OPAMP\_NONINVERTINGINPUT\_VP3           OPAMP\_NONINVERTINGINPUT\_IO3}}
\DoxyCodeLine{978 }
\DoxyCodeLine{979 \textcolor{preprocessor}{\#define OPAMP\_SEC\_NONINVERTINGINPUT\_VP0       OPAMP\_SEC\_NONINVERTINGINPUT\_IO0}}
\DoxyCodeLine{980 \textcolor{preprocessor}{\#define OPAMP\_SEC\_NONINVERTINGINPUT\_VP1       OPAMP\_SEC\_NONINVERTINGINPUT\_IO1}}
\DoxyCodeLine{981 \textcolor{preprocessor}{\#define OPAMP\_SEC\_NONINVERTINGINPUT\_VP2       OPAMP\_SEC\_NONINVERTINGINPUT\_IO2}}
\DoxyCodeLine{982 \textcolor{preprocessor}{\#define OPAMP\_SEC\_NONINVERTINGINPUT\_VP3       OPAMP\_SEC\_NONINVERTINGINPUT\_IO3}}
\DoxyCodeLine{983 }
\DoxyCodeLine{984 \textcolor{preprocessor}{\#define OPAMP\_INVERTINGINPUT\_VM0              OPAMP\_INVERTINGINPUT\_IO0}}
\DoxyCodeLine{985 \textcolor{preprocessor}{\#define OPAMP\_INVERTINGINPUT\_VM1              OPAMP\_INVERTINGINPUT\_IO1}}
\DoxyCodeLine{986 }
\DoxyCodeLine{987 \textcolor{preprocessor}{\#define IOPAMP\_INVERTINGINPUT\_VM0             OPAMP\_INVERTINGINPUT\_IO0}}
\DoxyCodeLine{988 \textcolor{preprocessor}{\#define IOPAMP\_INVERTINGINPUT\_VM1             OPAMP\_INVERTINGINPUT\_IO1}}
\DoxyCodeLine{989 }
\DoxyCodeLine{990 \textcolor{preprocessor}{\#define OPAMP\_SEC\_INVERTINGINPUT\_VM0          OPAMP\_SEC\_INVERTINGINPUT\_IO0}}
\DoxyCodeLine{991 \textcolor{preprocessor}{\#define OPAMP\_SEC\_INVERTINGINPUT\_VM1          OPAMP\_SEC\_INVERTINGINPUT\_IO1}}
\DoxyCodeLine{992 }
\DoxyCodeLine{993 \textcolor{preprocessor}{\#define OPAMP\_INVERTINGINPUT\_VINM             OPAMP\_SEC\_INVERTINGINPUT\_IO1}}
\DoxyCodeLine{994 }
\DoxyCodeLine{995 \textcolor{preprocessor}{\#define OPAMP\_PGACONNECT\_NO                   OPAMP\_PGA\_CONNECT\_INVERTINGINPUT\_NO}}
\DoxyCodeLine{996 \textcolor{preprocessor}{\#define OPAMP\_PGACONNECT\_VM0                  OPAMP\_PGA\_CONNECT\_INVERTINGINPUT\_IO0}}
\DoxyCodeLine{997 \textcolor{preprocessor}{\#define OPAMP\_PGACONNECT\_VM1                  OPAMP\_PGA\_CONNECT\_INVERTINGINPUT\_IO1}}
\DoxyCodeLine{998 }
\DoxyCodeLine{999 \textcolor{preprocessor}{\#if defined(STM32L1) || defined(STM32L4) || defined(STM32L5) || defined(STM32H7) || defined(STM32G4)}}
\DoxyCodeLine{1000 \textcolor{preprocessor}{\#define HAL\_OPAMP\_MSP\_INIT\_CB\_ID       HAL\_OPAMP\_MSPINIT\_CB\_ID}}
\DoxyCodeLine{1001 \textcolor{preprocessor}{\#define HAL\_OPAMP\_MSP\_DEINIT\_CB\_ID     HAL\_OPAMP\_MSPDEINIT\_CB\_ID}}
\DoxyCodeLine{1002 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1003 }
\DoxyCodeLine{1004 \textcolor{preprocessor}{\#if defined(STM32L4) || defined(STM32L5)}}
\DoxyCodeLine{1005 \textcolor{preprocessor}{\#define OPAMP\_POWERMODE\_NORMAL                OPAMP\_POWERMODE\_NORMALPOWER}}
\DoxyCodeLine{1006 \textcolor{preprocessor}{\#elif defined(STM32G4)}}
\DoxyCodeLine{1007 \textcolor{preprocessor}{\#define OPAMP\_POWERMODE\_NORMAL                OPAMP\_POWERMODE\_NORMALSPEED}}
\DoxyCodeLine{1008 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1009 }
\DoxyCodeLine{1017 \textcolor{preprocessor}{\#define I2S\_STANDARD\_PHILLIPS      I2S\_STANDARD\_PHILIPS}}
\DoxyCodeLine{1018 }
\DoxyCodeLine{1019 \textcolor{preprocessor}{\#if defined(STM32H7)}}
\DoxyCodeLine{1020 \textcolor{preprocessor}{\#define I2S\_IT\_TXE               I2S\_IT\_TXP}}
\DoxyCodeLine{1021 \textcolor{preprocessor}{\#define I2S\_IT\_RXNE              I2S\_IT\_RXP}}
\DoxyCodeLine{1022 }
\DoxyCodeLine{1023 \textcolor{preprocessor}{\#define I2S\_FLAG\_TXE             I2S\_FLAG\_TXP}}
\DoxyCodeLine{1024 \textcolor{preprocessor}{\#define I2S\_FLAG\_RXNE            I2S\_FLAG\_RXP}}
\DoxyCodeLine{1025 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1026 }
\DoxyCodeLine{1027 \textcolor{preprocessor}{\#if defined(STM32F7)}}
\DoxyCodeLine{1028 \textcolor{preprocessor}{\#define I2S\_CLOCK\_SYSCLK           I2S\_CLOCK\_PLL}}
\DoxyCodeLine{1029 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1038 \textcolor{comment}{/* Compact Flash-\/ATA registers description */}}
\DoxyCodeLine{1039 \textcolor{preprocessor}{\#define CF\_DATA                       ATA\_DATA}}
\DoxyCodeLine{1040 \textcolor{preprocessor}{\#define CF\_SECTOR\_COUNT               ATA\_SECTOR\_COUNT}}
\DoxyCodeLine{1041 \textcolor{preprocessor}{\#define CF\_SECTOR\_NUMBER              ATA\_SECTOR\_NUMBER}}
\DoxyCodeLine{1042 \textcolor{preprocessor}{\#define CF\_CYLINDER\_LOW               ATA\_CYLINDER\_LOW}}
\DoxyCodeLine{1043 \textcolor{preprocessor}{\#define CF\_CYLINDER\_HIGH              ATA\_CYLINDER\_HIGH}}
\DoxyCodeLine{1044 \textcolor{preprocessor}{\#define CF\_CARD\_HEAD                  ATA\_CARD\_HEAD}}
\DoxyCodeLine{1045 \textcolor{preprocessor}{\#define CF\_STATUS\_CMD                 ATA\_STATUS\_CMD}}
\DoxyCodeLine{1046 \textcolor{preprocessor}{\#define CF\_STATUS\_CMD\_ALTERNATE       ATA\_STATUS\_CMD\_ALTERNATE}}
\DoxyCodeLine{1047 \textcolor{preprocessor}{\#define CF\_COMMON\_DATA\_AREA           ATA\_COMMON\_DATA\_AREA}}
\DoxyCodeLine{1048 }
\DoxyCodeLine{1049 \textcolor{comment}{/* Compact Flash-\/ATA commands */}}
\DoxyCodeLine{1050 \textcolor{preprocessor}{\#define CF\_READ\_SECTOR\_CMD            ATA\_READ\_SECTOR\_CMD}}
\DoxyCodeLine{1051 \textcolor{preprocessor}{\#define CF\_WRITE\_SECTOR\_CMD           ATA\_WRITE\_SECTOR\_CMD}}
\DoxyCodeLine{1052 \textcolor{preprocessor}{\#define CF\_ERASE\_SECTOR\_CMD           ATA\_ERASE\_SECTOR\_CMD}}
\DoxyCodeLine{1053 \textcolor{preprocessor}{\#define CF\_IDENTIFY\_CMD               ATA\_IDENTIFY\_CMD}}
\DoxyCodeLine{1054 }
\DoxyCodeLine{1055 \textcolor{preprocessor}{\#define PCCARD\_StatusTypedef          HAL\_PCCARD\_StatusTypeDef}}
\DoxyCodeLine{1056 \textcolor{preprocessor}{\#define PCCARD\_SUCCESS                HAL\_PCCARD\_STATUS\_SUCCESS}}
\DoxyCodeLine{1057 \textcolor{preprocessor}{\#define PCCARD\_ONGOING                HAL\_PCCARD\_STATUS\_ONGOING}}
\DoxyCodeLine{1058 \textcolor{preprocessor}{\#define PCCARD\_ERROR                  HAL\_PCCARD\_STATUS\_ERROR}}
\DoxyCodeLine{1059 \textcolor{preprocessor}{\#define PCCARD\_TIMEOUT                HAL\_PCCARD\_STATUS\_TIMEOUT}}
\DoxyCodeLine{1068 \textcolor{preprocessor}{\#define FORMAT\_BIN                  RTC\_FORMAT\_BIN}}
\DoxyCodeLine{1069 \textcolor{preprocessor}{\#define FORMAT\_BCD                  RTC\_FORMAT\_BCD}}
\DoxyCodeLine{1070 }
\DoxyCodeLine{1071 \textcolor{preprocessor}{\#define RTC\_ALARMSUBSECONDMASK\_None     RTC\_ALARMSUBSECONDMASK\_NONE}}
\DoxyCodeLine{1072 \textcolor{preprocessor}{\#define RTC\_TAMPERERASEBACKUP\_DISABLED  RTC\_TAMPER\_ERASE\_BACKUP\_DISABLE}}
\DoxyCodeLine{1073 \textcolor{preprocessor}{\#define RTC\_TAMPERMASK\_FLAG\_DISABLED    RTC\_TAMPERMASK\_FLAG\_DISABLE}}
\DoxyCodeLine{1074 \textcolor{preprocessor}{\#define RTC\_TAMPERMASK\_FLAG\_ENABLED     RTC\_TAMPERMASK\_FLAG\_ENABLE}}
\DoxyCodeLine{1075 }
\DoxyCodeLine{1076 \textcolor{preprocessor}{\#define RTC\_MASKTAMPERFLAG\_DISABLED     RTC\_TAMPERMASK\_FLAG\_DISABLE}}
\DoxyCodeLine{1077 \textcolor{preprocessor}{\#define RTC\_MASKTAMPERFLAG\_ENABLED      RTC\_TAMPERMASK\_FLAG\_ENABLE}}
\DoxyCodeLine{1078 \textcolor{preprocessor}{\#define RTC\_TAMPERERASEBACKUP\_ENABLED   RTC\_TAMPER\_ERASE\_BACKUP\_ENABLE}}
\DoxyCodeLine{1079 \textcolor{preprocessor}{\#define RTC\_TAMPER1\_2\_INTERRUPT         RTC\_ALL\_TAMPER\_INTERRUPT}}
\DoxyCodeLine{1080 \textcolor{preprocessor}{\#define RTC\_TAMPER1\_2\_3\_INTERRUPT       RTC\_ALL\_TAMPER\_INTERRUPT}}
\DoxyCodeLine{1081 }
\DoxyCodeLine{1082 \textcolor{preprocessor}{\#define RTC\_TIMESTAMPPIN\_PC13  RTC\_TIMESTAMPPIN\_DEFAULT}}
\DoxyCodeLine{1083 \textcolor{preprocessor}{\#define RTC\_TIMESTAMPPIN\_PA0 RTC\_TIMESTAMPPIN\_POS1}}
\DoxyCodeLine{1084 \textcolor{preprocessor}{\#define RTC\_TIMESTAMPPIN\_PI8 RTC\_TIMESTAMPPIN\_POS1}}
\DoxyCodeLine{1085 \textcolor{preprocessor}{\#define RTC\_TIMESTAMPPIN\_PC1   RTC\_TIMESTAMPPIN\_POS2}}
\DoxyCodeLine{1086 }
\DoxyCodeLine{1087 \textcolor{preprocessor}{\#define RTC\_OUTPUT\_REMAP\_PC13  RTC\_OUTPUT\_REMAP\_NONE}}
\DoxyCodeLine{1088 \textcolor{preprocessor}{\#define RTC\_OUTPUT\_REMAP\_PB14  RTC\_OUTPUT\_REMAP\_POS1}}
\DoxyCodeLine{1089 \textcolor{preprocessor}{\#define RTC\_OUTPUT\_REMAP\_PB2   RTC\_OUTPUT\_REMAP\_POS1}}
\DoxyCodeLine{1090 }
\DoxyCodeLine{1091 \textcolor{preprocessor}{\#define RTC\_TAMPERPIN\_PC13 RTC\_TAMPERPIN\_DEFAULT}}
\DoxyCodeLine{1092 \textcolor{preprocessor}{\#define RTC\_TAMPERPIN\_PA0  RTC\_TAMPERPIN\_POS1}}
\DoxyCodeLine{1093 \textcolor{preprocessor}{\#define RTC\_TAMPERPIN\_PI8  RTC\_TAMPERPIN\_POS1}}
\DoxyCodeLine{1094 }
\DoxyCodeLine{1095 \textcolor{preprocessor}{\#if defined(STM32H7)}}
\DoxyCodeLine{1096 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPXE          RTC\_TAMPER\_X}}
\DoxyCodeLine{1097 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPXIE         RTC\_TAMPER\_X\_INTERRUPT}}
\DoxyCodeLine{1098 }
\DoxyCodeLine{1099 \textcolor{preprocessor}{\#define RTC\_TAMPER1\_INTERRUPT      RTC\_IT\_TAMP1}}
\DoxyCodeLine{1100 \textcolor{preprocessor}{\#define RTC\_TAMPER2\_INTERRUPT      RTC\_IT\_TAMP2}}
\DoxyCodeLine{1101 \textcolor{preprocessor}{\#define RTC\_TAMPER3\_INTERRUPT      RTC\_IT\_TAMP3}}
\DoxyCodeLine{1102 \textcolor{preprocessor}{\#define RTC\_ALL\_TAMPER\_INTERRUPT   RTC\_IT\_TAMPALL}}
\DoxyCodeLine{1103 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32H7 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1104 }
\DoxyCodeLine{1113 \textcolor{preprocessor}{\#define SMARTCARD\_NACK\_ENABLED                  SMARTCARD\_NACK\_ENABLE}}
\DoxyCodeLine{1114 \textcolor{preprocessor}{\#define SMARTCARD\_NACK\_DISABLED                 SMARTCARD\_NACK\_DISABLE}}
\DoxyCodeLine{1115 }
\DoxyCodeLine{1116 \textcolor{preprocessor}{\#define SMARTCARD\_ONEBIT\_SAMPLING\_DISABLED      SMARTCARD\_ONE\_BIT\_SAMPLE\_DISABLE}}
\DoxyCodeLine{1117 \textcolor{preprocessor}{\#define SMARTCARD\_ONEBIT\_SAMPLING\_ENABLED       SMARTCARD\_ONE\_BIT\_SAMPLE\_ENABLE}}
\DoxyCodeLine{1118 \textcolor{preprocessor}{\#define SMARTCARD\_ONEBIT\_SAMPLING\_DISABLE       SMARTCARD\_ONE\_BIT\_SAMPLE\_DISABLE}}
\DoxyCodeLine{1119 \textcolor{preprocessor}{\#define SMARTCARD\_ONEBIT\_SAMPLING\_ENABLE        SMARTCARD\_ONE\_BIT\_SAMPLE\_ENABLE}}
\DoxyCodeLine{1120 }
\DoxyCodeLine{1121 \textcolor{preprocessor}{\#define SMARTCARD\_TIMEOUT\_DISABLED              SMARTCARD\_TIMEOUT\_DISABLE}}
\DoxyCodeLine{1122 \textcolor{preprocessor}{\#define SMARTCARD\_TIMEOUT\_ENABLED               SMARTCARD\_TIMEOUT\_ENABLE}}
\DoxyCodeLine{1123 }
\DoxyCodeLine{1124 \textcolor{preprocessor}{\#define SMARTCARD\_LASTBIT\_DISABLED              SMARTCARD\_LASTBIT\_DISABLE}}
\DoxyCodeLine{1125 \textcolor{preprocessor}{\#define SMARTCARD\_LASTBIT\_ENABLED               SMARTCARD\_LASTBIT\_ENABLE}}
\DoxyCodeLine{1134 \textcolor{preprocessor}{\#define SMBUS\_DUALADDRESS\_DISABLED      SMBUS\_DUALADDRESS\_DISABLE}}
\DoxyCodeLine{1135 \textcolor{preprocessor}{\#define SMBUS\_DUALADDRESS\_ENABLED       SMBUS\_DUALADDRESS\_ENABLE}}
\DoxyCodeLine{1136 \textcolor{preprocessor}{\#define SMBUS\_GENERALCALL\_DISABLED      SMBUS\_GENERALCALL\_DISABLE}}
\DoxyCodeLine{1137 \textcolor{preprocessor}{\#define SMBUS\_GENERALCALL\_ENABLED       SMBUS\_GENERALCALL\_ENABLE}}
\DoxyCodeLine{1138 \textcolor{preprocessor}{\#define SMBUS\_NOSTRETCH\_DISABLED        SMBUS\_NOSTRETCH\_DISABLE}}
\DoxyCodeLine{1139 \textcolor{preprocessor}{\#define SMBUS\_NOSTRETCH\_ENABLED         SMBUS\_NOSTRETCH\_ENABLE}}
\DoxyCodeLine{1140 \textcolor{preprocessor}{\#define SMBUS\_ANALOGFILTER\_ENABLED      SMBUS\_ANALOGFILTER\_ENABLE}}
\DoxyCodeLine{1141 \textcolor{preprocessor}{\#define SMBUS\_ANALOGFILTER\_DISABLED     SMBUS\_ANALOGFILTER\_DISABLE}}
\DoxyCodeLine{1142 \textcolor{preprocessor}{\#define SMBUS\_PEC\_DISABLED              SMBUS\_PEC\_DISABLE}}
\DoxyCodeLine{1143 \textcolor{preprocessor}{\#define SMBUS\_PEC\_ENABLED               SMBUS\_PEC\_ENABLE}}
\DoxyCodeLine{1144 \textcolor{preprocessor}{\#define HAL\_SMBUS\_STATE\_SLAVE\_LISTEN    HAL\_SMBUS\_STATE\_LISTEN}}
\DoxyCodeLine{1152 \textcolor{preprocessor}{\#define SPI\_TIMODE\_DISABLED             SPI\_TIMODE\_DISABLE}}
\DoxyCodeLine{1153 \textcolor{preprocessor}{\#define SPI\_TIMODE\_ENABLED              SPI\_TIMODE\_ENABLE}}
\DoxyCodeLine{1154 }
\DoxyCodeLine{1155 \textcolor{preprocessor}{\#define SPI\_CRCCALCULATION\_DISABLED     SPI\_CRCCALCULATION\_DISABLE}}
\DoxyCodeLine{1156 \textcolor{preprocessor}{\#define SPI\_CRCCALCULATION\_ENABLED      SPI\_CRCCALCULATION\_ENABLE}}
\DoxyCodeLine{1157 }
\DoxyCodeLine{1158 \textcolor{preprocessor}{\#define SPI\_NSS\_PULSE\_DISABLED          SPI\_NSS\_PULSE\_DISABLE}}
\DoxyCodeLine{1159 \textcolor{preprocessor}{\#define SPI\_NSS\_PULSE\_ENABLED           SPI\_NSS\_PULSE\_ENABLE}}
\DoxyCodeLine{1160 }
\DoxyCodeLine{1161 \textcolor{preprocessor}{\#if defined(STM32H7)}}
\DoxyCodeLine{1162 }
\DoxyCodeLine{1163 \textcolor{preprocessor}{\#define SPI\_FLAG\_TXE                    SPI\_FLAG\_TXP}}
\DoxyCodeLine{1164 \textcolor{preprocessor}{\#define SPI\_FLAG\_RXNE                   SPI\_FLAG\_RXP}}
\DoxyCodeLine{1165 }
\DoxyCodeLine{1166 \textcolor{preprocessor}{\#define SPI\_IT\_TXE                      SPI\_IT\_TXP}}
\DoxyCodeLine{1167 \textcolor{preprocessor}{\#define SPI\_IT\_RXNE                     SPI\_IT\_RXP}}
\DoxyCodeLine{1168 }
\DoxyCodeLine{1169 \textcolor{preprocessor}{\#define SPI\_FRLVL\_EMPTY                 SPI\_RX\_FIFO\_0PACKET}}
\DoxyCodeLine{1170 \textcolor{preprocessor}{\#define SPI\_FRLVL\_QUARTER\_FULL          SPI\_RX\_FIFO\_1PACKET}}
\DoxyCodeLine{1171 \textcolor{preprocessor}{\#define SPI\_FRLVL\_HALF\_FULL             SPI\_RX\_FIFO\_2PACKET}}
\DoxyCodeLine{1172 \textcolor{preprocessor}{\#define SPI\_FRLVL\_FULL                  SPI\_RX\_FIFO\_3PACKET}}
\DoxyCodeLine{1173 }
\DoxyCodeLine{1174 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32H7 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1175 }
\DoxyCodeLine{1183 \textcolor{preprocessor}{\#define CCER\_CCxE\_MASK                   TIM\_CCER\_CCxE\_MASK}}
\DoxyCodeLine{1184 \textcolor{preprocessor}{\#define CCER\_CCxNE\_MASK                  TIM\_CCER\_CCxNE\_MASK}}
\DoxyCodeLine{1185 }
\DoxyCodeLine{1186 \textcolor{preprocessor}{\#define TIM\_DMABase\_CR1                  TIM\_DMABASE\_CR1}}
\DoxyCodeLine{1187 \textcolor{preprocessor}{\#define TIM\_DMABase\_CR2                  TIM\_DMABASE\_CR2}}
\DoxyCodeLine{1188 \textcolor{preprocessor}{\#define TIM\_DMABase\_SMCR                 TIM\_DMABASE\_SMCR}}
\DoxyCodeLine{1189 \textcolor{preprocessor}{\#define TIM\_DMABase\_DIER                 TIM\_DMABASE\_DIER}}
\DoxyCodeLine{1190 \textcolor{preprocessor}{\#define TIM\_DMABase\_SR                   TIM\_DMABASE\_SR}}
\DoxyCodeLine{1191 \textcolor{preprocessor}{\#define TIM\_DMABase\_EGR                  TIM\_DMABASE\_EGR}}
\DoxyCodeLine{1192 \textcolor{preprocessor}{\#define TIM\_DMABase\_CCMR1                TIM\_DMABASE\_CCMR1}}
\DoxyCodeLine{1193 \textcolor{preprocessor}{\#define TIM\_DMABase\_CCMR2                TIM\_DMABASE\_CCMR2}}
\DoxyCodeLine{1194 \textcolor{preprocessor}{\#define TIM\_DMABase\_CCER                 TIM\_DMABASE\_CCER}}
\DoxyCodeLine{1195 \textcolor{preprocessor}{\#define TIM\_DMABase\_CNT                  TIM\_DMABASE\_CNT}}
\DoxyCodeLine{1196 \textcolor{preprocessor}{\#define TIM\_DMABase\_PSC                  TIM\_DMABASE\_PSC}}
\DoxyCodeLine{1197 \textcolor{preprocessor}{\#define TIM\_DMABase\_ARR                  TIM\_DMABASE\_ARR}}
\DoxyCodeLine{1198 \textcolor{preprocessor}{\#define TIM\_DMABase\_RCR                  TIM\_DMABASE\_RCR}}
\DoxyCodeLine{1199 \textcolor{preprocessor}{\#define TIM\_DMABase\_CCR1                 TIM\_DMABASE\_CCR1}}
\DoxyCodeLine{1200 \textcolor{preprocessor}{\#define TIM\_DMABase\_CCR2                 TIM\_DMABASE\_CCR2}}
\DoxyCodeLine{1201 \textcolor{preprocessor}{\#define TIM\_DMABase\_CCR3                 TIM\_DMABASE\_CCR3}}
\DoxyCodeLine{1202 \textcolor{preprocessor}{\#define TIM\_DMABase\_CCR4                 TIM\_DMABASE\_CCR4}}
\DoxyCodeLine{1203 \textcolor{preprocessor}{\#define TIM\_DMABase\_BDTR                 TIM\_DMABASE\_BDTR}}
\DoxyCodeLine{1204 \textcolor{preprocessor}{\#define TIM\_DMABase\_DCR                  TIM\_DMABASE\_DCR}}
\DoxyCodeLine{1205 \textcolor{preprocessor}{\#define TIM\_DMABase\_DMAR                 TIM\_DMABASE\_DMAR}}
\DoxyCodeLine{1206 \textcolor{preprocessor}{\#define TIM\_DMABase\_OR1                  TIM\_DMABASE\_OR1}}
\DoxyCodeLine{1207 \textcolor{preprocessor}{\#define TIM\_DMABase\_CCMR3                TIM\_DMABASE\_CCMR3}}
\DoxyCodeLine{1208 \textcolor{preprocessor}{\#define TIM\_DMABase\_CCR5                 TIM\_DMABASE\_CCR5}}
\DoxyCodeLine{1209 \textcolor{preprocessor}{\#define TIM\_DMABase\_CCR6                 TIM\_DMABASE\_CCR6}}
\DoxyCodeLine{1210 \textcolor{preprocessor}{\#define TIM\_DMABase\_OR2                  TIM\_DMABASE\_OR2}}
\DoxyCodeLine{1211 \textcolor{preprocessor}{\#define TIM\_DMABase\_OR3                  TIM\_DMABASE\_OR3}}
\DoxyCodeLine{1212 \textcolor{preprocessor}{\#define TIM\_DMABase\_OR                   TIM\_DMABASE\_OR}}
\DoxyCodeLine{1213 }
\DoxyCodeLine{1214 \textcolor{preprocessor}{\#define TIM\_EventSource\_Update           TIM\_EVENTSOURCE\_UPDATE}}
\DoxyCodeLine{1215 \textcolor{preprocessor}{\#define TIM\_EventSource\_CC1              TIM\_EVENTSOURCE\_CC1}}
\DoxyCodeLine{1216 \textcolor{preprocessor}{\#define TIM\_EventSource\_CC2              TIM\_EVENTSOURCE\_CC2}}
\DoxyCodeLine{1217 \textcolor{preprocessor}{\#define TIM\_EventSource\_CC3              TIM\_EVENTSOURCE\_CC3}}
\DoxyCodeLine{1218 \textcolor{preprocessor}{\#define TIM\_EventSource\_CC4              TIM\_EVENTSOURCE\_CC4}}
\DoxyCodeLine{1219 \textcolor{preprocessor}{\#define TIM\_EventSource\_COM              TIM\_EVENTSOURCE\_COM}}
\DoxyCodeLine{1220 \textcolor{preprocessor}{\#define TIM\_EventSource\_Trigger          TIM\_EVENTSOURCE\_TRIGGER}}
\DoxyCodeLine{1221 \textcolor{preprocessor}{\#define TIM\_EventSource\_Break            TIM\_EVENTSOURCE\_BREAK}}
\DoxyCodeLine{1222 \textcolor{preprocessor}{\#define TIM\_EventSource\_Break2           TIM\_EVENTSOURCE\_BREAK2}}
\DoxyCodeLine{1223 }
\DoxyCodeLine{1224 \textcolor{preprocessor}{\#define TIM\_DMABurstLength\_1Transfer     TIM\_DMABURSTLENGTH\_1TRANSFER}}
\DoxyCodeLine{1225 \textcolor{preprocessor}{\#define TIM\_DMABurstLength\_2Transfers    TIM\_DMABURSTLENGTH\_2TRANSFERS}}
\DoxyCodeLine{1226 \textcolor{preprocessor}{\#define TIM\_DMABurstLength\_3Transfers    TIM\_DMABURSTLENGTH\_3TRANSFERS}}
\DoxyCodeLine{1227 \textcolor{preprocessor}{\#define TIM\_DMABurstLength\_4Transfers    TIM\_DMABURSTLENGTH\_4TRANSFERS}}
\DoxyCodeLine{1228 \textcolor{preprocessor}{\#define TIM\_DMABurstLength\_5Transfers    TIM\_DMABURSTLENGTH\_5TRANSFERS}}
\DoxyCodeLine{1229 \textcolor{preprocessor}{\#define TIM\_DMABurstLength\_6Transfers    TIM\_DMABURSTLENGTH\_6TRANSFERS}}
\DoxyCodeLine{1230 \textcolor{preprocessor}{\#define TIM\_DMABurstLength\_7Transfers    TIM\_DMABURSTLENGTH\_7TRANSFERS}}
\DoxyCodeLine{1231 \textcolor{preprocessor}{\#define TIM\_DMABurstLength\_8Transfers    TIM\_DMABURSTLENGTH\_8TRANSFERS}}
\DoxyCodeLine{1232 \textcolor{preprocessor}{\#define TIM\_DMABurstLength\_9Transfers    TIM\_DMABURSTLENGTH\_9TRANSFERS}}
\DoxyCodeLine{1233 \textcolor{preprocessor}{\#define TIM\_DMABurstLength\_10Transfers   TIM\_DMABURSTLENGTH\_10TRANSFERS}}
\DoxyCodeLine{1234 \textcolor{preprocessor}{\#define TIM\_DMABurstLength\_11Transfers   TIM\_DMABURSTLENGTH\_11TRANSFERS}}
\DoxyCodeLine{1235 \textcolor{preprocessor}{\#define TIM\_DMABurstLength\_12Transfers   TIM\_DMABURSTLENGTH\_12TRANSFERS}}
\DoxyCodeLine{1236 \textcolor{preprocessor}{\#define TIM\_DMABurstLength\_13Transfers   TIM\_DMABURSTLENGTH\_13TRANSFERS}}
\DoxyCodeLine{1237 \textcolor{preprocessor}{\#define TIM\_DMABurstLength\_14Transfers   TIM\_DMABURSTLENGTH\_14TRANSFERS}}
\DoxyCodeLine{1238 \textcolor{preprocessor}{\#define TIM\_DMABurstLength\_15Transfers   TIM\_DMABURSTLENGTH\_15TRANSFERS}}
\DoxyCodeLine{1239 \textcolor{preprocessor}{\#define TIM\_DMABurstLength\_16Transfers   TIM\_DMABURSTLENGTH\_16TRANSFERS}}
\DoxyCodeLine{1240 \textcolor{preprocessor}{\#define TIM\_DMABurstLength\_17Transfers   TIM\_DMABURSTLENGTH\_17TRANSFERS}}
\DoxyCodeLine{1241 \textcolor{preprocessor}{\#define TIM\_DMABurstLength\_18Transfers   TIM\_DMABURSTLENGTH\_18TRANSFERS}}
\DoxyCodeLine{1242 }
\DoxyCodeLine{1243 \textcolor{preprocessor}{\#if defined(STM32L0)}}
\DoxyCodeLine{1244 \textcolor{preprocessor}{\#define TIM22\_TI1\_GPIO1   TIM22\_TI1\_GPIO}}
\DoxyCodeLine{1245 \textcolor{preprocessor}{\#define TIM22\_TI1\_GPIO2   TIM22\_TI1\_GPIO}}
\DoxyCodeLine{1246 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1247 }
\DoxyCodeLine{1248 \textcolor{preprocessor}{\#if defined(STM32F3)}}
\DoxyCodeLine{1249 \textcolor{preprocessor}{\#define IS\_TIM\_HALL\_INTERFACE\_INSTANCE   IS\_TIM\_HALL\_SENSOR\_INTERFACE\_INSTANCE}}
\DoxyCodeLine{1250 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1251 }
\DoxyCodeLine{1252 \textcolor{preprocessor}{\#if defined(STM32H7)}}
\DoxyCodeLine{1253 \textcolor{preprocessor}{\#define TIM\_TIM1\_ETR\_COMP1\_OUT        TIM\_TIM1\_ETR\_COMP1}}
\DoxyCodeLine{1254 \textcolor{preprocessor}{\#define TIM\_TIM1\_ETR\_COMP2\_OUT        TIM\_TIM1\_ETR\_COMP2}}
\DoxyCodeLine{1255 \textcolor{preprocessor}{\#define TIM\_TIM8\_ETR\_COMP1\_OUT        TIM\_TIM8\_ETR\_COMP1}}
\DoxyCodeLine{1256 \textcolor{preprocessor}{\#define TIM\_TIM8\_ETR\_COMP2\_OUT        TIM\_TIM8\_ETR\_COMP2}}
\DoxyCodeLine{1257 \textcolor{preprocessor}{\#define TIM\_TIM2\_ETR\_COMP1\_OUT        TIM\_TIM2\_ETR\_COMP1}}
\DoxyCodeLine{1258 \textcolor{preprocessor}{\#define TIM\_TIM2\_ETR\_COMP2\_OUT        TIM\_TIM2\_ETR\_COMP2}}
\DoxyCodeLine{1259 \textcolor{preprocessor}{\#define TIM\_TIM3\_ETR\_COMP1\_OUT        TIM\_TIM3\_ETR\_COMP1}}
\DoxyCodeLine{1260 \textcolor{preprocessor}{\#define TIM\_TIM1\_TI1\_COMP1\_OUT        TIM\_TIM1\_TI1\_COMP1}}
\DoxyCodeLine{1261 \textcolor{preprocessor}{\#define TIM\_TIM8\_TI1\_COMP2\_OUT        TIM\_TIM8\_TI1\_COMP2}}
\DoxyCodeLine{1262 \textcolor{preprocessor}{\#define TIM\_TIM2\_TI4\_COMP1\_OUT        TIM\_TIM2\_TI4\_COMP1}}
\DoxyCodeLine{1263 \textcolor{preprocessor}{\#define TIM\_TIM2\_TI4\_COMP2\_OUT        TIM\_TIM2\_TI4\_COMP2}}
\DoxyCodeLine{1264 \textcolor{preprocessor}{\#define TIM\_TIM2\_TI4\_COMP1COMP2\_OUT   TIM\_TIM2\_TI4\_COMP1\_COMP2}}
\DoxyCodeLine{1265 \textcolor{preprocessor}{\#define TIM\_TIM3\_TI1\_COMP1\_OUT        TIM\_TIM3\_TI1\_COMP1}}
\DoxyCodeLine{1266 \textcolor{preprocessor}{\#define TIM\_TIM3\_TI1\_COMP2\_OUT        TIM\_TIM3\_TI1\_COMP2}}
\DoxyCodeLine{1267 \textcolor{preprocessor}{\#define TIM\_TIM3\_TI1\_COMP1COMP2\_OUT   TIM\_TIM3\_TI1\_COMP1\_COMP2}}
\DoxyCodeLine{1268 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1269 }
\DoxyCodeLine{1277 \textcolor{preprocessor}{\#define TSC\_SYNC\_POL\_FALL        TSC\_SYNC\_POLARITY\_FALLING}}
\DoxyCodeLine{1278 \textcolor{preprocessor}{\#define TSC\_SYNC\_POL\_RISE\_HIGH   TSC\_SYNC\_POLARITY\_RISING}}
\DoxyCodeLine{1286 \textcolor{preprocessor}{\#define UART\_ONEBIT\_SAMPLING\_DISABLED   UART\_ONE\_BIT\_SAMPLE\_DISABLE}}
\DoxyCodeLine{1287 \textcolor{preprocessor}{\#define UART\_ONEBIT\_SAMPLING\_ENABLED    UART\_ONE\_BIT\_SAMPLE\_ENABLE}}
\DoxyCodeLine{1288 \textcolor{preprocessor}{\#define UART\_ONE\_BIT\_SAMPLE\_DISABLED    UART\_ONE\_BIT\_SAMPLE\_DISABLE}}
\DoxyCodeLine{1289 \textcolor{preprocessor}{\#define UART\_ONE\_BIT\_SAMPLE\_ENABLED     UART\_ONE\_BIT\_SAMPLE\_ENABLE}}
\DoxyCodeLine{1290 }
\DoxyCodeLine{1291 \textcolor{preprocessor}{\#define \_\_HAL\_UART\_ONEBIT\_ENABLE        \_\_HAL\_UART\_ONE\_BIT\_SAMPLE\_ENABLE}}
\DoxyCodeLine{1292 \textcolor{preprocessor}{\#define \_\_HAL\_UART\_ONEBIT\_DISABLE       \_\_HAL\_UART\_ONE\_BIT\_SAMPLE\_DISABLE}}
\DoxyCodeLine{1293 }
\DoxyCodeLine{1294 \textcolor{preprocessor}{\#define \_\_DIV\_SAMPLING16                UART\_DIV\_SAMPLING16}}
\DoxyCodeLine{1295 \textcolor{preprocessor}{\#define \_\_DIVMANT\_SAMPLING16            UART\_DIVMANT\_SAMPLING16}}
\DoxyCodeLine{1296 \textcolor{preprocessor}{\#define \_\_DIVFRAQ\_SAMPLING16            UART\_DIVFRAQ\_SAMPLING16}}
\DoxyCodeLine{1297 \textcolor{preprocessor}{\#define \_\_UART\_BRR\_SAMPLING16           UART\_BRR\_SAMPLING16}}
\DoxyCodeLine{1298 }
\DoxyCodeLine{1299 \textcolor{preprocessor}{\#define \_\_DIV\_SAMPLING8                 UART\_DIV\_SAMPLING8}}
\DoxyCodeLine{1300 \textcolor{preprocessor}{\#define \_\_DIVMANT\_SAMPLING8             UART\_DIVMANT\_SAMPLING8}}
\DoxyCodeLine{1301 \textcolor{preprocessor}{\#define \_\_DIVFRAQ\_SAMPLING8             UART\_DIVFRAQ\_SAMPLING8}}
\DoxyCodeLine{1302 \textcolor{preprocessor}{\#define \_\_UART\_BRR\_SAMPLING8            UART\_BRR\_SAMPLING8}}
\DoxyCodeLine{1303 }
\DoxyCodeLine{1304 \textcolor{preprocessor}{\#define \_\_DIV\_LPUART                    UART\_DIV\_LPUART}}
\DoxyCodeLine{1305 }
\DoxyCodeLine{1306 \textcolor{preprocessor}{\#define UART\_WAKEUPMETHODE\_IDLELINE     UART\_WAKEUPMETHOD\_IDLELINE}}
\DoxyCodeLine{1307 \textcolor{preprocessor}{\#define UART\_WAKEUPMETHODE\_ADDRESSMARK  UART\_WAKEUPMETHOD\_ADDRESSMARK}}
\DoxyCodeLine{1308 }
\DoxyCodeLine{1318 \textcolor{preprocessor}{\#define USART\_CLOCK\_DISABLED            USART\_CLOCK\_DISABLE}}
\DoxyCodeLine{1319 \textcolor{preprocessor}{\#define USART\_CLOCK\_ENABLED             USART\_CLOCK\_ENABLE}}
\DoxyCodeLine{1320 }
\DoxyCodeLine{1321 \textcolor{preprocessor}{\#define USARTNACK\_ENABLED               USART\_NACK\_ENABLE}}
\DoxyCodeLine{1322 \textcolor{preprocessor}{\#define USARTNACK\_DISABLED              USART\_NACK\_DISABLE}}
\DoxyCodeLine{1330 \textcolor{preprocessor}{\#define CFR\_BASE                    WWDG\_CFR\_BASE}}
\DoxyCodeLine{1331 }
\DoxyCodeLine{1339 \textcolor{preprocessor}{\#define CAN\_FilterFIFO0             CAN\_FILTER\_FIFO0}}
\DoxyCodeLine{1340 \textcolor{preprocessor}{\#define CAN\_FilterFIFO1             CAN\_FILTER\_FIFO1}}
\DoxyCodeLine{1341 \textcolor{preprocessor}{\#define CAN\_IT\_RQCP0                CAN\_IT\_TME}}
\DoxyCodeLine{1342 \textcolor{preprocessor}{\#define CAN\_IT\_RQCP1                CAN\_IT\_TME}}
\DoxyCodeLine{1343 \textcolor{preprocessor}{\#define CAN\_IT\_RQCP2                CAN\_IT\_TME}}
\DoxyCodeLine{1344 \textcolor{preprocessor}{\#define INAK\_TIMEOUT                CAN\_TIMEOUT\_VALUE}}
\DoxyCodeLine{1345 \textcolor{preprocessor}{\#define SLAK\_TIMEOUT                CAN\_TIMEOUT\_VALUE}}
\DoxyCodeLine{1346 \textcolor{preprocessor}{\#define CAN\_TXSTATUS\_FAILED         ((uint8\_t)0x00U)}}
\DoxyCodeLine{1347 \textcolor{preprocessor}{\#define CAN\_TXSTATUS\_OK             ((uint8\_t)0x01U)}}
\DoxyCodeLine{1348 \textcolor{preprocessor}{\#define CAN\_TXSTATUS\_PENDING        ((uint8\_t)0x02U)}}
\DoxyCodeLine{1349 }
\DoxyCodeLine{1358 \textcolor{preprocessor}{\#define VLAN\_TAG                ETH\_VLAN\_TAG}}
\DoxyCodeLine{1359 \textcolor{preprocessor}{\#define MIN\_ETH\_PAYLOAD         ETH\_MIN\_ETH\_PAYLOAD}}
\DoxyCodeLine{1360 \textcolor{preprocessor}{\#define MAX\_ETH\_PAYLOAD         ETH\_MAX\_ETH\_PAYLOAD}}
\DoxyCodeLine{1361 \textcolor{preprocessor}{\#define JUMBO\_FRAME\_PAYLOAD     ETH\_JUMBO\_FRAME\_PAYLOAD}}
\DoxyCodeLine{1362 \textcolor{preprocessor}{\#define MACMIIAR\_CR\_MASK        ETH\_MACMIIAR\_CR\_MASK}}
\DoxyCodeLine{1363 \textcolor{preprocessor}{\#define MACCR\_CLEAR\_MASK        ETH\_MACCR\_CLEAR\_MASK}}
\DoxyCodeLine{1364 \textcolor{preprocessor}{\#define MACFCR\_CLEAR\_MASK       ETH\_MACFCR\_CLEAR\_MASK}}
\DoxyCodeLine{1365 \textcolor{preprocessor}{\#define DMAOMR\_CLEAR\_MASK       ETH\_DMAOMR\_CLEAR\_MASK}}
\DoxyCodeLine{1366 }
\DoxyCodeLine{1367 \textcolor{preprocessor}{\#define ETH\_MMCCR              0x00000100U}}
\DoxyCodeLine{1368 \textcolor{preprocessor}{\#define ETH\_MMCRIR             0x00000104U}}
\DoxyCodeLine{1369 \textcolor{preprocessor}{\#define ETH\_MMCTIR             0x00000108U}}
\DoxyCodeLine{1370 \textcolor{preprocessor}{\#define ETH\_MMCRIMR            0x0000010CU}}
\DoxyCodeLine{1371 \textcolor{preprocessor}{\#define ETH\_MMCTIMR            0x00000110U}}
\DoxyCodeLine{1372 \textcolor{preprocessor}{\#define ETH\_MMCTGFSCCR         0x0000014CU}}
\DoxyCodeLine{1373 \textcolor{preprocessor}{\#define ETH\_MMCTGFMSCCR        0x00000150U}}
\DoxyCodeLine{1374 \textcolor{preprocessor}{\#define ETH\_MMCTGFCR           0x00000168U}}
\DoxyCodeLine{1375 \textcolor{preprocessor}{\#define ETH\_MMCRFCECR          0x00000194U}}
\DoxyCodeLine{1376 \textcolor{preprocessor}{\#define ETH\_MMCRFAECR          0x00000198U}}
\DoxyCodeLine{1377 \textcolor{preprocessor}{\#define ETH\_MMCRGUFCR          0x000001C4U}}
\DoxyCodeLine{1378 }
\DoxyCodeLine{1379 \textcolor{preprocessor}{\#define ETH\_MAC\_TXFIFO\_FULL                             0x02000000U  }\textcolor{comment}{/* Tx FIFO full */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1380 \textcolor{preprocessor}{\#define ETH\_MAC\_TXFIFONOT\_EMPTY                         0x01000000U  }\textcolor{comment}{/* Tx FIFO not empty */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1381 \textcolor{preprocessor}{\#define ETH\_MAC\_TXFIFO\_WRITE\_ACTIVE                     0x00400000U  }\textcolor{comment}{/* Tx FIFO write active */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1382 \textcolor{preprocessor}{\#define ETH\_MAC\_TXFIFO\_IDLE                             0x00000000U  }\textcolor{comment}{/* Tx FIFO read status: Idle */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1383 \textcolor{preprocessor}{\#define ETH\_MAC\_TXFIFO\_READ                             0x00100000U  }\textcolor{comment}{/* Tx FIFO read status: Read (transferring data to the MAC transmitter) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1384 \textcolor{preprocessor}{\#define ETH\_MAC\_TXFIFO\_WAITING                          0x00200000U  }\textcolor{comment}{/* Tx FIFO read status: Waiting for TxStatus from MAC transmitter */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1385 \textcolor{preprocessor}{\#define ETH\_MAC\_TXFIFO\_WRITING                          0x00300000U  }\textcolor{comment}{/* Tx FIFO read status: Writing the received TxStatus or flushing the TxFIFO */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1386 \textcolor{preprocessor}{\#define ETH\_MAC\_TRANSMISSION\_PAUSE                      0x00080000U  }\textcolor{comment}{/* MAC transmitter in pause */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1387 \textcolor{preprocessor}{\#define ETH\_MAC\_TRANSMITFRAMECONTROLLER\_IDLE            0x00000000U  }\textcolor{comment}{/* MAC transmit frame controller: Idle */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1388 \textcolor{preprocessor}{\#define ETH\_MAC\_TRANSMITFRAMECONTROLLER\_WAITING         0x00020000U  }\textcolor{comment}{/* MAC transmit frame controller: Waiting for Status of previous frame or IFG/backoff period to be over */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1389 \textcolor{preprocessor}{\#define ETH\_MAC\_TRANSMITFRAMECONTROLLER\_GENRATING\_PCF   0x00040000U  }\textcolor{comment}{/* MAC transmit frame controller: Generating and transmitting a Pause control frame (in full duplex mode) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1390 \textcolor{preprocessor}{\#define ETH\_MAC\_TRANSMITFRAMECONTROLLER\_TRANSFERRING    0x00060000U  }\textcolor{comment}{/* MAC transmit frame controller: Transferring input frame for transmission */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1391 \textcolor{preprocessor}{\#define ETH\_MAC\_MII\_TRANSMIT\_ACTIVE           0x00010000U  }\textcolor{comment}{/* MAC MII transmit engine active */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1392 \textcolor{preprocessor}{\#define ETH\_MAC\_RXFIFO\_EMPTY                  0x00000000U  }\textcolor{comment}{/* Rx FIFO fill level: empty */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1393 \textcolor{preprocessor}{\#define ETH\_MAC\_RXFIFO\_BELOW\_THRESHOLD        0x00000100U  }\textcolor{comment}{/* Rx FIFO fill level: fill-\/level below flow-\/control de-\/activate threshold */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1394 \textcolor{preprocessor}{\#define ETH\_MAC\_RXFIFO\_ABOVE\_THRESHOLD        0x00000200U  }\textcolor{comment}{/* Rx FIFO fill level: fill-\/level above flow-\/control activate threshold */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1395 \textcolor{preprocessor}{\#define ETH\_MAC\_RXFIFO\_FULL                   0x00000300U  }\textcolor{comment}{/* Rx FIFO fill level: full */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1396 \textcolor{preprocessor}{\#if defined(STM32F1)}}
\DoxyCodeLine{1397 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1398 \textcolor{preprocessor}{\#define ETH\_MAC\_READCONTROLLER\_IDLE           0x00000000U  }\textcolor{comment}{/* Rx FIFO read controller IDLE state */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1399 \textcolor{preprocessor}{\#define ETH\_MAC\_READCONTROLLER\_READING\_DATA   0x00000020U  }\textcolor{comment}{/* Rx FIFO read controller Reading frame data */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1400 \textcolor{preprocessor}{\#define ETH\_MAC\_READCONTROLLER\_READING\_STATUS 0x00000040U  }\textcolor{comment}{/* Rx FIFO read controller Reading frame status (or time-\/stamp) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1401 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1402 \textcolor{preprocessor}{\#define ETH\_MAC\_READCONTROLLER\_FLUSHING       0x00000060U  }\textcolor{comment}{/* Rx FIFO read controller Flushing the frame data and status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1403 \textcolor{preprocessor}{\#define ETH\_MAC\_RXFIFO\_WRITE\_ACTIVE           0x00000010U  }\textcolor{comment}{/* Rx FIFO write controller active */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1404 \textcolor{preprocessor}{\#define ETH\_MAC\_SMALL\_FIFO\_NOTACTIVE          0x00000000U  }\textcolor{comment}{/* MAC small FIFO read / write controllers not active */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1405 \textcolor{preprocessor}{\#define ETH\_MAC\_SMALL\_FIFO\_READ\_ACTIVE        0x00000002U  }\textcolor{comment}{/* MAC small FIFO read controller active */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1406 \textcolor{preprocessor}{\#define ETH\_MAC\_SMALL\_FIFO\_WRITE\_ACTIVE       0x00000004U  }\textcolor{comment}{/* MAC small FIFO write controller active */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1407 \textcolor{preprocessor}{\#define ETH\_MAC\_SMALL\_FIFO\_RW\_ACTIVE          0x00000006U  }\textcolor{comment}{/* MAC small FIFO read / write controllers active */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1408 \textcolor{preprocessor}{\#define ETH\_MAC\_MII\_RECEIVE\_PROTOCOL\_ACTIVE   0x00000001U  }\textcolor{comment}{/* MAC MII receive protocol engine active */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1409 }
\DoxyCodeLine{1417 \textcolor{preprocessor}{\#define HAL\_DCMI\_ERROR\_OVF      HAL\_DCMI\_ERROR\_OVR}}
\DoxyCodeLine{1418 \textcolor{preprocessor}{\#define DCMI\_IT\_OVF             DCMI\_IT\_OVR}}
\DoxyCodeLine{1419 \textcolor{preprocessor}{\#define DCMI\_FLAG\_OVFRI         DCMI\_FLAG\_OVRRI}}
\DoxyCodeLine{1420 \textcolor{preprocessor}{\#define DCMI\_FLAG\_OVFMI         DCMI\_FLAG\_OVRMI}}
\DoxyCodeLine{1421 }
\DoxyCodeLine{1422 \textcolor{preprocessor}{\#define HAL\_DCMI\_ConfigCROP     HAL\_DCMI\_ConfigCrop}}
\DoxyCodeLine{1423 \textcolor{preprocessor}{\#define HAL\_DCMI\_EnableCROP     HAL\_DCMI\_EnableCrop}}
\DoxyCodeLine{1424 \textcolor{preprocessor}{\#define HAL\_DCMI\_DisableCROP    HAL\_DCMI\_DisableCrop}}
\DoxyCodeLine{1425 }
\DoxyCodeLine{1430 \textcolor{preprocessor}{\#if defined(STM32L4) || defined(STM32F7) || defined(STM32F427xx) || defined(STM32F437xx) \(\backslash\)}}
\DoxyCodeLine{1431 \textcolor{preprocessor}{  || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx) \(\backslash\)}}
\DoxyCodeLine{1432 \textcolor{preprocessor}{  || defined(STM32H7)}}
\DoxyCodeLine{1436 \textcolor{preprocessor}{\#define DMA2D\_ARGB8888          DMA2D\_OUTPUT\_ARGB8888}}
\DoxyCodeLine{1437 \textcolor{preprocessor}{\#define DMA2D\_RGB888            DMA2D\_OUTPUT\_RGB888}}
\DoxyCodeLine{1438 \textcolor{preprocessor}{\#define DMA2D\_RGB565            DMA2D\_OUTPUT\_RGB565}}
\DoxyCodeLine{1439 \textcolor{preprocessor}{\#define DMA2D\_ARGB1555          DMA2D\_OUTPUT\_ARGB1555}}
\DoxyCodeLine{1440 \textcolor{preprocessor}{\#define DMA2D\_ARGB4444          DMA2D\_OUTPUT\_ARGB4444}}
\DoxyCodeLine{1441 }
\DoxyCodeLine{1442 \textcolor{preprocessor}{\#define CM\_ARGB8888             DMA2D\_INPUT\_ARGB8888}}
\DoxyCodeLine{1443 \textcolor{preprocessor}{\#define CM\_RGB888               DMA2D\_INPUT\_RGB888}}
\DoxyCodeLine{1444 \textcolor{preprocessor}{\#define CM\_RGB565               DMA2D\_INPUT\_RGB565}}
\DoxyCodeLine{1445 \textcolor{preprocessor}{\#define CM\_ARGB1555             DMA2D\_INPUT\_ARGB1555}}
\DoxyCodeLine{1446 \textcolor{preprocessor}{\#define CM\_ARGB4444             DMA2D\_INPUT\_ARGB4444}}
\DoxyCodeLine{1447 \textcolor{preprocessor}{\#define CM\_L8                   DMA2D\_INPUT\_L8}}
\DoxyCodeLine{1448 \textcolor{preprocessor}{\#define CM\_AL44                 DMA2D\_INPUT\_AL44}}
\DoxyCodeLine{1449 \textcolor{preprocessor}{\#define CM\_AL88                 DMA2D\_INPUT\_AL88}}
\DoxyCodeLine{1450 \textcolor{preprocessor}{\#define CM\_L4                   DMA2D\_INPUT\_L4}}
\DoxyCodeLine{1451 \textcolor{preprocessor}{\#define CM\_A8                   DMA2D\_INPUT\_A8}}
\DoxyCodeLine{1452 \textcolor{preprocessor}{\#define CM\_A4                   DMA2D\_INPUT\_A4}}
\DoxyCodeLine{1456 \textcolor{preprocessor}{\#endif  }\textcolor{comment}{/* STM32L4 ||  STM32F7 ||  STM32F4 ||  STM32H7 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1457 }
\DoxyCodeLine{1458 \textcolor{preprocessor}{\#if defined(STM32L4) || defined(STM32F7) || defined(STM32F427xx) || defined(STM32F437xx) \(\backslash\)}}
\DoxyCodeLine{1459 \textcolor{preprocessor}{  || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx) \(\backslash\)}}
\DoxyCodeLine{1460 \textcolor{preprocessor}{  || defined(STM32H7) || defined(STM32U5)}}
\DoxyCodeLine{1464 \textcolor{preprocessor}{\#define HAL\_DMA2D\_DisableCLUT       HAL\_DMA2D\_CLUTLoading\_Abort    }}
\DoxyCodeLine{1470 \textcolor{preprocessor}{\#endif  }\textcolor{comment}{/* STM32L4 ||  STM32F7 ||  STM32F4 ||  STM32H7 || STM32U5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1471 }
\DoxyCodeLine{1480 \textcolor{comment}{/* Exported functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{1481 }
\DoxyCodeLine{1485 \textcolor{preprocessor}{\#define HAL\_CRYP\_ComputationCpltCallback     HAL\_CRYPEx\_ComputationCpltCallback}}
\DoxyCodeLine{1494 \textcolor{preprocessor}{\#if defined(STM32U5)}}
\DoxyCodeLine{1495 \textcolor{preprocessor}{\#define HAL\_DCACHE\_CleanInvalidateByAddr     HAL\_DCACHE\_CleanInvalidByAddr}}
\DoxyCodeLine{1496 \textcolor{preprocessor}{\#define HAL\_DCACHE\_CleanInvalidateByAddr\_IT  HAL\_DCACHE\_CleanInvalidByAddr\_IT}}
\DoxyCodeLine{1497 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32U5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1498 }
\DoxyCodeLine{1503 \textcolor{preprocessor}{\#if !defined(STM32F2)}}
\DoxyCodeLine{1507 \textcolor{preprocessor}{\#define HAL\_HASHEx\_IRQHandler   HAL\_HASH\_IRQHandler  }}
\DoxyCodeLine{1512 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1516 \textcolor{preprocessor}{\#define HAL\_HASH\_STATETypeDef        HAL\_HASH\_StateTypeDef}}
\DoxyCodeLine{1517 \textcolor{preprocessor}{\#define HAL\_HASHPhaseTypeDef         HAL\_HASH\_PhaseTypeDef}}
\DoxyCodeLine{1518 \textcolor{preprocessor}{\#define HAL\_HMAC\_MD5\_Finish          HAL\_HASH\_MD5\_Finish}}
\DoxyCodeLine{1519 \textcolor{preprocessor}{\#define HAL\_HMAC\_SHA1\_Finish         HAL\_HASH\_SHA1\_Finish}}
\DoxyCodeLine{1520 \textcolor{preprocessor}{\#define HAL\_HMAC\_SHA224\_Finish       HAL\_HASH\_SHA224\_Finish}}
\DoxyCodeLine{1521 \textcolor{preprocessor}{\#define HAL\_HMAC\_SHA256\_Finish       HAL\_HASH\_SHA256\_Finish}}
\DoxyCodeLine{1522 }
\DoxyCodeLine{1523 \textcolor{comment}{/*HASH Algorithm Selection*/}}
\DoxyCodeLine{1524 }
\DoxyCodeLine{1525 \textcolor{preprocessor}{\#define HASH\_AlgoSelection\_SHA1      HASH\_ALGOSELECTION\_SHA1}}
\DoxyCodeLine{1526 \textcolor{preprocessor}{\#define HASH\_AlgoSelection\_SHA224    HASH\_ALGOSELECTION\_SHA224}}
\DoxyCodeLine{1527 \textcolor{preprocessor}{\#define HASH\_AlgoSelection\_SHA256    HASH\_ALGOSELECTION\_SHA256}}
\DoxyCodeLine{1528 \textcolor{preprocessor}{\#define HASH\_AlgoSelection\_MD5       HASH\_ALGOSELECTION\_MD5}}
\DoxyCodeLine{1529 }
\DoxyCodeLine{1530 \textcolor{preprocessor}{\#define HASH\_AlgoMode\_HASH         HASH\_ALGOMODE\_HASH}}
\DoxyCodeLine{1531 \textcolor{preprocessor}{\#define HASH\_AlgoMode\_HMAC         HASH\_ALGOMODE\_HMAC}}
\DoxyCodeLine{1532 }
\DoxyCodeLine{1533 \textcolor{preprocessor}{\#define HASH\_HMACKeyType\_ShortKey  HASH\_HMAC\_KEYTYPE\_SHORTKEY}}
\DoxyCodeLine{1534 \textcolor{preprocessor}{\#define HASH\_HMACKeyType\_LongKey   HASH\_HMAC\_KEYTYPE\_LONGKEY}}
\DoxyCodeLine{1535 }
\DoxyCodeLine{1536 \textcolor{preprocessor}{\#if defined(STM32L4) || defined(STM32L5) || defined(STM32F2) || defined(STM32F4) || defined(STM32F7) || defined(STM32H7)}}
\DoxyCodeLine{1537 }
\DoxyCodeLine{1538 \textcolor{preprocessor}{\#define HAL\_HASH\_MD5\_Accumulate                HAL\_HASH\_MD5\_Accmlt}}
\DoxyCodeLine{1539 \textcolor{preprocessor}{\#define HAL\_HASH\_MD5\_Accumulate\_End            HAL\_HASH\_MD5\_Accmlt\_End}}
\DoxyCodeLine{1540 \textcolor{preprocessor}{\#define HAL\_HASH\_MD5\_Accumulate\_IT             HAL\_HASH\_MD5\_Accmlt\_IT}}
\DoxyCodeLine{1541 \textcolor{preprocessor}{\#define HAL\_HASH\_MD5\_Accumulate\_End\_IT         HAL\_HASH\_MD5\_Accmlt\_End\_IT}}
\DoxyCodeLine{1542 }
\DoxyCodeLine{1543 \textcolor{preprocessor}{\#define HAL\_HASH\_SHA1\_Accumulate               HAL\_HASH\_SHA1\_Accmlt}}
\DoxyCodeLine{1544 \textcolor{preprocessor}{\#define HAL\_HASH\_SHA1\_Accumulate\_End           HAL\_HASH\_SHA1\_Accmlt\_End}}
\DoxyCodeLine{1545 \textcolor{preprocessor}{\#define HAL\_HASH\_SHA1\_Accumulate\_IT            HAL\_HASH\_SHA1\_Accmlt\_IT}}
\DoxyCodeLine{1546 \textcolor{preprocessor}{\#define HAL\_HASH\_SHA1\_Accumulate\_End\_IT        HAL\_HASH\_SHA1\_Accmlt\_End\_IT}}
\DoxyCodeLine{1547 }
\DoxyCodeLine{1548 \textcolor{preprocessor}{\#define HAL\_HASHEx\_SHA224\_Accumulate           HAL\_HASHEx\_SHA224\_Accmlt}}
\DoxyCodeLine{1549 \textcolor{preprocessor}{\#define HAL\_HASHEx\_SHA224\_Accumulate\_End       HAL\_HASHEx\_SHA224\_Accmlt\_End}}
\DoxyCodeLine{1550 \textcolor{preprocessor}{\#define HAL\_HASHEx\_SHA224\_Accumulate\_IT        HAL\_HASHEx\_SHA224\_Accmlt\_IT}}
\DoxyCodeLine{1551 \textcolor{preprocessor}{\#define HAL\_HASHEx\_SHA224\_Accumulate\_End\_IT    HAL\_HASHEx\_SHA224\_Accmlt\_End\_IT}}
\DoxyCodeLine{1552 }
\DoxyCodeLine{1553 \textcolor{preprocessor}{\#define HAL\_HASHEx\_SHA256\_Accumulate           HAL\_HASHEx\_SHA256\_Accmlt}}
\DoxyCodeLine{1554 \textcolor{preprocessor}{\#define HAL\_HASHEx\_SHA256\_Accumulate\_End       HAL\_HASHEx\_SHA256\_Accmlt\_End}}
\DoxyCodeLine{1555 \textcolor{preprocessor}{\#define HAL\_HASHEx\_SHA256\_Accumulate\_IT        HAL\_HASHEx\_SHA256\_Accmlt\_IT}}
\DoxyCodeLine{1556 \textcolor{preprocessor}{\#define HAL\_HASHEx\_SHA256\_Accumulate\_End\_IT    HAL\_HASHEx\_SHA256\_Accmlt\_End\_IT}}
\DoxyCodeLine{1557 }
\DoxyCodeLine{1558 \textcolor{preprocessor}{\#endif  }\textcolor{comment}{/* STM32L4 || STM32L5 || STM32F2 || STM32F4 || STM32F7 || STM32H7 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1566 \textcolor{preprocessor}{\#define HAL\_EnableDBGSleepMode HAL\_DBGMCU\_EnableDBGSleepMode}}
\DoxyCodeLine{1567 \textcolor{preprocessor}{\#define HAL\_DisableDBGSleepMode HAL\_DBGMCU\_DisableDBGSleepMode}}
\DoxyCodeLine{1568 \textcolor{preprocessor}{\#define HAL\_EnableDBGStopMode HAL\_DBGMCU\_EnableDBGStopMode}}
\DoxyCodeLine{1569 \textcolor{preprocessor}{\#define HAL\_DisableDBGStopMode HAL\_DBGMCU\_DisableDBGStopMode}}
\DoxyCodeLine{1570 \textcolor{preprocessor}{\#define HAL\_EnableDBGStandbyMode HAL\_DBGMCU\_EnableDBGStandbyMode}}
\DoxyCodeLine{1571 \textcolor{preprocessor}{\#define HAL\_DisableDBGStandbyMode HAL\_DBGMCU\_DisableDBGStandbyMode}}
\DoxyCodeLine{1572 \textcolor{preprocessor}{\#define HAL\_DBG\_LowPowerConfig(Periph, cmd) (((cmd\(\backslash\)}}
\DoxyCodeLine{1573 \textcolor{preprocessor}{                                              )==ENABLE)? HAL\_DBGMCU\_DBG\_EnableLowPowerConfig(Periph) : HAL\_DBGMCU\_DBG\_DisableLowPowerConfig(Periph))}}
\DoxyCodeLine{1574 \textcolor{preprocessor}{\#define HAL\_VREFINT\_OutputSelect  HAL\_SYSCFG\_VREFINT\_OutputSelect}}
\DoxyCodeLine{1575 \textcolor{preprocessor}{\#define HAL\_Lock\_Cmd(cmd) (((cmd)==ENABLE) ? HAL\_SYSCFG\_Enable\_Lock\_VREFINT() : HAL\_SYSCFG\_Disable\_Lock\_VREFINT())}}
\DoxyCodeLine{1576 \textcolor{preprocessor}{\#if defined(STM32L0)}}
\DoxyCodeLine{1577 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1578 \textcolor{preprocessor}{\#define HAL\_VREFINT\_Cmd(cmd) (((cmd)==ENABLE)? HAL\_SYSCFG\_EnableVREFINT() : HAL\_SYSCFG\_DisableVREFINT())}}
\DoxyCodeLine{1579 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1580 \textcolor{preprocessor}{\#define HAL\_ADC\_EnableBuffer\_Cmd(cmd)  (((cmd)==ENABLE) ? HAL\_ADCEx\_EnableVREFINT() : HAL\_ADCEx\_DisableVREFINT())}}
\DoxyCodeLine{1581 \textcolor{preprocessor}{\#define HAL\_ADC\_EnableBufferSensor\_Cmd(cmd) (((cmd\(\backslash\)}}
\DoxyCodeLine{1582 \textcolor{preprocessor}{                                              )==ENABLE) ?  HAL\_ADCEx\_EnableVREFINTTempSensor() : HAL\_ADCEx\_DisableVREFINTTempSensor())}}
\DoxyCodeLine{1583 \textcolor{preprocessor}{\#if defined(STM32H7A3xx) || defined(STM32H7B3xx) || defined(STM32H7B0xx) || defined(STM32H7A3xxQ) || defined(STM32H7B3xxQ) || defined(STM32H7B0xxQ)}}
\DoxyCodeLine{1584 \textcolor{preprocessor}{\#define HAL\_EnableSRDomainDBGStopMode      HAL\_EnableDomain3DBGStopMode}}
\DoxyCodeLine{1585 \textcolor{preprocessor}{\#define HAL\_DisableSRDomainDBGStopMode     HAL\_DisableDomain3DBGStopMode}}
\DoxyCodeLine{1586 \textcolor{preprocessor}{\#define HAL\_EnableSRDomainDBGStandbyMode   HAL\_EnableDomain3DBGStandbyMode}}
\DoxyCodeLine{1587 \textcolor{preprocessor}{\#define HAL\_DisableSRDomainDBGStandbyMode  HAL\_DisableDomain3DBGStandbyMode}}
\DoxyCodeLine{1588 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32H7A3xx || STM32H7B3xx || STM32H7B0xx || STM32H7A3xxQ || STM32H7B3xxQ  || STM32H7B0xxQ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1589 }
\DoxyCodeLine{1597 \textcolor{preprocessor}{\#define FLASH\_HalfPageProgram      HAL\_FLASHEx\_HalfPageProgram}}
\DoxyCodeLine{1598 \textcolor{preprocessor}{\#define FLASH\_EnableRunPowerDown   HAL\_FLASHEx\_EnableRunPowerDown}}
\DoxyCodeLine{1599 \textcolor{preprocessor}{\#define FLASH\_DisableRunPowerDown  HAL\_FLASHEx\_DisableRunPowerDown}}
\DoxyCodeLine{1600 \textcolor{preprocessor}{\#define HAL\_DATA\_EEPROMEx\_Unlock   HAL\_FLASHEx\_DATAEEPROM\_Unlock}}
\DoxyCodeLine{1601 \textcolor{preprocessor}{\#define HAL\_DATA\_EEPROMEx\_Lock     HAL\_FLASHEx\_DATAEEPROM\_Lock}}
\DoxyCodeLine{1602 \textcolor{preprocessor}{\#define HAL\_DATA\_EEPROMEx\_Erase    HAL\_FLASHEx\_DATAEEPROM\_Erase}}
\DoxyCodeLine{1603 \textcolor{preprocessor}{\#define HAL\_DATA\_EEPROMEx\_Program  HAL\_FLASHEx\_DATAEEPROM\_Program}}
\DoxyCodeLine{1604 }
\DoxyCodeLine{1612 \textcolor{preprocessor}{\#define HAL\_I2CEx\_AnalogFilter\_Config         HAL\_I2CEx\_ConfigAnalogFilter}}
\DoxyCodeLine{1613 \textcolor{preprocessor}{\#define HAL\_I2CEx\_DigitalFilter\_Config        HAL\_I2CEx\_ConfigDigitalFilter}}
\DoxyCodeLine{1614 \textcolor{preprocessor}{\#define HAL\_FMPI2CEx\_AnalogFilter\_Config      HAL\_FMPI2CEx\_ConfigAnalogFilter}}
\DoxyCodeLine{1615 \textcolor{preprocessor}{\#define HAL\_FMPI2CEx\_DigitalFilter\_Config     HAL\_FMPI2CEx\_ConfigDigitalFilter}}
\DoxyCodeLine{1616 }
\DoxyCodeLine{1617 \textcolor{preprocessor}{\#define HAL\_I2CFastModePlusConfig(SYSCFG\_I2CFastModePlus, cmd) (((cmd\(\backslash\)}}
\DoxyCodeLine{1618 \textcolor{preprocessor}{                                                                 )==ENABLE)? HAL\_I2CEx\_EnableFastModePlus(SYSCFG\_I2CFastModePlus): HAL\_I2CEx\_DisableFastModePlus(SYSCFG\_I2CFastModePlus))}}
\DoxyCodeLine{1619 }
\DoxyCodeLine{1620 \textcolor{preprocessor}{\#if defined(STM32H7) || defined(STM32WB) || defined(STM32G0) || defined(STM32F0) || defined(STM32F1) || defined(STM32F2) || defined(STM32F3) || defined(STM32F4) || defined(STM32F7) || defined(STM32L0) || defined(STM32L4) || defined(STM32L5) || defined(STM32G4) || defined(STM32L1)}}
\DoxyCodeLine{1621 \textcolor{preprocessor}{\#define HAL\_I2C\_Master\_Sequential\_Transmit\_IT  HAL\_I2C\_Master\_Seq\_Transmit\_IT}}
\DoxyCodeLine{1622 \textcolor{preprocessor}{\#define HAL\_I2C\_Master\_Sequential\_Receive\_IT   HAL\_I2C\_Master\_Seq\_Receive\_IT}}
\DoxyCodeLine{1623 \textcolor{preprocessor}{\#define HAL\_I2C\_Slave\_Sequential\_Transmit\_IT   HAL\_I2C\_Slave\_Seq\_Transmit\_IT}}
\DoxyCodeLine{1624 \textcolor{preprocessor}{\#define HAL\_I2C\_Slave\_Sequential\_Receive\_IT    HAL\_I2C\_Slave\_Seq\_Receive\_IT}}
\DoxyCodeLine{1625 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32H7 || STM32WB  || STM32G0 || STM32F0 || STM32F1 || STM32F2 || STM32F3 || STM32F4 || STM32F7 || STM32L0 || STM32L4 || STM32L5 || STM32G4 || STM32L1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1626 \textcolor{preprocessor}{\#if defined(STM32H7) || defined(STM32WB) || defined(STM32G0) || defined(STM32F4) || defined(STM32F7) || defined(STM32L0) || defined(STM32L4) || defined(STM32L5) || defined(STM32G4)|| defined(STM32L1)}}
\DoxyCodeLine{1627 \textcolor{preprocessor}{\#define HAL\_I2C\_Master\_Sequential\_Transmit\_DMA HAL\_I2C\_Master\_Seq\_Transmit\_DMA}}
\DoxyCodeLine{1628 \textcolor{preprocessor}{\#define HAL\_I2C\_Master\_Sequential\_Receive\_DMA  HAL\_I2C\_Master\_Seq\_Receive\_DMA}}
\DoxyCodeLine{1629 \textcolor{preprocessor}{\#define HAL\_I2C\_Slave\_Sequential\_Transmit\_DMA  HAL\_I2C\_Slave\_Seq\_Transmit\_DMA}}
\DoxyCodeLine{1630 \textcolor{preprocessor}{\#define HAL\_I2C\_Slave\_Sequential\_Receive\_DMA   HAL\_I2C\_Slave\_Seq\_Receive\_DMA}}
\DoxyCodeLine{1631 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32H7 || STM32WB  || STM32G0 || STM32F4 || STM32F7 || STM32L0 || STM32L4 || STM32L5 || STM32G4 || STM32L1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1632 }
\DoxyCodeLine{1633 \textcolor{preprocessor}{\#if defined(STM32F4)}}
\DoxyCodeLine{1634 \textcolor{preprocessor}{\#define HAL\_FMPI2C\_Master\_Sequential\_Transmit\_IT  HAL\_FMPI2C\_Master\_Seq\_Transmit\_IT}}
\DoxyCodeLine{1635 \textcolor{preprocessor}{\#define HAL\_FMPI2C\_Master\_Sequential\_Receive\_IT   HAL\_FMPI2C\_Master\_Seq\_Receive\_IT}}
\DoxyCodeLine{1636 \textcolor{preprocessor}{\#define HAL\_FMPI2C\_Slave\_Sequential\_Transmit\_IT   HAL\_FMPI2C\_Slave\_Seq\_Transmit\_IT}}
\DoxyCodeLine{1637 \textcolor{preprocessor}{\#define HAL\_FMPI2C\_Slave\_Sequential\_Receive\_IT    HAL\_FMPI2C\_Slave\_Seq\_Receive\_IT}}
\DoxyCodeLine{1638 \textcolor{preprocessor}{\#define HAL\_FMPI2C\_Master\_Sequential\_Transmit\_DMA HAL\_FMPI2C\_Master\_Seq\_Transmit\_DMA}}
\DoxyCodeLine{1639 \textcolor{preprocessor}{\#define HAL\_FMPI2C\_Master\_Sequential\_Receive\_DMA  HAL\_FMPI2C\_Master\_Seq\_Receive\_DMA}}
\DoxyCodeLine{1640 \textcolor{preprocessor}{\#define HAL\_FMPI2C\_Slave\_Sequential\_Transmit\_DMA  HAL\_FMPI2C\_Slave\_Seq\_Transmit\_DMA}}
\DoxyCodeLine{1641 \textcolor{preprocessor}{\#define HAL\_FMPI2C\_Slave\_Sequential\_Receive\_DMA   HAL\_FMPI2C\_Slave\_Seq\_Receive\_DMA}}
\DoxyCodeLine{1642 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1651 \textcolor{preprocessor}{\#if defined(STM32G0)}}
\DoxyCodeLine{1652 \textcolor{preprocessor}{\#define HAL\_PWR\_ConfigPVD                             HAL\_PWREx\_ConfigPVD}}
\DoxyCodeLine{1653 \textcolor{preprocessor}{\#define HAL\_PWR\_EnablePVD                             HAL\_PWREx\_EnablePVD}}
\DoxyCodeLine{1654 \textcolor{preprocessor}{\#define HAL\_PWR\_DisablePVD                            HAL\_PWREx\_DisablePVD}}
\DoxyCodeLine{1655 \textcolor{preprocessor}{\#define HAL\_PWR\_PVD\_IRQHandler                        HAL\_PWREx\_PVD\_IRQHandler}}
\DoxyCodeLine{1656 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1657 \textcolor{preprocessor}{\#define HAL\_PWR\_PVDConfig                             HAL\_PWR\_ConfigPVD}}
\DoxyCodeLine{1658 \textcolor{preprocessor}{\#define HAL\_PWR\_DisableBkUpReg                        HAL\_PWREx\_DisableBkUpReg}}
\DoxyCodeLine{1659 \textcolor{preprocessor}{\#define HAL\_PWR\_DisableFlashPowerDown                 HAL\_PWREx\_DisableFlashPowerDown}}
\DoxyCodeLine{1660 \textcolor{preprocessor}{\#define HAL\_PWR\_DisableVddio2Monitor                  HAL\_PWREx\_DisableVddio2Monitor}}
\DoxyCodeLine{1661 \textcolor{preprocessor}{\#define HAL\_PWR\_EnableBkUpReg                         HAL\_PWREx\_EnableBkUpReg}}
\DoxyCodeLine{1662 \textcolor{preprocessor}{\#define HAL\_PWR\_EnableFlashPowerDown                  HAL\_PWREx\_EnableFlashPowerDown}}
\DoxyCodeLine{1663 \textcolor{preprocessor}{\#define HAL\_PWR\_EnableVddio2Monitor                   HAL\_PWREx\_EnableVddio2Monitor}}
\DoxyCodeLine{1664 \textcolor{preprocessor}{\#define HAL\_PWR\_PVD\_PVM\_IRQHandler                    HAL\_PWREx\_PVD\_PVM\_IRQHandler}}
\DoxyCodeLine{1665 \textcolor{preprocessor}{\#define HAL\_PWR\_PVDLevelConfig                        HAL\_PWR\_ConfigPVD}}
\DoxyCodeLine{1666 \textcolor{preprocessor}{\#define HAL\_PWR\_Vddio2Monitor\_IRQHandler              HAL\_PWREx\_Vddio2Monitor\_IRQHandler}}
\DoxyCodeLine{1667 \textcolor{preprocessor}{\#define HAL\_PWR\_Vddio2MonitorCallback                 HAL\_PWREx\_Vddio2MonitorCallback}}
\DoxyCodeLine{1668 \textcolor{preprocessor}{\#define HAL\_PWREx\_ActivateOverDrive                   HAL\_PWREx\_EnableOverDrive}}
\DoxyCodeLine{1669 \textcolor{preprocessor}{\#define HAL\_PWREx\_DeactivateOverDrive                 HAL\_PWREx\_DisableOverDrive}}
\DoxyCodeLine{1670 \textcolor{preprocessor}{\#define HAL\_PWREx\_DisableSDADCAnalog                  HAL\_PWREx\_DisableSDADC}}
\DoxyCodeLine{1671 \textcolor{preprocessor}{\#define HAL\_PWREx\_EnableSDADCAnalog                   HAL\_PWREx\_EnableSDADC}}
\DoxyCodeLine{1672 \textcolor{preprocessor}{\#define HAL\_PWREx\_PVMConfig                           HAL\_PWREx\_ConfigPVM}}
\DoxyCodeLine{1673 }
\DoxyCodeLine{1674 \textcolor{preprocessor}{\#define PWR\_MODE\_NORMAL                               PWR\_PVD\_MODE\_NORMAL}}
\DoxyCodeLine{1675 \textcolor{preprocessor}{\#define PWR\_MODE\_IT\_RISING                            PWR\_PVD\_MODE\_IT\_RISING}}
\DoxyCodeLine{1676 \textcolor{preprocessor}{\#define PWR\_MODE\_IT\_FALLING                           PWR\_PVD\_MODE\_IT\_FALLING}}
\DoxyCodeLine{1677 \textcolor{preprocessor}{\#define PWR\_MODE\_IT\_RISING\_FALLING                    PWR\_PVD\_MODE\_IT\_RISING\_FALLING}}
\DoxyCodeLine{1678 \textcolor{preprocessor}{\#define PWR\_MODE\_EVENT\_RISING                         PWR\_PVD\_MODE\_EVENT\_RISING}}
\DoxyCodeLine{1679 \textcolor{preprocessor}{\#define PWR\_MODE\_EVENT\_FALLING                        PWR\_PVD\_MODE\_EVENT\_FALLING}}
\DoxyCodeLine{1680 \textcolor{preprocessor}{\#define PWR\_MODE\_EVENT\_RISING\_FALLING                 PWR\_PVD\_MODE\_EVENT\_RISING\_FALLING}}
\DoxyCodeLine{1681 }
\DoxyCodeLine{1682 \textcolor{preprocessor}{\#define CR\_OFFSET\_BB                                  PWR\_CR\_OFFSET\_BB}}
\DoxyCodeLine{1683 \textcolor{preprocessor}{\#define CSR\_OFFSET\_BB                                 PWR\_CSR\_OFFSET\_BB}}
\DoxyCodeLine{1684 \textcolor{preprocessor}{\#define PMODE\_BIT\_NUMBER                              VOS\_BIT\_NUMBER}}
\DoxyCodeLine{1685 \textcolor{preprocessor}{\#define CR\_PMODE\_BB                                   CR\_VOS\_BB}}
\DoxyCodeLine{1686 }
\DoxyCodeLine{1687 \textcolor{preprocessor}{\#define DBP\_BitNumber                                 DBP\_BIT\_NUMBER}}
\DoxyCodeLine{1688 \textcolor{preprocessor}{\#define PVDE\_BitNumber                                PVDE\_BIT\_NUMBER}}
\DoxyCodeLine{1689 \textcolor{preprocessor}{\#define PMODE\_BitNumber                               PMODE\_BIT\_NUMBER}}
\DoxyCodeLine{1690 \textcolor{preprocessor}{\#define EWUP\_BitNumber                                EWUP\_BIT\_NUMBER}}
\DoxyCodeLine{1691 \textcolor{preprocessor}{\#define FPDS\_BitNumber                                FPDS\_BIT\_NUMBER}}
\DoxyCodeLine{1692 \textcolor{preprocessor}{\#define ODEN\_BitNumber                                ODEN\_BIT\_NUMBER}}
\DoxyCodeLine{1693 \textcolor{preprocessor}{\#define ODSWEN\_BitNumber                              ODSWEN\_BIT\_NUMBER}}
\DoxyCodeLine{1694 \textcolor{preprocessor}{\#define MRLVDS\_BitNumber                              MRLVDS\_BIT\_NUMBER}}
\DoxyCodeLine{1695 \textcolor{preprocessor}{\#define LPLVDS\_BitNumber                              LPLVDS\_BIT\_NUMBER}}
\DoxyCodeLine{1696 \textcolor{preprocessor}{\#define BRE\_BitNumber                                 BRE\_BIT\_NUMBER}}
\DoxyCodeLine{1697 }
\DoxyCodeLine{1698 \textcolor{preprocessor}{\#define PWR\_MODE\_EVT                                  PWR\_PVD\_MODE\_NORMAL}}
\DoxyCodeLine{1699 }
\DoxyCodeLine{1707 \textcolor{preprocessor}{\#define HAL\_SMBUS\_Slave\_Listen\_IT          HAL\_SMBUS\_EnableListen\_IT}}
\DoxyCodeLine{1708 \textcolor{preprocessor}{\#define HAL\_SMBUS\_SlaveAddrCallback        HAL\_SMBUS\_AddrCallback}}
\DoxyCodeLine{1709 \textcolor{preprocessor}{\#define HAL\_SMBUS\_SlaveListenCpltCallback  HAL\_SMBUS\_ListenCpltCallback}}
\DoxyCodeLine{1717 \textcolor{preprocessor}{\#define HAL\_SPI\_FlushRxFifo                HAL\_SPIEx\_FlushRxFifo}}
\DoxyCodeLine{1725 \textcolor{preprocessor}{\#define HAL\_TIM\_DMADelayPulseCplt                       TIM\_DMADelayPulseCplt}}
\DoxyCodeLine{1726 \textcolor{preprocessor}{\#define HAL\_TIM\_DMAError                                TIM\_DMAError}}
\DoxyCodeLine{1727 \textcolor{preprocessor}{\#define HAL\_TIM\_DMACaptureCplt                          TIM\_DMACaptureCplt}}
\DoxyCodeLine{1728 \textcolor{preprocessor}{\#define HAL\_TIMEx\_DMACommutationCplt                    TIMEx\_DMACommutationCplt}}
\DoxyCodeLine{1729 \textcolor{preprocessor}{\#if defined(STM32H7) || defined(STM32G0) || defined(STM32F0) || defined(STM32F1) || defined(STM32F2) || defined(STM32F3) || defined(STM32F4) || defined(STM32F7) || defined(STM32L0) || defined(STM32L4)}}
\DoxyCodeLine{1730 \textcolor{preprocessor}{\#define HAL\_TIM\_SlaveConfigSynchronization              HAL\_TIM\_SlaveConfigSynchro}}
\DoxyCodeLine{1731 \textcolor{preprocessor}{\#define HAL\_TIM\_SlaveConfigSynchronization\_IT           HAL\_TIM\_SlaveConfigSynchro\_IT}}
\DoxyCodeLine{1732 \textcolor{preprocessor}{\#define HAL\_TIMEx\_CommutationCallback                   HAL\_TIMEx\_CommutCallback}}
\DoxyCodeLine{1733 \textcolor{preprocessor}{\#define HAL\_TIMEx\_ConfigCommutationEvent                HAL\_TIMEx\_ConfigCommutEvent}}
\DoxyCodeLine{1734 \textcolor{preprocessor}{\#define HAL\_TIMEx\_ConfigCommutationEvent\_IT             HAL\_TIMEx\_ConfigCommutEvent\_IT}}
\DoxyCodeLine{1735 \textcolor{preprocessor}{\#define HAL\_TIMEx\_ConfigCommutationEvent\_DMA            HAL\_TIMEx\_ConfigCommutEvent\_DMA}}
\DoxyCodeLine{1736 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32H7 || STM32G0 || STM32F0 || STM32F1 || STM32F2 || STM32F3 || STM32F4 || STM32F7 || STM32L0 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1744 \textcolor{preprocessor}{\#define HAL\_UART\_WakeupCallback HAL\_UARTEx\_WakeupCallback}}
\DoxyCodeLine{1752 \textcolor{preprocessor}{\#define HAL\_LTDC\_LineEvenCallback HAL\_LTDC\_LineEventCallback}}
\DoxyCodeLine{1753 \textcolor{preprocessor}{\#define HAL\_LTDC\_Relaod           HAL\_LTDC\_Reload}}
\DoxyCodeLine{1754 \textcolor{preprocessor}{\#define HAL\_LTDC\_StructInitFromVideoConfig  HAL\_LTDCEx\_StructInitFromVideoConfig}}
\DoxyCodeLine{1755 \textcolor{preprocessor}{\#define HAL\_LTDC\_StructInitFromAdaptedCommandConfig  HAL\_LTDCEx\_StructInitFromAdaptedCommandConfig}}
\DoxyCodeLine{1769 \textcolor{comment}{/* Exported macros -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{1770 }
\DoxyCodeLine{1774 \textcolor{preprocessor}{\#define AES\_IT\_CC                      CRYP\_IT\_CC}}
\DoxyCodeLine{1775 \textcolor{preprocessor}{\#define AES\_IT\_ERR                     CRYP\_IT\_ERR}}
\DoxyCodeLine{1776 \textcolor{preprocessor}{\#define AES\_FLAG\_CCF                   CRYP\_FLAG\_CCF}}
\DoxyCodeLine{1784 \textcolor{preprocessor}{\#define \_\_HAL\_GET\_BOOT\_MODE                   \_\_HAL\_SYSCFG\_GET\_BOOT\_MODE}}
\DoxyCodeLine{1785 \textcolor{preprocessor}{\#define \_\_HAL\_REMAPMEMORY\_FLASH               \_\_HAL\_SYSCFG\_REMAPMEMORY\_FLASH}}
\DoxyCodeLine{1786 \textcolor{preprocessor}{\#define \_\_HAL\_REMAPMEMORY\_SYSTEMFLASH         \_\_HAL\_SYSCFG\_REMAPMEMORY\_SYSTEMFLASH}}
\DoxyCodeLine{1787 \textcolor{preprocessor}{\#define \_\_HAL\_REMAPMEMORY\_SRAM                \_\_HAL\_SYSCFG\_REMAPMEMORY\_SRAM}}
\DoxyCodeLine{1788 \textcolor{preprocessor}{\#define \_\_HAL\_REMAPMEMORY\_FMC                 \_\_HAL\_SYSCFG\_REMAPMEMORY\_FMC}}
\DoxyCodeLine{1789 \textcolor{preprocessor}{\#define \_\_HAL\_REMAPMEMORY\_FMC\_SDRAM           \_\_HAL\_SYSCFG\_REMAPMEMORY\_FMC\_SDRAM}}
\DoxyCodeLine{1790 \textcolor{preprocessor}{\#define \_\_HAL\_REMAPMEMORY\_FSMC                \_\_HAL\_SYSCFG\_REMAPMEMORY\_FSMC}}
\DoxyCodeLine{1791 \textcolor{preprocessor}{\#define \_\_HAL\_REMAPMEMORY\_QUADSPI             \_\_HAL\_SYSCFG\_REMAPMEMORY\_QUADSPI}}
\DoxyCodeLine{1792 \textcolor{preprocessor}{\#define \_\_HAL\_FMC\_BANK                        \_\_HAL\_SYSCFG\_FMC\_BANK}}
\DoxyCodeLine{1793 \textcolor{preprocessor}{\#define \_\_HAL\_GET\_FLAG                        \_\_HAL\_SYSCFG\_GET\_FLAG}}
\DoxyCodeLine{1794 \textcolor{preprocessor}{\#define \_\_HAL\_CLEAR\_FLAG                      \_\_HAL\_SYSCFG\_CLEAR\_FLAG}}
\DoxyCodeLine{1795 \textcolor{preprocessor}{\#define \_\_HAL\_VREFINT\_OUT\_ENABLE              \_\_HAL\_SYSCFG\_VREFINT\_OUT\_ENABLE}}
\DoxyCodeLine{1796 \textcolor{preprocessor}{\#define \_\_HAL\_VREFINT\_OUT\_DISABLE             \_\_HAL\_SYSCFG\_VREFINT\_OUT\_DISABLE}}
\DoxyCodeLine{1797 \textcolor{preprocessor}{\#define \_\_HAL\_SYSCFG\_SRAM2\_WRP\_ENABLE         \_\_HAL\_SYSCFG\_SRAM2\_WRP\_0\_31\_ENABLE}}
\DoxyCodeLine{1798 }
\DoxyCodeLine{1799 \textcolor{preprocessor}{\#define SYSCFG\_FLAG\_VREF\_READY                SYSCFG\_FLAG\_VREFINT\_READY}}
\DoxyCodeLine{1800 \textcolor{preprocessor}{\#define SYSCFG\_FLAG\_RC48                      RCC\_FLAG\_HSI48}}
\DoxyCodeLine{1801 \textcolor{preprocessor}{\#define IS\_SYSCFG\_FASTMODEPLUS\_CONFIG         IS\_I2C\_FASTMODEPLUS}}
\DoxyCodeLine{1802 \textcolor{preprocessor}{\#define UFB\_MODE\_BitNumber                    UFB\_MODE\_BIT\_NUMBER}}
\DoxyCodeLine{1803 \textcolor{preprocessor}{\#define CMP\_PD\_BitNumber                      CMP\_PD\_BIT\_NUMBER}}
\DoxyCodeLine{1804 }
\DoxyCodeLine{1813 \textcolor{preprocessor}{\#define \_\_ADC\_ENABLE                                     \_\_HAL\_ADC\_ENABLE}}
\DoxyCodeLine{1814 \textcolor{preprocessor}{\#define \_\_ADC\_DISABLE                                    \_\_HAL\_ADC\_DISABLE}}
\DoxyCodeLine{1815 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_ENABLING\_CONDITIONS                    ADC\_ENABLING\_CONDITIONS}}
\DoxyCodeLine{1816 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_DISABLING\_CONDITIONS                   ADC\_DISABLING\_CONDITIONS}}
\DoxyCodeLine{1817 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_IS\_ENABLED                             ADC\_IS\_ENABLE}}
\DoxyCodeLine{1818 \textcolor{preprocessor}{\#define \_\_ADC\_IS\_ENABLED                                 ADC\_IS\_ENABLE}}
\DoxyCodeLine{1819 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_IS\_SOFTWARE\_START\_REGULAR              ADC\_IS\_SOFTWARE\_START\_REGULAR}}
\DoxyCodeLine{1820 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_IS\_SOFTWARE\_START\_INJECTED             ADC\_IS\_SOFTWARE\_START\_INJECTED}}
\DoxyCodeLine{1821 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_IS\_CONVERSION\_ONGOING\_REGULAR\_INJECTED ADC\_IS\_CONVERSION\_ONGOING\_REGULAR\_INJECTED}}
\DoxyCodeLine{1822 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_IS\_CONVERSION\_ONGOING\_REGULAR          ADC\_IS\_CONVERSION\_ONGOING\_REGULAR}}
\DoxyCodeLine{1823 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_IS\_CONVERSION\_ONGOING\_INJECTED         ADC\_IS\_CONVERSION\_ONGOING\_INJECTED}}
\DoxyCodeLine{1824 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_IS\_CONVERSION\_ONGOING                  ADC\_IS\_CONVERSION\_ONGOING}}
\DoxyCodeLine{1825 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_CLEAR\_ERRORCODE                        ADC\_CLEAR\_ERRORCODE}}
\DoxyCodeLine{1826 }
\DoxyCodeLine{1827 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_GET\_RESOLUTION                         ADC\_GET\_RESOLUTION}}
\DoxyCodeLine{1828 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_JSQR\_RK                                ADC\_JSQR\_RK}}
\DoxyCodeLine{1829 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_CFGR\_AWD1CH                            ADC\_CFGR\_AWD1CH\_SHIFT}}
\DoxyCodeLine{1830 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_CFGR\_AWD23CR                           ADC\_CFGR\_AWD23CR}}
\DoxyCodeLine{1831 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_CFGR\_INJECT\_AUTO\_CONVERSION            ADC\_CFGR\_INJECT\_AUTO\_CONVERSION}}
\DoxyCodeLine{1832 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_CFGR\_INJECT\_CONTEXT\_QUEUE              ADC\_CFGR\_INJECT\_CONTEXT\_QUEUE}}
\DoxyCodeLine{1833 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_CFGR\_INJECT\_DISCCONTINUOUS             ADC\_CFGR\_INJECT\_DISCCONTINUOUS}}
\DoxyCodeLine{1834 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_CFGR\_REG\_DISCCONTINUOUS                ADC\_CFGR\_REG\_DISCCONTINUOUS}}
\DoxyCodeLine{1835 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_CFGR\_DISCONTINUOUS\_NUM                 ADC\_CFGR\_DISCONTINUOUS\_NUM}}
\DoxyCodeLine{1836 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_CFGR\_AUTOWAIT                          ADC\_CFGR\_AUTOWAIT}}
\DoxyCodeLine{1837 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_CFGR\_CONTINUOUS                        ADC\_CFGR\_CONTINUOUS}}
\DoxyCodeLine{1838 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_CFGR\_OVERRUN                           ADC\_CFGR\_OVERRUN}}
\DoxyCodeLine{1839 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_CFGR\_DMACONTREQ                        ADC\_CFGR\_DMACONTREQ}}
\DoxyCodeLine{1840 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_CFGR\_EXTSEL                            ADC\_CFGR\_EXTSEL\_SET}}
\DoxyCodeLine{1841 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_JSQR\_JEXTSEL                           ADC\_JSQR\_JEXTSEL\_SET}}
\DoxyCodeLine{1842 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_OFR\_CHANNEL                            ADC\_OFR\_CHANNEL}}
\DoxyCodeLine{1843 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_DIFSEL\_CHANNEL                         ADC\_DIFSEL\_CHANNEL}}
\DoxyCodeLine{1844 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_CALFACT\_DIFF\_SET                       ADC\_CALFACT\_DIFF\_SET}}
\DoxyCodeLine{1845 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_CALFACT\_DIFF\_GET                       ADC\_CALFACT\_DIFF\_GET}}
\DoxyCodeLine{1846 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_TRX\_HIGHTHRESHOLD                      ADC\_TRX\_HIGHTHRESHOLD}}
\DoxyCodeLine{1847 }
\DoxyCodeLine{1848 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_OFFSET\_SHIFT\_RESOLUTION                ADC\_OFFSET\_SHIFT\_RESOLUTION}}
\DoxyCodeLine{1849 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_AWD1THRESHOLD\_SHIFT\_RESOLUTION         ADC\_AWD1THRESHOLD\_SHIFT\_RESOLUTION}}
\DoxyCodeLine{1850 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_AWD23THRESHOLD\_SHIFT\_RESOLUTION        ADC\_AWD23THRESHOLD\_SHIFT\_RESOLUTION}}
\DoxyCodeLine{1851 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_COMMON\_REGISTER                        ADC\_COMMON\_REGISTER}}
\DoxyCodeLine{1852 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_COMMON\_CCR\_MULTI                       ADC\_COMMON\_CCR\_MULTI}}
\DoxyCodeLine{1853 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_MULTIMODE\_IS\_ENABLED                   ADC\_MULTIMODE\_IS\_ENABLE}}
\DoxyCodeLine{1854 \textcolor{preprocessor}{\#define \_\_ADC\_MULTIMODE\_IS\_ENABLED                       ADC\_MULTIMODE\_IS\_ENABLE}}
\DoxyCodeLine{1855 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_NONMULTIMODE\_OR\_MULTIMODEMASTER        ADC\_NONMULTIMODE\_OR\_MULTIMODEMASTER}}
\DoxyCodeLine{1856 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_COMMON\_ADC\_OTHER                       ADC\_COMMON\_ADC\_OTHER}}
\DoxyCodeLine{1857 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_MULTI\_SLAVE                            ADC\_MULTI\_SLAVE}}
\DoxyCodeLine{1858 }
\DoxyCodeLine{1859 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_SQR1\_L                                 ADC\_SQR1\_L\_SHIFT}}
\DoxyCodeLine{1860 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_JSQR\_JL                                ADC\_JSQR\_JL\_SHIFT}}
\DoxyCodeLine{1861 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_JSQR\_RK\_JL                             ADC\_JSQR\_RK\_JL}}
\DoxyCodeLine{1862 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_CR1\_DISCONTINUOUS\_NUM                  ADC\_CR1\_DISCONTINUOUS\_NUM}}
\DoxyCodeLine{1863 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_CR1\_SCAN                               ADC\_CR1\_SCAN\_SET}}
\DoxyCodeLine{1864 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_CONVCYCLES\_MAX\_RANGE                   ADC\_CONVCYCLES\_MAX\_RANGE}}
\DoxyCodeLine{1865 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_CLOCK\_PRESCALER\_RANGE                  ADC\_CLOCK\_PRESCALER\_RANGE}}
\DoxyCodeLine{1866 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_GET\_CLOCK\_PRESCALER                    ADC\_GET\_CLOCK\_PRESCALER}}
\DoxyCodeLine{1867 }
\DoxyCodeLine{1868 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_SQR1                                   ADC\_SQR1}}
\DoxyCodeLine{1869 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_SMPR1                                  ADC\_SMPR1}}
\DoxyCodeLine{1870 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_SMPR2                                  ADC\_SMPR2}}
\DoxyCodeLine{1871 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_SQR3\_RK                                ADC\_SQR3\_RK}}
\DoxyCodeLine{1872 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_SQR2\_RK                                ADC\_SQR2\_RK}}
\DoxyCodeLine{1873 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_SQR1\_RK                                ADC\_SQR1\_RK}}
\DoxyCodeLine{1874 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_CR2\_CONTINUOUS                         ADC\_CR2\_CONTINUOUS}}
\DoxyCodeLine{1875 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_CR1\_DISCONTINUOUS                      ADC\_CR1\_DISCONTINUOUS}}
\DoxyCodeLine{1876 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_CR1\_SCANCONV                           ADC\_CR1\_SCANCONV}}
\DoxyCodeLine{1877 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_CR2\_EOCSelection                       ADC\_CR2\_EOCSelection}}
\DoxyCodeLine{1878 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_CR2\_DMAContReq                         ADC\_CR2\_DMAContReq}}
\DoxyCodeLine{1879 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_JSQR                                   ADC\_JSQR}}
\DoxyCodeLine{1880 }
\DoxyCodeLine{1881 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_CHSELR\_CHANNEL                         ADC\_CHSELR\_CHANNEL}}
\DoxyCodeLine{1882 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_CFGR1\_REG\_DISCCONTINUOUS               ADC\_CFGR1\_REG\_DISCCONTINUOUS}}
\DoxyCodeLine{1883 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_CFGR1\_AUTOOFF                          ADC\_CFGR1\_AUTOOFF}}
\DoxyCodeLine{1884 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_CFGR1\_AUTOWAIT                         ADC\_CFGR1\_AUTOWAIT}}
\DoxyCodeLine{1885 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_CFGR1\_CONTINUOUS                       ADC\_CFGR1\_CONTINUOUS}}
\DoxyCodeLine{1886 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_CFGR1\_OVERRUN                          ADC\_CFGR1\_OVERRUN}}
\DoxyCodeLine{1887 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_CFGR1\_SCANDIR                          ADC\_CFGR1\_SCANDIR}}
\DoxyCodeLine{1888 \textcolor{preprocessor}{\#define \_\_HAL\_ADC\_CFGR1\_DMACONTREQ                       ADC\_CFGR1\_DMACONTREQ}}
\DoxyCodeLine{1889 }
\DoxyCodeLine{1897 \textcolor{preprocessor}{\#define \_\_HAL\_DHR12R1\_ALIGNEMENT                        DAC\_DHR12R1\_ALIGNMENT}}
\DoxyCodeLine{1898 \textcolor{preprocessor}{\#define \_\_HAL\_DHR12R2\_ALIGNEMENT                        DAC\_DHR12R2\_ALIGNMENT}}
\DoxyCodeLine{1899 \textcolor{preprocessor}{\#define \_\_HAL\_DHR12RD\_ALIGNEMENT                        DAC\_DHR12RD\_ALIGNMENT}}
\DoxyCodeLine{1900 \textcolor{preprocessor}{\#define IS\_DAC\_GENERATE\_WAVE                            IS\_DAC\_WAVE}}
\DoxyCodeLine{1901 }
\DoxyCodeLine{1909 \textcolor{preprocessor}{\#define \_\_HAL\_FREEZE\_TIM1\_DBGMCU \_\_HAL\_DBGMCU\_FREEZE\_TIM1}}
\DoxyCodeLine{1910 \textcolor{preprocessor}{\#define \_\_HAL\_UNFREEZE\_TIM1\_DBGMCU \_\_HAL\_DBGMCU\_UNFREEZE\_TIM1}}
\DoxyCodeLine{1911 \textcolor{preprocessor}{\#define \_\_HAL\_FREEZE\_TIM2\_DBGMCU \_\_HAL\_DBGMCU\_FREEZE\_TIM2}}
\DoxyCodeLine{1912 \textcolor{preprocessor}{\#define \_\_HAL\_UNFREEZE\_TIM2\_DBGMCU \_\_HAL\_DBGMCU\_UNFREEZE\_TIM2}}
\DoxyCodeLine{1913 \textcolor{preprocessor}{\#define \_\_HAL\_FREEZE\_TIM3\_DBGMCU \_\_HAL\_DBGMCU\_FREEZE\_TIM3}}
\DoxyCodeLine{1914 \textcolor{preprocessor}{\#define \_\_HAL\_UNFREEZE\_TIM3\_DBGMCU \_\_HAL\_DBGMCU\_UNFREEZE\_TIM3}}
\DoxyCodeLine{1915 \textcolor{preprocessor}{\#define \_\_HAL\_FREEZE\_TIM4\_DBGMCU \_\_HAL\_DBGMCU\_FREEZE\_TIM4}}
\DoxyCodeLine{1916 \textcolor{preprocessor}{\#define \_\_HAL\_UNFREEZE\_TIM4\_DBGMCU \_\_HAL\_DBGMCU\_UNFREEZE\_TIM4}}
\DoxyCodeLine{1917 \textcolor{preprocessor}{\#define \_\_HAL\_FREEZE\_TIM5\_DBGMCU \_\_HAL\_DBGMCU\_FREEZE\_TIM5}}
\DoxyCodeLine{1918 \textcolor{preprocessor}{\#define \_\_HAL\_UNFREEZE\_TIM5\_DBGMCU \_\_HAL\_DBGMCU\_UNFREEZE\_TIM5}}
\DoxyCodeLine{1919 \textcolor{preprocessor}{\#define \_\_HAL\_FREEZE\_TIM6\_DBGMCU \_\_HAL\_DBGMCU\_FREEZE\_TIM6}}
\DoxyCodeLine{1920 \textcolor{preprocessor}{\#define \_\_HAL\_UNFREEZE\_TIM6\_DBGMCU \_\_HAL\_DBGMCU\_UNFREEZE\_TIM6}}
\DoxyCodeLine{1921 \textcolor{preprocessor}{\#define \_\_HAL\_FREEZE\_TIM7\_DBGMCU \_\_HAL\_DBGMCU\_FREEZE\_TIM7}}
\DoxyCodeLine{1922 \textcolor{preprocessor}{\#define \_\_HAL\_UNFREEZE\_TIM7\_DBGMCU \_\_HAL\_DBGMCU\_UNFREEZE\_TIM7}}
\DoxyCodeLine{1923 \textcolor{preprocessor}{\#define \_\_HAL\_FREEZE\_TIM8\_DBGMCU \_\_HAL\_DBGMCU\_FREEZE\_TIM8}}
\DoxyCodeLine{1924 \textcolor{preprocessor}{\#define \_\_HAL\_UNFREEZE\_TIM8\_DBGMCU \_\_HAL\_DBGMCU\_UNFREEZE\_TIM8}}
\DoxyCodeLine{1925 }
\DoxyCodeLine{1926 \textcolor{preprocessor}{\#define \_\_HAL\_FREEZE\_TIM9\_DBGMCU \_\_HAL\_DBGMCU\_FREEZE\_TIM9}}
\DoxyCodeLine{1927 \textcolor{preprocessor}{\#define \_\_HAL\_UNFREEZE\_TIM9\_DBGMCU \_\_HAL\_DBGMCU\_UNFREEZE\_TIM9}}
\DoxyCodeLine{1928 \textcolor{preprocessor}{\#define \_\_HAL\_FREEZE\_TIM10\_DBGMCU \_\_HAL\_DBGMCU\_FREEZE\_TIM10}}
\DoxyCodeLine{1929 \textcolor{preprocessor}{\#define \_\_HAL\_UNFREEZE\_TIM10\_DBGMCU \_\_HAL\_DBGMCU\_UNFREEZE\_TIM10}}
\DoxyCodeLine{1930 \textcolor{preprocessor}{\#define \_\_HAL\_FREEZE\_TIM11\_DBGMCU \_\_HAL\_DBGMCU\_FREEZE\_TIM11}}
\DoxyCodeLine{1931 \textcolor{preprocessor}{\#define \_\_HAL\_UNFREEZE\_TIM11\_DBGMCU \_\_HAL\_DBGMCU\_UNFREEZE\_TIM11}}
\DoxyCodeLine{1932 \textcolor{preprocessor}{\#define \_\_HAL\_FREEZE\_TIM12\_DBGMCU \_\_HAL\_DBGMCU\_FREEZE\_TIM12}}
\DoxyCodeLine{1933 \textcolor{preprocessor}{\#define \_\_HAL\_UNFREEZE\_TIM12\_DBGMCU \_\_HAL\_DBGMCU\_UNFREEZE\_TIM12}}
\DoxyCodeLine{1934 \textcolor{preprocessor}{\#define \_\_HAL\_FREEZE\_TIM13\_DBGMCU \_\_HAL\_DBGMCU\_FREEZE\_TIM13}}
\DoxyCodeLine{1935 \textcolor{preprocessor}{\#define \_\_HAL\_UNFREEZE\_TIM13\_DBGMCU \_\_HAL\_DBGMCU\_UNFREEZE\_TIM13}}
\DoxyCodeLine{1936 \textcolor{preprocessor}{\#define \_\_HAL\_FREEZE\_TIM14\_DBGMCU \_\_HAL\_DBGMCU\_FREEZE\_TIM14}}
\DoxyCodeLine{1937 \textcolor{preprocessor}{\#define \_\_HAL\_UNFREEZE\_TIM14\_DBGMCU \_\_HAL\_DBGMCU\_UNFREEZE\_TIM14}}
\DoxyCodeLine{1938 \textcolor{preprocessor}{\#define \_\_HAL\_FREEZE\_CAN2\_DBGMCU \_\_HAL\_DBGMCU\_FREEZE\_CAN2}}
\DoxyCodeLine{1939 \textcolor{preprocessor}{\#define \_\_HAL\_UNFREEZE\_CAN2\_DBGMCU \_\_HAL\_DBGMCU\_UNFREEZE\_CAN2}}
\DoxyCodeLine{1940 }
\DoxyCodeLine{1941 }
\DoxyCodeLine{1942 \textcolor{preprocessor}{\#define \_\_HAL\_FREEZE\_TIM15\_DBGMCU \_\_HAL\_DBGMCU\_FREEZE\_TIM15}}
\DoxyCodeLine{1943 \textcolor{preprocessor}{\#define \_\_HAL\_UNFREEZE\_TIM15\_DBGMCU \_\_HAL\_DBGMCU\_UNFREEZE\_TIM15}}
\DoxyCodeLine{1944 \textcolor{preprocessor}{\#define \_\_HAL\_FREEZE\_TIM16\_DBGMCU \_\_HAL\_DBGMCU\_FREEZE\_TIM16}}
\DoxyCodeLine{1945 \textcolor{preprocessor}{\#define \_\_HAL\_UNFREEZE\_TIM16\_DBGMCU \_\_HAL\_DBGMCU\_UNFREEZE\_TIM16}}
\DoxyCodeLine{1946 \textcolor{preprocessor}{\#define \_\_HAL\_FREEZE\_TIM17\_DBGMCU \_\_HAL\_DBGMCU\_FREEZE\_TIM17}}
\DoxyCodeLine{1947 \textcolor{preprocessor}{\#define \_\_HAL\_UNFREEZE\_TIM17\_DBGMCU \_\_HAL\_DBGMCU\_UNFREEZE\_TIM17}}
\DoxyCodeLine{1948 \textcolor{preprocessor}{\#define \_\_HAL\_FREEZE\_RTC\_DBGMCU \_\_HAL\_DBGMCU\_FREEZE\_RTC}}
\DoxyCodeLine{1949 \textcolor{preprocessor}{\#define \_\_HAL\_UNFREEZE\_RTC\_DBGMCU \_\_HAL\_DBGMCU\_UNFREEZE\_RTC}}
\DoxyCodeLine{1950 \textcolor{preprocessor}{\#if defined(STM32H7)}}
\DoxyCodeLine{1951 \textcolor{preprocessor}{\#define \_\_HAL\_FREEZE\_WWDG\_DBGMCU \_\_HAL\_DBGMCU\_FREEZE\_WWDG1}}
\DoxyCodeLine{1952 \textcolor{preprocessor}{\#define \_\_HAL\_UNFREEZE\_WWDG\_DBGMCU \_\_HAL\_DBGMCU\_UnFreeze\_WWDG1}}
\DoxyCodeLine{1953 \textcolor{preprocessor}{\#define \_\_HAL\_FREEZE\_IWDG\_DBGMCU \_\_HAL\_DBGMCU\_FREEZE\_IWDG1}}
\DoxyCodeLine{1954 \textcolor{preprocessor}{\#define \_\_HAL\_UNFREEZE\_IWDG\_DBGMCU \_\_HAL\_DBGMCU\_UnFreeze\_IWDG1}}
\DoxyCodeLine{1955 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1956 \textcolor{preprocessor}{\#define \_\_HAL\_FREEZE\_WWDG\_DBGMCU \_\_HAL\_DBGMCU\_FREEZE\_WWDG}}
\DoxyCodeLine{1957 \textcolor{preprocessor}{\#define \_\_HAL\_UNFREEZE\_WWDG\_DBGMCU \_\_HAL\_DBGMCU\_UNFREEZE\_WWDG}}
\DoxyCodeLine{1958 \textcolor{preprocessor}{\#define \_\_HAL\_FREEZE\_IWDG\_DBGMCU \_\_HAL\_DBGMCU\_FREEZE\_IWDG}}
\DoxyCodeLine{1959 \textcolor{preprocessor}{\#define \_\_HAL\_UNFREEZE\_IWDG\_DBGMCU \_\_HAL\_DBGMCU\_UNFREEZE\_IWDG}}
\DoxyCodeLine{1960 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32H7 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1961 \textcolor{preprocessor}{\#define \_\_HAL\_FREEZE\_I2C1\_TIMEOUT\_DBGMCU \_\_HAL\_DBGMCU\_FREEZE\_I2C1\_TIMEOUT}}
\DoxyCodeLine{1962 \textcolor{preprocessor}{\#define \_\_HAL\_UNFREEZE\_I2C1\_TIMEOUT\_DBGMCU \_\_HAL\_DBGMCU\_UNFREEZE\_I2C1\_TIMEOUT}}
\DoxyCodeLine{1963 \textcolor{preprocessor}{\#define \_\_HAL\_FREEZE\_I2C2\_TIMEOUT\_DBGMCU \_\_HAL\_DBGMCU\_FREEZE\_I2C2\_TIMEOUT}}
\DoxyCodeLine{1964 \textcolor{preprocessor}{\#define \_\_HAL\_UNFREEZE\_I2C2\_TIMEOUT\_DBGMCU \_\_HAL\_DBGMCU\_UNFREEZE\_I2C2\_TIMEOUT}}
\DoxyCodeLine{1965 \textcolor{preprocessor}{\#define \_\_HAL\_FREEZE\_I2C3\_TIMEOUT\_DBGMCU \_\_HAL\_DBGMCU\_FREEZE\_I2C3\_TIMEOUT}}
\DoxyCodeLine{1966 \textcolor{preprocessor}{\#define \_\_HAL\_UNFREEZE\_I2C3\_TIMEOUT\_DBGMCU \_\_HAL\_DBGMCU\_UNFREEZE\_I2C3\_TIMEOUT}}
\DoxyCodeLine{1967 \textcolor{preprocessor}{\#define \_\_HAL\_FREEZE\_CAN1\_DBGMCU \_\_HAL\_DBGMCU\_FREEZE\_CAN1}}
\DoxyCodeLine{1968 \textcolor{preprocessor}{\#define \_\_HAL\_UNFREEZE\_CAN1\_DBGMCU \_\_HAL\_DBGMCU\_UNFREEZE\_CAN1}}
\DoxyCodeLine{1969 \textcolor{preprocessor}{\#define \_\_HAL\_FREEZE\_LPTIM1\_DBGMCU \_\_HAL\_DBGMCU\_FREEZE\_LPTIM1}}
\DoxyCodeLine{1970 \textcolor{preprocessor}{\#define \_\_HAL\_UNFREEZE\_LPTIM1\_DBGMCU \_\_HAL\_DBGMCU\_UNFREEZE\_LPTIM1}}
\DoxyCodeLine{1971 \textcolor{preprocessor}{\#define \_\_HAL\_FREEZE\_LPTIM2\_DBGMCU \_\_HAL\_DBGMCU\_FREEZE\_LPTIM2}}
\DoxyCodeLine{1972 \textcolor{preprocessor}{\#define \_\_HAL\_UNFREEZE\_LPTIM2\_DBGMCU \_\_HAL\_DBGMCU\_UNFREEZE\_LPTIM2}}
\DoxyCodeLine{1973 }
\DoxyCodeLine{1981 \textcolor{preprocessor}{\#if defined(STM32F3)}}
\DoxyCodeLine{1982 \textcolor{preprocessor}{\#define COMP\_START                                       \_\_HAL\_COMP\_ENABLE}}
\DoxyCodeLine{1983 \textcolor{preprocessor}{\#define COMP\_STOP                                        \_\_HAL\_COMP\_DISABLE}}
\DoxyCodeLine{1984 \textcolor{preprocessor}{\#define COMP\_LOCK                                        \_\_HAL\_COMP\_LOCK}}
\DoxyCodeLine{1985 }
\DoxyCodeLine{1986 \textcolor{preprocessor}{\#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx) || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)}}
\DoxyCodeLine{1987 \textcolor{preprocessor}{\#define \_\_HAL\_COMP\_EXTI\_RISING\_IT\_ENABLE(\_\_EXTILINE\_\_)   (((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP2) ? \_\_HAL\_COMP\_COMP2\_EXTI\_ENABLE\_RISING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{1988 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP4) ? \_\_HAL\_COMP\_COMP4\_EXTI\_ENABLE\_RISING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{1989 \textcolor{preprocessor}{                                                          \_\_HAL\_COMP\_COMP6\_EXTI\_ENABLE\_RISING\_EDGE())}}
\DoxyCodeLine{1990 \textcolor{preprocessor}{\#define \_\_HAL\_COMP\_EXTI\_RISING\_IT\_DISABLE(\_\_EXTILINE\_\_)  (((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP2) ? \_\_HAL\_COMP\_COMP2\_EXTI\_DISABLE\_RISING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{1991 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP4) ? \_\_HAL\_COMP\_COMP4\_EXTI\_DISABLE\_RISING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{1992 \textcolor{preprocessor}{                                                          \_\_HAL\_COMP\_COMP6\_EXTI\_DISABLE\_RISING\_EDGE())}}
\DoxyCodeLine{1993 \textcolor{preprocessor}{\#define \_\_HAL\_COMP\_EXTI\_FALLING\_IT\_ENABLE(\_\_EXTILINE\_\_)  (((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP2) ? \_\_HAL\_COMP\_COMP2\_EXTI\_ENABLE\_FALLING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{1994 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP4) ? \_\_HAL\_COMP\_COMP4\_EXTI\_ENABLE\_FALLING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{1995 \textcolor{preprocessor}{                                                          \_\_HAL\_COMP\_COMP6\_EXTI\_ENABLE\_FALLING\_EDGE())}}
\DoxyCodeLine{1996 \textcolor{preprocessor}{\#define \_\_HAL\_COMP\_EXTI\_FALLING\_IT\_DISABLE(\_\_EXTILINE\_\_) (((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP2) ? \_\_HAL\_COMP\_COMP2\_EXTI\_DISABLE\_FALLING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{1997 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP4) ? \_\_HAL\_COMP\_COMP4\_EXTI\_DISABLE\_FALLING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{1998 \textcolor{preprocessor}{                                                          \_\_HAL\_COMP\_COMP6\_EXTI\_DISABLE\_FALLING\_EDGE())}}
\DoxyCodeLine{1999 \textcolor{preprocessor}{\#define \_\_HAL\_COMP\_EXTI\_ENABLE\_IT(\_\_EXTILINE\_\_)          (((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP2) ? \_\_HAL\_COMP\_COMP2\_EXTI\_ENABLE\_IT() : \(\backslash\)}}
\DoxyCodeLine{2000 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP4) ? \_\_HAL\_COMP\_COMP4\_EXTI\_ENABLE\_IT() : \(\backslash\)}}
\DoxyCodeLine{2001 \textcolor{preprocessor}{                                                          \_\_HAL\_COMP\_COMP6\_EXTI\_ENABLE\_IT())}}
\DoxyCodeLine{2002 \textcolor{preprocessor}{\#define \_\_HAL\_COMP\_EXTI\_DISABLE\_IT(\_\_EXTILINE\_\_)         (((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP2) ? \_\_HAL\_COMP\_COMP2\_EXTI\_DISABLE\_IT() : \(\backslash\)}}
\DoxyCodeLine{2003 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP4) ? \_\_HAL\_COMP\_COMP4\_EXTI\_DISABLE\_IT() : \(\backslash\)}}
\DoxyCodeLine{2004 \textcolor{preprocessor}{                                                          \_\_HAL\_COMP\_COMP6\_EXTI\_DISABLE\_IT())}}
\DoxyCodeLine{2005 \textcolor{preprocessor}{\#define \_\_HAL\_COMP\_EXTI\_GET\_FLAG(\_\_FLAG\_\_)               (((\_\_FLAG\_\_)  == COMP\_EXTI\_LINE\_COMP2) ? \_\_HAL\_COMP\_COMP2\_EXTI\_GET\_FLAG() : \(\backslash\)}}
\DoxyCodeLine{2006 \textcolor{preprocessor}{                                                          ((\_\_FLAG\_\_)  == COMP\_EXTI\_LINE\_COMP4) ? \_\_HAL\_COMP\_COMP4\_EXTI\_GET\_FLAG() : \(\backslash\)}}
\DoxyCodeLine{2007 \textcolor{preprocessor}{                                                          \_\_HAL\_COMP\_COMP6\_EXTI\_GET\_FLAG())}}
\DoxyCodeLine{2008 \textcolor{preprocessor}{\#define \_\_HAL\_COMP\_EXTI\_CLEAR\_FLAG(\_\_FLAG\_\_)             (((\_\_FLAG\_\_)  == COMP\_EXTI\_LINE\_COMP2) ? \_\_HAL\_COMP\_COMP2\_EXTI\_CLEAR\_FLAG() : \(\backslash\)}}
\DoxyCodeLine{2009 \textcolor{preprocessor}{                                                          ((\_\_FLAG\_\_)  == COMP\_EXTI\_LINE\_COMP4) ? \_\_HAL\_COMP\_COMP4\_EXTI\_CLEAR\_FLAG() : \(\backslash\)}}
\DoxyCodeLine{2010 \textcolor{preprocessor}{                                                          \_\_HAL\_COMP\_COMP6\_EXTI\_CLEAR\_FLAG())}}
\DoxyCodeLine{2011 \textcolor{preprocessor}{\# endif}}
\DoxyCodeLine{2012 \textcolor{preprocessor}{\# if defined(STM32F302xE) || defined(STM32F302xC)}}
\DoxyCodeLine{2013 \textcolor{preprocessor}{\#define \_\_HAL\_COMP\_EXTI\_RISING\_IT\_ENABLE(\_\_EXTILINE\_\_)   (((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP1) ? \_\_HAL\_COMP\_COMP1\_EXTI\_ENABLE\_RISING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{2014 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP2) ? \_\_HAL\_COMP\_COMP2\_EXTI\_ENABLE\_RISING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{2015 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP4) ? \_\_HAL\_COMP\_COMP4\_EXTI\_ENABLE\_RISING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{2016 \textcolor{preprocessor}{                                                          \_\_HAL\_COMP\_COMP6\_EXTI\_ENABLE\_RISING\_EDGE())}}
\DoxyCodeLine{2017 \textcolor{preprocessor}{\#define \_\_HAL\_COMP\_EXTI\_RISING\_IT\_DISABLE(\_\_EXTILINE\_\_)  (((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP1) ? \_\_HAL\_COMP\_COMP1\_EXTI\_DISABLE\_RISING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{2018 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP2) ? \_\_HAL\_COMP\_COMP2\_EXTI\_DISABLE\_RISING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{2019 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP4) ? \_\_HAL\_COMP\_COMP4\_EXTI\_DISABLE\_RISING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{2020 \textcolor{preprocessor}{                                                          \_\_HAL\_COMP\_COMP6\_EXTI\_DISABLE\_RISING\_EDGE())}}
\DoxyCodeLine{2021 \textcolor{preprocessor}{\#define \_\_HAL\_COMP\_EXTI\_FALLING\_IT\_ENABLE(\_\_EXTILINE\_\_)  (((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP1) ? \_\_HAL\_COMP\_COMP1\_EXTI\_ENABLE\_FALLING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{2022 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP2) ? \_\_HAL\_COMP\_COMP2\_EXTI\_ENABLE\_FALLING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{2023 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP4) ? \_\_HAL\_COMP\_COMP4\_EXTI\_ENABLE\_FALLING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{2024 \textcolor{preprocessor}{                                                          \_\_HAL\_COMP\_COMP6\_EXTI\_ENABLE\_FALLING\_EDGE())}}
\DoxyCodeLine{2025 \textcolor{preprocessor}{\#define \_\_HAL\_COMP\_EXTI\_FALLING\_IT\_DISABLE(\_\_EXTILINE\_\_) (((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP1) ? \_\_HAL\_COMP\_COMP1\_EXTI\_DISABLE\_FALLING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{2026 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP2) ? \_\_HAL\_COMP\_COMP2\_EXTI\_DISABLE\_FALLING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{2027 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP4) ? \_\_HAL\_COMP\_COMP4\_EXTI\_DISABLE\_FALLING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{2028 \textcolor{preprocessor}{                                                          \_\_HAL\_COMP\_COMP6\_EXTI\_DISABLE\_FALLING\_EDGE())}}
\DoxyCodeLine{2029 \textcolor{preprocessor}{\#define \_\_HAL\_COMP\_EXTI\_ENABLE\_IT(\_\_EXTILINE\_\_)          (((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP1) ? \_\_HAL\_COMP\_COMP1\_EXTI\_ENABLE\_IT() : \(\backslash\)}}
\DoxyCodeLine{2030 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP2) ? \_\_HAL\_COMP\_COMP2\_EXTI\_ENABLE\_IT() : \(\backslash\)}}
\DoxyCodeLine{2031 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP4) ? \_\_HAL\_COMP\_COMP4\_EXTI\_ENABLE\_IT() : \(\backslash\)}}
\DoxyCodeLine{2032 \textcolor{preprocessor}{                                                          \_\_HAL\_COMP\_COMP6\_EXTI\_ENABLE\_IT())}}
\DoxyCodeLine{2033 \textcolor{preprocessor}{\#define \_\_HAL\_COMP\_EXTI\_DISABLE\_IT(\_\_EXTILINE\_\_)         (((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP1) ? \_\_HAL\_COMP\_COMP1\_EXTI\_DISABLE\_IT() : \(\backslash\)}}
\DoxyCodeLine{2034 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP2) ? \_\_HAL\_COMP\_COMP2\_EXTI\_DISABLE\_IT() : \(\backslash\)}}
\DoxyCodeLine{2035 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP4) ? \_\_HAL\_COMP\_COMP4\_EXTI\_DISABLE\_IT() : \(\backslash\)}}
\DoxyCodeLine{2036 \textcolor{preprocessor}{                                                          \_\_HAL\_COMP\_COMP6\_EXTI\_DISABLE\_IT())}}
\DoxyCodeLine{2037 \textcolor{preprocessor}{\#define \_\_HAL\_COMP\_EXTI\_GET\_FLAG(\_\_FLAG\_\_)               (((\_\_FLAG\_\_)  == COMP\_EXTI\_LINE\_COMP1) ? \_\_HAL\_COMP\_COMP1\_EXTI\_GET\_FLAG() : \(\backslash\)}}
\DoxyCodeLine{2038 \textcolor{preprocessor}{                                                          ((\_\_FLAG\_\_)  == COMP\_EXTI\_LINE\_COMP2) ? \_\_HAL\_COMP\_COMP2\_EXTI\_GET\_FLAG() : \(\backslash\)}}
\DoxyCodeLine{2039 \textcolor{preprocessor}{                                                          ((\_\_FLAG\_\_)  == COMP\_EXTI\_LINE\_COMP4) ? \_\_HAL\_COMP\_COMP4\_EXTI\_GET\_FLAG() : \(\backslash\)}}
\DoxyCodeLine{2040 \textcolor{preprocessor}{                                                          \_\_HAL\_COMP\_COMP6\_EXTI\_GET\_FLAG())}}
\DoxyCodeLine{2041 \textcolor{preprocessor}{\#define \_\_HAL\_COMP\_EXTI\_CLEAR\_FLAG(\_\_FLAG\_\_)             (((\_\_FLAG\_\_)  == COMP\_EXTI\_LINE\_COMP1) ? \_\_HAL\_COMP\_COMP1\_EXTI\_CLEAR\_FLAG() : \(\backslash\)}}
\DoxyCodeLine{2042 \textcolor{preprocessor}{                                                          ((\_\_FLAG\_\_)  == COMP\_EXTI\_LINE\_COMP2) ? \_\_HAL\_COMP\_COMP2\_EXTI\_CLEAR\_FLAG() : \(\backslash\)}}
\DoxyCodeLine{2043 \textcolor{preprocessor}{                                                          ((\_\_FLAG\_\_)  == COMP\_EXTI\_LINE\_COMP4) ? \_\_HAL\_COMP\_COMP4\_EXTI\_CLEAR\_FLAG() : \(\backslash\)}}
\DoxyCodeLine{2044 \textcolor{preprocessor}{                                                          \_\_HAL\_COMP\_COMP6\_EXTI\_CLEAR\_FLAG())}}
\DoxyCodeLine{2045 \textcolor{preprocessor}{\# endif}}
\DoxyCodeLine{2046 \textcolor{preprocessor}{\# if defined(STM32F303xE) || defined(STM32F398xx) || defined(STM32F303xC) || defined(STM32F358xx)}}
\DoxyCodeLine{2047 \textcolor{preprocessor}{\#define \_\_HAL\_COMP\_EXTI\_RISING\_IT\_ENABLE(\_\_EXTILINE\_\_)   (((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP1) ? \_\_HAL\_COMP\_COMP1\_EXTI\_ENABLE\_RISING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{2048 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP2) ? \_\_HAL\_COMP\_COMP2\_EXTI\_ENABLE\_RISING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{2049 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP3) ? \_\_HAL\_COMP\_COMP3\_EXTI\_ENABLE\_RISING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{2050 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP4) ? \_\_HAL\_COMP\_COMP4\_EXTI\_ENABLE\_RISING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{2051 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP5) ? \_\_HAL\_COMP\_COMP5\_EXTI\_ENABLE\_RISING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{2052 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP6) ? \_\_HAL\_COMP\_COMP6\_EXTI\_ENABLE\_RISING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{2053 \textcolor{preprocessor}{                                                          \_\_HAL\_COMP\_COMP7\_EXTI\_ENABLE\_RISING\_EDGE())}}
\DoxyCodeLine{2054 \textcolor{preprocessor}{\#define \_\_HAL\_COMP\_EXTI\_RISING\_IT\_DISABLE(\_\_EXTILINE\_\_)  (((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP1) ? \_\_HAL\_COMP\_COMP1\_EXTI\_DISABLE\_RISING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{2055 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP2) ? \_\_HAL\_COMP\_COMP2\_EXTI\_DISABLE\_RISING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{2056 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP3) ? \_\_HAL\_COMP\_COMP3\_EXTI\_DISABLE\_RISING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{2057 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP4) ? \_\_HAL\_COMP\_COMP4\_EXTI\_DISABLE\_RISING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{2058 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP5) ? \_\_HAL\_COMP\_COMP5\_EXTI\_DISABLE\_RISING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{2059 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP6) ? \_\_HAL\_COMP\_COMP6\_EXTI\_DISABLE\_RISING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{2060 \textcolor{preprocessor}{                                                          \_\_HAL\_COMP\_COMP7\_EXTI\_DISABLE\_RISING\_EDGE())}}
\DoxyCodeLine{2061 \textcolor{preprocessor}{\#define \_\_HAL\_COMP\_EXTI\_FALLING\_IT\_ENABLE(\_\_EXTILINE\_\_)  (((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP1) ? \_\_HAL\_COMP\_COMP1\_EXTI\_ENABLE\_FALLING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{2062 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP2) ? \_\_HAL\_COMP\_COMP2\_EXTI\_ENABLE\_FALLING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{2063 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP3) ? \_\_HAL\_COMP\_COMP3\_EXTI\_ENABLE\_FALLING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{2064 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP4) ? \_\_HAL\_COMP\_COMP4\_EXTI\_ENABLE\_FALLING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{2065 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP5) ? \_\_HAL\_COMP\_COMP5\_EXTI\_ENABLE\_FALLING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{2066 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP6) ? \_\_HAL\_COMP\_COMP6\_EXTI\_ENABLE\_FALLING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{2067 \textcolor{preprocessor}{                                                          \_\_HAL\_COMP\_COMP7\_EXTI\_ENABLE\_FALLING\_EDGE())}}
\DoxyCodeLine{2068 \textcolor{preprocessor}{\#define \_\_HAL\_COMP\_EXTI\_FALLING\_IT\_DISABLE(\_\_EXTILINE\_\_) (((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP1) ? \_\_HAL\_COMP\_COMP1\_EXTI\_DISABLE\_FALLING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{2069 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP2) ? \_\_HAL\_COMP\_COMP2\_EXTI\_DISABLE\_FALLING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{2070 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP3) ? \_\_HAL\_COMP\_COMP3\_EXTI\_DISABLE\_FALLING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{2071 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP4) ? \_\_HAL\_COMP\_COMP4\_EXTI\_DISABLE\_FALLING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{2072 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP5) ? \_\_HAL\_COMP\_COMP5\_EXTI\_DISABLE\_FALLING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{2073 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP6) ? \_\_HAL\_COMP\_COMP6\_EXTI\_DISABLE\_FALLING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{2074 \textcolor{preprocessor}{                                                          \_\_HAL\_COMP\_COMP7\_EXTI\_DISABLE\_FALLING\_EDGE())}}
\DoxyCodeLine{2075 \textcolor{preprocessor}{\#define \_\_HAL\_COMP\_EXTI\_ENABLE\_IT(\_\_EXTILINE\_\_)          (((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP1) ? \_\_HAL\_COMP\_COMP1\_EXTI\_ENABLE\_IT() : \(\backslash\)}}
\DoxyCodeLine{2076 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP2) ? \_\_HAL\_COMP\_COMP2\_EXTI\_ENABLE\_IT() : \(\backslash\)}}
\DoxyCodeLine{2077 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP3) ? \_\_HAL\_COMP\_COMP3\_EXTI\_ENABLE\_IT() : \(\backslash\)}}
\DoxyCodeLine{2078 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP4) ? \_\_HAL\_COMP\_COMP4\_EXTI\_ENABLE\_IT() : \(\backslash\)}}
\DoxyCodeLine{2079 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP5) ? \_\_HAL\_COMP\_COMP5\_EXTI\_ENABLE\_IT() : \(\backslash\)}}
\DoxyCodeLine{2080 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP6) ? \_\_HAL\_COMP\_COMP6\_EXTI\_ENABLE\_IT() : \(\backslash\)}}
\DoxyCodeLine{2081 \textcolor{preprocessor}{                                                          \_\_HAL\_COMP\_COMP7\_EXTI\_ENABLE\_IT())}}
\DoxyCodeLine{2082 \textcolor{preprocessor}{\#define \_\_HAL\_COMP\_EXTI\_DISABLE\_IT(\_\_EXTILINE\_\_)         (((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP1) ? \_\_HAL\_COMP\_COMP1\_EXTI\_DISABLE\_IT() : \(\backslash\)}}
\DoxyCodeLine{2083 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP2) ? \_\_HAL\_COMP\_COMP2\_EXTI\_DISABLE\_IT() : \(\backslash\)}}
\DoxyCodeLine{2084 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP3) ? \_\_HAL\_COMP\_COMP3\_EXTI\_DISABLE\_IT() : \(\backslash\)}}
\DoxyCodeLine{2085 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP4) ? \_\_HAL\_COMP\_COMP4\_EXTI\_DISABLE\_IT() : \(\backslash\)}}
\DoxyCodeLine{2086 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP5) ? \_\_HAL\_COMP\_COMP5\_EXTI\_DISABLE\_IT() : \(\backslash\)}}
\DoxyCodeLine{2087 \textcolor{preprocessor}{                                                          ((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP6) ? \_\_HAL\_COMP\_COMP6\_EXTI\_DISABLE\_IT() : \(\backslash\)}}
\DoxyCodeLine{2088 \textcolor{preprocessor}{                                                          \_\_HAL\_COMP\_COMP7\_EXTI\_DISABLE\_IT())}}
\DoxyCodeLine{2089 \textcolor{preprocessor}{\#define \_\_HAL\_COMP\_EXTI\_GET\_FLAG(\_\_FLAG\_\_)               (((\_\_FLAG\_\_)  == COMP\_EXTI\_LINE\_COMP1) ? \_\_HAL\_COMP\_COMP1\_EXTI\_GET\_FLAG() : \(\backslash\)}}
\DoxyCodeLine{2090 \textcolor{preprocessor}{                                                          ((\_\_FLAG\_\_)  == COMP\_EXTI\_LINE\_COMP2) ? \_\_HAL\_COMP\_COMP2\_EXTI\_GET\_FLAG() : \(\backslash\)}}
\DoxyCodeLine{2091 \textcolor{preprocessor}{                                                          ((\_\_FLAG\_\_)  == COMP\_EXTI\_LINE\_COMP3) ? \_\_HAL\_COMP\_COMP3\_EXTI\_GET\_FLAG() : \(\backslash\)}}
\DoxyCodeLine{2092 \textcolor{preprocessor}{                                                          ((\_\_FLAG\_\_)  == COMP\_EXTI\_LINE\_COMP4) ? \_\_HAL\_COMP\_COMP4\_EXTI\_GET\_FLAG() : \(\backslash\)}}
\DoxyCodeLine{2093 \textcolor{preprocessor}{                                                          ((\_\_FLAG\_\_)  == COMP\_EXTI\_LINE\_COMP5) ? \_\_HAL\_COMP\_COMP5\_EXTI\_GET\_FLAG() : \(\backslash\)}}
\DoxyCodeLine{2094 \textcolor{preprocessor}{                                                          ((\_\_FLAG\_\_)  == COMP\_EXTI\_LINE\_COMP6) ? \_\_HAL\_COMP\_COMP6\_EXTI\_GET\_FLAG() : \(\backslash\)}}
\DoxyCodeLine{2095 \textcolor{preprocessor}{                                                          \_\_HAL\_COMP\_COMP7\_EXTI\_GET\_FLAG())}}
\DoxyCodeLine{2096 \textcolor{preprocessor}{\#define \_\_HAL\_COMP\_EXTI\_CLEAR\_FLAG(\_\_FLAG\_\_)             (((\_\_FLAG\_\_)  == COMP\_EXTI\_LINE\_COMP1) ? \_\_HAL\_COMP\_COMP1\_EXTI\_CLEAR\_FLAG() : \(\backslash\)}}
\DoxyCodeLine{2097 \textcolor{preprocessor}{                                                          ((\_\_FLAG\_\_)  == COMP\_EXTI\_LINE\_COMP2) ? \_\_HAL\_COMP\_COMP2\_EXTI\_CLEAR\_FLAG() : \(\backslash\)}}
\DoxyCodeLine{2098 \textcolor{preprocessor}{                                                          ((\_\_FLAG\_\_)  == COMP\_EXTI\_LINE\_COMP3) ? \_\_HAL\_COMP\_COMP3\_EXTI\_CLEAR\_FLAG() : \(\backslash\)}}
\DoxyCodeLine{2099 \textcolor{preprocessor}{                                                          ((\_\_FLAG\_\_)  == COMP\_EXTI\_LINE\_COMP4) ? \_\_HAL\_COMP\_COMP4\_EXTI\_CLEAR\_FLAG() : \(\backslash\)}}
\DoxyCodeLine{2100 \textcolor{preprocessor}{                                                          ((\_\_FLAG\_\_)  == COMP\_EXTI\_LINE\_COMP5) ? \_\_HAL\_COMP\_COMP5\_EXTI\_CLEAR\_FLAG() : \(\backslash\)}}
\DoxyCodeLine{2101 \textcolor{preprocessor}{                                                          ((\_\_FLAG\_\_)  == COMP\_EXTI\_LINE\_COMP6) ? \_\_HAL\_COMP\_COMP6\_EXTI\_CLEAR\_FLAG() : \(\backslash\)}}
\DoxyCodeLine{2102 \textcolor{preprocessor}{                                                          \_\_HAL\_COMP\_COMP7\_EXTI\_CLEAR\_FLAG())}}
\DoxyCodeLine{2103 \textcolor{preprocessor}{\# endif}}
\DoxyCodeLine{2104 \textcolor{preprocessor}{\# if defined(STM32F373xC) ||defined(STM32F378xx)}}
\DoxyCodeLine{2105 \textcolor{preprocessor}{\#define \_\_HAL\_COMP\_EXTI\_RISING\_IT\_ENABLE(\_\_EXTILINE\_\_)   (((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP1) ? \_\_HAL\_COMP\_COMP1\_EXTI\_ENABLE\_RISING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{2106 \textcolor{preprocessor}{                                                          \_\_HAL\_COMP\_COMP2\_EXTI\_ENABLE\_RISING\_EDGE())}}
\DoxyCodeLine{2107 \textcolor{preprocessor}{\#define \_\_HAL\_COMP\_EXTI\_RISING\_IT\_DISABLE(\_\_EXTILINE\_\_)  (((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP1) ? \_\_HAL\_COMP\_COMP1\_EXTI\_DISABLE\_RISING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{2108 \textcolor{preprocessor}{                                                          \_\_HAL\_COMP\_COMP2\_EXTI\_DISABLE\_RISING\_EDGE())}}
\DoxyCodeLine{2109 \textcolor{preprocessor}{\#define \_\_HAL\_COMP\_EXTI\_FALLING\_IT\_ENABLE(\_\_EXTILINE\_\_)  (((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP1) ? \_\_HAL\_COMP\_COMP1\_EXTI\_ENABLE\_FALLING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{2110 \textcolor{preprocessor}{                                                          \_\_HAL\_COMP\_COMP2\_EXTI\_ENABLE\_FALLING\_EDGE())}}
\DoxyCodeLine{2111 \textcolor{preprocessor}{\#define \_\_HAL\_COMP\_EXTI\_FALLING\_IT\_DISABLE(\_\_EXTILINE\_\_) (((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP1) ? \_\_HAL\_COMP\_COMP1\_EXTI\_DISABLE\_FALLING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{2112 \textcolor{preprocessor}{                                                          \_\_HAL\_COMP\_COMP2\_EXTI\_DISABLE\_FALLING\_EDGE())}}
\DoxyCodeLine{2113 \textcolor{preprocessor}{\#define \_\_HAL\_COMP\_EXTI\_ENABLE\_IT(\_\_EXTILINE\_\_)          (((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP1) ? \_\_HAL\_COMP\_COMP1\_EXTI\_ENABLE\_IT() : \(\backslash\)}}
\DoxyCodeLine{2114 \textcolor{preprocessor}{                                                          \_\_HAL\_COMP\_COMP2\_EXTI\_ENABLE\_IT())}}
\DoxyCodeLine{2115 \textcolor{preprocessor}{\#define \_\_HAL\_COMP\_EXTI\_DISABLE\_IT(\_\_EXTILINE\_\_)         (((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP1) ? \_\_HAL\_COMP\_COMP1\_EXTI\_DISABLE\_IT() : \(\backslash\)}}
\DoxyCodeLine{2116 \textcolor{preprocessor}{                                                          \_\_HAL\_COMP\_COMP2\_EXTI\_DISABLE\_IT())}}
\DoxyCodeLine{2117 \textcolor{preprocessor}{\#define \_\_HAL\_COMP\_EXTI\_GET\_FLAG(\_\_FLAG\_\_)               (((\_\_FLAG\_\_)  == COMP\_EXTI\_LINE\_COMP1) ? \_\_HAL\_COMP\_COMP1\_EXTI\_GET\_FLAG() : \(\backslash\)}}
\DoxyCodeLine{2118 \textcolor{preprocessor}{                                                          \_\_HAL\_COMP\_COMP2\_EXTI\_GET\_FLAG())}}
\DoxyCodeLine{2119 \textcolor{preprocessor}{\#define \_\_HAL\_COMP\_EXTI\_CLEAR\_FLAG(\_\_FLAG\_\_)             (((\_\_FLAG\_\_)  == COMP\_EXTI\_LINE\_COMP1) ? \_\_HAL\_COMP\_COMP1\_EXTI\_CLEAR\_FLAG() : \(\backslash\)}}
\DoxyCodeLine{2120 \textcolor{preprocessor}{                                                          \_\_HAL\_COMP\_COMP2\_EXTI\_CLEAR\_FLAG())}}
\DoxyCodeLine{2121 \textcolor{preprocessor}{\# endif}}
\DoxyCodeLine{2122 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2123 \textcolor{preprocessor}{\#define \_\_HAL\_COMP\_EXTI\_RISING\_IT\_ENABLE(\_\_EXTILINE\_\_)   (((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP1) ? \_\_HAL\_COMP\_COMP1\_EXTI\_ENABLE\_RISING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{2124 \textcolor{preprocessor}{                                                          \_\_HAL\_COMP\_COMP2\_EXTI\_ENABLE\_RISING\_EDGE())}}
\DoxyCodeLine{2125 \textcolor{preprocessor}{\#define \_\_HAL\_COMP\_EXTI\_RISING\_IT\_DISABLE(\_\_EXTILINE\_\_)  (((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP1) ? \_\_HAL\_COMP\_COMP1\_EXTI\_DISABLE\_RISING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{2126 \textcolor{preprocessor}{                                                          \_\_HAL\_COMP\_COMP2\_EXTI\_DISABLE\_RISING\_EDGE())}}
\DoxyCodeLine{2127 \textcolor{preprocessor}{\#define \_\_HAL\_COMP\_EXTI\_FALLING\_IT\_ENABLE(\_\_EXTILINE\_\_)  (((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP1) ? \_\_HAL\_COMP\_COMP1\_EXTI\_ENABLE\_FALLING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{2128 \textcolor{preprocessor}{                                                          \_\_HAL\_COMP\_COMP2\_EXTI\_ENABLE\_FALLING\_EDGE())}}
\DoxyCodeLine{2129 \textcolor{preprocessor}{\#define \_\_HAL\_COMP\_EXTI\_FALLING\_IT\_DISABLE(\_\_EXTILINE\_\_) (((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP1) ? \_\_HAL\_COMP\_COMP1\_EXTI\_DISABLE\_FALLING\_EDGE() : \(\backslash\)}}
\DoxyCodeLine{2130 \textcolor{preprocessor}{                                                          \_\_HAL\_COMP\_COMP2\_EXTI\_DISABLE\_FALLING\_EDGE())}}
\DoxyCodeLine{2131 \textcolor{preprocessor}{\#define \_\_HAL\_COMP\_EXTI\_ENABLE\_IT(\_\_EXTILINE\_\_)          (((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP1) ? \_\_HAL\_COMP\_COMP1\_EXTI\_ENABLE\_IT() : \(\backslash\)}}
\DoxyCodeLine{2132 \textcolor{preprocessor}{                                                          \_\_HAL\_COMP\_COMP2\_EXTI\_ENABLE\_IT())}}
\DoxyCodeLine{2133 \textcolor{preprocessor}{\#define \_\_HAL\_COMP\_EXTI\_DISABLE\_IT(\_\_EXTILINE\_\_)         (((\_\_EXTILINE\_\_)  == COMP\_EXTI\_LINE\_COMP1) ? \_\_HAL\_COMP\_COMP1\_EXTI\_DISABLE\_IT() : \(\backslash\)}}
\DoxyCodeLine{2134 \textcolor{preprocessor}{                                                          \_\_HAL\_COMP\_COMP2\_EXTI\_DISABLE\_IT())}}
\DoxyCodeLine{2135 \textcolor{preprocessor}{\#define \_\_HAL\_COMP\_EXTI\_GET\_FLAG(\_\_FLAG\_\_)               (((\_\_FLAG\_\_)  == COMP\_EXTI\_LINE\_COMP1) ? \_\_HAL\_COMP\_COMP1\_EXTI\_GET\_FLAG() : \(\backslash\)}}
\DoxyCodeLine{2136 \textcolor{preprocessor}{                                                          \_\_HAL\_COMP\_COMP2\_EXTI\_GET\_FLAG())}}
\DoxyCodeLine{2137 \textcolor{preprocessor}{\#define \_\_HAL\_COMP\_EXTI\_CLEAR\_FLAG(\_\_FLAG\_\_)             (((\_\_FLAG\_\_)  == COMP\_EXTI\_LINE\_COMP1) ? \_\_HAL\_COMP\_COMP1\_EXTI\_CLEAR\_FLAG() : \(\backslash\)}}
\DoxyCodeLine{2138 \textcolor{preprocessor}{                                                          \_\_HAL\_COMP\_COMP2\_EXTI\_CLEAR\_FLAG())}}
\DoxyCodeLine{2139 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{2140 }
\DoxyCodeLine{2141 \textcolor{preprocessor}{\#define \_\_HAL\_COMP\_GET\_EXTI\_LINE  COMP\_GET\_EXTI\_LINE}}
\DoxyCodeLine{2142 }
\DoxyCodeLine{2143 \textcolor{preprocessor}{\#if defined(STM32L0) || defined(STM32L4)}}
\DoxyCodeLine{2144 \textcolor{comment}{/* Note: On these STM32 families, the only argument of this macro             */}}
\DoxyCodeLine{2145 \textcolor{comment}{/*       is COMP\_FLAG\_LOCK.                                                   */}}
\DoxyCodeLine{2146 \textcolor{comment}{/*       This macro is replaced by \_\_HAL\_COMP\_IS\_LOCKED with only HAL handle  */}}
\DoxyCodeLine{2147 \textcolor{comment}{/*       argument.                                                            */}}
\DoxyCodeLine{2148 \textcolor{preprocessor}{\#define \_\_HAL\_COMP\_GET\_FLAG(\_\_HANDLE\_\_, \_\_FLAG\_\_)  (\_\_HAL\_COMP\_IS\_LOCKED(\_\_HANDLE\_\_))}}
\DoxyCodeLine{2149 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{2154 \textcolor{preprocessor}{\#if defined(STM32L0) || defined(STM32L4)}}
\DoxyCodeLine{2158 \textcolor{preprocessor}{\#define HAL\_COMP\_Start\_IT       HAL\_COMP\_Start }\textcolor{comment}{/* Function considered as legacy as EXTI event or IT configuration is done into HAL\_COMP\_Init() */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2159 \textcolor{preprocessor}{\#define HAL\_COMP\_Stop\_IT        HAL\_COMP\_Stop  }\textcolor{comment}{/* Function considered as legacy as EXTI event or IT configuration is done into HAL\_COMP\_Init() */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2163 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{2164 }
\DoxyCodeLine{2169 \textcolor{preprocessor}{\#define IS\_DAC\_WAVE(WAVE) (((WAVE) == DAC\_WAVE\_NONE) || \(\backslash\)}}
\DoxyCodeLine{2170 \textcolor{preprocessor}{                           ((WAVE) == DAC\_WAVE\_NOISE)|| \(\backslash\)}}
\DoxyCodeLine{2171 \textcolor{preprocessor}{                           ((WAVE) == DAC\_WAVE\_TRIANGLE))}}
\DoxyCodeLine{2172 }
\DoxyCodeLine{2181 \textcolor{preprocessor}{\#define IS\_WRPAREA          IS\_OB\_WRPAREA}}
\DoxyCodeLine{2182 \textcolor{preprocessor}{\#define IS\_TYPEPROGRAM      IS\_FLASH\_TYPEPROGRAM}}
\DoxyCodeLine{2183 \textcolor{preprocessor}{\#define IS\_TYPEPROGRAMFLASH IS\_FLASH\_TYPEPROGRAM}}
\DoxyCodeLine{2184 \textcolor{preprocessor}{\#define IS\_TYPEERASE        IS\_FLASH\_TYPEERASE}}
\DoxyCodeLine{2185 \textcolor{preprocessor}{\#define IS\_NBSECTORS        IS\_FLASH\_NBSECTORS}}
\DoxyCodeLine{2186 \textcolor{preprocessor}{\#define IS\_OB\_WDG\_SOURCE    IS\_OB\_IWDG\_SOURCE}}
\DoxyCodeLine{2187 }
\DoxyCodeLine{2196 \textcolor{preprocessor}{\#define \_\_HAL\_I2C\_RESET\_CR2             I2C\_RESET\_CR2}}
\DoxyCodeLine{2197 \textcolor{preprocessor}{\#define \_\_HAL\_I2C\_GENERATE\_START        I2C\_GENERATE\_START}}
\DoxyCodeLine{2198 \textcolor{preprocessor}{\#if defined(STM32F1)}}
\DoxyCodeLine{2199 \textcolor{preprocessor}{\#define \_\_HAL\_I2C\_FREQ\_RANGE            I2C\_FREQRANGE}}
\DoxyCodeLine{2200 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2201 \textcolor{preprocessor}{\#define \_\_HAL\_I2C\_FREQ\_RANGE            I2C\_FREQ\_RANGE}}
\DoxyCodeLine{2202 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2203 \textcolor{preprocessor}{\#define \_\_HAL\_I2C\_RISE\_TIME             I2C\_RISE\_TIME}}
\DoxyCodeLine{2204 \textcolor{preprocessor}{\#define \_\_HAL\_I2C\_SPEED\_STANDARD        I2C\_SPEED\_STANDARD}}
\DoxyCodeLine{2205 \textcolor{preprocessor}{\#define \_\_HAL\_I2C\_SPEED\_FAST            I2C\_SPEED\_FAST}}
\DoxyCodeLine{2206 \textcolor{preprocessor}{\#define \_\_HAL\_I2C\_SPEED                 I2C\_SPEED}}
\DoxyCodeLine{2207 \textcolor{preprocessor}{\#define \_\_HAL\_I2C\_7BIT\_ADD\_WRITE        I2C\_7BIT\_ADD\_WRITE}}
\DoxyCodeLine{2208 \textcolor{preprocessor}{\#define \_\_HAL\_I2C\_7BIT\_ADD\_READ         I2C\_7BIT\_ADD\_READ}}
\DoxyCodeLine{2209 \textcolor{preprocessor}{\#define \_\_HAL\_I2C\_10BIT\_ADDRESS         I2C\_10BIT\_ADDRESS}}
\DoxyCodeLine{2210 \textcolor{preprocessor}{\#define \_\_HAL\_I2C\_10BIT\_HEADER\_WRITE    I2C\_10BIT\_HEADER\_WRITE}}
\DoxyCodeLine{2211 \textcolor{preprocessor}{\#define \_\_HAL\_I2C\_10BIT\_HEADER\_READ     I2C\_10BIT\_HEADER\_READ}}
\DoxyCodeLine{2212 \textcolor{preprocessor}{\#define \_\_HAL\_I2C\_MEM\_ADD\_MSB           I2C\_MEM\_ADD\_MSB}}
\DoxyCodeLine{2213 \textcolor{preprocessor}{\#define \_\_HAL\_I2C\_MEM\_ADD\_LSB           I2C\_MEM\_ADD\_LSB}}
\DoxyCodeLine{2214 \textcolor{preprocessor}{\#define \_\_HAL\_I2C\_FREQRANGE             I2C\_FREQRANGE}}
\DoxyCodeLine{2223 \textcolor{preprocessor}{\#define IS\_I2S\_INSTANCE                 IS\_I2S\_ALL\_INSTANCE}}
\DoxyCodeLine{2224 \textcolor{preprocessor}{\#define IS\_I2S\_INSTANCE\_EXT             IS\_I2S\_ALL\_INSTANCE\_EXT}}
\DoxyCodeLine{2225 }
\DoxyCodeLine{2226 \textcolor{preprocessor}{\#if defined(STM32H7)}}
\DoxyCodeLine{2227 \textcolor{preprocessor}{\#define \_\_HAL\_I2S\_CLEAR\_FREFLAG       \_\_HAL\_I2S\_CLEAR\_TIFREFLAG}}
\DoxyCodeLine{2228 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{2229 }
\DoxyCodeLine{2238 \textcolor{preprocessor}{\#define \_\_IRDA\_DISABLE                  \_\_HAL\_IRDA\_DISABLE}}
\DoxyCodeLine{2239 \textcolor{preprocessor}{\#define \_\_IRDA\_ENABLE                   \_\_HAL\_IRDA\_ENABLE}}
\DoxyCodeLine{2240 }
\DoxyCodeLine{2241 \textcolor{preprocessor}{\#define \_\_HAL\_IRDA\_GETCLOCKSOURCE       IRDA\_GETCLOCKSOURCE}}
\DoxyCodeLine{2242 \textcolor{preprocessor}{\#define \_\_HAL\_IRDA\_MASK\_COMPUTATION     IRDA\_MASK\_COMPUTATION}}
\DoxyCodeLine{2243 \textcolor{preprocessor}{\#define \_\_IRDA\_GETCLOCKSOURCE           IRDA\_GETCLOCKSOURCE}}
\DoxyCodeLine{2244 \textcolor{preprocessor}{\#define \_\_IRDA\_MASK\_COMPUTATION         IRDA\_MASK\_COMPUTATION}}
\DoxyCodeLine{2245 }
\DoxyCodeLine{2246 \textcolor{preprocessor}{\#define IS\_IRDA\_ONEBIT\_SAMPLE           IS\_IRDA\_ONE\_BIT\_SAMPLE}}
\DoxyCodeLine{2247 }
\DoxyCodeLine{2248 }
\DoxyCodeLine{2257 \textcolor{preprocessor}{\#define \_\_HAL\_IWDG\_ENABLE\_WRITE\_ACCESS  IWDG\_ENABLE\_WRITE\_ACCESS}}
\DoxyCodeLine{2258 \textcolor{preprocessor}{\#define \_\_HAL\_IWDG\_DISABLE\_WRITE\_ACCESS IWDG\_DISABLE\_WRITE\_ACCESS}}
\DoxyCodeLine{2268 \textcolor{preprocessor}{\#define \_\_HAL\_LPTIM\_ENABLE\_INTERRUPT    \_\_HAL\_LPTIM\_ENABLE\_IT}}
\DoxyCodeLine{2269 \textcolor{preprocessor}{\#define \_\_HAL\_LPTIM\_DISABLE\_INTERRUPT   \_\_HAL\_LPTIM\_DISABLE\_IT}}
\DoxyCodeLine{2270 \textcolor{preprocessor}{\#define \_\_HAL\_LPTIM\_GET\_ITSTATUS        \_\_HAL\_LPTIM\_GET\_IT\_SOURCE}}
\DoxyCodeLine{2271 }
\DoxyCodeLine{2280 \textcolor{preprocessor}{\#define \_\_OPAMP\_CSR\_OPAXPD                OPAMP\_CSR\_OPAXPD}}
\DoxyCodeLine{2281 \textcolor{preprocessor}{\#define \_\_OPAMP\_CSR\_S3SELX                OPAMP\_CSR\_S3SELX}}
\DoxyCodeLine{2282 \textcolor{preprocessor}{\#define \_\_OPAMP\_CSR\_S4SELX                OPAMP\_CSR\_S4SELX}}
\DoxyCodeLine{2283 \textcolor{preprocessor}{\#define \_\_OPAMP\_CSR\_S5SELX                OPAMP\_CSR\_S5SELX}}
\DoxyCodeLine{2284 \textcolor{preprocessor}{\#define \_\_OPAMP\_CSR\_S6SELX                OPAMP\_CSR\_S6SELX}}
\DoxyCodeLine{2285 \textcolor{preprocessor}{\#define \_\_OPAMP\_CSR\_OPAXCAL\_L             OPAMP\_CSR\_OPAXCAL\_L}}
\DoxyCodeLine{2286 \textcolor{preprocessor}{\#define \_\_OPAMP\_CSR\_OPAXCAL\_H             OPAMP\_CSR\_OPAXCAL\_H}}
\DoxyCodeLine{2287 \textcolor{preprocessor}{\#define \_\_OPAMP\_CSR\_OPAXLPM               OPAMP\_CSR\_OPAXLPM}}
\DoxyCodeLine{2288 \textcolor{preprocessor}{\#define \_\_OPAMP\_CSR\_ALL\_SWITCHES          OPAMP\_CSR\_ALL\_SWITCHES}}
\DoxyCodeLine{2289 \textcolor{preprocessor}{\#define \_\_OPAMP\_CSR\_ANAWSELX              OPAMP\_CSR\_ANAWSELX}}
\DoxyCodeLine{2290 \textcolor{preprocessor}{\#define \_\_OPAMP\_CSR\_OPAXCALOUT            OPAMP\_CSR\_OPAXCALOUT}}
\DoxyCodeLine{2291 \textcolor{preprocessor}{\#define \_\_OPAMP\_OFFSET\_TRIM\_BITSPOSITION  OPAMP\_OFFSET\_TRIM\_BITSPOSITION}}
\DoxyCodeLine{2292 \textcolor{preprocessor}{\#define \_\_OPAMP\_OFFSET\_TRIM\_SET           OPAMP\_OFFSET\_TRIM\_SET}}
\DoxyCodeLine{2293 }
\DoxyCodeLine{2302 \textcolor{preprocessor}{\#define \_\_HAL\_PVD\_EVENT\_DISABLE                                  \_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_EVENT}}
\DoxyCodeLine{2303 \textcolor{preprocessor}{\#define \_\_HAL\_PVD\_EVENT\_ENABLE                                   \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_EVENT}}
\DoxyCodeLine{2304 \textcolor{preprocessor}{\#define \_\_HAL\_PVD\_EXTI\_FALLINGTRIGGER\_DISABLE                    \_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_FALLING\_EDGE}}
\DoxyCodeLine{2305 \textcolor{preprocessor}{\#define \_\_HAL\_PVD\_EXTI\_FALLINGTRIGGER\_ENABLE                     \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_FALLING\_EDGE}}
\DoxyCodeLine{2306 \textcolor{preprocessor}{\#define \_\_HAL\_PVD\_EXTI\_RISINGTRIGGER\_DISABLE                     \_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_RISING\_EDGE}}
\DoxyCodeLine{2307 \textcolor{preprocessor}{\#define \_\_HAL\_PVD\_EXTI\_RISINGTRIGGER\_ENABLE                      \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_RISING\_EDGE}}
\DoxyCodeLine{2308 \textcolor{preprocessor}{\#define \_\_HAL\_PVM\_EVENT\_DISABLE                                  \_\_HAL\_PWR\_PVM\_EVENT\_DISABLE}}
\DoxyCodeLine{2309 \textcolor{preprocessor}{\#define \_\_HAL\_PVM\_EVENT\_ENABLE                                   \_\_HAL\_PWR\_PVM\_EVENT\_ENABLE}}
\DoxyCodeLine{2310 \textcolor{preprocessor}{\#define \_\_HAL\_PVM\_EXTI\_FALLINGTRIGGER\_DISABLE                    \_\_HAL\_PWR\_PVM\_EXTI\_FALLINGTRIGGER\_DISABLE}}
\DoxyCodeLine{2311 \textcolor{preprocessor}{\#define \_\_HAL\_PVM\_EXTI\_FALLINGTRIGGER\_ENABLE                     \_\_HAL\_PWR\_PVM\_EXTI\_FALLINGTRIGGER\_ENABLE}}
\DoxyCodeLine{2312 \textcolor{preprocessor}{\#define \_\_HAL\_PVM\_EXTI\_RISINGTRIGGER\_DISABLE                     \_\_HAL\_PWR\_PVM\_EXTI\_RISINGTRIGGER\_DISABLE}}
\DoxyCodeLine{2313 \textcolor{preprocessor}{\#define \_\_HAL\_PVM\_EXTI\_RISINGTRIGGER\_ENABLE                      \_\_HAL\_PWR\_PVM\_EXTI\_RISINGTRIGGER\_ENABLE}}
\DoxyCodeLine{2314 \textcolor{preprocessor}{\#define \_\_HAL\_PWR\_INTERNALWAKEUP\_DISABLE                         HAL\_PWREx\_DisableInternalWakeUpLine}}
\DoxyCodeLine{2315 \textcolor{preprocessor}{\#define \_\_HAL\_PWR\_INTERNALWAKEUP\_ENABLE                          HAL\_PWREx\_EnableInternalWakeUpLine}}
\DoxyCodeLine{2316 \textcolor{preprocessor}{\#define \_\_HAL\_PWR\_PULL\_UP\_DOWN\_CONFIG\_DISABLE                    HAL\_PWREx\_DisablePullUpPullDownConfig}}
\DoxyCodeLine{2317 \textcolor{preprocessor}{\#define \_\_HAL\_PWR\_PULL\_UP\_DOWN\_CONFIG\_ENABLE                     HAL\_PWREx\_EnablePullUpPullDownConfig}}
\DoxyCodeLine{2318 \textcolor{preprocessor}{\#define \_\_HAL\_PWR\_PVD\_EXTI\_CLEAR\_EGDE\_TRIGGER()                  do \{ \_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_RISING\_EDGE();\_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_FALLING\_EDGE(); \} while(0)}}
\DoxyCodeLine{2319 \textcolor{preprocessor}{\#define \_\_HAL\_PWR\_PVD\_EXTI\_EVENT\_DISABLE                         \_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_EVENT}}
\DoxyCodeLine{2320 \textcolor{preprocessor}{\#define \_\_HAL\_PWR\_PVD\_EXTI\_EVENT\_ENABLE                          \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_EVENT}}
\DoxyCodeLine{2321 \textcolor{preprocessor}{\#define \_\_HAL\_PWR\_PVD\_EXTI\_FALLINGTRIGGER\_DISABLE                \_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_FALLING\_EDGE}}
\DoxyCodeLine{2322 \textcolor{preprocessor}{\#define \_\_HAL\_PWR\_PVD\_EXTI\_FALLINGTRIGGER\_ENABLE                 \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_FALLING\_EDGE}}
\DoxyCodeLine{2323 \textcolor{preprocessor}{\#define \_\_HAL\_PWR\_PVD\_EXTI\_RISINGTRIGGER\_DISABLE                 \_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_RISING\_EDGE}}
\DoxyCodeLine{2324 \textcolor{preprocessor}{\#define \_\_HAL\_PWR\_PVD\_EXTI\_RISINGTRIGGER\_ENABLE                  \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_RISING\_EDGE}}
\DoxyCodeLine{2325 \textcolor{preprocessor}{\#define \_\_HAL\_PWR\_PVD\_EXTI\_SET\_FALLING\_EGDE\_TRIGGER              \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_FALLING\_EDGE}}
\DoxyCodeLine{2326 \textcolor{preprocessor}{\#define \_\_HAL\_PWR\_PVD\_EXTI\_SET\_RISING\_EDGE\_TRIGGER               \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_RISING\_EDGE}}
\DoxyCodeLine{2327 \textcolor{preprocessor}{\#define \_\_HAL\_PWR\_PVM\_DISABLE()                                  do \{ HAL\_PWREx\_DisablePVM1();HAL\_PWREx\_DisablePVM2();HAL\_PWREx\_DisablePVM3();HAL\_PWREx\_DisablePVM4(); \} while(0)}}
\DoxyCodeLine{2328 \textcolor{preprocessor}{\#define \_\_HAL\_PWR\_PVM\_ENABLE()                                   do \{ HAL\_PWREx\_EnablePVM1();HAL\_PWREx\_EnablePVM2();HAL\_PWREx\_EnablePVM3();HAL\_PWREx\_EnablePVM4(); \} while(0)}}
\DoxyCodeLine{2329 \textcolor{preprocessor}{\#define \_\_HAL\_PWR\_SRAM2CONTENT\_PRESERVE\_DISABLE                  HAL\_PWREx\_DisableSRAM2ContentRetention}}
\DoxyCodeLine{2330 \textcolor{preprocessor}{\#define \_\_HAL\_PWR\_SRAM2CONTENT\_PRESERVE\_ENABLE                   HAL\_PWREx\_EnableSRAM2ContentRetention}}
\DoxyCodeLine{2331 \textcolor{preprocessor}{\#define \_\_HAL\_PWR\_VDDIO2\_DISABLE                                 HAL\_PWREx\_DisableVddIO2}}
\DoxyCodeLine{2332 \textcolor{preprocessor}{\#define \_\_HAL\_PWR\_VDDIO2\_ENABLE                                  HAL\_PWREx\_EnableVddIO2}}
\DoxyCodeLine{2333 \textcolor{preprocessor}{\#define \_\_HAL\_PWR\_VDDIO2\_EXTI\_CLEAR\_EGDE\_TRIGGER                 \_\_HAL\_PWR\_VDDIO2\_EXTI\_DISABLE\_FALLING\_EDGE}}
\DoxyCodeLine{2334 \textcolor{preprocessor}{\#define \_\_HAL\_PWR\_VDDIO2\_EXTI\_SET\_FALLING\_EGDE\_TRIGGER           \_\_HAL\_PWR\_VDDIO2\_EXTI\_ENABLE\_FALLING\_EDGE}}
\DoxyCodeLine{2335 \textcolor{preprocessor}{\#define \_\_HAL\_PWR\_VDDUSB\_DISABLE                                 HAL\_PWREx\_DisableVddUSB}}
\DoxyCodeLine{2336 \textcolor{preprocessor}{\#define \_\_HAL\_PWR\_VDDUSB\_ENABLE                                  HAL\_PWREx\_EnableVddUSB}}
\DoxyCodeLine{2337 }
\DoxyCodeLine{2338 \textcolor{preprocessor}{\#if defined (STM32F4)}}
\DoxyCodeLine{2339 \textcolor{preprocessor}{\#define \_\_HAL\_PVD\_EXTI\_ENABLE\_IT(PWR\_EXTI\_LINE\_PVD)         \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_IT()}}
\DoxyCodeLine{2340 \textcolor{preprocessor}{\#define \_\_HAL\_PVD\_EXTI\_DISABLE\_IT(PWR\_EXTI\_LINE\_PVD)        \_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_IT()}}
\DoxyCodeLine{2341 \textcolor{preprocessor}{\#define \_\_HAL\_PVD\_EXTI\_GET\_FLAG(PWR\_EXTI\_LINE\_PVD)          \_\_HAL\_PWR\_PVD\_EXTI\_GET\_FLAG()}}
\DoxyCodeLine{2342 \textcolor{preprocessor}{\#define \_\_HAL\_PVD\_EXTI\_CLEAR\_FLAG(PWR\_EXTI\_LINE\_PVD)        \_\_HAL\_PWR\_PVD\_EXTI\_CLEAR\_FLAG()}}
\DoxyCodeLine{2343 \textcolor{preprocessor}{\#define \_\_HAL\_PVD\_EXTI\_GENERATE\_SWIT(PWR\_EXTI\_LINE\_PVD)     \_\_HAL\_PWR\_PVD\_EXTI\_GENERATE\_SWIT()}}
\DoxyCodeLine{2344 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2345 \textcolor{preprocessor}{\#define \_\_HAL\_PVD\_EXTI\_CLEAR\_FLAG                                \_\_HAL\_PWR\_PVD\_EXTI\_CLEAR\_FLAG}}
\DoxyCodeLine{2346 \textcolor{preprocessor}{\#define \_\_HAL\_PVD\_EXTI\_DISABLE\_IT                                \_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_IT}}
\DoxyCodeLine{2347 \textcolor{preprocessor}{\#define \_\_HAL\_PVD\_EXTI\_ENABLE\_IT                                 \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_IT}}
\DoxyCodeLine{2348 \textcolor{preprocessor}{\#define \_\_HAL\_PVD\_EXTI\_GENERATE\_SWIT                             \_\_HAL\_PWR\_PVD\_EXTI\_GENERATE\_SWIT}}
\DoxyCodeLine{2349 \textcolor{preprocessor}{\#define \_\_HAL\_PVD\_EXTI\_GET\_FLAG                                  \_\_HAL\_PWR\_PVD\_EXTI\_GET\_FLAG}}
\DoxyCodeLine{2350 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2360 \textcolor{preprocessor}{\#define RCC\_StopWakeUpClock\_MSI     RCC\_STOP\_WAKEUPCLOCK\_MSI}}
\DoxyCodeLine{2361 \textcolor{preprocessor}{\#define RCC\_StopWakeUpClock\_HSI     RCC\_STOP\_WAKEUPCLOCK\_HSI}}
\DoxyCodeLine{2362 }
\DoxyCodeLine{2363 \textcolor{preprocessor}{\#define HAL\_RCC\_CCSCallback HAL\_RCC\_CSSCallback}}
\DoxyCodeLine{2364 \textcolor{preprocessor}{\#define HAL\_RC48\_EnableBuffer\_Cmd(cmd) (((cmd\(\backslash\)}}
\DoxyCodeLine{2365 \textcolor{preprocessor}{                                         )==ENABLE) ? HAL\_RCCEx\_EnableHSI48\_VREFINT() : HAL\_RCCEx\_DisableHSI48\_VREFINT())}}
\DoxyCodeLine{2366 }
\DoxyCodeLine{2367 \textcolor{preprocessor}{\#define \_\_ADC\_CLK\_DISABLE          \_\_HAL\_RCC\_ADC\_CLK\_DISABLE}}
\DoxyCodeLine{2368 \textcolor{preprocessor}{\#define \_\_ADC\_CLK\_ENABLE           \_\_HAL\_RCC\_ADC\_CLK\_ENABLE}}
\DoxyCodeLine{2369 \textcolor{preprocessor}{\#define \_\_ADC\_CLK\_SLEEP\_DISABLE    \_\_HAL\_RCC\_ADC\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2370 \textcolor{preprocessor}{\#define \_\_ADC\_CLK\_SLEEP\_ENABLE     \_\_HAL\_RCC\_ADC\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2371 \textcolor{preprocessor}{\#define \_\_ADC\_FORCE\_RESET          \_\_HAL\_RCC\_ADC\_FORCE\_RESET}}
\DoxyCodeLine{2372 \textcolor{preprocessor}{\#define \_\_ADC\_RELEASE\_RESET        \_\_HAL\_RCC\_ADC\_RELEASE\_RESET}}
\DoxyCodeLine{2373 \textcolor{preprocessor}{\#define \_\_ADC1\_CLK\_DISABLE         \_\_HAL\_RCC\_ADC1\_CLK\_DISABLE}}
\DoxyCodeLine{2374 \textcolor{preprocessor}{\#define \_\_ADC1\_CLK\_ENABLE          \_\_HAL\_RCC\_ADC1\_CLK\_ENABLE}}
\DoxyCodeLine{2375 \textcolor{preprocessor}{\#define \_\_ADC1\_FORCE\_RESET         \_\_HAL\_RCC\_ADC1\_FORCE\_RESET}}
\DoxyCodeLine{2376 \textcolor{preprocessor}{\#define \_\_ADC1\_RELEASE\_RESET       \_\_HAL\_RCC\_ADC1\_RELEASE\_RESET}}
\DoxyCodeLine{2377 \textcolor{preprocessor}{\#define \_\_ADC1\_CLK\_SLEEP\_ENABLE    \_\_HAL\_RCC\_ADC1\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2378 \textcolor{preprocessor}{\#define \_\_ADC1\_CLK\_SLEEP\_DISABLE   \_\_HAL\_RCC\_ADC1\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2379 \textcolor{preprocessor}{\#define \_\_ADC2\_CLK\_DISABLE         \_\_HAL\_RCC\_ADC2\_CLK\_DISABLE}}
\DoxyCodeLine{2380 \textcolor{preprocessor}{\#define \_\_ADC2\_CLK\_ENABLE          \_\_HAL\_RCC\_ADC2\_CLK\_ENABLE}}
\DoxyCodeLine{2381 \textcolor{preprocessor}{\#define \_\_ADC2\_FORCE\_RESET \_\_HAL\_RCC\_ADC2\_FORCE\_RESET}}
\DoxyCodeLine{2382 \textcolor{preprocessor}{\#define \_\_ADC2\_RELEASE\_RESET \_\_HAL\_RCC\_ADC2\_RELEASE\_RESET}}
\DoxyCodeLine{2383 \textcolor{preprocessor}{\#define \_\_ADC3\_CLK\_DISABLE \_\_HAL\_RCC\_ADC3\_CLK\_DISABLE}}
\DoxyCodeLine{2384 \textcolor{preprocessor}{\#define \_\_ADC3\_CLK\_ENABLE \_\_HAL\_RCC\_ADC3\_CLK\_ENABLE}}
\DoxyCodeLine{2385 \textcolor{preprocessor}{\#define \_\_ADC3\_FORCE\_RESET \_\_HAL\_RCC\_ADC3\_FORCE\_RESET}}
\DoxyCodeLine{2386 \textcolor{preprocessor}{\#define \_\_ADC3\_RELEASE\_RESET \_\_HAL\_RCC\_ADC3\_RELEASE\_RESET}}
\DoxyCodeLine{2387 \textcolor{preprocessor}{\#define \_\_AES\_CLK\_DISABLE \_\_HAL\_RCC\_AES\_CLK\_DISABLE}}
\DoxyCodeLine{2388 \textcolor{preprocessor}{\#define \_\_AES\_CLK\_ENABLE \_\_HAL\_RCC\_AES\_CLK\_ENABLE}}
\DoxyCodeLine{2389 \textcolor{preprocessor}{\#define \_\_AES\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_AES\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2390 \textcolor{preprocessor}{\#define \_\_AES\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_AES\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2391 \textcolor{preprocessor}{\#define \_\_AES\_FORCE\_RESET \_\_HAL\_RCC\_AES\_FORCE\_RESET}}
\DoxyCodeLine{2392 \textcolor{preprocessor}{\#define \_\_AES\_RELEASE\_RESET \_\_HAL\_RCC\_AES\_RELEASE\_RESET}}
\DoxyCodeLine{2393 \textcolor{preprocessor}{\#define \_\_CRYP\_CLK\_SLEEP\_ENABLE      \_\_HAL\_RCC\_CRYP\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2394 \textcolor{preprocessor}{\#define \_\_CRYP\_CLK\_SLEEP\_DISABLE  \_\_HAL\_RCC\_CRYP\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2395 \textcolor{preprocessor}{\#define \_\_CRYP\_CLK\_ENABLE  \_\_HAL\_RCC\_CRYP\_CLK\_ENABLE}}
\DoxyCodeLine{2396 \textcolor{preprocessor}{\#define \_\_CRYP\_CLK\_DISABLE  \_\_HAL\_RCC\_CRYP\_CLK\_DISABLE}}
\DoxyCodeLine{2397 \textcolor{preprocessor}{\#define \_\_CRYP\_FORCE\_RESET       \_\_HAL\_RCC\_CRYP\_FORCE\_RESET}}
\DoxyCodeLine{2398 \textcolor{preprocessor}{\#define \_\_CRYP\_RELEASE\_RESET  \_\_HAL\_RCC\_CRYP\_RELEASE\_RESET}}
\DoxyCodeLine{2399 \textcolor{preprocessor}{\#define \_\_AFIO\_CLK\_DISABLE \_\_HAL\_RCC\_AFIO\_CLK\_DISABLE}}
\DoxyCodeLine{2400 \textcolor{preprocessor}{\#define \_\_AFIO\_CLK\_ENABLE \_\_HAL\_RCC\_AFIO\_CLK\_ENABLE}}
\DoxyCodeLine{2401 \textcolor{preprocessor}{\#define \_\_AFIO\_FORCE\_RESET \_\_HAL\_RCC\_AFIO\_FORCE\_RESET}}
\DoxyCodeLine{2402 \textcolor{preprocessor}{\#define \_\_AFIO\_RELEASE\_RESET \_\_HAL\_RCC\_AFIO\_RELEASE\_RESET}}
\DoxyCodeLine{2403 \textcolor{preprocessor}{\#define \_\_AHB\_FORCE\_RESET \_\_HAL\_RCC\_AHB\_FORCE\_RESET}}
\DoxyCodeLine{2404 \textcolor{preprocessor}{\#define \_\_AHB\_RELEASE\_RESET \_\_HAL\_RCC\_AHB\_RELEASE\_RESET}}
\DoxyCodeLine{2405 \textcolor{preprocessor}{\#define \_\_AHB1\_FORCE\_RESET \_\_HAL\_RCC\_AHB1\_FORCE\_RESET}}
\DoxyCodeLine{2406 \textcolor{preprocessor}{\#define \_\_AHB1\_RELEASE\_RESET \_\_HAL\_RCC\_AHB1\_RELEASE\_RESET}}
\DoxyCodeLine{2407 \textcolor{preprocessor}{\#define \_\_AHB2\_FORCE\_RESET \_\_HAL\_RCC\_AHB2\_FORCE\_RESET}}
\DoxyCodeLine{2408 \textcolor{preprocessor}{\#define \_\_AHB2\_RELEASE\_RESET \_\_HAL\_RCC\_AHB2\_RELEASE\_RESET}}
\DoxyCodeLine{2409 \textcolor{preprocessor}{\#define \_\_AHB3\_FORCE\_RESET \_\_HAL\_RCC\_AHB3\_FORCE\_RESET}}
\DoxyCodeLine{2410 \textcolor{preprocessor}{\#define \_\_AHB3\_RELEASE\_RESET \_\_HAL\_RCC\_AHB3\_RELEASE\_RESET}}
\DoxyCodeLine{2411 \textcolor{preprocessor}{\#define \_\_APB1\_FORCE\_RESET \_\_HAL\_RCC\_APB1\_FORCE\_RESET}}
\DoxyCodeLine{2412 \textcolor{preprocessor}{\#define \_\_APB1\_RELEASE\_RESET \_\_HAL\_RCC\_APB1\_RELEASE\_RESET}}
\DoxyCodeLine{2413 \textcolor{preprocessor}{\#define \_\_APB2\_FORCE\_RESET \_\_HAL\_RCC\_APB2\_FORCE\_RESET}}
\DoxyCodeLine{2414 \textcolor{preprocessor}{\#define \_\_APB2\_RELEASE\_RESET \_\_HAL\_RCC\_APB2\_RELEASE\_RESET}}
\DoxyCodeLine{2415 \textcolor{preprocessor}{\#define \_\_BKP\_CLK\_DISABLE \_\_HAL\_RCC\_BKP\_CLK\_DISABLE}}
\DoxyCodeLine{2416 \textcolor{preprocessor}{\#define \_\_BKP\_CLK\_ENABLE \_\_HAL\_RCC\_BKP\_CLK\_ENABLE}}
\DoxyCodeLine{2417 \textcolor{preprocessor}{\#define \_\_BKP\_FORCE\_RESET \_\_HAL\_RCC\_BKP\_FORCE\_RESET}}
\DoxyCodeLine{2418 \textcolor{preprocessor}{\#define \_\_BKP\_RELEASE\_RESET \_\_HAL\_RCC\_BKP\_RELEASE\_RESET}}
\DoxyCodeLine{2419 \textcolor{preprocessor}{\#define \_\_CAN1\_CLK\_DISABLE \_\_HAL\_RCC\_CAN1\_CLK\_DISABLE}}
\DoxyCodeLine{2420 \textcolor{preprocessor}{\#define \_\_CAN1\_CLK\_ENABLE \_\_HAL\_RCC\_CAN1\_CLK\_ENABLE}}
\DoxyCodeLine{2421 \textcolor{preprocessor}{\#define \_\_CAN1\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2422 \textcolor{preprocessor}{\#define \_\_CAN1\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2423 \textcolor{preprocessor}{\#define \_\_CAN1\_FORCE\_RESET \_\_HAL\_RCC\_CAN1\_FORCE\_RESET}}
\DoxyCodeLine{2424 \textcolor{preprocessor}{\#define \_\_CAN1\_RELEASE\_RESET \_\_HAL\_RCC\_CAN1\_RELEASE\_RESET}}
\DoxyCodeLine{2425 \textcolor{preprocessor}{\#define \_\_CAN\_CLK\_DISABLE         \_\_HAL\_RCC\_CAN1\_CLK\_DISABLE}}
\DoxyCodeLine{2426 \textcolor{preprocessor}{\#define \_\_CAN\_CLK\_ENABLE          \_\_HAL\_RCC\_CAN1\_CLK\_ENABLE}}
\DoxyCodeLine{2427 \textcolor{preprocessor}{\#define \_\_CAN\_FORCE\_RESET         \_\_HAL\_RCC\_CAN1\_FORCE\_RESET}}
\DoxyCodeLine{2428 \textcolor{preprocessor}{\#define \_\_CAN\_RELEASE\_RESET       \_\_HAL\_RCC\_CAN1\_RELEASE\_RESET}}
\DoxyCodeLine{2429 \textcolor{preprocessor}{\#define \_\_CAN2\_CLK\_DISABLE \_\_HAL\_RCC\_CAN2\_CLK\_DISABLE}}
\DoxyCodeLine{2430 \textcolor{preprocessor}{\#define \_\_CAN2\_CLK\_ENABLE \_\_HAL\_RCC\_CAN2\_CLK\_ENABLE}}
\DoxyCodeLine{2431 \textcolor{preprocessor}{\#define \_\_CAN2\_FORCE\_RESET \_\_HAL\_RCC\_CAN2\_FORCE\_RESET}}
\DoxyCodeLine{2432 \textcolor{preprocessor}{\#define \_\_CAN2\_RELEASE\_RESET \_\_HAL\_RCC\_CAN2\_RELEASE\_RESET}}
\DoxyCodeLine{2433 \textcolor{preprocessor}{\#define \_\_CEC\_CLK\_DISABLE \_\_HAL\_RCC\_CEC\_CLK\_DISABLE}}
\DoxyCodeLine{2434 \textcolor{preprocessor}{\#define \_\_CEC\_CLK\_ENABLE \_\_HAL\_RCC\_CEC\_CLK\_ENABLE}}
\DoxyCodeLine{2435 \textcolor{preprocessor}{\#define \_\_COMP\_CLK\_DISABLE        \_\_HAL\_RCC\_COMP\_CLK\_DISABLE}}
\DoxyCodeLine{2436 \textcolor{preprocessor}{\#define \_\_COMP\_CLK\_ENABLE         \_\_HAL\_RCC\_COMP\_CLK\_ENABLE}}
\DoxyCodeLine{2437 \textcolor{preprocessor}{\#define \_\_COMP\_FORCE\_RESET        \_\_HAL\_RCC\_COMP\_FORCE\_RESET}}
\DoxyCodeLine{2438 \textcolor{preprocessor}{\#define \_\_COMP\_RELEASE\_RESET      \_\_HAL\_RCC\_COMP\_RELEASE\_RESET}}
\DoxyCodeLine{2439 \textcolor{preprocessor}{\#define \_\_COMP\_CLK\_SLEEP\_ENABLE   \_\_HAL\_RCC\_COMP\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2440 \textcolor{preprocessor}{\#define \_\_COMP\_CLK\_SLEEP\_DISABLE  \_\_HAL\_RCC\_COMP\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2441 \textcolor{preprocessor}{\#define \_\_CEC\_FORCE\_RESET \_\_HAL\_RCC\_CEC\_FORCE\_RESET}}
\DoxyCodeLine{2442 \textcolor{preprocessor}{\#define \_\_CEC\_RELEASE\_RESET \_\_HAL\_RCC\_CEC\_RELEASE\_RESET}}
\DoxyCodeLine{2443 \textcolor{preprocessor}{\#define \_\_CRC\_CLK\_DISABLE \_\_HAL\_RCC\_CRC\_CLK\_DISABLE}}
\DoxyCodeLine{2444 \textcolor{preprocessor}{\#define \_\_CRC\_CLK\_ENABLE \_\_HAL\_RCC\_CRC\_CLK\_ENABLE}}
\DoxyCodeLine{2445 \textcolor{preprocessor}{\#define \_\_CRC\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2446 \textcolor{preprocessor}{\#define \_\_CRC\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2447 \textcolor{preprocessor}{\#define \_\_CRC\_FORCE\_RESET \_\_HAL\_RCC\_CRC\_FORCE\_RESET}}
\DoxyCodeLine{2448 \textcolor{preprocessor}{\#define \_\_CRC\_RELEASE\_RESET \_\_HAL\_RCC\_CRC\_RELEASE\_RESET}}
\DoxyCodeLine{2449 \textcolor{preprocessor}{\#define \_\_DAC\_CLK\_DISABLE \_\_HAL\_RCC\_DAC\_CLK\_DISABLE}}
\DoxyCodeLine{2450 \textcolor{preprocessor}{\#define \_\_DAC\_CLK\_ENABLE \_\_HAL\_RCC\_DAC\_CLK\_ENABLE}}
\DoxyCodeLine{2451 \textcolor{preprocessor}{\#define \_\_DAC\_FORCE\_RESET \_\_HAL\_RCC\_DAC\_FORCE\_RESET}}
\DoxyCodeLine{2452 \textcolor{preprocessor}{\#define \_\_DAC\_RELEASE\_RESET \_\_HAL\_RCC\_DAC\_RELEASE\_RESET}}
\DoxyCodeLine{2453 \textcolor{preprocessor}{\#define \_\_DAC1\_CLK\_DISABLE \_\_HAL\_RCC\_DAC1\_CLK\_DISABLE}}
\DoxyCodeLine{2454 \textcolor{preprocessor}{\#define \_\_DAC1\_CLK\_ENABLE \_\_HAL\_RCC\_DAC1\_CLK\_ENABLE}}
\DoxyCodeLine{2455 \textcolor{preprocessor}{\#define \_\_DAC1\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_DAC1\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2456 \textcolor{preprocessor}{\#define \_\_DAC1\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_DAC1\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2457 \textcolor{preprocessor}{\#define \_\_DAC1\_FORCE\_RESET \_\_HAL\_RCC\_DAC1\_FORCE\_RESET}}
\DoxyCodeLine{2458 \textcolor{preprocessor}{\#define \_\_DAC1\_RELEASE\_RESET \_\_HAL\_RCC\_DAC1\_RELEASE\_RESET}}
\DoxyCodeLine{2459 \textcolor{preprocessor}{\#define \_\_DBGMCU\_CLK\_ENABLE     \_\_HAL\_RCC\_DBGMCU\_CLK\_ENABLE}}
\DoxyCodeLine{2460 \textcolor{preprocessor}{\#define \_\_DBGMCU\_CLK\_DISABLE     \_\_HAL\_RCC\_DBGMCU\_CLK\_DISABLE}}
\DoxyCodeLine{2461 \textcolor{preprocessor}{\#define \_\_DBGMCU\_FORCE\_RESET    \_\_HAL\_RCC\_DBGMCU\_FORCE\_RESET}}
\DoxyCodeLine{2462 \textcolor{preprocessor}{\#define \_\_DBGMCU\_RELEASE\_RESET  \_\_HAL\_RCC\_DBGMCU\_RELEASE\_RESET}}
\DoxyCodeLine{2463 \textcolor{preprocessor}{\#define \_\_DFSDM\_CLK\_DISABLE \_\_HAL\_RCC\_DFSDM\_CLK\_DISABLE}}
\DoxyCodeLine{2464 \textcolor{preprocessor}{\#define \_\_DFSDM\_CLK\_ENABLE \_\_HAL\_RCC\_DFSDM\_CLK\_ENABLE}}
\DoxyCodeLine{2465 \textcolor{preprocessor}{\#define \_\_DFSDM\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_DFSDM\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2466 \textcolor{preprocessor}{\#define \_\_DFSDM\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_DFSDM\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2467 \textcolor{preprocessor}{\#define \_\_DFSDM\_FORCE\_RESET \_\_HAL\_RCC\_DFSDM\_FORCE\_RESET}}
\DoxyCodeLine{2468 \textcolor{preprocessor}{\#define \_\_DFSDM\_RELEASE\_RESET \_\_HAL\_RCC\_DFSDM\_RELEASE\_RESET}}
\DoxyCodeLine{2469 \textcolor{preprocessor}{\#define \_\_DMA1\_CLK\_DISABLE \_\_HAL\_RCC\_DMA1\_CLK\_DISABLE}}
\DoxyCodeLine{2470 \textcolor{preprocessor}{\#define \_\_DMA1\_CLK\_ENABLE \_\_HAL\_RCC\_DMA1\_CLK\_ENABLE}}
\DoxyCodeLine{2471 \textcolor{preprocessor}{\#define \_\_DMA1\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_DMA1\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2472 \textcolor{preprocessor}{\#define \_\_DMA1\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_DMA1\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2473 \textcolor{preprocessor}{\#define \_\_DMA1\_FORCE\_RESET \_\_HAL\_RCC\_DMA1\_FORCE\_RESET}}
\DoxyCodeLine{2474 \textcolor{preprocessor}{\#define \_\_DMA1\_RELEASE\_RESET \_\_HAL\_RCC\_DMA1\_RELEASE\_RESET}}
\DoxyCodeLine{2475 \textcolor{preprocessor}{\#define \_\_DMA2\_CLK\_DISABLE \_\_HAL\_RCC\_DMA2\_CLK\_DISABLE}}
\DoxyCodeLine{2476 \textcolor{preprocessor}{\#define \_\_DMA2\_CLK\_ENABLE \_\_HAL\_RCC\_DMA2\_CLK\_ENABLE}}
\DoxyCodeLine{2477 \textcolor{preprocessor}{\#define \_\_DMA2\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_DMA2\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2478 \textcolor{preprocessor}{\#define \_\_DMA2\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_DMA2\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2479 \textcolor{preprocessor}{\#define \_\_DMA2\_FORCE\_RESET \_\_HAL\_RCC\_DMA2\_FORCE\_RESET}}
\DoxyCodeLine{2480 \textcolor{preprocessor}{\#define \_\_DMA2\_RELEASE\_RESET \_\_HAL\_RCC\_DMA2\_RELEASE\_RESET}}
\DoxyCodeLine{2481 \textcolor{preprocessor}{\#define \_\_ETHMAC\_CLK\_DISABLE \_\_HAL\_RCC\_ETHMAC\_CLK\_DISABLE}}
\DoxyCodeLine{2482 \textcolor{preprocessor}{\#define \_\_ETHMAC\_CLK\_ENABLE \_\_HAL\_RCC\_ETHMAC\_CLK\_ENABLE}}
\DoxyCodeLine{2483 \textcolor{preprocessor}{\#define \_\_ETHMAC\_FORCE\_RESET \_\_HAL\_RCC\_ETHMAC\_FORCE\_RESET}}
\DoxyCodeLine{2484 \textcolor{preprocessor}{\#define \_\_ETHMAC\_RELEASE\_RESET \_\_HAL\_RCC\_ETHMAC\_RELEASE\_RESET}}
\DoxyCodeLine{2485 \textcolor{preprocessor}{\#define \_\_ETHMACRX\_CLK\_DISABLE \_\_HAL\_RCC\_ETHMACRX\_CLK\_DISABLE}}
\DoxyCodeLine{2486 \textcolor{preprocessor}{\#define \_\_ETHMACRX\_CLK\_ENABLE \_\_HAL\_RCC\_ETHMACRX\_CLK\_ENABLE}}
\DoxyCodeLine{2487 \textcolor{preprocessor}{\#define \_\_ETHMACTX\_CLK\_DISABLE \_\_HAL\_RCC\_ETHMACTX\_CLK\_DISABLE}}
\DoxyCodeLine{2488 \textcolor{preprocessor}{\#define \_\_ETHMACTX\_CLK\_ENABLE \_\_HAL\_RCC\_ETHMACTX\_CLK\_ENABLE}}
\DoxyCodeLine{2489 \textcolor{preprocessor}{\#define \_\_FIREWALL\_CLK\_DISABLE \_\_HAL\_RCC\_FIREWALL\_CLK\_DISABLE}}
\DoxyCodeLine{2490 \textcolor{preprocessor}{\#define \_\_FIREWALL\_CLK\_ENABLE \_\_HAL\_RCC\_FIREWALL\_CLK\_ENABLE}}
\DoxyCodeLine{2491 \textcolor{preprocessor}{\#define \_\_FLASH\_CLK\_DISABLE \_\_HAL\_RCC\_FLASH\_CLK\_DISABLE}}
\DoxyCodeLine{2492 \textcolor{preprocessor}{\#define \_\_FLASH\_CLK\_ENABLE \_\_HAL\_RCC\_FLASH\_CLK\_ENABLE}}
\DoxyCodeLine{2493 \textcolor{preprocessor}{\#define \_\_FLASH\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_FLASH\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2494 \textcolor{preprocessor}{\#define \_\_FLASH\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_FLASH\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2495 \textcolor{preprocessor}{\#define \_\_FLASH\_FORCE\_RESET \_\_HAL\_RCC\_FLASH\_FORCE\_RESET}}
\DoxyCodeLine{2496 \textcolor{preprocessor}{\#define \_\_FLASH\_RELEASE\_RESET \_\_HAL\_RCC\_FLASH\_RELEASE\_RESET}}
\DoxyCodeLine{2497 \textcolor{preprocessor}{\#define \_\_FLITF\_CLK\_DISABLE       \_\_HAL\_RCC\_FLITF\_CLK\_DISABLE}}
\DoxyCodeLine{2498 \textcolor{preprocessor}{\#define \_\_FLITF\_CLK\_ENABLE        \_\_HAL\_RCC\_FLITF\_CLK\_ENABLE}}
\DoxyCodeLine{2499 \textcolor{preprocessor}{\#define \_\_FLITF\_FORCE\_RESET       \_\_HAL\_RCC\_FLITF\_FORCE\_RESET}}
\DoxyCodeLine{2500 \textcolor{preprocessor}{\#define \_\_FLITF\_RELEASE\_RESET     \_\_HAL\_RCC\_FLITF\_RELEASE\_RESET}}
\DoxyCodeLine{2501 \textcolor{preprocessor}{\#define \_\_FLITF\_CLK\_SLEEP\_ENABLE  \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2502 \textcolor{preprocessor}{\#define \_\_FLITF\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2503 \textcolor{preprocessor}{\#define \_\_FMC\_CLK\_DISABLE \_\_HAL\_RCC\_FMC\_CLK\_DISABLE}}
\DoxyCodeLine{2504 \textcolor{preprocessor}{\#define \_\_FMC\_CLK\_ENABLE \_\_HAL\_RCC\_FMC\_CLK\_ENABLE}}
\DoxyCodeLine{2505 \textcolor{preprocessor}{\#define \_\_FMC\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_FMC\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2506 \textcolor{preprocessor}{\#define \_\_FMC\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_FMC\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2507 \textcolor{preprocessor}{\#define \_\_FMC\_FORCE\_RESET \_\_HAL\_RCC\_FMC\_FORCE\_RESET}}
\DoxyCodeLine{2508 \textcolor{preprocessor}{\#define \_\_FMC\_RELEASE\_RESET \_\_HAL\_RCC\_FMC\_RELEASE\_RESET}}
\DoxyCodeLine{2509 \textcolor{preprocessor}{\#define \_\_FSMC\_CLK\_DISABLE \_\_HAL\_RCC\_FSMC\_CLK\_DISABLE}}
\DoxyCodeLine{2510 \textcolor{preprocessor}{\#define \_\_FSMC\_CLK\_ENABLE \_\_HAL\_RCC\_FSMC\_CLK\_ENABLE}}
\DoxyCodeLine{2511 \textcolor{preprocessor}{\#define \_\_GPIOA\_CLK\_DISABLE \_\_HAL\_RCC\_GPIOA\_CLK\_DISABLE}}
\DoxyCodeLine{2512 \textcolor{preprocessor}{\#define \_\_GPIOA\_CLK\_ENABLE \_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE}}
\DoxyCodeLine{2513 \textcolor{preprocessor}{\#define \_\_GPIOA\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2514 \textcolor{preprocessor}{\#define \_\_GPIOA\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2515 \textcolor{preprocessor}{\#define \_\_GPIOA\_FORCE\_RESET \_\_HAL\_RCC\_GPIOA\_FORCE\_RESET}}
\DoxyCodeLine{2516 \textcolor{preprocessor}{\#define \_\_GPIOA\_RELEASE\_RESET \_\_HAL\_RCC\_GPIOA\_RELEASE\_RESET}}
\DoxyCodeLine{2517 \textcolor{preprocessor}{\#define \_\_GPIOB\_CLK\_DISABLE \_\_HAL\_RCC\_GPIOB\_CLK\_DISABLE}}
\DoxyCodeLine{2518 \textcolor{preprocessor}{\#define \_\_GPIOB\_CLK\_ENABLE \_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE}}
\DoxyCodeLine{2519 \textcolor{preprocessor}{\#define \_\_GPIOB\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2520 \textcolor{preprocessor}{\#define \_\_GPIOB\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2521 \textcolor{preprocessor}{\#define \_\_GPIOB\_FORCE\_RESET \_\_HAL\_RCC\_GPIOB\_FORCE\_RESET}}
\DoxyCodeLine{2522 \textcolor{preprocessor}{\#define \_\_GPIOB\_RELEASE\_RESET \_\_HAL\_RCC\_GPIOB\_RELEASE\_RESET}}
\DoxyCodeLine{2523 \textcolor{preprocessor}{\#define \_\_GPIOC\_CLK\_DISABLE \_\_HAL\_RCC\_GPIOC\_CLK\_DISABLE}}
\DoxyCodeLine{2524 \textcolor{preprocessor}{\#define \_\_GPIOC\_CLK\_ENABLE \_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE}}
\DoxyCodeLine{2525 \textcolor{preprocessor}{\#define \_\_GPIOC\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2526 \textcolor{preprocessor}{\#define \_\_GPIOC\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2527 \textcolor{preprocessor}{\#define \_\_GPIOC\_FORCE\_RESET \_\_HAL\_RCC\_GPIOC\_FORCE\_RESET}}
\DoxyCodeLine{2528 \textcolor{preprocessor}{\#define \_\_GPIOC\_RELEASE\_RESET \_\_HAL\_RCC\_GPIOC\_RELEASE\_RESET}}
\DoxyCodeLine{2529 \textcolor{preprocessor}{\#define \_\_GPIOD\_CLK\_DISABLE \_\_HAL\_RCC\_GPIOD\_CLK\_DISABLE}}
\DoxyCodeLine{2530 \textcolor{preprocessor}{\#define \_\_GPIOD\_CLK\_ENABLE \_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE}}
\DoxyCodeLine{2531 \textcolor{preprocessor}{\#define \_\_GPIOD\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2532 \textcolor{preprocessor}{\#define \_\_GPIOD\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2533 \textcolor{preprocessor}{\#define \_\_GPIOD\_FORCE\_RESET \_\_HAL\_RCC\_GPIOD\_FORCE\_RESET}}
\DoxyCodeLine{2534 \textcolor{preprocessor}{\#define \_\_GPIOD\_RELEASE\_RESET \_\_HAL\_RCC\_GPIOD\_RELEASE\_RESET}}
\DoxyCodeLine{2535 \textcolor{preprocessor}{\#define \_\_GPIOE\_CLK\_DISABLE \_\_HAL\_RCC\_GPIOE\_CLK\_DISABLE}}
\DoxyCodeLine{2536 \textcolor{preprocessor}{\#define \_\_GPIOE\_CLK\_ENABLE \_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE}}
\DoxyCodeLine{2537 \textcolor{preprocessor}{\#define \_\_GPIOE\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2538 \textcolor{preprocessor}{\#define \_\_GPIOE\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2539 \textcolor{preprocessor}{\#define \_\_GPIOE\_FORCE\_RESET \_\_HAL\_RCC\_GPIOE\_FORCE\_RESET}}
\DoxyCodeLine{2540 \textcolor{preprocessor}{\#define \_\_GPIOE\_RELEASE\_RESET \_\_HAL\_RCC\_GPIOE\_RELEASE\_RESET}}
\DoxyCodeLine{2541 \textcolor{preprocessor}{\#define \_\_GPIOF\_CLK\_DISABLE \_\_HAL\_RCC\_GPIOF\_CLK\_DISABLE}}
\DoxyCodeLine{2542 \textcolor{preprocessor}{\#define \_\_GPIOF\_CLK\_ENABLE \_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE}}
\DoxyCodeLine{2543 \textcolor{preprocessor}{\#define \_\_GPIOF\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2544 \textcolor{preprocessor}{\#define \_\_GPIOF\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2545 \textcolor{preprocessor}{\#define \_\_GPIOF\_FORCE\_RESET \_\_HAL\_RCC\_GPIOF\_FORCE\_RESET}}
\DoxyCodeLine{2546 \textcolor{preprocessor}{\#define \_\_GPIOF\_RELEASE\_RESET \_\_HAL\_RCC\_GPIOF\_RELEASE\_RESET}}
\DoxyCodeLine{2547 \textcolor{preprocessor}{\#define \_\_GPIOG\_CLK\_DISABLE \_\_HAL\_RCC\_GPIOG\_CLK\_DISABLE}}
\DoxyCodeLine{2548 \textcolor{preprocessor}{\#define \_\_GPIOG\_CLK\_ENABLE \_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE}}
\DoxyCodeLine{2549 \textcolor{preprocessor}{\#define \_\_GPIOG\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2550 \textcolor{preprocessor}{\#define \_\_GPIOG\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2551 \textcolor{preprocessor}{\#define \_\_GPIOG\_FORCE\_RESET \_\_HAL\_RCC\_GPIOG\_FORCE\_RESET}}
\DoxyCodeLine{2552 \textcolor{preprocessor}{\#define \_\_GPIOG\_RELEASE\_RESET \_\_HAL\_RCC\_GPIOG\_RELEASE\_RESET}}
\DoxyCodeLine{2553 \textcolor{preprocessor}{\#define \_\_GPIOH\_CLK\_DISABLE \_\_HAL\_RCC\_GPIOH\_CLK\_DISABLE}}
\DoxyCodeLine{2554 \textcolor{preprocessor}{\#define \_\_GPIOH\_CLK\_ENABLE \_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE}}
\DoxyCodeLine{2555 \textcolor{preprocessor}{\#define \_\_GPIOH\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_GPIOH\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2556 \textcolor{preprocessor}{\#define \_\_GPIOH\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_GPIOH\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2557 \textcolor{preprocessor}{\#define \_\_GPIOH\_FORCE\_RESET \_\_HAL\_RCC\_GPIOH\_FORCE\_RESET}}
\DoxyCodeLine{2558 \textcolor{preprocessor}{\#define \_\_GPIOH\_RELEASE\_RESET \_\_HAL\_RCC\_GPIOH\_RELEASE\_RESET}}
\DoxyCodeLine{2559 \textcolor{preprocessor}{\#define \_\_I2C1\_CLK\_DISABLE \_\_HAL\_RCC\_I2C1\_CLK\_DISABLE}}
\DoxyCodeLine{2560 \textcolor{preprocessor}{\#define \_\_I2C1\_CLK\_ENABLE \_\_HAL\_RCC\_I2C1\_CLK\_ENABLE}}
\DoxyCodeLine{2561 \textcolor{preprocessor}{\#define \_\_I2C1\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2562 \textcolor{preprocessor}{\#define \_\_I2C1\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2563 \textcolor{preprocessor}{\#define \_\_I2C1\_FORCE\_RESET \_\_HAL\_RCC\_I2C1\_FORCE\_RESET}}
\DoxyCodeLine{2564 \textcolor{preprocessor}{\#define \_\_I2C1\_RELEASE\_RESET \_\_HAL\_RCC\_I2C1\_RELEASE\_RESET}}
\DoxyCodeLine{2565 \textcolor{preprocessor}{\#define \_\_I2C2\_CLK\_DISABLE \_\_HAL\_RCC\_I2C2\_CLK\_DISABLE}}
\DoxyCodeLine{2566 \textcolor{preprocessor}{\#define \_\_I2C2\_CLK\_ENABLE \_\_HAL\_RCC\_I2C2\_CLK\_ENABLE}}
\DoxyCodeLine{2567 \textcolor{preprocessor}{\#define \_\_I2C2\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2568 \textcolor{preprocessor}{\#define \_\_I2C2\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2569 \textcolor{preprocessor}{\#define \_\_I2C2\_FORCE\_RESET \_\_HAL\_RCC\_I2C2\_FORCE\_RESET}}
\DoxyCodeLine{2570 \textcolor{preprocessor}{\#define \_\_I2C2\_RELEASE\_RESET \_\_HAL\_RCC\_I2C2\_RELEASE\_RESET}}
\DoxyCodeLine{2571 \textcolor{preprocessor}{\#define \_\_I2C3\_CLK\_DISABLE \_\_HAL\_RCC\_I2C3\_CLK\_DISABLE}}
\DoxyCodeLine{2572 \textcolor{preprocessor}{\#define \_\_I2C3\_CLK\_ENABLE \_\_HAL\_RCC\_I2C3\_CLK\_ENABLE}}
\DoxyCodeLine{2573 \textcolor{preprocessor}{\#define \_\_I2C3\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2574 \textcolor{preprocessor}{\#define \_\_I2C3\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2575 \textcolor{preprocessor}{\#define \_\_I2C3\_FORCE\_RESET \_\_HAL\_RCC\_I2C3\_FORCE\_RESET}}
\DoxyCodeLine{2576 \textcolor{preprocessor}{\#define \_\_I2C3\_RELEASE\_RESET \_\_HAL\_RCC\_I2C3\_RELEASE\_RESET}}
\DoxyCodeLine{2577 \textcolor{preprocessor}{\#define \_\_LCD\_CLK\_DISABLE \_\_HAL\_RCC\_LCD\_CLK\_DISABLE}}
\DoxyCodeLine{2578 \textcolor{preprocessor}{\#define \_\_LCD\_CLK\_ENABLE \_\_HAL\_RCC\_LCD\_CLK\_ENABLE}}
\DoxyCodeLine{2579 \textcolor{preprocessor}{\#define \_\_LCD\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_LCD\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2580 \textcolor{preprocessor}{\#define \_\_LCD\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_LCD\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2581 \textcolor{preprocessor}{\#define \_\_LCD\_FORCE\_RESET \_\_HAL\_RCC\_LCD\_FORCE\_RESET}}
\DoxyCodeLine{2582 \textcolor{preprocessor}{\#define \_\_LCD\_RELEASE\_RESET \_\_HAL\_RCC\_LCD\_RELEASE\_RESET}}
\DoxyCodeLine{2583 \textcolor{preprocessor}{\#define \_\_LPTIM1\_CLK\_DISABLE \_\_HAL\_RCC\_LPTIM1\_CLK\_DISABLE}}
\DoxyCodeLine{2584 \textcolor{preprocessor}{\#define \_\_LPTIM1\_CLK\_ENABLE \_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE}}
\DoxyCodeLine{2585 \textcolor{preprocessor}{\#define \_\_LPTIM1\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2586 \textcolor{preprocessor}{\#define \_\_LPTIM1\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2587 \textcolor{preprocessor}{\#define \_\_LPTIM1\_FORCE\_RESET \_\_HAL\_RCC\_LPTIM1\_FORCE\_RESET}}
\DoxyCodeLine{2588 \textcolor{preprocessor}{\#define \_\_LPTIM1\_RELEASE\_RESET \_\_HAL\_RCC\_LPTIM1\_RELEASE\_RESET}}
\DoxyCodeLine{2589 \textcolor{preprocessor}{\#define \_\_LPTIM2\_CLK\_DISABLE \_\_HAL\_RCC\_LPTIM2\_CLK\_DISABLE}}
\DoxyCodeLine{2590 \textcolor{preprocessor}{\#define \_\_LPTIM2\_CLK\_ENABLE \_\_HAL\_RCC\_LPTIM2\_CLK\_ENABLE}}
\DoxyCodeLine{2591 \textcolor{preprocessor}{\#define \_\_LPTIM2\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_LPTIM2\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2592 \textcolor{preprocessor}{\#define \_\_LPTIM2\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_LPTIM2\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2593 \textcolor{preprocessor}{\#define \_\_LPTIM2\_FORCE\_RESET \_\_HAL\_RCC\_LPTIM2\_FORCE\_RESET}}
\DoxyCodeLine{2594 \textcolor{preprocessor}{\#define \_\_LPTIM2\_RELEASE\_RESET \_\_HAL\_RCC\_LPTIM2\_RELEASE\_RESET}}
\DoxyCodeLine{2595 \textcolor{preprocessor}{\#define \_\_LPUART1\_CLK\_DISABLE \_\_HAL\_RCC\_LPUART1\_CLK\_DISABLE}}
\DoxyCodeLine{2596 \textcolor{preprocessor}{\#define \_\_LPUART1\_CLK\_ENABLE \_\_HAL\_RCC\_LPUART1\_CLK\_ENABLE}}
\DoxyCodeLine{2597 \textcolor{preprocessor}{\#define \_\_LPUART1\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_LPUART1\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2598 \textcolor{preprocessor}{\#define \_\_LPUART1\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_LPUART1\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2599 \textcolor{preprocessor}{\#define \_\_LPUART1\_FORCE\_RESET \_\_HAL\_RCC\_LPUART1\_FORCE\_RESET}}
\DoxyCodeLine{2600 \textcolor{preprocessor}{\#define \_\_LPUART1\_RELEASE\_RESET \_\_HAL\_RCC\_LPUART1\_RELEASE\_RESET}}
\DoxyCodeLine{2601 \textcolor{preprocessor}{\#define \_\_OPAMP\_CLK\_DISABLE \_\_HAL\_RCC\_OPAMP\_CLK\_DISABLE}}
\DoxyCodeLine{2602 \textcolor{preprocessor}{\#define \_\_OPAMP\_CLK\_ENABLE \_\_HAL\_RCC\_OPAMP\_CLK\_ENABLE}}
\DoxyCodeLine{2603 \textcolor{preprocessor}{\#define \_\_OPAMP\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_OPAMP\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2604 \textcolor{preprocessor}{\#define \_\_OPAMP\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_OPAMP\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2605 \textcolor{preprocessor}{\#define \_\_OPAMP\_FORCE\_RESET \_\_HAL\_RCC\_OPAMP\_FORCE\_RESET}}
\DoxyCodeLine{2606 \textcolor{preprocessor}{\#define \_\_OPAMP\_RELEASE\_RESET \_\_HAL\_RCC\_OPAMP\_RELEASE\_RESET}}
\DoxyCodeLine{2607 \textcolor{preprocessor}{\#define \_\_OTGFS\_CLK\_DISABLE \_\_HAL\_RCC\_OTGFS\_CLK\_DISABLE}}
\DoxyCodeLine{2608 \textcolor{preprocessor}{\#define \_\_OTGFS\_CLK\_ENABLE \_\_HAL\_RCC\_OTGFS\_CLK\_ENABLE}}
\DoxyCodeLine{2609 \textcolor{preprocessor}{\#define \_\_OTGFS\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_OTGFS\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2610 \textcolor{preprocessor}{\#define \_\_OTGFS\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_OTGFS\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2611 \textcolor{preprocessor}{\#define \_\_OTGFS\_FORCE\_RESET \_\_HAL\_RCC\_OTGFS\_FORCE\_RESET}}
\DoxyCodeLine{2612 \textcolor{preprocessor}{\#define \_\_OTGFS\_RELEASE\_RESET \_\_HAL\_RCC\_OTGFS\_RELEASE\_RESET}}
\DoxyCodeLine{2613 \textcolor{preprocessor}{\#define \_\_PWR\_CLK\_DISABLE \_\_HAL\_RCC\_PWR\_CLK\_DISABLE}}
\DoxyCodeLine{2614 \textcolor{preprocessor}{\#define \_\_PWR\_CLK\_ENABLE \_\_HAL\_RCC\_PWR\_CLK\_ENABLE}}
\DoxyCodeLine{2615 \textcolor{preprocessor}{\#define \_\_PWR\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_PWR\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2616 \textcolor{preprocessor}{\#define \_\_PWR\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_PWR\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2617 \textcolor{preprocessor}{\#define \_\_PWR\_FORCE\_RESET \_\_HAL\_RCC\_PWR\_FORCE\_RESET}}
\DoxyCodeLine{2618 \textcolor{preprocessor}{\#define \_\_PWR\_RELEASE\_RESET \_\_HAL\_RCC\_PWR\_RELEASE\_RESET}}
\DoxyCodeLine{2619 \textcolor{preprocessor}{\#define \_\_QSPI\_CLK\_DISABLE \_\_HAL\_RCC\_QSPI\_CLK\_DISABLE}}
\DoxyCodeLine{2620 \textcolor{preprocessor}{\#define \_\_QSPI\_CLK\_ENABLE \_\_HAL\_RCC\_QSPI\_CLK\_ENABLE}}
\DoxyCodeLine{2621 \textcolor{preprocessor}{\#define \_\_QSPI\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2622 \textcolor{preprocessor}{\#define \_\_QSPI\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2623 \textcolor{preprocessor}{\#define \_\_QSPI\_FORCE\_RESET \_\_HAL\_RCC\_QSPI\_FORCE\_RESET}}
\DoxyCodeLine{2624 \textcolor{preprocessor}{\#define \_\_QSPI\_RELEASE\_RESET \_\_HAL\_RCC\_QSPI\_RELEASE\_RESET}}
\DoxyCodeLine{2625 }
\DoxyCodeLine{2626 \textcolor{preprocessor}{\#if defined(STM32WB)}}
\DoxyCodeLine{2627 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_CLK\_DISABLE            \_\_HAL\_RCC\_QUADSPI\_CLK\_DISABLE}}
\DoxyCodeLine{2628 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_CLK\_ENABLE             \_\_HAL\_RCC\_QUADSPI\_CLK\_ENABLE}}
\DoxyCodeLine{2629 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_DISABLE      \_\_HAL\_RCC\_QUADSPI\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2630 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_ENABLE       \_\_HAL\_RCC\_QUADSPI\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2631 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_FORCE\_RESET            \_\_HAL\_RCC\_QUADSPI\_FORCE\_RESET}}
\DoxyCodeLine{2632 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_RELEASE\_RESET          \_\_HAL\_RCC\_QUADSPI\_RELEASE\_RESET}}
\DoxyCodeLine{2633 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_IS\_CLK\_ENABLED         \_\_HAL\_RCC\_QUADSPI\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{2634 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_IS\_CLK\_DISABLED        \_\_HAL\_RCC\_QUADSPI\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{2635 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_IS\_CLK\_SLEEP\_ENABLED   \_\_HAL\_RCC\_QUADSPI\_IS\_CLK\_SLEEP\_ENABLED}}
\DoxyCodeLine{2636 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_IS\_CLK\_SLEEP\_DISABLED  \_\_HAL\_RCC\_QUADSPI\_IS\_CLK\_SLEEP\_DISABLED}}
\DoxyCodeLine{2637 \textcolor{preprocessor}{\#define QSPI\_IRQHandler QUADSPI\_IRQHandler}}
\DoxyCodeLine{2638 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_HAL\_RCC\_QUADSPI\_CLK\_ENABLE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2639 }
\DoxyCodeLine{2640 \textcolor{preprocessor}{\#define \_\_RNG\_CLK\_DISABLE \_\_HAL\_RCC\_RNG\_CLK\_DISABLE}}
\DoxyCodeLine{2641 \textcolor{preprocessor}{\#define \_\_RNG\_CLK\_ENABLE \_\_HAL\_RCC\_RNG\_CLK\_ENABLE}}
\DoxyCodeLine{2642 \textcolor{preprocessor}{\#define \_\_RNG\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2643 \textcolor{preprocessor}{\#define \_\_RNG\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2644 \textcolor{preprocessor}{\#define \_\_RNG\_FORCE\_RESET \_\_HAL\_RCC\_RNG\_FORCE\_RESET}}
\DoxyCodeLine{2645 \textcolor{preprocessor}{\#define \_\_RNG\_RELEASE\_RESET \_\_HAL\_RCC\_RNG\_RELEASE\_RESET}}
\DoxyCodeLine{2646 \textcolor{preprocessor}{\#define \_\_SAI1\_CLK\_DISABLE \_\_HAL\_RCC\_SAI1\_CLK\_DISABLE}}
\DoxyCodeLine{2647 \textcolor{preprocessor}{\#define \_\_SAI1\_CLK\_ENABLE \_\_HAL\_RCC\_SAI1\_CLK\_ENABLE}}
\DoxyCodeLine{2648 \textcolor{preprocessor}{\#define \_\_SAI1\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2649 \textcolor{preprocessor}{\#define \_\_SAI1\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2650 \textcolor{preprocessor}{\#define \_\_SAI1\_FORCE\_RESET \_\_HAL\_RCC\_SAI1\_FORCE\_RESET}}
\DoxyCodeLine{2651 \textcolor{preprocessor}{\#define \_\_SAI1\_RELEASE\_RESET \_\_HAL\_RCC\_SAI1\_RELEASE\_RESET}}
\DoxyCodeLine{2652 \textcolor{preprocessor}{\#define \_\_SAI2\_CLK\_DISABLE \_\_HAL\_RCC\_SAI2\_CLK\_DISABLE}}
\DoxyCodeLine{2653 \textcolor{preprocessor}{\#define \_\_SAI2\_CLK\_ENABLE \_\_HAL\_RCC\_SAI2\_CLK\_ENABLE}}
\DoxyCodeLine{2654 \textcolor{preprocessor}{\#define \_\_SAI2\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_SAI2\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2655 \textcolor{preprocessor}{\#define \_\_SAI2\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_SAI2\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2656 \textcolor{preprocessor}{\#define \_\_SAI2\_FORCE\_RESET \_\_HAL\_RCC\_SAI2\_FORCE\_RESET}}
\DoxyCodeLine{2657 \textcolor{preprocessor}{\#define \_\_SAI2\_RELEASE\_RESET \_\_HAL\_RCC\_SAI2\_RELEASE\_RESET}}
\DoxyCodeLine{2658 \textcolor{preprocessor}{\#define \_\_SDIO\_CLK\_DISABLE \_\_HAL\_RCC\_SDIO\_CLK\_DISABLE}}
\DoxyCodeLine{2659 \textcolor{preprocessor}{\#define \_\_SDIO\_CLK\_ENABLE \_\_HAL\_RCC\_SDIO\_CLK\_ENABLE}}
\DoxyCodeLine{2660 \textcolor{preprocessor}{\#define \_\_SDMMC\_CLK\_DISABLE \_\_HAL\_RCC\_SDMMC\_CLK\_DISABLE}}
\DoxyCodeLine{2661 \textcolor{preprocessor}{\#define \_\_SDMMC\_CLK\_ENABLE \_\_HAL\_RCC\_SDMMC\_CLK\_ENABLE}}
\DoxyCodeLine{2662 \textcolor{preprocessor}{\#define \_\_SDMMC\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_SDMMC\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2663 \textcolor{preprocessor}{\#define \_\_SDMMC\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_SDMMC\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2664 \textcolor{preprocessor}{\#define \_\_SDMMC\_FORCE\_RESET \_\_HAL\_RCC\_SDMMC\_FORCE\_RESET}}
\DoxyCodeLine{2665 \textcolor{preprocessor}{\#define \_\_SDMMC\_RELEASE\_RESET \_\_HAL\_RCC\_SDMMC\_RELEASE\_RESET}}
\DoxyCodeLine{2666 \textcolor{preprocessor}{\#define \_\_SPI1\_CLK\_DISABLE \_\_HAL\_RCC\_SPI1\_CLK\_DISABLE}}
\DoxyCodeLine{2667 \textcolor{preprocessor}{\#define \_\_SPI1\_CLK\_ENABLE \_\_HAL\_RCC\_SPI1\_CLK\_ENABLE}}
\DoxyCodeLine{2668 \textcolor{preprocessor}{\#define \_\_SPI1\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2669 \textcolor{preprocessor}{\#define \_\_SPI1\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2670 \textcolor{preprocessor}{\#define \_\_SPI1\_FORCE\_RESET \_\_HAL\_RCC\_SPI1\_FORCE\_RESET}}
\DoxyCodeLine{2671 \textcolor{preprocessor}{\#define \_\_SPI1\_RELEASE\_RESET \_\_HAL\_RCC\_SPI1\_RELEASE\_RESET}}
\DoxyCodeLine{2672 \textcolor{preprocessor}{\#define \_\_SPI2\_CLK\_DISABLE \_\_HAL\_RCC\_SPI2\_CLK\_DISABLE}}
\DoxyCodeLine{2673 \textcolor{preprocessor}{\#define \_\_SPI2\_CLK\_ENABLE \_\_HAL\_RCC\_SPI2\_CLK\_ENABLE}}
\DoxyCodeLine{2674 \textcolor{preprocessor}{\#define \_\_SPI2\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2675 \textcolor{preprocessor}{\#define \_\_SPI2\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2676 \textcolor{preprocessor}{\#define \_\_SPI2\_FORCE\_RESET \_\_HAL\_RCC\_SPI2\_FORCE\_RESET}}
\DoxyCodeLine{2677 \textcolor{preprocessor}{\#define \_\_SPI2\_RELEASE\_RESET \_\_HAL\_RCC\_SPI2\_RELEASE\_RESET}}
\DoxyCodeLine{2678 \textcolor{preprocessor}{\#define \_\_SPI3\_CLK\_DISABLE \_\_HAL\_RCC\_SPI3\_CLK\_DISABLE}}
\DoxyCodeLine{2679 \textcolor{preprocessor}{\#define \_\_SPI3\_CLK\_ENABLE \_\_HAL\_RCC\_SPI3\_CLK\_ENABLE}}
\DoxyCodeLine{2680 \textcolor{preprocessor}{\#define \_\_SPI3\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2681 \textcolor{preprocessor}{\#define \_\_SPI3\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2682 \textcolor{preprocessor}{\#define \_\_SPI3\_FORCE\_RESET \_\_HAL\_RCC\_SPI3\_FORCE\_RESET}}
\DoxyCodeLine{2683 \textcolor{preprocessor}{\#define \_\_SPI3\_RELEASE\_RESET \_\_HAL\_RCC\_SPI3\_RELEASE\_RESET}}
\DoxyCodeLine{2684 \textcolor{preprocessor}{\#define \_\_SRAM\_CLK\_DISABLE \_\_HAL\_RCC\_SRAM\_CLK\_DISABLE}}
\DoxyCodeLine{2685 \textcolor{preprocessor}{\#define \_\_SRAM\_CLK\_ENABLE \_\_HAL\_RCC\_SRAM\_CLK\_ENABLE}}
\DoxyCodeLine{2686 \textcolor{preprocessor}{\#define \_\_SRAM1\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2687 \textcolor{preprocessor}{\#define \_\_SRAM1\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2688 \textcolor{preprocessor}{\#define \_\_SRAM2\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2689 \textcolor{preprocessor}{\#define \_\_SRAM2\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2690 \textcolor{preprocessor}{\#define \_\_SWPMI1\_CLK\_DISABLE \_\_HAL\_RCC\_SWPMI1\_CLK\_DISABLE}}
\DoxyCodeLine{2691 \textcolor{preprocessor}{\#define \_\_SWPMI1\_CLK\_ENABLE \_\_HAL\_RCC\_SWPMI1\_CLK\_ENABLE}}
\DoxyCodeLine{2692 \textcolor{preprocessor}{\#define \_\_SWPMI1\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_SWPMI1\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2693 \textcolor{preprocessor}{\#define \_\_SWPMI1\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_SWPMI1\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2694 \textcolor{preprocessor}{\#define \_\_SWPMI1\_FORCE\_RESET \_\_HAL\_RCC\_SWPMI1\_FORCE\_RESET}}
\DoxyCodeLine{2695 \textcolor{preprocessor}{\#define \_\_SWPMI1\_RELEASE\_RESET \_\_HAL\_RCC\_SWPMI1\_RELEASE\_RESET}}
\DoxyCodeLine{2696 \textcolor{preprocessor}{\#define \_\_SYSCFG\_CLK\_DISABLE \_\_HAL\_RCC\_SYSCFG\_CLK\_DISABLE}}
\DoxyCodeLine{2697 \textcolor{preprocessor}{\#define \_\_SYSCFG\_CLK\_ENABLE \_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE}}
\DoxyCodeLine{2698 \textcolor{preprocessor}{\#define \_\_SYSCFG\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_SYSCFG\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2699 \textcolor{preprocessor}{\#define \_\_SYSCFG\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_SYSCFG\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2700 \textcolor{preprocessor}{\#define \_\_SYSCFG\_FORCE\_RESET \_\_HAL\_RCC\_SYSCFG\_FORCE\_RESET}}
\DoxyCodeLine{2701 \textcolor{preprocessor}{\#define \_\_SYSCFG\_RELEASE\_RESET \_\_HAL\_RCC\_SYSCFG\_RELEASE\_RESET}}
\DoxyCodeLine{2702 \textcolor{preprocessor}{\#define \_\_TIM1\_CLK\_DISABLE \_\_HAL\_RCC\_TIM1\_CLK\_DISABLE}}
\DoxyCodeLine{2703 \textcolor{preprocessor}{\#define \_\_TIM1\_CLK\_ENABLE \_\_HAL\_RCC\_TIM1\_CLK\_ENABLE}}
\DoxyCodeLine{2704 \textcolor{preprocessor}{\#define \_\_TIM1\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2705 \textcolor{preprocessor}{\#define \_\_TIM1\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2706 \textcolor{preprocessor}{\#define \_\_TIM1\_FORCE\_RESET \_\_HAL\_RCC\_TIM1\_FORCE\_RESET}}
\DoxyCodeLine{2707 \textcolor{preprocessor}{\#define \_\_TIM1\_RELEASE\_RESET \_\_HAL\_RCC\_TIM1\_RELEASE\_RESET}}
\DoxyCodeLine{2708 \textcolor{preprocessor}{\#define \_\_TIM10\_CLK\_DISABLE \_\_HAL\_RCC\_TIM10\_CLK\_DISABLE}}
\DoxyCodeLine{2709 \textcolor{preprocessor}{\#define \_\_TIM10\_CLK\_ENABLE \_\_HAL\_RCC\_TIM10\_CLK\_ENABLE}}
\DoxyCodeLine{2710 \textcolor{preprocessor}{\#define \_\_TIM10\_FORCE\_RESET \_\_HAL\_RCC\_TIM10\_FORCE\_RESET}}
\DoxyCodeLine{2711 \textcolor{preprocessor}{\#define \_\_TIM10\_RELEASE\_RESET \_\_HAL\_RCC\_TIM10\_RELEASE\_RESET}}
\DoxyCodeLine{2712 \textcolor{preprocessor}{\#define \_\_TIM11\_CLK\_DISABLE \_\_HAL\_RCC\_TIM11\_CLK\_DISABLE}}
\DoxyCodeLine{2713 \textcolor{preprocessor}{\#define \_\_TIM11\_CLK\_ENABLE \_\_HAL\_RCC\_TIM11\_CLK\_ENABLE}}
\DoxyCodeLine{2714 \textcolor{preprocessor}{\#define \_\_TIM11\_FORCE\_RESET \_\_HAL\_RCC\_TIM11\_FORCE\_RESET}}
\DoxyCodeLine{2715 \textcolor{preprocessor}{\#define \_\_TIM11\_RELEASE\_RESET \_\_HAL\_RCC\_TIM11\_RELEASE\_RESET}}
\DoxyCodeLine{2716 \textcolor{preprocessor}{\#define \_\_TIM12\_CLK\_DISABLE \_\_HAL\_RCC\_TIM12\_CLK\_DISABLE}}
\DoxyCodeLine{2717 \textcolor{preprocessor}{\#define \_\_TIM12\_CLK\_ENABLE \_\_HAL\_RCC\_TIM12\_CLK\_ENABLE}}
\DoxyCodeLine{2718 \textcolor{preprocessor}{\#define \_\_TIM12\_FORCE\_RESET \_\_HAL\_RCC\_TIM12\_FORCE\_RESET}}
\DoxyCodeLine{2719 \textcolor{preprocessor}{\#define \_\_TIM12\_RELEASE\_RESET \_\_HAL\_RCC\_TIM12\_RELEASE\_RESET}}
\DoxyCodeLine{2720 \textcolor{preprocessor}{\#define \_\_TIM13\_CLK\_DISABLE \_\_HAL\_RCC\_TIM13\_CLK\_DISABLE}}
\DoxyCodeLine{2721 \textcolor{preprocessor}{\#define \_\_TIM13\_CLK\_ENABLE \_\_HAL\_RCC\_TIM13\_CLK\_ENABLE}}
\DoxyCodeLine{2722 \textcolor{preprocessor}{\#define \_\_TIM13\_FORCE\_RESET \_\_HAL\_RCC\_TIM13\_FORCE\_RESET}}
\DoxyCodeLine{2723 \textcolor{preprocessor}{\#define \_\_TIM13\_RELEASE\_RESET \_\_HAL\_RCC\_TIM13\_RELEASE\_RESET}}
\DoxyCodeLine{2724 \textcolor{preprocessor}{\#define \_\_TIM14\_CLK\_DISABLE \_\_HAL\_RCC\_TIM14\_CLK\_DISABLE}}
\DoxyCodeLine{2725 \textcolor{preprocessor}{\#define \_\_TIM14\_CLK\_ENABLE \_\_HAL\_RCC\_TIM14\_CLK\_ENABLE}}
\DoxyCodeLine{2726 \textcolor{preprocessor}{\#define \_\_TIM14\_FORCE\_RESET \_\_HAL\_RCC\_TIM14\_FORCE\_RESET}}
\DoxyCodeLine{2727 \textcolor{preprocessor}{\#define \_\_TIM14\_RELEASE\_RESET \_\_HAL\_RCC\_TIM14\_RELEASE\_RESET}}
\DoxyCodeLine{2728 \textcolor{preprocessor}{\#define \_\_TIM15\_CLK\_DISABLE \_\_HAL\_RCC\_TIM15\_CLK\_DISABLE}}
\DoxyCodeLine{2729 \textcolor{preprocessor}{\#define \_\_TIM15\_CLK\_ENABLE \_\_HAL\_RCC\_TIM15\_CLK\_ENABLE}}
\DoxyCodeLine{2730 \textcolor{preprocessor}{\#define \_\_TIM15\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_TIM15\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2731 \textcolor{preprocessor}{\#define \_\_TIM15\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_TIM15\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2732 \textcolor{preprocessor}{\#define \_\_TIM15\_FORCE\_RESET \_\_HAL\_RCC\_TIM15\_FORCE\_RESET}}
\DoxyCodeLine{2733 \textcolor{preprocessor}{\#define \_\_TIM15\_RELEASE\_RESET \_\_HAL\_RCC\_TIM15\_RELEASE\_RESET}}
\DoxyCodeLine{2734 \textcolor{preprocessor}{\#define \_\_TIM16\_CLK\_DISABLE \_\_HAL\_RCC\_TIM16\_CLK\_DISABLE}}
\DoxyCodeLine{2735 \textcolor{preprocessor}{\#define \_\_TIM16\_CLK\_ENABLE \_\_HAL\_RCC\_TIM16\_CLK\_ENABLE}}
\DoxyCodeLine{2736 \textcolor{preprocessor}{\#define \_\_TIM16\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_TIM16\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2737 \textcolor{preprocessor}{\#define \_\_TIM16\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_TIM16\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2738 \textcolor{preprocessor}{\#define \_\_TIM16\_FORCE\_RESET \_\_HAL\_RCC\_TIM16\_FORCE\_RESET}}
\DoxyCodeLine{2739 \textcolor{preprocessor}{\#define \_\_TIM16\_RELEASE\_RESET \_\_HAL\_RCC\_TIM16\_RELEASE\_RESET}}
\DoxyCodeLine{2740 \textcolor{preprocessor}{\#define \_\_TIM17\_CLK\_DISABLE \_\_HAL\_RCC\_TIM17\_CLK\_DISABLE}}
\DoxyCodeLine{2741 \textcolor{preprocessor}{\#define \_\_TIM17\_CLK\_ENABLE \_\_HAL\_RCC\_TIM17\_CLK\_ENABLE}}
\DoxyCodeLine{2742 \textcolor{preprocessor}{\#define \_\_TIM17\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_TIM17\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2743 \textcolor{preprocessor}{\#define \_\_TIM17\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_TIM17\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2744 \textcolor{preprocessor}{\#define \_\_TIM17\_FORCE\_RESET \_\_HAL\_RCC\_TIM17\_FORCE\_RESET}}
\DoxyCodeLine{2745 \textcolor{preprocessor}{\#define \_\_TIM17\_RELEASE\_RESET \_\_HAL\_RCC\_TIM17\_RELEASE\_RESET}}
\DoxyCodeLine{2746 \textcolor{preprocessor}{\#define \_\_TIM2\_CLK\_DISABLE \_\_HAL\_RCC\_TIM2\_CLK\_DISABLE}}
\DoxyCodeLine{2747 \textcolor{preprocessor}{\#define \_\_TIM2\_CLK\_ENABLE \_\_HAL\_RCC\_TIM2\_CLK\_ENABLE}}
\DoxyCodeLine{2748 \textcolor{preprocessor}{\#define \_\_TIM2\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2749 \textcolor{preprocessor}{\#define \_\_TIM2\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2750 \textcolor{preprocessor}{\#define \_\_TIM2\_FORCE\_RESET \_\_HAL\_RCC\_TIM2\_FORCE\_RESET}}
\DoxyCodeLine{2751 \textcolor{preprocessor}{\#define \_\_TIM2\_RELEASE\_RESET \_\_HAL\_RCC\_TIM2\_RELEASE\_RESET}}
\DoxyCodeLine{2752 \textcolor{preprocessor}{\#define \_\_TIM3\_CLK\_DISABLE \_\_HAL\_RCC\_TIM3\_CLK\_DISABLE}}
\DoxyCodeLine{2753 \textcolor{preprocessor}{\#define \_\_TIM3\_CLK\_ENABLE \_\_HAL\_RCC\_TIM3\_CLK\_ENABLE}}
\DoxyCodeLine{2754 \textcolor{preprocessor}{\#define \_\_TIM3\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2755 \textcolor{preprocessor}{\#define \_\_TIM3\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2756 \textcolor{preprocessor}{\#define \_\_TIM3\_FORCE\_RESET \_\_HAL\_RCC\_TIM3\_FORCE\_RESET}}
\DoxyCodeLine{2757 \textcolor{preprocessor}{\#define \_\_TIM3\_RELEASE\_RESET \_\_HAL\_RCC\_TIM3\_RELEASE\_RESET}}
\DoxyCodeLine{2758 \textcolor{preprocessor}{\#define \_\_TIM4\_CLK\_DISABLE \_\_HAL\_RCC\_TIM4\_CLK\_DISABLE}}
\DoxyCodeLine{2759 \textcolor{preprocessor}{\#define \_\_TIM4\_CLK\_ENABLE \_\_HAL\_RCC\_TIM4\_CLK\_ENABLE}}
\DoxyCodeLine{2760 \textcolor{preprocessor}{\#define \_\_TIM4\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2761 \textcolor{preprocessor}{\#define \_\_TIM4\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2762 \textcolor{preprocessor}{\#define \_\_TIM4\_FORCE\_RESET \_\_HAL\_RCC\_TIM4\_FORCE\_RESET}}
\DoxyCodeLine{2763 \textcolor{preprocessor}{\#define \_\_TIM4\_RELEASE\_RESET \_\_HAL\_RCC\_TIM4\_RELEASE\_RESET}}
\DoxyCodeLine{2764 \textcolor{preprocessor}{\#define \_\_TIM5\_CLK\_DISABLE \_\_HAL\_RCC\_TIM5\_CLK\_DISABLE}}
\DoxyCodeLine{2765 \textcolor{preprocessor}{\#define \_\_TIM5\_CLK\_ENABLE \_\_HAL\_RCC\_TIM5\_CLK\_ENABLE}}
\DoxyCodeLine{2766 \textcolor{preprocessor}{\#define \_\_TIM5\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2767 \textcolor{preprocessor}{\#define \_\_TIM5\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2768 \textcolor{preprocessor}{\#define \_\_TIM5\_FORCE\_RESET \_\_HAL\_RCC\_TIM5\_FORCE\_RESET}}
\DoxyCodeLine{2769 \textcolor{preprocessor}{\#define \_\_TIM5\_RELEASE\_RESET \_\_HAL\_RCC\_TIM5\_RELEASE\_RESET}}
\DoxyCodeLine{2770 \textcolor{preprocessor}{\#define \_\_TIM6\_CLK\_DISABLE \_\_HAL\_RCC\_TIM6\_CLK\_DISABLE}}
\DoxyCodeLine{2771 \textcolor{preprocessor}{\#define \_\_TIM6\_CLK\_ENABLE \_\_HAL\_RCC\_TIM6\_CLK\_ENABLE}}
\DoxyCodeLine{2772 \textcolor{preprocessor}{\#define \_\_TIM6\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2773 \textcolor{preprocessor}{\#define \_\_TIM6\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2774 \textcolor{preprocessor}{\#define \_\_TIM6\_FORCE\_RESET \_\_HAL\_RCC\_TIM6\_FORCE\_RESET}}
\DoxyCodeLine{2775 \textcolor{preprocessor}{\#define \_\_TIM6\_RELEASE\_RESET \_\_HAL\_RCC\_TIM6\_RELEASE\_RESET}}
\DoxyCodeLine{2776 \textcolor{preprocessor}{\#define \_\_TIM7\_CLK\_DISABLE \_\_HAL\_RCC\_TIM7\_CLK\_DISABLE}}
\DoxyCodeLine{2777 \textcolor{preprocessor}{\#define \_\_TIM7\_CLK\_ENABLE \_\_HAL\_RCC\_TIM7\_CLK\_ENABLE}}
\DoxyCodeLine{2778 \textcolor{preprocessor}{\#define \_\_TIM7\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2779 \textcolor{preprocessor}{\#define \_\_TIM7\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2780 \textcolor{preprocessor}{\#define \_\_TIM7\_FORCE\_RESET \_\_HAL\_RCC\_TIM7\_FORCE\_RESET}}
\DoxyCodeLine{2781 \textcolor{preprocessor}{\#define \_\_TIM7\_RELEASE\_RESET \_\_HAL\_RCC\_TIM7\_RELEASE\_RESET}}
\DoxyCodeLine{2782 \textcolor{preprocessor}{\#define \_\_TIM8\_CLK\_DISABLE \_\_HAL\_RCC\_TIM8\_CLK\_DISABLE}}
\DoxyCodeLine{2783 \textcolor{preprocessor}{\#define \_\_TIM8\_CLK\_ENABLE \_\_HAL\_RCC\_TIM8\_CLK\_ENABLE}}
\DoxyCodeLine{2784 \textcolor{preprocessor}{\#define \_\_TIM8\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2785 \textcolor{preprocessor}{\#define \_\_TIM8\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2786 \textcolor{preprocessor}{\#define \_\_TIM8\_FORCE\_RESET \_\_HAL\_RCC\_TIM8\_FORCE\_RESET}}
\DoxyCodeLine{2787 \textcolor{preprocessor}{\#define \_\_TIM8\_RELEASE\_RESET \_\_HAL\_RCC\_TIM8\_RELEASE\_RESET}}
\DoxyCodeLine{2788 \textcolor{preprocessor}{\#define \_\_TIM9\_CLK\_DISABLE \_\_HAL\_RCC\_TIM9\_CLK\_DISABLE}}
\DoxyCodeLine{2789 \textcolor{preprocessor}{\#define \_\_TIM9\_CLK\_ENABLE \_\_HAL\_RCC\_TIM9\_CLK\_ENABLE}}
\DoxyCodeLine{2790 \textcolor{preprocessor}{\#define \_\_TIM9\_FORCE\_RESET \_\_HAL\_RCC\_TIM9\_FORCE\_RESET}}
\DoxyCodeLine{2791 \textcolor{preprocessor}{\#define \_\_TIM9\_RELEASE\_RESET \_\_HAL\_RCC\_TIM9\_RELEASE\_RESET}}
\DoxyCodeLine{2792 \textcolor{preprocessor}{\#define \_\_TSC\_CLK\_DISABLE \_\_HAL\_RCC\_TSC\_CLK\_DISABLE}}
\DoxyCodeLine{2793 \textcolor{preprocessor}{\#define \_\_TSC\_CLK\_ENABLE \_\_HAL\_RCC\_TSC\_CLK\_ENABLE}}
\DoxyCodeLine{2794 \textcolor{preprocessor}{\#define \_\_TSC\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_TSC\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2795 \textcolor{preprocessor}{\#define \_\_TSC\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_TSC\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2796 \textcolor{preprocessor}{\#define \_\_TSC\_FORCE\_RESET \_\_HAL\_RCC\_TSC\_FORCE\_RESET}}
\DoxyCodeLine{2797 \textcolor{preprocessor}{\#define \_\_TSC\_RELEASE\_RESET \_\_HAL\_RCC\_TSC\_RELEASE\_RESET}}
\DoxyCodeLine{2798 \textcolor{preprocessor}{\#define \_\_UART4\_CLK\_DISABLE \_\_HAL\_RCC\_UART4\_CLK\_DISABLE}}
\DoxyCodeLine{2799 \textcolor{preprocessor}{\#define \_\_UART4\_CLK\_ENABLE \_\_HAL\_RCC\_UART4\_CLK\_ENABLE}}
\DoxyCodeLine{2800 \textcolor{preprocessor}{\#define \_\_UART4\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2801 \textcolor{preprocessor}{\#define \_\_UART4\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2802 \textcolor{preprocessor}{\#define \_\_UART4\_FORCE\_RESET \_\_HAL\_RCC\_UART4\_FORCE\_RESET}}
\DoxyCodeLine{2803 \textcolor{preprocessor}{\#define \_\_UART4\_RELEASE\_RESET \_\_HAL\_RCC\_UART4\_RELEASE\_RESET}}
\DoxyCodeLine{2804 \textcolor{preprocessor}{\#define \_\_UART5\_CLK\_DISABLE \_\_HAL\_RCC\_UART5\_CLK\_DISABLE}}
\DoxyCodeLine{2805 \textcolor{preprocessor}{\#define \_\_UART5\_CLK\_ENABLE \_\_HAL\_RCC\_UART5\_CLK\_ENABLE}}
\DoxyCodeLine{2806 \textcolor{preprocessor}{\#define \_\_UART5\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2807 \textcolor{preprocessor}{\#define \_\_UART5\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2808 \textcolor{preprocessor}{\#define \_\_UART5\_FORCE\_RESET \_\_HAL\_RCC\_UART5\_FORCE\_RESET}}
\DoxyCodeLine{2809 \textcolor{preprocessor}{\#define \_\_UART5\_RELEASE\_RESET \_\_HAL\_RCC\_UART5\_RELEASE\_RESET}}
\DoxyCodeLine{2810 \textcolor{preprocessor}{\#define \_\_USART1\_CLK\_DISABLE \_\_HAL\_RCC\_USART1\_CLK\_DISABLE}}
\DoxyCodeLine{2811 \textcolor{preprocessor}{\#define \_\_USART1\_CLK\_ENABLE \_\_HAL\_RCC\_USART1\_CLK\_ENABLE}}
\DoxyCodeLine{2812 \textcolor{preprocessor}{\#define \_\_USART1\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2813 \textcolor{preprocessor}{\#define \_\_USART1\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2814 \textcolor{preprocessor}{\#define \_\_USART1\_FORCE\_RESET \_\_HAL\_RCC\_USART1\_FORCE\_RESET}}
\DoxyCodeLine{2815 \textcolor{preprocessor}{\#define \_\_USART1\_RELEASE\_RESET \_\_HAL\_RCC\_USART1\_RELEASE\_RESET}}
\DoxyCodeLine{2816 \textcolor{preprocessor}{\#define \_\_USART2\_CLK\_DISABLE \_\_HAL\_RCC\_USART2\_CLK\_DISABLE}}
\DoxyCodeLine{2817 \textcolor{preprocessor}{\#define \_\_USART2\_CLK\_ENABLE \_\_HAL\_RCC\_USART2\_CLK\_ENABLE}}
\DoxyCodeLine{2818 \textcolor{preprocessor}{\#define \_\_USART2\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2819 \textcolor{preprocessor}{\#define \_\_USART2\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2820 \textcolor{preprocessor}{\#define \_\_USART2\_FORCE\_RESET \_\_HAL\_RCC\_USART2\_FORCE\_RESET}}
\DoxyCodeLine{2821 \textcolor{preprocessor}{\#define \_\_USART2\_RELEASE\_RESET \_\_HAL\_RCC\_USART2\_RELEASE\_RESET}}
\DoxyCodeLine{2822 \textcolor{preprocessor}{\#define \_\_USART3\_CLK\_DISABLE \_\_HAL\_RCC\_USART3\_CLK\_DISABLE}}
\DoxyCodeLine{2823 \textcolor{preprocessor}{\#define \_\_USART3\_CLK\_ENABLE \_\_HAL\_RCC\_USART3\_CLK\_ENABLE}}
\DoxyCodeLine{2824 \textcolor{preprocessor}{\#define \_\_USART3\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2825 \textcolor{preprocessor}{\#define \_\_USART3\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2826 \textcolor{preprocessor}{\#define \_\_USART3\_FORCE\_RESET \_\_HAL\_RCC\_USART3\_FORCE\_RESET}}
\DoxyCodeLine{2827 \textcolor{preprocessor}{\#define \_\_USART3\_RELEASE\_RESET \_\_HAL\_RCC\_USART3\_RELEASE\_RESET}}
\DoxyCodeLine{2828 \textcolor{preprocessor}{\#define \_\_USART4\_CLK\_DISABLE        \_\_HAL\_RCC\_UART4\_CLK\_DISABLE}}
\DoxyCodeLine{2829 \textcolor{preprocessor}{\#define \_\_USART4\_CLK\_ENABLE         \_\_HAL\_RCC\_UART4\_CLK\_ENABLE}}
\DoxyCodeLine{2830 \textcolor{preprocessor}{\#define \_\_USART4\_CLK\_SLEEP\_ENABLE   \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2831 \textcolor{preprocessor}{\#define \_\_USART4\_CLK\_SLEEP\_DISABLE  \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2832 \textcolor{preprocessor}{\#define \_\_USART4\_FORCE\_RESET        \_\_HAL\_RCC\_UART4\_FORCE\_RESET}}
\DoxyCodeLine{2833 \textcolor{preprocessor}{\#define \_\_USART4\_RELEASE\_RESET      \_\_HAL\_RCC\_UART4\_RELEASE\_RESET}}
\DoxyCodeLine{2834 \textcolor{preprocessor}{\#define \_\_USART5\_CLK\_DISABLE        \_\_HAL\_RCC\_UART5\_CLK\_DISABLE}}
\DoxyCodeLine{2835 \textcolor{preprocessor}{\#define \_\_USART5\_CLK\_ENABLE         \_\_HAL\_RCC\_UART5\_CLK\_ENABLE}}
\DoxyCodeLine{2836 \textcolor{preprocessor}{\#define \_\_USART5\_CLK\_SLEEP\_ENABLE   \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2837 \textcolor{preprocessor}{\#define \_\_USART5\_CLK\_SLEEP\_DISABLE  \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2838 \textcolor{preprocessor}{\#define \_\_USART5\_FORCE\_RESET        \_\_HAL\_RCC\_UART5\_FORCE\_RESET}}
\DoxyCodeLine{2839 \textcolor{preprocessor}{\#define \_\_USART5\_RELEASE\_RESET      \_\_HAL\_RCC\_UART5\_RELEASE\_RESET}}
\DoxyCodeLine{2840 \textcolor{preprocessor}{\#define \_\_USART7\_CLK\_DISABLE        \_\_HAL\_RCC\_UART7\_CLK\_DISABLE}}
\DoxyCodeLine{2841 \textcolor{preprocessor}{\#define \_\_USART7\_CLK\_ENABLE         \_\_HAL\_RCC\_UART7\_CLK\_ENABLE}}
\DoxyCodeLine{2842 \textcolor{preprocessor}{\#define \_\_USART7\_FORCE\_RESET        \_\_HAL\_RCC\_UART7\_FORCE\_RESET}}
\DoxyCodeLine{2843 \textcolor{preprocessor}{\#define \_\_USART7\_RELEASE\_RESET      \_\_HAL\_RCC\_UART7\_RELEASE\_RESET}}
\DoxyCodeLine{2844 \textcolor{preprocessor}{\#define \_\_USART8\_CLK\_DISABLE        \_\_HAL\_RCC\_UART8\_CLK\_DISABLE}}
\DoxyCodeLine{2845 \textcolor{preprocessor}{\#define \_\_USART8\_CLK\_ENABLE         \_\_HAL\_RCC\_UART8\_CLK\_ENABLE}}
\DoxyCodeLine{2846 \textcolor{preprocessor}{\#define \_\_USART8\_FORCE\_RESET        \_\_HAL\_RCC\_UART8\_FORCE\_RESET}}
\DoxyCodeLine{2847 \textcolor{preprocessor}{\#define \_\_USART8\_RELEASE\_RESET      \_\_HAL\_RCC\_UART8\_RELEASE\_RESET}}
\DoxyCodeLine{2848 \textcolor{preprocessor}{\#define \_\_USB\_CLK\_DISABLE         \_\_HAL\_RCC\_USB\_CLK\_DISABLE}}
\DoxyCodeLine{2849 \textcolor{preprocessor}{\#define \_\_USB\_CLK\_ENABLE          \_\_HAL\_RCC\_USB\_CLK\_ENABLE}}
\DoxyCodeLine{2850 \textcolor{preprocessor}{\#define \_\_USB\_FORCE\_RESET         \_\_HAL\_RCC\_USB\_FORCE\_RESET}}
\DoxyCodeLine{2851 \textcolor{preprocessor}{\#define \_\_USB\_CLK\_SLEEP\_ENABLE    \_\_HAL\_RCC\_USB\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2852 \textcolor{preprocessor}{\#define \_\_USB\_CLK\_SLEEP\_DISABLE   \_\_HAL\_RCC\_USB\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2853 \textcolor{preprocessor}{\#define \_\_USB\_OTG\_FS\_CLK\_DISABLE \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_DISABLE}}
\DoxyCodeLine{2854 \textcolor{preprocessor}{\#define \_\_USB\_OTG\_FS\_CLK\_ENABLE \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_ENABLE}}
\DoxyCodeLine{2855 \textcolor{preprocessor}{\#define \_\_USB\_RELEASE\_RESET \_\_HAL\_RCC\_USB\_RELEASE\_RESET}}
\DoxyCodeLine{2856 }
\DoxyCodeLine{2857 \textcolor{preprocessor}{\#if defined(STM32H7)}}
\DoxyCodeLine{2858 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG\_CLK\_DISABLE   \_\_HAL\_RCC\_WWDG1\_CLK\_DISABLE}}
\DoxyCodeLine{2859 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG\_CLK\_ENABLE   \_\_HAL\_RCC\_WWDG1\_CLK\_ENABLE}}
\DoxyCodeLine{2860 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_DISABLE  \_\_HAL\_RCC\_WWDG1\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2861 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_ENABLE  \_\_HAL\_RCC\_WWDG1\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2862 }
\DoxyCodeLine{2863 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG\_FORCE\_RESET    ((void)0U)  }\textcolor{comment}{/* Not available on the STM32H7*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2864 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG\_RELEASE\_RESET ((void)0U) }\textcolor{comment}{/* Not available on the STM32H7*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2865 }
\DoxyCodeLine{2866 }
\DoxyCodeLine{2867 \textcolor{preprocessor}{\#define  \_\_HAL\_RCC\_WWDG\_IS\_CLK\_ENABLED    \_\_HAL\_RCC\_WWDG1\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{2868 \textcolor{preprocessor}{\#define  \_\_HAL\_RCC\_WWDG\_IS\_CLK\_DISABLED  \_\_HAL\_RCC\_WWDG1\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{2869 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{2870 }
\DoxyCodeLine{2871 \textcolor{preprocessor}{\#define \_\_WWDG\_CLK\_DISABLE \_\_HAL\_RCC\_WWDG\_CLK\_DISABLE}}
\DoxyCodeLine{2872 \textcolor{preprocessor}{\#define \_\_WWDG\_CLK\_ENABLE \_\_HAL\_RCC\_WWDG\_CLK\_ENABLE}}
\DoxyCodeLine{2873 \textcolor{preprocessor}{\#define \_\_WWDG\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2874 \textcolor{preprocessor}{\#define \_\_WWDG\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2875 \textcolor{preprocessor}{\#define \_\_WWDG\_FORCE\_RESET \_\_HAL\_RCC\_WWDG\_FORCE\_RESET}}
\DoxyCodeLine{2876 \textcolor{preprocessor}{\#define \_\_WWDG\_RELEASE\_RESET \_\_HAL\_RCC\_WWDG\_RELEASE\_RESET}}
\DoxyCodeLine{2877 }
\DoxyCodeLine{2878 \textcolor{preprocessor}{\#define \_\_TIM21\_CLK\_ENABLE   \_\_HAL\_RCC\_TIM21\_CLK\_ENABLE}}
\DoxyCodeLine{2879 \textcolor{preprocessor}{\#define \_\_TIM21\_CLK\_DISABLE   \_\_HAL\_RCC\_TIM21\_CLK\_DISABLE}}
\DoxyCodeLine{2880 \textcolor{preprocessor}{\#define \_\_TIM21\_FORCE\_RESET   \_\_HAL\_RCC\_TIM21\_FORCE\_RESET}}
\DoxyCodeLine{2881 \textcolor{preprocessor}{\#define \_\_TIM21\_RELEASE\_RESET  \_\_HAL\_RCC\_TIM21\_RELEASE\_RESET}}
\DoxyCodeLine{2882 \textcolor{preprocessor}{\#define \_\_TIM21\_CLK\_SLEEP\_ENABLE   \_\_HAL\_RCC\_TIM21\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2883 \textcolor{preprocessor}{\#define \_\_TIM21\_CLK\_SLEEP\_DISABLE   \_\_HAL\_RCC\_TIM21\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2884 \textcolor{preprocessor}{\#define \_\_TIM22\_CLK\_ENABLE   \_\_HAL\_RCC\_TIM22\_CLK\_ENABLE}}
\DoxyCodeLine{2885 \textcolor{preprocessor}{\#define \_\_TIM22\_CLK\_DISABLE   \_\_HAL\_RCC\_TIM22\_CLK\_DISABLE}}
\DoxyCodeLine{2886 \textcolor{preprocessor}{\#define \_\_TIM22\_FORCE\_RESET   \_\_HAL\_RCC\_TIM22\_FORCE\_RESET}}
\DoxyCodeLine{2887 \textcolor{preprocessor}{\#define \_\_TIM22\_RELEASE\_RESET  \_\_HAL\_RCC\_TIM22\_RELEASE\_RESET}}
\DoxyCodeLine{2888 \textcolor{preprocessor}{\#define \_\_TIM22\_CLK\_SLEEP\_ENABLE   \_\_HAL\_RCC\_TIM22\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2889 \textcolor{preprocessor}{\#define \_\_TIM22\_CLK\_SLEEP\_DISABLE   \_\_HAL\_RCC\_TIM22\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2890 \textcolor{preprocessor}{\#define \_\_CRS\_CLK\_DISABLE \_\_HAL\_RCC\_CRS\_CLK\_DISABLE}}
\DoxyCodeLine{2891 \textcolor{preprocessor}{\#define \_\_CRS\_CLK\_ENABLE \_\_HAL\_RCC\_CRS\_CLK\_ENABLE}}
\DoxyCodeLine{2892 \textcolor{preprocessor}{\#define \_\_CRS\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_CRS\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2893 \textcolor{preprocessor}{\#define \_\_CRS\_CLK\_SLEEP\_ENABLE \_\_HAL\_RCC\_CRS\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2894 \textcolor{preprocessor}{\#define \_\_CRS\_FORCE\_RESET \_\_HAL\_RCC\_CRS\_FORCE\_RESET}}
\DoxyCodeLine{2895 \textcolor{preprocessor}{\#define \_\_CRS\_RELEASE\_RESET \_\_HAL\_RCC\_CRS\_RELEASE\_RESET}}
\DoxyCodeLine{2896 \textcolor{preprocessor}{\#define \_\_RCC\_BACKUPRESET\_FORCE \_\_HAL\_RCC\_BACKUPRESET\_FORCE}}
\DoxyCodeLine{2897 \textcolor{preprocessor}{\#define \_\_RCC\_BACKUPRESET\_RELEASE \_\_HAL\_RCC\_BACKUPRESET\_RELEASE}}
\DoxyCodeLine{2898 }
\DoxyCodeLine{2899 \textcolor{preprocessor}{\#define \_\_USB\_OTG\_FS\_FORCE\_RESET  \_\_HAL\_RCC\_USB\_OTG\_FS\_FORCE\_RESET}}
\DoxyCodeLine{2900 \textcolor{preprocessor}{\#define \_\_USB\_OTG\_FS\_RELEASE\_RESET  \_\_HAL\_RCC\_USB\_OTG\_FS\_RELEASE\_RESET}}
\DoxyCodeLine{2901 \textcolor{preprocessor}{\#define \_\_USB\_OTG\_FS\_CLK\_SLEEP\_ENABLE  \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2902 \textcolor{preprocessor}{\#define \_\_USB\_OTG\_FS\_CLK\_SLEEP\_DISABLE  \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2903 \textcolor{preprocessor}{\#define \_\_USB\_OTG\_HS\_CLK\_DISABLE  \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_DISABLE}}
\DoxyCodeLine{2904 \textcolor{preprocessor}{\#define \_\_USB\_OTG\_HS\_CLK\_ENABLE          \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_ENABLE}}
\DoxyCodeLine{2905 \textcolor{preprocessor}{\#define \_\_USB\_OTG\_HS\_ULPI\_CLK\_ENABLE  \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_ENABLE}}
\DoxyCodeLine{2906 \textcolor{preprocessor}{\#define \_\_USB\_OTG\_HS\_ULPI\_CLK\_DISABLE  \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_DISABLE}}
\DoxyCodeLine{2907 \textcolor{preprocessor}{\#define \_\_TIM9\_CLK\_SLEEP\_ENABLE          \_\_HAL\_RCC\_TIM9\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2908 \textcolor{preprocessor}{\#define \_\_TIM9\_CLK\_SLEEP\_DISABLE  \_\_HAL\_RCC\_TIM9\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2909 \textcolor{preprocessor}{\#define \_\_TIM10\_CLK\_SLEEP\_ENABLE  \_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2910 \textcolor{preprocessor}{\#define \_\_TIM10\_CLK\_SLEEP\_DISABLE  \_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2911 \textcolor{preprocessor}{\#define \_\_TIM11\_CLK\_SLEEP\_ENABLE  \_\_HAL\_RCC\_TIM11\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2912 \textcolor{preprocessor}{\#define \_\_TIM11\_CLK\_SLEEP\_DISABLE  \_\_HAL\_RCC\_TIM11\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2913 \textcolor{preprocessor}{\#define \_\_ETHMACPTP\_CLK\_SLEEP\_ENABLE  \_\_HAL\_RCC\_ETHMACPTP\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2914 \textcolor{preprocessor}{\#define \_\_ETHMACPTP\_CLK\_SLEEP\_DISABLE  \_\_HAL\_RCC\_ETHMACPTP\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2915 \textcolor{preprocessor}{\#define \_\_ETHMACPTP\_CLK\_ENABLE          \_\_HAL\_RCC\_ETHMACPTP\_CLK\_ENABLE}}
\DoxyCodeLine{2916 \textcolor{preprocessor}{\#define \_\_ETHMACPTP\_CLK\_DISABLE          \_\_HAL\_RCC\_ETHMACPTP\_CLK\_DISABLE}}
\DoxyCodeLine{2917 \textcolor{preprocessor}{\#define \_\_HASH\_CLK\_ENABLE          \_\_HAL\_RCC\_HASH\_CLK\_ENABLE}}
\DoxyCodeLine{2918 \textcolor{preprocessor}{\#define \_\_HASH\_FORCE\_RESET          \_\_HAL\_RCC\_HASH\_FORCE\_RESET}}
\DoxyCodeLine{2919 \textcolor{preprocessor}{\#define \_\_HASH\_RELEASE\_RESET          \_\_HAL\_RCC\_HASH\_RELEASE\_RESET}}
\DoxyCodeLine{2920 \textcolor{preprocessor}{\#define \_\_HASH\_CLK\_SLEEP\_ENABLE          \_\_HAL\_RCC\_HASH\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2921 \textcolor{preprocessor}{\#define \_\_HASH\_CLK\_SLEEP\_DISABLE  \_\_HAL\_RCC\_HASH\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2922 \textcolor{preprocessor}{\#define \_\_HASH\_CLK\_DISABLE            \_\_HAL\_RCC\_HASH\_CLK\_DISABLE}}
\DoxyCodeLine{2923 \textcolor{preprocessor}{\#define \_\_SPI5\_CLK\_ENABLE          \_\_HAL\_RCC\_SPI5\_CLK\_ENABLE}}
\DoxyCodeLine{2924 \textcolor{preprocessor}{\#define \_\_SPI5\_CLK\_DISABLE              \_\_HAL\_RCC\_SPI5\_CLK\_DISABLE}}
\DoxyCodeLine{2925 \textcolor{preprocessor}{\#define \_\_SPI5\_FORCE\_RESET          \_\_HAL\_RCC\_SPI5\_FORCE\_RESET}}
\DoxyCodeLine{2926 \textcolor{preprocessor}{\#define \_\_SPI5\_RELEASE\_RESET          \_\_HAL\_RCC\_SPI5\_RELEASE\_RESET}}
\DoxyCodeLine{2927 \textcolor{preprocessor}{\#define \_\_SPI5\_CLK\_SLEEP\_ENABLE          \_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2928 \textcolor{preprocessor}{\#define \_\_SPI5\_CLK\_SLEEP\_DISABLE  \_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2929 \textcolor{preprocessor}{\#define \_\_SPI6\_CLK\_ENABLE          \_\_HAL\_RCC\_SPI6\_CLK\_ENABLE}}
\DoxyCodeLine{2930 \textcolor{preprocessor}{\#define \_\_SPI6\_CLK\_DISABLE          \_\_HAL\_RCC\_SPI6\_CLK\_DISABLE}}
\DoxyCodeLine{2931 \textcolor{preprocessor}{\#define \_\_SPI6\_FORCE\_RESET          \_\_HAL\_RCC\_SPI6\_FORCE\_RESET}}
\DoxyCodeLine{2932 \textcolor{preprocessor}{\#define \_\_SPI6\_RELEASE\_RESET         \_\_HAL\_RCC\_SPI6\_RELEASE\_RESET}}
\DoxyCodeLine{2933 \textcolor{preprocessor}{\#define \_\_SPI6\_CLK\_SLEEP\_ENABLE          \_\_HAL\_RCC\_SPI6\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2934 \textcolor{preprocessor}{\#define \_\_SPI6\_CLK\_SLEEP\_DISABLE  \_\_HAL\_RCC\_SPI6\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2935 \textcolor{preprocessor}{\#define \_\_LTDC\_CLK\_ENABLE          \_\_HAL\_RCC\_LTDC\_CLK\_ENABLE}}
\DoxyCodeLine{2936 \textcolor{preprocessor}{\#define \_\_LTDC\_CLK\_DISABLE          \_\_HAL\_RCC\_LTDC\_CLK\_DISABLE}}
\DoxyCodeLine{2937 \textcolor{preprocessor}{\#define \_\_LTDC\_FORCE\_RESET          \_\_HAL\_RCC\_LTDC\_FORCE\_RESET}}
\DoxyCodeLine{2938 \textcolor{preprocessor}{\#define \_\_LTDC\_RELEASE\_RESET          \_\_HAL\_RCC\_LTDC\_RELEASE\_RESET}}
\DoxyCodeLine{2939 \textcolor{preprocessor}{\#define \_\_LTDC\_CLK\_SLEEP\_ENABLE          \_\_HAL\_RCC\_LTDC\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2940 \textcolor{preprocessor}{\#define \_\_ETHMAC\_CLK\_SLEEP\_ENABLE  \_\_HAL\_RCC\_ETHMAC\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2941 \textcolor{preprocessor}{\#define \_\_ETHMAC\_CLK\_SLEEP\_DISABLE  \_\_HAL\_RCC\_ETHMAC\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2942 \textcolor{preprocessor}{\#define \_\_ETHMACTX\_CLK\_SLEEP\_ENABLE  \_\_HAL\_RCC\_ETHMACTX\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2943 \textcolor{preprocessor}{\#define \_\_ETHMACTX\_CLK\_SLEEP\_DISABLE  \_\_HAL\_RCC\_ETHMACTX\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2944 \textcolor{preprocessor}{\#define \_\_ETHMACRX\_CLK\_SLEEP\_ENABLE  \_\_HAL\_RCC\_ETHMACRX\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2945 \textcolor{preprocessor}{\#define \_\_ETHMACRX\_CLK\_SLEEP\_DISABLE  \_\_HAL\_RCC\_ETHMACRX\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2946 \textcolor{preprocessor}{\#define \_\_TIM12\_CLK\_SLEEP\_ENABLE  \_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2947 \textcolor{preprocessor}{\#define \_\_TIM12\_CLK\_SLEEP\_DISABLE  \_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2948 \textcolor{preprocessor}{\#define \_\_TIM13\_CLK\_SLEEP\_ENABLE  \_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2949 \textcolor{preprocessor}{\#define \_\_TIM13\_CLK\_SLEEP\_DISABLE  \_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2950 \textcolor{preprocessor}{\#define \_\_TIM14\_CLK\_SLEEP\_ENABLE  \_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2951 \textcolor{preprocessor}{\#define \_\_TIM14\_CLK\_SLEEP\_DISABLE  \_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2952 \textcolor{preprocessor}{\#define \_\_BKPSRAM\_CLK\_ENABLE          \_\_HAL\_RCC\_BKPSRAM\_CLK\_ENABLE}}
\DoxyCodeLine{2953 \textcolor{preprocessor}{\#define \_\_BKPSRAM\_CLK\_DISABLE          \_\_HAL\_RCC\_BKPSRAM\_CLK\_DISABLE}}
\DoxyCodeLine{2954 \textcolor{preprocessor}{\#define \_\_BKPSRAM\_CLK\_SLEEP\_ENABLE  \_\_HAL\_RCC\_BKPSRAM\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2955 \textcolor{preprocessor}{\#define \_\_BKPSRAM\_CLK\_SLEEP\_DISABLE  \_\_HAL\_RCC\_BKPSRAM\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2956 \textcolor{preprocessor}{\#define \_\_CCMDATARAMEN\_CLK\_ENABLE  \_\_HAL\_RCC\_CCMDATARAMEN\_CLK\_ENABLE}}
\DoxyCodeLine{2957 \textcolor{preprocessor}{\#define \_\_CCMDATARAMEN\_CLK\_DISABLE  \_\_HAL\_RCC\_CCMDATARAMEN\_CLK\_DISABLE}}
\DoxyCodeLine{2958 \textcolor{preprocessor}{\#define \_\_USART6\_CLK\_ENABLE          \_\_HAL\_RCC\_USART6\_CLK\_ENABLE}}
\DoxyCodeLine{2959 \textcolor{preprocessor}{\#define \_\_USART6\_CLK\_DISABLE          \_\_HAL\_RCC\_USART6\_CLK\_DISABLE}}
\DoxyCodeLine{2960 \textcolor{preprocessor}{\#define \_\_USART6\_FORCE\_RESET        \_\_HAL\_RCC\_USART6\_FORCE\_RESET}}
\DoxyCodeLine{2961 \textcolor{preprocessor}{\#define \_\_USART6\_RELEASE\_RESET        \_\_HAL\_RCC\_USART6\_RELEASE\_RESET}}
\DoxyCodeLine{2962 \textcolor{preprocessor}{\#define \_\_USART6\_CLK\_SLEEP\_ENABLE  \_\_HAL\_RCC\_USART6\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2963 \textcolor{preprocessor}{\#define \_\_USART6\_CLK\_SLEEP\_DISABLE  \_\_HAL\_RCC\_USART6\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2964 \textcolor{preprocessor}{\#define \_\_SPI4\_CLK\_ENABLE          \_\_HAL\_RCC\_SPI4\_CLK\_ENABLE}}
\DoxyCodeLine{2965 \textcolor{preprocessor}{\#define \_\_SPI4\_CLK\_DISABLE          \_\_HAL\_RCC\_SPI4\_CLK\_DISABLE}}
\DoxyCodeLine{2966 \textcolor{preprocessor}{\#define \_\_SPI4\_FORCE\_RESET          \_\_HAL\_RCC\_SPI4\_FORCE\_RESET}}
\DoxyCodeLine{2967 \textcolor{preprocessor}{\#define \_\_SPI4\_RELEASE\_RESET        \_\_HAL\_RCC\_SPI4\_RELEASE\_RESET}}
\DoxyCodeLine{2968 \textcolor{preprocessor}{\#define \_\_SPI4\_CLK\_SLEEP\_ENABLE   \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2969 \textcolor{preprocessor}{\#define \_\_SPI4\_CLK\_SLEEP\_DISABLE  \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2970 \textcolor{preprocessor}{\#define \_\_GPIOI\_CLK\_ENABLE          \_\_HAL\_RCC\_GPIOI\_CLK\_ENABLE}}
\DoxyCodeLine{2971 \textcolor{preprocessor}{\#define \_\_GPIOI\_CLK\_DISABLE          \_\_HAL\_RCC\_GPIOI\_CLK\_DISABLE}}
\DoxyCodeLine{2972 \textcolor{preprocessor}{\#define \_\_GPIOI\_FORCE\_RESET          \_\_HAL\_RCC\_GPIOI\_FORCE\_RESET}}
\DoxyCodeLine{2973 \textcolor{preprocessor}{\#define \_\_GPIOI\_RELEASE\_RESET          \_\_HAL\_RCC\_GPIOI\_RELEASE\_RESET}}
\DoxyCodeLine{2974 \textcolor{preprocessor}{\#define \_\_GPIOI\_CLK\_SLEEP\_ENABLE  \_\_HAL\_RCC\_GPIOI\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2975 \textcolor{preprocessor}{\#define \_\_GPIOI\_CLK\_SLEEP\_DISABLE  \_\_HAL\_RCC\_GPIOI\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2976 \textcolor{preprocessor}{\#define \_\_GPIOJ\_CLK\_ENABLE          \_\_HAL\_RCC\_GPIOJ\_CLK\_ENABLE}}
\DoxyCodeLine{2977 \textcolor{preprocessor}{\#define \_\_GPIOJ\_CLK\_DISABLE          \_\_HAL\_RCC\_GPIOJ\_CLK\_DISABLE}}
\DoxyCodeLine{2978 \textcolor{preprocessor}{\#define \_\_GPIOJ\_FORCE\_RESET         \_\_HAL\_RCC\_GPIOJ\_FORCE\_RESET}}
\DoxyCodeLine{2979 \textcolor{preprocessor}{\#define \_\_GPIOJ\_RELEASE\_RESET          \_\_HAL\_RCC\_GPIOJ\_RELEASE\_RESET}}
\DoxyCodeLine{2980 \textcolor{preprocessor}{\#define \_\_GPIOJ\_CLK\_SLEEP\_ENABLE  \_\_HAL\_RCC\_GPIOJ\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2981 \textcolor{preprocessor}{\#define \_\_GPIOJ\_CLK\_SLEEP\_DISABLE  \_\_HAL\_RCC\_GPIOJ\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2982 \textcolor{preprocessor}{\#define \_\_GPIOK\_CLK\_ENABLE          \_\_HAL\_RCC\_GPIOK\_CLK\_ENABLE}}
\DoxyCodeLine{2983 \textcolor{preprocessor}{\#define \_\_GPIOK\_CLK\_DISABLE          \_\_HAL\_RCC\_GPIOK\_CLK\_DISABLE}}
\DoxyCodeLine{2984 \textcolor{preprocessor}{\#define \_\_GPIOK\_RELEASE\_RESET          \_\_HAL\_RCC\_GPIOK\_RELEASE\_RESET}}
\DoxyCodeLine{2985 \textcolor{preprocessor}{\#define \_\_GPIOK\_CLK\_SLEEP\_ENABLE  \_\_HAL\_RCC\_GPIOK\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2986 \textcolor{preprocessor}{\#define \_\_GPIOK\_CLK\_SLEEP\_DISABLE  \_\_HAL\_RCC\_GPIOK\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2987 \textcolor{preprocessor}{\#define \_\_ETH\_CLK\_ENABLE          \_\_HAL\_RCC\_ETH\_CLK\_ENABLE}}
\DoxyCodeLine{2988 \textcolor{preprocessor}{\#define \_\_ETH\_CLK\_DISABLE          \_\_HAL\_RCC\_ETH\_CLK\_DISABLE}}
\DoxyCodeLine{2989 \textcolor{preprocessor}{\#define \_\_DCMI\_CLK\_ENABLE          \_\_HAL\_RCC\_DCMI\_CLK\_ENABLE}}
\DoxyCodeLine{2990 \textcolor{preprocessor}{\#define \_\_DCMI\_CLK\_DISABLE          \_\_HAL\_RCC\_DCMI\_CLK\_DISABLE}}
\DoxyCodeLine{2991 \textcolor{preprocessor}{\#define \_\_DCMI\_FORCE\_RESET          \_\_HAL\_RCC\_DCMI\_FORCE\_RESET}}
\DoxyCodeLine{2992 \textcolor{preprocessor}{\#define \_\_DCMI\_RELEASE\_RESET          \_\_HAL\_RCC\_DCMI\_RELEASE\_RESET}}
\DoxyCodeLine{2993 \textcolor{preprocessor}{\#define \_\_DCMI\_CLK\_SLEEP\_ENABLE   \_\_HAL\_RCC\_DCMI\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{2994 \textcolor{preprocessor}{\#define \_\_DCMI\_CLK\_SLEEP\_DISABLE  \_\_HAL\_RCC\_DCMI\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{2995 \textcolor{preprocessor}{\#define \_\_UART7\_CLK\_ENABLE          \_\_HAL\_RCC\_UART7\_CLK\_ENABLE}}
\DoxyCodeLine{2996 \textcolor{preprocessor}{\#define \_\_UART7\_CLK\_DISABLE          \_\_HAL\_RCC\_UART7\_CLK\_DISABLE}}
\DoxyCodeLine{2997 \textcolor{preprocessor}{\#define \_\_UART7\_RELEASE\_RESET       \_\_HAL\_RCC\_UART7\_RELEASE\_RESET}}
\DoxyCodeLine{2998 \textcolor{preprocessor}{\#define \_\_UART7\_FORCE\_RESET       \_\_HAL\_RCC\_UART7\_FORCE\_RESET}}
\DoxyCodeLine{2999 \textcolor{preprocessor}{\#define \_\_UART7\_CLK\_SLEEP\_ENABLE  \_\_HAL\_RCC\_UART7\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{3000 \textcolor{preprocessor}{\#define \_\_UART7\_CLK\_SLEEP\_DISABLE  \_\_HAL\_RCC\_UART7\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{3001 \textcolor{preprocessor}{\#define \_\_UART8\_CLK\_ENABLE          \_\_HAL\_RCC\_UART8\_CLK\_ENABLE}}
\DoxyCodeLine{3002 \textcolor{preprocessor}{\#define \_\_UART8\_CLK\_DISABLE          \_\_HAL\_RCC\_UART8\_CLK\_DISABLE}}
\DoxyCodeLine{3003 \textcolor{preprocessor}{\#define \_\_UART8\_FORCE\_RESET          \_\_HAL\_RCC\_UART8\_FORCE\_RESET}}
\DoxyCodeLine{3004 \textcolor{preprocessor}{\#define \_\_UART8\_RELEASE\_RESET          \_\_HAL\_RCC\_UART8\_RELEASE\_RESET}}
\DoxyCodeLine{3005 \textcolor{preprocessor}{\#define \_\_UART8\_CLK\_SLEEP\_ENABLE  \_\_HAL\_RCC\_UART8\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{3006 \textcolor{preprocessor}{\#define \_\_UART8\_CLK\_SLEEP\_DISABLE  \_\_HAL\_RCC\_UART8\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{3007 \textcolor{preprocessor}{\#define \_\_OTGHS\_CLK\_SLEEP\_ENABLE  \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{3008 \textcolor{preprocessor}{\#define \_\_OTGHS\_CLK\_SLEEP\_DISABLE  \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{3009 \textcolor{preprocessor}{\#define \_\_OTGHS\_FORCE\_RESET          \_\_HAL\_RCC\_USB\_OTG\_HS\_FORCE\_RESET}}
\DoxyCodeLine{3010 \textcolor{preprocessor}{\#define \_\_OTGHS\_RELEASE\_RESET          \_\_HAL\_RCC\_USB\_OTG\_HS\_RELEASE\_RESET}}
\DoxyCodeLine{3011 \textcolor{preprocessor}{\#define \_\_OTGHSULPI\_CLK\_SLEEP\_ENABLE  \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{3012 \textcolor{preprocessor}{\#define \_\_OTGHSULPI\_CLK\_SLEEP\_DISABLE  \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{3013 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OTGHS\_CLK\_SLEEP\_ENABLE  \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{3014 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OTGHS\_CLK\_SLEEP\_DISABLE  \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{3015 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OTGHS\_IS\_CLK\_SLEEP\_ENABLED \_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_SLEEP\_ENABLED}}
\DoxyCodeLine{3016 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OTGHS\_IS\_CLK\_SLEEP\_DISABLED \_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_SLEEP\_DISABLED}}
\DoxyCodeLine{3017 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OTGHS\_FORCE\_RESET          \_\_HAL\_RCC\_USB\_OTG\_HS\_FORCE\_RESET}}
\DoxyCodeLine{3018 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OTGHS\_RELEASE\_RESET          \_\_HAL\_RCC\_USB\_OTG\_HS\_RELEASE\_RESET}}
\DoxyCodeLine{3019 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OTGHSULPI\_CLK\_SLEEP\_ENABLE      \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{3020 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OTGHSULPI\_CLK\_SLEEP\_DISABLE     \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{3021 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OTGHSULPI\_IS\_CLK\_SLEEP\_ENABLED  \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_SLEEP\_ENABLED}}
\DoxyCodeLine{3022 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OTGHSULPI\_IS\_CLK\_SLEEP\_DISABLED \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_SLEEP\_DISABLED}}
\DoxyCodeLine{3023 \textcolor{preprocessor}{\#define \_\_SRAM3\_CLK\_SLEEP\_ENABLE       \_\_HAL\_RCC\_SRAM3\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{3024 \textcolor{preprocessor}{\#define \_\_CAN2\_CLK\_SLEEP\_ENABLE        \_\_HAL\_RCC\_CAN2\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{3025 \textcolor{preprocessor}{\#define \_\_CAN2\_CLK\_SLEEP\_DISABLE       \_\_HAL\_RCC\_CAN2\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{3026 \textcolor{preprocessor}{\#define \_\_DAC\_CLK\_SLEEP\_ENABLE         \_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{3027 \textcolor{preprocessor}{\#define \_\_DAC\_CLK\_SLEEP\_DISABLE        \_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{3028 \textcolor{preprocessor}{\#define \_\_ADC2\_CLK\_SLEEP\_ENABLE        \_\_HAL\_RCC\_ADC2\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{3029 \textcolor{preprocessor}{\#define \_\_ADC2\_CLK\_SLEEP\_DISABLE       \_\_HAL\_RCC\_ADC2\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{3030 \textcolor{preprocessor}{\#define \_\_ADC3\_CLK\_SLEEP\_ENABLE        \_\_HAL\_RCC\_ADC3\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{3031 \textcolor{preprocessor}{\#define \_\_ADC3\_CLK\_SLEEP\_DISABLE       \_\_HAL\_RCC\_ADC3\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{3032 \textcolor{preprocessor}{\#define \_\_FSMC\_FORCE\_RESET             \_\_HAL\_RCC\_FSMC\_FORCE\_RESET}}
\DoxyCodeLine{3033 \textcolor{preprocessor}{\#define \_\_FSMC\_RELEASE\_RESET           \_\_HAL\_RCC\_FSMC\_RELEASE\_RESET}}
\DoxyCodeLine{3034 \textcolor{preprocessor}{\#define \_\_FSMC\_CLK\_SLEEP\_ENABLE        \_\_HAL\_RCC\_FSMC\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{3035 \textcolor{preprocessor}{\#define \_\_FSMC\_CLK\_SLEEP\_DISABLE       \_\_HAL\_RCC\_FSMC\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{3036 \textcolor{preprocessor}{\#define \_\_SDIO\_FORCE\_RESET             \_\_HAL\_RCC\_SDIO\_FORCE\_RESET}}
\DoxyCodeLine{3037 \textcolor{preprocessor}{\#define \_\_SDIO\_RELEASE\_RESET           \_\_HAL\_RCC\_SDIO\_RELEASE\_RESET}}
\DoxyCodeLine{3038 \textcolor{preprocessor}{\#define \_\_SDIO\_CLK\_SLEEP\_DISABLE       \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{3039 \textcolor{preprocessor}{\#define \_\_SDIO\_CLK\_SLEEP\_ENABLE        \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{3040 \textcolor{preprocessor}{\#define \_\_DMA2D\_CLK\_ENABLE             \_\_HAL\_RCC\_DMA2D\_CLK\_ENABLE}}
\DoxyCodeLine{3041 \textcolor{preprocessor}{\#define \_\_DMA2D\_CLK\_DISABLE            \_\_HAL\_RCC\_DMA2D\_CLK\_DISABLE}}
\DoxyCodeLine{3042 \textcolor{preprocessor}{\#define \_\_DMA2D\_FORCE\_RESET            \_\_HAL\_RCC\_DMA2D\_FORCE\_RESET}}
\DoxyCodeLine{3043 \textcolor{preprocessor}{\#define \_\_DMA2D\_RELEASE\_RESET          \_\_HAL\_RCC\_DMA2D\_RELEASE\_RESET}}
\DoxyCodeLine{3044 \textcolor{preprocessor}{\#define \_\_DMA2D\_CLK\_SLEEP\_ENABLE       \_\_HAL\_RCC\_DMA2D\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{3045 \textcolor{preprocessor}{\#define \_\_DMA2D\_CLK\_SLEEP\_DISABLE      \_\_HAL\_RCC\_DMA2D\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{3046 }
\DoxyCodeLine{3047 \textcolor{comment}{/* alias define maintained for legacy */}}
\DoxyCodeLine{3048 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OTGFS\_FORCE\_RESET    \_\_HAL\_RCC\_USB\_OTG\_FS\_FORCE\_RESET}}
\DoxyCodeLine{3049 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OTGFS\_RELEASE\_RESET  \_\_HAL\_RCC\_USB\_OTG\_FS\_RELEASE\_RESET}}
\DoxyCodeLine{3050 }
\DoxyCodeLine{3051 \textcolor{preprocessor}{\#define \_\_ADC12\_CLK\_ENABLE          \_\_HAL\_RCC\_ADC12\_CLK\_ENABLE}}
\DoxyCodeLine{3052 \textcolor{preprocessor}{\#define \_\_ADC12\_CLK\_DISABLE         \_\_HAL\_RCC\_ADC12\_CLK\_DISABLE}}
\DoxyCodeLine{3053 \textcolor{preprocessor}{\#define \_\_ADC34\_CLK\_ENABLE          \_\_HAL\_RCC\_ADC34\_CLK\_ENABLE}}
\DoxyCodeLine{3054 \textcolor{preprocessor}{\#define \_\_ADC34\_CLK\_DISABLE         \_\_HAL\_RCC\_ADC34\_CLK\_DISABLE}}
\DoxyCodeLine{3055 \textcolor{preprocessor}{\#define \_\_DAC2\_CLK\_ENABLE           \_\_HAL\_RCC\_DAC2\_CLK\_ENABLE}}
\DoxyCodeLine{3056 \textcolor{preprocessor}{\#define \_\_DAC2\_CLK\_DISABLE          \_\_HAL\_RCC\_DAC2\_CLK\_DISABLE}}
\DoxyCodeLine{3057 \textcolor{preprocessor}{\#define \_\_TIM18\_CLK\_ENABLE          \_\_HAL\_RCC\_TIM18\_CLK\_ENABLE}}
\DoxyCodeLine{3058 \textcolor{preprocessor}{\#define \_\_TIM18\_CLK\_DISABLE         \_\_HAL\_RCC\_TIM18\_CLK\_DISABLE}}
\DoxyCodeLine{3059 \textcolor{preprocessor}{\#define \_\_TIM19\_CLK\_ENABLE          \_\_HAL\_RCC\_TIM19\_CLK\_ENABLE}}
\DoxyCodeLine{3060 \textcolor{preprocessor}{\#define \_\_TIM19\_CLK\_DISABLE         \_\_HAL\_RCC\_TIM19\_CLK\_DISABLE}}
\DoxyCodeLine{3061 \textcolor{preprocessor}{\#define \_\_TIM20\_CLK\_ENABLE          \_\_HAL\_RCC\_TIM20\_CLK\_ENABLE}}
\DoxyCodeLine{3062 \textcolor{preprocessor}{\#define \_\_TIM20\_CLK\_DISABLE         \_\_HAL\_RCC\_TIM20\_CLK\_DISABLE}}
\DoxyCodeLine{3063 \textcolor{preprocessor}{\#define \_\_HRTIM1\_CLK\_ENABLE         \_\_HAL\_RCC\_HRTIM1\_CLK\_ENABLE}}
\DoxyCodeLine{3064 \textcolor{preprocessor}{\#define \_\_HRTIM1\_CLK\_DISABLE        \_\_HAL\_RCC\_HRTIM1\_CLK\_DISABLE}}
\DoxyCodeLine{3065 \textcolor{preprocessor}{\#define \_\_SDADC1\_CLK\_ENABLE         \_\_HAL\_RCC\_SDADC1\_CLK\_ENABLE}}
\DoxyCodeLine{3066 \textcolor{preprocessor}{\#define \_\_SDADC2\_CLK\_ENABLE         \_\_HAL\_RCC\_SDADC2\_CLK\_ENABLE}}
\DoxyCodeLine{3067 \textcolor{preprocessor}{\#define \_\_SDADC3\_CLK\_ENABLE         \_\_HAL\_RCC\_SDADC3\_CLK\_ENABLE}}
\DoxyCodeLine{3068 \textcolor{preprocessor}{\#define \_\_SDADC1\_CLK\_DISABLE        \_\_HAL\_RCC\_SDADC1\_CLK\_DISABLE}}
\DoxyCodeLine{3069 \textcolor{preprocessor}{\#define \_\_SDADC2\_CLK\_DISABLE        \_\_HAL\_RCC\_SDADC2\_CLK\_DISABLE}}
\DoxyCodeLine{3070 \textcolor{preprocessor}{\#define \_\_SDADC3\_CLK\_DISABLE        \_\_HAL\_RCC\_SDADC3\_CLK\_DISABLE}}
\DoxyCodeLine{3071 }
\DoxyCodeLine{3072 \textcolor{preprocessor}{\#define \_\_ADC12\_FORCE\_RESET         \_\_HAL\_RCC\_ADC12\_FORCE\_RESET}}
\DoxyCodeLine{3073 \textcolor{preprocessor}{\#define \_\_ADC12\_RELEASE\_RESET       \_\_HAL\_RCC\_ADC12\_RELEASE\_RESET}}
\DoxyCodeLine{3074 \textcolor{preprocessor}{\#define \_\_ADC34\_FORCE\_RESET         \_\_HAL\_RCC\_ADC34\_FORCE\_RESET}}
\DoxyCodeLine{3075 \textcolor{preprocessor}{\#define \_\_ADC34\_RELEASE\_RESET       \_\_HAL\_RCC\_ADC34\_RELEASE\_RESET}}
\DoxyCodeLine{3076 \textcolor{preprocessor}{\#define \_\_DAC2\_FORCE\_RESET          \_\_HAL\_RCC\_DAC2\_FORCE\_RESET}}
\DoxyCodeLine{3077 \textcolor{preprocessor}{\#define \_\_DAC2\_RELEASE\_RESET        \_\_HAL\_RCC\_DAC2\_RELEASE\_RESET}}
\DoxyCodeLine{3078 \textcolor{preprocessor}{\#define \_\_TIM18\_FORCE\_RESET         \_\_HAL\_RCC\_TIM18\_FORCE\_RESET}}
\DoxyCodeLine{3079 \textcolor{preprocessor}{\#define \_\_TIM18\_RELEASE\_RESET       \_\_HAL\_RCC\_TIM18\_RELEASE\_RESET}}
\DoxyCodeLine{3080 \textcolor{preprocessor}{\#define \_\_TIM19\_FORCE\_RESET         \_\_HAL\_RCC\_TIM19\_FORCE\_RESET}}
\DoxyCodeLine{3081 \textcolor{preprocessor}{\#define \_\_TIM19\_RELEASE\_RESET       \_\_HAL\_RCC\_TIM19\_RELEASE\_RESET}}
\DoxyCodeLine{3082 \textcolor{preprocessor}{\#define \_\_TIM20\_FORCE\_RESET         \_\_HAL\_RCC\_TIM20\_FORCE\_RESET}}
\DoxyCodeLine{3083 \textcolor{preprocessor}{\#define \_\_TIM20\_RELEASE\_RESET       \_\_HAL\_RCC\_TIM20\_RELEASE\_RESET}}
\DoxyCodeLine{3084 \textcolor{preprocessor}{\#define \_\_HRTIM1\_FORCE\_RESET        \_\_HAL\_RCC\_HRTIM1\_FORCE\_RESET}}
\DoxyCodeLine{3085 \textcolor{preprocessor}{\#define \_\_HRTIM1\_RELEASE\_RESET      \_\_HAL\_RCC\_HRTIM1\_RELEASE\_RESET}}
\DoxyCodeLine{3086 \textcolor{preprocessor}{\#define \_\_SDADC1\_FORCE\_RESET        \_\_HAL\_RCC\_SDADC1\_FORCE\_RESET}}
\DoxyCodeLine{3087 \textcolor{preprocessor}{\#define \_\_SDADC2\_FORCE\_RESET        \_\_HAL\_RCC\_SDADC2\_FORCE\_RESET}}
\DoxyCodeLine{3088 \textcolor{preprocessor}{\#define \_\_SDADC3\_FORCE\_RESET        \_\_HAL\_RCC\_SDADC3\_FORCE\_RESET}}
\DoxyCodeLine{3089 \textcolor{preprocessor}{\#define \_\_SDADC1\_RELEASE\_RESET      \_\_HAL\_RCC\_SDADC1\_RELEASE\_RESET}}
\DoxyCodeLine{3090 \textcolor{preprocessor}{\#define \_\_SDADC2\_RELEASE\_RESET      \_\_HAL\_RCC\_SDADC2\_RELEASE\_RESET}}
\DoxyCodeLine{3091 \textcolor{preprocessor}{\#define \_\_SDADC3\_RELEASE\_RESET      \_\_HAL\_RCC\_SDADC3\_RELEASE\_RESET}}
\DoxyCodeLine{3092 }
\DoxyCodeLine{3093 \textcolor{preprocessor}{\#define \_\_ADC1\_IS\_CLK\_ENABLED       \_\_HAL\_RCC\_ADC1\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3094 \textcolor{preprocessor}{\#define \_\_ADC1\_IS\_CLK\_DISABLED      \_\_HAL\_RCC\_ADC1\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3095 \textcolor{preprocessor}{\#define \_\_ADC12\_IS\_CLK\_ENABLED      \_\_HAL\_RCC\_ADC12\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3096 \textcolor{preprocessor}{\#define \_\_ADC12\_IS\_CLK\_DISABLED     \_\_HAL\_RCC\_ADC12\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3097 \textcolor{preprocessor}{\#define \_\_ADC34\_IS\_CLK\_ENABLED      \_\_HAL\_RCC\_ADC34\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3098 \textcolor{preprocessor}{\#define \_\_ADC34\_IS\_CLK\_DISABLED     \_\_HAL\_RCC\_ADC34\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3099 \textcolor{preprocessor}{\#define \_\_CEC\_IS\_CLK\_ENABLED        \_\_HAL\_RCC\_CEC\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3100 \textcolor{preprocessor}{\#define \_\_CEC\_IS\_CLK\_DISABLED       \_\_HAL\_RCC\_CEC\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3101 \textcolor{preprocessor}{\#define \_\_CRC\_IS\_CLK\_ENABLED        \_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3102 \textcolor{preprocessor}{\#define \_\_CRC\_IS\_CLK\_DISABLED       \_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3103 \textcolor{preprocessor}{\#define \_\_DAC1\_IS\_CLK\_ENABLED       \_\_HAL\_RCC\_DAC1\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3104 \textcolor{preprocessor}{\#define \_\_DAC1\_IS\_CLK\_DISABLED      \_\_HAL\_RCC\_DAC1\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3105 \textcolor{preprocessor}{\#define \_\_DAC2\_IS\_CLK\_ENABLED       \_\_HAL\_RCC\_DAC2\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3106 \textcolor{preprocessor}{\#define \_\_DAC2\_IS\_CLK\_DISABLED      \_\_HAL\_RCC\_DAC2\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3107 \textcolor{preprocessor}{\#define \_\_DMA1\_IS\_CLK\_ENABLED       \_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3108 \textcolor{preprocessor}{\#define \_\_DMA1\_IS\_CLK\_DISABLED      \_\_HAL\_RCC\_DMA1\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3109 \textcolor{preprocessor}{\#define \_\_DMA2\_IS\_CLK\_ENABLED       \_\_HAL\_RCC\_DMA2\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3110 \textcolor{preprocessor}{\#define \_\_DMA2\_IS\_CLK\_DISABLED      \_\_HAL\_RCC\_DMA2\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3111 \textcolor{preprocessor}{\#define \_\_FLITF\_IS\_CLK\_ENABLED      \_\_HAL\_RCC\_FLITF\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3112 \textcolor{preprocessor}{\#define \_\_FLITF\_IS\_CLK\_DISABLED     \_\_HAL\_RCC\_FLITF\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3113 \textcolor{preprocessor}{\#define \_\_FMC\_IS\_CLK\_ENABLED        \_\_HAL\_RCC\_FMC\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3114 \textcolor{preprocessor}{\#define \_\_FMC\_IS\_CLK\_DISABLED       \_\_HAL\_RCC\_FMC\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3115 \textcolor{preprocessor}{\#define \_\_GPIOA\_IS\_CLK\_ENABLED      \_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3116 \textcolor{preprocessor}{\#define \_\_GPIOA\_IS\_CLK\_DISABLED     \_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3117 \textcolor{preprocessor}{\#define \_\_GPIOB\_IS\_CLK\_ENABLED      \_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3118 \textcolor{preprocessor}{\#define \_\_GPIOB\_IS\_CLK\_DISABLED     \_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3119 \textcolor{preprocessor}{\#define \_\_GPIOC\_IS\_CLK\_ENABLED      \_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3120 \textcolor{preprocessor}{\#define \_\_GPIOC\_IS\_CLK\_DISABLED     \_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3121 \textcolor{preprocessor}{\#define \_\_GPIOD\_IS\_CLK\_ENABLED      \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3122 \textcolor{preprocessor}{\#define \_\_GPIOD\_IS\_CLK\_DISABLED     \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3123 \textcolor{preprocessor}{\#define \_\_GPIOE\_IS\_CLK\_ENABLED      \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3124 \textcolor{preprocessor}{\#define \_\_GPIOE\_IS\_CLK\_DISABLED     \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3125 \textcolor{preprocessor}{\#define \_\_GPIOF\_IS\_CLK\_ENABLED      \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3126 \textcolor{preprocessor}{\#define \_\_GPIOF\_IS\_CLK\_DISABLED     \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3127 \textcolor{preprocessor}{\#define \_\_GPIOG\_IS\_CLK\_ENABLED      \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3128 \textcolor{preprocessor}{\#define \_\_GPIOG\_IS\_CLK\_DISABLED     \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3129 \textcolor{preprocessor}{\#define \_\_GPIOH\_IS\_CLK\_ENABLED      \_\_HAL\_RCC\_GPIOH\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3130 \textcolor{preprocessor}{\#define \_\_GPIOH\_IS\_CLK\_DISABLED     \_\_HAL\_RCC\_GPIOH\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3131 \textcolor{preprocessor}{\#define \_\_HRTIM1\_IS\_CLK\_ENABLED     \_\_HAL\_RCC\_HRTIM1\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3132 \textcolor{preprocessor}{\#define \_\_HRTIM1\_IS\_CLK\_DISABLED    \_\_HAL\_RCC\_HRTIM1\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3133 \textcolor{preprocessor}{\#define \_\_I2C1\_IS\_CLK\_ENABLED       \_\_HAL\_RCC\_I2C1\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3134 \textcolor{preprocessor}{\#define \_\_I2C1\_IS\_CLK\_DISABLED      \_\_HAL\_RCC\_I2C1\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3135 \textcolor{preprocessor}{\#define \_\_I2C2\_IS\_CLK\_ENABLED       \_\_HAL\_RCC\_I2C2\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3136 \textcolor{preprocessor}{\#define \_\_I2C2\_IS\_CLK\_DISABLED      \_\_HAL\_RCC\_I2C2\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3137 \textcolor{preprocessor}{\#define \_\_I2C3\_IS\_CLK\_ENABLED       \_\_HAL\_RCC\_I2C3\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3138 \textcolor{preprocessor}{\#define \_\_I2C3\_IS\_CLK\_DISABLED      \_\_HAL\_RCC\_I2C3\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3139 \textcolor{preprocessor}{\#define \_\_PWR\_IS\_CLK\_ENABLED        \_\_HAL\_RCC\_PWR\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3140 \textcolor{preprocessor}{\#define \_\_PWR\_IS\_CLK\_DISABLED       \_\_HAL\_RCC\_PWR\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3141 \textcolor{preprocessor}{\#define \_\_SYSCFG\_IS\_CLK\_ENABLED     \_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3142 \textcolor{preprocessor}{\#define \_\_SYSCFG\_IS\_CLK\_DISABLED    \_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3143 \textcolor{preprocessor}{\#define \_\_SPI1\_IS\_CLK\_ENABLED       \_\_HAL\_RCC\_SPI1\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3144 \textcolor{preprocessor}{\#define \_\_SPI1\_IS\_CLK\_DISABLED      \_\_HAL\_RCC\_SPI1\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3145 \textcolor{preprocessor}{\#define \_\_SPI2\_IS\_CLK\_ENABLED       \_\_HAL\_RCC\_SPI2\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3146 \textcolor{preprocessor}{\#define \_\_SPI2\_IS\_CLK\_DISABLED      \_\_HAL\_RCC\_SPI2\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3147 \textcolor{preprocessor}{\#define \_\_SPI3\_IS\_CLK\_ENABLED       \_\_HAL\_RCC\_SPI3\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3148 \textcolor{preprocessor}{\#define \_\_SPI3\_IS\_CLK\_DISABLED      \_\_HAL\_RCC\_SPI3\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3149 \textcolor{preprocessor}{\#define \_\_SPI4\_IS\_CLK\_ENABLED       \_\_HAL\_RCC\_SPI4\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3150 \textcolor{preprocessor}{\#define \_\_SPI4\_IS\_CLK\_DISABLED      \_\_HAL\_RCC\_SPI4\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3151 \textcolor{preprocessor}{\#define \_\_SDADC1\_IS\_CLK\_ENABLED     \_\_HAL\_RCC\_SDADC1\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3152 \textcolor{preprocessor}{\#define \_\_SDADC1\_IS\_CLK\_DISABLED    \_\_HAL\_RCC\_SDADC1\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3153 \textcolor{preprocessor}{\#define \_\_SDADC2\_IS\_CLK\_ENABLED     \_\_HAL\_RCC\_SDADC2\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3154 \textcolor{preprocessor}{\#define \_\_SDADC2\_IS\_CLK\_DISABLED    \_\_HAL\_RCC\_SDADC2\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3155 \textcolor{preprocessor}{\#define \_\_SDADC3\_IS\_CLK\_ENABLED     \_\_HAL\_RCC\_SDADC3\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3156 \textcolor{preprocessor}{\#define \_\_SDADC3\_IS\_CLK\_DISABLED    \_\_HAL\_RCC\_SDADC3\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3157 \textcolor{preprocessor}{\#define \_\_SRAM\_IS\_CLK\_ENABLED       \_\_HAL\_RCC\_SRAM\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3158 \textcolor{preprocessor}{\#define \_\_SRAM\_IS\_CLK\_DISABLED      \_\_HAL\_RCC\_SRAM\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3159 \textcolor{preprocessor}{\#define \_\_TIM1\_IS\_CLK\_ENABLED       \_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3160 \textcolor{preprocessor}{\#define \_\_TIM1\_IS\_CLK\_DISABLED      \_\_HAL\_RCC\_TIM1\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3161 \textcolor{preprocessor}{\#define \_\_TIM2\_IS\_CLK\_ENABLED       \_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3162 \textcolor{preprocessor}{\#define \_\_TIM2\_IS\_CLK\_DISABLED      \_\_HAL\_RCC\_TIM2\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3163 \textcolor{preprocessor}{\#define \_\_TIM3\_IS\_CLK\_ENABLED       \_\_HAL\_RCC\_TIM3\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3164 \textcolor{preprocessor}{\#define \_\_TIM3\_IS\_CLK\_DISABLED      \_\_HAL\_RCC\_TIM3\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3165 \textcolor{preprocessor}{\#define \_\_TIM4\_IS\_CLK\_ENABLED       \_\_HAL\_RCC\_TIM4\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3166 \textcolor{preprocessor}{\#define \_\_TIM4\_IS\_CLK\_DISABLED      \_\_HAL\_RCC\_TIM4\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3167 \textcolor{preprocessor}{\#define \_\_TIM5\_IS\_CLK\_ENABLED       \_\_HAL\_RCC\_TIM5\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3168 \textcolor{preprocessor}{\#define \_\_TIM5\_IS\_CLK\_DISABLED      \_\_HAL\_RCC\_TIM5\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3169 \textcolor{preprocessor}{\#define \_\_TIM6\_IS\_CLK\_ENABLED       \_\_HAL\_RCC\_TIM6\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3170 \textcolor{preprocessor}{\#define \_\_TIM6\_IS\_CLK\_DISABLED      \_\_HAL\_RCC\_TIM6\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3171 \textcolor{preprocessor}{\#define \_\_TIM7\_IS\_CLK\_ENABLED       \_\_HAL\_RCC\_TIM7\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3172 \textcolor{preprocessor}{\#define \_\_TIM7\_IS\_CLK\_DISABLED      \_\_HAL\_RCC\_TIM7\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3173 \textcolor{preprocessor}{\#define \_\_TIM8\_IS\_CLK\_ENABLED       \_\_HAL\_RCC\_TIM8\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3174 \textcolor{preprocessor}{\#define \_\_TIM8\_IS\_CLK\_DISABLED      \_\_HAL\_RCC\_TIM8\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3175 \textcolor{preprocessor}{\#define \_\_TIM12\_IS\_CLK\_ENABLED      \_\_HAL\_RCC\_TIM12\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3176 \textcolor{preprocessor}{\#define \_\_TIM12\_IS\_CLK\_DISABLED     \_\_HAL\_RCC\_TIM12\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3177 \textcolor{preprocessor}{\#define \_\_TIM13\_IS\_CLK\_ENABLED      \_\_HAL\_RCC\_TIM13\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3178 \textcolor{preprocessor}{\#define \_\_TIM13\_IS\_CLK\_DISABLED     \_\_HAL\_RCC\_TIM13\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3179 \textcolor{preprocessor}{\#define \_\_TIM14\_IS\_CLK\_ENABLED      \_\_HAL\_RCC\_TIM14\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3180 \textcolor{preprocessor}{\#define \_\_TIM14\_IS\_CLK\_DISABLED     \_\_HAL\_RCC\_TIM14\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3181 \textcolor{preprocessor}{\#define \_\_TIM15\_IS\_CLK\_ENABLED      \_\_HAL\_RCC\_TIM15\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3182 \textcolor{preprocessor}{\#define \_\_TIM15\_IS\_CLK\_DISABLED     \_\_HAL\_RCC\_TIM15\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3183 \textcolor{preprocessor}{\#define \_\_TIM16\_IS\_CLK\_ENABLED      \_\_HAL\_RCC\_TIM16\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3184 \textcolor{preprocessor}{\#define \_\_TIM16\_IS\_CLK\_DISABLED     \_\_HAL\_RCC\_TIM16\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3185 \textcolor{preprocessor}{\#define \_\_TIM17\_IS\_CLK\_ENABLED      \_\_HAL\_RCC\_TIM17\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3186 \textcolor{preprocessor}{\#define \_\_TIM17\_IS\_CLK\_DISABLED     \_\_HAL\_RCC\_TIM17\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3187 \textcolor{preprocessor}{\#define \_\_TIM18\_IS\_CLK\_ENABLED      \_\_HAL\_RCC\_TIM18\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3188 \textcolor{preprocessor}{\#define \_\_TIM18\_IS\_CLK\_DISABLED     \_\_HAL\_RCC\_TIM18\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3189 \textcolor{preprocessor}{\#define \_\_TIM19\_IS\_CLK\_ENABLED      \_\_HAL\_RCC\_TIM19\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3190 \textcolor{preprocessor}{\#define \_\_TIM19\_IS\_CLK\_DISABLED     \_\_HAL\_RCC\_TIM19\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3191 \textcolor{preprocessor}{\#define \_\_TIM20\_IS\_CLK\_ENABLED      \_\_HAL\_RCC\_TIM20\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3192 \textcolor{preprocessor}{\#define \_\_TIM20\_IS\_CLK\_DISABLED     \_\_HAL\_RCC\_TIM20\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3193 \textcolor{preprocessor}{\#define \_\_TSC\_IS\_CLK\_ENABLED        \_\_HAL\_RCC\_TSC\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3194 \textcolor{preprocessor}{\#define \_\_TSC\_IS\_CLK\_DISABLED       \_\_HAL\_RCC\_TSC\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3195 \textcolor{preprocessor}{\#define \_\_UART4\_IS\_CLK\_ENABLED      \_\_HAL\_RCC\_UART4\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3196 \textcolor{preprocessor}{\#define \_\_UART4\_IS\_CLK\_DISABLED     \_\_HAL\_RCC\_UART4\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3197 \textcolor{preprocessor}{\#define \_\_UART5\_IS\_CLK\_ENABLED      \_\_HAL\_RCC\_UART5\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3198 \textcolor{preprocessor}{\#define \_\_UART5\_IS\_CLK\_DISABLED     \_\_HAL\_RCC\_UART5\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3199 \textcolor{preprocessor}{\#define \_\_USART1\_IS\_CLK\_ENABLED     \_\_HAL\_RCC\_USART1\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3200 \textcolor{preprocessor}{\#define \_\_USART1\_IS\_CLK\_DISABLED    \_\_HAL\_RCC\_USART1\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3201 \textcolor{preprocessor}{\#define \_\_USART2\_IS\_CLK\_ENABLED     \_\_HAL\_RCC\_USART2\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3202 \textcolor{preprocessor}{\#define \_\_USART2\_IS\_CLK\_DISABLED    \_\_HAL\_RCC\_USART2\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3203 \textcolor{preprocessor}{\#define \_\_USART3\_IS\_CLK\_ENABLED     \_\_HAL\_RCC\_USART3\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3204 \textcolor{preprocessor}{\#define \_\_USART3\_IS\_CLK\_DISABLED    \_\_HAL\_RCC\_USART3\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3205 \textcolor{preprocessor}{\#define \_\_USB\_IS\_CLK\_ENABLED        \_\_HAL\_RCC\_USB\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3206 \textcolor{preprocessor}{\#define \_\_USB\_IS\_CLK\_DISABLED       \_\_HAL\_RCC\_USB\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3207 \textcolor{preprocessor}{\#define \_\_WWDG\_IS\_CLK\_ENABLED       \_\_HAL\_RCC\_WWDG\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3208 \textcolor{preprocessor}{\#define \_\_WWDG\_IS\_CLK\_DISABLED      \_\_HAL\_RCC\_WWDG\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3209 }
\DoxyCodeLine{3210 \textcolor{preprocessor}{\#if defined(STM32L1)}}
\DoxyCodeLine{3211 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRYP\_CLK\_DISABLE         \_\_HAL\_RCC\_AES\_CLK\_DISABLE}}
\DoxyCodeLine{3212 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRYP\_CLK\_ENABLE          \_\_HAL\_RCC\_AES\_CLK\_ENABLE}}
\DoxyCodeLine{3213 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRYP\_CLK\_SLEEP\_DISABLE   \_\_HAL\_RCC\_AES\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{3214 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRYP\_CLK\_SLEEP\_ENABLE    \_\_HAL\_RCC\_AES\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{3215 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRYP\_FORCE\_RESET         \_\_HAL\_RCC\_AES\_FORCE\_RESET}}
\DoxyCodeLine{3216 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRYP\_RELEASE\_RESET       \_\_HAL\_RCC\_AES\_RELEASE\_RESET}}
\DoxyCodeLine{3217 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32L1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3218 }
\DoxyCodeLine{3219 \textcolor{preprocessor}{\#if defined(STM32F4)}}
\DoxyCodeLine{3220 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_FORCE\_RESET       \_\_HAL\_RCC\_SDIO\_FORCE\_RESET}}
\DoxyCodeLine{3221 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_RELEASE\_RESET     \_\_HAL\_RCC\_SDIO\_RELEASE\_RESET}}
\DoxyCodeLine{3222 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_CLK\_SLEEP\_ENABLE  \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{3223 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_CLK\_SLEEP\_DISABLE \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{3224 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_CLK\_ENABLE        \_\_HAL\_RCC\_SDIO\_CLK\_ENABLE}}
\DoxyCodeLine{3225 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_CLK\_DISABLE       \_\_HAL\_RCC\_SDIO\_CLK\_DISABLE}}
\DoxyCodeLine{3226 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_ENABLED    \_\_HAL\_RCC\_SDIO\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3227 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_DISABLED   \_\_HAL\_RCC\_SDIO\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3228 \textcolor{preprocessor}{\#define Sdmmc1ClockSelection               SdioClockSelection}}
\DoxyCodeLine{3229 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_SDMMC1               RCC\_PERIPHCLK\_SDIO}}
\DoxyCodeLine{3230 \textcolor{preprocessor}{\#define RCC\_SDMMC1CLKSOURCE\_CLK48          RCC\_SDIOCLKSOURCE\_CK48}}
\DoxyCodeLine{3231 \textcolor{preprocessor}{\#define RCC\_SDMMC1CLKSOURCE\_SYSCLK         RCC\_SDIOCLKSOURCE\_SYSCLK}}
\DoxyCodeLine{3232 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_CONFIG            \_\_HAL\_RCC\_SDIO\_CONFIG}}
\DoxyCodeLine{3233 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SDMMC1\_SOURCE        \_\_HAL\_RCC\_GET\_SDIO\_SOURCE}}
\DoxyCodeLine{3234 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{3235 }
\DoxyCodeLine{3236 \textcolor{preprocessor}{\#if defined(STM32F7) || defined(STM32L4)}}
\DoxyCodeLine{3237 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_FORCE\_RESET         \_\_HAL\_RCC\_SDMMC1\_FORCE\_RESET}}
\DoxyCodeLine{3238 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_RELEASE\_RESET       \_\_HAL\_RCC\_SDMMC1\_RELEASE\_RESET}}
\DoxyCodeLine{3239 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_ENABLE    \_\_HAL\_RCC\_SDMMC1\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{3240 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_DISABLE   \_\_HAL\_RCC\_SDMMC1\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{3241 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_CLK\_ENABLE          \_\_HAL\_RCC\_SDMMC1\_CLK\_ENABLE}}
\DoxyCodeLine{3242 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_CLK\_DISABLE         \_\_HAL\_RCC\_SDMMC1\_CLK\_DISABLE}}
\DoxyCodeLine{3243 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_IS\_CLK\_ENABLED      \_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3244 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_IS\_CLK\_DISABLED     \_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3245 \textcolor{preprocessor}{\#define SdioClockSelection                 Sdmmc1ClockSelection}}
\DoxyCodeLine{3246 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_SDIO                 RCC\_PERIPHCLK\_SDMMC1}}
\DoxyCodeLine{3247 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDIO\_CONFIG              \_\_HAL\_RCC\_SDMMC1\_CONFIG}}
\DoxyCodeLine{3248 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SDIO\_SOURCE          \_\_HAL\_RCC\_GET\_SDMMC1\_SOURCE}}
\DoxyCodeLine{3249 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{3250 }
\DoxyCodeLine{3251 \textcolor{preprocessor}{\#if defined(STM32F7)}}
\DoxyCodeLine{3252 \textcolor{preprocessor}{\#define RCC\_SDIOCLKSOURCE\_CLK48             RCC\_SDMMC1CLKSOURCE\_CLK48}}
\DoxyCodeLine{3253 \textcolor{preprocessor}{\#define RCC\_SDIOCLKSOURCE\_SYSCLK           RCC\_SDMMC1CLKSOURCE\_SYSCLK}}
\DoxyCodeLine{3254 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{3255 }
\DoxyCodeLine{3256 \textcolor{preprocessor}{\#if defined(STM32H7)}}
\DoxyCodeLine{3257 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_ENABLE()              \_\_HAL\_RCC\_USB1\_OTG\_HS\_CLK\_ENABLE()}}
\DoxyCodeLine{3258 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_ENABLE()         \_\_HAL\_RCC\_USB1\_OTG\_HS\_ULPI\_CLK\_ENABLE()}}
\DoxyCodeLine{3259 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_DISABLE()             \_\_HAL\_RCC\_USB1\_OTG\_HS\_CLK\_DISABLE()}}
\DoxyCodeLine{3260 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_DISABLE()        \_\_HAL\_RCC\_USB1\_OTG\_HS\_ULPI\_CLK\_DISABLE()}}
\DoxyCodeLine{3261 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_FORCE\_RESET()             \_\_HAL\_RCC\_USB1\_OTG\_HS\_FORCE\_RESET()}}
\DoxyCodeLine{3262 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_RELEASE\_RESET()           \_\_HAL\_RCC\_USB1\_OTG\_HS\_RELEASE\_RESET()}}
\DoxyCodeLine{3263 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_SLEEP\_ENABLE()        \_\_HAL\_RCC\_USB1\_OTG\_HS\_CLK\_SLEEP\_ENABLE()}}
\DoxyCodeLine{3264 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_SLEEP\_ENABLE()   \_\_HAL\_RCC\_USB1\_OTG\_HS\_ULPI\_CLK\_SLEEP\_ENABLE()}}
\DoxyCodeLine{3265 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_SLEEP\_DISABLE()       \_\_HAL\_RCC\_USB1\_OTG\_HS\_CLK\_SLEEP\_DISABLE()}}
\DoxyCodeLine{3266 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_SLEEP\_DISABLE()  \_\_HAL\_RCC\_USB1\_OTG\_HS\_ULPI\_CLK\_SLEEP\_DISABLE()}}
\DoxyCodeLine{3267 }
\DoxyCodeLine{3268 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_ENABLE()             \_\_HAL\_RCC\_USB2\_OTG\_FS\_CLK\_ENABLE()}}
\DoxyCodeLine{3269 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_ULPI\_CLK\_ENABLE()        \_\_HAL\_RCC\_USB2\_OTG\_FS\_ULPI\_CLK\_ENABLE()}}
\DoxyCodeLine{3270 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_DISABLE()            \_\_HAL\_RCC\_USB2\_OTG\_FS\_CLK\_DISABLE()}}
\DoxyCodeLine{3271 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_ULPI\_CLK\_DISABLE()       \_\_HAL\_RCC\_USB2\_OTG\_FS\_ULPI\_CLK\_DISABLE()}}
\DoxyCodeLine{3272 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_FORCE\_RESET()            \_\_HAL\_RCC\_USB2\_OTG\_FS\_FORCE\_RESET()}}
\DoxyCodeLine{3273 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_RELEASE\_RESET()          \_\_HAL\_RCC\_USB2\_OTG\_FS\_RELEASE\_RESET()}}
\DoxyCodeLine{3274 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_ENABLE()       \_\_HAL\_RCC\_USB2\_OTG\_FS\_CLK\_SLEEP\_ENABLE()}}
\DoxyCodeLine{3275 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_ULPI\_CLK\_SLEEP\_ENABLE()  \_\_HAL\_RCC\_USB2\_OTG\_FS\_ULPI\_CLK\_SLEEP\_ENABLE()}}
\DoxyCodeLine{3276 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_DISABLE()      \_\_HAL\_RCC\_USB2\_OTG\_FS\_CLK\_SLEEP\_DISABLE()}}
\DoxyCodeLine{3277 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_ULPI\_CLK\_SLEEP\_DISABLE() \_\_HAL\_RCC\_USB2\_OTG\_FS\_ULPI\_CLK\_SLEEP\_DISABLE()}}
\DoxyCodeLine{3278 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{3279 }
\DoxyCodeLine{3280 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2SCLK            \_\_HAL\_RCC\_I2S\_CONFIG}}
\DoxyCodeLine{3281 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2SCLK\_CONFIG     \_\_HAL\_RCC\_I2S\_CONFIG}}
\DoxyCodeLine{3282 }
\DoxyCodeLine{3283 \textcolor{preprocessor}{\#define \_\_RCC\_PLLSRC                RCC\_GET\_PLL\_OSCSOURCE}}
\DoxyCodeLine{3284 }
\DoxyCodeLine{3285 \textcolor{preprocessor}{\#define IS\_RCC\_MSIRANGE             IS\_RCC\_MSI\_CLOCK\_RANGE}}
\DoxyCodeLine{3286 \textcolor{preprocessor}{\#define IS\_RCC\_RTCCLK\_SOURCE        IS\_RCC\_RTCCLKSOURCE}}
\DoxyCodeLine{3287 \textcolor{preprocessor}{\#define IS\_RCC\_SYSCLK\_DIV           IS\_RCC\_HCLK}}
\DoxyCodeLine{3288 \textcolor{preprocessor}{\#define IS\_RCC\_HCLK\_DIV             IS\_RCC\_PCLK}}
\DoxyCodeLine{3289 \textcolor{preprocessor}{\#define IS\_RCC\_PERIPHCLK            IS\_RCC\_PERIPHCLOCK}}
\DoxyCodeLine{3290 }
\DoxyCodeLine{3291 \textcolor{preprocessor}{\#define RCC\_IT\_HSI14                RCC\_IT\_HSI14RDY}}
\DoxyCodeLine{3292 }
\DoxyCodeLine{3293 \textcolor{preprocessor}{\#define RCC\_IT\_CSSLSE               RCC\_IT\_LSECSS}}
\DoxyCodeLine{3294 \textcolor{preprocessor}{\#define RCC\_IT\_CSSHSE               RCC\_IT\_CSS}}
\DoxyCodeLine{3295 }
\DoxyCodeLine{3296 \textcolor{preprocessor}{\#define RCC\_PLLMUL\_3                RCC\_PLL\_MUL3}}
\DoxyCodeLine{3297 \textcolor{preprocessor}{\#define RCC\_PLLMUL\_4                RCC\_PLL\_MUL4}}
\DoxyCodeLine{3298 \textcolor{preprocessor}{\#define RCC\_PLLMUL\_6                RCC\_PLL\_MUL6}}
\DoxyCodeLine{3299 \textcolor{preprocessor}{\#define RCC\_PLLMUL\_8                RCC\_PLL\_MUL8}}
\DoxyCodeLine{3300 \textcolor{preprocessor}{\#define RCC\_PLLMUL\_12               RCC\_PLL\_MUL12}}
\DoxyCodeLine{3301 \textcolor{preprocessor}{\#define RCC\_PLLMUL\_16               RCC\_PLL\_MUL16}}
\DoxyCodeLine{3302 \textcolor{preprocessor}{\#define RCC\_PLLMUL\_24               RCC\_PLL\_MUL24}}
\DoxyCodeLine{3303 \textcolor{preprocessor}{\#define RCC\_PLLMUL\_32               RCC\_PLL\_MUL32}}
\DoxyCodeLine{3304 \textcolor{preprocessor}{\#define RCC\_PLLMUL\_48               RCC\_PLL\_MUL48}}
\DoxyCodeLine{3305 }
\DoxyCodeLine{3306 \textcolor{preprocessor}{\#define RCC\_PLLDIV\_2                RCC\_PLL\_DIV2}}
\DoxyCodeLine{3307 \textcolor{preprocessor}{\#define RCC\_PLLDIV\_3                RCC\_PLL\_DIV3}}
\DoxyCodeLine{3308 \textcolor{preprocessor}{\#define RCC\_PLLDIV\_4                RCC\_PLL\_DIV4}}
\DoxyCodeLine{3309 }
\DoxyCodeLine{3310 \textcolor{preprocessor}{\#define IS\_RCC\_MCOSOURCE            IS\_RCC\_MCO1SOURCE}}
\DoxyCodeLine{3311 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MCO\_CONFIG        \_\_HAL\_RCC\_MCO1\_CONFIG}}
\DoxyCodeLine{3312 \textcolor{preprocessor}{\#define RCC\_MCO\_NODIV               RCC\_MCODIV\_1}}
\DoxyCodeLine{3313 \textcolor{preprocessor}{\#define RCC\_MCO\_DIV1                RCC\_MCODIV\_1}}
\DoxyCodeLine{3314 \textcolor{preprocessor}{\#define RCC\_MCO\_DIV2                RCC\_MCODIV\_2}}
\DoxyCodeLine{3315 \textcolor{preprocessor}{\#define RCC\_MCO\_DIV4                RCC\_MCODIV\_4}}
\DoxyCodeLine{3316 \textcolor{preprocessor}{\#define RCC\_MCO\_DIV8                RCC\_MCODIV\_8}}
\DoxyCodeLine{3317 \textcolor{preprocessor}{\#define RCC\_MCO\_DIV16               RCC\_MCODIV\_16}}
\DoxyCodeLine{3318 \textcolor{preprocessor}{\#define RCC\_MCO\_DIV32               RCC\_MCODIV\_32}}
\DoxyCodeLine{3319 \textcolor{preprocessor}{\#define RCC\_MCO\_DIV64               RCC\_MCODIV\_64}}
\DoxyCodeLine{3320 \textcolor{preprocessor}{\#define RCC\_MCO\_DIV128              RCC\_MCODIV\_128}}
\DoxyCodeLine{3321 \textcolor{preprocessor}{\#define RCC\_MCOSOURCE\_NONE          RCC\_MCO1SOURCE\_NOCLOCK}}
\DoxyCodeLine{3322 \textcolor{preprocessor}{\#define RCC\_MCOSOURCE\_LSI           RCC\_MCO1SOURCE\_LSI}}
\DoxyCodeLine{3323 \textcolor{preprocessor}{\#define RCC\_MCOSOURCE\_LSE           RCC\_MCO1SOURCE\_LSE}}
\DoxyCodeLine{3324 \textcolor{preprocessor}{\#define RCC\_MCOSOURCE\_SYSCLK        RCC\_MCO1SOURCE\_SYSCLK}}
\DoxyCodeLine{3325 \textcolor{preprocessor}{\#define RCC\_MCOSOURCE\_HSI           RCC\_MCO1SOURCE\_HSI}}
\DoxyCodeLine{3326 \textcolor{preprocessor}{\#define RCC\_MCOSOURCE\_HSI14         RCC\_MCO1SOURCE\_HSI14}}
\DoxyCodeLine{3327 \textcolor{preprocessor}{\#define RCC\_MCOSOURCE\_HSI48         RCC\_MCO1SOURCE\_HSI48}}
\DoxyCodeLine{3328 \textcolor{preprocessor}{\#define RCC\_MCOSOURCE\_HSE           RCC\_MCO1SOURCE\_HSE}}
\DoxyCodeLine{3329 \textcolor{preprocessor}{\#define RCC\_MCOSOURCE\_PLLCLK\_DIV1   RCC\_MCO1SOURCE\_PLLCLK}}
\DoxyCodeLine{3330 \textcolor{preprocessor}{\#define RCC\_MCOSOURCE\_PLLCLK\_NODIV  RCC\_MCO1SOURCE\_PLLCLK}}
\DoxyCodeLine{3331 \textcolor{preprocessor}{\#define RCC\_MCOSOURCE\_PLLCLK\_DIV2   RCC\_MCO1SOURCE\_PLLCLK\_DIV2}}
\DoxyCodeLine{3332 }
\DoxyCodeLine{3333 \textcolor{preprocessor}{\#if defined(STM32L4) || defined(STM32WB) || defined(STM32G0) || defined(STM32G4) || defined(STM32L5) || defined(STM32WL)}}
\DoxyCodeLine{3334 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_NO\_CLK     RCC\_RTCCLKSOURCE\_NONE}}
\DoxyCodeLine{3335 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3336 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_NONE       RCC\_RTCCLKSOURCE\_NO\_CLK}}
\DoxyCodeLine{3337 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{3338 }
\DoxyCodeLine{3339 \textcolor{preprocessor}{\#define RCC\_USBCLK\_PLLSAI1          RCC\_USBCLKSOURCE\_PLLSAI1}}
\DoxyCodeLine{3340 \textcolor{preprocessor}{\#define RCC\_USBCLK\_PLL              RCC\_USBCLKSOURCE\_PLL}}
\DoxyCodeLine{3341 \textcolor{preprocessor}{\#define RCC\_USBCLK\_MSI              RCC\_USBCLKSOURCE\_MSI}}
\DoxyCodeLine{3342 \textcolor{preprocessor}{\#define RCC\_USBCLKSOURCE\_PLLCLK     RCC\_USBCLKSOURCE\_PLL}}
\DoxyCodeLine{3343 \textcolor{preprocessor}{\#define RCC\_USBPLLCLK\_DIV1          RCC\_USBCLKSOURCE\_PLL}}
\DoxyCodeLine{3344 \textcolor{preprocessor}{\#define RCC\_USBPLLCLK\_DIV1\_5        RCC\_USBCLKSOURCE\_PLL\_DIV1\_5}}
\DoxyCodeLine{3345 \textcolor{preprocessor}{\#define RCC\_USBPLLCLK\_DIV2          RCC\_USBCLKSOURCE\_PLL\_DIV2}}
\DoxyCodeLine{3346 \textcolor{preprocessor}{\#define RCC\_USBPLLCLK\_DIV3          RCC\_USBCLKSOURCE\_PLL\_DIV3}}
\DoxyCodeLine{3347 }
\DoxyCodeLine{3348 \textcolor{preprocessor}{\#define HSION\_BitNumber        RCC\_HSION\_BIT\_NUMBER}}
\DoxyCodeLine{3349 \textcolor{preprocessor}{\#define HSION\_BITNUMBER        RCC\_HSION\_BIT\_NUMBER}}
\DoxyCodeLine{3350 \textcolor{preprocessor}{\#define HSEON\_BitNumber        RCC\_HSEON\_BIT\_NUMBER}}
\DoxyCodeLine{3351 \textcolor{preprocessor}{\#define HSEON\_BITNUMBER        RCC\_HSEON\_BIT\_NUMBER}}
\DoxyCodeLine{3352 \textcolor{preprocessor}{\#define MSION\_BITNUMBER        RCC\_MSION\_BIT\_NUMBER}}
\DoxyCodeLine{3353 \textcolor{preprocessor}{\#define CSSON\_BitNumber        RCC\_CSSON\_BIT\_NUMBER}}
\DoxyCodeLine{3354 \textcolor{preprocessor}{\#define CSSON\_BITNUMBER        RCC\_CSSON\_BIT\_NUMBER}}
\DoxyCodeLine{3355 \textcolor{preprocessor}{\#define PLLON\_BitNumber        RCC\_PLLON\_BIT\_NUMBER}}
\DoxyCodeLine{3356 \textcolor{preprocessor}{\#define PLLON\_BITNUMBER        RCC\_PLLON\_BIT\_NUMBER}}
\DoxyCodeLine{3357 \textcolor{preprocessor}{\#define PLLI2SON\_BitNumber     RCC\_PLLI2SON\_BIT\_NUMBER}}
\DoxyCodeLine{3358 \textcolor{preprocessor}{\#define I2SSRC\_BitNumber       RCC\_I2SSRC\_BIT\_NUMBER}}
\DoxyCodeLine{3359 \textcolor{preprocessor}{\#define RTCEN\_BitNumber        RCC\_RTCEN\_BIT\_NUMBER}}
\DoxyCodeLine{3360 \textcolor{preprocessor}{\#define RTCEN\_BITNUMBER        RCC\_RTCEN\_BIT\_NUMBER}}
\DoxyCodeLine{3361 \textcolor{preprocessor}{\#define BDRST\_BitNumber        RCC\_BDRST\_BIT\_NUMBER}}
\DoxyCodeLine{3362 \textcolor{preprocessor}{\#define BDRST\_BITNUMBER        RCC\_BDRST\_BIT\_NUMBER}}
\DoxyCodeLine{3363 \textcolor{preprocessor}{\#define RTCRST\_BITNUMBER       RCC\_RTCRST\_BIT\_NUMBER}}
\DoxyCodeLine{3364 \textcolor{preprocessor}{\#define LSION\_BitNumber        RCC\_LSION\_BIT\_NUMBER}}
\DoxyCodeLine{3365 \textcolor{preprocessor}{\#define LSION\_BITNUMBER        RCC\_LSION\_BIT\_NUMBER}}
\DoxyCodeLine{3366 \textcolor{preprocessor}{\#define LSEON\_BitNumber        RCC\_LSEON\_BIT\_NUMBER}}
\DoxyCodeLine{3367 \textcolor{preprocessor}{\#define LSEON\_BITNUMBER        RCC\_LSEON\_BIT\_NUMBER}}
\DoxyCodeLine{3368 \textcolor{preprocessor}{\#define LSEBYP\_BITNUMBER       RCC\_LSEBYP\_BIT\_NUMBER}}
\DoxyCodeLine{3369 \textcolor{preprocessor}{\#define PLLSAION\_BitNumber     RCC\_PLLSAION\_BIT\_NUMBER}}
\DoxyCodeLine{3370 \textcolor{preprocessor}{\#define TIMPRE\_BitNumber       RCC\_TIMPRE\_BIT\_NUMBER}}
\DoxyCodeLine{3371 \textcolor{preprocessor}{\#define RMVF\_BitNumber         RCC\_RMVF\_BIT\_NUMBER}}
\DoxyCodeLine{3372 \textcolor{preprocessor}{\#define RMVF\_BITNUMBER         RCC\_RMVF\_BIT\_NUMBER}}
\DoxyCodeLine{3373 \textcolor{preprocessor}{\#define RCC\_CR2\_HSI14TRIM\_BitNumber RCC\_HSI14TRIM\_BIT\_NUMBER}}
\DoxyCodeLine{3374 \textcolor{preprocessor}{\#define CR\_BYTE2\_ADDRESS       RCC\_CR\_BYTE2\_ADDRESS}}
\DoxyCodeLine{3375 \textcolor{preprocessor}{\#define CIR\_BYTE1\_ADDRESS      RCC\_CIR\_BYTE1\_ADDRESS}}
\DoxyCodeLine{3376 \textcolor{preprocessor}{\#define CIR\_BYTE2\_ADDRESS      RCC\_CIR\_BYTE2\_ADDRESS}}
\DoxyCodeLine{3377 \textcolor{preprocessor}{\#define BDCR\_BYTE0\_ADDRESS     RCC\_BDCR\_BYTE0\_ADDRESS}}
\DoxyCodeLine{3378 \textcolor{preprocessor}{\#define DBP\_TIMEOUT\_VALUE      RCC\_DBP\_TIMEOUT\_VALUE}}
\DoxyCodeLine{3379 \textcolor{preprocessor}{\#define LSE\_TIMEOUT\_VALUE      RCC\_LSE\_TIMEOUT\_VALUE}}
\DoxyCodeLine{3380 }
\DoxyCodeLine{3381 \textcolor{preprocessor}{\#define CR\_HSION\_BB            RCC\_CR\_HSION\_BB}}
\DoxyCodeLine{3382 \textcolor{preprocessor}{\#define CR\_CSSON\_BB            RCC\_CR\_CSSON\_BB}}
\DoxyCodeLine{3383 \textcolor{preprocessor}{\#define CR\_PLLON\_BB            RCC\_CR\_PLLON\_BB}}
\DoxyCodeLine{3384 \textcolor{preprocessor}{\#define CR\_PLLI2SON\_BB         RCC\_CR\_PLLI2SON\_BB}}
\DoxyCodeLine{3385 \textcolor{preprocessor}{\#define CR\_MSION\_BB            RCC\_CR\_MSION\_BB}}
\DoxyCodeLine{3386 \textcolor{preprocessor}{\#define CSR\_LSION\_BB           RCC\_CSR\_LSION\_BB}}
\DoxyCodeLine{3387 \textcolor{preprocessor}{\#define CSR\_LSEON\_BB           RCC\_CSR\_LSEON\_BB}}
\DoxyCodeLine{3388 \textcolor{preprocessor}{\#define CSR\_LSEBYP\_BB          RCC\_CSR\_LSEBYP\_BB}}
\DoxyCodeLine{3389 \textcolor{preprocessor}{\#define CSR\_RTCEN\_BB           RCC\_CSR\_RTCEN\_BB}}
\DoxyCodeLine{3390 \textcolor{preprocessor}{\#define CSR\_RTCRST\_BB          RCC\_CSR\_RTCRST\_BB}}
\DoxyCodeLine{3391 \textcolor{preprocessor}{\#define CFGR\_I2SSRC\_BB         RCC\_CFGR\_I2SSRC\_BB}}
\DoxyCodeLine{3392 \textcolor{preprocessor}{\#define BDCR\_RTCEN\_BB          RCC\_BDCR\_RTCEN\_BB}}
\DoxyCodeLine{3393 \textcolor{preprocessor}{\#define BDCR\_BDRST\_BB          RCC\_BDCR\_BDRST\_BB}}
\DoxyCodeLine{3394 \textcolor{preprocessor}{\#define CR\_HSEON\_BB            RCC\_CR\_HSEON\_BB}}
\DoxyCodeLine{3395 \textcolor{preprocessor}{\#define CSR\_RMVF\_BB            RCC\_CSR\_RMVF\_BB}}
\DoxyCodeLine{3396 \textcolor{preprocessor}{\#define CR\_PLLSAION\_BB         RCC\_CR\_PLLSAION\_BB}}
\DoxyCodeLine{3397 \textcolor{preprocessor}{\#define DCKCFGR\_TIMPRE\_BB      RCC\_DCKCFGR\_TIMPRE\_BB}}
\DoxyCodeLine{3398 }
\DoxyCodeLine{3399 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_ENABLE\_FREQ\_ERROR\_COUNTER     \_\_HAL\_RCC\_CRS\_FREQ\_ERROR\_COUNTER\_ENABLE}}
\DoxyCodeLine{3400 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_DISABLE\_FREQ\_ERROR\_COUNTER    \_\_HAL\_RCC\_CRS\_FREQ\_ERROR\_COUNTER\_DISABLE}}
\DoxyCodeLine{3401 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_ENABLE\_AUTOMATIC\_CALIB        \_\_HAL\_RCC\_CRS\_AUTOMATIC\_CALIB\_ENABLE}}
\DoxyCodeLine{3402 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_DISABLE\_AUTOMATIC\_CALIB       \_\_HAL\_RCC\_CRS\_AUTOMATIC\_CALIB\_DISABLE}}
\DoxyCodeLine{3403 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_CALCULATE\_RELOADVALUE         \_\_HAL\_RCC\_CRS\_RELOADVALUE\_CALCULATE}}
\DoxyCodeLine{3404 }
\DoxyCodeLine{3405 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_IT\_SOURCE                     \_\_HAL\_RCC\_GET\_IT}}
\DoxyCodeLine{3406 }
\DoxyCodeLine{3407 \textcolor{preprocessor}{\#define RCC\_CRS\_SYNCWARM       RCC\_CRS\_SYNCWARN}}
\DoxyCodeLine{3408 \textcolor{preprocessor}{\#define RCC\_CRS\_TRIMOV         RCC\_CRS\_TRIMOVF}}
\DoxyCodeLine{3409 }
\DoxyCodeLine{3410 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_CK48               RCC\_PERIPHCLK\_CLK48}}
\DoxyCodeLine{3411 \textcolor{preprocessor}{\#define RCC\_CK48CLKSOURCE\_PLLQ           RCC\_CLK48CLKSOURCE\_PLLQ}}
\DoxyCodeLine{3412 \textcolor{preprocessor}{\#define RCC\_CK48CLKSOURCE\_PLLSAIP        RCC\_CLK48CLKSOURCE\_PLLSAIP}}
\DoxyCodeLine{3413 \textcolor{preprocessor}{\#define RCC\_CK48CLKSOURCE\_PLLI2SQ        RCC\_CLK48CLKSOURCE\_PLLI2SQ}}
\DoxyCodeLine{3414 \textcolor{preprocessor}{\#define IS\_RCC\_CK48CLKSOURCE             IS\_RCC\_CLK48CLKSOURCE}}
\DoxyCodeLine{3415 \textcolor{preprocessor}{\#define RCC\_SDIOCLKSOURCE\_CK48           RCC\_SDIOCLKSOURCE\_CLK48}}
\DoxyCodeLine{3416 }
\DoxyCodeLine{3417 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM\_CLK\_ENABLE             \_\_HAL\_RCC\_DFSDM1\_CLK\_ENABLE}}
\DoxyCodeLine{3418 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM\_CLK\_DISABLE            \_\_HAL\_RCC\_DFSDM1\_CLK\_DISABLE}}
\DoxyCodeLine{3419 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM\_IS\_CLK\_ENABLED         \_\_HAL\_RCC\_DFSDM1\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3420 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM\_IS\_CLK\_DISABLED        \_\_HAL\_RCC\_DFSDM1\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3421 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM\_FORCE\_RESET            \_\_HAL\_RCC\_DFSDM1\_FORCE\_RESET}}
\DoxyCodeLine{3422 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM\_RELEASE\_RESET          \_\_HAL\_RCC\_DFSDM1\_RELEASE\_RESET}}
\DoxyCodeLine{3423 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM\_CLK\_SLEEP\_ENABLE       \_\_HAL\_RCC\_DFSDM1\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{3424 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM\_CLK\_SLEEP\_DISABLE      \_\_HAL\_RCC\_DFSDM1\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{3425 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM\_IS\_CLK\_SLEEP\_ENABLED   \_\_HAL\_RCC\_DFSDM1\_IS\_CLK\_SLEEP\_ENABLED}}
\DoxyCodeLine{3426 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM\_IS\_CLK\_SLEEP\_DISABLED  \_\_HAL\_RCC\_DFSDM1\_IS\_CLK\_SLEEP\_DISABLED}}
\DoxyCodeLine{3427 \textcolor{preprocessor}{\#define DfsdmClockSelection         Dfsdm1ClockSelection}}
\DoxyCodeLine{3428 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_DFSDM         RCC\_PERIPHCLK\_DFSDM1}}
\DoxyCodeLine{3429 \textcolor{preprocessor}{\#define RCC\_DFSDMCLKSOURCE\_PCLK     RCC\_DFSDM1CLKSOURCE\_PCLK2}}
\DoxyCodeLine{3430 \textcolor{preprocessor}{\#define RCC\_DFSDMCLKSOURCE\_SYSCLK   RCC\_DFSDM1CLKSOURCE\_SYSCLK}}
\DoxyCodeLine{3431 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM\_CONFIG      \_\_HAL\_RCC\_DFSDM1\_CONFIG}}
\DoxyCodeLine{3432 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_DFSDM\_SOURCE  \_\_HAL\_RCC\_GET\_DFSDM1\_SOURCE}}
\DoxyCodeLine{3433 \textcolor{preprocessor}{\#define RCC\_DFSDM1CLKSOURCE\_PCLK    RCC\_DFSDM1CLKSOURCE\_PCLK2}}
\DoxyCodeLine{3434 \textcolor{preprocessor}{\#define RCC\_SWPMI1CLKSOURCE\_PCLK    RCC\_SWPMI1CLKSOURCE\_PCLK1}}
\DoxyCodeLine{3435 \textcolor{preprocessor}{\#define RCC\_LPTIM1CLKSOURCE\_PCLK    RCC\_LPTIM1CLKSOURCE\_PCLK1}}
\DoxyCodeLine{3436 \textcolor{preprocessor}{\#define RCC\_LPTIM2CLKSOURCE\_PCLK    RCC\_LPTIM2CLKSOURCE\_PCLK1}}
\DoxyCodeLine{3437 }
\DoxyCodeLine{3438 \textcolor{preprocessor}{\#define RCC\_DFSDM1AUDIOCLKSOURCE\_I2SAPB1    RCC\_DFSDM1AUDIOCLKSOURCE\_I2S1}}
\DoxyCodeLine{3439 \textcolor{preprocessor}{\#define RCC\_DFSDM1AUDIOCLKSOURCE\_I2SAPB2    RCC\_DFSDM1AUDIOCLKSOURCE\_I2S2}}
\DoxyCodeLine{3440 \textcolor{preprocessor}{\#define RCC\_DFSDM2AUDIOCLKSOURCE\_I2SAPB1    RCC\_DFSDM2AUDIOCLKSOURCE\_I2S1}}
\DoxyCodeLine{3441 \textcolor{preprocessor}{\#define RCC\_DFSDM2AUDIOCLKSOURCE\_I2SAPB2    RCC\_DFSDM2AUDIOCLKSOURCE\_I2S2}}
\DoxyCodeLine{3442 \textcolor{preprocessor}{\#define RCC\_DFSDM1CLKSOURCE\_APB2            RCC\_DFSDM1CLKSOURCE\_PCLK2}}
\DoxyCodeLine{3443 \textcolor{preprocessor}{\#define RCC\_DFSDM2CLKSOURCE\_APB2            RCC\_DFSDM2CLKSOURCE\_PCLK2}}
\DoxyCodeLine{3444 \textcolor{preprocessor}{\#define RCC\_FMPI2C1CLKSOURCE\_APB            RCC\_FMPI2C1CLKSOURCE\_PCLK1}}
\DoxyCodeLine{3445 \textcolor{preprocessor}{\#if defined(STM32U5)}}
\DoxyCodeLine{3446 \textcolor{preprocessor}{\#define MSIKPLLModeSEL  RCC\_MSIKPLL\_MODE\_SEL}}
\DoxyCodeLine{3447 \textcolor{preprocessor}{\#define MSISPLLModeSEL  RCC\_MSISPLL\_MODE\_SEL}}
\DoxyCodeLine{3448 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB21\_CLK\_DISABLE           \_\_HAL\_RCC\_AHB2\_1\_CLK\_DISABLE}}
\DoxyCodeLine{3449 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB22\_CLK\_DISABLE           \_\_HAL\_RCC\_AHB2\_2\_CLK\_DISABLE}}
\DoxyCodeLine{3450 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB1\_CLK\_Disable\_Clear      \_\_HAL\_RCC\_AHB1\_CLK\_ENABLE}}
\DoxyCodeLine{3451 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB21\_CLK\_Disable\_Clear     \_\_HAL\_RCC\_AHB2\_1\_CLK\_ENABLE}}
\DoxyCodeLine{3452 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB22\_CLK\_Disable\_Clear     \_\_HAL\_RCC\_AHB2\_2\_CLK\_ENABLE}}
\DoxyCodeLine{3453 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB3\_CLK\_Disable\_Clear      \_\_HAL\_RCC\_AHB3\_CLK\_ENABLE}}
\DoxyCodeLine{3454 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_APB1\_CLK\_Disable\_Clear      \_\_HAL\_RCC\_APB1\_CLK\_ENABLE}}
\DoxyCodeLine{3455 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_APB2\_CLK\_Disable\_Clear      \_\_HAL\_RCC\_APB2\_CLK\_ENABLE}}
\DoxyCodeLine{3456 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_APB3\_CLK\_Disable\_Clear      \_\_HAL\_RCC\_APB3\_CLK\_ENABLE}}
\DoxyCodeLine{3457 \textcolor{preprocessor}{\#define IS\_RCC\_MSIPLLModeSelection            IS\_RCC\_MSIPLLMODE\_SELECT}}
\DoxyCodeLine{3458 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_CLK48                   RCC\_PERIPHCLK\_ICLK}}
\DoxyCodeLine{3459 \textcolor{preprocessor}{\#define RCC\_CLK48CLKSOURCE\_HSI48              RCC\_ICLK\_CLKSOURCE\_HSI48}}
\DoxyCodeLine{3460 \textcolor{preprocessor}{\#define RCC\_CLK48CLKSOURCE\_PLL2               RCC\_ICLK\_CLKSOURCE\_PLL2}}
\DoxyCodeLine{3461 \textcolor{preprocessor}{\#define RCC\_CLK48CLKSOURCE\_PLL1               RCC\_ICLK\_CLKSOURCE\_PLL1}}
\DoxyCodeLine{3462 \textcolor{preprocessor}{\#define RCC\_CLK48CLKSOURCE\_MSIK               RCC\_ICLK\_CLKSOURCE\_MSIK}}
\DoxyCodeLine{3463 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC1\_CLK\_ENABLE            \_\_HAL\_RCC\_ADC12\_CLK\_ENABLE}}
\DoxyCodeLine{3464 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC1\_CLK\_DISABLE          \_\_HAL\_RCC\_ADC12\_CLK\_DISABLE}}
\DoxyCodeLine{3465 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC1\_IS\_CLK\_ENABLED       \_\_HAL\_RCC\_ADC12\_IS\_CLK\_ENABLED}}
\DoxyCodeLine{3466 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC1\_IS\_CLK\_DISABLED      \_\_HAL\_RCC\_ADC12\_IS\_CLK\_DISABLED}}
\DoxyCodeLine{3467 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC1\_FORCE\_RESET          \_\_HAL\_RCC\_ADC12\_FORCE\_RESET}}
\DoxyCodeLine{3468 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC1\_RELEASE\_RESET       \_\_HAL\_RCC\_ADC12\_RELEASE\_RESET}}
\DoxyCodeLine{3469 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{3470 }
\DoxyCodeLine{3478 \textcolor{preprocessor}{\#define  HAL\_RNG\_ReadyCallback(\_\_HANDLE\_\_)  HAL\_RNG\_ReadyDataCallback((\_\_HANDLE\_\_), uint32\_t random32bit)}}
\DoxyCodeLine{3479 }
\DoxyCodeLine{3487 \textcolor{preprocessor}{\#if defined (STM32G0) || defined (STM32L5) || defined (STM32L412xx) || defined (STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32G4) || defined (STM32WL) || defined (STM32U5)}}
\DoxyCodeLine{3488 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3489 \textcolor{preprocessor}{\#define \_\_HAL\_RTC\_CLEAR\_FLAG                      \_\_HAL\_RTC\_EXTI\_CLEAR\_FLAG}}
\DoxyCodeLine{3490 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{3491 \textcolor{preprocessor}{\#define \_\_HAL\_RTC\_DISABLE\_IT                      \_\_HAL\_RTC\_EXTI\_DISABLE\_IT}}
\DoxyCodeLine{3492 \textcolor{preprocessor}{\#define \_\_HAL\_RTC\_ENABLE\_IT                       \_\_HAL\_RTC\_EXTI\_ENABLE\_IT}}
\DoxyCodeLine{3493 }
\DoxyCodeLine{3494 \textcolor{preprocessor}{\#if defined (STM32F1)}}
\DoxyCodeLine{3495 \textcolor{preprocessor}{\#define \_\_HAL\_RTC\_EXTI\_CLEAR\_FLAG(RTC\_EXTI\_LINE\_ALARM\_EVENT)  \_\_HAL\_RTC\_ALARM\_EXTI\_CLEAR\_FLAG()}}
\DoxyCodeLine{3496 }
\DoxyCodeLine{3497 \textcolor{preprocessor}{\#define \_\_HAL\_RTC\_EXTI\_ENABLE\_IT(RTC\_EXTI\_LINE\_ALARM\_EVENT)   \_\_HAL\_RTC\_ALARM\_EXTI\_ENABLE\_IT()}}
\DoxyCodeLine{3498 }
\DoxyCodeLine{3499 \textcolor{preprocessor}{\#define \_\_HAL\_RTC\_EXTI\_DISABLE\_IT(RTC\_EXTI\_LINE\_ALARM\_EVENT)  \_\_HAL\_RTC\_ALARM\_EXTI\_DISABLE\_IT()}}
\DoxyCodeLine{3500 }
\DoxyCodeLine{3501 \textcolor{preprocessor}{\#define \_\_HAL\_RTC\_EXTI\_GET\_FLAG(RTC\_EXTI\_LINE\_ALARM\_EVENT)    \_\_HAL\_RTC\_ALARM\_EXTI\_GET\_FLAG()}}
\DoxyCodeLine{3502 }
\DoxyCodeLine{3503 \textcolor{preprocessor}{\#define \_\_HAL\_RTC\_EXTI\_GENERATE\_SWIT(RTC\_EXTI\_LINE\_ALARM\_EVENT)   \_\_HAL\_RTC\_ALARM\_EXTI\_GENERATE\_SWIT()}}
\DoxyCodeLine{3504 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3505 \textcolor{preprocessor}{\#define \_\_HAL\_RTC\_EXTI\_CLEAR\_FLAG(\_\_EXTI\_LINE\_\_)  (((\_\_EXTI\_LINE\_\_) == RTC\_EXTI\_LINE\_ALARM\_EVENT) ? \_\_HAL\_RTC\_ALARM\_EXTI\_CLEAR\_FLAG() : \(\backslash\)}}
\DoxyCodeLine{3506 \textcolor{preprocessor}{                                                   (((\_\_EXTI\_LINE\_\_) == RTC\_EXTI\_LINE\_WAKEUPTIMER\_EVENT) ? \_\_HAL\_RTC\_WAKEUPTIMER\_EXTI\_CLEAR\_FLAG() : \(\backslash\)}}
\DoxyCodeLine{3507 \textcolor{preprocessor}{                                                    \_\_HAL\_RTC\_TAMPER\_TIMESTAMP\_EXTI\_CLEAR\_FLAG()))}}
\DoxyCodeLine{3508 \textcolor{preprocessor}{\#define \_\_HAL\_RTC\_EXTI\_ENABLE\_IT(\_\_EXTI\_LINE\_\_)   (((\_\_EXTI\_LINE\_\_)  == RTC\_EXTI\_LINE\_ALARM\_EVENT) ? \_\_HAL\_RTC\_ALARM\_EXTI\_ENABLE\_IT() : \(\backslash\)}}
\DoxyCodeLine{3509 \textcolor{preprocessor}{                                                   (((\_\_EXTI\_LINE\_\_) == RTC\_EXTI\_LINE\_WAKEUPTIMER\_EVENT) ? \_\_HAL\_RTC\_WAKEUPTIMER\_EXTI\_ENABLE\_IT() : \(\backslash\)}}
\DoxyCodeLine{3510 \textcolor{preprocessor}{                                                    \_\_HAL\_RTC\_TAMPER\_TIMESTAMP\_EXTI\_ENABLE\_IT()))}}
\DoxyCodeLine{3511 \textcolor{preprocessor}{\#define \_\_HAL\_RTC\_EXTI\_DISABLE\_IT(\_\_EXTI\_LINE\_\_)  (((\_\_EXTI\_LINE\_\_) == RTC\_EXTI\_LINE\_ALARM\_EVENT) ? \_\_HAL\_RTC\_ALARM\_EXTI\_DISABLE\_IT() : \(\backslash\)}}
\DoxyCodeLine{3512 \textcolor{preprocessor}{                                                   (((\_\_EXTI\_LINE\_\_) == RTC\_EXTI\_LINE\_WAKEUPTIMER\_EVENT) ? \_\_HAL\_RTC\_WAKEUPTIMER\_EXTI\_DISABLE\_IT() : \(\backslash\)}}
\DoxyCodeLine{3513 \textcolor{preprocessor}{                                                    \_\_HAL\_RTC\_TAMPER\_TIMESTAMP\_EXTI\_DISABLE\_IT()))}}
\DoxyCodeLine{3514 \textcolor{preprocessor}{\#define \_\_HAL\_RTC\_EXTI\_GET\_FLAG(\_\_EXTI\_LINE\_\_)    (((\_\_EXTI\_LINE\_\_) == RTC\_EXTI\_LINE\_ALARM\_EVENT) ? \_\_HAL\_RTC\_ALARM\_EXTI\_GET\_FLAG() : \(\backslash\)}}
\DoxyCodeLine{3515 \textcolor{preprocessor}{                                                   (((\_\_EXTI\_LINE\_\_) == RTC\_EXTI\_LINE\_WAKEUPTIMER\_EVENT) ? \_\_HAL\_RTC\_WAKEUPTIMER\_EXTI\_GET\_FLAG() : \(\backslash\)}}
\DoxyCodeLine{3516 \textcolor{preprocessor}{                                                    \_\_HAL\_RTC\_TAMPER\_TIMESTAMP\_EXTI\_GET\_FLAG()))}}
\DoxyCodeLine{3517 \textcolor{preprocessor}{\#define \_\_HAL\_RTC\_EXTI\_GENERATE\_SWIT(\_\_EXTI\_LINE\_\_)   (((\_\_EXTI\_LINE\_\_) == RTC\_EXTI\_LINE\_ALARM\_EVENT) ? \_\_HAL\_RTC\_ALARM\_EXTI\_GENERATE\_SWIT() : \(\backslash\)}}
\DoxyCodeLine{3518 \textcolor{preprocessor}{                                                       (((\_\_EXTI\_LINE\_\_) == RTC\_EXTI\_LINE\_WAKEUPTIMER\_EVENT) ? \_\_HAL\_RTC\_WAKEUPTIMER\_EXTI\_GENERATE\_SWIT() :  \(\backslash\)}}
\DoxyCodeLine{3519 \textcolor{preprocessor}{                                                        \_\_HAL\_RTC\_TAMPER\_TIMESTAMP\_EXTI\_GENERATE\_SWIT()))}}
\DoxyCodeLine{3520 \textcolor{preprocessor}{\#endif   }\textcolor{comment}{/* STM32F1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3521 }
\DoxyCodeLine{3522 \textcolor{preprocessor}{\#define IS\_ALARM                                  IS\_RTC\_ALARM}}
\DoxyCodeLine{3523 \textcolor{preprocessor}{\#define IS\_ALARM\_MASK                             IS\_RTC\_ALARM\_MASK}}
\DoxyCodeLine{3524 \textcolor{preprocessor}{\#define IS\_TAMPER                                 IS\_RTC\_TAMPER}}
\DoxyCodeLine{3525 \textcolor{preprocessor}{\#define IS\_TAMPER\_ERASE\_MODE                      IS\_RTC\_TAMPER\_ERASE\_MODE}}
\DoxyCodeLine{3526 \textcolor{preprocessor}{\#define IS\_TAMPER\_FILTER                          IS\_RTC\_TAMPER\_FILTER}}
\DoxyCodeLine{3527 \textcolor{preprocessor}{\#define IS\_TAMPER\_INTERRUPT                       IS\_RTC\_TAMPER\_INTERRUPT}}
\DoxyCodeLine{3528 \textcolor{preprocessor}{\#define IS\_TAMPER\_MASKFLAG\_STATE                  IS\_RTC\_TAMPER\_MASKFLAG\_STATE}}
\DoxyCodeLine{3529 \textcolor{preprocessor}{\#define IS\_TAMPER\_PRECHARGE\_DURATION              IS\_RTC\_TAMPER\_PRECHARGE\_DURATION}}
\DoxyCodeLine{3530 \textcolor{preprocessor}{\#define IS\_TAMPER\_PULLUP\_STATE                    IS\_RTC\_TAMPER\_PULLUP\_STATE}}
\DoxyCodeLine{3531 \textcolor{preprocessor}{\#define IS\_TAMPER\_SAMPLING\_FREQ                   IS\_RTC\_TAMPER\_SAMPLING\_FREQ}}
\DoxyCodeLine{3532 \textcolor{preprocessor}{\#define IS\_TAMPER\_TIMESTAMPONTAMPER\_DETECTION     IS\_RTC\_TAMPER\_TIMESTAMPONTAMPER\_DETECTION}}
\DoxyCodeLine{3533 \textcolor{preprocessor}{\#define IS\_TAMPER\_TRIGGER                         IS\_RTC\_TAMPER\_TRIGGER}}
\DoxyCodeLine{3534 \textcolor{preprocessor}{\#define IS\_WAKEUP\_CLOCK                           IS\_RTC\_WAKEUP\_CLOCK}}
\DoxyCodeLine{3535 \textcolor{preprocessor}{\#define IS\_WAKEUP\_COUNTER                         IS\_RTC\_WAKEUP\_COUNTER}}
\DoxyCodeLine{3536 }
\DoxyCodeLine{3537 \textcolor{preprocessor}{\#define \_\_RTC\_WRITEPROTECTION\_ENABLE  \_\_HAL\_RTC\_WRITEPROTECTION\_ENABLE}}
\DoxyCodeLine{3538 \textcolor{preprocessor}{\#define \_\_RTC\_WRITEPROTECTION\_DISABLE  \_\_HAL\_RTC\_WRITEPROTECTION\_DISABLE}}
\DoxyCodeLine{3539 }
\DoxyCodeLine{3548 \textcolor{preprocessor}{\#define SD\_OCR\_CID\_CSD\_OVERWRIETE   SD\_OCR\_CID\_CSD\_OVERWRITE}}
\DoxyCodeLine{3549 \textcolor{preprocessor}{\#define SD\_CMD\_SD\_APP\_STAUS         SD\_CMD\_SD\_APP\_STATUS}}
\DoxyCodeLine{3550 }
\DoxyCodeLine{3551 \textcolor{preprocessor}{\#if !defined(STM32F1) \&\& !defined(STM32F2) \&\& !defined(STM32F4) \&\& !defined(STM32F7) \&\& !defined(STM32L1)}}
\DoxyCodeLine{3552 \textcolor{preprocessor}{\#define eMMC\_HIGH\_VOLTAGE\_RANGE     EMMC\_HIGH\_VOLTAGE\_RANGE}}
\DoxyCodeLine{3553 \textcolor{preprocessor}{\#define eMMC\_DUAL\_VOLTAGE\_RANGE     EMMC\_DUAL\_VOLTAGE\_RANGE}}
\DoxyCodeLine{3554 \textcolor{preprocessor}{\#define eMMC\_LOW\_VOLTAGE\_RANGE      EMMC\_LOW\_VOLTAGE\_RANGE}}
\DoxyCodeLine{3555 }
\DoxyCodeLine{3556 \textcolor{preprocessor}{\#define SDMMC\_NSpeed\_CLK\_DIV        SDMMC\_NSPEED\_CLK\_DIV}}
\DoxyCodeLine{3557 \textcolor{preprocessor}{\#define SDMMC\_HSpeed\_CLK\_DIV        SDMMC\_HSPEED\_CLK\_DIV}}
\DoxyCodeLine{3558 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{3559 }
\DoxyCodeLine{3560 \textcolor{preprocessor}{\#if defined(STM32F4) || defined(STM32F2)}}
\DoxyCodeLine{3561 \textcolor{preprocessor}{\#define  SD\_SDMMC\_DISABLED          SD\_SDIO\_DISABLED}}
\DoxyCodeLine{3562 \textcolor{preprocessor}{\#define  SD\_SDMMC\_FUNCTION\_BUSY     SD\_SDIO\_FUNCTION\_BUSY}}
\DoxyCodeLine{3563 \textcolor{preprocessor}{\#define  SD\_SDMMC\_FUNCTION\_FAILED   SD\_SDIO\_FUNCTION\_FAILED}}
\DoxyCodeLine{3564 \textcolor{preprocessor}{\#define  SD\_SDMMC\_UNKNOWN\_FUNCTION  SD\_SDIO\_UNKNOWN\_FUNCTION}}
\DoxyCodeLine{3565 \textcolor{preprocessor}{\#define  SD\_CMD\_SDMMC\_SEN\_OP\_COND   SD\_CMD\_SDIO\_SEN\_OP\_COND}}
\DoxyCodeLine{3566 \textcolor{preprocessor}{\#define  SD\_CMD\_SDMMC\_RW\_DIRECT     SD\_CMD\_SDIO\_RW\_DIRECT}}
\DoxyCodeLine{3567 \textcolor{preprocessor}{\#define  SD\_CMD\_SDMMC\_RW\_EXTENDED   SD\_CMD\_SDIO\_RW\_EXTENDED}}
\DoxyCodeLine{3568 \textcolor{preprocessor}{\#define  \_\_HAL\_SD\_SDMMC\_ENABLE      \_\_HAL\_SD\_SDIO\_ENABLE}}
\DoxyCodeLine{3569 \textcolor{preprocessor}{\#define  \_\_HAL\_SD\_SDMMC\_DISABLE     \_\_HAL\_SD\_SDIO\_DISABLE}}
\DoxyCodeLine{3570 \textcolor{preprocessor}{\#define  \_\_HAL\_SD\_SDMMC\_DMA\_ENABLE  \_\_HAL\_SD\_SDIO\_DMA\_ENABLE}}
\DoxyCodeLine{3571 \textcolor{preprocessor}{\#define  \_\_HAL\_SD\_SDMMC\_DMA\_DISABLE \_\_HAL\_SD\_SDIO\_DMA\_DISABL}}
\DoxyCodeLine{3572 \textcolor{preprocessor}{\#define  \_\_HAL\_SD\_SDMMC\_ENABLE\_IT   \_\_HAL\_SD\_SDIO\_ENABLE\_IT}}
\DoxyCodeLine{3573 \textcolor{preprocessor}{\#define  \_\_HAL\_SD\_SDMMC\_DISABLE\_IT  \_\_HAL\_SD\_SDIO\_DISABLE\_IT}}
\DoxyCodeLine{3574 \textcolor{preprocessor}{\#define  \_\_HAL\_SD\_SDMMC\_GET\_FLAG    \_\_HAL\_SD\_SDIO\_GET\_FLAG}}
\DoxyCodeLine{3575 \textcolor{preprocessor}{\#define  \_\_HAL\_SD\_SDMMC\_CLEAR\_FLAG  \_\_HAL\_SD\_SDIO\_CLEAR\_FLAG}}
\DoxyCodeLine{3576 \textcolor{preprocessor}{\#define  \_\_HAL\_SD\_SDMMC\_GET\_IT      \_\_HAL\_SD\_SDIO\_GET\_IT}}
\DoxyCodeLine{3577 \textcolor{preprocessor}{\#define  \_\_HAL\_SD\_SDMMC\_CLEAR\_IT    \_\_HAL\_SD\_SDIO\_CLEAR\_IT}}
\DoxyCodeLine{3578 \textcolor{preprocessor}{\#define  SDMMC\_STATIC\_FLAGS         SDIO\_STATIC\_FLAGS}}
\DoxyCodeLine{3579 \textcolor{preprocessor}{\#define  SDMMC\_CMD0TIMEOUT          SDIO\_CMD0TIMEOUT}}
\DoxyCodeLine{3580 \textcolor{preprocessor}{\#define  SD\_SDMMC\_SEND\_IF\_COND      SD\_SDIO\_SEND\_IF\_COND}}
\DoxyCodeLine{3581 \textcolor{comment}{/* alias CMSIS */}}
\DoxyCodeLine{3582 \textcolor{preprocessor}{\#define  SDMMC1\_IRQn                SDIO\_IRQn}}
\DoxyCodeLine{3583 \textcolor{preprocessor}{\#define  SDMMC1\_IRQHandler          SDIO\_IRQHandler}}
\DoxyCodeLine{3584 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{3585 }
\DoxyCodeLine{3586 \textcolor{preprocessor}{\#if defined(STM32F7) || defined(STM32L4)}}
\DoxyCodeLine{3587 \textcolor{preprocessor}{\#define  SD\_SDIO\_DISABLED           SD\_SDMMC\_DISABLED}}
\DoxyCodeLine{3588 \textcolor{preprocessor}{\#define  SD\_SDIO\_FUNCTION\_BUSY      SD\_SDMMC\_FUNCTION\_BUSY}}
\DoxyCodeLine{3589 \textcolor{preprocessor}{\#define  SD\_SDIO\_FUNCTION\_FAILED    SD\_SDMMC\_FUNCTION\_FAILED}}
\DoxyCodeLine{3590 \textcolor{preprocessor}{\#define  SD\_SDIO\_UNKNOWN\_FUNCTION   SD\_SDMMC\_UNKNOWN\_FUNCTION}}
\DoxyCodeLine{3591 \textcolor{preprocessor}{\#define  SD\_CMD\_SDIO\_SEN\_OP\_COND    SD\_CMD\_SDMMC\_SEN\_OP\_COND}}
\DoxyCodeLine{3592 \textcolor{preprocessor}{\#define  SD\_CMD\_SDIO\_RW\_DIRECT      SD\_CMD\_SDMMC\_RW\_DIRECT}}
\DoxyCodeLine{3593 \textcolor{preprocessor}{\#define  SD\_CMD\_SDIO\_RW\_EXTENDED    SD\_CMD\_SDMMC\_RW\_EXTENDED}}
\DoxyCodeLine{3594 \textcolor{preprocessor}{\#define  \_\_HAL\_SD\_SDIO\_ENABLE       \_\_HAL\_SD\_SDMMC\_ENABLE}}
\DoxyCodeLine{3595 \textcolor{preprocessor}{\#define  \_\_HAL\_SD\_SDIO\_DISABLE      \_\_HAL\_SD\_SDMMC\_DISABLE}}
\DoxyCodeLine{3596 \textcolor{preprocessor}{\#define  \_\_HAL\_SD\_SDIO\_DMA\_ENABLE   \_\_HAL\_SD\_SDMMC\_DMA\_ENABLE}}
\DoxyCodeLine{3597 \textcolor{preprocessor}{\#define  \_\_HAL\_SD\_SDIO\_DMA\_DISABL   \_\_HAL\_SD\_SDMMC\_DMA\_DISABLE}}
\DoxyCodeLine{3598 \textcolor{preprocessor}{\#define  \_\_HAL\_SD\_SDIO\_ENABLE\_IT    \_\_HAL\_SD\_SDMMC\_ENABLE\_IT}}
\DoxyCodeLine{3599 \textcolor{preprocessor}{\#define  \_\_HAL\_SD\_SDIO\_DISABLE\_IT   \_\_HAL\_SD\_SDMMC\_DISABLE\_IT}}
\DoxyCodeLine{3600 \textcolor{preprocessor}{\#define  \_\_HAL\_SD\_SDIO\_GET\_FLAG     \_\_HAL\_SD\_SDMMC\_GET\_FLAG}}
\DoxyCodeLine{3601 \textcolor{preprocessor}{\#define  \_\_HAL\_SD\_SDIO\_CLEAR\_FLAG   \_\_HAL\_SD\_SDMMC\_CLEAR\_FLAG}}
\DoxyCodeLine{3602 \textcolor{preprocessor}{\#define  \_\_HAL\_SD\_SDIO\_GET\_IT       \_\_HAL\_SD\_SDMMC\_GET\_IT}}
\DoxyCodeLine{3603 \textcolor{preprocessor}{\#define  \_\_HAL\_SD\_SDIO\_CLEAR\_IT     \_\_HAL\_SD\_SDMMC\_CLEAR\_IT}}
\DoxyCodeLine{3604 \textcolor{preprocessor}{\#define  SDIO\_STATIC\_FLAGS          SDMMC\_STATIC\_FLAGS}}
\DoxyCodeLine{3605 \textcolor{preprocessor}{\#define  SDIO\_CMD0TIMEOUT           SDMMC\_CMD0TIMEOUT}}
\DoxyCodeLine{3606 \textcolor{preprocessor}{\#define  SD\_SDIO\_SEND\_IF\_COND       SD\_SDMMC\_SEND\_IF\_COND}}
\DoxyCodeLine{3607 \textcolor{comment}{/* alias CMSIS for compatibilities */}}
\DoxyCodeLine{3608 \textcolor{preprocessor}{\#define  SDIO\_IRQn                  SDMMC1\_IRQn}}
\DoxyCodeLine{3609 \textcolor{preprocessor}{\#define  SDIO\_IRQHandler            SDMMC1\_IRQHandler}}
\DoxyCodeLine{3610 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{3611 }
\DoxyCodeLine{3612 \textcolor{preprocessor}{\#if defined(STM32F7) || defined(STM32F4) || defined(STM32F2) || defined(STM32L4) || defined(STM32H7)}}
\DoxyCodeLine{3613 \textcolor{preprocessor}{\#define  HAL\_SD\_CardCIDTypedef       HAL\_SD\_CardCIDTypeDef}}
\DoxyCodeLine{3614 \textcolor{preprocessor}{\#define  HAL\_SD\_CardCSDTypedef       HAL\_SD\_CardCSDTypeDef}}
\DoxyCodeLine{3615 \textcolor{preprocessor}{\#define  HAL\_SD\_CardStatusTypedef    HAL\_SD\_CardStatusTypeDef}}
\DoxyCodeLine{3616 \textcolor{preprocessor}{\#define  HAL\_SD\_CardStateTypedef     HAL\_SD\_CardStateTypeDef}}
\DoxyCodeLine{3617 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{3618 }
\DoxyCodeLine{3619 \textcolor{preprocessor}{\#if defined(STM32H7) || defined(STM32L5)}}
\DoxyCodeLine{3620 \textcolor{preprocessor}{\#define HAL\_MMCEx\_Read\_DMADoubleBuffer0CpltCallback   HAL\_MMCEx\_Read\_DMADoubleBuf0CpltCallback}}
\DoxyCodeLine{3621 \textcolor{preprocessor}{\#define HAL\_MMCEx\_Read\_DMADoubleBuffer1CpltCallback   HAL\_MMCEx\_Read\_DMADoubleBuf1CpltCallback}}
\DoxyCodeLine{3622 \textcolor{preprocessor}{\#define HAL\_MMCEx\_Write\_DMADoubleBuffer0CpltCallback  HAL\_MMCEx\_Write\_DMADoubleBuf0CpltCallback}}
\DoxyCodeLine{3623 \textcolor{preprocessor}{\#define HAL\_MMCEx\_Write\_DMADoubleBuffer1CpltCallback  HAL\_MMCEx\_Write\_DMADoubleBuf1CpltCallback}}
\DoxyCodeLine{3624 \textcolor{preprocessor}{\#define HAL\_SDEx\_Read\_DMADoubleBuffer0CpltCallback    HAL\_SDEx\_Read\_DMADoubleBuf0CpltCallback}}
\DoxyCodeLine{3625 \textcolor{preprocessor}{\#define HAL\_SDEx\_Read\_DMADoubleBuffer1CpltCallback    HAL\_SDEx\_Read\_DMADoubleBuf1CpltCallback}}
\DoxyCodeLine{3626 \textcolor{preprocessor}{\#define HAL\_SDEx\_Write\_DMADoubleBuffer0CpltCallback   HAL\_SDEx\_Write\_DMADoubleBuf0CpltCallback}}
\DoxyCodeLine{3627 \textcolor{preprocessor}{\#define HAL\_SDEx\_Write\_DMADoubleBuffer1CpltCallback   HAL\_SDEx\_Write\_DMADoubleBuf1CpltCallback}}
\DoxyCodeLine{3628 \textcolor{preprocessor}{\#define HAL\_SD\_DriveTransciver\_1\_8V\_Callback          HAL\_SD\_DriveTransceiver\_1\_8V\_Callback}}
\DoxyCodeLine{3629 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{3638 \textcolor{preprocessor}{\#define \_\_SMARTCARD\_ENABLE\_IT           \_\_HAL\_SMARTCARD\_ENABLE\_IT}}
\DoxyCodeLine{3639 \textcolor{preprocessor}{\#define \_\_SMARTCARD\_DISABLE\_IT          \_\_HAL\_SMARTCARD\_DISABLE\_IT}}
\DoxyCodeLine{3640 \textcolor{preprocessor}{\#define \_\_SMARTCARD\_ENABLE              \_\_HAL\_SMARTCARD\_ENABLE}}
\DoxyCodeLine{3641 \textcolor{preprocessor}{\#define \_\_SMARTCARD\_DISABLE             \_\_HAL\_SMARTCARD\_DISABLE}}
\DoxyCodeLine{3642 \textcolor{preprocessor}{\#define \_\_SMARTCARD\_DMA\_REQUEST\_ENABLE  \_\_HAL\_SMARTCARD\_DMA\_REQUEST\_ENABLE}}
\DoxyCodeLine{3643 \textcolor{preprocessor}{\#define \_\_SMARTCARD\_DMA\_REQUEST\_DISABLE \_\_HAL\_SMARTCARD\_DMA\_REQUEST\_DISABLE}}
\DoxyCodeLine{3644 }
\DoxyCodeLine{3645 \textcolor{preprocessor}{\#define \_\_HAL\_SMARTCARD\_GETCLOCKSOURCE  SMARTCARD\_GETCLOCKSOURCE}}
\DoxyCodeLine{3646 \textcolor{preprocessor}{\#define \_\_SMARTCARD\_GETCLOCKSOURCE      SMARTCARD\_GETCLOCKSOURCE}}
\DoxyCodeLine{3647 }
\DoxyCodeLine{3648 \textcolor{preprocessor}{\#define IS\_SMARTCARD\_ONEBIT\_SAMPLING    IS\_SMARTCARD\_ONE\_BIT\_SAMPLE}}
\DoxyCodeLine{3649 }
\DoxyCodeLine{3657 \textcolor{preprocessor}{\#define \_\_HAL\_SMBUS\_RESET\_CR1           SMBUS\_RESET\_CR1}}
\DoxyCodeLine{3658 \textcolor{preprocessor}{\#define \_\_HAL\_SMBUS\_RESET\_CR2           SMBUS\_RESET\_CR2}}
\DoxyCodeLine{3659 \textcolor{preprocessor}{\#define \_\_HAL\_SMBUS\_GENERATE\_START      SMBUS\_GENERATE\_START}}
\DoxyCodeLine{3660 \textcolor{preprocessor}{\#define \_\_HAL\_SMBUS\_GET\_ADDR\_MATCH      SMBUS\_GET\_ADDR\_MATCH}}
\DoxyCodeLine{3661 \textcolor{preprocessor}{\#define \_\_HAL\_SMBUS\_GET\_DIR             SMBUS\_GET\_DIR}}
\DoxyCodeLine{3662 \textcolor{preprocessor}{\#define \_\_HAL\_SMBUS\_GET\_STOP\_MODE       SMBUS\_GET\_STOP\_MODE}}
\DoxyCodeLine{3663 \textcolor{preprocessor}{\#define \_\_HAL\_SMBUS\_GET\_PEC\_MODE        SMBUS\_GET\_PEC\_MODE}}
\DoxyCodeLine{3664 \textcolor{preprocessor}{\#define \_\_HAL\_SMBUS\_GET\_ALERT\_ENABLED   SMBUS\_GET\_ALERT\_ENABLED}}
\DoxyCodeLine{3673 \textcolor{preprocessor}{\#define \_\_HAL\_SPI\_1LINE\_TX              SPI\_1LINE\_TX}}
\DoxyCodeLine{3674 \textcolor{preprocessor}{\#define \_\_HAL\_SPI\_1LINE\_RX              SPI\_1LINE\_RX}}
\DoxyCodeLine{3675 \textcolor{preprocessor}{\#define \_\_HAL\_SPI\_RESET\_CRC             SPI\_RESET\_CRC}}
\DoxyCodeLine{3676 }
\DoxyCodeLine{3685 \textcolor{preprocessor}{\#define \_\_HAL\_UART\_GETCLOCKSOURCE       UART\_GETCLOCKSOURCE}}
\DoxyCodeLine{3686 \textcolor{preprocessor}{\#define \_\_HAL\_UART\_MASK\_COMPUTATION     UART\_MASK\_COMPUTATION}}
\DoxyCodeLine{3687 \textcolor{preprocessor}{\#define \_\_UART\_GETCLOCKSOURCE           UART\_GETCLOCKSOURCE}}
\DoxyCodeLine{3688 \textcolor{preprocessor}{\#define \_\_UART\_MASK\_COMPUTATION         UART\_MASK\_COMPUTATION}}
\DoxyCodeLine{3689 }
\DoxyCodeLine{3690 \textcolor{preprocessor}{\#define IS\_UART\_WAKEUPMETHODE           IS\_UART\_WAKEUPMETHOD}}
\DoxyCodeLine{3691 }
\DoxyCodeLine{3692 \textcolor{preprocessor}{\#define IS\_UART\_ONEBIT\_SAMPLE           IS\_UART\_ONE\_BIT\_SAMPLE}}
\DoxyCodeLine{3693 \textcolor{preprocessor}{\#define IS\_UART\_ONEBIT\_SAMPLING         IS\_UART\_ONE\_BIT\_SAMPLE}}
\DoxyCodeLine{3694 }
\DoxyCodeLine{3704 \textcolor{preprocessor}{\#define \_\_USART\_ENABLE\_IT               \_\_HAL\_USART\_ENABLE\_IT}}
\DoxyCodeLine{3705 \textcolor{preprocessor}{\#define \_\_USART\_DISABLE\_IT              \_\_HAL\_USART\_DISABLE\_IT}}
\DoxyCodeLine{3706 \textcolor{preprocessor}{\#define \_\_USART\_ENABLE                  \_\_HAL\_USART\_ENABLE}}
\DoxyCodeLine{3707 \textcolor{preprocessor}{\#define \_\_USART\_DISABLE                 \_\_HAL\_USART\_DISABLE}}
\DoxyCodeLine{3708 }
\DoxyCodeLine{3709 \textcolor{preprocessor}{\#define \_\_HAL\_USART\_GETCLOCKSOURCE      USART\_GETCLOCKSOURCE}}
\DoxyCodeLine{3710 \textcolor{preprocessor}{\#define \_\_USART\_GETCLOCKSOURCE          USART\_GETCLOCKSOURCE}}
\DoxyCodeLine{3711 }
\DoxyCodeLine{3712 \textcolor{preprocessor}{\#if defined(STM32F0) || defined(STM32F3) || defined(STM32F7)}}
\DoxyCodeLine{3713 \textcolor{preprocessor}{\#define USART\_OVERSAMPLING\_16               0x00000000U}}
\DoxyCodeLine{3714 \textcolor{preprocessor}{\#define USART\_OVERSAMPLING\_8                USART\_CR1\_OVER8}}
\DoxyCodeLine{3715 }
\DoxyCodeLine{3716 \textcolor{preprocessor}{\#define IS\_USART\_OVERSAMPLING(\_\_SAMPLING\_\_) (((\_\_SAMPLING\_\_) == USART\_OVERSAMPLING\_16) || \(\backslash\)}}
\DoxyCodeLine{3717 \textcolor{preprocessor}{                                             ((\_\_SAMPLING\_\_) == USART\_OVERSAMPLING\_8))}}
\DoxyCodeLine{3718 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F0 || STM32F3 || STM32F7 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3726 \textcolor{preprocessor}{\#define USB\_EXTI\_LINE\_WAKEUP                               USB\_WAKEUP\_EXTI\_LINE}}
\DoxyCodeLine{3727 }
\DoxyCodeLine{3728 \textcolor{preprocessor}{\#define USB\_FS\_EXTI\_TRIGGER\_RISING\_EDGE                    USB\_OTG\_FS\_WAKEUP\_EXTI\_RISING\_EDGE}}
\DoxyCodeLine{3729 \textcolor{preprocessor}{\#define USB\_FS\_EXTI\_TRIGGER\_FALLING\_EDGE                   USB\_OTG\_FS\_WAKEUP\_EXTI\_FALLING\_EDGE}}
\DoxyCodeLine{3730 \textcolor{preprocessor}{\#define USB\_FS\_EXTI\_TRIGGER\_BOTH\_EDGE                      USB\_OTG\_FS\_WAKEUP\_EXTI\_RISING\_FALLING\_EDGE}}
\DoxyCodeLine{3731 \textcolor{preprocessor}{\#define USB\_FS\_EXTI\_LINE\_WAKEUP                            USB\_OTG\_FS\_WAKEUP\_EXTI\_LINE}}
\DoxyCodeLine{3732 }
\DoxyCodeLine{3733 \textcolor{preprocessor}{\#define USB\_HS\_EXTI\_TRIGGER\_RISING\_EDGE                    USB\_OTG\_HS\_WAKEUP\_EXTI\_RISING\_EDGE}}
\DoxyCodeLine{3734 \textcolor{preprocessor}{\#define USB\_HS\_EXTI\_TRIGGER\_FALLING\_EDGE                   USB\_OTG\_HS\_WAKEUP\_EXTI\_FALLING\_EDGE}}
\DoxyCodeLine{3735 \textcolor{preprocessor}{\#define USB\_HS\_EXTI\_TRIGGER\_BOTH\_EDGE                      USB\_OTG\_HS\_WAKEUP\_EXTI\_RISING\_FALLING\_EDGE}}
\DoxyCodeLine{3736 \textcolor{preprocessor}{\#define USB\_HS\_EXTI\_LINE\_WAKEUP                            USB\_OTG\_HS\_WAKEUP\_EXTI\_LINE}}
\DoxyCodeLine{3737 }
\DoxyCodeLine{3738 \textcolor{preprocessor}{\#define \_\_HAL\_USB\_EXTI\_ENABLE\_IT                           \_\_HAL\_USB\_WAKEUP\_EXTI\_ENABLE\_IT}}
\DoxyCodeLine{3739 \textcolor{preprocessor}{\#define \_\_HAL\_USB\_EXTI\_DISABLE\_IT                          \_\_HAL\_USB\_WAKEUP\_EXTI\_DISABLE\_IT}}
\DoxyCodeLine{3740 \textcolor{preprocessor}{\#define \_\_HAL\_USB\_EXTI\_GET\_FLAG                            \_\_HAL\_USB\_WAKEUP\_EXTI\_GET\_FLAG}}
\DoxyCodeLine{3741 \textcolor{preprocessor}{\#define \_\_HAL\_USB\_EXTI\_CLEAR\_FLAG                          \_\_HAL\_USB\_WAKEUP\_EXTI\_CLEAR\_FLAG}}
\DoxyCodeLine{3742 \textcolor{preprocessor}{\#define \_\_HAL\_USB\_EXTI\_SET\_RISING\_EDGE\_TRIGGER             \_\_HAL\_USB\_WAKEUP\_EXTI\_ENABLE\_RISING\_EDGE}}
\DoxyCodeLine{3743 \textcolor{preprocessor}{\#define \_\_HAL\_USB\_EXTI\_SET\_FALLING\_EDGE\_TRIGGER            \_\_HAL\_USB\_WAKEUP\_EXTI\_ENABLE\_FALLING\_EDGE}}
\DoxyCodeLine{3744 \textcolor{preprocessor}{\#define \_\_HAL\_USB\_EXTI\_SET\_FALLINGRISING\_TRIGGER           \_\_HAL\_USB\_WAKEUP\_EXTI\_ENABLE\_RISING\_FALLING\_EDGE}}
\DoxyCodeLine{3745 }
\DoxyCodeLine{3746 \textcolor{preprocessor}{\#define \_\_HAL\_USB\_FS\_EXTI\_ENABLE\_IT                        \_\_HAL\_USB\_OTG\_FS\_WAKEUP\_EXTI\_ENABLE\_IT}}
\DoxyCodeLine{3747 \textcolor{preprocessor}{\#define \_\_HAL\_USB\_FS\_EXTI\_DISABLE\_IT                       \_\_HAL\_USB\_OTG\_FS\_WAKEUP\_EXTI\_DISABLE\_IT}}
\DoxyCodeLine{3748 \textcolor{preprocessor}{\#define \_\_HAL\_USB\_FS\_EXTI\_GET\_FLAG                         \_\_HAL\_USB\_OTG\_FS\_WAKEUP\_EXTI\_GET\_FLAG}}
\DoxyCodeLine{3749 \textcolor{preprocessor}{\#define \_\_HAL\_USB\_FS\_EXTI\_CLEAR\_FLAG                       \_\_HAL\_USB\_OTG\_FS\_WAKEUP\_EXTI\_CLEAR\_FLAG}}
\DoxyCodeLine{3750 \textcolor{preprocessor}{\#define \_\_HAL\_USB\_FS\_EXTI\_SET\_RISING\_EGDE\_TRIGGER          \_\_HAL\_USB\_OTG\_FS\_WAKEUP\_EXTI\_ENABLE\_RISING\_EDGE}}
\DoxyCodeLine{3751 \textcolor{preprocessor}{\#define \_\_HAL\_USB\_FS\_EXTI\_SET\_FALLING\_EGDE\_TRIGGER         \_\_HAL\_USB\_OTG\_FS\_WAKEUP\_EXTI\_ENABLE\_FALLING\_EDGE}}
\DoxyCodeLine{3752 \textcolor{preprocessor}{\#define \_\_HAL\_USB\_FS\_EXTI\_SET\_FALLINGRISING\_TRIGGER        \_\_HAL\_USB\_OTG\_FS\_WAKEUP\_EXTI\_ENABLE\_RISING\_FALLING\_EDGE}}
\DoxyCodeLine{3753 \textcolor{preprocessor}{\#define \_\_HAL\_USB\_FS\_EXTI\_GENERATE\_SWIT                    \_\_HAL\_USB\_OTG\_FS\_WAKEUP\_EXTI\_GENERATE\_SWIT}}
\DoxyCodeLine{3754 }
\DoxyCodeLine{3755 \textcolor{preprocessor}{\#define \_\_HAL\_USB\_HS\_EXTI\_ENABLE\_IT                        \_\_HAL\_USB\_OTG\_HS\_WAKEUP\_EXTI\_ENABLE\_IT}}
\DoxyCodeLine{3756 \textcolor{preprocessor}{\#define \_\_HAL\_USB\_HS\_EXTI\_DISABLE\_IT                       \_\_HAL\_USB\_OTG\_HS\_WAKEUP\_EXTI\_DISABLE\_IT}}
\DoxyCodeLine{3757 \textcolor{preprocessor}{\#define \_\_HAL\_USB\_HS\_EXTI\_GET\_FLAG                         \_\_HAL\_USB\_OTG\_HS\_WAKEUP\_EXTI\_GET\_FLAG}}
\DoxyCodeLine{3758 \textcolor{preprocessor}{\#define \_\_HAL\_USB\_HS\_EXTI\_CLEAR\_FLAG                       \_\_HAL\_USB\_OTG\_HS\_WAKEUP\_EXTI\_CLEAR\_FLAG}}
\DoxyCodeLine{3759 \textcolor{preprocessor}{\#define \_\_HAL\_USB\_HS\_EXTI\_SET\_RISING\_EGDE\_TRIGGER          \_\_HAL\_USB\_OTG\_HS\_WAKEUP\_EXTI\_ENABLE\_RISING\_EDGE}}
\DoxyCodeLine{3760 \textcolor{preprocessor}{\#define \_\_HAL\_USB\_HS\_EXTI\_SET\_FALLING\_EGDE\_TRIGGER         \_\_HAL\_USB\_OTG\_HS\_WAKEUP\_EXTI\_ENABLE\_FALLING\_EDGE}}
\DoxyCodeLine{3761 \textcolor{preprocessor}{\#define \_\_HAL\_USB\_HS\_EXTI\_SET\_FALLINGRISING\_TRIGGER        \_\_HAL\_USB\_OTG\_HS\_WAKEUP\_EXTI\_ENABLE\_RISING\_FALLING\_EDGE}}
\DoxyCodeLine{3762 \textcolor{preprocessor}{\#define \_\_HAL\_USB\_HS\_EXTI\_GENERATE\_SWIT                    \_\_HAL\_USB\_OTG\_HS\_WAKEUP\_EXTI\_GENERATE\_SWIT}}
\DoxyCodeLine{3763 }
\DoxyCodeLine{3764 \textcolor{preprocessor}{\#define HAL\_PCD\_ActiveRemoteWakeup                         HAL\_PCD\_ActivateRemoteWakeup}}
\DoxyCodeLine{3765 \textcolor{preprocessor}{\#define HAL\_PCD\_DeActiveRemoteWakeup                       HAL\_PCD\_DeActivateRemoteWakeup}}
\DoxyCodeLine{3766 }
\DoxyCodeLine{3767 \textcolor{preprocessor}{\#define HAL\_PCD\_SetTxFiFo                                  HAL\_PCDEx\_SetTxFiFo}}
\DoxyCodeLine{3768 \textcolor{preprocessor}{\#define HAL\_PCD\_SetRxFiFo                                  HAL\_PCDEx\_SetRxFiFo}}
\DoxyCodeLine{3776 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_SetICPrescalerValue   TIM\_SET\_ICPRESCALERVALUE}}
\DoxyCodeLine{3777 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_ResetICPrescalerValue TIM\_RESET\_ICPRESCALERVALUE}}
\DoxyCodeLine{3778 }
\DoxyCodeLine{3779 \textcolor{preprocessor}{\#define TIM\_GET\_ITSTATUS                \_\_HAL\_TIM\_GET\_IT\_SOURCE}}
\DoxyCodeLine{3780 \textcolor{preprocessor}{\#define TIM\_GET\_CLEAR\_IT                \_\_HAL\_TIM\_CLEAR\_IT}}
\DoxyCodeLine{3781 }
\DoxyCodeLine{3782 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_GET\_ITSTATUS          \_\_HAL\_TIM\_GET\_IT\_SOURCE}}
\DoxyCodeLine{3783 }
\DoxyCodeLine{3784 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_DIRECTION\_STATUS      \_\_HAL\_TIM\_IS\_TIM\_COUNTING\_DOWN}}
\DoxyCodeLine{3785 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_PRESCALER             \_\_HAL\_TIM\_SET\_PRESCALER}}
\DoxyCodeLine{3786 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_SetCounter            \_\_HAL\_TIM\_SET\_COUNTER}}
\DoxyCodeLine{3787 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_GetCounter            \_\_HAL\_TIM\_GET\_COUNTER}}
\DoxyCodeLine{3788 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_SetAutoreload         \_\_HAL\_TIM\_SET\_AUTORELOAD}}
\DoxyCodeLine{3789 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_GetAutoreload         \_\_HAL\_TIM\_GET\_AUTORELOAD}}
\DoxyCodeLine{3790 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_SetClockDivision      \_\_HAL\_TIM\_SET\_CLOCKDIVISION}}
\DoxyCodeLine{3791 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_GetClockDivision      \_\_HAL\_TIM\_GET\_CLOCKDIVISION}}
\DoxyCodeLine{3792 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_SetICPrescaler        \_\_HAL\_TIM\_SET\_ICPRESCALER}}
\DoxyCodeLine{3793 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_GetICPrescaler        \_\_HAL\_TIM\_GET\_ICPRESCALER}}
\DoxyCodeLine{3794 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_SetCompare            \_\_HAL\_TIM\_SET\_COMPARE}}
\DoxyCodeLine{3795 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_GetCompare            \_\_HAL\_TIM\_GET\_COMPARE}}
\DoxyCodeLine{3796 }
\DoxyCodeLine{3797 \textcolor{preprocessor}{\#define TIM\_BREAKINPUTSOURCE\_DFSDM  TIM\_BREAKINPUTSOURCE\_DFSDM1}}
\DoxyCodeLine{3806 \textcolor{preprocessor}{\#define \_\_HAL\_ETH\_EXTI\_ENABLE\_IT                   \_\_HAL\_ETH\_WAKEUP\_EXTI\_ENABLE\_IT}}
\DoxyCodeLine{3807 \textcolor{preprocessor}{\#define \_\_HAL\_ETH\_EXTI\_DISABLE\_IT                  \_\_HAL\_ETH\_WAKEUP\_EXTI\_DISABLE\_IT}}
\DoxyCodeLine{3808 \textcolor{preprocessor}{\#define \_\_HAL\_ETH\_EXTI\_GET\_FLAG                    \_\_HAL\_ETH\_WAKEUP\_EXTI\_GET\_FLAG}}
\DoxyCodeLine{3809 \textcolor{preprocessor}{\#define \_\_HAL\_ETH\_EXTI\_CLEAR\_FLAG                  \_\_HAL\_ETH\_WAKEUP\_EXTI\_CLEAR\_FLAG}}
\DoxyCodeLine{3810 \textcolor{preprocessor}{\#define \_\_HAL\_ETH\_EXTI\_SET\_RISING\_EGDE\_TRIGGER     \_\_HAL\_ETH\_WAKEUP\_EXTI\_ENABLE\_RISING\_EDGE\_TRIGGER}}
\DoxyCodeLine{3811 \textcolor{preprocessor}{\#define \_\_HAL\_ETH\_EXTI\_SET\_FALLING\_EGDE\_TRIGGER    \_\_HAL\_ETH\_WAKEUP\_EXTI\_ENABLE\_FALLING\_EDGE\_TRIGGER}}
\DoxyCodeLine{3812 \textcolor{preprocessor}{\#define \_\_HAL\_ETH\_EXTI\_SET\_FALLINGRISING\_TRIGGER   \_\_HAL\_ETH\_WAKEUP\_EXTI\_ENABLE\_FALLINGRISING\_TRIGGER}}
\DoxyCodeLine{3813 }
\DoxyCodeLine{3814 \textcolor{preprocessor}{\#define ETH\_PROMISCIOUSMODE\_ENABLE   ETH\_PROMISCUOUS\_MODE\_ENABLE}}
\DoxyCodeLine{3815 \textcolor{preprocessor}{\#define ETH\_PROMISCIOUSMODE\_DISABLE  ETH\_PROMISCUOUS\_MODE\_DISABLE}}
\DoxyCodeLine{3816 \textcolor{preprocessor}{\#define IS\_ETH\_PROMISCIOUS\_MODE      IS\_ETH\_PROMISCUOUS\_MODE}}
\DoxyCodeLine{3824 \textcolor{preprocessor}{\#define \_\_HAL\_LTDC\_LAYER LTDC\_LAYER}}
\DoxyCodeLine{3825 \textcolor{preprocessor}{\#define \_\_HAL\_LTDC\_RELOAD\_CONFIG  \_\_HAL\_LTDC\_RELOAD\_IMMEDIATE\_CONFIG}}
\DoxyCodeLine{3833 \textcolor{preprocessor}{\#define SAI\_OUTPUTDRIVE\_DISABLED          SAI\_OUTPUTDRIVE\_DISABLE}}
\DoxyCodeLine{3834 \textcolor{preprocessor}{\#define SAI\_OUTPUTDRIVE\_ENABLED           SAI\_OUTPUTDRIVE\_ENABLE}}
\DoxyCodeLine{3835 \textcolor{preprocessor}{\#define SAI\_MASTERDIVIDER\_ENABLED         SAI\_MASTERDIVIDER\_ENABLE}}
\DoxyCodeLine{3836 \textcolor{preprocessor}{\#define SAI\_MASTERDIVIDER\_DISABLED        SAI\_MASTERDIVIDER\_DISABLE}}
\DoxyCodeLine{3837 \textcolor{preprocessor}{\#define SAI\_STREOMODE                     SAI\_STEREOMODE}}
\DoxyCodeLine{3838 \textcolor{preprocessor}{\#define SAI\_FIFOStatus\_Empty              SAI\_FIFOSTATUS\_EMPTY}}
\DoxyCodeLine{3839 \textcolor{preprocessor}{\#define SAI\_FIFOStatus\_Less1QuarterFull   SAI\_FIFOSTATUS\_LESS1QUARTERFULL}}
\DoxyCodeLine{3840 \textcolor{preprocessor}{\#define SAI\_FIFOStatus\_1QuarterFull       SAI\_FIFOSTATUS\_1QUARTERFULL}}
\DoxyCodeLine{3841 \textcolor{preprocessor}{\#define SAI\_FIFOStatus\_HalfFull           SAI\_FIFOSTATUS\_HALFFULL}}
\DoxyCodeLine{3842 \textcolor{preprocessor}{\#define SAI\_FIFOStatus\_3QuartersFull      SAI\_FIFOSTATUS\_3QUARTERFULL}}
\DoxyCodeLine{3843 \textcolor{preprocessor}{\#define SAI\_FIFOStatus\_Full               SAI\_FIFOSTATUS\_FULL}}
\DoxyCodeLine{3844 \textcolor{preprocessor}{\#define IS\_SAI\_BLOCK\_MONO\_STREO\_MODE      IS\_SAI\_BLOCK\_MONO\_STEREO\_MODE}}
\DoxyCodeLine{3845 \textcolor{preprocessor}{\#define SAI\_SYNCHRONOUS\_EXT               SAI\_SYNCHRONOUS\_EXT\_SAI1}}
\DoxyCodeLine{3846 \textcolor{preprocessor}{\#define SAI\_SYNCEXT\_IN\_ENABLE             SAI\_SYNCEXT\_OUTBLOCKA\_ENABLE}}
\DoxyCodeLine{3854 \textcolor{preprocessor}{\#if defined(STM32H7)}}
\DoxyCodeLine{3855 \textcolor{preprocessor}{\#define HAL\_SPDIFRX\_ReceiveControlFlow      HAL\_SPDIFRX\_ReceiveCtrlFlow}}
\DoxyCodeLine{3856 \textcolor{preprocessor}{\#define HAL\_SPDIFRX\_ReceiveControlFlow\_IT   HAL\_SPDIFRX\_ReceiveCtrlFlow\_IT}}
\DoxyCodeLine{3857 \textcolor{preprocessor}{\#define HAL\_SPDIFRX\_ReceiveControlFlow\_DMA  HAL\_SPDIFRX\_ReceiveCtrlFlow\_DMA}}
\DoxyCodeLine{3858 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{3866 \textcolor{preprocessor}{\#if defined (STM32H7) || defined (STM32G4) || defined (STM32F3)}}
\DoxyCodeLine{3867 \textcolor{preprocessor}{\#define HAL\_HRTIM\_WaveformCounterStart\_IT      HAL\_HRTIM\_WaveformCountStart\_IT}}
\DoxyCodeLine{3868 \textcolor{preprocessor}{\#define HAL\_HRTIM\_WaveformCounterStart\_DMA     HAL\_HRTIM\_WaveformCountStart\_DMA}}
\DoxyCodeLine{3869 \textcolor{preprocessor}{\#define HAL\_HRTIM\_WaveformCounterStart         HAL\_HRTIM\_WaveformCountStart}}
\DoxyCodeLine{3870 \textcolor{preprocessor}{\#define HAL\_HRTIM\_WaveformCounterStop\_IT       HAL\_HRTIM\_WaveformCountStop\_IT}}
\DoxyCodeLine{3871 \textcolor{preprocessor}{\#define HAL\_HRTIM\_WaveformCounterStop\_DMA      HAL\_HRTIM\_WaveformCountStop\_DMA}}
\DoxyCodeLine{3872 \textcolor{preprocessor}{\#define HAL\_HRTIM\_WaveformCounterStop          HAL\_HRTIM\_WaveformCountStop}}
\DoxyCodeLine{3873 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{3881 \textcolor{preprocessor}{\#if defined (STM32L4) || defined (STM32F4) || defined (STM32F7) || defined(STM32H7)}}
\DoxyCodeLine{3882 \textcolor{preprocessor}{\#define HAL\_QPSI\_TIMEOUT\_DEFAULT\_VALUE HAL\_QSPI\_TIMEOUT\_DEFAULT\_VALUE}}
\DoxyCodeLine{3883 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32L4 || STM32F4 || STM32F7 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3891 \textcolor{preprocessor}{\#if defined (STM32F7)}}
\DoxyCodeLine{3892 \textcolor{preprocessor}{\#define ART\_ACCLERATOR\_ENABLE ART\_ACCELERATOR\_ENABLE}}
\DoxyCodeLine{3893 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F7 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3906 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{3907 \}}
\DoxyCodeLine{3908 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{3909 }
\DoxyCodeLine{3910 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32\_HAL\_LEGACY */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3911 }
\DoxyCodeLine{3912 }

\end{DoxyCode}
