# vsim -coverage -vopt async_fifo_top -c -do "coverage save -onexit tc7.ucdb; run -all; exit" "+UVM_TESTNAME=async_fifo_write_read_max_data_range_test" 
# Start time: 19:29:34 on Feb 26,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.async_fifo_if(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.async_fifo_pkg(fast)
# Loading work.async_fifo_top_sv_unit(fast)
# Loading work.async_fifo_top(fast)
# Loading work.async_fifo_if(fast)
# Loading work.asynch_fifo_dut(fast)
# Loading work.sync_r2w(fast)
# Loading work.sync_w2r(fast)
# Loading work.fifomem(fast)
# Loading work.rptr_empty(fast)
# Loading work.wptr_full(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading C:/questasim64_10.7c/uvm-1.1d\win64\uvm_dpi.dll
# coverage save -onexit tc7.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(216) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# WCLK_T/2 = 50.00
# RCLK_T/2 = 50.00
# UVM_INFO @ 0: reporter [RNTST] Running test async_fifo_write_read_max_data_range_test...
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                       Type                                       Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top               async_fifo_write_read_max_data_range_test  -     @471 
#   async_fifo_env           async_fifo_env                             -     @482 
#     agent_h                async_fifo_agent                           -     @490 
#       drv_h                async_fifo_drv                             -     @623 
#         rsp_port           uvm_analysis_port                          -     @638 
#         seq_item_port      uvm_seq_item_pull_port                     -     @630 
#       mon_h                async_fifo_mon                             -     @600 
#         rmon2sb            uvm_analysis_port                          -     @615 
#         wmon2sb            uvm_analysis_port                          -     @607 
#       seqr_h               async_fifo_seqr                            -     @646 
#         rsp_export         uvm_analysis_export                        -     @653 
#         seq_item_export    uvm_seq_item_pull_imp                      -     @747 
#         arbitration_queue  array                                      0     -    
#         lock_queue         array                                      0     -    
#         num_last_reqs      integral                                   32    'd1  
#         num_last_rsps      integral                                   32    'd1  
#     sb_h                   async_fifo_sb                              -     @497 
#       rmon2sb_af           uvm_tlm_analysis_fifo #(T)                 -     @551 
#         analysis_export    uvm_analysis_imp                           -     @590 
#         get_ap             uvm_analysis_port                          -     @582 
#         get_peek_export    uvm_get_peek_imp                           -     @566 
#         put_ap             uvm_analysis_port                          -     @574 
#         put_export         uvm_put_imp                                -     @558 
#       wmon2sb_af           uvm_tlm_analysis_fifo #(T)                 -     @504 
#         analysis_export    uvm_analysis_imp                           -     @543 
#         get_ap             uvm_analysis_port                          -     @535 
#         get_peek_export    uvm_get_peek_imp                           -     @519 
#         put_ap             uvm_analysis_port                          -     @527 
#         put_export         uvm_put_imp                                -     @511 
# ---------------------------------------------------------------------------------
# 
# ------------------------------------------------------------------------------------------------------
# ||MATCHED|| At Time = 900 => SCOREBOARD PASSED: rdata = 255 == exp_rdata = 255
# ------------------------------------------------------------------------------------------------------
# ------------------------------------------------------------------------------------------------------
# ||MATCHED|| At Time = 950 => SCOREBOARD PASSED: rdata = 255 == exp_rdata = 255
# ------------------------------------------------------------------------------------------------------
# ------------------------------------------------------------------------------------------------------
# ||MATCHED|| At Time = 1000 => SCOREBOARD PASSED: rdata = 255 == exp_rdata = 255
# ------------------------------------------------------------------------------------------------------
# ------------------------------------------------------------------------------------------------------
# ||MATCHED|| At Time = 1050 => SCOREBOARD PASSED: rdata = 255 == exp_rdata = 255
# ------------------------------------------------------------------------------------------------------
# ------------------------------------------------------------------------------------------------------
# ||MATCHED|| At Time = 1100 => SCOREBOARD PASSED: rdata = 255 == exp_rdata = 255
# ------------------------------------------------------------------------------------------------------
# ------------------------------------------------------------------------------------------------------
# ||MATCHED|| At Time = 1150 => SCOREBOARD PASSED: rdata = 255 == exp_rdata = 255
# ------------------------------------------------------------------------------------------------------
# ------------------------------------------------------------------------------------------------------
# ||MATCHED|| At Time = 1200 => SCOREBOARD PASSED: rdata = 255 == exp_rdata = 255
# ------------------------------------------------------------------------------------------------------
# ------------------------------------------------------------------------------------------------------
# ||MATCHED|| At Time = 1250 => SCOREBOARD PASSED: rdata = 255 == exp_rdata = 255
# ------------------------------------------------------------------------------------------------------
# ------------------------------------------------------------------------------------------------------
# ||MATCHED|| At Time = 1300 => SCOREBOARD PASSED: rdata = 255 == exp_rdata = 255
# ------------------------------------------------------------------------------------------------------
# ------------------------------------------------------------------------------------------------------
# ||MATCHED|| At Time = 1350 => SCOREBOARD PASSED: rdata = 255 == exp_rdata = 255
# ------------------------------------------------------------------------------------------------------
# ------------------------------------------------------------------------------------------------------
# ||MATCHED|| At Time = 1400 => SCOREBOARD PASSED: rdata = 255 == exp_rdata = 255
# ------------------------------------------------------------------------------------------------------
# ------------------------------------------------------------------------------------------------------
# ||MATCHED|| At Time = 1450 => SCOREBOARD PASSED: rdata = 255 == exp_rdata = 255
# ------------------------------------------------------------------------------------------------------
# ------------------------------------------------------------------------------------------------------
# ||MATCHED|| At Time = 1500 => SCOREBOARD PASSED: rdata = 255 == exp_rdata = 255
# ------------------------------------------------------------------------------------------------------
# ------------------------------------------------------------------------------------------------------
# ||MATCHED|| At Time = 1550 => SCOREBOARD PASSED: rdata = 255 == exp_rdata = 255
# ------------------------------------------------------------------------------------------------------
# ------------------------------------------------------------------------------------------------------
# ||MATCHED|| At Time = 1600 => SCOREBOARD PASSED: rdata = 255 == exp_rdata = 255
# ------------------------------------------------------------------------------------------------------
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 1600: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# mem_model[0] = 255
# mem_model[1] = 255
# mem_model[2] = 255
# mem_model[3] = 255
# mem_model[4] = 255
# mem_model[5] = 255
# mem_model[6] = 255
# mem_model[7] = 255
# mem_model[8] = 255
# mem_model[9] = 255
# mem_model[10] = 255
# mem_model[11] = 255
# mem_model[12] = 255
# mem_model[13] = 255
# mem_model[14] = 255
# mem_model[15] = 255
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    5
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# ** Note: $finish    : C:/questasim64_10.7c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1600 ns  Iteration: 61  Instance: /async_fifo_top
# Saving coverage database on exit...
# async_fifo[0] = 255
# async_fifo[1] = 255
# async_fifo[2] = 255
# async_fifo[3] = 255
# async_fifo[4] = 255
# async_fifo[5] = 255
# async_fifo[6] = 255
# async_fifo[7] = 255
# async_fifo[8] = 255
# async_fifo[9] = 255
# async_fifo[10] = 255
# async_fifo[11] = 255
# async_fifo[12] = 255
# async_fifo[13] = 255
# async_fifo[14] = 255
# async_fifo[15] = x
# End time: 19:29:35 on Feb 26,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
