Netlist file: wide_inv_reg.net   Architecture file: vpr_6_10_16_16_160_x5_y5.xml
Array size: 5 x 5 logic blocks

#block name	x	y	subblk	block number
#----------	--	--	------	------------
top^rst		0	3	6	#0
top^FF_NODE~7	5	1	0	#1
top^FF_NODE~9	5	5	0	#2
top^FF_NODE~33	1	5	0	#3
top^FF_NODE~4	1	1	0	#4
top^d_in~28	4	0	5	#5
top^d_in~12	6	1	1	#6
top^d_in~27	5	0	2	#7
top^d_in~26	5	0	4	#8
top^d_in~11	0	5	4	#9
top^d_in~25	5	0	1	#10
top^d_in~4	1	6	1	#11
top^d_in~24	5	0	3	#12
top^d_in~10	1	6	5	#13
top^d_in~23	5	0	5	#14
top^d_in~0	1	0	5	#15
top^d_in~22	5	6	3	#16
top^d_in~9	1	6	7	#17
top^d_in~21	5	6	1	#18
top^d_in~3	1	6	3	#19
top^d_in~20	5	6	2	#20
top^d_in~8	1	6	0	#21
top^d_in~19	6	5	4	#22
top^d_in~18	5	6	0	#23
top^d_in~7	1	6	2	#24
top^d_in~17	5	6	7	#25
top^d_in~2	0	5	1	#26
top^d_in~16	4	6	4	#27
top^d_in~6	1	6	4	#28
top^d_in~15	5	6	4	#29
top^d_in~1	0	1	0	#30
top^d_in~14	5	6	6	#31
top^d_in~31	5	0	0	#32
top^d_in~13	5	6	5	#33
top^d_in~30	5	0	7	#34
top^d_in~29	5	0	6	#35
top^d_in~5	1	6	6	#36
out:top^d_out~28	6	1	2	#37
out:top^d_out~27	6	1	6	#38
out:top^d_out~26	4	0	0	#39
out:top^d_out~25	6	1	0	#40
out:top^d_out~24	6	1	4	#41
out:top^d_out~23	6	1	7	#42
out:top^d_out~22	6	5	6	#43
out:top^d_out~21	6	5	5	#44
out:top^d_out~20	6	4	3	#45
out:top^d_out~19	4	6	1	#46
out:top^d_out~18	6	5	2	#47
out:top^d_out~17	6	5	1	#48
out:top^d_out~16	6	5	3	#49
out:top^d_out~15	4	6	2	#50
out:top^d_out~14	6	5	7	#51
out:top^d_out~13	6	5	0	#52
out:top^d_out~12	6	2	6	#53
out:top^d_out~11	0	5	3	#54
out:top^d_out~10	0	5	6	#55
out:top^d_out~9	0	4	3	#56
out:top^d_out~8	2	6	5	#57
out:top^d_out~7	2	6	7	#58
out:top^d_out~6	0	5	0	#59
out:top^d_out~5	0	5	2	#60
out:top^d_out~4	0	5	5	#61
out:top^d_out~3	0	5	7	#62
out:top^d_out~2	0	4	7	#63
out:top^d_out~31	6	2	2	#64
out:top^d_out~30	6	1	3	#65
out:top^d_out~29	6	1	5	#66
out:top^d_out~1	0	1	3	#67
out:top^d_out~0	0	1	4	#68
top^clock	0	1	2	#69
