---
MainSourceFile:  /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv4.pp.0.cpp
Diagnostics:     
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_676_1:  '
    FileOffset:      676
    FilePath:        /work/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv4.pp.0.cpp
        Offset:          1524072
        Length:          0
        ReplacementText: 'VITIS_LOOP_676_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_690_1:  '
    FileOffset:      690
    FilePath:        /work/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv4.pp.0.cpp
        Offset:          1524538
        Length:          0
        ReplacementText: 'VITIS_LOOP_690_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_704_1:  '
    FileOffset:      704
    FilePath:        /work/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv4.pp.0.cpp
        Offset:          1525005
        Length:          0
        ReplacementText: 'VITIS_LOOP_704_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1248_1:  '
    FileOffset:      1248
    FilePath:        /work/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/ap_fixed_base.h
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv4.pp.0.cpp
        Offset:          1808047
        Length:          0
        ReplacementText: 'VITIS_LOOP_1248_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_87_1:  '
    FileOffset:      87
    FilePath:        /primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv4.pp.0.cpp
        Offset:          2177539
        Length:          0
        ReplacementText: 'VITIS_LOOP_87_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_118_2:  '
    FileOffset:      118
    FilePath:        /primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv4.pp.0.cpp
        Offset:          2178240
        Length:          0
        ReplacementText: 'VITIS_LOOP_118_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_119_3:  '
    FileOffset:      119
    FilePath:        /primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv4.pp.0.cpp
        Offset:          2178278
        Length:          0
        ReplacementText: 'VITIS_LOOP_119_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_125_4:  '
    FileOffset:      125
    FilePath:        /primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv4.pp.0.cpp
        Offset:          2178423
        Length:          0
        ReplacementText: 'VITIS_LOOP_125_4: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_126_5:  '
    FileOffset:      126
    FilePath:        /primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv4.pp.0.cpp
        Offset:          2178454
        Length:          0
        ReplacementText: 'VITIS_LOOP_126_5: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_138_6:  '
    FileOffset:      138
    FilePath:        /primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv4.pp.0.cpp
        Offset:          2178639
        Length:          0
        ReplacementText: 'VITIS_LOOP_138_6: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_174_7:  '
    FileOffset:      174
    FilePath:        /primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv4.pp.0.cpp
        Offset:          2179162
        Length:          0
        ReplacementText: 'VITIS_LOOP_174_7: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_211_8:  '
    FileOffset:      211
    FilePath:        /primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv4.pp.0.cpp
        Offset:          2179920
        Length:          0
        ReplacementText: 'VITIS_LOOP_211_8: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_212_9:  '
    FileOffset:      212
    FilePath:        /primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv4.pp.0.cpp
        Offset:          2179958
        Length:          0
        ReplacementText: 'VITIS_LOOP_212_9: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_219_10:  '
    FileOffset:      219
    FilePath:        /primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv4.pp.0.cpp
        Offset:          2180110
        Length:          0
        ReplacementText: 'VITIS_LOOP_219_10: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_220_11:  '
    FileOffset:      220
    FilePath:        /primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv4.pp.0.cpp
        Offset:          2180144
        Length:          0
        ReplacementText: 'VITIS_LOOP_220_11: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_231_12:  '
    FileOffset:      231
    FilePath:        /primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/conv4.pp.0.cpp
        Offset:          2180343
        Length:          0
        ReplacementText: 'VITIS_LOOP_231_12: '
...
