

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Tue Feb 18 18:25:29 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  0.785 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      232|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      360|     -|
|Register             |        -|      -|      171|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      171|      592|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |layer2_out_0     |         +|   0|  0|  23|          16|          14|
    |layer2_out_1     |         +|   0|  0|  23|          16|          15|
    |layer2_out_2     |         +|   0|  0|  23|          16|          13|
    |layer2_out_3     |         +|   0|  0|  23|          16|          13|
    |layer2_out_4     |         +|   0|  0|  23|          16|          13|
    |layer2_out_5     |         +|   0|  0|  23|          16|          16|
    |layer2_out_6     |         +|   0|  0|  23|          16|          15|
    |layer2_out_7     |         +|   0|  0|  23|          16|          15|
    |layer2_out_8     |         +|   0|  0|  23|          16|          14|
    |layer2_out_9     |         +|   0|  0|  23|          16|          14|
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0| 232|         161|         143|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_0_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_0_ap_vld_preg    |   9|          2|    1|          2|
    |x_0_blk_n          |   9|          2|    1|          2|
    |x_0_in_sig         |   9|          2|   16|         32|
    |x_1_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_1_ap_vld_preg    |   9|          2|    1|          2|
    |x_1_blk_n          |   9|          2|    1|          2|
    |x_1_in_sig         |   9|          2|   16|         32|
    |x_2_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_2_ap_vld_preg    |   9|          2|    1|          2|
    |x_2_blk_n          |   9|          2|    1|          2|
    |x_2_in_sig         |   9|          2|   16|         32|
    |x_3_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_3_ap_vld_preg    |   9|          2|    1|          2|
    |x_3_blk_n          |   9|          2|    1|          2|
    |x_3_in_sig         |   9|          2|   16|         32|
    |x_4_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_4_ap_vld_preg    |   9|          2|    1|          2|
    |x_4_blk_n          |   9|          2|    1|          2|
    |x_4_in_sig         |   9|          2|   16|         32|
    |x_5_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_5_ap_vld_preg    |   9|          2|    1|          2|
    |x_5_blk_n          |   9|          2|    1|          2|
    |x_5_in_sig         |   9|          2|   16|         32|
    |x_6_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_6_ap_vld_preg    |   9|          2|    1|          2|
    |x_6_blk_n          |   9|          2|    1|          2|
    |x_6_in_sig         |   9|          2|   16|         32|
    |x_7_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_7_ap_vld_preg    |   9|          2|    1|          2|
    |x_7_blk_n          |   9|          2|    1|          2|
    |x_7_in_sig         |   9|          2|   16|         32|
    |x_8_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_8_ap_vld_preg    |   9|          2|    1|          2|
    |x_8_blk_n          |   9|          2|    1|          2|
    |x_8_in_sig         |   9|          2|   16|         32|
    |x_9_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_9_ap_vld_preg    |   9|          2|    1|          2|
    |x_9_blk_n          |   9|          2|    1|          2|
    |x_9_in_sig         |   9|          2|   16|         32|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 360|         80|  190|        380|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   1|   0|    1|          0|
    |x_0_ap_vld_preg  |   1|   0|    1|          0|
    |x_0_preg         |  16|   0|   16|          0|
    |x_1_ap_vld_preg  |   1|   0|    1|          0|
    |x_1_preg         |  16|   0|   16|          0|
    |x_2_ap_vld_preg  |   1|   0|    1|          0|
    |x_2_preg         |  16|   0|   16|          0|
    |x_3_ap_vld_preg  |   1|   0|    1|          0|
    |x_3_preg         |  16|   0|   16|          0|
    |x_4_ap_vld_preg  |   1|   0|    1|          0|
    |x_4_preg         |  16|   0|   16|          0|
    |x_5_ap_vld_preg  |   1|   0|    1|          0|
    |x_5_preg         |  16|   0|   16|          0|
    |x_6_ap_vld_preg  |   1|   0|    1|          0|
    |x_6_preg         |  16|   0|   16|          0|
    |x_7_ap_vld_preg  |   1|   0|    1|          0|
    |x_7_preg         |  16|   0|   16|          0|
    |x_8_ap_vld_preg  |   1|   0|    1|          0|
    |x_8_preg         |  16|   0|   16|          0|
    |x_9_ap_vld_preg  |   1|   0|    1|          0|
    |x_9_preg         |  16|   0|   16|          0|
    +-----------------+----+----+-----+-----------+
    |Total            | 171|   0|  171|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|x_0                  |   in|   16|      ap_vld|           x_0|       pointer|
|x_0_ap_vld           |   in|    1|      ap_vld|           x_0|       pointer|
|x_1                  |   in|   16|      ap_vld|           x_1|       pointer|
|x_1_ap_vld           |   in|    1|      ap_vld|           x_1|       pointer|
|x_2                  |   in|   16|      ap_vld|           x_2|       pointer|
|x_2_ap_vld           |   in|    1|      ap_vld|           x_2|       pointer|
|x_3                  |   in|   16|      ap_vld|           x_3|       pointer|
|x_3_ap_vld           |   in|    1|      ap_vld|           x_3|       pointer|
|x_4                  |   in|   16|      ap_vld|           x_4|       pointer|
|x_4_ap_vld           |   in|    1|      ap_vld|           x_4|       pointer|
|x_5                  |   in|   16|      ap_vld|           x_5|       pointer|
|x_5_ap_vld           |   in|    1|      ap_vld|           x_5|       pointer|
|x_6                  |   in|   16|      ap_vld|           x_6|       pointer|
|x_6_ap_vld           |   in|    1|      ap_vld|           x_6|       pointer|
|x_7                  |   in|   16|      ap_vld|           x_7|       pointer|
|x_7_ap_vld           |   in|    1|      ap_vld|           x_7|       pointer|
|x_8                  |   in|   16|      ap_vld|           x_8|       pointer|
|x_8_ap_vld           |   in|    1|      ap_vld|           x_8|       pointer|
|x_9                  |   in|   16|      ap_vld|           x_9|       pointer|
|x_9_ap_vld           |   in|    1|      ap_vld|           x_9|       pointer|
|x_10                 |   in|   16|      ap_vld|          x_10|       pointer|
|x_10_ap_vld          |   in|    1|      ap_vld|          x_10|       pointer|
|x_11                 |   in|   16|      ap_vld|          x_11|       pointer|
|x_11_ap_vld          |   in|    1|      ap_vld|          x_11|       pointer|
|x_12                 |   in|   16|      ap_vld|          x_12|       pointer|
|x_12_ap_vld          |   in|    1|      ap_vld|          x_12|       pointer|
|x_13                 |   in|   16|      ap_vld|          x_13|       pointer|
|x_13_ap_vld          |   in|    1|      ap_vld|          x_13|       pointer|
|x_14                 |   in|   16|      ap_vld|          x_14|       pointer|
|x_14_ap_vld          |   in|    1|      ap_vld|          x_14|       pointer|
|x_15                 |   in|   16|      ap_vld|          x_15|       pointer|
|x_15_ap_vld          |   in|    1|      ap_vld|          x_15|       pointer|
|x_16                 |   in|   16|      ap_vld|          x_16|       pointer|
|x_16_ap_vld          |   in|    1|      ap_vld|          x_16|       pointer|
|x_17                 |   in|   16|      ap_vld|          x_17|       pointer|
|x_17_ap_vld          |   in|    1|      ap_vld|          x_17|       pointer|
|x_18                 |   in|   16|      ap_vld|          x_18|       pointer|
|x_18_ap_vld          |   in|    1|      ap_vld|          x_18|       pointer|
|x_19                 |   in|   16|      ap_vld|          x_19|       pointer|
|x_19_ap_vld          |   in|    1|      ap_vld|          x_19|       pointer|
|x_20                 |   in|   16|      ap_vld|          x_20|       pointer|
|x_20_ap_vld          |   in|    1|      ap_vld|          x_20|       pointer|
|x_21                 |   in|   16|      ap_vld|          x_21|       pointer|
|x_21_ap_vld          |   in|    1|      ap_vld|          x_21|       pointer|
|x_22                 |   in|   16|      ap_vld|          x_22|       pointer|
|x_22_ap_vld          |   in|    1|      ap_vld|          x_22|       pointer|
|x_23                 |   in|   16|      ap_vld|          x_23|       pointer|
|x_23_ap_vld          |   in|    1|      ap_vld|          x_23|       pointer|
|x_24                 |   in|   16|      ap_vld|          x_24|       pointer|
|x_24_ap_vld          |   in|    1|      ap_vld|          x_24|       pointer|
|x_25                 |   in|   16|      ap_vld|          x_25|       pointer|
|x_25_ap_vld          |   in|    1|      ap_vld|          x_25|       pointer|
|x_26                 |   in|   16|      ap_vld|          x_26|       pointer|
|x_26_ap_vld          |   in|    1|      ap_vld|          x_26|       pointer|
|x_27                 |   in|   16|      ap_vld|          x_27|       pointer|
|x_27_ap_vld          |   in|    1|      ap_vld|          x_27|       pointer|
|x_28                 |   in|   16|      ap_vld|          x_28|       pointer|
|x_28_ap_vld          |   in|    1|      ap_vld|          x_28|       pointer|
|x_29                 |   in|   16|      ap_vld|          x_29|       pointer|
|x_29_ap_vld          |   in|    1|      ap_vld|          x_29|       pointer|
|x_30                 |   in|   16|      ap_vld|          x_30|       pointer|
|x_30_ap_vld          |   in|    1|      ap_vld|          x_30|       pointer|
|x_31                 |   in|   16|      ap_vld|          x_31|       pointer|
|x_31_ap_vld          |   in|    1|      ap_vld|          x_31|       pointer|
|layer2_out_0         |  out|   16|      ap_vld|  layer2_out_0|       pointer|
|layer2_out_0_ap_vld  |  out|    1|      ap_vld|  layer2_out_0|       pointer|
|layer2_out_1         |  out|   16|      ap_vld|  layer2_out_1|       pointer|
|layer2_out_1_ap_vld  |  out|    1|      ap_vld|  layer2_out_1|       pointer|
|layer2_out_2         |  out|   16|      ap_vld|  layer2_out_2|       pointer|
|layer2_out_2_ap_vld  |  out|    1|      ap_vld|  layer2_out_2|       pointer|
|layer2_out_3         |  out|   16|      ap_vld|  layer2_out_3|       pointer|
|layer2_out_3_ap_vld  |  out|    1|      ap_vld|  layer2_out_3|       pointer|
|layer2_out_4         |  out|   16|      ap_vld|  layer2_out_4|       pointer|
|layer2_out_4_ap_vld  |  out|    1|      ap_vld|  layer2_out_4|       pointer|
|layer2_out_5         |  out|   16|      ap_vld|  layer2_out_5|       pointer|
|layer2_out_5_ap_vld  |  out|    1|      ap_vld|  layer2_out_5|       pointer|
|layer2_out_6         |  out|   16|      ap_vld|  layer2_out_6|       pointer|
|layer2_out_6_ap_vld  |  out|    1|      ap_vld|  layer2_out_6|       pointer|
|layer2_out_7         |  out|   16|      ap_vld|  layer2_out_7|       pointer|
|layer2_out_7_ap_vld  |  out|    1|      ap_vld|  layer2_out_7|       pointer|
|layer2_out_8         |  out|   16|      ap_vld|  layer2_out_8|       pointer|
|layer2_out_8_ap_vld  |  out|    1|      ap_vld|  layer2_out_8|       pointer|
|layer2_out_9         |  out|   16|      ap_vld|  layer2_out_9|       pointer|
|layer2_out_9_ap_vld  |  out|    1|      ap_vld|  layer2_out_9|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.78>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/myproject.cpp:16]   --->   Operation 2 'specpipeline' 'specpipeline_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [firmware/myproject.cpp:7]   --->   Operation 3 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x_0"   --->   Operation 4 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x_1"   --->   Operation 6 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x_2"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x_3"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x_4"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x_5"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x_6"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x_7"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x_8"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x_8, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x_9"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x_9, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x_10"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x_10, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x_11"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x_11, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x_12"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x_12, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x_13"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x_13, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x_14"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x_14, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x_15"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x_15, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x_16"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x_16, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x_17"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x_17, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x_18"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x_18, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x_19"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x_19, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x_20"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x_20, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x_21"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x_21, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x_22"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x_22, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x_23"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x_23, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x_24"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x_24, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x_25"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x_25, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x_26"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x_26, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x_27"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x_27, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x_28"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x_28, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x_29"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x_29, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x_30"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x_30, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x_31"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x_31, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %layer2_out_0"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer2_out_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %layer2_out_1"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer2_out_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %layer2_out_2"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer2_out_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %layer2_out_3"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer2_out_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %layer2_out_4"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer2_out_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %layer2_out_5"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer2_out_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %layer2_out_6"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer2_out_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %layer2_out_7"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer2_out_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %layer2_out_8"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer2_out_8, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %layer2_out_9"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer2_out_9, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%x_0_read = read i16 @_ssdm_op_Read.ap_vld.i16P0A, i16 %x_0"   --->   Operation 88 'read' 'x_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%x_1_read = read i16 @_ssdm_op_Read.ap_vld.i16P0A, i16 %x_1"   --->   Operation 89 'read' 'x_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%x_2_read = read i16 @_ssdm_op_Read.ap_vld.i16P0A, i16 %x_2"   --->   Operation 90 'read' 'x_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%x_3_read = read i16 @_ssdm_op_Read.ap_vld.i16P0A, i16 %x_3"   --->   Operation 91 'read' 'x_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%x_4_read = read i16 @_ssdm_op_Read.ap_vld.i16P0A, i16 %x_4"   --->   Operation 92 'read' 'x_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%x_5_read = read i16 @_ssdm_op_Read.ap_vld.i16P0A, i16 %x_5"   --->   Operation 93 'read' 'x_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%x_6_read = read i16 @_ssdm_op_Read.ap_vld.i16P0A, i16 %x_6"   --->   Operation 94 'read' 'x_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%x_7_read = read i16 @_ssdm_op_Read.ap_vld.i16P0A, i16 %x_7"   --->   Operation 95 'read' 'x_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%x_8_read = read i16 @_ssdm_op_Read.ap_vld.i16P0A, i16 %x_8"   --->   Operation 96 'read' 'x_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%x_9_read = read i16 @_ssdm_op_Read.ap_vld.i16P0A, i16 %x_9"   --->   Operation 97 'read' 'x_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln91)   --->   "%shl_ln91 = shl i16 %x_0_read, i16 6" [firmware/nnet_utils/nnet_random.h:91->firmware/myproject.cpp:30]   --->   Operation 98 'shl' 'shl_ln91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln91 = add i16 %shl_ln91, i16 12567" [firmware/nnet_utils/nnet_random.h:91->firmware/myproject.cpp:30]   --->   Operation 99 'add' 'add_ln91' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln91_1)   --->   "%shl_ln91_1 = shl i16 %x_1_read, i16 6" [firmware/nnet_utils/nnet_random.h:91->firmware/myproject.cpp:30]   --->   Operation 100 'shl' 'shl_ln91_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln91_1 = add i16 %shl_ln91_1, i16 30908" [firmware/nnet_utils/nnet_random.h:91->firmware/myproject.cpp:30]   --->   Operation 101 'add' 'add_ln91_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node add_ln91_2)   --->   "%shl_ln91_2 = shl i16 %x_2_read, i16 6" [firmware/nnet_utils/nnet_random.h:91->firmware/myproject.cpp:30]   --->   Operation 102 'shl' 'shl_ln91_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln91_2 = add i16 %shl_ln91_2, i16 5389" [firmware/nnet_utils/nnet_random.h:91->firmware/myproject.cpp:30]   --->   Operation 103 'add' 'add_ln91_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln91_3)   --->   "%shl_ln91_3 = shl i16 %x_3_read, i16 6" [firmware/nnet_utils/nnet_random.h:91->firmware/myproject.cpp:30]   --->   Operation 104 'shl' 'shl_ln91_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln91_3 = add i16 %shl_ln91_3, i16 63392" [firmware/nnet_utils/nnet_random.h:91->firmware/myproject.cpp:30]   --->   Operation 105 'add' 'add_ln91_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln91_4)   --->   "%shl_ln91_4 = shl i16 %x_4_read, i16 6" [firmware/nnet_utils/nnet_random.h:91->firmware/myproject.cpp:30]   --->   Operation 106 'shl' 'shl_ln91_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln91_4 = add i16 %shl_ln91_4, i16 61789" [firmware/nnet_utils/nnet_random.h:91->firmware/myproject.cpp:30]   --->   Operation 107 'add' 'add_ln91_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node add_ln91_5)   --->   "%shl_ln91_5 = shl i16 %x_5_read, i16 6" [firmware/nnet_utils/nnet_random.h:91->firmware/myproject.cpp:30]   --->   Operation 108 'shl' 'shl_ln91_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln91_5 = add i16 %shl_ln91_5, i16 33017" [firmware/nnet_utils/nnet_random.h:91->firmware/myproject.cpp:30]   --->   Operation 109 'add' 'add_ln91_5' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node add_ln91_6)   --->   "%shl_ln91_6 = shl i16 %x_6_read, i16 6" [firmware/nnet_utils/nnet_random.h:91->firmware/myproject.cpp:30]   --->   Operation 110 'shl' 'shl_ln91_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln91_6 = add i16 %shl_ln91_6, i16 50838" [firmware/nnet_utils/nnet_random.h:91->firmware/myproject.cpp:30]   --->   Operation 111 'add' 'add_ln91_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node add_ln91_7)   --->   "%shl_ln91_7 = shl i16 %x_7_read, i16 6" [firmware/nnet_utils/nnet_random.h:91->firmware/myproject.cpp:30]   --->   Operation 112 'shl' 'shl_ln91_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln91_7 = add i16 %shl_ln91_7, i16 17846" [firmware/nnet_utils/nnet_random.h:91->firmware/myproject.cpp:30]   --->   Operation 113 'add' 'add_ln91_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln91_8)   --->   "%shl_ln91_8 = shl i16 %x_8_read, i16 6" [firmware/nnet_utils/nnet_random.h:91->firmware/myproject.cpp:30]   --->   Operation 114 'shl' 'shl_ln91_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln91_8 = add i16 %shl_ln91_8, i16 59957" [firmware/nnet_utils/nnet_random.h:91->firmware/myproject.cpp:30]   --->   Operation 115 'add' 'add_ln91_8' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node add_ln91_9)   --->   "%shl_ln91_9 = shl i16 %x_9_read, i16 6" [firmware/nnet_utils/nnet_random.h:91->firmware/myproject.cpp:30]   --->   Operation 116 'shl' 'shl_ln91_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln91_9 = add i16 %shl_ln91_9, i16 11189" [firmware/nnet_utils/nnet_random.h:91->firmware/myproject.cpp:30]   --->   Operation 117 'add' 'add_ln91_9' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_vld.i16P0A, i16 %layer2_out_0, i16 %add_ln91" [firmware/myproject.cpp:30]   --->   Operation 118 'write' 'write_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_vld.i16P0A, i16 %layer2_out_1, i16 %add_ln91_1" [firmware/myproject.cpp:30]   --->   Operation 119 'write' 'write_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_vld.i16P0A, i16 %layer2_out_2, i16 %add_ln91_2" [firmware/myproject.cpp:30]   --->   Operation 120 'write' 'write_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_vld.i16P0A, i16 %layer2_out_3, i16 %add_ln91_3" [firmware/myproject.cpp:30]   --->   Operation 121 'write' 'write_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_vld.i16P0A, i16 %layer2_out_4, i16 %add_ln91_4" [firmware/myproject.cpp:30]   --->   Operation 122 'write' 'write_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_vld.i16P0A, i16 %layer2_out_5, i16 %add_ln91_5" [firmware/myproject.cpp:30]   --->   Operation 123 'write' 'write_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_vld.i16P0A, i16 %layer2_out_6, i16 %add_ln91_6" [firmware/myproject.cpp:30]   --->   Operation 124 'write' 'write_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_vld.i16P0A, i16 %layer2_out_7, i16 %add_ln91_7" [firmware/myproject.cpp:30]   --->   Operation 125 'write' 'write_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_vld.i16P0A, i16 %layer2_out_8, i16 %add_ln91_8" [firmware/myproject.cpp:30]   --->   Operation 126 'write' 'write_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_vld.i16P0A, i16 %layer2_out_9, i16 %add_ln91_9" [firmware/myproject.cpp:30]   --->   Operation 127 'write' 'write_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%ret_ln32 = ret" [firmware/myproject.cpp:32]   --->   Operation 128 'ret' 'ret_ln32' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_10]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_11]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_12]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_13]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_14]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_15]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_16]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_17]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_18]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_19]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_20]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_21]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_22]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_23]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_24]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_25]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_26]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_27]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_28]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_29]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_30]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_31]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer2_out_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer2_out_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer2_out_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer2_out_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer2_out_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer2_out_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer2_out_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer2_out_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer2_out_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer2_out_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln16 (specpipeline ) [ 00]
spectopmodule_ln7 (spectopmodule) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
x_0_read          (read         ) [ 00]
x_1_read          (read         ) [ 00]
x_2_read          (read         ) [ 00]
x_3_read          (read         ) [ 00]
x_4_read          (read         ) [ 00]
x_5_read          (read         ) [ 00]
x_6_read          (read         ) [ 00]
x_7_read          (read         ) [ 00]
x_8_read          (read         ) [ 00]
x_9_read          (read         ) [ 00]
shl_ln91          (shl          ) [ 00]
add_ln91          (add          ) [ 00]
shl_ln91_1        (shl          ) [ 00]
add_ln91_1        (add          ) [ 00]
shl_ln91_2        (shl          ) [ 00]
add_ln91_2        (add          ) [ 00]
shl_ln91_3        (shl          ) [ 00]
add_ln91_3        (add          ) [ 00]
shl_ln91_4        (shl          ) [ 00]
add_ln91_4        (add          ) [ 00]
shl_ln91_5        (shl          ) [ 00]
add_ln91_5        (add          ) [ 00]
shl_ln91_6        (shl          ) [ 00]
add_ln91_6        (add          ) [ 00]
shl_ln91_7        (shl          ) [ 00]
add_ln91_7        (add          ) [ 00]
shl_ln91_8        (shl          ) [ 00]
add_ln91_8        (add          ) [ 00]
shl_ln91_9        (shl          ) [ 00]
add_ln91_9        (add          ) [ 00]
write_ln30        (write        ) [ 00]
write_ln30        (write        ) [ 00]
write_ln30        (write        ) [ 00]
write_ln30        (write        ) [ 00]
write_ln30        (write        ) [ 00]
write_ln30        (write        ) [ 00]
write_ln30        (write        ) [ 00]
write_ln30        (write        ) [ 00]
write_ln30        (write        ) [ 00]
write_ln30        (write        ) [ 00]
ret_ln32          (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="x_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="x_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="x_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="x_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="x_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="x_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="x_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="x_16">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="x_17">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_17"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="x_18">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_18"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="x_19">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_19"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="x_20">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_20"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="x_21">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_21"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="x_22">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_22"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="x_23">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_23"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="x_24">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_24"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="x_25">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_25"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="x_26">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_26"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="x_27">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_27"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="x_28">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_28"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="x_29">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_29"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="x_30">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_30"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="x_31">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_31"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="layer2_out_0">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_0"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="layer2_out_1">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="layer2_out_2">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="layer2_out_3">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="layer2_out_4">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="layer2_out_5">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="layer2_out_6">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_6"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="layer2_out_7">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_7"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="layer2_out_8">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_8"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="layer2_out_9">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_9"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="x_0_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_0_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="x_1_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="0"/>
<pin id="137" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_1_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="x_2_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="0"/>
<pin id="143" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_2_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="x_3_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_3_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="x_4_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_4_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="x_5_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_5_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="x_6_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="0"/>
<pin id="167" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_6_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="x_7_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_7_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="x_8_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="0"/>
<pin id="179" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_8_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="x_9_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_9_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="write_ln30_write_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="16" slack="0"/>
<pin id="191" dir="0" index="2" bw="16" slack="0"/>
<pin id="192" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln30/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="write_ln30_write_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="0" slack="0"/>
<pin id="197" dir="0" index="1" bw="16" slack="0"/>
<pin id="198" dir="0" index="2" bw="16" slack="0"/>
<pin id="199" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln30/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="write_ln30_write_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="16" slack="0"/>
<pin id="205" dir="0" index="2" bw="16" slack="0"/>
<pin id="206" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln30/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="write_ln30_write_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="0" slack="0"/>
<pin id="211" dir="0" index="1" bw="16" slack="0"/>
<pin id="212" dir="0" index="2" bw="16" slack="0"/>
<pin id="213" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln30/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="write_ln30_write_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="16" slack="0"/>
<pin id="219" dir="0" index="2" bw="16" slack="0"/>
<pin id="220" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln30/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="write_ln30_write_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="0" slack="0"/>
<pin id="225" dir="0" index="1" bw="16" slack="0"/>
<pin id="226" dir="0" index="2" bw="16" slack="0"/>
<pin id="227" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln30/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="write_ln30_write_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="0" slack="0"/>
<pin id="232" dir="0" index="1" bw="16" slack="0"/>
<pin id="233" dir="0" index="2" bw="16" slack="0"/>
<pin id="234" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln30/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="write_ln30_write_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="0" slack="0"/>
<pin id="239" dir="0" index="1" bw="16" slack="0"/>
<pin id="240" dir="0" index="2" bw="16" slack="0"/>
<pin id="241" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln30/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="write_ln30_write_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="0" slack="0"/>
<pin id="246" dir="0" index="1" bw="16" slack="0"/>
<pin id="247" dir="0" index="2" bw="16" slack="0"/>
<pin id="248" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln30/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="write_ln30_write_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="0" slack="0"/>
<pin id="253" dir="0" index="1" bw="16" slack="0"/>
<pin id="254" dir="0" index="2" bw="16" slack="0"/>
<pin id="255" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln30/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="shl_ln91_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="0"/>
<pin id="260" dir="0" index="1" bw="4" slack="0"/>
<pin id="261" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln91/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln91_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="0" index="1" bw="15" slack="0"/>
<pin id="267" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="shl_ln91_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="0"/>
<pin id="273" dir="0" index="1" bw="4" slack="0"/>
<pin id="274" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln91_1/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln91_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="0"/>
<pin id="279" dir="0" index="1" bw="16" slack="0"/>
<pin id="280" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91_1/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="shl_ln91_2_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="0" index="1" bw="4" slack="0"/>
<pin id="287" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln91_2/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="add_ln91_2_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="0" index="1" bw="14" slack="0"/>
<pin id="293" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91_2/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="shl_ln91_3_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="0"/>
<pin id="299" dir="0" index="1" bw="4" slack="0"/>
<pin id="300" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln91_3/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="add_ln91_3_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="16" slack="0"/>
<pin id="305" dir="0" index="1" bw="13" slack="0"/>
<pin id="306" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91_3/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="shl_ln91_4_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="0"/>
<pin id="312" dir="0" index="1" bw="4" slack="0"/>
<pin id="313" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln91_4/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="add_ln91_4_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="0"/>
<pin id="318" dir="0" index="1" bw="13" slack="0"/>
<pin id="319" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91_4/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="shl_ln91_5_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="16" slack="0"/>
<pin id="325" dir="0" index="1" bw="4" slack="0"/>
<pin id="326" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln91_5/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="add_ln91_5_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="0"/>
<pin id="331" dir="0" index="1" bw="16" slack="0"/>
<pin id="332" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91_5/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="shl_ln91_6_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="16" slack="0"/>
<pin id="338" dir="0" index="1" bw="4" slack="0"/>
<pin id="339" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln91_6/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="add_ln91_6_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="16" slack="0"/>
<pin id="344" dir="0" index="1" bw="15" slack="0"/>
<pin id="345" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91_6/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="shl_ln91_7_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="16" slack="0"/>
<pin id="351" dir="0" index="1" bw="4" slack="0"/>
<pin id="352" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln91_7/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="add_ln91_7_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="0"/>
<pin id="357" dir="0" index="1" bw="16" slack="0"/>
<pin id="358" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91_7/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="shl_ln91_8_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="0"/>
<pin id="364" dir="0" index="1" bw="4" slack="0"/>
<pin id="365" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln91_8/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln91_8_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="0"/>
<pin id="370" dir="0" index="1" bw="14" slack="0"/>
<pin id="371" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91_8/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="shl_ln91_9_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="16" slack="0"/>
<pin id="377" dir="0" index="1" bw="4" slack="0"/>
<pin id="378" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln91_9/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="add_ln91_9_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="16" slack="0"/>
<pin id="383" dir="0" index="1" bw="15" slack="0"/>
<pin id="384" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91_9/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="132"><net_src comp="102" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="102" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="102" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="102" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="102" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="102" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="102" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="102" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="14" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="102" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="102" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="18" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="126" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="64" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="126" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="66" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="126" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="68" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="126" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="70" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="126" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="72" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="126" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="74" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="126" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="76" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="126" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="78" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="126" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="80" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="126" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="82" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="128" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="104" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="258" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="106" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="270"><net_src comp="264" pin="2"/><net_sink comp="188" pin=2"/></net>

<net id="275"><net_src comp="134" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="104" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="108" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="283"><net_src comp="277" pin="2"/><net_sink comp="195" pin=2"/></net>

<net id="288"><net_src comp="140" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="104" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="284" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="110" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="296"><net_src comp="290" pin="2"/><net_sink comp="202" pin=2"/></net>

<net id="301"><net_src comp="146" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="104" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="112" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="309"><net_src comp="303" pin="2"/><net_sink comp="209" pin=2"/></net>

<net id="314"><net_src comp="152" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="104" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="310" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="114" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="322"><net_src comp="316" pin="2"/><net_sink comp="216" pin=2"/></net>

<net id="327"><net_src comp="158" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="104" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="323" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="116" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="335"><net_src comp="329" pin="2"/><net_sink comp="223" pin=2"/></net>

<net id="340"><net_src comp="164" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="104" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="336" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="118" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="348"><net_src comp="342" pin="2"/><net_sink comp="230" pin=2"/></net>

<net id="353"><net_src comp="170" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="104" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="349" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="120" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="361"><net_src comp="355" pin="2"/><net_sink comp="237" pin=2"/></net>

<net id="366"><net_src comp="176" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="104" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="362" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="122" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="374"><net_src comp="368" pin="2"/><net_sink comp="244" pin=2"/></net>

<net id="379"><net_src comp="182" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="104" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="375" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="124" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="387"><net_src comp="381" pin="2"/><net_sink comp="251" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer2_out_0 | {1 }
	Port: layer2_out_1 | {1 }
	Port: layer2_out_2 | {1 }
	Port: layer2_out_3 | {1 }
	Port: layer2_out_4 | {1 }
	Port: layer2_out_5 | {1 }
	Port: layer2_out_6 | {1 }
	Port: layer2_out_7 | {1 }
	Port: layer2_out_8 | {1 }
	Port: layer2_out_9 | {1 }
 - Input state : 
	Port: myproject : x_0 | {1 }
	Port: myproject : x_1 | {1 }
	Port: myproject : x_2 | {1 }
	Port: myproject : x_3 | {1 }
	Port: myproject : x_4 | {1 }
	Port: myproject : x_5 | {1 }
	Port: myproject : x_6 | {1 }
	Port: myproject : x_7 | {1 }
	Port: myproject : x_8 | {1 }
	Port: myproject : x_9 | {1 }
  - Chain level:
	State 1
		write_ln30 : 1
		write_ln30 : 1
		write_ln30 : 1
		write_ln30 : 1
		write_ln30 : 1
		write_ln30 : 1
		write_ln30 : 1
		write_ln30 : 1
		write_ln30 : 1
		write_ln30 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     add_ln91_fu_264     |    0    |    23   |
|          |    add_ln91_1_fu_277    |    0    |    23   |
|          |    add_ln91_2_fu_290    |    0    |    23   |
|          |    add_ln91_3_fu_303    |    0    |    23   |
|    add   |    add_ln91_4_fu_316    |    0    |    23   |
|          |    add_ln91_5_fu_329    |    0    |    23   |
|          |    add_ln91_6_fu_342    |    0    |    23   |
|          |    add_ln91_7_fu_355    |    0    |    23   |
|          |    add_ln91_8_fu_368    |    0    |    23   |
|          |    add_ln91_9_fu_381    |    0    |    23   |
|----------|-------------------------|---------|---------|
|          |   x_0_read_read_fu_128  |    0    |    0    |
|          |   x_1_read_read_fu_134  |    0    |    0    |
|          |   x_2_read_read_fu_140  |    0    |    0    |
|          |   x_3_read_read_fu_146  |    0    |    0    |
|   read   |   x_4_read_read_fu_152  |    0    |    0    |
|          |   x_5_read_read_fu_158  |    0    |    0    |
|          |   x_6_read_read_fu_164  |    0    |    0    |
|          |   x_7_read_read_fu_170  |    0    |    0    |
|          |   x_8_read_read_fu_176  |    0    |    0    |
|          |   x_9_read_read_fu_182  |    0    |    0    |
|----------|-------------------------|---------|---------|
|          | write_ln30_write_fu_188 |    0    |    0    |
|          | write_ln30_write_fu_195 |    0    |    0    |
|          | write_ln30_write_fu_202 |    0    |    0    |
|          | write_ln30_write_fu_209 |    0    |    0    |
|   write  | write_ln30_write_fu_216 |    0    |    0    |
|          | write_ln30_write_fu_223 |    0    |    0    |
|          | write_ln30_write_fu_230 |    0    |    0    |
|          | write_ln30_write_fu_237 |    0    |    0    |
|          | write_ln30_write_fu_244 |    0    |    0    |
|          | write_ln30_write_fu_251 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     shl_ln91_fu_258     |    0    |    0    |
|          |    shl_ln91_1_fu_271    |    0    |    0    |
|          |    shl_ln91_2_fu_284    |    0    |    0    |
|          |    shl_ln91_3_fu_297    |    0    |    0    |
|    shl   |    shl_ln91_4_fu_310    |    0    |    0    |
|          |    shl_ln91_5_fu_323    |    0    |    0    |
|          |    shl_ln91_6_fu_336    |    0    |    0    |
|          |    shl_ln91_7_fu_349    |    0    |    0    |
|          |    shl_ln91_8_fu_362    |    0    |    0    |
|          |    shl_ln91_9_fu_375    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   230   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   230  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   230  |
+-----------+--------+--------+
