{
  "Top": "ldpcDec",
  "RtlTop": "ldpcDec",
  "RtlPrefix": "",
  "RtlSubPrefix": "ldpcDec_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu9p",
    "Package": "-flga2104",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "llr_ch": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_int<6>*",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "llr_ch",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "llr_src": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_int<6>*",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "llr_src",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output": {
      "index": "2",
      "direction": "out",
      "srcType": "bool*",
      "srcSize": "1",
      "hwRefs": [{
          "type": "interface",
          "interface": "output_r",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top ldpcDec -name ldpcDec",
      "set_directive_top ldpcDec -name ldpcDec"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "ldpcDec"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "13459005",
    "Latency": "13459004"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "ldpcDec",
    "Version": "1.0",
    "DisplayName": "Ldpcdec",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_ldpcDec_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/ldpcDec.cpp"],
    "Vhdl": [
      "impl\/vhdl\/ldpcDec_atanh_signed.vhd",
      "impl\/vhdl\/ldpcDec_atanh_signed_atanh_table_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/ldpcDec_blockdout_src_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/ldpcDec_blockllr_ch_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/ldpcDec_blockllr_src_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/ldpcDec_colUpdate2.vhd",
      "impl\/vhdl\/ldpcDec_colUpdate2_ch.vhd",
      "impl\/vhdl\/ldpcDec_colUpdate2_ch_Pipeline_VITIS_LOOP_551_1.vhd",
      "impl\/vhdl\/ldpcDec_colUpdate2_Pipeline_VITIS_LOOP_788_1.vhd",
      "impl\/vhdl\/ldpcDec_colUpdate3.vhd",
      "impl\/vhdl\/ldpcDec_colUpdate3_I_ch3.vhd",
      "impl\/vhdl\/ldpcDec_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1.vhd",
      "impl\/vhdl\/ldpcDec_colUpdate3_Pipeline_VITIS_LOOP_764_1.vhd",
      "impl\/vhdl\/ldpcDec_colUpdate4_ch.vhd",
      "impl\/vhdl\/ldpcDec_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1.vhd",
      "impl\/vhdl\/ldpcDec_colUpdate11.vhd",
      "impl\/vhdl\/ldpcDec_colUpdate11_Pipeline_VITIS_LOOP_668_1.vhd",
      "impl\/vhdl\/ldpcDec_colUpdate15.vhd",
      "impl\/vhdl\/ldpcDec_colUpdate15_Pipeline_VITIS_LOOP_620_1.vhd",
      "impl\/vhdl\/ldpcDec_colUpdate19.vhd",
      "impl\/vhdl\/ldpcDec_colUpdate19_Pipeline_VITIS_LOOP_708_1.vhd",
      "impl\/vhdl\/ldpcDec_colUpdate_ch.vhd",
      "impl\/vhdl\/ldpcDec_colUpdate_ch_Pipeline_VITIS_LOOP_531_1.vhd",
      "impl\/vhdl\/ldpcDec_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/ldpcDec_ldpcDec_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2.vhd",
      "impl\/vhdl\/ldpcDec_ldpcDec_Pipeline_VITIS_LOOP_11_3.vhd",
      "impl\/vhdl\/ldpcDec_ldpcDec_Pipeline_VITIS_LOOP_19_4.vhd",
      "impl\/vhdl\/ldpcDec_ldpcDec_Pipeline_VITIS_LOOP_21_3_VITIS_LOOP_22_4.vhd",
      "impl\/vhdl\/ldpcDec_ldpcDec_Pipeline_VITIS_LOOP_27_5.vhd",
      "impl\/vhdl\/ldpcDec_ldpcDec_Pipeline_VITIS_LOOP_31_3.vhd",
      "impl\/vhdl\/ldpcDec_ldpcDec_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2.vhd",
      "impl\/vhdl\/ldpcDec_ldpcDec_Pipeline_VITIS_LOOP_39_4.vhd",
      "impl\/vhdl\/ldpcDec_ldpcDec_Pipeline_VITIS_LOOP_48_3_VITIS_LOOP_49_4.vhd",
      "impl\/vhdl\/ldpcDec_ldpcDec_Pipeline_VITIS_LOOP_54_5.vhd",
      "impl\/vhdl\/ldpcDec_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3.vhd",
      "impl\/vhdl\/ldpcDec_ldpcDec_Pipeline_VITIS_LOOP_349_2_VITIS_LOOP_350_3.vhd",
      "impl\/vhdl\/ldpcDec_llr_ch_2_src_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/ldpcDec_minfo_ch_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/ldpcDec_minfo_src_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/ldpcDec_regslice_both.vhd",
      "impl\/vhdl\/ldpcDec_rowUpdate8.vhd",
      "impl\/vhdl\/ldpcDec_rowUpdate16.vhd",
      "impl\/vhdl\/ldpcDec_rowUpdate16_LUT.vhd",
      "impl\/vhdl\/ldpcDec_sel_ch_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/ldpcDec_sel_src_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/ldpcDec_updateChMinfo.vhd",
      "impl\/vhdl\/ldpcDec_updateChMinfo_a_a_V_0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/ldpcDec_updateChMinfo_a_a_V_1_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/ldpcDec_updateChMinfo_b_a_V_1_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/ldpcDec_updateChMinfo_blockllr_src_2_ch_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_142_1_VITIS_LOOP_143_2.vhd",
      "impl\/vhdl\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_151_3_VITIS_LOOP_156_4.vhd",
      "impl\/vhdl\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_151_3_VITIS_LOOP_156_4_a_a_V_6_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_151_3_VITIS_LOOP_156_4_pidx_ch_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_151_3_VITIS_LOOP_156_4_rowPara_ch_V_0_ROM_Abkb.vhd",
      "impl\/vhdl\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_151_3_VITIS_LOOP_156_4_rowPara_ch_V_1_ROM_Acud.vhd",
      "impl\/vhdl\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_151_3_VITIS_LOOP_156_4_rowPara_ch_V_2_ROM_AdEe.vhd",
      "impl\/vhdl\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_151_3_VITIS_LOOP_156_4_rowPara_ch_V_3_ROM_AeOg.vhd",
      "impl\/vhdl\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_151_3_VITIS_LOOP_156_4_rowPara_ch_V_4_ROM_AfYi.vhd",
      "impl\/vhdl\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_151_3_VITIS_LOOP_156_4_rowPara_ch_V_5_ROM_Ag8j.vhd",
      "impl\/vhdl\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_163_2.vhd",
      "impl\/vhdl\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_227_4.vhd",
      "impl\/vhdl\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_237_5_VITIS_LOOP_242_6.vhd",
      "impl\/vhdl\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_237_5_VITIS_LOOP_242_6_a_a_V_6_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_237_5_VITIS_LOOP_242_6_pidx_ch_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_237_5_VITIS_LOOP_242_6_rowPara_ch_V_0_ROM_Abkb.vhd",
      "impl\/vhdl\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_237_5_VITIS_LOOP_242_6_rowPara_ch_V_1_ROM_Acud.vhd",
      "impl\/vhdl\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_237_5_VITIS_LOOP_242_6_rowPara_ch_V_2_ROM_AdEe.vhd",
      "impl\/vhdl\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_237_5_VITIS_LOOP_242_6_rowPara_ch_V_3_ROM_AeOg.vhd",
      "impl\/vhdl\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_237_5_VITIS_LOOP_242_6_rowPara_ch_V_4_ROM_AfYi.vhd",
      "impl\/vhdl\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_237_5_VITIS_LOOP_242_6_rowPara_ch_V_5_ROM_Ag8j.vhd",
      "impl\/vhdl\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_288_14_VITIS_LOOP_289_15.vhd",
      "impl\/vhdl\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_572_1.vhd",
      "impl\/vhdl\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_572_113.vhd",
      "impl\/vhdl\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_674_1.vhd",
      "impl\/vhdl\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_674_113.vhd",
      "impl\/vhdl\/ldpcDec_updateSrcMinfo.vhd",
      "impl\/vhdl\/ldpcDec_updateSrcMinfo_a_a_V_0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/ldpcDec_updateSrcMinfo_pidx_src_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/ldpcDec_updateSrcMinfo_rowPara_src_V_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/ldpcDec_updateSrcMinfo_rowPara_src_V_1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/ldpcDec_updateSrcMinfo_rowPara_src_V_2_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/ldpcDec_updateSrcMinfo_rowPara_src_V_3_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/ldpcDec_updateSrcMinfo_rowPara_src_V_4_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/ldpcDec_updateSrcMinfo_rowPara_src_V_5_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/ldpcDec_updateSrcMinfo_rowPara_src_V_6_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/ldpcDec_updateSrcMinfo_rowPara_src_V_7_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/ldpcDec_updateSrcMinfo_rowPara_src_V_8_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/ldpcDec_updateSrcMinfo_rowPara_src_V_9_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/ldpcDec_updateSrcMinfo_rowPara_src_V_10_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/ldpcDec_updateSrcMinfo_rowPara_src_V_11_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/ldpcDec_updateSrcMinfo_rowPara_src_V_12_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/ldpcDec_updateSrcMinfo_rowPara_src_V_13_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/ldpcDec_updateSrcMinfo_rowPara_src_V_14_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/ldpcDec_urem_9ns_9ns_9_13_1.vhd",
      "impl\/vhdl\/ldpcDec_urem_10ns_9ns_10_14_1.vhd",
      "impl\/vhdl\/ldpcDec.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/ldpcDec_atanh_signed.v",
      "impl\/verilog\/ldpcDec_atanh_signed_atanh_table_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/ldpcDec_atanh_signed_atanh_table_V_ROM_AUTO_1R.v",
      "impl\/verilog\/ldpcDec_blockdout_src_RAM_AUTO_1R1W.v",
      "impl\/verilog\/ldpcDec_blockllr_ch_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/ldpcDec_blockllr_src_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/ldpcDec_colUpdate2.v",
      "impl\/verilog\/ldpcDec_colUpdate2_ch.v",
      "impl\/verilog\/ldpcDec_colUpdate2_ch_Pipeline_VITIS_LOOP_551_1.v",
      "impl\/verilog\/ldpcDec_colUpdate2_Pipeline_VITIS_LOOP_788_1.v",
      "impl\/verilog\/ldpcDec_colUpdate3.v",
      "impl\/verilog\/ldpcDec_colUpdate3_I_ch3.v",
      "impl\/verilog\/ldpcDec_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1.v",
      "impl\/verilog\/ldpcDec_colUpdate3_Pipeline_VITIS_LOOP_764_1.v",
      "impl\/verilog\/ldpcDec_colUpdate4_ch.v",
      "impl\/verilog\/ldpcDec_colUpdate4_ch_Pipeline_VITIS_LOOP_595_1.v",
      "impl\/verilog\/ldpcDec_colUpdate11.v",
      "impl\/verilog\/ldpcDec_colUpdate11_Pipeline_VITIS_LOOP_668_1.v",
      "impl\/verilog\/ldpcDec_colUpdate15.v",
      "impl\/verilog\/ldpcDec_colUpdate15_Pipeline_VITIS_LOOP_620_1.v",
      "impl\/verilog\/ldpcDec_colUpdate19.v",
      "impl\/verilog\/ldpcDec_colUpdate19_Pipeline_VITIS_LOOP_708_1.v",
      "impl\/verilog\/ldpcDec_colUpdate_ch.v",
      "impl\/verilog\/ldpcDec_colUpdate_ch_Pipeline_VITIS_LOOP_531_1.v",
      "impl\/verilog\/ldpcDec_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/ldpcDec_ldpcDec_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2.v",
      "impl\/verilog\/ldpcDec_ldpcDec_Pipeline_VITIS_LOOP_11_3.v",
      "impl\/verilog\/ldpcDec_ldpcDec_Pipeline_VITIS_LOOP_19_4.v",
      "impl\/verilog\/ldpcDec_ldpcDec_Pipeline_VITIS_LOOP_21_3_VITIS_LOOP_22_4.v",
      "impl\/verilog\/ldpcDec_ldpcDec_Pipeline_VITIS_LOOP_27_5.v",
      "impl\/verilog\/ldpcDec_ldpcDec_Pipeline_VITIS_LOOP_31_3.v",
      "impl\/verilog\/ldpcDec_ldpcDec_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2.v",
      "impl\/verilog\/ldpcDec_ldpcDec_Pipeline_VITIS_LOOP_39_4.v",
      "impl\/verilog\/ldpcDec_ldpcDec_Pipeline_VITIS_LOOP_48_3_VITIS_LOOP_49_4.v",
      "impl\/verilog\/ldpcDec_ldpcDec_Pipeline_VITIS_LOOP_54_5.v",
      "impl\/verilog\/ldpcDec_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3.v",
      "impl\/verilog\/ldpcDec_ldpcDec_Pipeline_VITIS_LOOP_349_2_VITIS_LOOP_350_3.v",
      "impl\/verilog\/ldpcDec_llr_ch_2_src_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/ldpcDec_minfo_ch_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/ldpcDec_minfo_src_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/ldpcDec_regslice_both.v",
      "impl\/verilog\/ldpcDec_rowUpdate8.v",
      "impl\/verilog\/ldpcDec_rowUpdate16.v",
      "impl\/verilog\/ldpcDec_rowUpdate16_LUT.v",
      "impl\/verilog\/ldpcDec_sel_ch_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/ldpcDec_sel_ch_V_ROM_AUTO_1R.v",
      "impl\/verilog\/ldpcDec_sel_src_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/ldpcDec_sel_src_V_ROM_AUTO_1R.v",
      "impl\/verilog\/ldpcDec_updateChMinfo.v",
      "impl\/verilog\/ldpcDec_updateChMinfo_a_a_V_0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/ldpcDec_updateChMinfo_a_a_V_1_RAM_AUTO_1R1W.v",
      "impl\/verilog\/ldpcDec_updateChMinfo_b_a_V_1_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/ldpcDec_updateChMinfo_blockllr_src_2_ch_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_142_1_VITIS_LOOP_143_2.v",
      "impl\/verilog\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_151_3_VITIS_LOOP_156_4.v",
      "impl\/verilog\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_151_3_VITIS_LOOP_156_4_a_a_V_6_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_151_3_VITIS_LOOP_156_4_a_a_V_6_RAM_AUTO_1R1W.v",
      "impl\/verilog\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_151_3_VITIS_LOOP_156_4_pidx_ch_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_151_3_VITIS_LOOP_156_4_pidx_ch_V_ROM_AUTO_1R.v",
      "impl\/verilog\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_151_3_VITIS_LOOP_156_4_rowPara_ch_V_0_ROM_Abkb.dat",
      "impl\/verilog\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_151_3_VITIS_LOOP_156_4_rowPara_ch_V_0_ROM_Abkb.v",
      "impl\/verilog\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_151_3_VITIS_LOOP_156_4_rowPara_ch_V_1_ROM_Acud.dat",
      "impl\/verilog\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_151_3_VITIS_LOOP_156_4_rowPara_ch_V_1_ROM_Acud.v",
      "impl\/verilog\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_151_3_VITIS_LOOP_156_4_rowPara_ch_V_2_ROM_AdEe.dat",
      "impl\/verilog\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_151_3_VITIS_LOOP_156_4_rowPara_ch_V_2_ROM_AdEe.v",
      "impl\/verilog\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_151_3_VITIS_LOOP_156_4_rowPara_ch_V_3_ROM_AeOg.dat",
      "impl\/verilog\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_151_3_VITIS_LOOP_156_4_rowPara_ch_V_3_ROM_AeOg.v",
      "impl\/verilog\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_151_3_VITIS_LOOP_156_4_rowPara_ch_V_4_ROM_AfYi.dat",
      "impl\/verilog\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_151_3_VITIS_LOOP_156_4_rowPara_ch_V_4_ROM_AfYi.v",
      "impl\/verilog\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_151_3_VITIS_LOOP_156_4_rowPara_ch_V_5_ROM_Ag8j.dat",
      "impl\/verilog\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_151_3_VITIS_LOOP_156_4_rowPara_ch_V_5_ROM_Ag8j.v",
      "impl\/verilog\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_163_2.v",
      "impl\/verilog\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_227_4.v",
      "impl\/verilog\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_237_5_VITIS_LOOP_242_6.v",
      "impl\/verilog\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_237_5_VITIS_LOOP_242_6_a_a_V_6_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_237_5_VITIS_LOOP_242_6_a_a_V_6_RAM_AUTO_1R1W.v",
      "impl\/verilog\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_237_5_VITIS_LOOP_242_6_pidx_ch_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_237_5_VITIS_LOOP_242_6_pidx_ch_V_ROM_AUTO_1R.v",
      "impl\/verilog\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_237_5_VITIS_LOOP_242_6_rowPara_ch_V_0_ROM_Abkb.dat",
      "impl\/verilog\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_237_5_VITIS_LOOP_242_6_rowPara_ch_V_0_ROM_Abkb.v",
      "impl\/verilog\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_237_5_VITIS_LOOP_242_6_rowPara_ch_V_1_ROM_Acud.dat",
      "impl\/verilog\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_237_5_VITIS_LOOP_242_6_rowPara_ch_V_1_ROM_Acud.v",
      "impl\/verilog\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_237_5_VITIS_LOOP_242_6_rowPara_ch_V_2_ROM_AdEe.dat",
      "impl\/verilog\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_237_5_VITIS_LOOP_242_6_rowPara_ch_V_2_ROM_AdEe.v",
      "impl\/verilog\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_237_5_VITIS_LOOP_242_6_rowPara_ch_V_3_ROM_AeOg.dat",
      "impl\/verilog\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_237_5_VITIS_LOOP_242_6_rowPara_ch_V_3_ROM_AeOg.v",
      "impl\/verilog\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_237_5_VITIS_LOOP_242_6_rowPara_ch_V_4_ROM_AfYi.dat",
      "impl\/verilog\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_237_5_VITIS_LOOP_242_6_rowPara_ch_V_4_ROM_AfYi.v",
      "impl\/verilog\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_237_5_VITIS_LOOP_242_6_rowPara_ch_V_5_ROM_Ag8j.dat",
      "impl\/verilog\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_237_5_VITIS_LOOP_242_6_rowPara_ch_V_5_ROM_Ag8j.v",
      "impl\/verilog\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_288_14_VITIS_LOOP_289_15.v",
      "impl\/verilog\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_572_1.v",
      "impl\/verilog\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_572_113.v",
      "impl\/verilog\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_674_1.v",
      "impl\/verilog\/ldpcDec_updateChMinfo_Pipeline_VITIS_LOOP_674_113.v",
      "impl\/verilog\/ldpcDec_updateSrcMinfo.v",
      "impl\/verilog\/ldpcDec_updateSrcMinfo_a_a_V_0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/ldpcDec_updateSrcMinfo_pidx_src_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/ldpcDec_updateSrcMinfo_pidx_src_V_ROM_AUTO_1R.v",
      "impl\/verilog\/ldpcDec_updateSrcMinfo_rowPara_src_V_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/ldpcDec_updateSrcMinfo_rowPara_src_V_0_ROM_AUTO_1R.v",
      "impl\/verilog\/ldpcDec_updateSrcMinfo_rowPara_src_V_1_ROM_AUTO_1R.dat",
      "impl\/verilog\/ldpcDec_updateSrcMinfo_rowPara_src_V_1_ROM_AUTO_1R.v",
      "impl\/verilog\/ldpcDec_updateSrcMinfo_rowPara_src_V_2_ROM_AUTO_1R.dat",
      "impl\/verilog\/ldpcDec_updateSrcMinfo_rowPara_src_V_2_ROM_AUTO_1R.v",
      "impl\/verilog\/ldpcDec_updateSrcMinfo_rowPara_src_V_3_ROM_AUTO_1R.dat",
      "impl\/verilog\/ldpcDec_updateSrcMinfo_rowPara_src_V_3_ROM_AUTO_1R.v",
      "impl\/verilog\/ldpcDec_updateSrcMinfo_rowPara_src_V_4_ROM_AUTO_1R.dat",
      "impl\/verilog\/ldpcDec_updateSrcMinfo_rowPara_src_V_4_ROM_AUTO_1R.v",
      "impl\/verilog\/ldpcDec_updateSrcMinfo_rowPara_src_V_5_ROM_AUTO_1R.dat",
      "impl\/verilog\/ldpcDec_updateSrcMinfo_rowPara_src_V_5_ROM_AUTO_1R.v",
      "impl\/verilog\/ldpcDec_updateSrcMinfo_rowPara_src_V_6_ROM_AUTO_1R.dat",
      "impl\/verilog\/ldpcDec_updateSrcMinfo_rowPara_src_V_6_ROM_AUTO_1R.v",
      "impl\/verilog\/ldpcDec_updateSrcMinfo_rowPara_src_V_7_ROM_AUTO_1R.dat",
      "impl\/verilog\/ldpcDec_updateSrcMinfo_rowPara_src_V_7_ROM_AUTO_1R.v",
      "impl\/verilog\/ldpcDec_updateSrcMinfo_rowPara_src_V_8_ROM_AUTO_1R.dat",
      "impl\/verilog\/ldpcDec_updateSrcMinfo_rowPara_src_V_8_ROM_AUTO_1R.v",
      "impl\/verilog\/ldpcDec_updateSrcMinfo_rowPara_src_V_9_ROM_AUTO_1R.dat",
      "impl\/verilog\/ldpcDec_updateSrcMinfo_rowPara_src_V_9_ROM_AUTO_1R.v",
      "impl\/verilog\/ldpcDec_updateSrcMinfo_rowPara_src_V_10_ROM_AUTO_1R.dat",
      "impl\/verilog\/ldpcDec_updateSrcMinfo_rowPara_src_V_10_ROM_AUTO_1R.v",
      "impl\/verilog\/ldpcDec_updateSrcMinfo_rowPara_src_V_11_ROM_AUTO_1R.dat",
      "impl\/verilog\/ldpcDec_updateSrcMinfo_rowPara_src_V_11_ROM_AUTO_1R.v",
      "impl\/verilog\/ldpcDec_updateSrcMinfo_rowPara_src_V_12_ROM_AUTO_1R.dat",
      "impl\/verilog\/ldpcDec_updateSrcMinfo_rowPara_src_V_12_ROM_AUTO_1R.v",
      "impl\/verilog\/ldpcDec_updateSrcMinfo_rowPara_src_V_13_ROM_AUTO_1R.dat",
      "impl\/verilog\/ldpcDec_updateSrcMinfo_rowPara_src_V_13_ROM_AUTO_1R.v",
      "impl\/verilog\/ldpcDec_updateSrcMinfo_rowPara_src_V_14_ROM_AUTO_1R.dat",
      "impl\/verilog\/ldpcDec_updateSrcMinfo_rowPara_src_V_14_ROM_AUTO_1R.v",
      "impl\/verilog\/ldpcDec_urem_9ns_9ns_9_13_1.v",
      "impl\/verilog\/ldpcDec_urem_10ns_9ns_10_14_1.v",
      "impl\/verilog\/ldpcDec.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/ldpcDec.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "llr_ch:llr_src:output_r",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "llr_ch": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "llr_ch_",
      "ports": [
        "llr_ch_TDATA",
        "llr_ch_TREADY",
        "llr_ch_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "llr_ch"
        }]
    },
    "llr_src": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "llr_src_",
      "ports": [
        "llr_src_TDATA",
        "llr_src_TREADY",
        "llr_src_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "llr_src"
        }]
    },
    "output_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "8",
      "portPrefix": "output_r_",
      "ports": [
        "output_r_TDATA",
        "output_r_TREADY",
        "output_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "output"
        }]
    }
  },
  "RtlPorts": {
    "ap_local_block": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_local_deadlock": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "llr_ch_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "llr_ch_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "llr_ch_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "llr_src_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "llr_src_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "llr_src_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "output_r_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "output_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "output_r_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "ldpcDec",
      "Instances": [
        {
          "ModuleName": "ldpcDec_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2",
          "InstanceName": "grp_ldpcDec_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_140"
        },
        {
          "ModuleName": "ldpcDec_Pipeline_VITIS_LOOP_21_3_VITIS_LOOP_22_4",
          "InstanceName": "grp_ldpcDec_Pipeline_VITIS_LOOP_21_3_VITIS_LOOP_22_4_fu_147"
        },
        {
          "ModuleName": "ldpcDec_Pipeline_VITIS_LOOP_27_5",
          "InstanceName": "grp_ldpcDec_Pipeline_VITIS_LOOP_27_5_fu_152"
        },
        {
          "ModuleName": "ldpcDec_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2",
          "InstanceName": "grp_ldpcDec_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_fu_157"
        },
        {
          "ModuleName": "ldpcDec_Pipeline_VITIS_LOOP_48_3_VITIS_LOOP_49_4",
          "InstanceName": "grp_ldpcDec_Pipeline_VITIS_LOOP_48_3_VITIS_LOOP_49_4_fu_164"
        },
        {
          "ModuleName": "ldpcDec_Pipeline_VITIS_LOOP_54_5",
          "InstanceName": "grp_ldpcDec_Pipeline_VITIS_LOOP_54_5_fu_169"
        },
        {
          "ModuleName": "updateSrcMinfo",
          "InstanceName": "grp_updateSrcMinfo_fu_176",
          "Instances": [
            {
              "ModuleName": "colUpdate15",
              "InstanceName": "grp_colUpdate15_fu_2387"
            },
            {
              "ModuleName": "colUpdate11",
              "InstanceName": "grp_colUpdate11_fu_2499"
            },
            {
              "ModuleName": "colUpdate3",
              "InstanceName": "grp_colUpdate3_fu_2587"
            },
            {
              "ModuleName": "colUpdate19",
              "InstanceName": "grp_colUpdate19_fu_2652"
            },
            {
              "ModuleName": "colUpdate2",
              "InstanceName": "grp_colUpdate2_fu_2788"
            },
            {
              "ModuleName": "rowUpdate16_LUT",
              "InstanceName": "grp_rowUpdate16_LUT_fu_2862",
              "Instances": [
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_136"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_146"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_156"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_166"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_175"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_184"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_193"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_202"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_211"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_220"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_229"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_238"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_247"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_256"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_265"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_274"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_283"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_292"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_301"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_310"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_319"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_328"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_337"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_346"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_355"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_364"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_373"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_382"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_391"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_400"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_409"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_418"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_427"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_436"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_445"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_454"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_463"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_472"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_481"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_490"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_499"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_508"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_517"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_526"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_535"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_544"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_553"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_562"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_571"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_580"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_589"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_598"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_607"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_616"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_625"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_634"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_643"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_652"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_661"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_670"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_679"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_688"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_697"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_706"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_715"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_724"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_733"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_742"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_751"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_760"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_769"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_778"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_787"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_796"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_805"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_814"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_823"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_832"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_841"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_850"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_859"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_868"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_877"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_886"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_895"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_904"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_913"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_922"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_931"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_940"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_949"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_958"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_967"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_976"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_985"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_994"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_1003"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_1012"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_1021"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_1030"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_1039"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_1048"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_1057"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_1066"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_1075"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_1084"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_1093"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_1102"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_1111"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_1120"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_1129"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_1138"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_1147"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_1156"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_1165"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_1174"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_1183"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_1192"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_1201"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_1210"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_1219"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_1228"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_1237"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_1246"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_1255"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_1264"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_1273"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_1282"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_1291"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_1300"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_1309"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_1318"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_1327"
                }
              ]
            }
          ]
        },
        {
          "ModuleName": "ldpcDec_Pipeline_VITIS_LOOP_349_2_VITIS_LOOP_350_3",
          "InstanceName": "grp_ldpcDec_Pipeline_VITIS_LOOP_349_2_VITIS_LOOP_350_3_fu_219"
        },
        {
          "ModuleName": "updateChMinfo",
          "InstanceName": "grp_updateChMinfo_fu_226",
          "Instances": [
            {
              "ModuleName": "updateChMinfo_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_163_2",
              "InstanceName": "grp_updateChMinfo_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_163_2_fu_396"
            },
            {
              "ModuleName": "colUpdate_ch",
              "InstanceName": "grp_colUpdate_ch_fu_404"
            },
            {
              "ModuleName": "colUpdate2_ch",
              "InstanceName": "grp_colUpdate2_ch_fu_434"
            },
            {
              "ModuleName": "colUpdate4_ch",
              "InstanceName": "grp_colUpdate4_ch_fu_475"
            },
            {
              "ModuleName": "updateChMinfo_Pipeline_VITIS_LOOP_674_1",
              "InstanceName": "grp_updateChMinfo_Pipeline_VITIS_LOOP_674_1_fu_528"
            },
            {
              "ModuleName": "updateChMinfo_Pipeline_VITIS_LOOP_674_113",
              "InstanceName": "grp_updateChMinfo_Pipeline_VITIS_LOOP_674_113_fu_536"
            },
            {
              "ModuleName": "colUpdate3_I_ch3",
              "InstanceName": "grp_colUpdate3_I_ch3_fu_544"
            },
            {
              "ModuleName": "updateChMinfo_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_227_4",
              "InstanceName": "grp_updateChMinfo_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_227_4_fu_680"
            },
            {
              "ModuleName": "updateChMinfo_Pipeline_VITIS_LOOP_237_5_VITIS_LOOP_242_6",
              "InstanceName": "grp_updateChMinfo_Pipeline_VITIS_LOOP_237_5_VITIS_LOOP_242_6_fu_687",
              "Instances": [
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_1385"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_1397"
                },
                {
                  "ModuleName": "atanh_signed",
                  "InstanceName": "grp_atanh_signed_fu_1408"
                }
              ]
            }
          ]
        }
      ]
    },
    "Info": {
      "ldpcDec_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ldpcDec_Pipeline_VITIS_LOOP_21_3_VITIS_LOOP_22_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ldpcDec_Pipeline_VITIS_LOOP_27_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ldpcDec_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ldpcDec_Pipeline_VITIS_LOOP_48_3_VITIS_LOOP_49_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ldpcDec_Pipeline_VITIS_LOOP_54_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "colUpdate15": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "colUpdate11": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "colUpdate3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "colUpdate19": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "colUpdate2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "atanh_signed": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "rowUpdate16_LUT": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "updateSrcMinfo": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "updateChMinfo_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_163_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "colUpdate_ch": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "colUpdate2_ch": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "colUpdate4_ch": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "updateChMinfo_Pipeline_VITIS_LOOP_674_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "updateChMinfo_Pipeline_VITIS_LOOP_674_113": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "colUpdate3_I_ch3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "updateChMinfo_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_227_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "updateChMinfo_Pipeline_VITIS_LOOP_237_5_VITIS_LOOP_242_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "updateChMinfo": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ldpcDec_Pipeline_VITIS_LOOP_349_2_VITIS_LOOP_350_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ldpcDec": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "ldpcDec_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2": {
        "Latency": {
          "LatencyBest": "6402",
          "LatencyAvg": "6402",
          "LatencyWorst": "6402",
          "PipelineII": "6402",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.247"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_7_1_VITIS_LOOP_8_2",
            "TripCount": "6400",
            "Latency": "6400",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "29",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "161",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "ldpcDec_Pipeline_VITIS_LOOP_21_3_VITIS_LOOP_22_4": {
        "Latency": {
          "LatencyBest": "72962",
          "LatencyAvg": "72962",
          "LatencyWorst": "72962",
          "PipelineII": "72962",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.057"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_21_3_VITIS_LOOP_22_4",
            "TripCount": "72960",
            "Latency": "72960",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "38",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "169",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "ldpcDec_Pipeline_VITIS_LOOP_27_5": {
        "Latency": {
          "LatencyBest": "3202",
          "LatencyAvg": "3202",
          "LatencyWorst": "3202",
          "PipelineII": "3202",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.859"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_27_5",
            "TripCount": "3200",
            "Latency": "3200",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "14",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "58",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "ldpcDec_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2": {
        "Latency": {
          "LatencyBest": "8002",
          "LatencyAvg": "8002",
          "LatencyWorst": "8002",
          "PipelineII": "8002",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.247"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_34_1_VITIS_LOOP_35_2",
            "TripCount": "8000",
            "Latency": "8000",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "29",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "161",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "ldpcDec_Pipeline_VITIS_LOOP_48_3_VITIS_LOOP_49_4": {
        "Latency": {
          "LatencyBest": "32770",
          "LatencyAvg": "32770",
          "LatencyWorst": "32770",
          "PipelineII": "32770",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.031"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_48_3_VITIS_LOOP_49_4",
            "TripCount": "32768",
            "Latency": "32768",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "36",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "164",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "ldpcDec_Pipeline_VITIS_LOOP_54_5": {
        "Latency": {
          "LatencyBest": "3202",
          "LatencyAvg": "3202",
          "LatencyWorst": "3202",
          "PipelineII": "3202",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.859"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_54_5",
            "TripCount": "3200",
            "Latency": "3200",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "14",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "71",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "colUpdate15": {
        "Latency": {
          "LatencyBest": "2416",
          "LatencyAvg": "2416",
          "LatencyWorst": "2416",
          "PipelineII": "2416",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.827"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_722_1",
            "TripCount": "160",
            "Latency": "2414",
            "PipelineII": "15",
            "PipelineDepth": "30"
          }],
        "Area": {
          "FF": "594",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "942",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "colUpdate11": {
        "Latency": {
          "LatencyBest": "1772",
          "LatencyAvg": "1772",
          "LatencyWorst": "1772",
          "PipelineII": "1772",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.736"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_770_1",
            "TripCount": "160",
            "Latency": "1770",
            "PipelineII": "11",
            "PipelineDepth": "22"
          }],
        "Area": {
          "FF": "440",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "794",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "colUpdate3": {
        "Latency": {
          "LatencyBest": "484",
          "LatencyAvg": "484",
          "LatencyWorst": "484",
          "PipelineII": "484",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.909"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_866_1",
            "TripCount": "160",
            "Latency": "482",
            "PipelineII": "3",
            "PipelineDepth": "6"
          }],
        "Area": {
          "FF": "133",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "276",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "colUpdate19": {
        "Latency": {
          "LatencyBest": "3060",
          "LatencyAvg": "3060",
          "LatencyWorst": "3060",
          "PipelineII": "3060",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.225"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_810_1",
            "TripCount": "160",
            "Latency": "3058",
            "PipelineII": "19",
            "PipelineDepth": "38"
          }],
        "Area": {
          "FF": "782",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "1227",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "colUpdate2": {
        "Latency": {
          "LatencyBest": "323",
          "LatencyAvg": "323",
          "LatencyWorst": "323",
          "PipelineII": "323",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.290"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_890_1",
            "TripCount": "160",
            "Latency": "321",
            "PipelineII": "2",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "79",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "225",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "atanh_signed": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.881"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "FF": "4",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "109",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "rowUpdate16_LUT": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "1",
          "PipelineDepth": "15",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.053"
        },
        "Area": {
          "BRAM_18K": "133",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "3",
          "FF": "1535",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "14883",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "1",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "updateSrcMinfo": {
        "Latency": {
          "LatencyBest": "170820",
          "LatencyAvg": "170820",
          "LatencyWorst": "170820",
          "PipelineII": "170820",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.225"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_111_1_VITIS_LOOP_116_2",
            "TripCount": "3200",
            "Latency": "124814",
            "PipelineII": "39",
            "PipelineDepth": "54"
          }],
        "Area": {
          "BRAM_18K": "134",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "3",
          "FF": "16685",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "32448",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0"
        }
      },
      "updateChMinfo_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_163_2": {
        "Latency": {
          "LatencyBest": "3202",
          "LatencyAvg": "3202",
          "LatencyWorst": "3202",
          "PipelineII": "3202",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.685"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_162_1_VITIS_LOOP_163_2",
            "TripCount": "3200",
            "Latency": "3200",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "41",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "192",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "colUpdate_ch": {
        "Latency": {
          "LatencyBest": "162",
          "LatencyAvg": "162",
          "LatencyWorst": "162",
          "PipelineII": "162",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.585"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_633_1",
            "TripCount": "160",
            "Latency": "160",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "23",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "127",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "colUpdate2_ch": {
        "Latency": {
          "LatencyBest": "323",
          "LatencyAvg": "323",
          "LatencyWorst": "323",
          "PipelineII": "323",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.717"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_653_1",
            "TripCount": "160",
            "Latency": "321",
            "PipelineII": "2",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "59",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "233",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "colUpdate4_ch": {
        "Latency": {
          "LatencyBest": "645",
          "LatencyAvg": "645",
          "LatencyWorst": "645",
          "PipelineII": "645",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.884"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_697_1",
            "TripCount": "160",
            "Latency": "643",
            "PipelineII": "4",
            "PipelineDepth": "8"
          }],
        "Area": {
          "FF": "156",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "439",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "updateChMinfo_Pipeline_VITIS_LOOP_674_1": {
        "Latency": {
          "LatencyBest": "482",
          "LatencyAvg": "482",
          "LatencyWorst": "482",
          "PipelineII": "482",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.751"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_674_1",
            "TripCount": "160",
            "Latency": "480",
            "PipelineII": "3",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "56",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "303",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "updateChMinfo_Pipeline_VITIS_LOOP_674_113": {
        "Latency": {
          "LatencyBest": "482",
          "LatencyAvg": "482",
          "LatencyWorst": "482",
          "PipelineII": "482",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.751"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_674_1",
            "TripCount": "160",
            "Latency": "480",
            "PipelineII": "3",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "56",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "303",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "colUpdate3_I_ch3": {
        "Latency": {
          "LatencyBest": "484",
          "LatencyAvg": "484",
          "LatencyWorst": "484",
          "PipelineII": "484",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.057"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_606_1",
            "TripCount": "160",
            "Latency": "482",
            "PipelineII": "3",
            "PipelineDepth": "6"
          }],
        "Area": {
          "FF": "134",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "406",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "updateChMinfo_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_227_4": {
        "Latency": {
          "LatencyBest": "3202",
          "LatencyAvg": "3202",
          "LatencyWorst": "3202",
          "PipelineII": "3202",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.478"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_226_3_VITIS_LOOP_227_4",
            "TripCount": "3200",
            "Latency": "3200",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "40",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "192",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "updateChMinfo_Pipeline_VITIS_LOOP_237_5_VITIS_LOOP_242_6": {
        "Latency": {
          "LatencyBest": "72030",
          "LatencyAvg": "72030",
          "LatencyWorst": "72030",
          "PipelineII": "72030",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.383"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_237_5_VITIS_LOOP_242_6",
            "TripCount": "4800",
            "Latency": "72028",
            "PipelineII": "15",
            "PipelineDepth": "30"
          }],
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "FF": "8444",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "8088",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0"
        }
      },
      "updateChMinfo": {
        "Latency": {
          "LatencyBest": "95825",
          "LatencyAvg": "95825",
          "LatencyWorst": "95825",
          "PipelineII": "95825",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.057"
        },
        "Area": {
          "BRAM_18K": "12",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "FF": "9200",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "12522",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0"
        }
      },
      "ldpcDec_Pipeline_VITIS_LOOP_349_2_VITIS_LOOP_350_3": {
        "Latency": {
          "LatencyBest": "3202",
          "LatencyAvg": "3202",
          "LatencyWorst": "3202",
          "PipelineII": "3202",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.196"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_349_2_VITIS_LOOP_350_3",
            "TripCount": "3200",
            "Latency": "3200",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "28",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "167",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "ldpcDec": {
        "Latency": {
          "LatencyBest": "13459004",
          "LatencyAvg": "13459004",
          "LatencyWorst": "13459004",
          "PipelineII": "13459005",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.225"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_340_1",
            "TripCount": "50",
            "Latency": "13332450",
            "PipelineII": "",
            "PipelineDepth": "266649"
          }],
        "Area": {
          "BRAM_18K": "167",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "3",
          "FF": "26106",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "1",
          "LUT": "46466",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-05-01 01:55:19 +1200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.2.1"
  }
}
