# do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 07:16:28 on Jan 05,2026
# vlog -sv -work work -f ../sim/dut.f 
# -- Compiling package cache_pkg
# -- Compiling package l1d_sv_unit
# -- Importing package cache_pkg
# -- Compiling module l1d
# -- Compiling package l1d_tb_sv_unit
# -- Compiling module l1d_tb
# 
# Top level modules:
# 	l1d_tb
# End time: 07:16:29 on Jan 05,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim work.l1d_tb 
# Start time: 07:16:29 on Jan 05,2026
# ** Note: (vsim-3812) Design is being optimized...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# //  Questa Sim-64
# //  Version 2024.1 win64 Feb  1 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.cache_pkg(fast)
# Loading work.l1d_sv_unit(fast)
# Loading work.l1d_tb_sv_unit(fast)
# Loading work.l1d_tb(fast)
# Cache size = 32768
# Cache ways = 4
# Line Size = 32
# Number of Cache lines =  1024
# Sets = 256
# offset bits = 5
# index bits = 8
# tag bits = 19
# ** Note: $finish    : ../tests/l1d_tb.sv(43)
#    Time: 10 ns  Iteration: 0  Instance: /l1d_tb
# End time: 07:16:30 on Jan 05,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
