WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 20000000
Number of CPUs: 1
Page size: 4096

CPU 0 PAp branch predictor
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 5000003 cycles: 1250048 cumulative IPC: 4 (Simulation time: 00 hr 00 min 41 sec)
Warmup complete CPU 0 instructions: 5000003 cycles: 1250048 cumulative IPC: 4 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 10000001 cycles: 16323879 heartbeat IPC: 0.6126 cumulative IPC: 0.3317 (Simulation time: 00 hr 04 min 00 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 45564730 heartbeat IPC: 0.342 cumulative IPC: 0.3385 (Simulation time: 00 hr 08 min 53 sec)
Simulation finished CPU 0 instructions: 20000002 cycles: 58772693 cumulative IPC: 0.3403 (Simulation time: 00 hr 11 min 03 sec)
Simulation complete CPU 0 instructions: 20000002 cycles: 58772693 cumulative IPC: 0.3403 (Simulation time: 00 hr 11 min 03 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/igor/Documents/traces/605.mcf_s-1536B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.3403 instructions: 20000002 cycles: 58772693
CPU 0 Branch Prediction Accuracy: 99.98% MPKI: 0.03605 Average ROB Occupancy at Mispredict: 324.5
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.036
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:    1444564 HIT:     589394 MISS:     855170
LLC LOAD         ACCESS:     554740 HIT:      44390 MISS:     510350
LLC RFO          ACCESS:      17692 HIT:      17687 MISS:          5
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     443440 HIT:     443440 MISS:          0
LLC TRANSLATION  ACCESS:     428692 HIT:      83877 MISS:     344815
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 490.4 cycles
cpu0_DTLB TOTAL        ACCESS:    3597429 HIT:    2280827 MISS:    1316602
cpu0_DTLB LOAD         ACCESS:    3597429 HIT:    2280827 MISS:    1316602
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 145.3 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    5105668 HIT:    3096876 MISS:    2008792
cpu0_L1D LOAD         ACCESS:    3705994 HIT:    2210789 MISS:    1495205
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     881115 HIT:     822361 MISS:      58754
cpu0_L1D TRANSLATION  ACCESS:     518559 HIT:      63726 MISS:     454833
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 225.5 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:    1797824 HIT:     796700 MISS:    1001124
cpu0_L2C LOAD         ACCESS:     840696 HIT:     285956 MISS:     554740
cpu0_L2C RFO          ACCESS:      57653 HIT:      39961 MISS:      17692
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     445697 HIT:     445697 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:     453778 HIT:      25086 MISS:     428692
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 439.8 cycles
cpu0_STLB TOTAL        ACCESS:     557315 HIT:     108163 MISS:     449152
cpu0_STLB LOAD         ACCESS:     557315 HIT:     108163 MISS:     449152
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 422.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      43111
  ROW_BUFFER_MISS:     812056
 AVG DBUS CONGESTED CYCLE: 3.98
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       2323
  FULL:     440947
