

================================================================
== Vivado HLS Report for 'conv2d'
================================================================
* Date:           Thu Dec  5 15:53:31 2024

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        conv2d
* Solution:       solution5
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     11.01|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   47|   47|   47|   47|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row     |   45|   45|        15|         15|          1|     3|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|     24|       -|       -|
|Expression       |        -|      0|       0|     141|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|    1343|
|Register         |        -|      -|     750|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     24|     750|    1484|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      2|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |conv2d_mac_muladdbkb_U1   |conv2d_mac_muladdbkb  | i0 * i1 + i2 |
    |conv2d_mac_muladdbkb_U3   |conv2d_mac_muladdbkb  | i0 * i1 + i2 |
    |conv2d_mac_muladdbkb_U7   |conv2d_mac_muladdbkb  | i0 * i1 + i2 |
    |conv2d_mac_muladdcud_U2   |conv2d_mac_muladdcud  | i0 * i1 + i2 |
    |conv2d_mac_muladdcud_U4   |conv2d_mac_muladdcud  | i0 * i1 + i2 |
    |conv2d_mac_muladdcud_U5   |conv2d_mac_muladdcud  | i0 * i1 + i2 |
    |conv2d_mac_muladdcud_U6   |conv2d_mac_muladdcud  | i0 * i1 + i2 |
    |conv2d_mac_muladdcud_U8   |conv2d_mac_muladdcud  | i0 * i1 + i2 |
    |conv2d_mac_muladdcud_U9   |conv2d_mac_muladdcud  | i0 * i1 + i2 |
    |conv2d_mac_muladdcud_U10  |conv2d_mac_muladdcud  | i0 * i1 + i2 |
    |conv2d_mac_muladdcud_U11  |conv2d_mac_muladdcud  | i0 * i1 + i2 |
    |conv2d_mac_muladdcud_U12  |conv2d_mac_muladdcud  | i0 * i1 + i2 |
    |conv2d_mac_muladdcud_U13  |conv2d_mac_muladdcud  | i0 * i1 + i2 |
    |conv2d_mac_muladdcud_U14  |conv2d_mac_muladdcud  | i0 * i1 + i2 |
    |conv2d_mac_muladdcud_U15  |conv2d_mac_muladdcud  | i0 * i1 + i2 |
    |conv2d_mac_muladdcud_U16  |conv2d_mac_muladdcud  | i0 * i1 + i2 |
    |conv2d_mac_muladdcud_U17  |conv2d_mac_muladdcud  | i0 * i1 + i2 |
    |conv2d_mac_muladdcud_U18  |conv2d_mac_muladdcud  | i0 * i1 + i2 |
    |conv2d_mac_muladdcud_U19  |conv2d_mac_muladdcud  | i0 * i1 + i2 |
    |conv2d_mac_muladdcud_U20  |conv2d_mac_muladdcud  | i0 * i1 + i2 |
    |conv2d_mac_muladdcud_U21  |conv2d_mac_muladdcud  | i0 * i1 + i2 |
    |conv2d_mac_muladdcud_U22  |conv2d_mac_muladdcud  | i0 * i1 + i2 |
    |conv2d_mac_muladdcud_U23  |conv2d_mac_muladdcud  | i0 * i1 + i2 |
    |conv2d_mac_muladdcud_U24  |conv2d_mac_muladdcud  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp_7_1_fu_1018_p2   |     *    |      0|  0|  41|           8|           8|
    |tmp_7_2_fu_968_p2    |     *    |      0|  0|  41|           8|           8|
    |tmp_7_fu_981_p2      |     *    |      0|  0|  41|           8|           8|
    |i_1_fu_954_p2        |     +    |      0|  0|  10|           2|           1|
    |exitcond3_fu_948_p2  |   icmp   |      0|  0|   8|           2|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 141|          28|          27|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |a_0_address0                               |  27|          5|    3|         15|
    |a_0_address1                               |  27|          5|    3|         15|
    |a_1_address0                               |  33|          6|    3|         18|
    |a_1_address1                               |  27|          5|    3|         15|
    |a_2_address0                               |  33|          6|    3|         18|
    |a_2_address1                               |  27|          5|    3|         15|
    |a_3_address0                               |  27|          5|    3|         15|
    |a_3_address1                               |  21|          4|    3|         12|
    |a_4_address0                               |  27|          5|    3|         15|
    |a_4_address1                               |  21|          4|    3|         12|
    |a_load_0_1_0_phi_reg_533                   |  15|          3|    8|         24|
    |a_load_0_1_1_phi_reg_620                   |  15|          3|    8|         24|
    |a_load_0_1_2_phi_reg_782                   |  15|          3|    8|         24|
    |a_load_0_2_0_phi_reg_545                   |  15|          3|    8|         24|
    |a_load_0_2_1_phi_reg_632                   |  15|          3|    8|         24|
    |a_load_0_2_2_phi_reg_793                   |  15|          3|    8|         24|
    |a_load_1_1_0_phi_reg_557                   |  15|          3|    8|         24|
    |a_load_1_1_1_phi_reg_723                   |  15|          3|    8|         24|
    |a_load_1_1_2_phi_reg_819                   |  15|          3|    8|         24|
    |a_load_1_2_0_phi_reg_569                   |  15|          3|    8|         24|
    |a_load_1_2_1_phi_reg_735                   |  15|          3|    8|         24|
    |a_load_1_2_2_phi_reg_831                   |  15|          3|    8|         24|
    |a_load_2_0_1_phi_reg_581                   |  15|          3|    8|         24|
    |a_load_2_1_0_phi_reg_658                   |  15|          3|    8|         24|
    |a_load_2_1_2_phi_reg_759                   |  15|          3|    8|         24|
    |a_load_2_2_0_phi_reg_683                   |  15|          3|    8|         24|
    |a_load_2_2_1_phi_reg_747                   |  15|          3|    8|         24|
    |a_load_2_2_2_phi_reg_770                   |  15|          3|    8|         24|
    |ap_NS_fsm                                  |  89|         18|    1|         18|
    |ap_phi_mux_a_load_0_0_0_phi_phi_fu_522_p6  |  21|          4|    8|         32|
    |ap_phi_mux_a_load_0_0_1_phi_phi_fu_609_p6  |  21|          4|    8|         32|
    |ap_phi_mux_a_load_0_0_2_phi_phi_fu_698_p6  |  21|          4|    8|         32|
    |ap_phi_mux_a_load_1_0_0_phi_phi_fu_647_p6  |  21|          4|    8|         32|
    |ap_phi_mux_a_load_1_0_1_phi_phi_fu_712_p6  |  21|          4|    8|         32|
    |ap_phi_mux_a_load_1_0_2_phi_phi_fu_808_p6  |  21|          4|    8|         32|
    |ap_phi_mux_a_load_2_0_0_phi_phi_fu_508_p6  |  21|          4|    8|         32|
    |ap_phi_mux_a_load_2_0_2_phi_phi_fu_595_p6  |  21|          4|    8|         32|
    |ap_phi_mux_a_load_2_1_1_phi_phi_fu_672_p6  |  21|          4|    8|         32|
    |b_0_address0                               |  15|          3|    2|          6|
    |b_1_address0                               |  15|          3|    2|          6|
    |b_2_address0                               |  15|          3|    2|          6|
    |i_reg_493                                  |   9|          2|    2|          4|
    |res_0_address0                             |  15|          3|    2|          6|
    |res_0_address1                             |  15|          3|    2|          6|
    |res_0_d0                                   |  62|         15|   16|        240|
    |res_0_d1                                   |  65|         16|   16|        256|
    |res_1_address0                             |  15|          3|    2|          6|
    |res_1_address1                             |  15|          3|    2|          6|
    |res_1_d0                                   |  62|         15|   16|        240|
    |res_1_d1                                   |  65|         16|   16|        256|
    |res_2_address0                             |  15|          3|    2|          6|
    |res_2_address1                             |  15|          3|    2|          6|
    |res_2_d0                                   |  62|         15|   16|        240|
    |res_2_d1                                   |  65|         16|   16|        256|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      |1343|        280|  363|       2434|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |a_load_0_1_0_phi_reg_533  |   8|   0|    8|          0|
    |a_load_0_1_1_phi_reg_620  |   8|   0|    8|          0|
    |a_load_0_1_2_phi_reg_782  |   8|   0|    8|          0|
    |a_load_0_2_0_phi_reg_545  |   8|   0|    8|          0|
    |a_load_0_2_1_phi_reg_632  |   8|   0|    8|          0|
    |a_load_0_2_2_phi_reg_793  |   8|   0|    8|          0|
    |a_load_1_1_0_phi_reg_557  |   8|   0|    8|          0|
    |a_load_1_1_1_phi_reg_723  |   8|   0|    8|          0|
    |a_load_1_1_2_phi_reg_819  |   8|   0|    8|          0|
    |a_load_1_2_0_phi_reg_569  |   8|   0|    8|          0|
    |a_load_1_2_1_phi_reg_735  |   8|   0|    8|          0|
    |a_load_1_2_2_phi_reg_831  |   8|   0|    8|          0|
    |a_load_2_0_1_phi_reg_581  |   8|   0|    8|          0|
    |a_load_2_1_0_phi_reg_658  |   8|   0|    8|          0|
    |a_load_2_1_2_phi_reg_759  |   8|   0|    8|          0|
    |a_load_2_2_0_phi_reg_683  |   8|   0|    8|          0|
    |a_load_2_2_1_phi_reg_747  |   8|   0|    8|          0|
    |a_load_2_2_2_phi_reg_770  |   8|   0|    8|          0|
    |ap_CS_fsm                 |  17|   0|   17|          0|
    |b_0_load_1_reg_1548       |   8|   0|    8|          0|
    |b_1_load_1_reg_1558       |   8|   0|    8|          0|
    |b_1_load_2_reg_1620       |   8|   0|    8|          0|
    |b_1_load_reg_1553         |   8|   0|    8|          0|
    |b_2_load_1_reg_1573       |   8|   0|    8|          0|
    |b_2_load_2_reg_1630       |   8|   0|    8|          0|
    |b_2_load_reg_1568         |   8|   0|    8|          0|
    |exitcond3_reg_1533        |   1|   0|    1|          0|
    |i_1_reg_1537              |   2|   0|    2|          0|
    |i_reg_493                 |   2|   0|    2|          0|
    |tmp_10_0_0_1_reg_1653     |  16|   0|   16|          0|
    |tmp_10_0_0_2_reg_1718     |  16|   0|   16|          0|
    |tmp_10_0_1_1_reg_1788     |  16|   0|   16|          0|
    |tmp_10_0_1_2_reg_1801     |  16|   0|   16|          0|
    |tmp_10_0_1_reg_1781       |  16|   0|   16|          0|
    |tmp_10_0_2_1_reg_1871     |  16|   0|   16|          0|
    |tmp_10_0_2_2_reg_1832     |  16|   0|   16|          0|
    |tmp_10_0_2_reg_1858       |  16|   0|   16|          0|
    |tmp_10_1_0_1_reg_1736     |  16|   0|   16|          0|
    |tmp_10_1_0_2_reg_1809     |  16|   0|   16|          0|
    |tmp_10_1_1_1_reg_1761     |  16|   0|   16|          0|
    |tmp_10_1_1_2_reg_1768     |  16|   0|   16|          0|
    |tmp_10_1_1_reg_1754       |  16|   0|   16|          0|
    |tmp_10_1_2_1_reg_1839     |  16|   0|   16|          0|
    |tmp_10_1_2_2_reg_1846     |  16|   0|   16|          0|
    |tmp_10_1_2_reg_1879       |  16|   0|   16|          0|
    |tmp_10_2_0_2_reg_1635     |  16|   0|   16|          0|
    |tmp_10_2_1_1_reg_1695     |  16|   0|   16|          0|
    |tmp_10_2_1_2_reg_1776     |  16|   0|   16|          0|
    |tmp_10_2_1_reg_1688       |  16|   0|   16|          0|
    |tmp_10_2_2_1_reg_1853     |  16|   0|   16|          0|
    |tmp_10_2_2_reg_1887       |  16|   0|   16|          0|
    |tmp_3_0_0_1_reg_1603      |  16|   0|   16|          0|
    |tmp_3_0_0_2_reg_1609      |  16|   0|   16|          0|
    |tmp_3_0_1_1_reg_1667      |  16|   0|   16|          0|
    |tmp_3_0_1_2_reg_1795      |  16|   0|   16|          0|
    |tmp_3_0_1_reg_1661        |  16|   0|   16|          0|
    |tmp_3_0_2_1_reg_1865      |  16|   0|   16|          0|
    |tmp_3_0_2_2_reg_1827      |  16|   0|   16|          0|
    |tmp_3_reg_1542            |  16|   0|   16|          0|
    |tmp_7_1_reg_1673          |  16|   0|   16|          0|
    |tmp_7_2_reg_1588          |  16|   0|   16|          0|
    |tmp_7_reg_1598            |  16|   0|   16|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 750|   0|  750|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_done         | out |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    conv2d    | return value |
|a_0_address0    | out |    3|  ap_memory |      a_0     |     array    |
|a_0_ce0         | out |    1|  ap_memory |      a_0     |     array    |
|a_0_q0          |  in |    8|  ap_memory |      a_0     |     array    |
|a_0_address1    | out |    3|  ap_memory |      a_0     |     array    |
|a_0_ce1         | out |    1|  ap_memory |      a_0     |     array    |
|a_0_q1          |  in |    8|  ap_memory |      a_0     |     array    |
|a_1_address0    | out |    3|  ap_memory |      a_1     |     array    |
|a_1_ce0         | out |    1|  ap_memory |      a_1     |     array    |
|a_1_q0          |  in |    8|  ap_memory |      a_1     |     array    |
|a_1_address1    | out |    3|  ap_memory |      a_1     |     array    |
|a_1_ce1         | out |    1|  ap_memory |      a_1     |     array    |
|a_1_q1          |  in |    8|  ap_memory |      a_1     |     array    |
|a_2_address0    | out |    3|  ap_memory |      a_2     |     array    |
|a_2_ce0         | out |    1|  ap_memory |      a_2     |     array    |
|a_2_q0          |  in |    8|  ap_memory |      a_2     |     array    |
|a_2_address1    | out |    3|  ap_memory |      a_2     |     array    |
|a_2_ce1         | out |    1|  ap_memory |      a_2     |     array    |
|a_2_q1          |  in |    8|  ap_memory |      a_2     |     array    |
|a_3_address0    | out |    3|  ap_memory |      a_3     |     array    |
|a_3_ce0         | out |    1|  ap_memory |      a_3     |     array    |
|a_3_q0          |  in |    8|  ap_memory |      a_3     |     array    |
|a_3_address1    | out |    3|  ap_memory |      a_3     |     array    |
|a_3_ce1         | out |    1|  ap_memory |      a_3     |     array    |
|a_3_q1          |  in |    8|  ap_memory |      a_3     |     array    |
|a_4_address0    | out |    3|  ap_memory |      a_4     |     array    |
|a_4_ce0         | out |    1|  ap_memory |      a_4     |     array    |
|a_4_q0          |  in |    8|  ap_memory |      a_4     |     array    |
|a_4_address1    | out |    3|  ap_memory |      a_4     |     array    |
|a_4_ce1         | out |    1|  ap_memory |      a_4     |     array    |
|a_4_q1          |  in |    8|  ap_memory |      a_4     |     array    |
|b_0_address0    | out |    2|  ap_memory |      b_0     |     array    |
|b_0_ce0         | out |    1|  ap_memory |      b_0     |     array    |
|b_0_q0          |  in |    8|  ap_memory |      b_0     |     array    |
|b_0_address1    | out |    2|  ap_memory |      b_0     |     array    |
|b_0_ce1         | out |    1|  ap_memory |      b_0     |     array    |
|b_0_q1          |  in |    8|  ap_memory |      b_0     |     array    |
|b_1_address0    | out |    2|  ap_memory |      b_1     |     array    |
|b_1_ce0         | out |    1|  ap_memory |      b_1     |     array    |
|b_1_q0          |  in |    8|  ap_memory |      b_1     |     array    |
|b_1_address1    | out |    2|  ap_memory |      b_1     |     array    |
|b_1_ce1         | out |    1|  ap_memory |      b_1     |     array    |
|b_1_q1          |  in |    8|  ap_memory |      b_1     |     array    |
|b_2_address0    | out |    2|  ap_memory |      b_2     |     array    |
|b_2_ce0         | out |    1|  ap_memory |      b_2     |     array    |
|b_2_q0          |  in |    8|  ap_memory |      b_2     |     array    |
|b_2_address1    | out |    2|  ap_memory |      b_2     |     array    |
|b_2_ce1         | out |    1|  ap_memory |      b_2     |     array    |
|b_2_q1          |  in |    8|  ap_memory |      b_2     |     array    |
|res_0_address0  | out |    2|  ap_memory |     res_0    |     array    |
|res_0_ce0       | out |    1|  ap_memory |     res_0    |     array    |
|res_0_we0       | out |    1|  ap_memory |     res_0    |     array    |
|res_0_d0        | out |   16|  ap_memory |     res_0    |     array    |
|res_0_address1  | out |    2|  ap_memory |     res_0    |     array    |
|res_0_ce1       | out |    1|  ap_memory |     res_0    |     array    |
|res_0_we1       | out |    1|  ap_memory |     res_0    |     array    |
|res_0_d1        | out |   16|  ap_memory |     res_0    |     array    |
|res_1_address0  | out |    2|  ap_memory |     res_1    |     array    |
|res_1_ce0       | out |    1|  ap_memory |     res_1    |     array    |
|res_1_we0       | out |    1|  ap_memory |     res_1    |     array    |
|res_1_d0        | out |   16|  ap_memory |     res_1    |     array    |
|res_1_address1  | out |    2|  ap_memory |     res_1    |     array    |
|res_1_ce1       | out |    1|  ap_memory |     res_1    |     array    |
|res_1_we1       | out |    1|  ap_memory |     res_1    |     array    |
|res_1_d1        | out |   16|  ap_memory |     res_1    |     array    |
|res_2_address0  | out |    2|  ap_memory |     res_2    |     array    |
|res_2_ce0       | out |    1|  ap_memory |     res_2    |     array    |
|res_2_we0       | out |    1|  ap_memory |     res_2    |     array    |
|res_2_d0        | out |   16|  ap_memory |     res_2    |     array    |
|res_2_address1  | out |    2|  ap_memory |     res_2    |     array    |
|res_2_ce1       | out |    1|  ap_memory |     res_2    |     array    |
|res_2_we1       | out |    1|  ap_memory |     res_2    |     array    |
|res_2_d1        | out |   16|  ap_memory |     res_2    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

