{"vcs1":{"timestamp_begin":1677562068.382825026, "rt":0.37, "ut":0.14, "st":0.11}}
{"vcselab":{"timestamp_begin":1677562068.809777590, "rt":0.41, "ut":0.23, "st":0.10}}
{"link":{"timestamp_begin":1677562069.268194968, "rt":0.20, "ut":0.08, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677562068.089806863}
{"VCS_COMP_START_TIME": 1677562068.089806863}
{"VCS_COMP_END_TIME": 1677562069.533866497}
{"VCS_USER_OPTIONS": "-sverilog -debug library.sv FSM.sv"}
{"vcs1": {"peak_mem": 338140}}
{"stitch_vcselab": {"peak_mem": 238956}}
