Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Jan 14 18:05:27 2025
| Host         : DESKTOP-J6QLH0T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file YAHTZEE_timing_summary_routed.rpt -pb YAHTZEE_timing_summary_routed.pb -rpx YAHTZEE_timing_summary_routed.rpx -warn_on_violation
| Design       : YAHTZEE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    26          
TIMING-16  Warning           Large setup violation          4           
TIMING-18  Warning           Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (26)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (52)
5. checking no_input_delay (7)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (26)
-------------------------
 There are 26 register/latch pins with no clock driven by root clock pin: display/HZ1/CLK_TEMP_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (52)
-------------------------------------------------
 There are 52 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.803      -30.459                      4                  233        0.183        0.000                      0                  233        4.020        0.000                       0                   206  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -7.803      -30.459                      4                  233        0.183        0.000                      0                  233        4.020        0.000                       0                   206  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            4  Failing Endpoints,  Worst Slack       -7.803ns,  Total Violation      -30.459ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.803ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][1]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_ep/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.675ns  (logic 7.550ns (42.715%)  route 10.125ns (57.285%))
  Logic Levels:           21  (CARRY4=8 LUT3=2 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.724     5.327    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X5Y94          FDCE                                         r  dados_aleatorios/dados_i_reg[0][1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  dados_aleatorios/dados_i_reg[0][1]_replica/Q
                         net (fo=32, routed)          0.912     6.695    dados_aleatorios/dados[0][1]_repN
    SLICE_X6Y94          LUT4 (Prop_lut4_I2_O)        0.124     6.819 r  dados_aleatorios/resultado[4]_i_101__2/O
                         net (fo=1, routed)           0.000     6.819    dados_aleatorios/resultado[4]_i_101__2_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.277 r  dados_aleatorios/resultado_reg[4]_i_67__1/CO[1]
                         net (fo=24, routed)          0.634     7.910    dados_aleatorios/resultado_reg[4]_i_67__1_n_2
    SLICE_X7Y93          LUT6 (Prop_lut6_I4_O)        0.332     8.242 r  dados_aleatorios/resultado[4]_i_103__1_comp/O
                         net (fo=1, routed)           0.330     8.572    dados_aleatorios/resultado[4]_i_103__1_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.037 r  dados_aleatorios/resultado_reg[4]_i_68__1/CO[1]
                         net (fo=16, routed)          0.503     9.540    dados_aleatorios/resultado_reg[4]_i_68__1_n_2
    SLICE_X7Y93          LUT5 (Prop_lut5_I4_O)        0.329     9.869 r  dados_aleatorios/resultado[4]_i_38__1/O
                         net (fo=11, routed)          0.685    10.554    dados_aleatorios/puntuaciones2/instance_caso_ep/p_1_in__0[0]
    SLICE_X6Y93          LUT4 (Prop_lut4_I0_O)        0.124    10.678 r  dados_aleatorios/resultado[4]_i_72__1/O
                         net (fo=1, routed)           0.000    10.678    dados_aleatorios/resultado[4]_i_72__1_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    11.136 r  dados_aleatorios/resultado_reg[4]_i_35__1/CO[1]
                         net (fo=28, routed)          0.761    11.897    dados_aleatorios/puntuaciones2/instance_caso_ep/p_0_in
    SLICE_X9Y94          LUT3 (Prop_lut3_I2_O)        0.332    12.229 f  dados_aleatorios/resultado[4]_i_116__1/O
                         net (fo=2, routed)           0.363    12.592    dados_aleatorios/resultado[4]_i_116__1_n_0
    SLICE_X8Y94          LUT6 (Prop_lut6_I4_O)        0.124    12.716 r  dados_aleatorios/resultado[4]_i_107__1/O
                         net (fo=1, routed)           0.330    13.045    dados_aleatorios/resultado[4]_i_107__1_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    13.533 r  dados_aleatorios/resultado_reg[4]_i_82__1/CO[1]
                         net (fo=8, routed)           0.517    14.050    dados_aleatorios/resultado_reg[4]_i_82__1_n_2
    SLICE_X8Y94          LUT5 (Prop_lut5_I4_O)        0.332    14.382 r  dados_aleatorios/resultado[4]_i_43__1/O
                         net (fo=10, routed)          0.839    15.221    dados_aleatorios/resultado[4]_i_43__1_n_0
    SLICE_X9Y93          LUT4 (Prop_lut4_I2_O)        0.124    15.345 r  dados_aleatorios/resultado[4]_i_80__1/O
                         net (fo=1, routed)           0.000    15.345    dados_aleatorios/resultado[4]_i_80__1_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    15.802 r  dados_aleatorios/resultado_reg[4]_i_39__1/CO[1]
                         net (fo=26, routed)          0.596    16.398    dados_aleatorios/resultado_reg[4]_i_39__1_n_2
    SLICE_X11Y91         LUT3 (Prop_lut3_I2_O)        0.329    16.727 f  dados_aleatorios/resultado[4]_i_60__1/O
                         net (fo=4, routed)           0.603    17.330    dados_aleatorios/resultado[4]_i_60__1_n_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I4_O)        0.124    17.454 r  dados_aleatorios/resultado[4]_i_86__1/O
                         net (fo=1, routed)           0.189    17.644    dados_aleatorios/resultado[4]_i_86__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    18.132 r  dados_aleatorios/resultado_reg[4]_i_48__1/CO[1]
                         net (fo=20, routed)          0.593    18.725    dados_aleatorios/resultado_reg[4]_i_48__1_n_2
    SLICE_X9Y92          LUT6 (Prop_lut6_I4_O)        0.332    19.057 r  dados_aleatorios/resultado[4]_i_90__1_comp/O
                         net (fo=1, routed)           0.333    19.390    dados_aleatorios/resultado[4]_i_90__1_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    19.855 r  dados_aleatorios/resultado_reg[4]_i_53__1/CO[1]
                         net (fo=6, routed)           0.439    20.294    dados_aleatorios/resultado_reg[4]_i_53__1_n_2
    SLICE_X9Y91          LUT5 (Prop_lut5_I4_O)        0.329    20.623 r  dados_aleatorios/resultado[4]_i_24__1/O
                         net (fo=1, routed)           0.622    21.245    dados_aleatorios/resultado[4]_i_24__1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    21.824 f  dados_aleatorios/resultado_reg[4]_i_8__1/O[2]
                         net (fo=1, routed)           0.877    22.701    dados_aleatorios/resultado_reg[4]_i_8__1_n_5
    SLICE_X9Y94          LUT6 (Prop_lut6_I2_O)        0.301    23.002 r  dados_aleatorios/resultado[4]_i_1__1_comp_1/O
                         net (fo=1, routed)           0.000    23.002    puntuaciones2/instance_caso_ep/resultado_reg[4]_0
    SLICE_X9Y94          FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.524    14.947    puntuaciones2/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X9Y94          FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X9Y94          FDCE (Setup_fdce_C_D)        0.029    15.199    puntuaciones2/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -23.002    
  -------------------------------------------------------------------
                         slack                                 -7.803    

Slack (VIOLATED) :        -7.589ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][1]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_eg/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.546ns  (logic 7.378ns (42.050%)  route 10.168ns (57.950%))
  Logic Levels:           20  (CARRY4=8 LUT3=1 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.724     5.327    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X5Y94          FDCE                                         r  dados_aleatorios/dados_i_reg[0][1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  dados_aleatorios/dados_i_reg[0][1]_replica/Q
                         net (fo=32, routed)          0.695     6.477    dados_aleatorios/dados[0][1]_repN
    SLICE_X7Y95          LUT4 (Prop_lut4_I2_O)        0.124     6.601 r  dados_aleatorios/resultado[4]_i_101__1/O
                         net (fo=1, routed)           0.000     6.601    dados_aleatorios/resultado[4]_i_101__1_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.058 r  dados_aleatorios/resultado_reg[4]_i_67__0/CO[1]
                         net (fo=25, routed)          0.948     8.006    dados_aleatorios/resultado_reg[4]_i_67__0_n_2
    SLICE_X6Y95          LUT6 (Prop_lut6_I4_O)        0.329     8.335 r  dados_aleatorios/resultado[4]_i_103__0_comp/O
                         net (fo=1, routed)           0.330     8.665    dados_aleatorios/resultado[4]_i_103__0_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.130 r  dados_aleatorios/resultado_reg[4]_i_68__0/CO[1]
                         net (fo=18, routed)          0.927    10.057    dados_aleatorios/resultado_reg[4]_i_68__0_n_2
    SLICE_X5Y95          LUT5 (Prop_lut5_I3_O)        0.329    10.386 r  dados_aleatorios/resultado[4]_i_112__0_comp/O
                         net (fo=1, routed)           0.337    10.723    dados_aleatorios/resultado[4]_i_112__0_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    11.188 r  dados_aleatorios/resultado_reg[4]_i_97__0/CO[1]
                         net (fo=6, routed)           0.503    11.692    dados_aleatorios/resultado_reg[4]_i_97__0_n_2
    SLICE_X6Y95          LUT6 (Prop_lut6_I5_O)        0.329    12.021 r  dados_aleatorios/resultado[4]_i_83__0/O
                         net (fo=4, routed)           0.802    12.823    dados_aleatorios/resultado[4]_i_83__0_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I5_O)        0.124    12.947 r  dados_aleatorios/resultado[4]_i_107__0/O
                         net (fo=1, routed)           0.323    13.270    dados_aleatorios/resultado[4]_i_107__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    13.735 r  dados_aleatorios/resultado_reg[4]_i_82__0/CO[1]
                         net (fo=8, routed)           0.361    14.096    dados_aleatorios/resultado_reg[4]_i_82__0_n_2
    SLICE_X0Y96          LUT5 (Prop_lut5_I4_O)        0.329    14.425 r  dados_aleatorios/resultado[4]_i_58__0/O
                         net (fo=7, routed)           0.660    15.085    dados_aleatorios/resultado[4]_i_58__0_n_0
    SLICE_X1Y96          LUT4 (Prop_lut4_I3_O)        0.124    15.209 r  dados_aleatorios/resultado[4]_i_96__0/O
                         net (fo=1, routed)           0.000    15.209    dados_aleatorios/resultado[4]_i_96__0_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    15.666 r  dados_aleatorios/resultado_reg[4]_i_54__0/CO[1]
                         net (fo=13, routed)          0.495    16.161    dados_aleatorios/resultado_reg[4]_i_54__0_n_2
    SLICE_X0Y97          LUT3 (Prop_lut3_I2_O)        0.329    16.490 r  dados_aleatorios/resultado[4]_i_52__0/O
                         net (fo=8, routed)           0.743    17.232    dados_aleatorios/resultado[4]_i_52__0_n_0
    SLICE_X5Y99          LUT6 (Prop_lut6_I3_O)        0.124    17.356 r  dados_aleatorios/resultado[4]_i_86__0/O
                         net (fo=1, routed)           0.352    17.709    dados_aleatorios/resultado[4]_i_86__0_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    18.197 r  dados_aleatorios/resultado_reg[4]_i_48__0/CO[1]
                         net (fo=20, routed)          0.841    19.038    dados_aleatorios/resultado_reg[4]_i_48__0_n_2
    SLICE_X2Y99          LUT6 (Prop_lut6_I2_O)        0.332    19.370 r  dados_aleatorios/resultado[4]_i_90__0/O
                         net (fo=1, routed)           0.323    19.693    dados_aleatorios/resultado[4]_i_90__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    20.158 r  dados_aleatorios/resultado_reg[4]_i_53__0/CO[1]
                         net (fo=6, routed)           0.545    20.703    dados_aleatorios/resultado_reg[4]_i_53__0_n_2
    SLICE_X0Y101         LUT5 (Prop_lut5_I4_O)        0.329    21.032 r  dados_aleatorios/resultado[4]_i_24__0/O
                         net (fo=1, routed)           0.481    21.513    dados_aleatorios/resultado[4]_i_24__0_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    22.069 f  dados_aleatorios/resultado_reg[4]_i_8__0/O[2]
                         net (fo=1, routed)           0.501    22.571    dados_aleatorios/resultado_reg[4]_i_8__0_n_5
    SLICE_X1Y98          LUT6 (Prop_lut6_I3_O)        0.302    22.873 r  dados_aleatorios/resultado[4]_i_1__0_comp/O
                         net (fo=1, routed)           0.000    22.873    puntuaciones1/instance_caso_eg/resultado_reg[4]_0
    SLICE_X1Y98          FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.606    15.029    puntuaciones1/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X1Y98          FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X1Y98          FDCE (Setup_fdce_C_D)        0.031    15.283    puntuaciones1/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                         -22.873    
  -------------------------------------------------------------------
                         slack                                 -7.589    

Slack (VIOLATED) :        -7.574ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][1]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_eg/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.596ns  (logic 7.536ns (42.828%)  route 10.060ns (57.172%))
  Logic Levels:           21  (CARRY4=8 LUT3=2 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.724     5.327    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X5Y94          FDCE                                         r  dados_aleatorios/dados_i_reg[0][1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  dados_aleatorios/dados_i_reg[0][1]_replica/Q
                         net (fo=32, routed)          1.055     6.838    dados_aleatorios/dados[0][1]_repN
    SLICE_X5Y97          LUT4 (Prop_lut4_I2_O)        0.124     6.962 r  dados_aleatorios/resultado[4]_i_101/O
                         net (fo=1, routed)           0.000     6.962    dados_aleatorios/resultado[4]_i_101_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.419 r  dados_aleatorios/resultado_reg[4]_i_67__2/CO[1]
                         net (fo=24, routed)          0.425     7.843    dados_aleatorios/resultado_reg[4]_i_67__2_n_2
    SLICE_X6Y97          LUT3 (Prop_lut3_I2_O)        0.329     8.172 r  dados_aleatorios/resultado[4]_i_115__2/O
                         net (fo=2, routed)           0.611     8.784    dados_aleatorios/resultado[4]_i_115__2_n_0
    SLICE_X7Y97          LUT6 (Prop_lut6_I4_O)        0.124     8.908 r  dados_aleatorios/resultado[4]_i_105__2/O
                         net (fo=1, routed)           0.000     8.908    dados_aleatorios/resultado[4]_i_105__2_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.365 r  dados_aleatorios/resultado_reg[4]_i_68__2/CO[1]
                         net (fo=16, routed)          1.092    10.457    dados_aleatorios/resultado_reg[4]_i_68__2_n_2
    SLICE_X11Y96         LUT6 (Prop_lut6_I5_O)        0.329    10.786 r  dados_aleatorios/resultado[4]_i_112__2_comp_1/O
                         net (fo=1, routed)           0.189    10.975    dados_aleatorios/resultado[4]_i_112__2_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    11.463 r  dados_aleatorios/resultado_reg[4]_i_97__2/CO[1]
                         net (fo=6, routed)           0.384    11.847    dados_aleatorios/resultado_reg[4]_i_97__2_n_2
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.332    12.179 r  dados_aleatorios/resultado[4]_i_84__2/O
                         net (fo=4, routed)           0.606    12.785    dados_aleatorios/resultado[4]_i_84__2_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I0_O)        0.124    12.909 r  dados_aleatorios/resultado[4]_i_107__2/O
                         net (fo=1, routed)           0.189    13.098    dados_aleatorios/resultado[4]_i_107__2_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    13.586 r  dados_aleatorios/resultado_reg[4]_i_82__2/CO[1]
                         net (fo=10, routed)          0.514    14.100    dados_aleatorios/resultado_reg[4]_i_82__2_n_2
    SLICE_X9Y97          LUT5 (Prop_lut5_I4_O)        0.332    14.432 r  dados_aleatorios/resultado[4]_i_61__2/O
                         net (fo=6, routed)           0.868    15.301    dados_aleatorios/resultado[4]_i_61__2_n_0
    SLICE_X9Y100         LUT4 (Prop_lut4_I1_O)        0.124    15.425 r  dados_aleatorios/resultado[4]_i_96__2/O
                         net (fo=1, routed)           0.000    15.425    dados_aleatorios/resultado[4]_i_96__2_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    15.882 r  dados_aleatorios/resultado_reg[4]_i_54__2/CO[1]
                         net (fo=12, routed)          0.698    16.580    dados_aleatorios/resultado_reg[4]_i_54__2_n_2
    SLICE_X10Y100        LUT3 (Prop_lut3_I2_O)        0.329    16.909 r  dados_aleatorios/resultado[4]_i_52__2/O
                         net (fo=4, routed)           0.608    17.517    dados_aleatorios/resultado[4]_i_52__2_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I3_O)        0.124    17.641 r  dados_aleatorios/resultado[4]_i_86__2/O
                         net (fo=1, routed)           0.189    17.830    dados_aleatorios/resultado[4]_i_86__2_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    18.318 r  dados_aleatorios/resultado_reg[4]_i_48__2/CO[1]
                         net (fo=19, routed)          0.596    18.914    dados_aleatorios/resultado_reg[4]_i_48__2_n_2
    SLICE_X6Y102         LUT6 (Prop_lut6_I4_O)        0.332    19.246 r  dados_aleatorios/resultado[4]_i_90__2_comp/O
                         net (fo=1, routed)           0.335    19.581    dados_aleatorios/resultado[4]_i_90__2_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    20.046 r  dados_aleatorios/resultado_reg[4]_i_53__2/CO[1]
                         net (fo=6, routed)           0.366    20.411    dados_aleatorios/resultado_reg[4]_i_53__2_n_2
    SLICE_X6Y101         LUT5 (Prop_lut5_I4_O)        0.329    20.740 r  dados_aleatorios/resultado[4]_i_23__2/O
                         net (fo=1, routed)           0.524    21.265    dados_aleatorios/resultado[4]_i_23__2_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    21.812 f  dados_aleatorios/resultado_reg[4]_i_8__2/O[2]
                         net (fo=1, routed)           0.810    22.622    dados_aleatorios/resultado_reg[4]_i_8__2_n_5
    SLICE_X6Y99          LUT6 (Prop_lut6_I3_O)        0.301    22.923 r  dados_aleatorios/resultado[4]_i_1__2_comp/O
                         net (fo=1, routed)           0.000    22.923    puntuaciones2/instance_caso_eg/resultado_reg[4]_0
    SLICE_X6Y99          FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.604    15.027    puntuaciones2/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X6Y99          FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X6Y99          FDCE (Setup_fdce_C_D)        0.081    15.348    puntuaciones2/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -22.923    
  -------------------------------------------------------------------
                         slack                                 -7.574    

Slack (VIOLATED) :        -7.493ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][1]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_ep/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.447ns  (logic 7.334ns (42.037%)  route 10.113ns (57.963%))
  Logic Levels:           21  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.724     5.327    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X5Y94          FDCE                                         r  dados_aleatorios/dados_i_reg[0][1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  dados_aleatorios/dados_i_reg[0][1]_replica/Q
                         net (fo=32, routed)          0.891     6.674    dados_aleatorios/dados[0][1]_repN
    SLICE_X5Y92          LUT4 (Prop_lut4_I2_O)        0.124     6.798 r  dados_aleatorios/resultado[4]_i_101__0/O
                         net (fo=1, routed)           0.000     6.798    dados_aleatorios/resultado[4]_i_101__0_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.255 r  dados_aleatorios/resultado_reg[4]_i_67/CO[1]
                         net (fo=24, routed)          0.500     7.755    dados_aleatorios/resultado_reg[4]_i_67_n_2
    SLICE_X5Y91          LUT3 (Prop_lut3_I2_O)        0.329     8.084 r  dados_aleatorios/resultado[4]_i_115/O
                         net (fo=2, routed)           0.164     8.248    dados_aleatorios/resultado[4]_i_115_n_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I5_O)        0.124     8.372 r  dados_aleatorios/resultado[4]_i_103/O
                         net (fo=1, routed)           0.527     8.899    dados_aleatorios/resultado[4]_i_103_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     9.387 r  dados_aleatorios/resultado_reg[4]_i_68/CO[1]
                         net (fo=17, routed)          0.660    10.047    dados_aleatorios/resultado_reg[4]_i_68_n_2
    SLICE_X5Y94          LUT5 (Prop_lut5_I4_O)        0.332    10.379 f  dados_aleatorios/resultado[4]_i_117/O
                         net (fo=1, routed)           0.424    10.803    dados_aleatorios/puntuaciones1/instance_caso_ep/p_2_in[0]
    SLICE_X3Y95          LUT6 (Prop_lut6_I3_O)        0.124    10.927 r  dados_aleatorios/resultado[4]_i_112/O
                         net (fo=1, routed)           0.189    11.116    dados_aleatorios/resultado[4]_i_112_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    11.604 r  dados_aleatorios/resultado_reg[4]_i_97/CO[1]
                         net (fo=6, routed)           0.335    11.940    dados_aleatorios/resultado_reg[4]_i_97_n_2
    SLICE_X3Y95          LUT6 (Prop_lut6_I5_O)        0.332    12.272 r  dados_aleatorios/resultado[4]_i_84/O
                         net (fo=4, routed)           0.667    12.939    dados_aleatorios/resultado[4]_i_84_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.124    13.063 r  dados_aleatorios/resultado[4]_i_107/O
                         net (fo=1, routed)           0.189    13.252    dados_aleatorios/resultado[4]_i_107_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    13.740 r  dados_aleatorios/resultado_reg[4]_i_82/CO[1]
                         net (fo=9, routed)           0.635    14.375    dados_aleatorios/resultado_reg[4]_i_82_n_2
    SLICE_X7Y94          LUT5 (Prop_lut5_I4_O)        0.332    14.707 r  dados_aleatorios/resultado[4]_i_41_replica/O
                         net (fo=11, routed)          0.330    15.037    dados_aleatorios/resultado[4]_i_41_n_0_repN
    SLICE_X5Y93          LUT6 (Prop_lut6_I0_O)        0.124    15.161 r  dados_aleatorios/resultado[4]_i_77/O
                         net (fo=1, routed)           0.379    15.540    dados_aleatorios/resultado[4]_i_77_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    15.985 r  dados_aleatorios/resultado_reg[4]_i_39/CO[1]
                         net (fo=26, routed)          1.097    17.082    dados_aleatorios/resultado_reg[4]_i_39_n_2
    SLICE_X2Y92          LUT6 (Prop_lut6_I2_O)        0.329    17.411 r  dados_aleatorios/resultado[4]_i_86/O
                         net (fo=1, routed)           0.190    17.601    dados_aleatorios/resultado[4]_i_86_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    18.066 r  dados_aleatorios/resultado_reg[4]_i_48/CO[1]
                         net (fo=20, routed)          0.526    18.592    dados_aleatorios/resultado_reg[4]_i_48_n_2
    SLICE_X1Y91          LUT6 (Prop_lut6_I4_O)        0.329    18.921 r  dados_aleatorios/resultado[4]_i_89/O
                         net (fo=1, routed)           0.488    19.409    dados_aleatorios/resultado[4]_i_89_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456    19.865 r  dados_aleatorios/resultado_reg[4]_i_53/CO[1]
                         net (fo=6, routed)           0.664    20.529    dados_aleatorios/resultado_reg[4]_i_53_n_2
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.332    20.861 r  dados_aleatorios/resultado[4]_i_21/O
                         net (fo=1, routed)           0.000    20.861    dados_aleatorios/resultado[4]_i_21_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.393 r  dados_aleatorios/resultado_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           1.257    22.649    dados_aleatorios/resultado_reg[4]_i_7_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I4_O)        0.124    22.773 r  dados_aleatorios/resultado[4]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    22.773    puntuaciones1/instance_caso_ep/resultado_reg[4]_0
    SLICE_X1Y90          FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.603    15.026    puntuaciones1/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X1Y90          FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X1Y90          FDCE (Setup_fdce_C_D)        0.031    15.280    puntuaciones1/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                         -22.773    
  -------------------------------------------------------------------
                         slack                                 -7.493    

Slack (MET) :             1.012ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance3/resultado_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.792ns  (logic 1.961ns (22.303%)  route 6.831ns (77.697%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.724     5.327    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X6Y95          FDCE                                         r  dados_aleatorios/dados_i_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.518     5.845 r  dados_aleatorios/dados_i_reg[0][2]/Q
                         net (fo=77, routed)          3.530     9.374    dados_aleatorios/dados[0][2]
    SLICE_X14Y112        LUT6 (Prop_lut6_I3_O)        0.124     9.498 r  dados_aleatorios/resultado_i[9]_i_9/O
                         net (fo=7, routed)           0.836    10.334    dados_aleatorios/resultado_i[9]_i_9_n_0
    SLICE_X14Y111        LUT4 (Prop_lut4_I3_O)        0.148    10.482 r  dados_aleatorios/resultado_i[9]_i_12/O
                         net (fo=1, routed)           0.845    11.327    dados_aleatorios/resultado_i[9]_i_12_n_0
    SLICE_X14Y111        LUT4 (Prop_lut4_I3_O)        0.328    11.655 r  dados_aleatorios/resultado_i[9]_i_4/O
                         net (fo=9, routed)           0.822    12.477    dados_aleatorios/resultado_i[9]_i_4_n_0
    SLICE_X14Y113        LUT5 (Prop_lut5_I3_O)        0.124    12.601 r  dados_aleatorios/resultado_i[3]_i_2__0/O
                         net (fo=2, routed)           0.799    13.400    dados_aleatorios/resultado_i[3]_i_2__0_n_0
    SLICE_X15Y114        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.785 r  dados_aleatorios/resultado_i_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.785    dados_aleatorios/resultado_i_reg[3]_i_1__0_n_0
    SLICE_X15Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.119 r  dados_aleatorios/resultado_i_reg[9]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    14.119    puntuaciones2/instance3/D[5]
    SLICE_X15Y115        FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.502    14.924    puntuaciones2/instance3/clk_IBUF_BUFG
    SLICE_X15Y115        FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[9]/C
                         clock pessimism              0.180    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X15Y115        FDRE (Setup_fdre_C_D)        0.062    15.131    puntuaciones2/instance3/resultado_i_reg[9]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -14.119    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.108ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance3/resultado_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.743ns  (logic 2.186ns (25.004%)  route 6.557ns (74.996%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.724     5.327    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X6Y95          FDCE                                         r  dados_aleatorios/dados_i_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.518     5.845 r  dados_aleatorios/dados_i_reg[0][2]/Q
                         net (fo=77, routed)          3.530     9.374    dados_aleatorios/dados[0][2]
    SLICE_X14Y112        LUT6 (Prop_lut6_I3_O)        0.124     9.498 r  dados_aleatorios/resultado_i[9]_i_9/O
                         net (fo=7, routed)           0.836    10.334    dados_aleatorios/resultado_i[9]_i_9_n_0
    SLICE_X14Y111        LUT4 (Prop_lut4_I3_O)        0.148    10.482 r  dados_aleatorios/resultado_i[9]_i_12/O
                         net (fo=1, routed)           0.845    11.327    dados_aleatorios/resultado_i[9]_i_12_n_0
    SLICE_X14Y111        LUT4 (Prop_lut4_I3_O)        0.328    11.655 r  dados_aleatorios/resultado_i[9]_i_4/O
                         net (fo=9, routed)           0.822    12.477    dados_aleatorios/resultado_i[9]_i_4_n_0
    SLICE_X14Y113        LUT4 (Prop_lut4_I3_O)        0.117    12.594 r  dados_aleatorios/resultado_i[3]_i_3/O
                         net (fo=2, routed)           0.524    13.118    dados_aleatorios/resultado_i[3]_i_3_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.628    13.746 r  dados_aleatorios/resultado_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.746    dados_aleatorios/resultado_i_reg[3]_i_1_n_0
    SLICE_X14Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.069 r  dados_aleatorios/resultado_i_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.069    puntuaciones1/instance3/D[5]
    SLICE_X14Y115        FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.502    14.924    puntuaciones1/instance3/clk_IBUF_BUFG
    SLICE_X14Y115        FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[9]/C
                         clock pessimism              0.180    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X14Y115        FDRE (Setup_fdre_C_D)        0.109    15.178    puntuaciones1/instance3/resultado_i_reg[9]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -14.069    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.123ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance3/resultado_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.681ns  (logic 1.850ns (21.310%)  route 6.831ns (78.690%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.724     5.327    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X6Y95          FDCE                                         r  dados_aleatorios/dados_i_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.518     5.845 r  dados_aleatorios/dados_i_reg[0][2]/Q
                         net (fo=77, routed)          3.530     9.374    dados_aleatorios/dados[0][2]
    SLICE_X14Y112        LUT6 (Prop_lut6_I3_O)        0.124     9.498 r  dados_aleatorios/resultado_i[9]_i_9/O
                         net (fo=7, routed)           0.836    10.334    dados_aleatorios/resultado_i[9]_i_9_n_0
    SLICE_X14Y111        LUT4 (Prop_lut4_I3_O)        0.148    10.482 r  dados_aleatorios/resultado_i[9]_i_12/O
                         net (fo=1, routed)           0.845    11.327    dados_aleatorios/resultado_i[9]_i_12_n_0
    SLICE_X14Y111        LUT4 (Prop_lut4_I3_O)        0.328    11.655 r  dados_aleatorios/resultado_i[9]_i_4/O
                         net (fo=9, routed)           0.822    12.477    dados_aleatorios/resultado_i[9]_i_4_n_0
    SLICE_X14Y113        LUT5 (Prop_lut5_I3_O)        0.124    12.601 r  dados_aleatorios/resultado_i[3]_i_2__0/O
                         net (fo=2, routed)           0.799    13.400    dados_aleatorios/resultado_i[3]_i_2__0_n_0
    SLICE_X15Y114        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.785 r  dados_aleatorios/resultado_i_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.785    dados_aleatorios/resultado_i_reg[3]_i_1__0_n_0
    SLICE_X15Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.008 r  dados_aleatorios/resultado_i_reg[9]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    14.008    puntuaciones2/instance3/D[4]
    SLICE_X15Y115        FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.502    14.924    puntuaciones2/instance3/clk_IBUF_BUFG
    SLICE_X15Y115        FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[4]/C
                         clock pessimism              0.180    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X15Y115        FDRE (Setup_fdre_C_D)        0.062    15.131    puntuaciones2/instance3/resultado_i_reg[4]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -14.008    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance3/resultado_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.639ns  (logic 2.082ns (24.101%)  route 6.557ns (75.899%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.724     5.327    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X6Y95          FDCE                                         r  dados_aleatorios/dados_i_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.518     5.845 r  dados_aleatorios/dados_i_reg[0][2]/Q
                         net (fo=77, routed)          3.530     9.374    dados_aleatorios/dados[0][2]
    SLICE_X14Y112        LUT6 (Prop_lut6_I3_O)        0.124     9.498 r  dados_aleatorios/resultado_i[9]_i_9/O
                         net (fo=7, routed)           0.836    10.334    dados_aleatorios/resultado_i[9]_i_9_n_0
    SLICE_X14Y111        LUT4 (Prop_lut4_I3_O)        0.148    10.482 r  dados_aleatorios/resultado_i[9]_i_12/O
                         net (fo=1, routed)           0.845    11.327    dados_aleatorios/resultado_i[9]_i_12_n_0
    SLICE_X14Y111        LUT4 (Prop_lut4_I3_O)        0.328    11.655 r  dados_aleatorios/resultado_i[9]_i_4/O
                         net (fo=9, routed)           0.822    12.477    dados_aleatorios/resultado_i[9]_i_4_n_0
    SLICE_X14Y113        LUT4 (Prop_lut4_I3_O)        0.117    12.594 r  dados_aleatorios/resultado_i[3]_i_3/O
                         net (fo=2, routed)           0.524    13.118    dados_aleatorios/resultado_i[3]_i_3_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.628    13.746 r  dados_aleatorios/resultado_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.746    dados_aleatorios/resultado_i_reg[3]_i_1_n_0
    SLICE_X14Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.965 r  dados_aleatorios/resultado_i_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.965    puntuaciones1/instance3/D[4]
    SLICE_X14Y115        FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.502    14.924    puntuaciones1/instance3/clk_IBUF_BUFG
    SLICE_X14Y115        FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[4]/C
                         clock pessimism              0.180    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X14Y115        FDRE (Setup_fdre_C_D)        0.109    15.178    puntuaciones1/instance3/resultado_i_reg[4]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -13.965    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.279ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_case_t/resultado_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.544ns  (logic 1.262ns (14.770%)  route 7.282ns (85.230%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.724     5.327    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X6Y95          FDCE                                         r  dados_aleatorios/dados_i_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.518     5.845 f  dados_aleatorios/dados_i_reg[0][2]/Q
                         net (fo=77, routed)          3.049     8.894    dados_aleatorios/dados[0][2]
    SLICE_X15Y107        LUT3 (Prop_lut3_I1_O)        0.124     9.018 r  dados_aleatorios/resultado[4]_i_18/O
                         net (fo=2, routed)           0.676     9.693    dados_aleatorios/resultado[4]_i_18_n_0
    SLICE_X15Y107        LUT6 (Prop_lut6_I2_O)        0.124     9.817 r  dados_aleatorios/resultado[4]_i_13__3/O
                         net (fo=2, routed)           1.152    10.970    dados_aleatorios/resultado[4]_i_13__3_n_0
    SLICE_X13Y107        LUT6 (Prop_lut6_I5_O)        0.124    11.094 r  dados_aleatorios/resultado[0]_i_8/O
                         net (fo=1, routed)           0.572    11.666    dados_aleatorios/resultado[0]_i_8_n_0
    SLICE_X13Y106        LUT6 (Prop_lut6_I5_O)        0.124    11.790 r  dados_aleatorios/resultado[0]_i_3/O
                         net (fo=1, routed)           1.001    12.790    dados_aleatorios/resultado[0]_i_3_n_0
    SLICE_X12Y108        LUT6 (Prop_lut6_I0_O)        0.124    12.914 r  dados_aleatorios/resultado[0]_i_2/O
                         net (fo=2, routed)           0.833    13.747    puntuaciones1/instance_case_t/p_1_in
    SLICE_X12Y110        LUT3 (Prop_lut3_I2_O)        0.124    13.871 r  puntuaciones1/instance_case_t/resultado[0]_i_1/O
                         net (fo=1, routed)           0.000    13.871    puntuaciones1/instance_case_t/resultado[0]_i_1_n_0
    SLICE_X12Y110        FDRE                                         r  puntuaciones1/instance_case_t/resultado_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.506    14.928    puntuaciones1/instance_case_t/clk_IBUF_BUFG
    SLICE_X12Y110        FDRE                                         r  puntuaciones1/instance_case_t/resultado_reg[0]/C
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X12Y110        FDRE (Setup_fdre_C_D)        0.077    15.150    puntuaciones1/instance_case_t/resultado_reg[0]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -13.871    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.293ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_case_t/resultado_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.534ns  (logic 1.262ns (14.788%)  route 7.272ns (85.212%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.724     5.327    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X6Y95          FDCE                                         r  dados_aleatorios/dados_i_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.518     5.845 f  dados_aleatorios/dados_i_reg[0][2]/Q
                         net (fo=77, routed)          3.049     8.894    dados_aleatorios/dados[0][2]
    SLICE_X15Y107        LUT3 (Prop_lut3_I1_O)        0.124     9.018 r  dados_aleatorios/resultado[4]_i_18/O
                         net (fo=2, routed)           0.676     9.693    dados_aleatorios/resultado[4]_i_18_n_0
    SLICE_X15Y107        LUT6 (Prop_lut6_I2_O)        0.124     9.817 r  dados_aleatorios/resultado[4]_i_13__3/O
                         net (fo=2, routed)           1.152    10.970    dados_aleatorios/resultado[4]_i_13__3_n_0
    SLICE_X13Y107        LUT6 (Prop_lut6_I5_O)        0.124    11.094 r  dados_aleatorios/resultado[0]_i_8/O
                         net (fo=1, routed)           0.572    11.666    dados_aleatorios/resultado[0]_i_8_n_0
    SLICE_X13Y106        LUT6 (Prop_lut6_I5_O)        0.124    11.790 r  dados_aleatorios/resultado[0]_i_3/O
                         net (fo=1, routed)           1.001    12.790    dados_aleatorios/resultado[0]_i_3_n_0
    SLICE_X12Y108        LUT6 (Prop_lut6_I0_O)        0.124    12.914 r  dados_aleatorios/resultado[0]_i_2/O
                         net (fo=2, routed)           0.823    13.737    puntuaciones2/instance_case_t/p_1_in
    SLICE_X12Y110        LUT3 (Prop_lut3_I2_O)        0.124    13.861 r  puntuaciones2/instance_case_t/resultado[0]_i_1/O
                         net (fo=1, routed)           0.000    13.861    puntuaciones2/instance_case_t/resultado[0]_i_1_n_0
    SLICE_X12Y110        FDRE                                         r  puntuaciones2/instance_case_t/resultado_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.506    14.928    puntuaciones2/instance_case_t/clk_IBUF_BUFG
    SLICE_X12Y110        FDRE                                         r  puntuaciones2/instance_case_t/resultado_reg[0]/C
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X12Y110        FDRE (Setup_fdre_C_D)        0.081    15.154    puntuaciones2/instance_case_t/resultado_reg[0]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -13.861    
  -------------------------------------------------------------------
                         slack                                  1.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.164ns (67.452%)  route 0.079ns (32.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.594     1.513    dados_aleatorios/lfsr_generators[4].LFSR_inst/clk_IBUF_BUFG
    SLICE_X2Y114         FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDPE (Prop_fdpe_C_Q)         0.164     1.677 r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[6]/Q
                         net (fo=6, routed)           0.079     1.757    dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg[6]
    SLICE_X2Y114         FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.866     2.031    dados_aleatorios/lfsr_generators[4].LFSR_inst/clk_IBUF_BUFG
    SLICE_X2Y114         FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[5]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X2Y114         FDPE (Hold_fdpe_C_D)         0.060     1.573    dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dados_aleatorios/CE_prev_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/actualizar_dados_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.591     1.510    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X2Y118         FDCE                                         r  dados_aleatorios/CE_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDCE (Prop_fdce_C_Q)         0.148     1.658 f  dados_aleatorios/CE_prev_reg/Q
                         net (fo=1, routed)           0.059     1.718    fsm/CE_prev
    SLICE_X2Y118         LUT2 (Prop_lut2_I1_O)        0.098     1.816 r  fsm/actualizar_dados_i_1/O
                         net (fo=1, routed)           0.000     1.816    dados_aleatorios/actualizar_dados0
    SLICE_X2Y118         FDCE                                         r  dados_aleatorios/actualizar_dados_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.862     2.027    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X2Y118         FDCE                                         r  dados_aleatorios/actualizar_dados_reg/C
                         clock pessimism             -0.516     1.510    
    SLICE_X2Y118         FDCE (Hold_fdce_C_D)         0.120     1.630    dados_aleatorios/actualizar_dados_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.655%)  route 0.075ns (23.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.594     1.513    dados_aleatorios/lfsr_generators[4].LFSR_inst/clk_IBUF_BUFG
    SLICE_X2Y114         FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDPE (Prop_fdpe_C_Q)         0.148     1.661 r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[5]/Q
                         net (fo=6, routed)           0.075     1.736    dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg[5]
    SLICE_X2Y114         LUT2 (Prop_lut2_I1_O)        0.098     1.834 r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.834    dados_aleatorios/lfsr_generators[4].LFSR_inst/p_0_out[6]
    SLICE_X2Y114         FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.866     2.031    dados_aleatorios/lfsr_generators[4].LFSR_inst/clk_IBUF_BUFG
    SLICE_X2Y114         FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[6]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X2Y114         FDPE (Hold_fdpe_C_D)         0.120     1.633    dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 puntuaciones1/instancia_caso_turnos/turno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instancia_caso_turnos/turno_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.447%)  route 0.156ns (45.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.563     1.482    puntuaciones1/instancia_caso_turnos/clk_IBUF_BUFG
    SLICE_X13Y117        FDRE                                         r  puntuaciones1/instancia_caso_turnos/turno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  puntuaciones1/instancia_caso_turnos/turno_reg[5]/Q
                         net (fo=5, routed)           0.156     1.779    puntuaciones1/instancia_caso_turnos/resultado[5]
    SLICE_X12Y116        LUT6 (Prop_lut6_I0_O)        0.045     1.824 r  puntuaciones1/instancia_caso_turnos/turno[6]_i_1/O
                         net (fo=1, routed)           0.000     1.824    puntuaciones1/instancia_caso_turnos/turno[6]
    SLICE_X12Y116        FDRE                                         r  puntuaciones1/instancia_caso_turnos/turno_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.833     1.998    puntuaciones1/instancia_caso_turnos/clk_IBUF_BUFG
    SLICE_X12Y116        FDRE                                         r  puntuaciones1/instancia_caso_turnos/turno_reg[6]/C
                         clock pessimism             -0.500     1.497    
    SLICE_X12Y116        FDRE (Hold_fdre_C_D)         0.120     1.617    puntuaciones1/instancia_caso_turnos/turno_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 puntuaciones2/instancia_caso_turnos/turno_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instancia_caso_turnos/turno_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.728%)  route 0.124ns (37.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.564     1.483    puntuaciones2/instancia_caso_turnos/clk_IBUF_BUFG
    SLICE_X14Y116        FDRE                                         r  puntuaciones2/instancia_caso_turnos/turno_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y116        FDRE (Prop_fdre_C_Q)         0.164     1.647 r  puntuaciones2/instancia_caso_turnos/turno_reg[6]/Q
                         net (fo=6, routed)           0.124     1.772    puntuaciones2/instancia_caso_turnos/resultado[6]
    SLICE_X13Y116        LUT3 (Prop_lut3_I0_O)        0.045     1.817 r  puntuaciones2/instancia_caso_turnos/turno[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.817    puntuaciones2/instancia_caso_turnos/turno[7]
    SLICE_X13Y116        FDRE                                         r  puntuaciones2/instancia_caso_turnos/turno_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.833     1.998    puntuaciones2/instancia_caso_turnos/clk_IBUF_BUFG
    SLICE_X13Y116        FDRE                                         r  puntuaciones2/instancia_caso_turnos/turno_reg[7]/C
                         clock pessimism             -0.500     1.497    
    SLICE_X13Y116        FDRE (Hold_fdre_C_D)         0.091     1.588    puntuaciones2/instancia_caso_turnos/turno_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.326%)  route 0.184ns (56.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.575     1.494    dados_aleatorios/lfsr_generators[1].LFSR_inst/clk_IBUF_BUFG
    SLICE_X9Y95          FDPE                                         r  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDPE (Prop_fdpe_C_Q)         0.141     1.635 r  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[3]/Q
                         net (fo=4, routed)           0.184     1.820    dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg_n_0_[3]
    SLICE_X10Y95         FDPE                                         r  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.846     2.011    dados_aleatorios/lfsr_generators[1].LFSR_inst/clk_IBUF_BUFG
    SLICE_X10Y95         FDPE                                         r  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[2]/C
                         clock pessimism             -0.479     1.531    
    SLICE_X10Y95         FDPE (Hold_fdpe_C_D)         0.060     1.591    dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 puntuaciones2/instancia_caso_turnos/turno_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instancia_caso_turnos/turno_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.564     1.483    puntuaciones2/instancia_caso_turnos/clk_IBUF_BUFG
    SLICE_X14Y116        FDRE                                         r  puntuaciones2/instancia_caso_turnos/turno_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y116        FDRE (Prop_fdre_C_Q)         0.164     1.647 r  puntuaciones2/instancia_caso_turnos/turno_reg[6]/Q
                         net (fo=6, routed)           0.149     1.797    puntuaciones2/instancia_caso_turnos/resultado[6]
    SLICE_X14Y116        LUT6 (Prop_lut6_I5_O)        0.045     1.842 r  puntuaciones2/instancia_caso_turnos/turno[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.842    puntuaciones2/instancia_caso_turnos/turno[6]
    SLICE_X14Y116        FDRE                                         r  puntuaciones2/instancia_caso_turnos/turno_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.833     1.998    puntuaciones2/instancia_caso_turnos/clk_IBUF_BUFG
    SLICE_X14Y116        FDRE                                         r  puntuaciones2/instancia_caso_turnos/turno_reg[6]/C
                         clock pessimism             -0.514     1.483    
    SLICE_X14Y116        FDRE (Hold_fdre_C_D)         0.121     1.604    puntuaciones2/instancia_caso_turnos/turno_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 fsm/indice_jugador_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/letras_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.934%)  route 0.165ns (44.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.593     1.512    fsm/clk_IBUF_BUFG
    SLICE_X2Y116         FDRE                                         r  fsm/indice_jugador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  fsm/indice_jugador_reg[0]/Q
                         net (fo=7, routed)           0.165     1.841    fsm/indice_jugador__0[0]
    SLICE_X2Y115         LUT6 (Prop_lut6_I3_O)        0.045     1.886 r  fsm/letras[1]_i_1/O
                         net (fo=1, routed)           0.000     1.886    fsm/letras[1]_i_1_n_0
    SLICE_X2Y115         FDRE                                         r  fsm/letras_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.865     2.030    fsm/clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  fsm/letras_reg[1]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X2Y115         FDRE (Hold_fdre_C_D)         0.120     1.647    fsm/letras_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 puntuaciones1/instancia_caso_turnos/turno_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instancia_caso_turnos/turno_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.212ns (54.717%)  route 0.175ns (45.283%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.564     1.483    puntuaciones1/instancia_caso_turnos/clk_IBUF_BUFG
    SLICE_X12Y116        FDRE                                         r  puntuaciones1/instancia_caso_turnos/turno_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y116        FDRE (Prop_fdre_C_Q)         0.164     1.647 r  puntuaciones1/instancia_caso_turnos/turno_reg[6]/Q
                         net (fo=6, routed)           0.175     1.823    puntuaciones1/instancia_caso_turnos/resultado[6]
    SLICE_X12Y117        LUT5 (Prop_lut5_I1_O)        0.048     1.871 r  puntuaciones1/instancia_caso_turnos/turno[9]_i_1/O
                         net (fo=1, routed)           0.000     1.871    puntuaciones1/instancia_caso_turnos/turno[9]
    SLICE_X12Y117        FDRE                                         r  puntuaciones1/instancia_caso_turnos/turno_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.832     1.997    puntuaciones1/instancia_caso_turnos/clk_IBUF_BUFG
    SLICE_X12Y117        FDRE                                         r  puntuaciones1/instancia_caso_turnos/turno_reg[9]/C
                         clock pessimism             -0.500     1.496    
    SLICE_X12Y117        FDRE (Hold_fdre_C_D)         0.131     1.627    puntuaciones1/instancia_caso_turnos/turno_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 enter/U1/SREG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enter/U1/SYNC_OUT_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.148ns (46.003%)  route 0.174ns (53.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.593     1.512    enter/U1/clk_IBUF_BUFG
    SLICE_X2Y116         FDRE                                         r  enter/U1/SREG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.148     1.660 r  enter/U1/SREG_reg[0]/Q
                         net (fo=1, routed)           0.174     1.834    enter/U1/SREG_reg_n_0_[0]
    SLICE_X2Y117         SRL16E                                       r  enter/U1/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.863     2.028    enter/U1/clk_IBUF_BUFG
    SLICE_X2Y117         SRL16E                                       r  enter/U1/SYNC_OUT_reg_srl2/CLK
                         clock pessimism             -0.502     1.525    
    SLICE_X2Y117         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     1.589    enter/U1/SYNC_OUT_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y118    dados_aleatorios/CE_prev_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y118    dados_aleatorios/actualizar_dados_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y93     dados_aleatorios/dados_i_reg[0][0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y95     dados_aleatorios/dados_i_reg[0][0]_replica/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y92     dados_aleatorios/dados_i_reg[0][0]_replica_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X10Y96    dados_aleatorios/dados_i_reg[0][0]_replica_2/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y93     dados_aleatorios/dados_i_reg[0][0]_replica_3/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y94     dados_aleatorios/dados_i_reg[0][0]_replica_4/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y97     dados_aleatorios/dados_i_reg[0][0]_replica_5/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y117    enter/U1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y117    enter/U1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X2Y118    dados_aleatorios/CE_prev_reg/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X2Y118    dados_aleatorios/CE_prev_reg/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X2Y118    dados_aleatorios/actualizar_dados_reg/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X2Y118    dados_aleatorios/actualizar_dados_reg/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X7Y93     dados_aleatorios/dados_i_reg[0][0]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X7Y93     dados_aleatorios/dados_i_reg[0][0]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X7Y95     dados_aleatorios/dados_i_reg[0][0]_replica/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X7Y95     dados_aleatorios/dados_i_reg[0][0]_replica/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y117    enter/U1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y117    enter/U1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X2Y118    dados_aleatorios/CE_prev_reg/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X2Y118    dados_aleatorios/CE_prev_reg/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X2Y118    dados_aleatorios/actualizar_dados_reg/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X2Y118    dados_aleatorios/actualizar_dados_reg/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X7Y93     dados_aleatorios/dados_i_reg[0][0]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X7Y93     dados_aleatorios/dados_i_reg[0][0]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X7Y95     dados_aleatorios/dados_i_reg[0][0]_replica/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X7Y95     dados_aleatorios/dados_i_reg[0][0]_replica/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/digictrl_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            digictrl[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.016ns  (logic 3.974ns (49.570%)  route 4.042ns (50.430%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDPE                         0.000     0.000 r  display/digictrl_reg[6]/C
    SLICE_X4Y108         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  display/digictrl_reg[6]/Q
                         net (fo=1, routed)           4.042     4.498    digictrl_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     8.016 r  digictrl_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.016    digictrl[6]
    K2                                                                r  digictrl[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/segmentos_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.917ns  (logic 4.033ns (50.940%)  route 3.884ns (49.060%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDCE                         0.000     0.000 r  display/segmentos_reg[6]/C
    SLICE_X7Y110         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  display/segmentos_reg[6]/Q
                         net (fo=1, routed)           3.884     4.340    segmentos_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.917 r  segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.917    segmentos[6]
    T10                                                               r  segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digictrl_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            digictrl[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.816ns  (logic 4.223ns (54.038%)  route 3.592ns (45.962%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDPE                         0.000     0.000 r  display/digictrl_reg[2]/C
    SLICE_X2Y108         FDPE (Prop_fdpe_C_Q)         0.478     0.478 r  display/digictrl_reg[2]/Q
                         net (fo=1, routed)           3.592     4.070    digictrl_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.745     7.816 r  digictrl_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.816    digictrl[2]
    T9                                                                r  digictrl[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digictrl_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            digictrl[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.691ns  (logic 4.009ns (52.132%)  route 3.682ns (47.868%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDPE                         0.000     0.000 r  display/digictrl_reg[7]/C
    SLICE_X0Y108         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  display/digictrl_reg[7]/Q
                         net (fo=1, routed)           3.682     4.138    digictrl_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553     7.691 r  digictrl_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.691    digictrl[7]
    U13                                                               r  digictrl[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/segmentos_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.178ns  (logic 4.011ns (55.884%)  route 3.167ns (44.116%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y113         FDCE                         0.000     0.000 r  display/segmentos_reg[5]/C
    SLICE_X5Y113         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  display/segmentos_reg[5]/Q
                         net (fo=1, routed)           3.167     3.623    segmentos_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555     7.178 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.178    segmentos[5]
    R10                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/segmentos_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.074ns  (logic 4.079ns (57.660%)  route 2.995ns (42.340%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDCE                         0.000     0.000 r  display/segmentos_reg[1]/C
    SLICE_X6Y110         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  display/segmentos_reg[1]/Q
                         net (fo=1, routed)           2.995     3.513    segmentos_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     7.074 r  segmentos_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.074    segmentos[1]
    T11                                                               r  segmentos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/segmentos_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.926ns  (logic 3.990ns (57.601%)  route 2.937ns (42.399%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDCE                         0.000     0.000 r  display/segmentos_reg[2]/C
    SLICE_X5Y112         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  display/segmentos_reg[2]/Q
                         net (fo=1, routed)           2.937     3.393    segmentos_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     6.926 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.926    segmentos[2]
    P15                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digictrl_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            digictrl[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.789ns  (logic 4.008ns (59.027%)  route 2.782ns (40.973%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDPE                         0.000     0.000 r  display/digictrl_reg[5]/C
    SLICE_X0Y108         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  display/digictrl_reg[5]/Q
                         net (fo=1, routed)           2.782     3.238    digictrl_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.552     6.789 r  digictrl_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.789    digictrl[5]
    T14                                                               r  digictrl[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digictrl_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            digictrl[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.664ns  (logic 4.006ns (60.115%)  route 2.658ns (39.885%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDPE                         0.000     0.000 r  display/digictrl_reg[4]/C
    SLICE_X0Y108         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  display/digictrl_reg[4]/Q
                         net (fo=1, routed)           2.658     3.114    digictrl_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.550     6.664 r  digictrl_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.664    digictrl[4]
    P14                                                               r  digictrl[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/segmentos_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.292ns  (logic 3.993ns (63.465%)  route 2.299ns (36.535%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE                         0.000     0.000 r  display/segmentos_reg[0]/C
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  display/segmentos_reg[0]/Q
                         net (fo=1, routed)           2.299     2.755    segmentos_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537     6.292 r  segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.292    segmentos[0]
    L18                                                               r  segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/digisel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.019%)  route 0.115ns (44.981%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE                         0.000     0.000 r  display/digisel_reg[0]/C
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[0]/Q
                         net (fo=2, routed)           0.115     0.256    display/ROTATE_LEFT[1]
    SLICE_X3Y108         FDRE                                         r  display/digisel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.640%)  route 0.135ns (51.360%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE                         0.000     0.000 r  display/digisel_reg[4]/C
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  display/digisel_reg[4]/Q
                         net (fo=2, routed)           0.135     0.263    display/ROTATE_LEFT[5]
    SLICE_X3Y108         FDRE                                         r  display/digisel_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.591%)  route 0.135ns (51.409%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE                         0.000     0.000 r  display/digisel_reg[5]/C
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  display/digisel_reg[5]/Q
                         net (fo=2, routed)           0.135     0.263    display/ROTATE_LEFT[6]
    SLICE_X3Y108         FDRE                                         r  display/digisel_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.235%)  route 0.124ns (46.765%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE                         0.000     0.000 r  display/digisel_reg[2]/C
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[2]/Q
                         net (fo=2, routed)           0.124     0.265    display/ROTATE_LEFT[3]
    SLICE_X3Y108         FDRE                                         r  display/digisel_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digictrl_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE                         0.000     0.000 r  display/digisel_reg[0]/C
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display/digisel_reg[0]/Q
                         net (fo=2, routed)           0.103     0.244    display/ROTATE_LEFT[1]
    SLICE_X2Y108         LUT2 (Prop_lut2_I0_O)        0.045     0.289 r  display/digictrl[0]_i_1/O
                         net (fo=1, routed)           0.000     0.289    display/digictrl[0]_i_1_n_0
    SLICE_X2Y108         FDPE                                         r  display/digictrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.141ns (47.272%)  route 0.157ns (52.728%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE                         0.000     0.000 r  display/digisel_reg[3]/C
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[3]/Q
                         net (fo=2, routed)           0.157     0.298    display/ROTATE_LEFT[4]
    SLICE_X3Y108         FDRE                                         r  display/digisel_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.128ns (40.973%)  route 0.184ns (59.027%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE                         0.000     0.000 r  display/digisel_reg[7]/C
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  display/digisel_reg[7]/Q
                         net (fo=2, routed)           0.184     0.312    display/ROTATE_LEFT[0]
    SLICE_X3Y108         FDRE                                         r  display/digisel_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.128ns (38.306%)  route 0.206ns (61.694%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE                         0.000     0.000 r  display/digisel_reg[6]/C
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  display/digisel_reg[6]/Q
                         net (fo=2, routed)           0.206     0.334    display/ROTATE_LEFT[7]
    SLICE_X3Y108         FDRE                                         r  display/digisel_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digictrl_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.186ns (54.980%)  route 0.152ns (45.020%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE                         0.000     0.000 r  display/digisel_reg[1]/C
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display/digisel_reg[1]/Q
                         net (fo=2, routed)           0.152     0.293    display/ROTATE_LEFT[2]
    SLICE_X2Y108         LUT2 (Prop_lut2_I0_O)        0.045     0.338 r  display/digictrl[1]_i_1/O
                         net (fo=1, routed)           0.000     0.338    display/digictrl[1]_i_1_n_0
    SLICE_X2Y108         FDPE                                         r  display/digictrl_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/contador_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/contador_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.209ns (54.778%)  route 0.173ns (45.222%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE                         0.000     0.000 r  display/contador_reg[0]/C
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  display/contador_reg[0]/Q
                         net (fo=24, routed)          0.173     0.337    display/Q[0]
    SLICE_X6Y112         LUT1 (Prop_lut1_I0_O)        0.045     0.382 r  display/contador[0]_i_1/O
                         net (fo=1, routed)           0.000     0.382    display/p_1_in[0]
    SLICE_X6Y112         FDRE                                         r  display/contador_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.452ns  (logic 3.160ns (21.866%)  route 11.292ns (78.134%))
  Logic Levels:           11  (CARRY4=3 LUT4=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.702     5.304    fsm/clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518     5.822 r  fsm/letras_reg[1]/Q
                         net (fo=80, routed)          3.093     8.916    puntuaciones1/instancia_demux/centenas0_carry__0_i_4[1]
    SLICE_X12Y114        LUT6 (Prop_lut6_I2_O)        0.124     9.040 r  puntuaciones1/instancia_demux/centenas0_carry__0_i_20/O
                         net (fo=1, routed)           0.897     9.937    puntuaciones1/instancia_demux/centenas0_carry__0_i_20_n_0
    SLICE_X12Y114        LUT6 (Prop_lut6_I0_O)        0.124    10.061 r  puntuaciones1/instancia_demux/centenas0_carry__0_i_16/O
                         net (fo=1, routed)           0.962    11.023    mux_fin/decenas1__13_carry__0_1
    SLICE_X11Y115        LUT6 (Prop_lut6_I2_O)        0.124    11.147 r  mux_fin/centenas0_carry__0_i_4/O
                         net (fo=24, routed)          1.349    12.495    display/UTB1/puntos[3]
    SLICE_X6Y118         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.045 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.045    display/UTB1/centenas0_carry__0_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.368 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.166    14.534    fsm/O[1]
    SLICE_X5Y122         LUT4 (Prop_lut4_I0_O)        0.306    14.840 r  fsm/centenas0__14_carry__0_i_3/O
                         net (fo=1, routed)           0.587    15.427    display/UTB1/segmentos[3]_i_11_0[1]
    SLICE_X4Y122         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.934 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.167    17.101    fsm/segmentos[3]_i_4_0[0]
    SLICE_X5Y120         LUT6 (Prop_lut6_I3_O)        0.124    17.225 r  fsm/segmentos[0]_i_11/O
                         net (fo=1, routed)           1.404    18.629    fsm/segmentos[0]_i_11_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I4_O)        0.124    18.753 r  fsm/segmentos[0]_i_4/O
                         net (fo=1, routed)           0.667    19.420    fsm/segmentos[0]_i_4_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I0_O)        0.124    19.544 r  fsm/segmentos[0]_i_2/O
                         net (fo=1, routed)           0.000    19.544    fsm/segmentos[0]_i_2_n_0
    SLICE_X5Y110         MUXF7 (Prop_muxf7_I0_O)      0.212    19.756 r  fsm/segmentos_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    19.756    display/segmentos_vector[7]__0[0]
    SLICE_X5Y110         FDCE                                         r  display/segmentos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.069ns  (logic 3.186ns (22.646%)  route 10.883ns (77.354%))
  Logic Levels:           11  (CARRY4=3 LUT4=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.702     5.304    fsm/clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518     5.822 r  fsm/letras_reg[1]/Q
                         net (fo=80, routed)          3.093     8.916    puntuaciones1/instancia_demux/centenas0_carry__0_i_4[1]
    SLICE_X12Y114        LUT6 (Prop_lut6_I2_O)        0.124     9.040 r  puntuaciones1/instancia_demux/centenas0_carry__0_i_20/O
                         net (fo=1, routed)           0.897     9.937    puntuaciones1/instancia_demux/centenas0_carry__0_i_20_n_0
    SLICE_X12Y114        LUT6 (Prop_lut6_I0_O)        0.124    10.061 r  puntuaciones1/instancia_demux/centenas0_carry__0_i_16/O
                         net (fo=1, routed)           0.962    11.023    mux_fin/decenas1__13_carry__0_1
    SLICE_X11Y115        LUT6 (Prop_lut6_I2_O)        0.124    11.147 r  mux_fin/centenas0_carry__0_i_4/O
                         net (fo=24, routed)          1.349    12.495    display/UTB1/puntos[3]
    SLICE_X6Y118         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.045 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.045    display/UTB1/centenas0_carry__0_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.368 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.166    14.534    fsm/O[1]
    SLICE_X5Y122         LUT4 (Prop_lut4_I0_O)        0.306    14.840 r  fsm/centenas0__14_carry__0_i_3/O
                         net (fo=1, routed)           0.587    15.427    display/UTB1/segmentos[3]_i_11_0[1]
    SLICE_X4Y122         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.934 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.665    16.599    fsm/segmentos[3]_i_4_0[0]
    SLICE_X5Y120         LUT6 (Prop_lut6_I5_O)        0.124    16.723 r  fsm/segmentos[6]_i_12/O
                         net (fo=1, routed)           0.841    17.564    fsm/segmentos[6]_i_12_n_0
    SLICE_X5Y113         LUT6 (Prop_lut6_I4_O)        0.124    17.688 r  fsm/segmentos[6]_i_4/O
                         net (fo=1, routed)           1.323    19.011    fsm/segmentos[6]_i_4_n_0
    SLICE_X7Y110         LUT6 (Prop_lut6_I0_O)        0.124    19.135 r  fsm/segmentos[6]_i_2/O
                         net (fo=1, routed)           0.000    19.135    fsm/segmentos[6]_i_2_n_0
    SLICE_X7Y110         MUXF7 (Prop_muxf7_I0_O)      0.238    19.373 r  fsm/segmentos_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    19.373    display/segmentos_vector[7]__0[6]
    SLICE_X7Y110         FDCE                                         r  display/segmentos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.536ns  (logic 3.157ns (23.323%)  route 10.379ns (76.677%))
  Logic Levels:           11  (CARRY4=3 LUT4=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.702     5.304    fsm/clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518     5.822 r  fsm/letras_reg[1]/Q
                         net (fo=80, routed)          3.093     8.916    puntuaciones1/instancia_demux/centenas0_carry__0_i_4[1]
    SLICE_X12Y114        LUT6 (Prop_lut6_I2_O)        0.124     9.040 r  puntuaciones1/instancia_demux/centenas0_carry__0_i_20/O
                         net (fo=1, routed)           0.897     9.937    puntuaciones1/instancia_demux/centenas0_carry__0_i_20_n_0
    SLICE_X12Y114        LUT6 (Prop_lut6_I0_O)        0.124    10.061 r  puntuaciones1/instancia_demux/centenas0_carry__0_i_16/O
                         net (fo=1, routed)           0.962    11.023    mux_fin/decenas1__13_carry__0_1
    SLICE_X11Y115        LUT6 (Prop_lut6_I2_O)        0.124    11.147 r  mux_fin/centenas0_carry__0_i_4/O
                         net (fo=24, routed)          1.349    12.495    display/UTB1/puntos[3]
    SLICE_X6Y118         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.045 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.045    display/UTB1/centenas0_carry__0_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.368 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.166    14.534    fsm/O[1]
    SLICE_X5Y122         LUT4 (Prop_lut4_I0_O)        0.306    14.840 r  fsm/centenas0__14_carry__0_i_3/O
                         net (fo=1, routed)           0.587    15.427    display/UTB1/segmentos[3]_i_11_0[1]
    SLICE_X4Y122         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.934 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.942    16.876    fsm/segmentos[3]_i_4_0[0]
    SLICE_X5Y120         LUT6 (Prop_lut6_I5_O)        0.124    17.000 r  fsm/segmentos[1]_i_11/O
                         net (fo=1, routed)           0.678    17.678    fsm/segmentos[1]_i_11_n_0
    SLICE_X5Y112         LUT6 (Prop_lut6_I4_O)        0.124    17.802 r  fsm/segmentos[1]_i_4/O
                         net (fo=1, routed)           0.705    18.507    fsm/segmentos[1]_i_4_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I0_O)        0.124    18.631 r  fsm/segmentos[1]_i_2/O
                         net (fo=1, routed)           0.000    18.631    fsm/segmentos[1]_i_2_n_0
    SLICE_X6Y110         MUXF7 (Prop_muxf7_I0_O)      0.209    18.840 r  fsm/segmentos_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    18.840    display/segmentos_vector[7]__0[1]
    SLICE_X6Y110         FDCE                                         r  display/segmentos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.380ns  (logic 3.160ns (23.617%)  route 10.220ns (76.383%))
  Logic Levels:           11  (CARRY4=3 LUT4=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.702     5.304    fsm/clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518     5.822 r  fsm/letras_reg[1]/Q
                         net (fo=80, routed)          3.093     8.916    puntuaciones1/instancia_demux/centenas0_carry__0_i_4[1]
    SLICE_X12Y114        LUT6 (Prop_lut6_I2_O)        0.124     9.040 r  puntuaciones1/instancia_demux/centenas0_carry__0_i_20/O
                         net (fo=1, routed)           0.897     9.937    puntuaciones1/instancia_demux/centenas0_carry__0_i_20_n_0
    SLICE_X12Y114        LUT6 (Prop_lut6_I0_O)        0.124    10.061 r  puntuaciones1/instancia_demux/centenas0_carry__0_i_16/O
                         net (fo=1, routed)           0.962    11.023    mux_fin/decenas1__13_carry__0_1
    SLICE_X11Y115        LUT6 (Prop_lut6_I2_O)        0.124    11.147 r  mux_fin/centenas0_carry__0_i_4/O
                         net (fo=24, routed)          1.349    12.495    display/UTB1/puntos[3]
    SLICE_X6Y118         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.045 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.045    display/UTB1/centenas0_carry__0_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.368 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.166    14.534    fsm/O[1]
    SLICE_X5Y122         LUT4 (Prop_lut4_I0_O)        0.306    14.840 r  fsm/centenas0__14_carry__0_i_3/O
                         net (fo=1, routed)           0.587    15.427    display/UTB1/segmentos[3]_i_11_0[1]
    SLICE_X4Y122         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.934 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.672    16.606    fsm/segmentos[3]_i_4_0[0]
    SLICE_X4Y120         LUT6 (Prop_lut6_I5_O)        0.124    16.730 r  fsm/segmentos[2]_i_11/O
                         net (fo=1, routed)           1.154    17.884    fsm/segmentos[2]_i_11_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I4_O)        0.124    18.008 r  fsm/segmentos[2]_i_4/O
                         net (fo=1, routed)           0.340    18.348    fsm/segmentos[2]_i_4_n_0
    SLICE_X5Y112         LUT6 (Prop_lut6_I0_O)        0.124    18.472 r  fsm/segmentos[2]_i_2/O
                         net (fo=1, routed)           0.000    18.472    fsm/segmentos[2]_i_2_n_0
    SLICE_X5Y112         MUXF7 (Prop_muxf7_I0_O)      0.212    18.684 r  fsm/segmentos_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    18.684    display/segmentos_vector[7]__0[2]
    SLICE_X5Y112         FDCE                                         r  display/segmentos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.328ns  (logic 3.160ns (23.709%)  route 10.168ns (76.291%))
  Logic Levels:           11  (CARRY4=3 LUT4=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.702     5.304    fsm/clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518     5.822 r  fsm/letras_reg[1]/Q
                         net (fo=80, routed)          3.093     8.916    puntuaciones1/instancia_demux/centenas0_carry__0_i_4[1]
    SLICE_X12Y114        LUT6 (Prop_lut6_I2_O)        0.124     9.040 r  puntuaciones1/instancia_demux/centenas0_carry__0_i_20/O
                         net (fo=1, routed)           0.897     9.937    puntuaciones1/instancia_demux/centenas0_carry__0_i_20_n_0
    SLICE_X12Y114        LUT6 (Prop_lut6_I0_O)        0.124    10.061 r  puntuaciones1/instancia_demux/centenas0_carry__0_i_16/O
                         net (fo=1, routed)           0.962    11.023    mux_fin/decenas1__13_carry__0_1
    SLICE_X11Y115        LUT6 (Prop_lut6_I2_O)        0.124    11.147 r  mux_fin/centenas0_carry__0_i_4/O
                         net (fo=24, routed)          1.349    12.495    display/UTB1/puntos[3]
    SLICE_X6Y118         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.045 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.045    display/UTB1/centenas0_carry__0_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.368 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.166    14.534    fsm/O[1]
    SLICE_X5Y122         LUT4 (Prop_lut4_I0_O)        0.306    14.840 r  fsm/centenas0__14_carry__0_i_3/O
                         net (fo=1, routed)           0.587    15.427    display/UTB1/segmentos[3]_i_11_0[1]
    SLICE_X4Y122         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.934 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.669    16.603    fsm/segmentos[3]_i_4_0[0]
    SLICE_X4Y120         LUT6 (Prop_lut6_I5_O)        0.124    16.727 r  fsm/segmentos[4]_i_11/O
                         net (fo=1, routed)           1.145    17.872    fsm/segmentos[4]_i_11_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I4_O)        0.124    17.996 r  fsm/segmentos[4]_i_4/O
                         net (fo=1, routed)           0.300    18.296    fsm/segmentos[4]_i_4_n_0
    SLICE_X3Y111         LUT6 (Prop_lut6_I0_O)        0.124    18.420 r  fsm/segmentos[4]_i_2/O
                         net (fo=1, routed)           0.000    18.420    fsm/segmentos[4]_i_2_n_0
    SLICE_X3Y111         MUXF7 (Prop_muxf7_I0_O)      0.212    18.632 r  fsm/segmentos_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    18.632    display/segmentos_vector[7]__0[4]
    SLICE_X3Y111         FDCE                                         r  display/segmentos_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.057ns  (logic 3.160ns (24.202%)  route 9.897ns (75.798%))
  Logic Levels:           11  (CARRY4=3 LUT4=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.702     5.304    fsm/clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518     5.822 r  fsm/letras_reg[1]/Q
                         net (fo=80, routed)          3.093     8.916    puntuaciones1/instancia_demux/centenas0_carry__0_i_4[1]
    SLICE_X12Y114        LUT6 (Prop_lut6_I2_O)        0.124     9.040 r  puntuaciones1/instancia_demux/centenas0_carry__0_i_20/O
                         net (fo=1, routed)           0.897     9.937    puntuaciones1/instancia_demux/centenas0_carry__0_i_20_n_0
    SLICE_X12Y114        LUT6 (Prop_lut6_I0_O)        0.124    10.061 r  puntuaciones1/instancia_demux/centenas0_carry__0_i_16/O
                         net (fo=1, routed)           0.962    11.023    mux_fin/decenas1__13_carry__0_1
    SLICE_X11Y115        LUT6 (Prop_lut6_I2_O)        0.124    11.147 r  mux_fin/centenas0_carry__0_i_4/O
                         net (fo=24, routed)          1.349    12.495    display/UTB1/puntos[3]
    SLICE_X6Y118         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.045 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.045    display/UTB1/centenas0_carry__0_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.368 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.166    14.534    fsm/O[1]
    SLICE_X5Y122         LUT4 (Prop_lut4_I0_O)        0.306    14.840 r  fsm/centenas0__14_carry__0_i_3/O
                         net (fo=1, routed)           0.587    15.427    display/UTB1/segmentos[3]_i_11_0[1]
    SLICE_X4Y122         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.934 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.669    16.603    fsm/segmentos[3]_i_4_0[0]
    SLICE_X4Y120         LUT6 (Prop_lut6_I5_O)        0.124    16.727 r  fsm/segmentos[3]_i_11/O
                         net (fo=1, routed)           0.507    17.234    fsm/segmentos[3]_i_11_n_0
    SLICE_X4Y113         LUT6 (Prop_lut6_I4_O)        0.124    17.358 r  fsm/segmentos[3]_i_4/O
                         net (fo=1, routed)           0.667    18.025    fsm/segmentos[3]_i_4_n_0
    SLICE_X4Y113         LUT6 (Prop_lut6_I0_O)        0.124    18.149 r  fsm/segmentos[3]_i_2/O
                         net (fo=1, routed)           0.000    18.149    fsm/segmentos[3]_i_2_n_0
    SLICE_X4Y113         MUXF7 (Prop_muxf7_I0_O)      0.212    18.361 r  fsm/segmentos_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    18.361    display/segmentos_vector[7]__0[3]
    SLICE_X4Y113         FDCE                                         r  display/segmentos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.027ns  (logic 3.160ns (24.257%)  route 9.867ns (75.743%))
  Logic Levels:           11  (CARRY4=3 LUT4=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.702     5.304    fsm/clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518     5.822 r  fsm/letras_reg[1]/Q
                         net (fo=80, routed)          3.093     8.916    puntuaciones1/instancia_demux/centenas0_carry__0_i_4[1]
    SLICE_X12Y114        LUT6 (Prop_lut6_I2_O)        0.124     9.040 r  puntuaciones1/instancia_demux/centenas0_carry__0_i_20/O
                         net (fo=1, routed)           0.897     9.937    puntuaciones1/instancia_demux/centenas0_carry__0_i_20_n_0
    SLICE_X12Y114        LUT6 (Prop_lut6_I0_O)        0.124    10.061 r  puntuaciones1/instancia_demux/centenas0_carry__0_i_16/O
                         net (fo=1, routed)           0.962    11.023    mux_fin/decenas1__13_carry__0_1
    SLICE_X11Y115        LUT6 (Prop_lut6_I2_O)        0.124    11.147 r  mux_fin/centenas0_carry__0_i_4/O
                         net (fo=24, routed)          1.349    12.495    display/UTB1/puntos[3]
    SLICE_X6Y118         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.045 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.045    display/UTB1/centenas0_carry__0_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.368 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.166    14.534    fsm/O[1]
    SLICE_X5Y122         LUT4 (Prop_lut4_I0_O)        0.306    14.840 r  fsm/centenas0__14_carry__0_i_3/O
                         net (fo=1, routed)           0.587    15.427    display/UTB1/segmentos[3]_i_11_0[1]
    SLICE_X4Y122         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.934 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.660    16.594    fsm/segmentos[3]_i_4_0[0]
    SLICE_X5Y120         LUT6 (Prop_lut6_I4_O)        0.124    16.718 r  fsm/segmentos[5]_i_11/O
                         net (fo=1, routed)           1.002    17.720    fsm/segmentos[5]_i_11_n_0
    SLICE_X5Y113         LUT6 (Prop_lut6_I4_O)        0.124    17.844 r  fsm/segmentos[5]_i_4/O
                         net (fo=1, routed)           0.151    17.995    fsm/segmentos[5]_i_4_n_0
    SLICE_X5Y113         LUT6 (Prop_lut6_I0_O)        0.124    18.119 r  fsm/segmentos[5]_i_2/O
                         net (fo=1, routed)           0.000    18.119    fsm/segmentos[5]_i_2_n_0
    SLICE_X5Y113         MUXF7 (Prop_muxf7_I0_O)      0.212    18.331 r  fsm/segmentos_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    18.331    display/segmentos_vector[7]__0[5]
    SLICE_X5Y113         FDCE                                         r  display/segmentos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/FSM_sequential_etapa_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.957ns  (logic 4.383ns (44.024%)  route 5.573ns (55.976%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.699     5.301    fsm/clk_IBUF_BUFG
    SLICE_X4Y117         FDCE                                         r  fsm/FSM_sequential_etapa_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDCE (Prop_fdce_C_Q)         0.456     5.757 r  fsm/FSM_sequential_etapa_reg[3]/Q
                         net (fo=41, routed)          2.066     7.824    fsm/Q[2]
    SLICE_X0Y107         LUT4 (Prop_lut4_I0_O)        0.154     7.978 r  fsm/leds_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.507    11.485    leds_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.773    15.258 r  leds_OBUF[14]_inst/O
                         net (fo=0)                   0.000    15.258    leds[14]
    V12                                                               r  leds[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/FSM_sequential_etapa_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.848ns  (logic 4.134ns (41.979%)  route 5.714ns (58.021%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.699     5.301    fsm/clk_IBUF_BUFG
    SLICE_X4Y117         FDCE                                         r  fsm/FSM_sequential_etapa_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDCE (Prop_fdce_C_Q)         0.456     5.757 r  fsm/FSM_sequential_etapa_reg[3]/Q
                         net (fo=41, routed)          2.066     7.824    fsm/Q[2]
    SLICE_X0Y107         LUT4 (Prop_lut4_I0_O)        0.124     7.948 r  fsm/leds_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           3.648    11.595    leds_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554    15.149 r  leds_OBUF[13]_inst/O
                         net (fo=0)                   0.000    15.149    leds[13]
    V14                                                               r  leds[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/FSM_sequential_etapa_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.495ns  (logic 4.379ns (46.118%)  route 5.116ns (53.882%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.699     5.301    fsm/clk_IBUF_BUFG
    SLICE_X4Y117         FDCE                                         r  fsm/FSM_sequential_etapa_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDCE (Prop_fdce_C_Q)         0.456     5.757 r  fsm/FSM_sequential_etapa_reg[2]/Q
                         net (fo=38, routed)          1.377     7.134    fsm/etapa[2]
    SLICE_X1Y114         LUT3 (Prop_lut3_I1_O)        0.152     7.286 r  fsm/leds_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           3.740    11.025    leds_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.771    14.796 r  leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.796    leds[15]
    V11                                                               r  leds[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm/intermitente_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.141ns (35.262%)  route 0.259ns (64.738%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.594     1.513    fsm/clk_IBUF_BUFG
    SLICE_X0Y115         FDRE                                         r  fsm/intermitente_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141     1.654 f  fsm/intermitente_reg/Q
                         net (fo=17, routed)          0.259     1.913    display/intermitente
    SLICE_X5Y113         FDCE                                         f  display/segmentos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/intermitente_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.141ns (34.883%)  route 0.263ns (65.117%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.594     1.513    fsm/clk_IBUF_BUFG
    SLICE_X0Y115         FDRE                                         r  fsm/intermitente_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141     1.654 f  fsm/intermitente_reg/Q
                         net (fo=17, routed)          0.263     1.918    display/intermitente
    SLICE_X4Y113         FDCE                                         f  display/segmentos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/intermitente_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.465ns  (logic 0.141ns (30.294%)  route 0.324ns (69.706%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.594     1.513    fsm/clk_IBUF_BUFG
    SLICE_X0Y115         FDRE                                         r  fsm/intermitente_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141     1.654 f  fsm/intermitente_reg/Q
                         net (fo=17, routed)          0.324     1.979    display/intermitente
    SLICE_X5Y112         FDCE                                         f  display/segmentos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/intermitente_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.494ns  (logic 0.141ns (28.547%)  route 0.353ns (71.453%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.594     1.513    fsm/clk_IBUF_BUFG
    SLICE_X0Y115         FDRE                                         r  fsm/intermitente_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141     1.654 f  fsm/intermitente_reg/Q
                         net (fo=17, routed)          0.353     2.007    display/intermitente
    SLICE_X3Y111         FDCE                                         f  display/segmentos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/habilitador_num_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.510ns  (logic 0.248ns (48.605%)  route 0.262ns (51.395%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.593     1.512    fsm/clk_IBUF_BUFG
    SLICE_X3Y116         FDRE                                         r  fsm/habilitador_num_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.141     1.653 f  fsm/habilitador_num_reg/Q
                         net (fo=21, routed)          0.262     1.916    fsm/habilitador_num
    SLICE_X5Y113         LUT6 (Prop_lut6_I3_O)        0.045     1.961 r  fsm/segmentos[5]_i_2/O
                         net (fo=1, routed)           0.000     1.961    fsm/segmentos[5]_i_2_n_0
    SLICE_X5Y113         MUXF7 (Prop_muxf7_I0_O)      0.062     2.023 r  fsm/segmentos_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.023    display/segmentos_vector[7]__0[5]
    SLICE_X5Y113         FDCE                                         r  display/segmentos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/intermitente_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.547ns  (logic 0.141ns (25.798%)  route 0.406ns (74.202%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.594     1.513    fsm/clk_IBUF_BUFG
    SLICE_X0Y115         FDRE                                         r  fsm/intermitente_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141     1.654 f  fsm/intermitente_reg/Q
                         net (fo=17, routed)          0.406     2.060    display/intermitente
    SLICE_X5Y110         FDCE                                         f  display/segmentos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/habilitador_num_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.585ns  (logic 0.248ns (42.376%)  route 0.337ns (57.624%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.593     1.512    fsm/clk_IBUF_BUFG
    SLICE_X3Y116         FDRE                                         r  fsm/habilitador_num_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.141     1.653 f  fsm/habilitador_num_reg/Q
                         net (fo=21, routed)          0.337     1.991    fsm/habilitador_num
    SLICE_X4Y113         LUT6 (Prop_lut6_I5_O)        0.045     2.036 r  fsm/segmentos[3]_i_2/O
                         net (fo=1, routed)           0.000     2.036    fsm/segmentos[3]_i_2_n_0
    SLICE_X4Y113         MUXF7 (Prop_muxf7_I0_O)      0.062     2.098 r  fsm/segmentos_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.098    display/segmentos_vector[7]__0[3]
    SLICE_X4Y113         FDCE                                         r  display/segmentos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/intermitente_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/digictrl_reg[3]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.584ns  (logic 0.141ns (24.133%)  route 0.443ns (75.867%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.594     1.513    fsm/clk_IBUF_BUFG
    SLICE_X0Y115         FDRE                                         r  fsm/intermitente_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141     1.654 f  fsm/intermitente_reg/Q
                         net (fo=17, routed)          0.443     2.098    display/intermitente
    SLICE_X3Y109         FDPE                                         f  display/digictrl_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/intermitente_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/digictrl_reg[4]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.600ns  (logic 0.141ns (23.515%)  route 0.459ns (76.485%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.594     1.513    fsm/clk_IBUF_BUFG
    SLICE_X0Y115         FDRE                                         r  fsm/intermitente_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141     1.654 f  fsm/intermitente_reg/Q
                         net (fo=17, routed)          0.459     2.113    display/intermitente
    SLICE_X0Y108         FDPE                                         f  display/digictrl_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/intermitente_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/digictrl_reg[5]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.600ns  (logic 0.141ns (23.515%)  route 0.459ns (76.485%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.594     1.513    fsm/clk_IBUF_BUFG
    SLICE_X0Y115         FDRE                                         r  fsm/intermitente_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141     1.654 f  fsm/intermitente_reg/Q
                         net (fo=17, routed)          0.459     2.113    display/intermitente
    SLICE_X0Y108         FDPE                                         f  display/digictrl_reg[5]/PRE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           183 Endpoints
Min Delay           183 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            puntuaciones1/instance4/resultado_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.231ns  (logic 1.631ns (19.815%)  route 6.600ns (80.185%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=104, routed)         4.060     5.567    puntuaciones1/instance6/reset_IBUF
    SLICE_X13Y117        LUT1 (Prop_lut1_I0_O)        0.124     5.691 r  puntuaciones1/instance6/FSM_sequential_etapa[3]_i_2/O
                         net (fo=63, routed)          2.540     8.231    puntuaciones1/instance4/resultado_i_reg[2]_0
    SLICE_X12Y107        FDRE                                         r  puntuaciones1/instance4/resultado_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.507     4.929    puntuaciones1/instance4/clk_IBUF_BUFG
    SLICE_X12Y107        FDRE                                         r  puntuaciones1/instance4/resultado_i_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            puntuaciones1/instance4/resultado_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.231ns  (logic 1.631ns (19.815%)  route 6.600ns (80.185%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=104, routed)         4.060     5.567    puntuaciones1/instance6/reset_IBUF
    SLICE_X13Y117        LUT1 (Prop_lut1_I0_O)        0.124     5.691 r  puntuaciones1/instance6/FSM_sequential_etapa[3]_i_2/O
                         net (fo=63, routed)          2.540     8.231    puntuaciones1/instance4/resultado_i_reg[2]_0
    SLICE_X12Y107        FDRE                                         r  puntuaciones1/instance4/resultado_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.507     4.929    puntuaciones1/instance4/clk_IBUF_BUFG
    SLICE_X12Y107        FDRE                                         r  puntuaciones1/instance4/resultado_i_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            puntuaciones1/instance4/resultado_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.231ns  (logic 1.631ns (19.815%)  route 6.600ns (80.185%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=104, routed)         4.060     5.567    puntuaciones1/instance6/reset_IBUF
    SLICE_X13Y117        LUT1 (Prop_lut1_I0_O)        0.124     5.691 r  puntuaciones1/instance6/FSM_sequential_etapa[3]_i_2/O
                         net (fo=63, routed)          2.540     8.231    puntuaciones1/instance4/resultado_i_reg[2]_0
    SLICE_X12Y107        FDRE                                         r  puntuaciones1/instance4/resultado_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.507     4.929    puntuaciones1/instance4/clk_IBUF_BUFG
    SLICE_X12Y107        FDRE                                         r  puntuaciones1/instance4/resultado_i_reg[4]/C

Slack:                    inf
  Source:                 sw_enclave[1]
                            (input port)
  Destination:            fsm/FSM_sequential_etapa_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.215ns  (logic 2.069ns (25.181%)  route 6.146ns (74.819%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  sw_enclave[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[1]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  sw_enclave_IBUF[1]_inst/O
                         net (fo=2, routed)           4.045     5.512    fsm/sw_enclave_IBUF[1]
    SLICE_X0Y99          LUT5 (Prop_lut5_I3_O)        0.152     5.664 f  fsm/FSM_sequential_etapa[0]_i_3/O
                         net (fo=3, routed)           1.436     7.100    fsm/flag_sw
    SLICE_X3Y117         LUT6 (Prop_lut6_I0_O)        0.326     7.426 r  fsm/FSM_sequential_etapa[1]_i_2/O
                         net (fo=1, routed)           0.665     8.091    fsm/FSM_sequential_etapa[1]_i_2_n_0
    SLICE_X3Y117         LUT6 (Prop_lut6_I1_O)        0.124     8.215 r  fsm/FSM_sequential_etapa[1]_i_1/O
                         net (fo=1, routed)           0.000     8.215    fsm/FSM_sequential_etapa[1]_i_1_n_0
    SLICE_X3Y117         FDCE                                         r  fsm/FSM_sequential_etapa_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.581     5.003    fsm/clk_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  fsm/FSM_sequential_etapa_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/FSM_sequential_etapa_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.123ns  (logic 1.631ns (20.080%)  route 6.492ns (79.920%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=104, routed)         4.060     5.567    puntuaciones1/instance6/reset_IBUF
    SLICE_X13Y117        LUT1 (Prop_lut1_I0_O)        0.124     5.691 f  puntuaciones1/instance6/FSM_sequential_etapa[3]_i_2/O
                         net (fo=63, routed)          2.432     8.123    fsm/FSM_sequential_etapa_reg[0]_0[0]
    SLICE_X3Y117         FDCE                                         f  fsm/FSM_sequential_etapa_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.581     5.003    fsm/clk_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  fsm/FSM_sequential_etapa_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            puntuaciones1/instance_caso_fullh/resultado_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.049ns  (logic 1.631ns (20.265%)  route 6.418ns (79.735%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=104, routed)         4.060     5.567    puntuaciones1/instance6/reset_IBUF
    SLICE_X13Y117        LUT1 (Prop_lut1_I0_O)        0.124     5.691 r  puntuaciones1/instance6/FSM_sequential_etapa[3]_i_2/O
                         net (fo=63, routed)          2.358     8.049    puntuaciones1/instance_caso_fullh/resultado_reg[4]_1
    SLICE_X12Y108        FDRE                                         r  puntuaciones1/instance_caso_fullh/resultado_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.507     4.929    puntuaciones1/instance_caso_fullh/clk_IBUF_BUFG
    SLICE_X12Y108        FDRE                                         r  puntuaciones1/instance_caso_fullh/resultado_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            puntuaciones1/instance_case_c/resultado_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.042ns  (logic 1.631ns (20.281%)  route 6.411ns (79.719%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=104, routed)         4.060     5.567    puntuaciones1/instance6/reset_IBUF
    SLICE_X13Y117        LUT1 (Prop_lut1_I0_O)        0.124     5.691 r  puntuaciones1/instance6/FSM_sequential_etapa[3]_i_2/O
                         net (fo=63, routed)          2.351     8.042    puntuaciones1/instance_case_c/resultado_reg[4]_0
    SLICE_X13Y107        FDRE                                         r  puntuaciones1/instance_case_c/resultado_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.507     4.929    puntuaciones1/instance_case_c/clk_IBUF_BUFG
    SLICE_X13Y107        FDRE                                         r  puntuaciones1/instance_case_c/resultado_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            puntuaciones1/instance1/resultado_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.925ns  (logic 1.631ns (20.582%)  route 6.294ns (79.418%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=104, routed)         4.060     5.567    puntuaciones1/instance6/reset_IBUF
    SLICE_X13Y117        LUT1 (Prop_lut1_I0_O)        0.124     5.691 r  puntuaciones1/instance6/FSM_sequential_etapa[3]_i_2/O
                         net (fo=63, routed)          2.234     7.925    puntuaciones1/instance1/resultado_i_reg[0]_0
    SLICE_X10Y107        FDRE                                         r  puntuaciones1/instance1/resultado_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.510     4.932    puntuaciones1/instance1/clk_IBUF_BUFG
    SLICE_X10Y107        FDRE                                         r  puntuaciones1/instance1/resultado_i_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/FSM_sequential_etapa_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.844ns  (logic 1.631ns (20.792%)  route 6.213ns (79.208%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=104, routed)         4.060     5.567    puntuaciones1/instance6/reset_IBUF
    SLICE_X13Y117        LUT1 (Prop_lut1_I0_O)        0.124     5.691 f  puntuaciones1/instance6/FSM_sequential_etapa[3]_i_2/O
                         net (fo=63, routed)          2.153     7.844    fsm/FSM_sequential_etapa_reg[0]_0[0]
    SLICE_X4Y117         FDCE                                         f  fsm/FSM_sequential_etapa_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.579     5.001    fsm/clk_IBUF_BUFG
    SLICE_X4Y117         FDCE                                         r  fsm/FSM_sequential_etapa_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/FSM_sequential_etapa_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.844ns  (logic 1.631ns (20.792%)  route 6.213ns (79.208%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=104, routed)         4.060     5.567    puntuaciones1/instance6/reset_IBUF
    SLICE_X13Y117        LUT1 (Prop_lut1_I0_O)        0.124     5.691 f  puntuaciones1/instance6/FSM_sequential_etapa[3]_i_2/O
                         net (fo=63, routed)          2.153     7.844    fsm/FSM_sequential_etapa_reg[0]_0[0]
    SLICE_X4Y117         FDCE                                         f  fsm/FSM_sequential_etapa_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.579     5.001    fsm/clk_IBUF_BUFG
    SLICE_X4Y117         FDCE                                         r  fsm/FSM_sequential_etapa_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 boton_enter
                            (input port)
  Destination:            enter/U1/SREG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.244ns (25.221%)  route 0.725ns (74.779%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  boton_enter (IN)
                         net (fo=0)                   0.000     0.000    boton_enter
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  boton_enter_IBUF_inst/O
                         net (fo=1, routed)           0.725     0.969    enter/U1/boton_enter_IBUF
    SLICE_X2Y116         FDRE                                         r  enter/U1/SREG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.864     2.029    enter/U1/clk_IBUF_BUFG
    SLICE_X2Y116         FDRE                                         r  enter/U1/SREG_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/CE_prev_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.111ns  (logic 0.275ns (24.709%)  route 0.837ns (75.291%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=104, routed)         0.837     1.111    dados_aleatorios/reset_IBUF
    SLICE_X2Y118         FDCE                                         f  dados_aleatorios/CE_prev_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.862     2.027    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X2Y118         FDCE                                         r  dados_aleatorios/CE_prev_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/actualizar_dados_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.111ns  (logic 0.275ns (24.709%)  route 0.837ns (75.291%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=104, routed)         0.837     1.111    dados_aleatorios/reset_IBUF
    SLICE_X2Y118         FDCE                                         f  dados_aleatorios/actualizar_dados_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.862     2.027    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X2Y118         FDCE                                         r  dados_aleatorios/actualizar_dados_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/ready_flags_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.111ns  (logic 0.275ns (24.709%)  route 0.837ns (75.291%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=104, routed)         0.837     1.111    dados_aleatorios/reset_IBUF
    SLICE_X2Y118         FDCE                                         f  dados_aleatorios/ready_flags_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.862     2.027    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X2Y118         FDCE                                         r  dados_aleatorios/ready_flags_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/ready_i_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.111ns  (logic 0.275ns (24.709%)  route 0.837ns (75.291%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=104, routed)         0.837     1.111    dados_aleatorios/reset_IBUF
    SLICE_X2Y118         FDCE                                         f  dados_aleatorios/ready_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.862     2.027    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X2Y118         FDCE                                         r  dados_aleatorios/ready_i_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/habilitador_dados_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.191ns  (logic 0.320ns (26.824%)  route 0.872ns (73.176%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=104, routed)         0.872     1.146    fsm/reset_IBUF
    SLICE_X1Y118         LUT6 (Prop_lut6_I0_O)        0.045     1.191 r  fsm/habilitador_dados_i_1/O
                         net (fo=1, routed)           0.000     1.191    fsm/habilitador_dados_i_1_n_0
    SLICE_X1Y118         FDRE                                         r  fsm/habilitador_dados_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.862     2.027    fsm/clk_IBUF_BUFG
    SLICE_X1Y118         FDRE                                         r  fsm/habilitador_dados_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[5]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.279ns  (logic 0.275ns (21.465%)  route 1.005ns (78.535%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=104, routed)         1.005     1.279    dados_aleatorios/lfsr_generators[4].LFSR_inst/reset_IBUF
    SLICE_X2Y114         FDPE                                         f  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.866     2.031    dados_aleatorios/lfsr_generators[4].LFSR_inst/clk_IBUF_BUFG
    SLICE_X2Y114         FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[6]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.279ns  (logic 0.275ns (21.465%)  route 1.005ns (78.535%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=104, routed)         1.005     1.279    dados_aleatorios/lfsr_generators[4].LFSR_inst/reset_IBUF
    SLICE_X2Y114         FDPE                                         f  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.866     2.031    dados_aleatorios/lfsr_generators[4].LFSR_inst/clk_IBUF_BUFG
    SLICE_X2Y114         FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.293ns  (logic 0.275ns (21.244%)  route 1.018ns (78.756%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=104, routed)         1.018     1.293    dados_aleatorios/lfsr_generators[4].LFSR_inst/reset_IBUF
    SLICE_X3Y113         FDPE                                         f  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.866     2.031    dados_aleatorios/lfsr_generators[4].LFSR_inst/clk_IBUF_BUFG
    SLICE_X3Y113         FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.293ns  (logic 0.275ns (21.244%)  route 1.018ns (78.756%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=104, routed)         1.018     1.293    dados_aleatorios/lfsr_generators[4].LFSR_inst/reset_IBUF
    SLICE_X2Y113         FDPE                                         f  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.866     2.031    dados_aleatorios/lfsr_generators[4].LFSR_inst/clk_IBUF_BUFG
    SLICE_X2Y113         FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[1]/C





