Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Mar 18 14:54:05 2022
| Host         : hwl3-vc009 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uP16_BASYS3_top_control_sets_placed.rpt
| Design       : uP16_BASYS3_top
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |           11 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             134 |           41 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             128 |           86 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------+------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------------------------+------------------+------------------+----------------+
|  sClk_BUFG     | Imp1/T6/RFdest_rd_o_reg[1]_0    | rst_IBUF         |               12 |             16 |
|  sClk_BUFG     | Imp1/T6/E[0]                    | rst_IBUF         |               12 |             16 |
|  sClk_BUFG     | Imp1/T6/RFdest_rd_o_reg[1]_3[0] | rst_IBUF         |               11 |             16 |
|  sClk_BUFG     | Imp1/T6/RFdest_rd_o_reg[1]_1[0] | rst_IBUF         |                9 |             16 |
|  sClk_BUFG     | Imp1/T6/RFdest_rd_o_reg[2]_1[0] | rst_IBUF         |               11 |             16 |
|  sClk_BUFG     | Imp1/T6/RFdest_rd_o_reg[2]_0[0] | rst_IBUF         |               10 |             16 |
|  sClk_BUFG     | Imp1/T6/RFdest_rd_o_reg[1]_2[0] | rst_IBUF         |               11 |             16 |
|  sClk_BUFG     | Imp1/T6/RFdest_rd_o_reg[0]_0[0] | rst_IBUF         |               10 |             16 |
|  clk_IBUF_BUFG |                                 | rst_IBUF         |                5 |             20 |
|  clk_IBUF_BUFG |                                 |                  |                7 |             26 |
|  sClk_BUFG     |                                 | rst_IBUF         |               36 |            114 |
+----------------+---------------------------------+------------------+------------------+----------------+


