$comment
	File created using the following command:
		vcd file aula01.msim.vcd -direction
$end
$date
	Thu Sep 22 01:52:38 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module toplevel_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " ENTRADAB_ULA [7] $end
$var wire 1 # ENTRADAB_ULA [6] $end
$var wire 1 $ ENTRADAB_ULA [5] $end
$var wire 1 % ENTRADAB_ULA [4] $end
$var wire 1 & ENTRADAB_ULA [3] $end
$var wire 1 ' ENTRADAB_ULA [2] $end
$var wire 1 ( ENTRADAB_ULA [1] $end
$var wire 1 ) ENTRADAB_ULA [0] $end
$var wire 1 * INST_OUT [12] $end
$var wire 1 + INST_OUT [11] $end
$var wire 1 , INST_OUT [10] $end
$var wire 1 - INST_OUT [9] $end
$var wire 1 . INST_OUT [8] $end
$var wire 1 / INST_OUT [7] $end
$var wire 1 0 INST_OUT [6] $end
$var wire 1 1 INST_OUT [5] $end
$var wire 1 2 INST_OUT [4] $end
$var wire 1 3 INST_OUT [3] $end
$var wire 1 4 INST_OUT [2] $end
$var wire 1 5 INST_OUT [1] $end
$var wire 1 6 INST_OUT [0] $end
$var wire 1 7 KEY [3] $end
$var wire 1 8 KEY [2] $end
$var wire 1 9 KEY [1] $end
$var wire 1 : KEY [0] $end
$var wire 1 ; LEDR [9] $end
$var wire 1 < LEDR [8] $end
$var wire 1 = LEDR [7] $end
$var wire 1 > LEDR [6] $end
$var wire 1 ? LEDR [5] $end
$var wire 1 @ LEDR [4] $end
$var wire 1 A LEDR [3] $end
$var wire 1 B LEDR [2] $end
$var wire 1 C LEDR [1] $end
$var wire 1 D LEDR [0] $end
$var wire 1 E Palavra_Controle [6] $end
$var wire 1 F Palavra_Controle [5] $end
$var wire 1 G Palavra_Controle [4] $end
$var wire 1 H Palavra_Controle [3] $end
$var wire 1 I Palavra_Controle [2] $end
$var wire 1 J Palavra_Controle [1] $end
$var wire 1 K Palavra_Controle [0] $end
$var wire 1 L PC_OUT [8] $end
$var wire 1 M PC_OUT [7] $end
$var wire 1 N PC_OUT [6] $end
$var wire 1 O PC_OUT [5] $end
$var wire 1 P PC_OUT [4] $end
$var wire 1 Q PC_OUT [3] $end
$var wire 1 R PC_OUT [2] $end
$var wire 1 S PC_OUT [1] $end
$var wire 1 T PC_OUT [0] $end
$var wire 1 U REGA_OUT [7] $end
$var wire 1 V REGA_OUT [6] $end
$var wire 1 W REGA_OUT [5] $end
$var wire 1 X REGA_OUT [4] $end
$var wire 1 Y REGA_OUT [3] $end
$var wire 1 Z REGA_OUT [2] $end
$var wire 1 [ REGA_OUT [1] $end
$var wire 1 \ REGA_OUT [0] $end
$var wire 1 ] SW [9] $end
$var wire 1 ^ SW [8] $end
$var wire 1 _ SW [7] $end
$var wire 1 ` SW [6] $end
$var wire 1 a SW [5] $end
$var wire 1 b SW [4] $end
$var wire 1 c SW [3] $end
$var wire 1 d SW [2] $end
$var wire 1 e SW [1] $end
$var wire 1 f SW [0] $end

$scope module i1 $end
$var wire 1 g gnd $end
$var wire 1 h vcc $end
$var wire 1 i unknown $end
$var wire 1 j devoe $end
$var wire 1 k devclrn $end
$var wire 1 l devpor $end
$var wire 1 m ww_devoe $end
$var wire 1 n ww_devclrn $end
$var wire 1 o ww_devpor $end
$var wire 1 p ww_CLOCK_50 $end
$var wire 1 q ww_KEY [3] $end
$var wire 1 r ww_KEY [2] $end
$var wire 1 s ww_KEY [1] $end
$var wire 1 t ww_KEY [0] $end
$var wire 1 u ww_SW [9] $end
$var wire 1 v ww_SW [8] $end
$var wire 1 w ww_SW [7] $end
$var wire 1 x ww_SW [6] $end
$var wire 1 y ww_SW [5] $end
$var wire 1 z ww_SW [4] $end
$var wire 1 { ww_SW [3] $end
$var wire 1 | ww_SW [2] $end
$var wire 1 } ww_SW [1] $end
$var wire 1 ~ ww_SW [0] $end
$var wire 1 !! ww_PC_OUT [8] $end
$var wire 1 "! ww_PC_OUT [7] $end
$var wire 1 #! ww_PC_OUT [6] $end
$var wire 1 $! ww_PC_OUT [5] $end
$var wire 1 %! ww_PC_OUT [4] $end
$var wire 1 &! ww_PC_OUT [3] $end
$var wire 1 '! ww_PC_OUT [2] $end
$var wire 1 (! ww_PC_OUT [1] $end
$var wire 1 )! ww_PC_OUT [0] $end
$var wire 1 *! ww_LEDR [9] $end
$var wire 1 +! ww_LEDR [8] $end
$var wire 1 ,! ww_LEDR [7] $end
$var wire 1 -! ww_LEDR [6] $end
$var wire 1 .! ww_LEDR [5] $end
$var wire 1 /! ww_LEDR [4] $end
$var wire 1 0! ww_LEDR [3] $end
$var wire 1 1! ww_LEDR [2] $end
$var wire 1 2! ww_LEDR [1] $end
$var wire 1 3! ww_LEDR [0] $end
$var wire 1 4! ww_REGA_OUT [7] $end
$var wire 1 5! ww_REGA_OUT [6] $end
$var wire 1 6! ww_REGA_OUT [5] $end
$var wire 1 7! ww_REGA_OUT [4] $end
$var wire 1 8! ww_REGA_OUT [3] $end
$var wire 1 9! ww_REGA_OUT [2] $end
$var wire 1 :! ww_REGA_OUT [1] $end
$var wire 1 ;! ww_REGA_OUT [0] $end
$var wire 1 <! ww_INST_OUT [12] $end
$var wire 1 =! ww_INST_OUT [11] $end
$var wire 1 >! ww_INST_OUT [10] $end
$var wire 1 ?! ww_INST_OUT [9] $end
$var wire 1 @! ww_INST_OUT [8] $end
$var wire 1 A! ww_INST_OUT [7] $end
$var wire 1 B! ww_INST_OUT [6] $end
$var wire 1 C! ww_INST_OUT [5] $end
$var wire 1 D! ww_INST_OUT [4] $end
$var wire 1 E! ww_INST_OUT [3] $end
$var wire 1 F! ww_INST_OUT [2] $end
$var wire 1 G! ww_INST_OUT [1] $end
$var wire 1 H! ww_INST_OUT [0] $end
$var wire 1 I! ww_ENTRADAB_ULA [7] $end
$var wire 1 J! ww_ENTRADAB_ULA [6] $end
$var wire 1 K! ww_ENTRADAB_ULA [5] $end
$var wire 1 L! ww_ENTRADAB_ULA [4] $end
$var wire 1 M! ww_ENTRADAB_ULA [3] $end
$var wire 1 N! ww_ENTRADAB_ULA [2] $end
$var wire 1 O! ww_ENTRADAB_ULA [1] $end
$var wire 1 P! ww_ENTRADAB_ULA [0] $end
$var wire 1 Q! ww_Palavra_Controle [6] $end
$var wire 1 R! ww_Palavra_Controle [5] $end
$var wire 1 S! ww_Palavra_Controle [4] $end
$var wire 1 T! ww_Palavra_Controle [3] $end
$var wire 1 U! ww_Palavra_Controle [2] $end
$var wire 1 V! ww_Palavra_Controle [1] $end
$var wire 1 W! ww_Palavra_Controle [0] $end
$var wire 1 X! \CLOCK_50~input_o\ $end
$var wire 1 Y! \KEY[1]~input_o\ $end
$var wire 1 Z! \KEY[2]~input_o\ $end
$var wire 1 [! \KEY[3]~input_o\ $end
$var wire 1 \! \SW[0]~input_o\ $end
$var wire 1 ]! \SW[1]~input_o\ $end
$var wire 1 ^! \SW[2]~input_o\ $end
$var wire 1 _! \SW[3]~input_o\ $end
$var wire 1 `! \SW[4]~input_o\ $end
$var wire 1 a! \SW[5]~input_o\ $end
$var wire 1 b! \SW[6]~input_o\ $end
$var wire 1 c! \SW[7]~input_o\ $end
$var wire 1 d! \SW[8]~input_o\ $end
$var wire 1 e! \SW[9]~input_o\ $end
$var wire 1 f! \KEY[0]~input_o\ $end
$var wire 1 g! \KEY[0]~inputCLKENA0_outclk\ $end
$var wire 1 h! \incrementaPC|Add0~2\ $end
$var wire 1 i! \incrementaPC|Add0~5_sumout\ $end
$var wire 1 j! \incrementaPC|Add0~6\ $end
$var wire 1 k! \incrementaPC|Add0~9_sumout\ $end
$var wire 1 l! \incrementaPC|Add0~14\ $end
$var wire 1 m! \incrementaPC|Add0~17_sumout\ $end
$var wire 1 n! \~GND~combout\ $end
$var wire 1 o! \incrementaPC|Add0~22\ $end
$var wire 1 p! \incrementaPC|Add0~25_sumout\ $end
$var wire 1 q! \incrementaPC|Add0~26\ $end
$var wire 1 r! \incrementaPC|Add0~29_sumout\ $end
$var wire 1 s! \incrementaPC|Add0~30\ $end
$var wire 1 t! \incrementaPC|Add0~33_sumout\ $end
$var wire 1 u! \ROM1|memROM~5_combout\ $end
$var wire 1 v! \ROM1|memROM~4_combout\ $end
$var wire 1 w! \incrementaPC|Add0~18\ $end
$var wire 1 x! \incrementaPC|Add0~21_sumout\ $end
$var wire 1 y! \ROM1|memROM~0_combout\ $end
$var wire 1 z! \ROM1|memROM~3_combout\ $end
$var wire 1 {! \incrementaPC|Add0~10\ $end
$var wire 1 |! \incrementaPC|Add0~13_sumout\ $end
$var wire 1 }! \ROM1|memROM~2_combout\ $end
$var wire 1 ~! \ROM1|memROM~1_combout\ $end
$var wire 1 !" \incrementaPC|Add0~1_sumout\ $end
$var wire 1 "" \PC|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 #" \PC|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 $" \PC|DOUT\ [8] $end
$var wire 1 %" \PC|DOUT\ [7] $end
$var wire 1 &" \PC|DOUT\ [6] $end
$var wire 1 '" \PC|DOUT\ [5] $end
$var wire 1 (" \PC|DOUT\ [4] $end
$var wire 1 )" \PC|DOUT\ [3] $end
$var wire 1 *" \PC|DOUT\ [2] $end
$var wire 1 +" \PC|DOUT\ [1] $end
$var wire 1 ," \PC|DOUT\ [0] $end
$var wire 1 -" \PC|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 ." \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 /" \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 0" \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 1" \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 2" \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 3" \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 4" \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 5" \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 6" \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 7" \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 8" \PC|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0g
1h
xi
1j
1k
1l
1m
1n
1o
xp
xX!
xY!
xZ!
x[!
x\!
x]!
x^!
x_!
x`!
xa!
xb!
xc!
xd!
xe!
1f!
1g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
1u!
1v!
0w!
0x!
1y!
1z!
0{!
0|!
0}!
0~!
1!"
0""
0#"
1-"
0."
0/"
x7
x8
x9
1:
xq
xr
xs
1t
xu
xv
xw
xx
xy
xz
x{
x|
x}
x~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
1=!
1>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
1F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
1Q!
0R!
0S!
0T!
0U!
0V!
0W!
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
10"
11"
12"
13"
14"
15"
16"
17"
18"
0"
0#
0$
0%
0&
0'
0(
0)
0*
1+
1,
0-
0.
0/
00
01
02
03
14
05
06
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
1E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
x]
x^
x_
x`
xa
xb
xc
xd
xe
xf
$end
#10000
0:
0t
0f!
0g!
#20000
1:
1t
1f!
1g!
1*"
06"
1k!
0z!
1~!
1'!
1R
1H!
0F!
16
04
#30000
0:
0t
0f!
0g!
#40000
1:
1t
1f!
1g!
0*"
1,"
1""
0-"
08"
16"
0k!
0!"
1h!
1z!
1)!
0'!
1i!
1T
0R
1F!
14
#50000
0:
0t
0f!
0g!
#60000
1:
1t
1f!
1g!
1*"
06"
1k!
0u!
0z!
0~!
1."
1'!
0v!
1R
0H!
0F!
06
04
0>!
0=!
0Q!
0,
0+
0E
#70000
0:
0t
0f!
0g!
#80000
1:
1t
1f!
1g!
1+"
0,"
0""
1-"
18"
07"
0i!
1j!
1!"
0h!
1z!
1u!
1}!
0."
0)!
1(!
1i!
0j!
0k!
1{!
1v!
0T
1S
1|!
1k!
0{!
1G!
1F!
0|!
15
14
1>!
1=!
1Q!
1,
1+
1E
#90000
0:
0t
0f!
0g!
#100000
1:
1t
1f!
1g!
#110000
0:
0t
0f!
0g!
#120000
1:
1t
1f!
1g!
#130000
0:
0t
0f!
0g!
#140000
1:
1t
1f!
1g!
#150000
0:
0t
0f!
0g!
#160000
1:
1t
1f!
1g!
#170000
0:
0t
0f!
0g!
#180000
1:
1t
1f!
1g!
#190000
0:
0t
0f!
0g!
#200000
1:
1t
1f!
1g!
#210000
0:
0t
0f!
0g!
#220000
1:
1t
1f!
1g!
#230000
0:
0t
0f!
0g!
#240000
1:
1t
1f!
1g!
#250000
0:
0t
0f!
0g!
#260000
1:
1t
1f!
1g!
#270000
0:
0t
0f!
0g!
#280000
1:
1t
1f!
1g!
#290000
0:
0t
0f!
0g!
#300000
1:
1t
1f!
1g!
#310000
0:
0t
0f!
0g!
#320000
1:
1t
1f!
1g!
#330000
0:
0t
0f!
0g!
#340000
1:
1t
1f!
1g!
#350000
0:
0t
0f!
0g!
#360000
1:
1t
1f!
1g!
#370000
0:
0t
0f!
0g!
#380000
1:
1t
1f!
1g!
#390000
0:
0t
0f!
0g!
#400000
1:
1t
1f!
1g!
#410000
0:
0t
0f!
0g!
#420000
1:
1t
1f!
1g!
#430000
0:
0t
0f!
0g!
#440000
1:
1t
1f!
1g!
#450000
0:
0t
0f!
0g!
#460000
1:
1t
1f!
1g!
#470000
0:
0t
0f!
0g!
#480000
1:
1t
1f!
1g!
#490000
0:
0t
0f!
0g!
#500000
1:
1t
1f!
1g!
#510000
0:
0t
0f!
0g!
#520000
1:
1t
1f!
1g!
#530000
0:
0t
0f!
0g!
#540000
1:
1t
1f!
1g!
#550000
0:
0t
0f!
0g!
#560000
1:
1t
1f!
1g!
#570000
0:
0t
0f!
0g!
#580000
1:
1t
1f!
1g!
#590000
0:
0t
0f!
0g!
#600000
1:
1t
1f!
1g!
#610000
0:
0t
0f!
0g!
#620000
1:
1t
1f!
1g!
#630000
0:
0t
0f!
0g!
#640000
1:
1t
1f!
1g!
#650000
0:
0t
0f!
0g!
#660000
1:
1t
1f!
1g!
#670000
0:
0t
0f!
0g!
#680000
1:
1t
1f!
1g!
#690000
0:
0t
0f!
0g!
#700000
1:
1t
1f!
1g!
#710000
0:
0t
0f!
0g!
#720000
1:
1t
1f!
1g!
#730000
0:
0t
0f!
0g!
#740000
1:
1t
1f!
1g!
#750000
0:
0t
0f!
0g!
#760000
1:
1t
1f!
1g!
#770000
0:
0t
0f!
0g!
#780000
1:
1t
1f!
1g!
#790000
0:
0t
0f!
0g!
#800000
1:
1t
1f!
1g!
#810000
0:
0t
0f!
0g!
#820000
1:
1t
1f!
1g!
#830000
0:
0t
0f!
0g!
#840000
1:
1t
1f!
1g!
#850000
0:
0t
0f!
0g!
#860000
1:
1t
1f!
1g!
#870000
0:
0t
0f!
0g!
#880000
1:
1t
1f!
1g!
#890000
0:
0t
0f!
0g!
#900000
1:
1t
1f!
1g!
#910000
0:
0t
0f!
0g!
#920000
1:
1t
1f!
1g!
#930000
0:
0t
0f!
0g!
#940000
1:
1t
1f!
1g!
#950000
0:
0t
0f!
0g!
#960000
1:
1t
1f!
1g!
#970000
0:
0t
0f!
0g!
#980000
1:
1t
1f!
1g!
#990000
0:
0t
0f!
0g!
#1000000
