<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] [patch/rfc 2/3] update ICEpick support on	DaVinci
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2009-September/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5Bpatch/rfc%202/3%5D%20update%20ICEpick%20support%20on%0A%09DaVinci&In-Reply-To=%3C200909171303.32973.david-b%40pacbell.net%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="010800.html">
   <LINK REL="Next"  HREF="010801.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] [patch/rfc 2/3] update ICEpick support on	DaVinci</H1>
    <B>David Brownell</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5Bpatch/rfc%202/3%5D%20update%20ICEpick%20support%20on%0A%09DaVinci&In-Reply-To=%3C200909171303.32973.david-b%40pacbell.net%3E"
       TITLE="[Openocd-development] [patch/rfc 2/3] update ICEpick support on	DaVinci">david-b at pacbell.net
       </A><BR>
    <I>Thu Sep 17 22:03:32 CEST 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="010800.html">[Openocd-development] [patch/rfc 1/3] reset cleanup, and reorder JTAG event reports
</A></li>
        <LI>Next message: <A HREF="010801.html">[Openocd-development] [patch/rfc 2/3] update ICEpick support on DaVinci
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#10636">[ date ]</a>
              <a href="thread.html#10636">[ thread ]</a>
              <a href="subject.html#10636">[ subject ]</a>
              <a href="author.html#10636">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Update the DaVinci target configs so they have JTAG post-reset
event handlers which:

 - run the 100 JTAG clocks ICEpick wants
 - ensure the ARM (and ETB) taps are enabled
---
The OMAP3 post-reset handlers should probably do something
similar, doing the (updated) omap3_dbginit stuff so that it
no longer needs to be done by hand.

This patch needs a bit more sanity testing though; ideally
it will be updated so these boards no longer need to have
the EMU0/EMU1 jumpers in the non-default &quot;enable ARM stuff
by default&quot; setting.  At which point they'll act mostly like
the OMAP3 stuff, except of course that (a) this generation
has ARM926 cores not Cortex-A8, and (b) SRST is available.

 tcl/target/ti_dm355.cfg  |    5 +++++
 tcl/target/ti_dm365.cfg  |    5 +++++
 tcl/target/ti_dm6446.cfg |    7 +++++++
 3 files changed, 17 insertions(+)

--- a/tcl/target/ti_dm355.cfg
+++ b/tcl/target/ti_dm355.cfg
@@ -44,6 +44,11 @@ if { [info exists JRC_TAPID ] } {
 }
 jtag newtap $_CHIPNAME jrc -irlen 6 -ircapture 0x1 -irmask 0x3f -expected-id $_JRC_TAPID
 
+# with normal EMU0/EMU1 settings, neither ARM nor ETB
+# are available after JTAG reset.
+jtag configure $_CHIPNAME.jrc -event post-reset \
+	&quot;runtest 100; jtag tapenable $_CHIPNAME.arm; jtag tapenable $_CHIPNAME.etb&quot;
+
 ################
 
 # various symbol definitions, to avoid hard-wiring addresses
--- a/tcl/target/ti_dm365.cfg
+++ b/tcl/target/ti_dm365.cfg
@@ -49,6 +49,11 @@ if { [info exists JRC_TAPID ] } {
 jtag newtap $_CHIPNAME jrc -irlen 6 -ircapture 0x1 -irmask 0x3f \
 	-expected-id $_JRC_TAPID
 
+# with normal EMU0/EMU1 settings, neither ARM nor ETB
+# are available after JTAG reset.
+jtag configure $_CHIPNAME.jrc -event post-reset \
+	&quot;runtest 100; jtag tapenable $_CHIPNAME.arm; jtag tapenable $_CHIPNAME.etb&quot;
+
 ################
 
 # various symbol definitions, to avoid hard-wiring addresses
--- a/tcl/target/ti_dm6446.cfg
+++ b/tcl/target/ti_dm6446.cfg
@@ -60,6 +60,13 @@ if { [info exists JRC_TAPID ] } {
 jtag newtap $_CHIPNAME jrc -irlen 6 -ircapture 0x1 -irmask 0x3f \
 	-expected-id $_JRC_TAPID
 
+# with normal EMU0/EMU1 settings, neither ARM nor ETB
+# are available after JTAG reset.
+jtag configure $_CHIPNAME.jrc -event post-reset \
+	&quot;runtest 100; jtag tapenable $_CHIPNAME.arm; jtag tapenable $_CHIPNAME.etb&quot;
+
+################
+
 # GDB target:  the ARM, using SRAM1 for scratch.  SRAM0 (also 8K)
 # and the ETB memory (4K) are other options, while trace is unused.
 # Little-endian; use the OpenOCD default.

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="010800.html">[Openocd-development] [patch/rfc 1/3] reset cleanup, and reorder JTAG event reports
</A></li>
	<LI>Next message: <A HREF="010801.html">[Openocd-development] [patch/rfc 2/3] update ICEpick support on DaVinci
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#10636">[ date ]</a>
              <a href="thread.html#10636">[ thread ]</a>
              <a href="subject.html#10636">[ subject ]</a>
              <a href="author.html#10636">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
