

Microchip MPLAB XC8 Assembler V2.20 build 20200408173844 
                                                                                               Tue Feb 08 12:30:41 2022

Microchip MPLAB XC8 C Compiler v2.20 (Free license) build 20200408173844 Og1 
     1                           	processor	18F87J90
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.32
    14                           ; Generated 23/11/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F87J90 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     _PIR1bits	set	3998
    49  0000                     _T1CONbits	set	4045
    50  0000                     _TMR1L	set	4046
    51  0000                     _TMR1H	set	4047
    52  0000                     _T1CON	set	4045
    53  0000                     _LATE	set	3981
    54  0000                     _TRISE	set	3990
    55  0000                     _OSCCONbits	set	4051
    56                           
    57                           ; #config settings
    58                           
    59                           	psect	cinit
    60  01FF8A                     __pcinit:
    61                           	callstack 0
    62  01FF8A                     start_initialization:
    63                           	callstack 0
    64  01FF8A                     __initialization:
    65                           	callstack 0
    66  01FF8A                     end_of_initialization:
    67                           	callstack 0
    68  01FF8A                     __end_of__initialization:
    69                           	callstack 0
    70  01FF8A  0100               	movlb	0
    71  01FF8C  EFD9  F0FF         	goto	_main	;jump to C main() function
    72                           
    73                           	psect	cstackCOMRAM
    74  000001                     __pcstackCOMRAM:
    75                           	callstack 0
    76  000001                     main@i:
    77                           	callstack 0
    78                           
    79                           ; 2 bytes @ 0x0
    80  000001                     	ds	2
    81                           
    82 ;;
    83 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    84 ;;
    85 ;; *************** function _main *****************
    86 ;; Defined at:
    87 ;;		line 16 in file "main.c"
    88 ;; Parameters:    Size  Location     Type
    89 ;;		None
    90 ;; Auto vars:     Size  Location     Type
    91 ;;  i               2    0[COMRAM] int 
    92 ;; Return value:  Size  Location     Type
    93 ;;                  1    wreg      void 
    94 ;; Registers used:
    95 ;;		wreg, status,2, status,0, cstack
    96 ;; Tracked objects:
    97 ;;		On entry : 0/0
    98 ;;		On exit  : 0/0
    99 ;;		Unchanged: 0/0
   100 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   101 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   102 ;;      Locals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   103 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   104 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   105 ;;Total ram usage:        2 bytes
   106 ;; Hardware stack levels required when called:    1
   107 ;; This function calls:
   108 ;;		_delay_timer
   109 ;; This function is called by:
   110 ;;		Startup code after reset
   111 ;; This function uses a non-reentrant model
   112 ;;
   113                           
   114                           	psect	text0
   115  01FFB2                     __ptext0:
   116                           	callstack 0
   117  01FFB2                     _main:
   118                           	callstack 30
   119  01FFB2                     
   120                           ;main.c: 18:     OSCCONbits.IRCF = 0x07;
   121  01FFB2  0E70               	movlw	112
   122  01FFB4  12D3               	iorwf	211,f,c	;volatile
   123                           
   124                           ;main.c: 19:     OSCCONbits.SCS = 0x03;
   125  01FFB6  0E03               	movlw	3
   126  01FFB8  12D3               	iorwf	211,f,c	;volatile
   127                           
   128                           ;main.c: 21:     TRISE=0x00;
   129  01FFBA  0E00               	movlw	0
   130  01FFBC  6E96               	movwf	150,c	;volatile
   131                           
   132                           ;main.c: 22:     LATE = 0x00;
   133  01FFBE  0E00               	movlw	0
   134  01FFC0  6E8D               	movwf	141,c	;volatile
   135  01FFC2                     l23:
   136                           
   137                           ;main.c: 24:     {;main.c: 25:         for(int i=0; i<1000; i++)
   138  01FFC2  0E00               	movlw	0
   139  01FFC4  6E02               	movwf	(main@i+1)^0,c
   140  01FFC6  0E00               	movlw	0
   141  01FFC8  6E01               	movwf	main@i^0,c
   142  01FFCA                     l720:
   143                           
   144                           ;main.c: 26:             delay_timer();
   145  01FFCA  ECC8  F0FF         	call	_delay_timer	;wreg free
   146  01FFCE  4A01               	infsnz	main@i^0,f,c
   147  01FFD0  2A02               	incf	(main@i+1)^0,f,c
   148  01FFD2  BE02               	btfsc	(main@i+1)^0,7,c
   149  01FFD4  EFF5  F0FF         	goto	u21
   150  01FFD8  0EE8               	movlw	232
   151  01FFDA  5C01               	subwf	main@i^0,w,c
   152  01FFDC  0E03               	movlw	3
   153  01FFDE  5802               	subwfb	(main@i+1)^0,w,c
   154  01FFE0  A0D8               	btfss	status,0,c
   155  01FFE2  EFF5  F0FF         	goto	u21
   156  01FFE6  EFF7  F0FF         	goto	u20
   157  01FFEA                     u21:
   158  01FFEA  EFE5  F0FF         	goto	l720
   159  01FFEE                     u20:
   160  01FFEE                     
   161                           ;main.c: 27:         LATE = ~(LATE);
   162  01FFEE  1E8D               	comf	141,f,c	;volatile
   163  01FFF0  EFE1  F0FF         	goto	l23
   164  01FFF4  EF00  F000         	goto	start
   165  01FFF8                     __end_of_main:
   166                           	callstack 0
   167                           
   168 ;; *************** function _delay_timer *****************
   169 ;; Defined at:
   170 ;;		line 32 in file "main.c"
   171 ;; Parameters:    Size  Location     Type
   172 ;;		None
   173 ;; Auto vars:     Size  Location     Type
   174 ;;		None
   175 ;; Return value:  Size  Location     Type
   176 ;;                  1    wreg      void 
   177 ;; Registers used:
   178 ;;		wreg, status,2
   179 ;; Tracked objects:
   180 ;;		On entry : 0/0
   181 ;;		On exit  : 0/0
   182 ;;		Unchanged: 0/0
   183 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   184 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   185 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   186 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   187 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   188 ;;Total ram usage:        0 bytes
   189 ;; Hardware stack levels used:    1
   190 ;; This function calls:
   191 ;;		Nothing
   192 ;; This function is called by:
   193 ;;		_main
   194 ;; This function uses a non-reentrant model
   195 ;;
   196                           
   197                           	psect	text1
   198  01FF90                     __ptext1:
   199                           	callstack 0
   200  01FF90                     _delay_timer:
   201                           	callstack 30
   202  01FF90                     
   203                           ;main.c: 34:     T1CON = 0x80;
   204  01FF90  0E80               	movlw	128
   205  01FF92  6ECD               	movwf	205,c	;volatile
   206                           
   207                           ;main.c: 35:     TMR1H = 0xF8;
   208  01FF94  0EF8               	movlw	248
   209  01FF96  6ECF               	movwf	207,c	;volatile
   210                           
   211                           ;main.c: 36:     TMR1L = 0x30;
   212  01FF98  0E30               	movlw	48
   213  01FF9A  6ECE               	movwf	206,c	;volatile
   214  01FF9C                     
   215                           ;main.c: 37:     T1CONbits.TMR1ON = 1;
   216  01FF9C  80CD               	bsf	205,0,c	;volatile
   217  01FF9E                     l31:
   218  01FF9E  A09E               	btfss	158,0,c	;volatile
   219  01FFA0  EFD4  F0FF         	goto	u11
   220  01FFA4  EFD6  F0FF         	goto	u10
   221  01FFA8                     u11:
   222  01FFA8  EFCF  F0FF         	goto	l31
   223  01FFAC                     u10:
   224  01FFAC                     
   225                           ;main.c: 39:     T1CONbits.TMR1ON = 0;
   226  01FFAC  90CD               	bcf	205,0,c	;volatile
   227                           
   228                           ;main.c: 40:     PIR1bits.TMR1IF=0;
   229  01FFAE  909E               	bcf	158,0,c	;volatile
   230  01FFB0  0012               	return		;funcret
   231  01FFB2                     __end_of_delay_timer:
   232                           	callstack 0
   233  0000                     
   234                           	psect	rparam
   235  0000                     
   236                           	psect	config
   237                           
   238                           ;Config register CONFIG1L @ 0x1FFF8
   239                           ;	Watchdog Timer
   240                           ;	WDTEN = OFF, Disabled-Controlled by SWDTEN bit
   241                           ;	Stack Overflow Reset
   242                           ;	STVREN = OFF, Disabled
   243                           ;	Extended Instruction Set Enable bit
   244                           ;	XINST = OFF, Disabled
   245                           ;	Background Debugger Enable bit
   246                           ;	DEBUG = 0x1, unprogrammed default
   247  1FFF8                     	org	131064
   248  1FFF8  80                 	db	128
   249                           
   250                           ;Config register CONFIG1H @ 0x1FFF9
   251                           ;	Code Protect
   252                           ;	CP0 = OFF, Disabled
   253  1FFF9                     	org	131065
   254  1FFF9  F4                 	db	244
   255                           
   256                           ;Config register CONFIG2L @ 0x1FFFA
   257                           ;	Oscillator Selection bits
   258                           ;	OSC = INTOSC, Internal oscillator, port function on RA6 and RA7
   259                           ;	Secondary Clock Source T1OSCEN Enforcement
   260                           ;	T1DIG = 0x1, unprogrammed default
   261                           ;	Low-Power Timer1 Oscillator Enable bit
   262                           ;	LPT1OSC = 0x1, unprogrammed default
   263                           ;	Fail-Safe Clock Monitor Enable bit
   264                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   265                           ;	Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit
   266                           ;	IESO = OFF, Two-Speed Start-up disabled
   267  1FFFA                     	org	131066
   268  1FFFA  18                 	db	24
   269                           
   270                           ;Config register CONFIG2H @ 0x1FFFB
   271                           ;	unspecified, using default values
   272                           ;	Watchdog Timer Postscaler Select bits
   273                           ;	WDTPS = 0xF, unprogrammed default
   274  1FFFB                     	org	131067
   275  1FFFB  FF                 	db	255
   276                           
   277                           ;Config register CONFIG3L @ 0x1FFFC
   278                           ;	unspecified, using default values
   279                           ;	RTCC Reference Clock Select bit
   280                           ;	RTCSOSC = 0x1, unprogrammed default
   281  1FFFC                     	org	131068
   282  1FFFC  F2                 	db	242
   283                           
   284                           ;Config register CONFIG3H @ 0x1FFFD
   285                           ;	unspecified, using default values
   286                           ;	CCP2 MUX
   287                           ;	CCP2MX = 0x1, unprogrammed default
   288  1FFFD                     	org	131069
   289  1FFFD  F1                 	db	241
   290                           tosu	equ	0xFFF
   291                           tosh	equ	0xFFE
   292                           tosl	equ	0xFFD
   293                           stkptr	equ	0xFFC
   294                           pclatu	equ	0xFFB
   295                           pclath	equ	0xFFA
   296                           pcl	equ	0xFF9
   297                           tblptru	equ	0xFF8
   298                           tblptrh	equ	0xFF7
   299                           tblptrl	equ	0xFF6
   300                           tablat	equ	0xFF5
   301                           prodh	equ	0xFF4
   302                           prodl	equ	0xFF3
   303                           indf0	equ	0xFEF
   304                           postinc0	equ	0xFEE
   305                           postdec0	equ	0xFED
   306                           preinc0	equ	0xFEC
   307                           plusw0	equ	0xFEB
   308                           fsr0h	equ	0xFEA
   309                           fsr0l	equ	0xFE9
   310                           wreg	equ	0xFE8
   311                           indf1	equ	0xFE7
   312                           postinc1	equ	0xFE6
   313                           postdec1	equ	0xFE5
   314                           preinc1	equ	0xFE4
   315                           plusw1	equ	0xFE3
   316                           fsr1h	equ	0xFE2
   317                           fsr1l	equ	0xFE1
   318                           bsr	equ	0xFE0
   319                           indf2	equ	0xFDF
   320                           postinc2	equ	0xFDE
   321                           postdec2	equ	0xFDD
   322                           preinc2	equ	0xFDC
   323                           plusw2	equ	0xFDB
   324                           fsr2h	equ	0xFDA
   325                           fsr2l	equ	0xFD9
   326                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15           84      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0      30
                                              0 COMRAM     2     2      0
                        _delay_timer
 ---------------------------------------------------------------------------------
 (1) _delay_timer                                          0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _delay_timer

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
ABS                  0      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBANK8           100      0       0      21        0.0%
BANK8              100      0       0      22        0.0%
BITBANK9           100      0       0      23        0.0%
BANK9              100      0       0      24        0.0%
BITBANK10          100      0       0      25        0.0%
BANK10             100      0       0      26        0.0%
BITBANK11          100      0       0      27        0.0%
BANK11             100      0       0      28        0.0%
BITBANK12          100      0       0      29        0.0%
BANK12             100      0       0      30        0.0%
BITBANK13          100      0       0      31        0.0%
BANK13             100      0       0      32        0.0%
BITBANK14          100      0       0      33        0.0%
BANK14             100      0       0      34        0.0%
BITBANK15           54      0       0      35        0.0%
BANK15              54      0       0      36        0.0%
BIGRAM             F53      0       0      37        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.20 build 20200408173844 
Symbol Table                                                                                   Tue Feb 08 12:30:41 2022

                     l31 FF9E                       l23 FFC2                       l33 FFAC  
                     l34 FFB0                       u10 FFAC                       u11 FFA8  
                     u20 FFEE                       u21 FFEA                      l710 FF90  
                    l712 FF9C                      l720 FFCA                      l722 FFCE  
                    l714 FFB2                      l724 FFD2                      l726 FFEE  
                   _LATE 000F8D                     _main FFB2                     start 0000  
           ___param_bank 000000                    ?_main 0001                    _T1CON 000FCD  
                  _TMR1H 000FCF                    _TMR1L 000FCE                    _TRISE 000F96  
                  main@i 0001                    status 000FD8          __initialization FF8A  
           __end_of_main FFF8     __size_of_delay_timer 0022                   ??_main 0001  
          __activetblptr 000000               __accesstop 0060  __end_of__initialization FF8A  
          ___rparam_used 000001           __pcstackCOMRAM 0001                  __Hparam 0000  
                __Lparam 0000                  __pcinit FF8A                  __ramtop 1000  
                __ptext0 FFB2                  __ptext1 FF90                _T1CONbits 000FCD  
   end_of_initialization FF8A            ??_delay_timer 0001      __end_of_delay_timer FFB2  
    start_initialization FF8A              _delay_timer FF90                 _PIR1bits 000F9E  
               __Hrparam 0000                 __Lrparam 0000            __size_of_main 0046  
           ?_delay_timer 0001               _OSCCONbits 000FD3  
