<!doctype html>
<html lang="en">
  <head>
    <!-- Required meta tags -->
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1">

    <!-- Bootstrap CSS -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.0-beta3/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-eOJMYsd53ii+scO/bJGFsiCZc+5NDVN2yr8+0RDqr0Ql0h+rP48ckxlpbzKgwra6" crossorigin="anonymous">

    <title>SA Tutorial FCCM21</title>
  </head>
  <body>
    <nav class="navbar navbar-expand-lg navbar-light bg-light">
      <div class="collapse navbar-collapse justify-content-end">
        <ul class="navbar-nav me-2">
          <li class="nav-item">
            <a class="nav-link active" aria-current="page" href="#">Home</a>
          </li>
        </ul>
      </div>
    </nav>
    
    <div class="container mt-2">
      <div class="row">
        <h2 class="text-center">Productive Construction of High-Performance Systolic Arrays on FPGAs</h2>
      </div>
      <div class="row">
        <h3 class="text-center">FCCM Tutorial 2021</h3>
      </div>
      <div class="row">
        <h6 class="text-center">May 12</h6>
      </div>
      <div class="row">
        <h3> Organizers </h3>
        <div><a href="https://www.csl.cornell.edu/~zhiruz/">Zhiru Zhang</a> (Cornell University)</div>
        <div><a href="https://vast.cs.ucla.edu/people/faculty/jason-cong">Jason Cong</a> (UCLA)</div>
        <div><a href="https://www.intel.com/content/www/us/en/artificial-intelligence/bios/hongbo-rong.html">Hongbo Rong</a> (Intel Labs)</div>
      </div>
      <div class="row mt-4">
        <h3> Overview </h3>
        <p>Recent years have seen a growing number of application-specific systolic arrays (SAs) implemented on modern FPGAs for efficient compute acceleration. The characteristics of near-neighbor connections make SAs a great match for FPGAs, where it is particularly important to minimize long interconnects to meet the target clock frequency. However, it requires a tremendous amount of human effort to design and implement a high-performance SA for a given algorithm using the traditional RTL-based methodology. On the other hand, existing high-level synthesis (HLS) tools force the programmers to do “micro-coding” where many optimizations must be carried out through tedious code restructuring and/or insertion of vendor-specific pragmas. In this tutorial, we introduce our recent efforts on developing new programming models and automatic synthesis capabilities that enable FPGA programmers to productively build high-performance SAs.</p>
      </div>
      <div class="row mt-4">
        <h3> Schedule </h3>
        <p>Each segmant includes a technical presentation (30-35 mins) followed by a short demo and Q&A (5-10 mins).</p>
        <table class="table table-hover">
          <thead class="table-light">
            <tr>
              <th>Segment</th>
              <th>Speakers</th>
              <th>Resources</th>
              <th>Title & Abstract</th>
            </tr>
          </thread>
          <tbody>
            <tr>
              <th>1</th>
              <td><a href="https://vast.cs.ucla.edu/people/faculty/jason-cong" class="text-decoration-none">Jason Cong</a>, <a href="https://cadlab.cs.ucla.edu/~jaywang/" class="text-decoration-none">Jie Wang</a> (UCLA)</td>
              <td><a href="https://cornell-zhang.github.io/tutorial-fccm21/autosa_fccm21_final.pdf" class="text-decoration-none">Slides</a> Video</td>
              <td><b>AutoSA: A Polyhedral Compiler for High-Performance Systolic Arrays on FPGAs</b><br>AutoSA<a href="#c1" class="text-decoration-none">[1]</a>, an end-to-end compilation framework for generating systolic arrays on FPGA. AutoSA is based on the polyhedral framework, and further incorporates a set of optimizations on different dimensions to boost performance.  As an example, we also show how AutoSA is used in an end-to-end deep learning acceleration framework FlexCNN<a href="#c2" class="text-decoration-none">[2]</a>.</td>
            </tr>
            <tr>
              <th>2</th>
              <td><a href="https://www.intel.com/content/www/us/en/artificial-intelligence/bios/hongbo-rong.html" class="text-decoration-none">Hongbo Rong</a> (Intel Labs)</td>
              <td><a href="https://cornell-zhang.github.io/tutorial-fccm21/T2S-FCCM-2021-tutorial.pdf" class="text-decoration-none">Slides</a> Video</td>
              <td><b>T2S: Programming Spatial Architectures for Productive Performance</b><br>T2S/SuSy<a href="#c3" class="text-decoration-none">[3]</a><a href="#c4" class="text-decoration-none">[4]</a>, a programming framework built upon Halide for productively building high-performance SAs on FPGAs. T2S decouples the algorithm specification from spatial optimizations, where the former can concisely express any systolic algorithm while the latter can describe essential optimizations for systolic arrays.</td>
            </tr>
            <tr>
              <th>3</th>
              <td><a href="https://www.csl.cornell.edu/~yl2666/" class="text-decoration-none">Yi-Hsiang Lai</a>, <a href="https://www.csl.cornell.edu/~xiangs/" class="text-decoration-none">Shaojie Xiang</a> (Cornell University)</td>
              <td><a href="https://cornell-zhang.github.io/tutorial-fccm21/heterocl-fccm-tutorial-may2021.pdf" class="text-decoration-none">Slides</a> Video</td>
              <td><b>Building High-Performance Systolic Arrays with HeteroCL</b><br>HeteroCL<a href="#c5" class="text-decoration-none">[5]</a>, a Python-based DSL and an automated compilation flow that maps the input algorithm into special-purpose accelerators through HLS. HeteroCL integrates AutoSA as a compiler backend for mapping systolic algorithms to efficient SA architectures.</td>
            </tr>
          </tbody>
        </table>
      </div>
      <div class="row mt-4">
        <h3> Resources </h3>
        <ul class="list-group">
          <li class="list-group-item">AutoSA GitHub: <a href="https://github.com/UCLA-VAST/AutoSA">Link</a></li>
          <li class="list-group-item">T2S Tutorial: <a href="https://github.com/intel/FPGA-Devcloud/tree/master/main/QuickStartGuides/T2S">Link</a></li>
          <li class="list-group-item">HeteroCL GitHub: <a href="https://github.com/cornell-zhang/heterocl">Link</a></li>
          <li class="list-group-item">HeteroCL Official Website: <a href="https://heterocl.csl.cornell.edu/">Link</a></li>
          <li class="list-group-item">HeteroCL ConvNet Demo Code: <a href="https://github.com/cornell-zhang/heterocl/tree/heteroflow/samples/convnet">Link</a></li>
        <ul>
        
      </div>
      <div class="row mt-4">
        <h3> Publications </h3>
        <ul class="list-group">
          <li class="list-group-item" id="c1">[1] J. Wang, L. Guo, and J. Cong, <b>AutoSA: A Polyhedral Compiler for High-Performance Systolic Arrays on FPGA,</b> FPGA 2021.</li>
          <li class="list-group-item" id="c2">[2] A. Sohrabizadeh, J. Wang, and J. Cong, <b>End-to-End Optimization of Deep Learning Applications,</b> FPGA 2020.</li>
          <li class="list-group-item" id="c3">[3] N. Srivastava, H. Rong, P. Barua, G. Feng, H. Cao, Z. Zhang, D. Albonesi, V. Sarkar, W. Chen, P. Petersen, G. Lowney, A. Herr, C. Hughes, T. Mattson, and P. Dubey, <b>T2S-Tensor: Productively Generating High-Performance Spatial Hardware for Dense Tensor Computations,</b> FCCM 2019.</li>
          <li class="list-group-item" id="c4">[4] Y.-H. Lai, H. Rong, S. Zheng, W. Zhang, X. Cui, Y. Jia, J. Wang, B. Sullivan, Z. Zhang, Y. Liang, Y. Zhang, J. Cong, N. George, J. Alvarez, C. Hughes, and P. Dubey, <b>SuSy: A Programming Model for Productive Construction of High-Performance Systolic Arrays on FPGAs,</b> ICCAD 2020.</li>
          <li class="list-group-item" id="c5">[5] Y.-H. Lai, Y. Chi, Y. Hu, J. Wang, C. H. Yu, Y. Zhou, J. Cong, and Z. Zhang, <b>HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Reconfigurable Computing,</b> FPGA 2019.</li>
        <ul>
      </div>
    </div>

  </body>
</html>


