-- VHDL for IBM SMS ALD page 16.40.02.1
-- Title: ADDER NUMERIC CONT-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/5/2020 8:00:27 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_16_40_02_1_ADDER_NUMERIC_CONT_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_MPLY_DOT_U_OR_Y_OR_X_DOT_B_DOT_3:	 in STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B1_4:	 in STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B5_8:	 in STD_LOGIC;
		MS_DIV_DOT_B:	 in STD_LOGIC;
		MS_A_OR_S_DOT_B_CYCLE:	 in STD_LOGIC;
		MS_RA_OR_RS_DOT_B_DOT_NOT_1401:	 in STD_LOGIC;
		MS_X_CYCLE_DOT_NOT_CR_DISABLE:	 in STD_LOGIC;
		MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN:	 in STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B9_DOT_NOT_ZERO_BAL:	 in STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B9_DOT_STAR:	 in STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B5_8:	 in STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B1_4:	 in STD_LOGIC;
		MS_DIV_DOT_2_DOT_D:	 in STD_LOGIC;
		MS_MPLY_DOT_U_OR_Y_OR_X_DOT_B_DOT_1:	 in STD_LOGIC;
		MS_MPLY_DOT_N_OR_1_OR_2_OR_3_DOT_D:	 in STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_B0_DOT_STAR:	 in STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B9_DOT_ZERO_BAL:	 in STD_LOGIC;
		MS_RA_OR_RS_DOT_B_DOT_X_DOT_1401:	 in STD_LOGIC;
		PB_USE_ADDER_NU_1:	 out STD_LOGIC;
		MB_USE_B_CH_NU_STAR_ARITH:	 out STD_LOGIC;
		MB_ASSEMBLY_CH_NU_ZERO_INSERT:	 out STD_LOGIC);
end ALD_16_40_02_1_ADDER_NUMERIC_CONT_ACC;

architecture behavioral of ALD_16_40_02_1_ADDER_NUMERIC_CONT_ACC is 

	signal OUT_3A_G: STD_LOGIC;
	signal OUT_2A_B: STD_LOGIC;
	signal OUT_3B_G: STD_LOGIC;
	signal OUT_2B_B: STD_LOGIC;
	signal OUT_3C_C: STD_LOGIC;
	signal OUT_2D_C: STD_LOGIC;
	signal OUT_3E_G: STD_LOGIC;
	signal OUT_3G_G: STD_LOGIC;
	signal OUT_2G_M: STD_LOGIC;
	signal OUT_DOT_3A: STD_LOGIC;
	signal OUT_DOT_2D: STD_LOGIC;
	signal OUT_DOT_3B: STD_LOGIC;
	signal OUT_DOT_1G: STD_LOGIC;

begin

	OUT_3A_G <= NOT(MS_MPLY_DOT_U_OR_Y_OR_X_DOT_B_DOT_3 );
	OUT_2A_B <= NOT OUT_DOT_3A;
	OUT_3B_G <= NOT(MS_DIV_DOT_B AND MS_A_OR_S_DOT_B_CYCLE AND MS_RA_OR_RS_DOT_B_DOT_NOT_1401 );
	OUT_2B_B <= NOT OUT_DOT_3B;
	OUT_3C_C <= NOT(MS_X_CYCLE_DOT_NOT_CR_DISABLE AND MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN );
	OUT_2D_C <= NOT OUT_3E_G;
	OUT_3E_G <= NOT(MS_DIV_DOT_2_DOT_D );
	OUT_3G_G <= NOT(MS_RA_OR_RS_DOT_B_DOT_X_DOT_1401 AND MS_MPLY_DOT_N_OR_1_OR_2_OR_3_DOT_D AND MS_MPLY_DOT_U_OR_Y_OR_X_DOT_B_DOT_1 );
	OUT_2G_M <= NOT OUT_3G_G;
	OUT_DOT_3A <= OUT_3A_G OR OUT_3B_G OR OUT_3C_C;
	OUT_DOT_2D <= OUT_2D_C AND MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B9_DOT_NOT_ZERO_BAL AND MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B9_DOT_STAR AND MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B5_8 AND MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B1_4;
	OUT_DOT_3B <= OUT_2A_B AND MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B1_4 AND MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B5_8;
	OUT_DOT_1G <= OUT_2G_M AND MB_MPLY_DOT_MQ_DOT_B_DOT_B0_DOT_STAR AND MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B9_DOT_ZERO_BAL;

	PB_USE_ADDER_NU_1 <= OUT_2B_B;
	MB_USE_B_CH_NU_STAR_ARITH <= OUT_DOT_2D;
	MB_ASSEMBLY_CH_NU_ZERO_INSERT <= OUT_DOT_1G;


end;
