INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/davil/Cafetera/Trabajo-VHDL/Cafetera_3/Cafetera_3.sim/sim_1/synth/timing/xsim/Top_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDGEDTCTR
INFO: [VRFC 10-311] analyzing module Frec_div
INFO: [VRFC 10-311] analyzing module SYNCHRNZR
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-311] analyzing module controler
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/davil/Cafetera/Trabajo-VHDL/Cafetera_3/Cafetera_3.srcs/sim_1/imports/new/Top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_tb'
