
As9_switchintr_ADC_I2CLCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001104  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000003c  08001294  08001294  00002294  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080012d0  080012d0  00003054  2**0
                  CONTENTS
  4 .ARM          00000008  080012d0  080012d0  000022d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080012d8  080012d8  00003054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080012d8  080012d8  000022d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080012dc  080012dc  000022dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000054  20000000  080012e0  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00003054  2**0
                  CONTENTS
 10 .bss          0000016c  20000054  20000054  00003054  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200001c0  200001c0  00003054  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00003054  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001bda  00000000  00000000  0000307e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000884  00000000  00000000  00004c58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000198  00000000  00000000  000054e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000010e  00000000  00000000  00005678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019558  00000000  00000000  00005786  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00002332  00000000  00000000  0001ecde  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008c465  00000000  00000000  00021010  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000ad475  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000934  00000000  00000000  000ad4b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 0000001f  00000000  00000000  000addec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000006f  00000000  00000000  000ade0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000054 	.word	0x20000054
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800127c 	.word	0x0800127c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000058 	.word	0x20000058
 80001cc:	0800127c 	.word	0x0800127c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <ADC_Init>:

#include "adc.h"

// Sensor --> Channel 0 i.e. PA.1

void ADC_Init(void) {
 8000270:	b480      	push	{r7}
 8000272:	af00      	add	r7, sp, #0
	//1. Enable GPIO peripheral clock
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8000274:	4b17      	ldr	r3, [pc, #92]	@ (80002d4 <ADC_Init+0x64>)
 8000276:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000278:	4a16      	ldr	r2, [pc, #88]	@ (80002d4 <ADC_Init+0x64>)
 800027a:	f043 0301 	orr.w	r3, r3, #1
 800027e:	6313      	str	r3, [r2, #48]	@ 0x30
	//2. Configure GPIO pin as analog mode (MODER = 0b11).
	GPIOA->MODER |= BV(1*2) | BV(1*2+1);
 8000280:	4b15      	ldr	r3, [pc, #84]	@ (80002d8 <ADC_Init+0x68>)
 8000282:	681b      	ldr	r3, [r3, #0]
 8000284:	4a14      	ldr	r2, [pc, #80]	@ (80002d8 <ADC_Init+0x68>)
 8000286:	f043 030c 	orr.w	r3, r3, #12
 800028a:	6013      	str	r3, [r2, #0]
	//3. Enable ADC peripheral clock
	RCC->APB2ENR |= RCC_APB2ENR_ADC2EN;
 800028c:	4b11      	ldr	r3, [pc, #68]	@ (80002d4 <ADC_Init+0x64>)
 800028e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000290:	4a10      	ldr	r2, [pc, #64]	@ (80002d4 <ADC_Init+0x64>)
 8000292:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000296:	6453      	str	r3, [r2, #68]	@ 0x44
	//4. Set ADC resolution as 12-bits (CR1 RES = 0b00).
	ADC2->CR1 &= ~(ADC_CR1_RES_0 | ADC_CR1_RES_1);
 8000298:	4b10      	ldr	r3, [pc, #64]	@ (80002dc <ADC_Init+0x6c>)
 800029a:	685b      	ldr	r3, [r3, #4]
 800029c:	4a0f      	ldr	r2, [pc, #60]	@ (80002dc <ADC_Init+0x6c>)
 800029e:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 80002a2:	6053      	str	r3, [r2, #4]
	//5. Enable single conversion (CR2 CONT = 0b0)
	ADC2->CR2 &= ~ADC_CR2_CONT;
 80002a4:	4b0d      	ldr	r3, [pc, #52]	@ (80002dc <ADC_Init+0x6c>)
 80002a6:	689b      	ldr	r3, [r3, #8]
 80002a8:	4a0c      	ldr	r2, [pc, #48]	@ (80002dc <ADC_Init+0x6c>)
 80002aa:	f023 0302 	bic.w	r3, r3, #2
 80002ae:	6093      	str	r3, [r2, #8]
	//6. Set number of conversions in a sequence (SQR1 L(3:0) = 0b0000 for 1 conversion)
	ADC2->SQR1 |= (0 << ADC_SQR1_L_Pos);
 80002b0:	4b0a      	ldr	r3, [pc, #40]	@ (80002dc <ADC_Init+0x6c>)
 80002b2:	4a0a      	ldr	r2, [pc, #40]	@ (80002dc <ADC_Init+0x6c>)
 80002b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80002b6:	62d3      	str	r3, [r2, #44]	@ 0x2c
	//7. Set channel number for conversions in sequence (e.g. SQR3 (4:0) = 0b00000 for channel 0).
	ADC2->SQR3 |= (0 << ADC_SQR3_SQ1_Pos);
 80002b8:	4b08      	ldr	r3, [pc, #32]	@ (80002dc <ADC_Init+0x6c>)
 80002ba:	4a08      	ldr	r2, [pc, #32]	@ (80002dc <ADC_Init+0x6c>)
 80002bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80002be:	6353      	str	r3, [r2, #52]	@ 0x34
	//8. Enable ADC (CR2 ADON=0b1)
	ADC2->CR2 |= ADC_CR2_ADON;
 80002c0:	4b06      	ldr	r3, [pc, #24]	@ (80002dc <ADC_Init+0x6c>)
 80002c2:	689b      	ldr	r3, [r3, #8]
 80002c4:	4a05      	ldr	r2, [pc, #20]	@ (80002dc <ADC_Init+0x6c>)
 80002c6:	f043 0301 	orr.w	r3, r3, #1
 80002ca:	6093      	str	r3, [r2, #8]
}
 80002cc:	bf00      	nop
 80002ce:	46bd      	mov	sp, r7
 80002d0:	bc80      	pop	{r7}
 80002d2:	4770      	bx	lr
 80002d4:	40023800 	.word	0x40023800
 80002d8:	40020000 	.word	0x40020000
 80002dc:	40012100 	.word	0x40012100

080002e0 <ADC_GetValue>:

uint16_t ADC_GetValue(void) {
 80002e0:	b480      	push	{r7}
 80002e2:	b083      	sub	sp, #12
 80002e4:	af00      	add	r7, sp, #0
	//1. Start the conversion (CR2 SWSTART)
	ADC2->CR2 |= ADC_CR2_SWSTART;
 80002e6:	4b0b      	ldr	r3, [pc, #44]	@ (8000314 <ADC_GetValue+0x34>)
 80002e8:	689b      	ldr	r3, [r3, #8]
 80002ea:	4a0a      	ldr	r2, [pc, #40]	@ (8000314 <ADC_GetValue+0x34>)
 80002ec:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80002f0:	6093      	str	r3, [r2, #8]
	//2. Wait for end of conversion (SR EOC bit)
	while(!(ADC2->SR & ADC_SR_EOC));
 80002f2:	bf00      	nop
 80002f4:	4b07      	ldr	r3, [pc, #28]	@ (8000314 <ADC_GetValue+0x34>)
 80002f6:	681b      	ldr	r3, [r3, #0]
 80002f8:	f003 0302 	and.w	r3, r3, #2
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d0f9      	beq.n	80002f4 <ADC_GetValue+0x14>
	//3. Read ADC data register (DR)
	uint16_t val = ADC2->DR;
 8000300:	4b04      	ldr	r3, [pc, #16]	@ (8000314 <ADC_GetValue+0x34>)
 8000302:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000304:	80fb      	strh	r3, [r7, #6]
	return val;
 8000306:	88fb      	ldrh	r3, [r7, #6]
}
 8000308:	4618      	mov	r0, r3
 800030a:	370c      	adds	r7, #12
 800030c:	46bd      	mov	sp, r7
 800030e:	bc80      	pop	{r7}
 8000310:	4770      	bx	lr
 8000312:	bf00      	nop
 8000314:	40012100 	.word	0x40012100

08000318 <I2C_Init>:
Date: Sep 24, 2024
*/

#include "i2c.h"

void I2C_Init(void) {
 8000318:	b480      	push	{r7}
 800031a:	af00      	add	r7, sp, #0
	// PB6, PB7 -- GPIO Init -- MODER, AFRL, PUPDR, CLKEN
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 800031c:	4b2c      	ldr	r3, [pc, #176]	@ (80003d0 <I2C_Init+0xb8>)
 800031e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000320:	4a2b      	ldr	r2, [pc, #172]	@ (80003d0 <I2C_Init+0xb8>)
 8000322:	f043 0302 	orr.w	r3, r3, #2
 8000326:	6313      	str	r3, [r2, #48]	@ 0x30
	GPIOB->MODER |= (BV(SCL_PIN*2+1) | BV(SDA_PIN*2+1));
 8000328:	4b2a      	ldr	r3, [pc, #168]	@ (80003d4 <I2C_Init+0xbc>)
 800032a:	681b      	ldr	r3, [r3, #0]
 800032c:	4a29      	ldr	r2, [pc, #164]	@ (80003d4 <I2C_Init+0xbc>)
 800032e:	f443 4320 	orr.w	r3, r3, #40960	@ 0xa000
 8000332:	6013      	str	r3, [r2, #0]
	GPIOB->MODER &= ~(BV(SCL_PIN*2) | BV(SDA_PIN*2));
 8000334:	4b27      	ldr	r3, [pc, #156]	@ (80003d4 <I2C_Init+0xbc>)
 8000336:	681b      	ldr	r3, [r3, #0]
 8000338:	4a26      	ldr	r2, [pc, #152]	@ (80003d4 <I2C_Init+0xbc>)
 800033a:	f423 43a0 	bic.w	r3, r3, #20480	@ 0x5000
 800033e:	6013      	str	r3, [r2, #0]
    GPIOB->PUPDR &= ~(BV(SCL_PIN*2+1) | BV(SDA_PIN*2+1) | BV(SCL_PIN*2) | BV(SDA_PIN*2)); // no pull-up/down
 8000340:	4b24      	ldr	r3, [pc, #144]	@ (80003d4 <I2C_Init+0xbc>)
 8000342:	68db      	ldr	r3, [r3, #12]
 8000344:	4a23      	ldr	r2, [pc, #140]	@ (80003d4 <I2C_Init+0xbc>)
 8000346:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800034a:	60d3      	str	r3, [r2, #12]
    // choose AF4 for I2C1 in Alternate Function registers
    GPIOB->AFR[0] |= BV(30) | BV(26);
 800034c:	4b21      	ldr	r3, [pc, #132]	@ (80003d4 <I2C_Init+0xbc>)
 800034e:	6a1b      	ldr	r3, [r3, #32]
 8000350:	4a20      	ldr	r2, [pc, #128]	@ (80003d4 <I2C_Init+0xbc>)
 8000352:	f043 4388 	orr.w	r3, r3, #1140850688	@ 0x44000000
 8000356:	6213      	str	r3, [r2, #32]
    GPIOB->AFR[0] &= ~(BV(31) | BV(29) | BV(28) | BV(27) | BV(25) | BV(24));
 8000358:	4b1e      	ldr	r3, [pc, #120]	@ (80003d4 <I2C_Init+0xbc>)
 800035a:	6a1b      	ldr	r3, [r3, #32]
 800035c:	4a1d      	ldr	r2, [pc, #116]	@ (80003d4 <I2C_Init+0xbc>)
 800035e:	f023 433b 	bic.w	r3, r3, #3137339392	@ 0xbb000000
 8000362:	6213      	str	r3, [r2, #32]

	// I2C1 Init -- CR1, CR2, CCR, TRISE, CLKEN
    RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;
 8000364:	4b1a      	ldr	r3, [pc, #104]	@ (80003d0 <I2C_Init+0xb8>)
 8000366:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000368:	4a19      	ldr	r2, [pc, #100]	@ (80003d0 <I2C_Init+0xb8>)
 800036a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800036e:	6413      	str	r3, [r2, #64]	@ 0x40
    // reset and clear reg
    I2C1->CR1 = I2C_CR1_SWRST;
 8000370:	4b19      	ldr	r3, [pc, #100]	@ (80003d8 <I2C_Init+0xc0>)
 8000372:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000376:	601a      	str	r2, [r3, #0]
    I2C1->CR1 = 0;
 8000378:	4b17      	ldr	r3, [pc, #92]	@ (80003d8 <I2C_Init+0xc0>)
 800037a:	2200      	movs	r2, #0
 800037c:	601a      	str	r2, [r3, #0]
    // set pclk in CR2 (16 MHz)
    I2C1->CR2 |= 16;
 800037e:	4b16      	ldr	r3, [pc, #88]	@ (80003d8 <I2C_Init+0xc0>)
 8000380:	685b      	ldr	r3, [r3, #4]
 8000382:	4a15      	ldr	r2, [pc, #84]	@ (80003d8 <I2C_Init+0xc0>)
 8000384:	f043 0310 	orr.w	r3, r3, #16
 8000388:	6053      	str	r3, [r2, #4]
    // set i2c bitrate to 100KHz (std mode)
    I2C1->CCR &= ~I2C_CCR_FS; // change mode to standard mode
 800038a:	4b13      	ldr	r3, [pc, #76]	@ (80003d8 <I2C_Init+0xc0>)
 800038c:	69db      	ldr	r3, [r3, #28]
 800038e:	4a12      	ldr	r2, [pc, #72]	@ (80003d8 <I2C_Init+0xc0>)
 8000390:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000394:	61d3      	str	r3, [r2, #28]
    I2C1->CCR |= 80;			// CCR = Ton / Tpclk = 5 / 0.0625 = 80
 8000396:	4b10      	ldr	r3, [pc, #64]	@ (80003d8 <I2C_Init+0xc0>)
 8000398:	69db      	ldr	r3, [r3, #28]
 800039a:	4a0f      	ldr	r2, [pc, #60]	@ (80003d8 <I2C_Init+0xc0>)
 800039c:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 80003a0:	61d3      	str	r3, [r2, #28]
    // standard mode Max Trise = 1000 ns
    // set Trise = Max Trise / Tpclk = 1000 / 62.5 = 17
    I2C1->TRISE |= 17;
 80003a2:	4b0d      	ldr	r3, [pc, #52]	@ (80003d8 <I2C_Init+0xc0>)
 80003a4:	6a1b      	ldr	r3, [r3, #32]
 80003a6:	4a0c      	ldr	r2, [pc, #48]	@ (80003d8 <I2C_Init+0xc0>)
 80003a8:	f043 0311 	orr.w	r3, r3, #17
 80003ac:	6213      	str	r3, [r2, #32]
    // Enable Ack
    I2C1->CR1 |= I2C_CR1_ACK;
 80003ae:	4b0a      	ldr	r3, [pc, #40]	@ (80003d8 <I2C_Init+0xc0>)
 80003b0:	681b      	ldr	r3, [r3, #0]
 80003b2:	4a09      	ldr	r2, [pc, #36]	@ (80003d8 <I2C_Init+0xc0>)
 80003b4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80003b8:	6013      	str	r3, [r2, #0]
    // Enable I2C
    I2C1->CR1 |= I2C_CR1_PE;
 80003ba:	4b07      	ldr	r3, [pc, #28]	@ (80003d8 <I2C_Init+0xc0>)
 80003bc:	681b      	ldr	r3, [r3, #0]
 80003be:	4a06      	ldr	r2, [pc, #24]	@ (80003d8 <I2C_Init+0xc0>)
 80003c0:	f043 0301 	orr.w	r3, r3, #1
 80003c4:	6013      	str	r3, [r2, #0]
}
 80003c6:	bf00      	nop
 80003c8:	46bd      	mov	sp, r7
 80003ca:	bc80      	pop	{r7}
 80003cc:	4770      	bx	lr
 80003ce:	bf00      	nop
 80003d0:	40023800 	.word	0x40023800
 80003d4:	40020400 	.word	0x40020400
 80003d8:	40005400 	.word	0x40005400

080003dc <I2C_Start>:

void I2C_Start(void) {
 80003dc:	b480      	push	{r7}
 80003de:	af00      	add	r7, sp, #0
	// CR1 -- send start bit
    I2C1->CR1 |= I2C_CR1_START;
 80003e0:	4b08      	ldr	r3, [pc, #32]	@ (8000404 <I2C_Start+0x28>)
 80003e2:	681b      	ldr	r3, [r3, #0]
 80003e4:	4a07      	ldr	r2, [pc, #28]	@ (8000404 <I2C_Start+0x28>)
 80003e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80003ea:	6013      	str	r3, [r2, #0]
	// SR1 -- poll for SB (start bit sent)
    while(!(I2C1->SR1 & I2C_SR1_SB));
 80003ec:	bf00      	nop
 80003ee:	4b05      	ldr	r3, [pc, #20]	@ (8000404 <I2C_Start+0x28>)
 80003f0:	695b      	ldr	r3, [r3, #20]
 80003f2:	f003 0301 	and.w	r3, r3, #1
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d0f9      	beq.n	80003ee <I2C_Start+0x12>
}
 80003fa:	bf00      	nop
 80003fc:	bf00      	nop
 80003fe:	46bd      	mov	sp, r7
 8000400:	bc80      	pop	{r7}
 8000402:	4770      	bx	lr
 8000404:	40005400 	.word	0x40005400

08000408 <I2C_Stop>:
void I2C_RepeatStart(void) {
	I2C_Start();
}
void I2C_Stop(void) {
 8000408:	b480      	push	{r7}
 800040a:	af00      	add	r7, sp, #0
	// CR1 -- send stop bit
    I2C1->CR1 |= I2C_CR1_STOP;
 800040c:	4b08      	ldr	r3, [pc, #32]	@ (8000430 <I2C_Stop+0x28>)
 800040e:	681b      	ldr	r3, [r3, #0]
 8000410:	4a07      	ldr	r2, [pc, #28]	@ (8000430 <I2C_Stop+0x28>)
 8000412:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000416:	6013      	str	r3, [r2, #0]
    // SR2 -- poll for bus to be release
    while(!(I2C1->SR2 & I2C_SR2_BUSY));
 8000418:	bf00      	nop
 800041a:	4b05      	ldr	r3, [pc, #20]	@ (8000430 <I2C_Stop+0x28>)
 800041c:	699b      	ldr	r3, [r3, #24]
 800041e:	f003 0302 	and.w	r3, r3, #2
 8000422:	2b00      	cmp	r3, #0
 8000424:	d0f9      	beq.n	800041a <I2C_Stop+0x12>
}
 8000426:	bf00      	nop
 8000428:	bf00      	nop
 800042a:	46bd      	mov	sp, r7
 800042c:	bc80      	pop	{r7}
 800042e:	4770      	bx	lr
 8000430:	40005400 	.word	0x40005400

08000434 <I2C_SendSlaveAddr>:
void I2C_SendSlaveAddr(uint8_t slaveAddr) {
 8000434:	b480      	push	{r7}
 8000436:	b083      	sub	sp, #12
 8000438:	af00      	add	r7, sp, #0
 800043a:	4603      	mov	r3, r0
 800043c:	71fb      	strb	r3, [r7, #7]
	// DR -- write slave addr in data regr
    I2C1->DR = slaveAddr;
 800043e:	4a09      	ldr	r2, [pc, #36]	@ (8000464 <I2C_SendSlaveAddr+0x30>)
 8000440:	79fb      	ldrb	r3, [r7, #7]
 8000442:	6113      	str	r3, [r2, #16]
	// SR1 -- poll for addr is transferred
    while (!(I2C1->SR1 & I2C_SR1_ADDR));
 8000444:	bf00      	nop
 8000446:	4b07      	ldr	r3, [pc, #28]	@ (8000464 <I2C_SendSlaveAddr+0x30>)
 8000448:	695b      	ldr	r3, [r3, #20]
 800044a:	f003 0302 	and.w	r3, r3, #2
 800044e:	2b00      	cmp	r3, #0
 8000450:	d0f9      	beq.n	8000446 <I2C_SendSlaveAddr+0x12>
    // dummy read to clear flags
    (void)I2C1->SR1;
 8000452:	4b04      	ldr	r3, [pc, #16]	@ (8000464 <I2C_SendSlaveAddr+0x30>)
 8000454:	695b      	ldr	r3, [r3, #20]
    (void)I2C1->SR2;
 8000456:	4b03      	ldr	r3, [pc, #12]	@ (8000464 <I2C_SendSlaveAddr+0x30>)
 8000458:	699b      	ldr	r3, [r3, #24]
}
 800045a:	bf00      	nop
 800045c:	370c      	adds	r7, #12
 800045e:	46bd      	mov	sp, r7
 8000460:	bc80      	pop	{r7}
 8000462:	4770      	bx	lr
 8000464:	40005400 	.word	0x40005400

08000468 <I2C_SendData>:
void I2C_SendData(uint8_t data) {
 8000468:	b480      	push	{r7}
 800046a:	b083      	sub	sp, #12
 800046c:	af00      	add	r7, sp, #0
 800046e:	4603      	mov	r3, r0
 8000470:	71fb      	strb	r3, [r7, #7]
	// SR1 -- wait while previous data is not transmitted
	while (!(I2C1->SR1 & I2C_SR1_TXE));
 8000472:	bf00      	nop
 8000474:	4b0a      	ldr	r3, [pc, #40]	@ (80004a0 <I2C_SendData+0x38>)
 8000476:	695b      	ldr	r3, [r3, #20]
 8000478:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800047c:	2b00      	cmp	r3, #0
 800047e:	d0f9      	beq.n	8000474 <I2C_SendData+0xc>
	// DR -- write data in data regr
    I2C1->DR = data;
 8000480:	4a07      	ldr	r2, [pc, #28]	@ (80004a0 <I2C_SendData+0x38>)
 8000482:	79fb      	ldrb	r3, [r7, #7]
 8000484:	6113      	str	r3, [r2, #16]
	// SR1 -- poll for BTF is transferred
    while (!(I2C1->SR1 & I2C_SR1_BTF));
 8000486:	bf00      	nop
 8000488:	4b05      	ldr	r3, [pc, #20]	@ (80004a0 <I2C_SendData+0x38>)
 800048a:	695b      	ldr	r3, [r3, #20]
 800048c:	f003 0304 	and.w	r3, r3, #4
 8000490:	2b00      	cmp	r3, #0
 8000492:	d0f9      	beq.n	8000488 <I2C_SendData+0x20>
}
 8000494:	bf00      	nop
 8000496:	bf00      	nop
 8000498:	370c      	adds	r7, #12
 800049a:	46bd      	mov	sp, r7
 800049c:	bc80      	pop	{r7}
 800049e:	4770      	bx	lr
 80004a0:	40005400 	.word	0x40005400

080004a4 <I2C_IsDeviceReady>:
	// read content and clear flags
	uint16_t val = I2C1->DR;
	return val;
}

int I2C_IsDeviceReady(uint8_t slaveAddr) {
 80004a4:	b480      	push	{r7}
 80004a6:	b083      	sub	sp, #12
 80004a8:	af00      	add	r7, sp, #0
 80004aa:	4603      	mov	r3, r0
 80004ac:	71fb      	strb	r3, [r7, #7]
	// DR -- write slave addr in data regr
    I2C1->DR = slaveAddr;
 80004ae:	4a0a      	ldr	r2, [pc, #40]	@ (80004d8 <I2C_IsDeviceReady+0x34>)
 80004b0:	79fb      	ldrb	r3, [r7, #7]
 80004b2:	6113      	str	r3, [r2, #16]
	// SR1 -- poll for addr is transferred
    while (!(I2C1->SR1 & I2C_SR1_ADDR));
 80004b4:	bf00      	nop
 80004b6:	4b08      	ldr	r3, [pc, #32]	@ (80004d8 <I2C_IsDeviceReady+0x34>)
 80004b8:	695b      	ldr	r3, [r3, #20]
 80004ba:	f003 0302 	and.w	r3, r3, #2
 80004be:	2b00      	cmp	r3, #0
 80004c0:	d0f9      	beq.n	80004b6 <I2C_IsDeviceReady+0x12>
    // dummy read to clear flags
    (void)I2C1->SR1;
 80004c2:	4b05      	ldr	r3, [pc, #20]	@ (80004d8 <I2C_IsDeviceReady+0x34>)
 80004c4:	695b      	ldr	r3, [r3, #20]
    (void)I2C1->SR2;
 80004c6:	4b04      	ldr	r3, [pc, #16]	@ (80004d8 <I2C_IsDeviceReady+0x34>)
 80004c8:	699b      	ldr	r3, [r3, #24]
    return 1;
 80004ca:	2301      	movs	r3, #1
}
 80004cc:	4618      	mov	r0, r3
 80004ce:	370c      	adds	r7, #12
 80004d0:	46bd      	mov	sp, r7
 80004d2:	bc80      	pop	{r7}
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop
 80004d8:	40005400 	.word	0x40005400

080004dc <DelayMs>:
uint32_t DWT_Init(void);

#ifndef DELAY_MS
#define DELAY_MS

static inline void DelayMs(volatile uint32_t ms) {
 80004dc:	b480      	push	{r7}
 80004de:	b085      	sub	sp, #20
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 80004e4:	4b0e      	ldr	r3, [pc, #56]	@ (8000520 <DelayMs+0x44>)
 80004e6:	685b      	ldr	r3, [r3, #4]
 80004e8:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 80004ea:	4b0e      	ldr	r3, [pc, #56]	@ (8000524 <DelayMs+0x48>)
 80004ec:	681b      	ldr	r3, [r3, #0]
 80004ee:	4a0e      	ldr	r2, [pc, #56]	@ (8000528 <DelayMs+0x4c>)
 80004f0:	fba2 2303 	umull	r2, r3, r2, r3
 80004f4:	099b      	lsrs	r3, r3, #6
 80004f6:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	68ba      	ldr	r2, [r7, #8]
 80004fc:	fb02 f303 	mul.w	r3, r2, r3
 8000500:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 8000502:	bf00      	nop
 8000504:	4b06      	ldr	r3, [pc, #24]	@ (8000520 <DelayMs+0x44>)
 8000506:	685a      	ldr	r2, [r3, #4]
 8000508:	68fb      	ldr	r3, [r7, #12]
 800050a:	1ad2      	subs	r2, r2, r3
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	429a      	cmp	r2, r3
 8000510:	d3f8      	bcc.n	8000504 <DelayMs+0x28>
}
 8000512:	bf00      	nop
 8000514:	bf00      	nop
 8000516:	3714      	adds	r7, #20
 8000518:	46bd      	mov	sp, r7
 800051a:	bc80      	pop	{r7}
 800051c:	4770      	bx	lr
 800051e:	bf00      	nop
 8000520:	e0001000 	.word	0xe0001000
 8000524:	20000000 	.word	0x20000000
 8000528:	10624dd3 	.word	0x10624dd3

0800052c <Lcd_Write4BitAndCtrl>:
 *      Author: Nilesh
 */

#include "i2c_lcd.h"

void Lcd_Write4BitAndCtrl(uint8_t val) {
 800052c:	b580      	push	{r7, lr}
 800052e:	b082      	sub	sp, #8
 8000530:	af00      	add	r7, sp, #0
 8000532:	4603      	mov	r3, r0
 8000534:	71fb      	strb	r3, [r7, #7]
	I2C_Start();
 8000536:	f7ff ff51 	bl	80003dc <I2C_Start>
	I2C_SendSlaveAddr(LCD_SLAVE_ADDR_W);
 800053a:	204e      	movs	r0, #78	@ 0x4e
 800053c:	f7ff ff7a 	bl	8000434 <I2C_SendSlaveAddr>
	I2C_SendData(val);
 8000540:	79fb      	ldrb	r3, [r7, #7]
 8000542:	4618      	mov	r0, r3
 8000544:	f7ff ff90 	bl	8000468 <I2C_SendData>
	I2C_Stop();
 8000548:	f7ff ff5e 	bl	8000408 <I2C_Stop>
}
 800054c:	bf00      	nop
 800054e:	3708      	adds	r7, #8
 8000550:	46bd      	mov	sp, r7
 8000552:	bd80      	pop	{r7, pc}

08000554 <Lcd_WriteByte>:

void Lcd_WriteByte(uint8_t rs, uint8_t val) {
 8000554:	b580      	push	{r7, lr}
 8000556:	b084      	sub	sp, #16
 8000558:	af00      	add	r7, sp, #0
 800055a:	4603      	mov	r3, r0
 800055c:	460a      	mov	r2, r1
 800055e:	71fb      	strb	r3, [r7, #7]
 8000560:	4613      	mov	r3, r2
 8000562:	71bb      	strb	r3, [r7, #6]
	uint8_t high = val & 0xF0, low = (val << 4) & 0xF0;
 8000564:	79bb      	ldrb	r3, [r7, #6]
 8000566:	f023 030f 	bic.w	r3, r3, #15
 800056a:	73fb      	strb	r3, [r7, #15]
 800056c:	79bb      	ldrb	r3, [r7, #6]
 800056e:	011b      	lsls	r3, r3, #4
 8000570:	73bb      	strb	r3, [r7, #14]
	uint8_t bvrs = (rs == LCD_CMD) ? 0 : BV(LCD_RS);
 8000572:	79fb      	ldrb	r3, [r7, #7]
 8000574:	2b80      	cmp	r3, #128	@ 0x80
 8000576:	bf14      	ite	ne
 8000578:	2301      	movne	r3, #1
 800057a:	2300      	moveq	r3, #0
 800057c:	b2db      	uxtb	r3, r3
 800057e:	737b      	strb	r3, [r7, #13]
	Lcd_Write4BitAndCtrl(high | bvrs | BV(LCD_EN) | BV(LCD_BL));
 8000580:	7bfa      	ldrb	r2, [r7, #15]
 8000582:	7b7b      	ldrb	r3, [r7, #13]
 8000584:	4313      	orrs	r3, r2
 8000586:	b2db      	uxtb	r3, r3
 8000588:	f043 030c 	orr.w	r3, r3, #12
 800058c:	b2db      	uxtb	r3, r3
 800058e:	4618      	mov	r0, r3
 8000590:	f7ff ffcc 	bl	800052c <Lcd_Write4BitAndCtrl>
	DelayMs(1);
 8000594:	2001      	movs	r0, #1
 8000596:	f7ff ffa1 	bl	80004dc <DelayMs>
	Lcd_Write4BitAndCtrl(high | bvrs | BV(LCD_BL));
 800059a:	7bfa      	ldrb	r2, [r7, #15]
 800059c:	7b7b      	ldrb	r3, [r7, #13]
 800059e:	4313      	orrs	r3, r2
 80005a0:	b2db      	uxtb	r3, r3
 80005a2:	f043 0308 	orr.w	r3, r3, #8
 80005a6:	b2db      	uxtb	r3, r3
 80005a8:	4618      	mov	r0, r3
 80005aa:	f7ff ffbf 	bl	800052c <Lcd_Write4BitAndCtrl>

	Lcd_Write4BitAndCtrl(low | bvrs | BV(LCD_EN) | BV(LCD_BL));
 80005ae:	7bba      	ldrb	r2, [r7, #14]
 80005b0:	7b7b      	ldrb	r3, [r7, #13]
 80005b2:	4313      	orrs	r3, r2
 80005b4:	b2db      	uxtb	r3, r3
 80005b6:	f043 030c 	orr.w	r3, r3, #12
 80005ba:	b2db      	uxtb	r3, r3
 80005bc:	4618      	mov	r0, r3
 80005be:	f7ff ffb5 	bl	800052c <Lcd_Write4BitAndCtrl>
	DelayMs(1);
 80005c2:	2001      	movs	r0, #1
 80005c4:	f7ff ff8a 	bl	80004dc <DelayMs>
	Lcd_Write4BitAndCtrl(low | bvrs | BV(LCD_BL));
 80005c8:	7bba      	ldrb	r2, [r7, #14]
 80005ca:	7b7b      	ldrb	r3, [r7, #13]
 80005cc:	4313      	orrs	r3, r2
 80005ce:	b2db      	uxtb	r3, r3
 80005d0:	f043 0308 	orr.w	r3, r3, #8
 80005d4:	b2db      	uxtb	r3, r3
 80005d6:	4618      	mov	r0, r3
 80005d8:	f7ff ffa8 	bl	800052c <Lcd_Write4BitAndCtrl>
}
 80005dc:	bf00      	nop
 80005de:	3710      	adds	r7, #16
 80005e0:	46bd      	mov	sp, r7
 80005e2:	bd80      	pop	{r7, pc}

080005e4 <Lcd_Init>:

// As per 4-bit initialization sequence mentioned HD44780 datasheet fig 24 (page 46)
int Lcd_Init() {
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b082      	sub	sp, #8
 80005e8:	af00      	add	r7, sp, #0
	// wait for min 15 ms (for 5V)
	DelayMs(20);
 80005ea:	2014      	movs	r0, #20
 80005ec:	f7ff ff76 	bl	80004dc <DelayMs>
	I2C_Init();
 80005f0:	f7ff fe92 	bl	8000318 <I2C_Init>
	// check if lcd is ready
	I2C_Start();
 80005f4:	f7ff fef2 	bl	80003dc <I2C_Start>
	int ret = I2C_IsDeviceReady(LCD_SLAVE_ADDR_W);
 80005f8:	204e      	movs	r0, #78	@ 0x4e
 80005fa:	f7ff ff53 	bl	80004a4 <I2C_IsDeviceReady>
 80005fe:	6078      	str	r0, [r7, #4]
	I2C_Stop();
 8000600:	f7ff ff02 	bl	8000408 <I2C_Stop>
	if(!ret)
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	2b00      	cmp	r3, #0
 8000608:	d101      	bne.n	800060e <Lcd_Init+0x2a>
		return 0;
 800060a:	2300      	movs	r3, #0
 800060c:	e04b      	b.n	80006a6 <Lcd_Init+0xc2>

	// attention sequence
	Lcd_Write4BitAndCtrl(LCD_FN_SET_8BIT | BV(LCD_EN));
 800060e:	2034      	movs	r0, #52	@ 0x34
 8000610:	f7ff ff8c 	bl	800052c <Lcd_Write4BitAndCtrl>
	__NOP();
 8000614:	bf00      	nop
	Lcd_Write4BitAndCtrl(LCD_FN_SET_8BIT);
 8000616:	2030      	movs	r0, #48	@ 0x30
 8000618:	f7ff ff88 	bl	800052c <Lcd_Write4BitAndCtrl>
	DelayMs(5);
 800061c:	2005      	movs	r0, #5
 800061e:	f7ff ff5d 	bl	80004dc <DelayMs>

	Lcd_Write4BitAndCtrl(LCD_FN_SET_8BIT | BV(LCD_EN));
 8000622:	2034      	movs	r0, #52	@ 0x34
 8000624:	f7ff ff82 	bl	800052c <Lcd_Write4BitAndCtrl>
	__NOP();
 8000628:	bf00      	nop
	Lcd_Write4BitAndCtrl(LCD_FN_SET_8BIT);
 800062a:	2030      	movs	r0, #48	@ 0x30
 800062c:	f7ff ff7e 	bl	800052c <Lcd_Write4BitAndCtrl>
	DelayMs(1);
 8000630:	2001      	movs	r0, #1
 8000632:	f7ff ff53 	bl	80004dc <DelayMs>

	Lcd_Write4BitAndCtrl(LCD_FN_SET_8BIT | BV(LCD_EN));
 8000636:	2034      	movs	r0, #52	@ 0x34
 8000638:	f7ff ff78 	bl	800052c <Lcd_Write4BitAndCtrl>
	__NOP();
 800063c:	bf00      	nop
	Lcd_Write4BitAndCtrl(LCD_FN_SET_8BIT);
 800063e:	2030      	movs	r0, #48	@ 0x30
 8000640:	f7ff ff74 	bl	800052c <Lcd_Write4BitAndCtrl>
	DelayMs(3);
 8000644:	2003      	movs	r0, #3
 8000646:	f7ff ff49 	bl	80004dc <DelayMs>

	Lcd_Write4BitAndCtrl(LCD_FN_SET_4BIT | BV(LCD_EN));
 800064a:	2024      	movs	r0, #36	@ 0x24
 800064c:	f7ff ff6e 	bl	800052c <Lcd_Write4BitAndCtrl>
	__NOP();
 8000650:	bf00      	nop
	Lcd_Write4BitAndCtrl(LCD_FN_SET_4BIT);
 8000652:	2020      	movs	r0, #32
 8000654:	f7ff ff6a 	bl	800052c <Lcd_Write4BitAndCtrl>
	DelayMs(3);
 8000658:	2003      	movs	r0, #3
 800065a:	f7ff ff3f 	bl	80004dc <DelayMs>

	// lcd initialization
	Lcd_WriteByte(LCD_CMD, LCD_FN_SET_4BIT_2LINES);
 800065e:	2128      	movs	r1, #40	@ 0x28
 8000660:	2080      	movs	r0, #128	@ 0x80
 8000662:	f7ff ff77 	bl	8000554 <Lcd_WriteByte>
	DelayMs(1);
 8000666:	2001      	movs	r0, #1
 8000668:	f7ff ff38 	bl	80004dc <DelayMs>
	Lcd_WriteByte(LCD_CMD, LCD_DISP_CTRL);
 800066c:	2108      	movs	r1, #8
 800066e:	2080      	movs	r0, #128	@ 0x80
 8000670:	f7ff ff70 	bl	8000554 <Lcd_WriteByte>
	DelayMs(1);
 8000674:	2001      	movs	r0, #1
 8000676:	f7ff ff31 	bl	80004dc <DelayMs>
	Lcd_WriteByte(LCD_CMD, LCD_CLEAR);
 800067a:	2101      	movs	r1, #1
 800067c:	2080      	movs	r0, #128	@ 0x80
 800067e:	f7ff ff69 	bl	8000554 <Lcd_WriteByte>
	DelayMs(1);
 8000682:	2001      	movs	r0, #1
 8000684:	f7ff ff2a 	bl	80004dc <DelayMs>
	Lcd_WriteByte(LCD_CMD, LCD_ENTRY_MODE);
 8000688:	2106      	movs	r1, #6
 800068a:	2080      	movs	r0, #128	@ 0x80
 800068c:	f7ff ff62 	bl	8000554 <Lcd_WriteByte>
	DelayMs(1);
 8000690:	2001      	movs	r0, #1
 8000692:	f7ff ff23 	bl	80004dc <DelayMs>
	Lcd_WriteByte(LCD_CMD, LCD_DISP_ON);
 8000696:	210c      	movs	r1, #12
 8000698:	2080      	movs	r0, #128	@ 0x80
 800069a:	f7ff ff5b 	bl	8000554 <Lcd_WriteByte>
	DelayMs(1);
 800069e:	2001      	movs	r0, #1
 80006a0:	f7ff ff1c 	bl	80004dc <DelayMs>
	return ret;
 80006a4:	687b      	ldr	r3, [r7, #4]
}
 80006a6:	4618      	mov	r0, r3
 80006a8:	3708      	adds	r7, #8
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}

080006ae <Lcd_Puts>:

void Lcd_Puts(uint8_t line, char str[]) {
 80006ae:	b580      	push	{r7, lr}
 80006b0:	b084      	sub	sp, #16
 80006b2:	af00      	add	r7, sp, #0
 80006b4:	4603      	mov	r3, r0
 80006b6:	6039      	str	r1, [r7, #0]
 80006b8:	71fb      	strb	r3, [r7, #7]
	int i;
	Lcd_WriteByte(LCD_CMD, line); // line address
 80006ba:	79fb      	ldrb	r3, [r7, #7]
 80006bc:	4619      	mov	r1, r3
 80006be:	2080      	movs	r0, #128	@ 0x80
 80006c0:	f7ff ff48 	bl	8000554 <Lcd_WriteByte>
	DelayMs(1);
 80006c4:	2001      	movs	r0, #1
 80006c6:	f7ff ff09 	bl	80004dc <DelayMs>
	for(i=0; str[i]!='\0'; i++)
 80006ca:	2300      	movs	r3, #0
 80006cc:	60fb      	str	r3, [r7, #12]
 80006ce:	e00a      	b.n	80006e6 <Lcd_Puts+0x38>
		Lcd_WriteByte(LCD_DATA, str[i]);
 80006d0:	68fb      	ldr	r3, [r7, #12]
 80006d2:	683a      	ldr	r2, [r7, #0]
 80006d4:	4413      	add	r3, r2
 80006d6:	781b      	ldrb	r3, [r3, #0]
 80006d8:	4619      	mov	r1, r3
 80006da:	2001      	movs	r0, #1
 80006dc:	f7ff ff3a 	bl	8000554 <Lcd_WriteByte>
	for(i=0; str[i]!='\0'; i++)
 80006e0:	68fb      	ldr	r3, [r7, #12]
 80006e2:	3301      	adds	r3, #1
 80006e4:	60fb      	str	r3, [r7, #12]
 80006e6:	68fb      	ldr	r3, [r7, #12]
 80006e8:	683a      	ldr	r2, [r7, #0]
 80006ea:	4413      	add	r3, r2
 80006ec:	781b      	ldrb	r3, [r3, #0]
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d1ee      	bne.n	80006d0 <Lcd_Puts+0x22>
}
 80006f2:	bf00      	nop
 80006f4:	bf00      	nop
 80006f6:	3710      	adds	r7, #16
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}

080006fc <main>:
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

int main(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b092      	sub	sp, #72	@ 0x48
 8000700:	af00      	add	r7, sp, #0
	SystemInit();
 8000702:	f000 f8c3 	bl	800088c <SystemInit>
	uint16_t val;
	int ret;
	char str [64];
	ADC_Init();
 8000706:	f7ff fdb3 	bl	8000270 <ADC_Init>
	SwitchInit();
 800070a:	f000 f841 	bl	8000790 <SwitchInit>
	ret = Lcd_Init();
 800070e:	f7ff ff69 	bl	80005e4 <Lcd_Init>
 8000712:	6478      	str	r0, [r7, #68]	@ 0x44
	while(1)
	{
		while (SwitchExtiFlag == 0)
 8000714:	bf00      	nop
 8000716:	4b0e      	ldr	r3, [pc, #56]	@ (8000750 <main+0x54>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	2b00      	cmp	r3, #0
 800071c:	d0fb      	beq.n	8000716 <main+0x1a>
			;

		val = ADC_GetValue();
 800071e:	f7ff fddf 	bl	80002e0 <ADC_GetValue>
 8000722:	4603      	mov	r3, r0
 8000724:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
		sprintf(str, "ADC = %u",val);
 8000728:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800072c:	463b      	mov	r3, r7
 800072e:	4909      	ldr	r1, [pc, #36]	@ (8000754 <main+0x58>)
 8000730:	4618      	mov	r0, r3
 8000732:	f000 f90b 	bl	800094c <siprintf>
		if (ret)
 8000736:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000738:	2b00      	cmp	r3, #0
 800073a:	d004      	beq.n	8000746 <main+0x4a>
			Lcd_Puts(LCD_LINE2,str);
 800073c:	463b      	mov	r3, r7
 800073e:	4619      	mov	r1, r3
 8000740:	20c0      	movs	r0, #192	@ 0xc0
 8000742:	f7ff ffb4 	bl	80006ae <Lcd_Puts>

		SwitchExtiFlag = 0;
 8000746:	4b02      	ldr	r3, [pc, #8]	@ (8000750 <main+0x54>)
 8000748:	2200      	movs	r2, #0
 800074a:	601a      	str	r2, [r3, #0]
		while (SwitchExtiFlag == 0)
 800074c:	e7e2      	b.n	8000714 <main+0x18>
 800074e:	bf00      	nop
 8000750:	20000070 	.word	0x20000070
 8000754:	08001294 	.word	0x08001294

08000758 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000758:	b480      	push	{r7}
 800075a:	b083      	sub	sp, #12
 800075c:	af00      	add	r7, sp, #0
 800075e:	4603      	mov	r3, r0
 8000760:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000762:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000766:	2b00      	cmp	r3, #0
 8000768:	db0b      	blt.n	8000782 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800076a:	79fb      	ldrb	r3, [r7, #7]
 800076c:	f003 021f 	and.w	r2, r3, #31
 8000770:	4906      	ldr	r1, [pc, #24]	@ (800078c <__NVIC_EnableIRQ+0x34>)
 8000772:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000776:	095b      	lsrs	r3, r3, #5
 8000778:	2001      	movs	r0, #1
 800077a:	fa00 f202 	lsl.w	r2, r0, r2
 800077e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000782:	bf00      	nop
 8000784:	370c      	adds	r7, #12
 8000786:	46bd      	mov	sp, r7
 8000788:	bc80      	pop	{r7}
 800078a:	4770      	bx	lr
 800078c:	e000e100 	.word	0xe000e100

08000790 <SwitchInit>:
*/

#include "switch_intr.h"


void SwitchInit(void) {
 8000790:	b580      	push	{r7, lr}
 8000792:	af00      	add	r7, sp, #0
	// Enable GPIO clock
    RCC->AHB1ENR |= BV(SWITCH_GPIO_CLKEN);
 8000794:	4b14      	ldr	r3, [pc, #80]	@ (80007e8 <SwitchInit+0x58>)
 8000796:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000798:	4a13      	ldr	r2, [pc, #76]	@ (80007e8 <SwitchInit+0x58>)
 800079a:	f043 0301 	orr.w	r3, r3, #1
 800079e:	6313      	str	r3, [r2, #48]	@ 0x30
	// Set gpio mode as input
    GPIOA->MODER &= ~(BV(SWITCH_PIN*2+1) | BV(SWITCH_PIN*2));
 80007a0:	4b12      	ldr	r3, [pc, #72]	@ (80007ec <SwitchInit+0x5c>)
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	4a11      	ldr	r2, [pc, #68]	@ (80007ec <SwitchInit+0x5c>)
 80007a6:	f023 0303 	bic.w	r3, r3, #3
 80007aa:	6013      	str	r3, [r2, #0]
	// set no pull-up pull-down registers
    GPIOA->PUPDR &= ~(BV(SWITCH_PIN*2+1) | BV(SWITCH_PIN*2));
 80007ac:	4b0f      	ldr	r3, [pc, #60]	@ (80007ec <SwitchInit+0x5c>)
 80007ae:	68db      	ldr	r3, [r3, #12]
 80007b0:	4a0e      	ldr	r2, [pc, #56]	@ (80007ec <SwitchInit+0x5c>)
 80007b2:	f023 0303 	bic.w	r3, r3, #3
 80007b6:	60d3      	str	r3, [r2, #12]
	// enable falling edge detection (in FTSR)
    EXTI->FTSR |= BV(SWITCH_EXTI);
 80007b8:	4b0d      	ldr	r3, [pc, #52]	@ (80007f0 <SwitchInit+0x60>)
 80007ba:	68db      	ldr	r3, [r3, #12]
 80007bc:	4a0c      	ldr	r2, [pc, #48]	@ (80007f0 <SwitchInit+0x60>)
 80007be:	f043 0301 	orr.w	r3, r3, #1
 80007c2:	60d3      	str	r3, [r2, #12]
	// enable (unmask) exti interrupt (in IMR)
    EXTI->IMR |= BV(SWITCH_EXTI);
 80007c4:	4b0a      	ldr	r3, [pc, #40]	@ (80007f0 <SwitchInit+0x60>)
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	4a09      	ldr	r2, [pc, #36]	@ (80007f0 <SwitchInit+0x60>)
 80007ca:	f043 0301 	orr.w	r3, r3, #1
 80007ce:	6013      	str	r3, [r2, #0]
	// select exti interrupt (in SYSCFG->EXTICRx) -- EXTI0 --> EXTICR1[3:0] = 0000
    SYSCFG->EXTICR[0] &= ~(BV(3)|BV(2)|BV(1)|BV(0));
 80007d0:	4b08      	ldr	r3, [pc, #32]	@ (80007f4 <SwitchInit+0x64>)
 80007d2:	689b      	ldr	r3, [r3, #8]
 80007d4:	4a07      	ldr	r2, [pc, #28]	@ (80007f4 <SwitchInit+0x64>)
 80007d6:	f023 030f 	bic.w	r3, r3, #15
 80007da:	6093      	str	r3, [r2, #8]
	// enable exti in NVIC (ISER or NVIC_EnableIRQ())
    NVIC_EnableIRQ(EXTI0_IRQn); // EXTI0_IRQn
 80007dc:	2006      	movs	r0, #6
 80007de:	f7ff ffbb 	bl	8000758 <__NVIC_EnableIRQ>
}
 80007e2:	bf00      	nop
 80007e4:	bd80      	pop	{r7, pc}
 80007e6:	bf00      	nop
 80007e8:	40023800 	.word	0x40023800
 80007ec:	40020000 	.word	0x40020000
 80007f0:	40013c00 	.word	0x40013c00
 80007f4:	40013800 	.word	0x40013800

080007f8 <EXTI0_IRQHandler>:
// Global SwitchExtiFlag
volatile uint32_t SwitchExtiFlag = 0;

// intr handler(ISR) written with exactly same name as of handler fn name in vector table.
// it overrides the WEAK function written in startup.S
void EXTI0_IRQHandler(void) {
 80007f8:	b480      	push	{r7}
 80007fa:	af00      	add	r7, sp, #0
	// acknowledge the interrupt
	EXTI->PR |= BV(SWITCH_EXTI);
 80007fc:	4b06      	ldr	r3, [pc, #24]	@ (8000818 <EXTI0_IRQHandler+0x20>)
 80007fe:	695b      	ldr	r3, [r3, #20]
 8000800:	4a05      	ldr	r2, [pc, #20]	@ (8000818 <EXTI0_IRQHandler+0x20>)
 8000802:	f043 0301 	orr.w	r3, r3, #1
 8000806:	6153      	str	r3, [r2, #20]
	// interrupt handling logic
	// bad programming practice -- to write a code that take long time to execute (blocking code)
	//LedBlink(LED_BLUE_PIN, 1000);
	// bad programming practice -- non-blocking code
	SwitchExtiFlag = 1;
 8000808:	4b04      	ldr	r3, [pc, #16]	@ (800081c <EXTI0_IRQHandler+0x24>)
 800080a:	2201      	movs	r2, #1
 800080c:	601a      	str	r2, [r3, #0]
	/*
	LDR r8, =SwitchExtiFlag 	// r8 = &SwitchExtiFlag;
	MOV r1, #1					// r1 = 1;
	STR r1, [r8]				// *r8 = r1;
	*/
}
 800080e:	bf00      	nop
 8000810:	46bd      	mov	sp, r7
 8000812:	bc80      	pop	{r7}
 8000814:	4770      	bx	lr
 8000816:	bf00      	nop
 8000818:	40013c00 	.word	0x40013c00
 800081c:	20000070 	.word	0x20000070

08000820 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b086      	sub	sp, #24
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000828:	4a14      	ldr	r2, [pc, #80]	@ (800087c <_sbrk+0x5c>)
 800082a:	4b15      	ldr	r3, [pc, #84]	@ (8000880 <_sbrk+0x60>)
 800082c:	1ad3      	subs	r3, r2, r3
 800082e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000830:	697b      	ldr	r3, [r7, #20]
 8000832:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000834:	4b13      	ldr	r3, [pc, #76]	@ (8000884 <_sbrk+0x64>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	2b00      	cmp	r3, #0
 800083a:	d102      	bne.n	8000842 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800083c:	4b11      	ldr	r3, [pc, #68]	@ (8000884 <_sbrk+0x64>)
 800083e:	4a12      	ldr	r2, [pc, #72]	@ (8000888 <_sbrk+0x68>)
 8000840:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000842:	4b10      	ldr	r3, [pc, #64]	@ (8000884 <_sbrk+0x64>)
 8000844:	681a      	ldr	r2, [r3, #0]
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	4413      	add	r3, r2
 800084a:	693a      	ldr	r2, [r7, #16]
 800084c:	429a      	cmp	r2, r3
 800084e:	d207      	bcs.n	8000860 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000850:	f000 f89c 	bl	800098c <__errno>
 8000854:	4603      	mov	r3, r0
 8000856:	220c      	movs	r2, #12
 8000858:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800085a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800085e:	e009      	b.n	8000874 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000860:	4b08      	ldr	r3, [pc, #32]	@ (8000884 <_sbrk+0x64>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000866:	4b07      	ldr	r3, [pc, #28]	@ (8000884 <_sbrk+0x64>)
 8000868:	681a      	ldr	r2, [r3, #0]
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	4413      	add	r3, r2
 800086e:	4a05      	ldr	r2, [pc, #20]	@ (8000884 <_sbrk+0x64>)
 8000870:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000872:	68fb      	ldr	r3, [r7, #12]
}
 8000874:	4618      	mov	r0, r3
 8000876:	3718      	adds	r7, #24
 8000878:	46bd      	mov	sp, r7
 800087a:	bd80      	pop	{r7, pc}
 800087c:	20020000 	.word	0x20020000
 8000880:	00000400 	.word	0x00000400
 8000884:	20000074 	.word	0x20000074
 8000888:	200001c0 	.word	0x200001c0

0800088c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	af00      	add	r7, sp, #0
  DWT_Init();
 8000890:	f000 f802 	bl	8000898 <DWT_Init>
}
 8000894:	bf00      	nop
 8000896:	bd80      	pop	{r7, pc}

08000898 <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 8000898:	b480      	push	{r7}
 800089a:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 800089c:	4b14      	ldr	r3, [pc, #80]	@ (80008f0 <DWT_Init+0x58>)
 800089e:	68db      	ldr	r3, [r3, #12]
 80008a0:	4a13      	ldr	r2, [pc, #76]	@ (80008f0 <DWT_Init+0x58>)
 80008a2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80008a6:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 80008a8:	4b11      	ldr	r3, [pc, #68]	@ (80008f0 <DWT_Init+0x58>)
 80008aa:	68db      	ldr	r3, [r3, #12]
 80008ac:	4a10      	ldr	r2, [pc, #64]	@ (80008f0 <DWT_Init+0x58>)
 80008ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80008b2:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 80008b4:	4b0f      	ldr	r3, [pc, #60]	@ (80008f4 <DWT_Init+0x5c>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	4a0e      	ldr	r2, [pc, #56]	@ (80008f4 <DWT_Init+0x5c>)
 80008ba:	f023 0301 	bic.w	r3, r3, #1
 80008be:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 80008c0:	4b0c      	ldr	r3, [pc, #48]	@ (80008f4 <DWT_Init+0x5c>)
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	4a0b      	ldr	r2, [pc, #44]	@ (80008f4 <DWT_Init+0x5c>)
 80008c6:	f043 0301 	orr.w	r3, r3, #1
 80008ca:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 80008cc:	4b09      	ldr	r3, [pc, #36]	@ (80008f4 <DWT_Init+0x5c>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 80008d2:	bf00      	nop
    __ASM volatile ("NOP");
 80008d4:	bf00      	nop
    __ASM volatile ("NOP");
 80008d6:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 80008d8:	4b06      	ldr	r3, [pc, #24]	@ (80008f4 <DWT_Init+0x5c>)
 80008da:	685b      	ldr	r3, [r3, #4]
 80008dc:	2b00      	cmp	r3, #0
 80008de:	bf0c      	ite	eq
 80008e0:	2301      	moveq	r3, #1
 80008e2:	2300      	movne	r3, #0
 80008e4:	b2db      	uxtb	r3, r3
}
 80008e6:	4618      	mov	r0, r3
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bc80      	pop	{r7}
 80008ec:	4770      	bx	lr
 80008ee:	bf00      	nop
 80008f0:	e000edf0 	.word	0xe000edf0
 80008f4:	e0001000 	.word	0xe0001000

080008f8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80008f8:	480d      	ldr	r0, [pc, #52]	@ (8000930 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80008fa:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80008fc:	f7ff ffc6 	bl	800088c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000900:	480c      	ldr	r0, [pc, #48]	@ (8000934 <LoopForever+0x6>)
  ldr r1, =_edata
 8000902:	490d      	ldr	r1, [pc, #52]	@ (8000938 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000904:	4a0d      	ldr	r2, [pc, #52]	@ (800093c <LoopForever+0xe>)
  movs r3, #0
 8000906:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000908:	e002      	b.n	8000910 <LoopCopyDataInit>

0800090a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800090a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800090c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800090e:	3304      	adds	r3, #4

08000910 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000910:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000912:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000914:	d3f9      	bcc.n	800090a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000916:	4a0a      	ldr	r2, [pc, #40]	@ (8000940 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000918:	4c0a      	ldr	r4, [pc, #40]	@ (8000944 <LoopForever+0x16>)
  movs r3, #0
 800091a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800091c:	e001      	b.n	8000922 <LoopFillZerobss>

0800091e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800091e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000920:	3204      	adds	r2, #4

08000922 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000922:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000924:	d3fb      	bcc.n	800091e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000926:	f000 f837 	bl	8000998 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800092a:	f7ff fee7 	bl	80006fc <main>

0800092e <LoopForever>:

LoopForever:
  b LoopForever
 800092e:	e7fe      	b.n	800092e <LoopForever>
  ldr   r0, =_estack
 8000930:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000934:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000938:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 800093c:	080012e0 	.word	0x080012e0
  ldr r2, =_sbss
 8000940:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 8000944:	200001c0 	.word	0x200001c0

08000948 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000948:	e7fe      	b.n	8000948 <ADC_IRQHandler>
	...

0800094c <siprintf>:
 800094c:	b40e      	push	{r1, r2, r3}
 800094e:	b500      	push	{lr}
 8000950:	b09c      	sub	sp, #112	@ 0x70
 8000952:	ab1d      	add	r3, sp, #116	@ 0x74
 8000954:	9002      	str	r0, [sp, #8]
 8000956:	9006      	str	r0, [sp, #24]
 8000958:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800095c:	4809      	ldr	r0, [pc, #36]	@ (8000984 <siprintf+0x38>)
 800095e:	9107      	str	r1, [sp, #28]
 8000960:	9104      	str	r1, [sp, #16]
 8000962:	4909      	ldr	r1, [pc, #36]	@ (8000988 <siprintf+0x3c>)
 8000964:	f853 2b04 	ldr.w	r2, [r3], #4
 8000968:	9105      	str	r1, [sp, #20]
 800096a:	6800      	ldr	r0, [r0, #0]
 800096c:	9301      	str	r3, [sp, #4]
 800096e:	a902      	add	r1, sp, #8
 8000970:	f000 f98c 	bl	8000c8c <_svfiprintf_r>
 8000974:	9b02      	ldr	r3, [sp, #8]
 8000976:	2200      	movs	r2, #0
 8000978:	701a      	strb	r2, [r3, #0]
 800097a:	b01c      	add	sp, #112	@ 0x70
 800097c:	f85d eb04 	ldr.w	lr, [sp], #4
 8000980:	b003      	add	sp, #12
 8000982:	4770      	bx	lr
 8000984:	20000004 	.word	0x20000004
 8000988:	ffff0208 	.word	0xffff0208

0800098c <__errno>:
 800098c:	4b01      	ldr	r3, [pc, #4]	@ (8000994 <__errno+0x8>)
 800098e:	6818      	ldr	r0, [r3, #0]
 8000990:	4770      	bx	lr
 8000992:	bf00      	nop
 8000994:	20000004 	.word	0x20000004

08000998 <__libc_init_array>:
 8000998:	b570      	push	{r4, r5, r6, lr}
 800099a:	4d0d      	ldr	r5, [pc, #52]	@ (80009d0 <__libc_init_array+0x38>)
 800099c:	4c0d      	ldr	r4, [pc, #52]	@ (80009d4 <__libc_init_array+0x3c>)
 800099e:	1b64      	subs	r4, r4, r5
 80009a0:	10a4      	asrs	r4, r4, #2
 80009a2:	2600      	movs	r6, #0
 80009a4:	42a6      	cmp	r6, r4
 80009a6:	d109      	bne.n	80009bc <__libc_init_array+0x24>
 80009a8:	4d0b      	ldr	r5, [pc, #44]	@ (80009d8 <__libc_init_array+0x40>)
 80009aa:	4c0c      	ldr	r4, [pc, #48]	@ (80009dc <__libc_init_array+0x44>)
 80009ac:	f000 fc66 	bl	800127c <_init>
 80009b0:	1b64      	subs	r4, r4, r5
 80009b2:	10a4      	asrs	r4, r4, #2
 80009b4:	2600      	movs	r6, #0
 80009b6:	42a6      	cmp	r6, r4
 80009b8:	d105      	bne.n	80009c6 <__libc_init_array+0x2e>
 80009ba:	bd70      	pop	{r4, r5, r6, pc}
 80009bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80009c0:	4798      	blx	r3
 80009c2:	3601      	adds	r6, #1
 80009c4:	e7ee      	b.n	80009a4 <__libc_init_array+0xc>
 80009c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80009ca:	4798      	blx	r3
 80009cc:	3601      	adds	r6, #1
 80009ce:	e7f2      	b.n	80009b6 <__libc_init_array+0x1e>
 80009d0:	080012d8 	.word	0x080012d8
 80009d4:	080012d8 	.word	0x080012d8
 80009d8:	080012d8 	.word	0x080012d8
 80009dc:	080012dc 	.word	0x080012dc

080009e0 <__retarget_lock_acquire_recursive>:
 80009e0:	4770      	bx	lr

080009e2 <__retarget_lock_release_recursive>:
 80009e2:	4770      	bx	lr

080009e4 <_free_r>:
 80009e4:	b538      	push	{r3, r4, r5, lr}
 80009e6:	4605      	mov	r5, r0
 80009e8:	2900      	cmp	r1, #0
 80009ea:	d041      	beq.n	8000a70 <_free_r+0x8c>
 80009ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80009f0:	1f0c      	subs	r4, r1, #4
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	bfb8      	it	lt
 80009f6:	18e4      	addlt	r4, r4, r3
 80009f8:	f000 f8e0 	bl	8000bbc <__malloc_lock>
 80009fc:	4a1d      	ldr	r2, [pc, #116]	@ (8000a74 <_free_r+0x90>)
 80009fe:	6813      	ldr	r3, [r2, #0]
 8000a00:	b933      	cbnz	r3, 8000a10 <_free_r+0x2c>
 8000a02:	6063      	str	r3, [r4, #4]
 8000a04:	6014      	str	r4, [r2, #0]
 8000a06:	4628      	mov	r0, r5
 8000a08:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000a0c:	f000 b8dc 	b.w	8000bc8 <__malloc_unlock>
 8000a10:	42a3      	cmp	r3, r4
 8000a12:	d908      	bls.n	8000a26 <_free_r+0x42>
 8000a14:	6820      	ldr	r0, [r4, #0]
 8000a16:	1821      	adds	r1, r4, r0
 8000a18:	428b      	cmp	r3, r1
 8000a1a:	bf01      	itttt	eq
 8000a1c:	6819      	ldreq	r1, [r3, #0]
 8000a1e:	685b      	ldreq	r3, [r3, #4]
 8000a20:	1809      	addeq	r1, r1, r0
 8000a22:	6021      	streq	r1, [r4, #0]
 8000a24:	e7ed      	b.n	8000a02 <_free_r+0x1e>
 8000a26:	461a      	mov	r2, r3
 8000a28:	685b      	ldr	r3, [r3, #4]
 8000a2a:	b10b      	cbz	r3, 8000a30 <_free_r+0x4c>
 8000a2c:	42a3      	cmp	r3, r4
 8000a2e:	d9fa      	bls.n	8000a26 <_free_r+0x42>
 8000a30:	6811      	ldr	r1, [r2, #0]
 8000a32:	1850      	adds	r0, r2, r1
 8000a34:	42a0      	cmp	r0, r4
 8000a36:	d10b      	bne.n	8000a50 <_free_r+0x6c>
 8000a38:	6820      	ldr	r0, [r4, #0]
 8000a3a:	4401      	add	r1, r0
 8000a3c:	1850      	adds	r0, r2, r1
 8000a3e:	4283      	cmp	r3, r0
 8000a40:	6011      	str	r1, [r2, #0]
 8000a42:	d1e0      	bne.n	8000a06 <_free_r+0x22>
 8000a44:	6818      	ldr	r0, [r3, #0]
 8000a46:	685b      	ldr	r3, [r3, #4]
 8000a48:	6053      	str	r3, [r2, #4]
 8000a4a:	4408      	add	r0, r1
 8000a4c:	6010      	str	r0, [r2, #0]
 8000a4e:	e7da      	b.n	8000a06 <_free_r+0x22>
 8000a50:	d902      	bls.n	8000a58 <_free_r+0x74>
 8000a52:	230c      	movs	r3, #12
 8000a54:	602b      	str	r3, [r5, #0]
 8000a56:	e7d6      	b.n	8000a06 <_free_r+0x22>
 8000a58:	6820      	ldr	r0, [r4, #0]
 8000a5a:	1821      	adds	r1, r4, r0
 8000a5c:	428b      	cmp	r3, r1
 8000a5e:	bf04      	itt	eq
 8000a60:	6819      	ldreq	r1, [r3, #0]
 8000a62:	685b      	ldreq	r3, [r3, #4]
 8000a64:	6063      	str	r3, [r4, #4]
 8000a66:	bf04      	itt	eq
 8000a68:	1809      	addeq	r1, r1, r0
 8000a6a:	6021      	streq	r1, [r4, #0]
 8000a6c:	6054      	str	r4, [r2, #4]
 8000a6e:	e7ca      	b.n	8000a06 <_free_r+0x22>
 8000a70:	bd38      	pop	{r3, r4, r5, pc}
 8000a72:	bf00      	nop
 8000a74:	200001bc 	.word	0x200001bc

08000a78 <sbrk_aligned>:
 8000a78:	b570      	push	{r4, r5, r6, lr}
 8000a7a:	4e0f      	ldr	r6, [pc, #60]	@ (8000ab8 <sbrk_aligned+0x40>)
 8000a7c:	460c      	mov	r4, r1
 8000a7e:	6831      	ldr	r1, [r6, #0]
 8000a80:	4605      	mov	r5, r0
 8000a82:	b911      	cbnz	r1, 8000a8a <sbrk_aligned+0x12>
 8000a84:	f000 fba6 	bl	80011d4 <_sbrk_r>
 8000a88:	6030      	str	r0, [r6, #0]
 8000a8a:	4621      	mov	r1, r4
 8000a8c:	4628      	mov	r0, r5
 8000a8e:	f000 fba1 	bl	80011d4 <_sbrk_r>
 8000a92:	1c43      	adds	r3, r0, #1
 8000a94:	d103      	bne.n	8000a9e <sbrk_aligned+0x26>
 8000a96:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8000a9a:	4620      	mov	r0, r4
 8000a9c:	bd70      	pop	{r4, r5, r6, pc}
 8000a9e:	1cc4      	adds	r4, r0, #3
 8000aa0:	f024 0403 	bic.w	r4, r4, #3
 8000aa4:	42a0      	cmp	r0, r4
 8000aa6:	d0f8      	beq.n	8000a9a <sbrk_aligned+0x22>
 8000aa8:	1a21      	subs	r1, r4, r0
 8000aaa:	4628      	mov	r0, r5
 8000aac:	f000 fb92 	bl	80011d4 <_sbrk_r>
 8000ab0:	3001      	adds	r0, #1
 8000ab2:	d1f2      	bne.n	8000a9a <sbrk_aligned+0x22>
 8000ab4:	e7ef      	b.n	8000a96 <sbrk_aligned+0x1e>
 8000ab6:	bf00      	nop
 8000ab8:	200001b8 	.word	0x200001b8

08000abc <_malloc_r>:
 8000abc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000ac0:	1ccd      	adds	r5, r1, #3
 8000ac2:	f025 0503 	bic.w	r5, r5, #3
 8000ac6:	3508      	adds	r5, #8
 8000ac8:	2d0c      	cmp	r5, #12
 8000aca:	bf38      	it	cc
 8000acc:	250c      	movcc	r5, #12
 8000ace:	2d00      	cmp	r5, #0
 8000ad0:	4606      	mov	r6, r0
 8000ad2:	db01      	blt.n	8000ad8 <_malloc_r+0x1c>
 8000ad4:	42a9      	cmp	r1, r5
 8000ad6:	d904      	bls.n	8000ae2 <_malloc_r+0x26>
 8000ad8:	230c      	movs	r3, #12
 8000ada:	6033      	str	r3, [r6, #0]
 8000adc:	2000      	movs	r0, #0
 8000ade:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000ae2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8000bb8 <_malloc_r+0xfc>
 8000ae6:	f000 f869 	bl	8000bbc <__malloc_lock>
 8000aea:	f8d8 3000 	ldr.w	r3, [r8]
 8000aee:	461c      	mov	r4, r3
 8000af0:	bb44      	cbnz	r4, 8000b44 <_malloc_r+0x88>
 8000af2:	4629      	mov	r1, r5
 8000af4:	4630      	mov	r0, r6
 8000af6:	f7ff ffbf 	bl	8000a78 <sbrk_aligned>
 8000afa:	1c43      	adds	r3, r0, #1
 8000afc:	4604      	mov	r4, r0
 8000afe:	d158      	bne.n	8000bb2 <_malloc_r+0xf6>
 8000b00:	f8d8 4000 	ldr.w	r4, [r8]
 8000b04:	4627      	mov	r7, r4
 8000b06:	2f00      	cmp	r7, #0
 8000b08:	d143      	bne.n	8000b92 <_malloc_r+0xd6>
 8000b0a:	2c00      	cmp	r4, #0
 8000b0c:	d04b      	beq.n	8000ba6 <_malloc_r+0xea>
 8000b0e:	6823      	ldr	r3, [r4, #0]
 8000b10:	4639      	mov	r1, r7
 8000b12:	4630      	mov	r0, r6
 8000b14:	eb04 0903 	add.w	r9, r4, r3
 8000b18:	f000 fb5c 	bl	80011d4 <_sbrk_r>
 8000b1c:	4581      	cmp	r9, r0
 8000b1e:	d142      	bne.n	8000ba6 <_malloc_r+0xea>
 8000b20:	6821      	ldr	r1, [r4, #0]
 8000b22:	1a6d      	subs	r5, r5, r1
 8000b24:	4629      	mov	r1, r5
 8000b26:	4630      	mov	r0, r6
 8000b28:	f7ff ffa6 	bl	8000a78 <sbrk_aligned>
 8000b2c:	3001      	adds	r0, #1
 8000b2e:	d03a      	beq.n	8000ba6 <_malloc_r+0xea>
 8000b30:	6823      	ldr	r3, [r4, #0]
 8000b32:	442b      	add	r3, r5
 8000b34:	6023      	str	r3, [r4, #0]
 8000b36:	f8d8 3000 	ldr.w	r3, [r8]
 8000b3a:	685a      	ldr	r2, [r3, #4]
 8000b3c:	bb62      	cbnz	r2, 8000b98 <_malloc_r+0xdc>
 8000b3e:	f8c8 7000 	str.w	r7, [r8]
 8000b42:	e00f      	b.n	8000b64 <_malloc_r+0xa8>
 8000b44:	6822      	ldr	r2, [r4, #0]
 8000b46:	1b52      	subs	r2, r2, r5
 8000b48:	d420      	bmi.n	8000b8c <_malloc_r+0xd0>
 8000b4a:	2a0b      	cmp	r2, #11
 8000b4c:	d917      	bls.n	8000b7e <_malloc_r+0xc2>
 8000b4e:	1961      	adds	r1, r4, r5
 8000b50:	42a3      	cmp	r3, r4
 8000b52:	6025      	str	r5, [r4, #0]
 8000b54:	bf18      	it	ne
 8000b56:	6059      	strne	r1, [r3, #4]
 8000b58:	6863      	ldr	r3, [r4, #4]
 8000b5a:	bf08      	it	eq
 8000b5c:	f8c8 1000 	streq.w	r1, [r8]
 8000b60:	5162      	str	r2, [r4, r5]
 8000b62:	604b      	str	r3, [r1, #4]
 8000b64:	4630      	mov	r0, r6
 8000b66:	f000 f82f 	bl	8000bc8 <__malloc_unlock>
 8000b6a:	f104 000b 	add.w	r0, r4, #11
 8000b6e:	1d23      	adds	r3, r4, #4
 8000b70:	f020 0007 	bic.w	r0, r0, #7
 8000b74:	1ac2      	subs	r2, r0, r3
 8000b76:	bf1c      	itt	ne
 8000b78:	1a1b      	subne	r3, r3, r0
 8000b7a:	50a3      	strne	r3, [r4, r2]
 8000b7c:	e7af      	b.n	8000ade <_malloc_r+0x22>
 8000b7e:	6862      	ldr	r2, [r4, #4]
 8000b80:	42a3      	cmp	r3, r4
 8000b82:	bf0c      	ite	eq
 8000b84:	f8c8 2000 	streq.w	r2, [r8]
 8000b88:	605a      	strne	r2, [r3, #4]
 8000b8a:	e7eb      	b.n	8000b64 <_malloc_r+0xa8>
 8000b8c:	4623      	mov	r3, r4
 8000b8e:	6864      	ldr	r4, [r4, #4]
 8000b90:	e7ae      	b.n	8000af0 <_malloc_r+0x34>
 8000b92:	463c      	mov	r4, r7
 8000b94:	687f      	ldr	r7, [r7, #4]
 8000b96:	e7b6      	b.n	8000b06 <_malloc_r+0x4a>
 8000b98:	461a      	mov	r2, r3
 8000b9a:	685b      	ldr	r3, [r3, #4]
 8000b9c:	42a3      	cmp	r3, r4
 8000b9e:	d1fb      	bne.n	8000b98 <_malloc_r+0xdc>
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	6053      	str	r3, [r2, #4]
 8000ba4:	e7de      	b.n	8000b64 <_malloc_r+0xa8>
 8000ba6:	230c      	movs	r3, #12
 8000ba8:	6033      	str	r3, [r6, #0]
 8000baa:	4630      	mov	r0, r6
 8000bac:	f000 f80c 	bl	8000bc8 <__malloc_unlock>
 8000bb0:	e794      	b.n	8000adc <_malloc_r+0x20>
 8000bb2:	6005      	str	r5, [r0, #0]
 8000bb4:	e7d6      	b.n	8000b64 <_malloc_r+0xa8>
 8000bb6:	bf00      	nop
 8000bb8:	200001bc 	.word	0x200001bc

08000bbc <__malloc_lock>:
 8000bbc:	4801      	ldr	r0, [pc, #4]	@ (8000bc4 <__malloc_lock+0x8>)
 8000bbe:	f7ff bf0f 	b.w	80009e0 <__retarget_lock_acquire_recursive>
 8000bc2:	bf00      	nop
 8000bc4:	200001b4 	.word	0x200001b4

08000bc8 <__malloc_unlock>:
 8000bc8:	4801      	ldr	r0, [pc, #4]	@ (8000bd0 <__malloc_unlock+0x8>)
 8000bca:	f7ff bf0a 	b.w	80009e2 <__retarget_lock_release_recursive>
 8000bce:	bf00      	nop
 8000bd0:	200001b4 	.word	0x200001b4

08000bd4 <__ssputs_r>:
 8000bd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bd8:	688e      	ldr	r6, [r1, #8]
 8000bda:	461f      	mov	r7, r3
 8000bdc:	42be      	cmp	r6, r7
 8000bde:	680b      	ldr	r3, [r1, #0]
 8000be0:	4682      	mov	sl, r0
 8000be2:	460c      	mov	r4, r1
 8000be4:	4690      	mov	r8, r2
 8000be6:	d82d      	bhi.n	8000c44 <__ssputs_r+0x70>
 8000be8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8000bec:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8000bf0:	d026      	beq.n	8000c40 <__ssputs_r+0x6c>
 8000bf2:	6965      	ldr	r5, [r4, #20]
 8000bf4:	6909      	ldr	r1, [r1, #16]
 8000bf6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8000bfa:	eba3 0901 	sub.w	r9, r3, r1
 8000bfe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8000c02:	1c7b      	adds	r3, r7, #1
 8000c04:	444b      	add	r3, r9
 8000c06:	106d      	asrs	r5, r5, #1
 8000c08:	429d      	cmp	r5, r3
 8000c0a:	bf38      	it	cc
 8000c0c:	461d      	movcc	r5, r3
 8000c0e:	0553      	lsls	r3, r2, #21
 8000c10:	d527      	bpl.n	8000c62 <__ssputs_r+0x8e>
 8000c12:	4629      	mov	r1, r5
 8000c14:	f7ff ff52 	bl	8000abc <_malloc_r>
 8000c18:	4606      	mov	r6, r0
 8000c1a:	b360      	cbz	r0, 8000c76 <__ssputs_r+0xa2>
 8000c1c:	6921      	ldr	r1, [r4, #16]
 8000c1e:	464a      	mov	r2, r9
 8000c20:	f000 fae8 	bl	80011f4 <memcpy>
 8000c24:	89a3      	ldrh	r3, [r4, #12]
 8000c26:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8000c2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c2e:	81a3      	strh	r3, [r4, #12]
 8000c30:	6126      	str	r6, [r4, #16]
 8000c32:	6165      	str	r5, [r4, #20]
 8000c34:	444e      	add	r6, r9
 8000c36:	eba5 0509 	sub.w	r5, r5, r9
 8000c3a:	6026      	str	r6, [r4, #0]
 8000c3c:	60a5      	str	r5, [r4, #8]
 8000c3e:	463e      	mov	r6, r7
 8000c40:	42be      	cmp	r6, r7
 8000c42:	d900      	bls.n	8000c46 <__ssputs_r+0x72>
 8000c44:	463e      	mov	r6, r7
 8000c46:	6820      	ldr	r0, [r4, #0]
 8000c48:	4632      	mov	r2, r6
 8000c4a:	4641      	mov	r1, r8
 8000c4c:	f000 faa8 	bl	80011a0 <memmove>
 8000c50:	68a3      	ldr	r3, [r4, #8]
 8000c52:	1b9b      	subs	r3, r3, r6
 8000c54:	60a3      	str	r3, [r4, #8]
 8000c56:	6823      	ldr	r3, [r4, #0]
 8000c58:	4433      	add	r3, r6
 8000c5a:	6023      	str	r3, [r4, #0]
 8000c5c:	2000      	movs	r0, #0
 8000c5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c62:	462a      	mov	r2, r5
 8000c64:	f000 fad4 	bl	8001210 <_realloc_r>
 8000c68:	4606      	mov	r6, r0
 8000c6a:	2800      	cmp	r0, #0
 8000c6c:	d1e0      	bne.n	8000c30 <__ssputs_r+0x5c>
 8000c6e:	6921      	ldr	r1, [r4, #16]
 8000c70:	4650      	mov	r0, sl
 8000c72:	f7ff feb7 	bl	80009e4 <_free_r>
 8000c76:	230c      	movs	r3, #12
 8000c78:	f8ca 3000 	str.w	r3, [sl]
 8000c7c:	89a3      	ldrh	r3, [r4, #12]
 8000c7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000c82:	81a3      	strh	r3, [r4, #12]
 8000c84:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c88:	e7e9      	b.n	8000c5e <__ssputs_r+0x8a>
	...

08000c8c <_svfiprintf_r>:
 8000c8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c90:	4698      	mov	r8, r3
 8000c92:	898b      	ldrh	r3, [r1, #12]
 8000c94:	061b      	lsls	r3, r3, #24
 8000c96:	b09d      	sub	sp, #116	@ 0x74
 8000c98:	4607      	mov	r7, r0
 8000c9a:	460d      	mov	r5, r1
 8000c9c:	4614      	mov	r4, r2
 8000c9e:	d510      	bpl.n	8000cc2 <_svfiprintf_r+0x36>
 8000ca0:	690b      	ldr	r3, [r1, #16]
 8000ca2:	b973      	cbnz	r3, 8000cc2 <_svfiprintf_r+0x36>
 8000ca4:	2140      	movs	r1, #64	@ 0x40
 8000ca6:	f7ff ff09 	bl	8000abc <_malloc_r>
 8000caa:	6028      	str	r0, [r5, #0]
 8000cac:	6128      	str	r0, [r5, #16]
 8000cae:	b930      	cbnz	r0, 8000cbe <_svfiprintf_r+0x32>
 8000cb0:	230c      	movs	r3, #12
 8000cb2:	603b      	str	r3, [r7, #0]
 8000cb4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000cb8:	b01d      	add	sp, #116	@ 0x74
 8000cba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000cbe:	2340      	movs	r3, #64	@ 0x40
 8000cc0:	616b      	str	r3, [r5, #20]
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	9309      	str	r3, [sp, #36]	@ 0x24
 8000cc6:	2320      	movs	r3, #32
 8000cc8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8000ccc:	f8cd 800c 	str.w	r8, [sp, #12]
 8000cd0:	2330      	movs	r3, #48	@ 0x30
 8000cd2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8000e70 <_svfiprintf_r+0x1e4>
 8000cd6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8000cda:	f04f 0901 	mov.w	r9, #1
 8000cde:	4623      	mov	r3, r4
 8000ce0:	469a      	mov	sl, r3
 8000ce2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000ce6:	b10a      	cbz	r2, 8000cec <_svfiprintf_r+0x60>
 8000ce8:	2a25      	cmp	r2, #37	@ 0x25
 8000cea:	d1f9      	bne.n	8000ce0 <_svfiprintf_r+0x54>
 8000cec:	ebba 0b04 	subs.w	fp, sl, r4
 8000cf0:	d00b      	beq.n	8000d0a <_svfiprintf_r+0x7e>
 8000cf2:	465b      	mov	r3, fp
 8000cf4:	4622      	mov	r2, r4
 8000cf6:	4629      	mov	r1, r5
 8000cf8:	4638      	mov	r0, r7
 8000cfa:	f7ff ff6b 	bl	8000bd4 <__ssputs_r>
 8000cfe:	3001      	adds	r0, #1
 8000d00:	f000 80a7 	beq.w	8000e52 <_svfiprintf_r+0x1c6>
 8000d04:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8000d06:	445a      	add	r2, fp
 8000d08:	9209      	str	r2, [sp, #36]	@ 0x24
 8000d0a:	f89a 3000 	ldrb.w	r3, [sl]
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	f000 809f 	beq.w	8000e52 <_svfiprintf_r+0x1c6>
 8000d14:	2300      	movs	r3, #0
 8000d16:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000d1a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8000d1e:	f10a 0a01 	add.w	sl, sl, #1
 8000d22:	9304      	str	r3, [sp, #16]
 8000d24:	9307      	str	r3, [sp, #28]
 8000d26:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8000d2a:	931a      	str	r3, [sp, #104]	@ 0x68
 8000d2c:	4654      	mov	r4, sl
 8000d2e:	2205      	movs	r2, #5
 8000d30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000d34:	484e      	ldr	r0, [pc, #312]	@ (8000e70 <_svfiprintf_r+0x1e4>)
 8000d36:	f7ff fa4b 	bl	80001d0 <memchr>
 8000d3a:	9a04      	ldr	r2, [sp, #16]
 8000d3c:	b9d8      	cbnz	r0, 8000d76 <_svfiprintf_r+0xea>
 8000d3e:	06d0      	lsls	r0, r2, #27
 8000d40:	bf44      	itt	mi
 8000d42:	2320      	movmi	r3, #32
 8000d44:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8000d48:	0711      	lsls	r1, r2, #28
 8000d4a:	bf44      	itt	mi
 8000d4c:	232b      	movmi	r3, #43	@ 0x2b
 8000d4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8000d52:	f89a 3000 	ldrb.w	r3, [sl]
 8000d56:	2b2a      	cmp	r3, #42	@ 0x2a
 8000d58:	d015      	beq.n	8000d86 <_svfiprintf_r+0xfa>
 8000d5a:	9a07      	ldr	r2, [sp, #28]
 8000d5c:	4654      	mov	r4, sl
 8000d5e:	2000      	movs	r0, #0
 8000d60:	f04f 0c0a 	mov.w	ip, #10
 8000d64:	4621      	mov	r1, r4
 8000d66:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000d6a:	3b30      	subs	r3, #48	@ 0x30
 8000d6c:	2b09      	cmp	r3, #9
 8000d6e:	d94b      	bls.n	8000e08 <_svfiprintf_r+0x17c>
 8000d70:	b1b0      	cbz	r0, 8000da0 <_svfiprintf_r+0x114>
 8000d72:	9207      	str	r2, [sp, #28]
 8000d74:	e014      	b.n	8000da0 <_svfiprintf_r+0x114>
 8000d76:	eba0 0308 	sub.w	r3, r0, r8
 8000d7a:	fa09 f303 	lsl.w	r3, r9, r3
 8000d7e:	4313      	orrs	r3, r2
 8000d80:	9304      	str	r3, [sp, #16]
 8000d82:	46a2      	mov	sl, r4
 8000d84:	e7d2      	b.n	8000d2c <_svfiprintf_r+0xa0>
 8000d86:	9b03      	ldr	r3, [sp, #12]
 8000d88:	1d19      	adds	r1, r3, #4
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	9103      	str	r1, [sp, #12]
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	bfbb      	ittet	lt
 8000d92:	425b      	neglt	r3, r3
 8000d94:	f042 0202 	orrlt.w	r2, r2, #2
 8000d98:	9307      	strge	r3, [sp, #28]
 8000d9a:	9307      	strlt	r3, [sp, #28]
 8000d9c:	bfb8      	it	lt
 8000d9e:	9204      	strlt	r2, [sp, #16]
 8000da0:	7823      	ldrb	r3, [r4, #0]
 8000da2:	2b2e      	cmp	r3, #46	@ 0x2e
 8000da4:	d10a      	bne.n	8000dbc <_svfiprintf_r+0x130>
 8000da6:	7863      	ldrb	r3, [r4, #1]
 8000da8:	2b2a      	cmp	r3, #42	@ 0x2a
 8000daa:	d132      	bne.n	8000e12 <_svfiprintf_r+0x186>
 8000dac:	9b03      	ldr	r3, [sp, #12]
 8000dae:	1d1a      	adds	r2, r3, #4
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	9203      	str	r2, [sp, #12]
 8000db4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8000db8:	3402      	adds	r4, #2
 8000dba:	9305      	str	r3, [sp, #20]
 8000dbc:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8000e74 <_svfiprintf_r+0x1e8>
 8000dc0:	7821      	ldrb	r1, [r4, #0]
 8000dc2:	2203      	movs	r2, #3
 8000dc4:	4650      	mov	r0, sl
 8000dc6:	f7ff fa03 	bl	80001d0 <memchr>
 8000dca:	b138      	cbz	r0, 8000ddc <_svfiprintf_r+0x150>
 8000dcc:	9b04      	ldr	r3, [sp, #16]
 8000dce:	eba0 000a 	sub.w	r0, r0, sl
 8000dd2:	2240      	movs	r2, #64	@ 0x40
 8000dd4:	4082      	lsls	r2, r0
 8000dd6:	4313      	orrs	r3, r2
 8000dd8:	3401      	adds	r4, #1
 8000dda:	9304      	str	r3, [sp, #16]
 8000ddc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000de0:	4825      	ldr	r0, [pc, #148]	@ (8000e78 <_svfiprintf_r+0x1ec>)
 8000de2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8000de6:	2206      	movs	r2, #6
 8000de8:	f7ff f9f2 	bl	80001d0 <memchr>
 8000dec:	2800      	cmp	r0, #0
 8000dee:	d036      	beq.n	8000e5e <_svfiprintf_r+0x1d2>
 8000df0:	4b22      	ldr	r3, [pc, #136]	@ (8000e7c <_svfiprintf_r+0x1f0>)
 8000df2:	bb1b      	cbnz	r3, 8000e3c <_svfiprintf_r+0x1b0>
 8000df4:	9b03      	ldr	r3, [sp, #12]
 8000df6:	3307      	adds	r3, #7
 8000df8:	f023 0307 	bic.w	r3, r3, #7
 8000dfc:	3308      	adds	r3, #8
 8000dfe:	9303      	str	r3, [sp, #12]
 8000e00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8000e02:	4433      	add	r3, r6
 8000e04:	9309      	str	r3, [sp, #36]	@ 0x24
 8000e06:	e76a      	b.n	8000cde <_svfiprintf_r+0x52>
 8000e08:	fb0c 3202 	mla	r2, ip, r2, r3
 8000e0c:	460c      	mov	r4, r1
 8000e0e:	2001      	movs	r0, #1
 8000e10:	e7a8      	b.n	8000d64 <_svfiprintf_r+0xd8>
 8000e12:	2300      	movs	r3, #0
 8000e14:	3401      	adds	r4, #1
 8000e16:	9305      	str	r3, [sp, #20]
 8000e18:	4619      	mov	r1, r3
 8000e1a:	f04f 0c0a 	mov.w	ip, #10
 8000e1e:	4620      	mov	r0, r4
 8000e20:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000e24:	3a30      	subs	r2, #48	@ 0x30
 8000e26:	2a09      	cmp	r2, #9
 8000e28:	d903      	bls.n	8000e32 <_svfiprintf_r+0x1a6>
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d0c6      	beq.n	8000dbc <_svfiprintf_r+0x130>
 8000e2e:	9105      	str	r1, [sp, #20]
 8000e30:	e7c4      	b.n	8000dbc <_svfiprintf_r+0x130>
 8000e32:	fb0c 2101 	mla	r1, ip, r1, r2
 8000e36:	4604      	mov	r4, r0
 8000e38:	2301      	movs	r3, #1
 8000e3a:	e7f0      	b.n	8000e1e <_svfiprintf_r+0x192>
 8000e3c:	ab03      	add	r3, sp, #12
 8000e3e:	9300      	str	r3, [sp, #0]
 8000e40:	462a      	mov	r2, r5
 8000e42:	4b0f      	ldr	r3, [pc, #60]	@ (8000e80 <_svfiprintf_r+0x1f4>)
 8000e44:	a904      	add	r1, sp, #16
 8000e46:	4638      	mov	r0, r7
 8000e48:	f3af 8000 	nop.w
 8000e4c:	1c42      	adds	r2, r0, #1
 8000e4e:	4606      	mov	r6, r0
 8000e50:	d1d6      	bne.n	8000e00 <_svfiprintf_r+0x174>
 8000e52:	89ab      	ldrh	r3, [r5, #12]
 8000e54:	065b      	lsls	r3, r3, #25
 8000e56:	f53f af2d 	bmi.w	8000cb4 <_svfiprintf_r+0x28>
 8000e5a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8000e5c:	e72c      	b.n	8000cb8 <_svfiprintf_r+0x2c>
 8000e5e:	ab03      	add	r3, sp, #12
 8000e60:	9300      	str	r3, [sp, #0]
 8000e62:	462a      	mov	r2, r5
 8000e64:	4b06      	ldr	r3, [pc, #24]	@ (8000e80 <_svfiprintf_r+0x1f4>)
 8000e66:	a904      	add	r1, sp, #16
 8000e68:	4638      	mov	r0, r7
 8000e6a:	f000 f879 	bl	8000f60 <_printf_i>
 8000e6e:	e7ed      	b.n	8000e4c <_svfiprintf_r+0x1c0>
 8000e70:	0800129d 	.word	0x0800129d
 8000e74:	080012a3 	.word	0x080012a3
 8000e78:	080012a7 	.word	0x080012a7
 8000e7c:	00000000 	.word	0x00000000
 8000e80:	08000bd5 	.word	0x08000bd5

08000e84 <_printf_common>:
 8000e84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e88:	4616      	mov	r6, r2
 8000e8a:	4698      	mov	r8, r3
 8000e8c:	688a      	ldr	r2, [r1, #8]
 8000e8e:	690b      	ldr	r3, [r1, #16]
 8000e90:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8000e94:	4293      	cmp	r3, r2
 8000e96:	bfb8      	it	lt
 8000e98:	4613      	movlt	r3, r2
 8000e9a:	6033      	str	r3, [r6, #0]
 8000e9c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8000ea0:	4607      	mov	r7, r0
 8000ea2:	460c      	mov	r4, r1
 8000ea4:	b10a      	cbz	r2, 8000eaa <_printf_common+0x26>
 8000ea6:	3301      	adds	r3, #1
 8000ea8:	6033      	str	r3, [r6, #0]
 8000eaa:	6823      	ldr	r3, [r4, #0]
 8000eac:	0699      	lsls	r1, r3, #26
 8000eae:	bf42      	ittt	mi
 8000eb0:	6833      	ldrmi	r3, [r6, #0]
 8000eb2:	3302      	addmi	r3, #2
 8000eb4:	6033      	strmi	r3, [r6, #0]
 8000eb6:	6825      	ldr	r5, [r4, #0]
 8000eb8:	f015 0506 	ands.w	r5, r5, #6
 8000ebc:	d106      	bne.n	8000ecc <_printf_common+0x48>
 8000ebe:	f104 0a19 	add.w	sl, r4, #25
 8000ec2:	68e3      	ldr	r3, [r4, #12]
 8000ec4:	6832      	ldr	r2, [r6, #0]
 8000ec6:	1a9b      	subs	r3, r3, r2
 8000ec8:	42ab      	cmp	r3, r5
 8000eca:	dc26      	bgt.n	8000f1a <_printf_common+0x96>
 8000ecc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8000ed0:	6822      	ldr	r2, [r4, #0]
 8000ed2:	3b00      	subs	r3, #0
 8000ed4:	bf18      	it	ne
 8000ed6:	2301      	movne	r3, #1
 8000ed8:	0692      	lsls	r2, r2, #26
 8000eda:	d42b      	bmi.n	8000f34 <_printf_common+0xb0>
 8000edc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8000ee0:	4641      	mov	r1, r8
 8000ee2:	4638      	mov	r0, r7
 8000ee4:	47c8      	blx	r9
 8000ee6:	3001      	adds	r0, #1
 8000ee8:	d01e      	beq.n	8000f28 <_printf_common+0xa4>
 8000eea:	6823      	ldr	r3, [r4, #0]
 8000eec:	6922      	ldr	r2, [r4, #16]
 8000eee:	f003 0306 	and.w	r3, r3, #6
 8000ef2:	2b04      	cmp	r3, #4
 8000ef4:	bf02      	ittt	eq
 8000ef6:	68e5      	ldreq	r5, [r4, #12]
 8000ef8:	6833      	ldreq	r3, [r6, #0]
 8000efa:	1aed      	subeq	r5, r5, r3
 8000efc:	68a3      	ldr	r3, [r4, #8]
 8000efe:	bf0c      	ite	eq
 8000f00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8000f04:	2500      	movne	r5, #0
 8000f06:	4293      	cmp	r3, r2
 8000f08:	bfc4      	itt	gt
 8000f0a:	1a9b      	subgt	r3, r3, r2
 8000f0c:	18ed      	addgt	r5, r5, r3
 8000f0e:	2600      	movs	r6, #0
 8000f10:	341a      	adds	r4, #26
 8000f12:	42b5      	cmp	r5, r6
 8000f14:	d11a      	bne.n	8000f4c <_printf_common+0xc8>
 8000f16:	2000      	movs	r0, #0
 8000f18:	e008      	b.n	8000f2c <_printf_common+0xa8>
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	4652      	mov	r2, sl
 8000f1e:	4641      	mov	r1, r8
 8000f20:	4638      	mov	r0, r7
 8000f22:	47c8      	blx	r9
 8000f24:	3001      	adds	r0, #1
 8000f26:	d103      	bne.n	8000f30 <_printf_common+0xac>
 8000f28:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000f2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f30:	3501      	adds	r5, #1
 8000f32:	e7c6      	b.n	8000ec2 <_printf_common+0x3e>
 8000f34:	18e1      	adds	r1, r4, r3
 8000f36:	1c5a      	adds	r2, r3, #1
 8000f38:	2030      	movs	r0, #48	@ 0x30
 8000f3a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8000f3e:	4422      	add	r2, r4
 8000f40:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8000f44:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8000f48:	3302      	adds	r3, #2
 8000f4a:	e7c7      	b.n	8000edc <_printf_common+0x58>
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	4622      	mov	r2, r4
 8000f50:	4641      	mov	r1, r8
 8000f52:	4638      	mov	r0, r7
 8000f54:	47c8      	blx	r9
 8000f56:	3001      	adds	r0, #1
 8000f58:	d0e6      	beq.n	8000f28 <_printf_common+0xa4>
 8000f5a:	3601      	adds	r6, #1
 8000f5c:	e7d9      	b.n	8000f12 <_printf_common+0x8e>
	...

08000f60 <_printf_i>:
 8000f60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8000f64:	7e0f      	ldrb	r7, [r1, #24]
 8000f66:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8000f68:	2f78      	cmp	r7, #120	@ 0x78
 8000f6a:	4691      	mov	r9, r2
 8000f6c:	4680      	mov	r8, r0
 8000f6e:	460c      	mov	r4, r1
 8000f70:	469a      	mov	sl, r3
 8000f72:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8000f76:	d807      	bhi.n	8000f88 <_printf_i+0x28>
 8000f78:	2f62      	cmp	r7, #98	@ 0x62
 8000f7a:	d80a      	bhi.n	8000f92 <_printf_i+0x32>
 8000f7c:	2f00      	cmp	r7, #0
 8000f7e:	f000 80d2 	beq.w	8001126 <_printf_i+0x1c6>
 8000f82:	2f58      	cmp	r7, #88	@ 0x58
 8000f84:	f000 80b9 	beq.w	80010fa <_printf_i+0x19a>
 8000f88:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8000f8c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8000f90:	e03a      	b.n	8001008 <_printf_i+0xa8>
 8000f92:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8000f96:	2b15      	cmp	r3, #21
 8000f98:	d8f6      	bhi.n	8000f88 <_printf_i+0x28>
 8000f9a:	a101      	add	r1, pc, #4	@ (adr r1, 8000fa0 <_printf_i+0x40>)
 8000f9c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8000fa0:	08000ff9 	.word	0x08000ff9
 8000fa4:	0800100d 	.word	0x0800100d
 8000fa8:	08000f89 	.word	0x08000f89
 8000fac:	08000f89 	.word	0x08000f89
 8000fb0:	08000f89 	.word	0x08000f89
 8000fb4:	08000f89 	.word	0x08000f89
 8000fb8:	0800100d 	.word	0x0800100d
 8000fbc:	08000f89 	.word	0x08000f89
 8000fc0:	08000f89 	.word	0x08000f89
 8000fc4:	08000f89 	.word	0x08000f89
 8000fc8:	08000f89 	.word	0x08000f89
 8000fcc:	0800110d 	.word	0x0800110d
 8000fd0:	08001037 	.word	0x08001037
 8000fd4:	080010c7 	.word	0x080010c7
 8000fd8:	08000f89 	.word	0x08000f89
 8000fdc:	08000f89 	.word	0x08000f89
 8000fe0:	0800112f 	.word	0x0800112f
 8000fe4:	08000f89 	.word	0x08000f89
 8000fe8:	08001037 	.word	0x08001037
 8000fec:	08000f89 	.word	0x08000f89
 8000ff0:	08000f89 	.word	0x08000f89
 8000ff4:	080010cf 	.word	0x080010cf
 8000ff8:	6833      	ldr	r3, [r6, #0]
 8000ffa:	1d1a      	adds	r2, r3, #4
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	6032      	str	r2, [r6, #0]
 8001000:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001004:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001008:	2301      	movs	r3, #1
 800100a:	e09d      	b.n	8001148 <_printf_i+0x1e8>
 800100c:	6833      	ldr	r3, [r6, #0]
 800100e:	6820      	ldr	r0, [r4, #0]
 8001010:	1d19      	adds	r1, r3, #4
 8001012:	6031      	str	r1, [r6, #0]
 8001014:	0606      	lsls	r6, r0, #24
 8001016:	d501      	bpl.n	800101c <_printf_i+0xbc>
 8001018:	681d      	ldr	r5, [r3, #0]
 800101a:	e003      	b.n	8001024 <_printf_i+0xc4>
 800101c:	0645      	lsls	r5, r0, #25
 800101e:	d5fb      	bpl.n	8001018 <_printf_i+0xb8>
 8001020:	f9b3 5000 	ldrsh.w	r5, [r3]
 8001024:	2d00      	cmp	r5, #0
 8001026:	da03      	bge.n	8001030 <_printf_i+0xd0>
 8001028:	232d      	movs	r3, #45	@ 0x2d
 800102a:	426d      	negs	r5, r5
 800102c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001030:	4859      	ldr	r0, [pc, #356]	@ (8001198 <_printf_i+0x238>)
 8001032:	230a      	movs	r3, #10
 8001034:	e011      	b.n	800105a <_printf_i+0xfa>
 8001036:	6821      	ldr	r1, [r4, #0]
 8001038:	6833      	ldr	r3, [r6, #0]
 800103a:	0608      	lsls	r0, r1, #24
 800103c:	f853 5b04 	ldr.w	r5, [r3], #4
 8001040:	d402      	bmi.n	8001048 <_printf_i+0xe8>
 8001042:	0649      	lsls	r1, r1, #25
 8001044:	bf48      	it	mi
 8001046:	b2ad      	uxthmi	r5, r5
 8001048:	2f6f      	cmp	r7, #111	@ 0x6f
 800104a:	4853      	ldr	r0, [pc, #332]	@ (8001198 <_printf_i+0x238>)
 800104c:	6033      	str	r3, [r6, #0]
 800104e:	bf14      	ite	ne
 8001050:	230a      	movne	r3, #10
 8001052:	2308      	moveq	r3, #8
 8001054:	2100      	movs	r1, #0
 8001056:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800105a:	6866      	ldr	r6, [r4, #4]
 800105c:	60a6      	str	r6, [r4, #8]
 800105e:	2e00      	cmp	r6, #0
 8001060:	bfa2      	ittt	ge
 8001062:	6821      	ldrge	r1, [r4, #0]
 8001064:	f021 0104 	bicge.w	r1, r1, #4
 8001068:	6021      	strge	r1, [r4, #0]
 800106a:	b90d      	cbnz	r5, 8001070 <_printf_i+0x110>
 800106c:	2e00      	cmp	r6, #0
 800106e:	d04b      	beq.n	8001108 <_printf_i+0x1a8>
 8001070:	4616      	mov	r6, r2
 8001072:	fbb5 f1f3 	udiv	r1, r5, r3
 8001076:	fb03 5711 	mls	r7, r3, r1, r5
 800107a:	5dc7      	ldrb	r7, [r0, r7]
 800107c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8001080:	462f      	mov	r7, r5
 8001082:	42bb      	cmp	r3, r7
 8001084:	460d      	mov	r5, r1
 8001086:	d9f4      	bls.n	8001072 <_printf_i+0x112>
 8001088:	2b08      	cmp	r3, #8
 800108a:	d10b      	bne.n	80010a4 <_printf_i+0x144>
 800108c:	6823      	ldr	r3, [r4, #0]
 800108e:	07df      	lsls	r7, r3, #31
 8001090:	d508      	bpl.n	80010a4 <_printf_i+0x144>
 8001092:	6923      	ldr	r3, [r4, #16]
 8001094:	6861      	ldr	r1, [r4, #4]
 8001096:	4299      	cmp	r1, r3
 8001098:	bfde      	ittt	le
 800109a:	2330      	movle	r3, #48	@ 0x30
 800109c:	f806 3c01 	strble.w	r3, [r6, #-1]
 80010a0:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80010a4:	1b92      	subs	r2, r2, r6
 80010a6:	6122      	str	r2, [r4, #16]
 80010a8:	f8cd a000 	str.w	sl, [sp]
 80010ac:	464b      	mov	r3, r9
 80010ae:	aa03      	add	r2, sp, #12
 80010b0:	4621      	mov	r1, r4
 80010b2:	4640      	mov	r0, r8
 80010b4:	f7ff fee6 	bl	8000e84 <_printf_common>
 80010b8:	3001      	adds	r0, #1
 80010ba:	d14a      	bne.n	8001152 <_printf_i+0x1f2>
 80010bc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80010c0:	b004      	add	sp, #16
 80010c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010c6:	6823      	ldr	r3, [r4, #0]
 80010c8:	f043 0320 	orr.w	r3, r3, #32
 80010cc:	6023      	str	r3, [r4, #0]
 80010ce:	4833      	ldr	r0, [pc, #204]	@ (800119c <_printf_i+0x23c>)
 80010d0:	2778      	movs	r7, #120	@ 0x78
 80010d2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80010d6:	6823      	ldr	r3, [r4, #0]
 80010d8:	6831      	ldr	r1, [r6, #0]
 80010da:	061f      	lsls	r7, r3, #24
 80010dc:	f851 5b04 	ldr.w	r5, [r1], #4
 80010e0:	d402      	bmi.n	80010e8 <_printf_i+0x188>
 80010e2:	065f      	lsls	r7, r3, #25
 80010e4:	bf48      	it	mi
 80010e6:	b2ad      	uxthmi	r5, r5
 80010e8:	6031      	str	r1, [r6, #0]
 80010ea:	07d9      	lsls	r1, r3, #31
 80010ec:	bf44      	itt	mi
 80010ee:	f043 0320 	orrmi.w	r3, r3, #32
 80010f2:	6023      	strmi	r3, [r4, #0]
 80010f4:	b11d      	cbz	r5, 80010fe <_printf_i+0x19e>
 80010f6:	2310      	movs	r3, #16
 80010f8:	e7ac      	b.n	8001054 <_printf_i+0xf4>
 80010fa:	4827      	ldr	r0, [pc, #156]	@ (8001198 <_printf_i+0x238>)
 80010fc:	e7e9      	b.n	80010d2 <_printf_i+0x172>
 80010fe:	6823      	ldr	r3, [r4, #0]
 8001100:	f023 0320 	bic.w	r3, r3, #32
 8001104:	6023      	str	r3, [r4, #0]
 8001106:	e7f6      	b.n	80010f6 <_printf_i+0x196>
 8001108:	4616      	mov	r6, r2
 800110a:	e7bd      	b.n	8001088 <_printf_i+0x128>
 800110c:	6833      	ldr	r3, [r6, #0]
 800110e:	6825      	ldr	r5, [r4, #0]
 8001110:	6961      	ldr	r1, [r4, #20]
 8001112:	1d18      	adds	r0, r3, #4
 8001114:	6030      	str	r0, [r6, #0]
 8001116:	062e      	lsls	r6, r5, #24
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	d501      	bpl.n	8001120 <_printf_i+0x1c0>
 800111c:	6019      	str	r1, [r3, #0]
 800111e:	e002      	b.n	8001126 <_printf_i+0x1c6>
 8001120:	0668      	lsls	r0, r5, #25
 8001122:	d5fb      	bpl.n	800111c <_printf_i+0x1bc>
 8001124:	8019      	strh	r1, [r3, #0]
 8001126:	2300      	movs	r3, #0
 8001128:	6123      	str	r3, [r4, #16]
 800112a:	4616      	mov	r6, r2
 800112c:	e7bc      	b.n	80010a8 <_printf_i+0x148>
 800112e:	6833      	ldr	r3, [r6, #0]
 8001130:	1d1a      	adds	r2, r3, #4
 8001132:	6032      	str	r2, [r6, #0]
 8001134:	681e      	ldr	r6, [r3, #0]
 8001136:	6862      	ldr	r2, [r4, #4]
 8001138:	2100      	movs	r1, #0
 800113a:	4630      	mov	r0, r6
 800113c:	f7ff f848 	bl	80001d0 <memchr>
 8001140:	b108      	cbz	r0, 8001146 <_printf_i+0x1e6>
 8001142:	1b80      	subs	r0, r0, r6
 8001144:	6060      	str	r0, [r4, #4]
 8001146:	6863      	ldr	r3, [r4, #4]
 8001148:	6123      	str	r3, [r4, #16]
 800114a:	2300      	movs	r3, #0
 800114c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001150:	e7aa      	b.n	80010a8 <_printf_i+0x148>
 8001152:	6923      	ldr	r3, [r4, #16]
 8001154:	4632      	mov	r2, r6
 8001156:	4649      	mov	r1, r9
 8001158:	4640      	mov	r0, r8
 800115a:	47d0      	blx	sl
 800115c:	3001      	adds	r0, #1
 800115e:	d0ad      	beq.n	80010bc <_printf_i+0x15c>
 8001160:	6823      	ldr	r3, [r4, #0]
 8001162:	079b      	lsls	r3, r3, #30
 8001164:	d413      	bmi.n	800118e <_printf_i+0x22e>
 8001166:	68e0      	ldr	r0, [r4, #12]
 8001168:	9b03      	ldr	r3, [sp, #12]
 800116a:	4298      	cmp	r0, r3
 800116c:	bfb8      	it	lt
 800116e:	4618      	movlt	r0, r3
 8001170:	e7a6      	b.n	80010c0 <_printf_i+0x160>
 8001172:	2301      	movs	r3, #1
 8001174:	4632      	mov	r2, r6
 8001176:	4649      	mov	r1, r9
 8001178:	4640      	mov	r0, r8
 800117a:	47d0      	blx	sl
 800117c:	3001      	adds	r0, #1
 800117e:	d09d      	beq.n	80010bc <_printf_i+0x15c>
 8001180:	3501      	adds	r5, #1
 8001182:	68e3      	ldr	r3, [r4, #12]
 8001184:	9903      	ldr	r1, [sp, #12]
 8001186:	1a5b      	subs	r3, r3, r1
 8001188:	42ab      	cmp	r3, r5
 800118a:	dcf2      	bgt.n	8001172 <_printf_i+0x212>
 800118c:	e7eb      	b.n	8001166 <_printf_i+0x206>
 800118e:	2500      	movs	r5, #0
 8001190:	f104 0619 	add.w	r6, r4, #25
 8001194:	e7f5      	b.n	8001182 <_printf_i+0x222>
 8001196:	bf00      	nop
 8001198:	080012ae 	.word	0x080012ae
 800119c:	080012bf 	.word	0x080012bf

080011a0 <memmove>:
 80011a0:	4288      	cmp	r0, r1
 80011a2:	b510      	push	{r4, lr}
 80011a4:	eb01 0402 	add.w	r4, r1, r2
 80011a8:	d902      	bls.n	80011b0 <memmove+0x10>
 80011aa:	4284      	cmp	r4, r0
 80011ac:	4623      	mov	r3, r4
 80011ae:	d807      	bhi.n	80011c0 <memmove+0x20>
 80011b0:	1e43      	subs	r3, r0, #1
 80011b2:	42a1      	cmp	r1, r4
 80011b4:	d008      	beq.n	80011c8 <memmove+0x28>
 80011b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80011ba:	f803 2f01 	strb.w	r2, [r3, #1]!
 80011be:	e7f8      	b.n	80011b2 <memmove+0x12>
 80011c0:	4402      	add	r2, r0
 80011c2:	4601      	mov	r1, r0
 80011c4:	428a      	cmp	r2, r1
 80011c6:	d100      	bne.n	80011ca <memmove+0x2a>
 80011c8:	bd10      	pop	{r4, pc}
 80011ca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80011ce:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80011d2:	e7f7      	b.n	80011c4 <memmove+0x24>

080011d4 <_sbrk_r>:
 80011d4:	b538      	push	{r3, r4, r5, lr}
 80011d6:	4d06      	ldr	r5, [pc, #24]	@ (80011f0 <_sbrk_r+0x1c>)
 80011d8:	2300      	movs	r3, #0
 80011da:	4604      	mov	r4, r0
 80011dc:	4608      	mov	r0, r1
 80011de:	602b      	str	r3, [r5, #0]
 80011e0:	f7ff fb1e 	bl	8000820 <_sbrk>
 80011e4:	1c43      	adds	r3, r0, #1
 80011e6:	d102      	bne.n	80011ee <_sbrk_r+0x1a>
 80011e8:	682b      	ldr	r3, [r5, #0]
 80011ea:	b103      	cbz	r3, 80011ee <_sbrk_r+0x1a>
 80011ec:	6023      	str	r3, [r4, #0]
 80011ee:	bd38      	pop	{r3, r4, r5, pc}
 80011f0:	200001b0 	.word	0x200001b0

080011f4 <memcpy>:
 80011f4:	440a      	add	r2, r1
 80011f6:	4291      	cmp	r1, r2
 80011f8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80011fc:	d100      	bne.n	8001200 <memcpy+0xc>
 80011fe:	4770      	bx	lr
 8001200:	b510      	push	{r4, lr}
 8001202:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001206:	f803 4f01 	strb.w	r4, [r3, #1]!
 800120a:	4291      	cmp	r1, r2
 800120c:	d1f9      	bne.n	8001202 <memcpy+0xe>
 800120e:	bd10      	pop	{r4, pc}

08001210 <_realloc_r>:
 8001210:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001214:	4680      	mov	r8, r0
 8001216:	4615      	mov	r5, r2
 8001218:	460c      	mov	r4, r1
 800121a:	b921      	cbnz	r1, 8001226 <_realloc_r+0x16>
 800121c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001220:	4611      	mov	r1, r2
 8001222:	f7ff bc4b 	b.w	8000abc <_malloc_r>
 8001226:	b92a      	cbnz	r2, 8001234 <_realloc_r+0x24>
 8001228:	f7ff fbdc 	bl	80009e4 <_free_r>
 800122c:	2400      	movs	r4, #0
 800122e:	4620      	mov	r0, r4
 8001230:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001234:	f000 f81a 	bl	800126c <_malloc_usable_size_r>
 8001238:	4285      	cmp	r5, r0
 800123a:	4606      	mov	r6, r0
 800123c:	d802      	bhi.n	8001244 <_realloc_r+0x34>
 800123e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8001242:	d8f4      	bhi.n	800122e <_realloc_r+0x1e>
 8001244:	4629      	mov	r1, r5
 8001246:	4640      	mov	r0, r8
 8001248:	f7ff fc38 	bl	8000abc <_malloc_r>
 800124c:	4607      	mov	r7, r0
 800124e:	2800      	cmp	r0, #0
 8001250:	d0ec      	beq.n	800122c <_realloc_r+0x1c>
 8001252:	42b5      	cmp	r5, r6
 8001254:	462a      	mov	r2, r5
 8001256:	4621      	mov	r1, r4
 8001258:	bf28      	it	cs
 800125a:	4632      	movcs	r2, r6
 800125c:	f7ff ffca 	bl	80011f4 <memcpy>
 8001260:	4621      	mov	r1, r4
 8001262:	4640      	mov	r0, r8
 8001264:	f7ff fbbe 	bl	80009e4 <_free_r>
 8001268:	463c      	mov	r4, r7
 800126a:	e7e0      	b.n	800122e <_realloc_r+0x1e>

0800126c <_malloc_usable_size_r>:
 800126c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001270:	1f18      	subs	r0, r3, #4
 8001272:	2b00      	cmp	r3, #0
 8001274:	bfbc      	itt	lt
 8001276:	580b      	ldrlt	r3, [r1, r0]
 8001278:	18c0      	addlt	r0, r0, r3
 800127a:	4770      	bx	lr

0800127c <_init>:
 800127c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800127e:	bf00      	nop
 8001280:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001282:	bc08      	pop	{r3}
 8001284:	469e      	mov	lr, r3
 8001286:	4770      	bx	lr

08001288 <_fini>:
 8001288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800128a:	bf00      	nop
 800128c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800128e:	bc08      	pop	{r3}
 8001290:	469e      	mov	lr, r3
 8001292:	4770      	bx	lr
