#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Nov 29 17:33:52 2022
# Process ID: 342910
# Current directory: /media/koops/VIVADO/huah_cubed/tools
# Command line: vivado
# Log file: /media/koops/VIVADO/huah_cubed/tools/vivado.log
# Journal file: /media/koops/VIVADO/huah_cubed/tools/vivado.jou
# Running On: koops, OS: Linux, CPU Frequency: 4197.351 MHz, CPU Physical cores: 4, Host memory: 16698 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/koops/VIVADO/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 7736.363 ; gain = 126.219 ; free physical = 791 ; free virtual = 10586
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /media/koops/VIVADO/float_ip/float_testing/sim/counter_tb.sv] -no_script -reset -force -quiet
remove_files  /media/koops/VIVADO/float_ip/float_testing/sim/counter_tb.sv
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /media/koops/VIVADO/float_ip/float_testing/src/counter.sv] -no_script -reset -force -quiet
remove_files  /media/koops/VIVADO/float_ip/float_testing/src/counter.sv
create_fileset -simset float_test
set_property SOURCE_SET sources_1 [get_filesets float_test]
add_files -fileset float_test {/media/koops/VIVADO/huah_cubed_3drender/ip/floating_point_equal.xci /media/koops/VIVADO/huah_cubed_3drender/ip/floating_point_multiply.xci /media/koops/VIVADO/huah_cubed_3drender/sim/three_dim_renderer_tb.sv /media/koops/VIVADO/huah_cubed_3drender/src/clk_wiz_lab3.v /media/koops/VIVADO/huah_cubed_3drender/ip/floating_point_lt.xci /media/koops/VIVADO/huah_cubed_3drender/ip/floating_point_divide.xci /media/koops/VIVADO/huah_cubed_3drender/src/floating_point_sub_stub.v /media/koops/VIVADO/huah_cubed_3drender/sim/float_functions_tb.sv /media/koops/VIVADO/huah_cubed_3drender/src/floating_point_sint32_to_float_stub.v /media/koops/VIVADO/huah_cubed_3drender/ip/floating_point_lte.xci /media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv /media/koops/VIVADO/huah_cubed_3drender/ip/floating_point_add.xci /media/koops/VIVADO/huah_cubed_3drender/ip/floating_point_sint32_to_float.xci /media/koops/VIVADO/huah_cubed_3drender/ip/floating_point_float_to_sint32.xci /media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv /media/koops/VIVADO/huah_cubed_3drender/src/eye_to_pixel.sv /media/koops/VIVADO/huah_cubed_3drender/ip/floating_point_sub.xci /media/koops/VIVADO/huah_cubed_3drender/src/floating_point_divide_stub.v /media/koops/VIVADO/huah_cubed_3drender/src/does_ray_block_intersect.sv /media/koops/VIVADO/huah_cubed_3drender/src/floating_point_equal_stub.v /media/koops/VIVADO/huah_cubed_3drender/src/floating_point_lte_stub.v /media/koops/VIVADO/huah_cubed_3drender/src/floating_point_float_to_sint32_stub.v /media/koops/VIVADO/huah_cubed_3drender/src/floating_point_multiply_stub.v /media/koops/VIVADO/huah_cubed_3drender/src/vga.sv /media/koops/VIVADO/huah_cubed_3drender/ip/floating_point_re_sqrt.xci /media/koops/VIVADO/huah_cubed_3drender/src/floating_point_re_sqrt_stub.v /media/koops/VIVADO/huah_cubed_3drender/src/floating_point_add_stub.v /media/koops/VIVADO/huah_cubed_3drender/src/floating_point_lt_stub.v /media/koops/VIVADO/huah_cubed_3drender/src/three_dim_renderer.sv /media/koops/VIVADO/huah_cubed_3drender/src/top_level.sv /media/koops/VIVADO/huah_cubed_3drender/src/xilinx_true_dual_port_read_first_1_clock_ram.v}
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file '/media/koops/VIVADO/huah_cubed_3drender/ip/floating_point_equal.xci': IP name 'floating_point_equal' is already in use in this project.  Please choose a different name.

CRITICAL WARNING: [Vivado 12-1464] The source file '/media/koops/VIVADO/huah_cubed_3drender/ip/floating_point_equal.xci' cannot be added to the fileset 'float_test'.
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file '/media/koops/VIVADO/huah_cubed_3drender/ip/floating_point_multiply.xci': IP name 'floating_point_multiply' is already in use in this project.  Please choose a different name.

CRITICAL WARNING: [Vivado 12-1464] The source file '/media/koops/VIVADO/huah_cubed_3drender/ip/floating_point_multiply.xci' cannot be added to the fileset 'float_test'.
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file '/media/koops/VIVADO/huah_cubed_3drender/ip/floating_point_lt.xci': IP name 'floating_point_lt' is already in use in this project.  Please choose a different name.

CRITICAL WARNING: [Vivado 12-1464] The source file '/media/koops/VIVADO/huah_cubed_3drender/ip/floating_point_lt.xci' cannot be added to the fileset 'float_test'.
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file '/media/koops/VIVADO/huah_cubed_3drender/ip/floating_point_divide.xci': IP name 'floating_point_divide' is already in use in this project.  Please choose a different name.

CRITICAL WARNING: [Vivado 12-1464] The source file '/media/koops/VIVADO/huah_cubed_3drender/ip/floating_point_divide.xci' cannot be added to the fileset 'float_test'.
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file '/media/koops/VIVADO/huah_cubed_3drender/ip/floating_point_lte.xci': IP name 'floating_point_lte' is already in use in this project.  Please choose a different name.

CRITICAL WARNING: [Vivado 12-1464] The source file '/media/koops/VIVADO/huah_cubed_3drender/ip/floating_point_lte.xci' cannot be added to the fileset 'float_test'.
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file '/media/koops/VIVADO/huah_cubed_3drender/ip/floating_point_add.xci': IP name 'floating_point_add' is already in use in this project.  Please choose a different name.

CRITICAL WARNING: [Vivado 12-1464] The source file '/media/koops/VIVADO/huah_cubed_3drender/ip/floating_point_add.xci' cannot be added to the fileset 'float_test'.
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file '/media/koops/VIVADO/huah_cubed_3drender/ip/floating_point_sint32_to_float.xci': IP name 'floating_point_sint32_to_float' is already in use in this project.  Please choose a different name.

CRITICAL WARNING: [Vivado 12-1464] The source file '/media/koops/VIVADO/huah_cubed_3drender/ip/floating_point_sint32_to_float.xci' cannot be added to the fileset 'float_test'.
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file '/media/koops/VIVADO/huah_cubed_3drender/ip/floating_point_float_to_sint32.xci': IP name 'floating_point_float_to_sint32' is already in use in this project.  Please choose a different name.

CRITICAL WARNING: [Vivado 12-1464] The source file '/media/koops/VIVADO/huah_cubed_3drender/ip/floating_point_float_to_sint32.xci' cannot be added to the fileset 'float_test'.
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file '/media/koops/VIVADO/huah_cubed_3drender/ip/floating_point_sub.xci': IP name 'floating_point_sub' is already in use in this project.  Please choose a different name.

CRITICAL WARNING: [Vivado 12-1464] The source file '/media/koops/VIVADO/huah_cubed_3drender/ip/floating_point_sub.xci' cannot be added to the fileset 'float_test'.
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file '/media/koops/VIVADO/huah_cubed_3drender/ip/floating_point_re_sqrt.xci': IP name 'floating_point_re_sqrt' is already in use in this project.  Please choose a different name.

CRITICAL WARNING: [Vivado 12-1464] The source file '/media/koops/VIVADO/huah_cubed_3drender/ip/floating_point_re_sqrt.xci' cannot be added to the fileset 'float_test'.
update_compile_order -fileset float_test
update_compile_order -fileset float_test
set_property top float_functions_tb [get_filesets float_test]
set_property top_lib xil_defaultlib [get_filesets float_test]
update_compile_order -fileset float_test
current_fileset -simset [ get_filesets float_test ]
launch_simulation -simset [get_filesets float_test ]
Command: launch_simulation  -simset float_test
INFO: [Vivado 12-12493] Simulation top is 'float_functions_tb'
INFO: [Vivado 12-12490] The selected simulation model for 'floating_point_divide' IP changed to 'rtl' from '', the simulation run directory will be deleted.
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [SIM-utils-72] Using boost library from '/media/koops/VIVADO/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/koops/VIVADO/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'float_functions_tb' in fileset 'float_test'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'float_test'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj float_functions_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.gen/sources_1/ip/floating_point_sint32_to_float/sim/floating_point_sint32_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_sint32_to_float
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/float_functions_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_functions_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj float_functions_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot float_functions_tb_behav xil_defaultlib.float_functions_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot float_functions_tb_behav xil_defaultlib.float_functions_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.float_functions_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_functions_tb_behav
execute_script: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 8032.645 ; gain = 0.000 ; free physical = 603 ; free virtual = 9692
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_functions_tb_behav -key {Behavioral:float_test:Functional:float_functions_tb} -tclbatch {float_functions_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source float_functions_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Starting Sim
RESULT IS: zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz z
Finishing Sim
$finish called at time : 340 ns : File "/media/koops/VIVADO/huah_cubed_3drender/sim/float_functions_tb.sv" Line 76
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_functions_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 8032.645 ; gain = 0.000 ; free physical = 563 ; free virtual = 9682
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets float_test ]
Command: launch_simulation  -simset float_test
INFO: [Vivado 12-12493] Simulation top is 'float_functions_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [SIM-utils-72] Using boost library from '/media/koops/VIVADO/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/koops/VIVADO/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'float_functions_tb' in fileset 'float_test'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'float_test'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj float_functions_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/float_functions_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_functions_tb
xvhdl --incr --relax -prj float_functions_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot float_functions_tb_behav xil_defaultlib.float_functions_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot float_functions_tb_behav xil_defaultlib.float_functions_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
ERROR: [XSIM 43-4287] "/media/koops/VIVADO/huah_cubed_3drender/sim/float_functions_tb.sv" Line 71. Undefined system task '$diplay'
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8108.910 ; gain = 0.000 ; free physical = 430 ; free virtual = 9549
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets float_test ]
Command: launch_simulation  -simset float_test
INFO: [Vivado 12-12493] Simulation top is 'float_functions_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [SIM-utils-72] Using boost library from '/media/koops/VIVADO/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/koops/VIVADO/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'float_functions_tb' in fileset 'float_test'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'float_test'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj float_functions_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/float_functions_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_functions_tb
xvhdl --incr --relax -prj float_functions_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot float_functions_tb_behav xil_defaultlib.float_functions_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot float_functions_tb_behav xil_defaultlib.float_functions_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.float_functions_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_functions_tb_behav
execute_script: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 8108.910 ; gain = 0.000 ; free physical = 618 ; free virtual = 9549
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_functions_tb_behav -key {Behavioral:float_test:Functional:float_functions_tb} -tclbatch {float_functions_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source float_functions_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Starting Sim
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz z
Finishing Sim
$finish called at time : 340 ns : File "/media/koops/VIVADO/huah_cubed_3drender/sim/float_functions_tb.sv" Line 77
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_functions_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 8108.910 ; gain = 0.000 ; free physical = 537 ; free virtual = 9504
update_compile_order -fileset float_test
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'float_functions_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [SIM-utils-72] Using boost library from '/media/koops/VIVADO/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/koops/VIVADO/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'float_functions_tb' in fileset 'float_test'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'float_test'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj float_functions_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.gen/sources_1/ip/floating_point_add/sim/floating_point_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_add
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/koops/VIVADO/huah_cubed_3drender/src/floating_point_add_stub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_add
WARNING: [VRFC 10-3609] overwriting previous definition of module 'floating_point_add' [/media/koops/VIVADO/huah_cubed_3drender/src/floating_point_add_stub.v:17]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/float_functions_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_functions_tb
xvhdl --incr --relax -prj float_functions_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'float_functions_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot float_functions_tb_behav xil_defaultlib.float_functions_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot float_functions_tb_behav xil_defaultlib.float_functions_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling module xil_defaultlib.floating_point_add
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.float_functions_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_functions_tb_behav
execute_script: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 8122.781 ; gain = 0.000 ; free physical = 595 ; free virtual = 9508
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 8122.781 ; gain = 0.000 ; free physical = 596 ; free virtual = 9508
Time resolution is 1 ps
Starting Sim
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz z
Finishing Sim
$finish called at time : 340 ns : File "/media/koops/VIVADO/huah_cubed_3drender/sim/float_functions_tb.sv" Line 77
relaunch_sim: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 8122.781 ; gain = 0.000 ; free physical = 574 ; free virtual = 9494
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'float_functions_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj float_functions_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/float_functions_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_functions_tb
xvhdl --incr --relax -prj float_functions_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'float_functions_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot float_functions_tb_behav xil_defaultlib.float_functions_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot float_functions_tb_behav xil_defaultlib.float_functions_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling module xil_defaultlib.floating_point_add
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.float_functions_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_functions_tb_behav
execute_script: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 8165.793 ; gain = 0.000 ; free physical = 613 ; free virtual = 9525
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 8165.793 ; gain = 0.000 ; free physical = 613 ; free virtual = 9525
Time resolution is 1 ps
Starting Sim
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 8165.793 ; gain = 0.000 ; free physical = 603 ; free virtual = 9519
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets float_test ]
Command: launch_simulation  -simset float_test
INFO: [Vivado 12-12493] Simulation top is 'float_functions_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [SIM-utils-72] Using boost library from '/media/koops/VIVADO/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/koops/VIVADO/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'float_functions_tb' in fileset 'float_test'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'float_test'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj float_functions_tb_vlog.prj
xvhdl --incr --relax -prj float_functions_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot float_functions_tb_behav xil_defaultlib.float_functions_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot float_functions_tb_behav xil_defaultlib.float_functions_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_functions_tb_behav -key {Behavioral:float_test:Functional:float_functions_tb} -tclbatch {float_functions_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source float_functions_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Starting Sim
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_functions_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 8165.793 ; gain = 0.000 ; free physical = 504 ; free virtual = 9489
export_ip_user_files -of_objects  [get_files /media/koops/VIVADO/huah_cubed_3drender/src/floating_point_add_stub.v] -no_script -reset -force -quiet
remove_files  -fileset float_test /media/koops/VIVADO/huah_cubed_3drender/src/floating_point_add_stub.v
export_ip_user_files -of_objects  [get_files /media/koops/VIVADO/huah_cubed_3drender/src/floating_point_divide_stub.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /media/koops/VIVADO/huah_cubed_3drender/src/floating_point_equal_stub.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /media/koops/VIVADO/huah_cubed_3drender/src/floating_point_float_to_sint32_stub.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /media/koops/VIVADO/huah_cubed_3drender/src/floating_point_lt_stub.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /media/koops/VIVADO/huah_cubed_3drender/src/floating_point_lte_stub.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /media/koops/VIVADO/huah_cubed_3drender/src/floating_point_multiply_stub.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /media/koops/VIVADO/huah_cubed_3drender/src/floating_point_sub_stub.v] -no_script -reset -force -quiet
remove_files  -fileset float_test {/media/koops/VIVADO/huah_cubed_3drender/src/floating_point_divide_stub.v /media/koops/VIVADO/huah_cubed_3drender/src/floating_point_equal_stub.v /media/koops/VIVADO/huah_cubed_3drender/src/floating_point_float_to_sint32_stub.v /media/koops/VIVADO/huah_cubed_3drender/src/floating_point_lt_stub.v /media/koops/VIVADO/huah_cubed_3drender/src/floating_point_lte_stub.v /media/koops/VIVADO/huah_cubed_3drender/src/floating_point_multiply_stub.v /media/koops/VIVADO/huah_cubed_3drender/src/floating_point_sub_stub.v}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets float_test ]
Command: launch_simulation  -simset float_test
INFO: [Vivado 12-12493] Simulation top is 'float_functions_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [SIM-utils-72] Using boost library from '/media/koops/VIVADO/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/koops/VIVADO/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'float_functions_tb' in fileset 'float_test'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'float_test'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj float_functions_tb_vlog.prj
xvhdl --incr --relax -prj float_functions_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot float_functions_tb_behav xil_defaultlib.float_functions_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot float_functions_tb_behav xil_defaultlib.float_functions_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_functions_tb_behav -key {Behavioral:float_test:Functional:float_functions_tb} -tclbatch {float_functions_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source float_functions_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Starting Sim
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_functions_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 8269.840 ; gain = 0.000 ; free physical = 299 ; free virtual = 9364
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets float_test ]
Command: launch_simulation  -simset float_test
INFO: [Vivado 12-12493] Simulation top is 'float_functions_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [SIM-utils-72] Using boost library from '/media/koops/VIVADO/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/koops/VIVADO/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'float_functions_tb' in fileset 'float_test'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'float_test'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj float_functions_tb_vlog.prj
xvhdl --incr --relax -prj float_functions_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot float_functions_tb_behav xil_defaultlib.float_functions_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot float_functions_tb_behav xil_defaultlib.float_functions_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_functions_tb_behav -key {Behavioral:float_test:Functional:float_functions_tb} -tclbatch {float_functions_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source float_functions_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Starting Sim
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_functions_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 8269.840 ; gain = 0.000 ; free physical = 324 ; free virtual = 9376
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'float_functions_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj float_functions_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/float_functions_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_functions_tb
ERROR: [VRFC 10-2989] 'clk_in' is not declared [/media/koops/VIVADO/huah_cubed_3drender/sim/float_functions_tb.sv:51]
ERROR: [VRFC 10-8530] module 'float_functions_tb' is ignored due to previous errors [/media/koops/VIVADO/huah_cubed_3drender/sim/float_functions_tb.sv:4]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 8269.840 ; gain = 0.000 ; free physical = 348 ; free virtual = 9292
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'float_functions_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj float_functions_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/float_functions_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_functions_tb
xvhdl --incr --relax -prj float_functions_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 8269.840 ; gain = 0.000 ; free physical = 362 ; free virtual = 9331
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'float_functions_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot float_functions_tb_behav xil_defaultlib.float_functions_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot float_functions_tb_behav xil_defaultlib.float_functions_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling module xil_defaultlib.floating_point_add
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.float_functions_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_functions_tb_behav
execute_script: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 8269.840 ; gain = 0.000 ; free physical = 584 ; free virtual = 9359
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 8269.840 ; gain = 0.000 ; free physical = 584 ; free virtual = 9359
Time resolution is 1 ps
Starting Sim
relaunch_sim: Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 8269.840 ; gain = 0.000 ; free physical = 558 ; free virtual = 9343
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets float_test ]
Command: launch_simulation  -simset float_test
INFO: [Vivado 12-12493] Simulation top is 'float_functions_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [SIM-utils-72] Using boost library from '/media/koops/VIVADO/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/koops/VIVADO/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'float_functions_tb' in fileset 'float_test'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'float_test'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj float_functions_tb_vlog.prj
xvhdl --incr --relax -prj float_functions_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot float_functions_tb_behav xil_defaultlib.float_functions_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot float_functions_tb_behav xil_defaultlib.float_functions_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_functions_tb_behav -key {Behavioral:float_test:Functional:float_functions_tb} -tclbatch {float_functions_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source float_functions_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Starting Sim
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_functions_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 8269.840 ; gain = 0.000 ; free physical = 455 ; free virtual = 9306
delete_fileset [ get_filesets sim_1 ]
file delete -force /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.srcs/sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets float_test ]
Command: launch_simulation  -simset float_test
INFO: [Vivado 12-12493] Simulation top is 'float_functions_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [SIM-utils-72] Using boost library from '/media/koops/VIVADO/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/koops/VIVADO/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'float_functions_tb' in fileset 'float_test'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'float_test'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj float_functions_tb_vlog.prj
xvhdl --incr --relax -prj float_functions_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot float_functions_tb_behav xil_defaultlib.float_functions_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot float_functions_tb_behav xil_defaultlib.float_functions_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
execute_script: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 8269.840 ; gain = 0.000 ; free physical = 366 ; free virtual = 9215
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_functions_tb_behav -key {Behavioral:float_test:Functional:float_functions_tb} -tclbatch {float_functions_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source float_functions_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Starting Sim
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_functions_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 8269.840 ; gain = 0.000 ; free physical = 352 ; free virtual = 9205
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'float_functions_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Vivado 12-4705] 'export_ip_user_files' task aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets float_test ]
Command: launch_simulation  -simset float_test
INFO: [Vivado 12-12493] Simulation top is 'float_functions_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [SIM-utils-72] Using boost library from '/media/koops/VIVADO/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/koops/VIVADO/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'float_functions_tb' in fileset 'float_test'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'float_test'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj float_functions_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/float_functions_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_functions_tb
xvhdl --incr --relax -prj float_functions_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
execute_script: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8308.520 ; gain = 0.000 ; free physical = 431 ; free virtual = 9186
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot float_functions_tb_behav xil_defaultlib.float_functions_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot float_functions_tb_behav xil_defaultlib.float_functions_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling module xil_defaultlib.floating_point_add
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.float_functions_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_functions_tb_behav
execute_script: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 8308.520 ; gain = 0.000 ; free physical = 618 ; free virtual = 9204
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_functions_tb_behav -key {Behavioral:float_test:Functional:float_functions_tb} -tclbatch {float_functions_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source float_functions_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Starting Sim
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_functions_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 8308.520 ; gain = 0.000 ; free physical = 589 ; free virtual = 9190
set_property -dict [list CONFIG.Has_ARESETn {true}] [get_ips floating_point_add]
generate_target all [get_files  /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.srcs/sources_1/ip/floating_point_add/floating_point_add.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'floating_point_add'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'floating_point_add'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'floating_point_add'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'floating_point_add'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'floating_point_add'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'floating_point_add'...
catch { config_ip_cache -export [get_ips -all floating_point_add] }
export_ip_user_files -of_objects [get_files /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.srcs/sources_1/ip/floating_point_add/floating_point_add.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.srcs/sources_1/ip/floating_point_add/floating_point_add.xci]
create_ip_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 8337.527 ; gain = 29.008 ; free physical = 568 ; free virtual = 9142
launch_runs floating_point_add_synth_1 -jobs 4
[Tue Nov 29 18:09:34 2022] Launched floating_point_add_synth_1...
Run output will be captured here: /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.runs/floating_point_add_synth_1/runme.log
export_simulation -of_objects [get_files /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.srcs/sources_1/ip/floating_point_add/floating_point_add.xci] -directory /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.ip_user_files/sim_scripts -ip_user_files_dir /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.ip_user_files -ipstatic_source_dir /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/modelsim} {questa=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/questa} {xcelium=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/xcelium} {vcs=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/vcs} {riviera=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets float_test ]
Command: launch_simulation  -simset float_test
INFO: [Vivado 12-12493] Simulation top is 'float_functions_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [SIM-utils-72] Using boost library from '/media/koops/VIVADO/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/koops/VIVADO/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'float_functions_tb' in fileset 'float_test'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'float_test'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj float_functions_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.gen/sources_1/ip/floating_point_add/sim/floating_point_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_add
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.gen/sources_1/ip/floating_point_sint32_to_float/sim/floating_point_sint32_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_sint32_to_float
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/float_functions_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_functions_tb
xvhdl --incr --relax -prj float_functions_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot float_functions_tb_behav xil_defaultlib.float_functions_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot float_functions_tb_behav xil_defaultlib.float_functions_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'aresetn' is not connected on this instance [/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv:70]
WARNING: [VRFC 10-5021] port 'aresetn' is not connected on this instance [/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv:81]
WARNING: [VRFC 10-5021] port 'aresetn' is not connected on this instance [/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv:91]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.float_functions_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_functions_tb_behav
execute_script: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 8364.457 ; gain = 0.000 ; free physical = 1864 ; free virtual = 9127
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_functions_tb_behav -key {Behavioral:float_test:Functional:float_functions_tb} -tclbatch {float_functions_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source float_functions_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /float_functions_tb/test/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS: 1 01000001011100000000000000000000
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_functions_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 8364.457 ; gain = 0.000 ; free physical = 1829 ; free virtual = 9113
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets float_test ]
Command: launch_simulation  -simset float_test
INFO: [Vivado 12-12493] Simulation top is 'float_functions_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [SIM-utils-72] Using boost library from '/media/koops/VIVADO/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/koops/VIVADO/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'float_functions_tb' in fileset 'float_test'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'float_test'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj float_functions_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.gen/sources_1/ip/floating_point_float_to_sint32/sim/floating_point_float_to_sint32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_float_to_sint32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/float_functions_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_functions_tb
xvhdl --incr --relax -prj float_functions_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot float_functions_tb_behav xil_defaultlib.float_functions_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot float_functions_tb_behav xil_defaultlib.float_functions_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'aresetn' is not connected on this instance [/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv:70]
WARNING: [VRFC 10-5021] port 'aresetn' is not connected on this instance [/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv:81]
WARNING: [VRFC 10-5021] port 'aresetn' is not connected on this instance [/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv:91]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling module xil_defaultlib.vec_add
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_14.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_float_to_sint32
Compiling module xil_defaultlib.float_functions_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_functions_tb_behav
execute_script: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 8382.465 ; gain = 0.000 ; free physical = 1798 ; free virtual = 9074
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_functions_tb_behav -key {Behavioral:float_test:Functional:float_functions_tb} -tclbatch {float_functions_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source float_functions_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /float_functions_tb/test/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS: 1 01000001011100000000000000000000
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_functions_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 8382.465 ; gain = 0.000 ; free physical = 1763 ; free virtual = 9065
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -dict [list CONFIG.Has_ARESETn {true}] [get_ips floating_point_divide]
generate_target all [get_files  /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.srcs/sources_1/ip/floating_point_divide/floating_point_divide.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'floating_point_divide'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'floating_point_divide'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'floating_point_divide'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'floating_point_divide'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'floating_point_divide'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'floating_point_divide'...
catch { config_ip_cache -export [get_ips -all floating_point_divide] }
export_ip_user_files -of_objects [get_files /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.srcs/sources_1/ip/floating_point_divide/floating_point_divide.xci] -no_script -sync -force -quiet
reset_run floating_point_divide_synth_1
launch_runs floating_point_divide_synth_1 -jobs 4
[Tue Nov 29 18:16:34 2022] Launched floating_point_divide_synth_1...
Run output will be captured here: /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.runs/floating_point_divide_synth_1/runme.log
export_simulation -of_objects [get_files /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.srcs/sources_1/ip/floating_point_divide/floating_point_divide.xci] -directory /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.ip_user_files/sim_scripts -ip_user_files_dir /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.ip_user_files -ipstatic_source_dir /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/modelsim} {questa=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/questa} {xcelium=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/xcelium} {vcs=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/vcs} {riviera=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Has_ARESETn {true}] [get_ips floating_point_equal]
generate_target all [get_files  /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.srcs/sources_1/ip/floating_point_equal/floating_point_equal.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'floating_point_equal'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'floating_point_equal'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'floating_point_equal'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'floating_point_equal'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'floating_point_equal'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'floating_point_equal'...
catch { config_ip_cache -export [get_ips -all floating_point_equal] }
export_ip_user_files -of_objects [get_files /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.srcs/sources_1/ip/floating_point_equal/floating_point_equal.xci] -no_script -sync -force -quiet
reset_run floating_point_equal_synth_1
launch_runs floating_point_equal_synth_1 -jobs 4
[Tue Nov 29 18:17:01 2022] Launched floating_point_equal_synth_1...
Run output will be captured here: /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.runs/floating_point_equal_synth_1/runme.log
export_simulation -of_objects [get_files /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.srcs/sources_1/ip/floating_point_equal/floating_point_equal.xci] -directory /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.ip_user_files/sim_scripts -ip_user_files_dir /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.ip_user_files -ipstatic_source_dir /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/modelsim} {questa=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/questa} {xcelium=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/xcelium} {vcs=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/vcs} {riviera=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Has_ARESETn {true}] [get_ips floating_point_float_to_sint32]
generate_target all [get_files  /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.srcs/sources_1/ip/floating_point_float_to_sint32/floating_point_float_to_sint32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'floating_point_float_to_sint32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'floating_point_float_to_sint32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'floating_point_float_to_sint32'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'floating_point_float_to_sint32'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'floating_point_float_to_sint32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'floating_point_float_to_sint32'...
catch { config_ip_cache -export [get_ips -all floating_point_float_to_sint32] }
export_ip_user_files -of_objects [get_files /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.srcs/sources_1/ip/floating_point_float_to_sint32/floating_point_float_to_sint32.xci] -no_script -sync -force -quiet
reset_run floating_point_float_to_sint32_synth_1
launch_runs floating_point_float_to_sint32_synth_1 -jobs 4
[Tue Nov 29 18:17:27 2022] Launched floating_point_float_to_sint32_synth_1...
Run output will be captured here: /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.runs/floating_point_float_to_sint32_synth_1/runme.log
export_simulation -of_objects [get_files /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.srcs/sources_1/ip/floating_point_float_to_sint32/floating_point_float_to_sint32.xci] -directory /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.ip_user_files/sim_scripts -ip_user_files_dir /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.ip_user_files -ipstatic_source_dir /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/modelsim} {questa=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/questa} {xcelium=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/xcelium} {vcs=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/vcs} {riviera=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Has_ARESETn {true}] [get_ips floating_point_lt]
generate_target all [get_files  /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.srcs/sources_1/ip/floating_point_lt/floating_point_lt.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'floating_point_lt'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'floating_point_lt'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'floating_point_lt'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'floating_point_lt'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'floating_point_lt'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'floating_point_lt'...
catch { config_ip_cache -export [get_ips -all floating_point_lt] }
export_ip_user_files -of_objects [get_files /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.srcs/sources_1/ip/floating_point_lt/floating_point_lt.xci] -no_script -sync -force -quiet
reset_run floating_point_lt_synth_1
launch_runs floating_point_lt_synth_1 -jobs 4
[Tue Nov 29 18:17:59 2022] Launched floating_point_lt_synth_1...
Run output will be captured here: /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.runs/floating_point_lt_synth_1/runme.log
export_simulation -of_objects [get_files /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.srcs/sources_1/ip/floating_point_lt/floating_point_lt.xci] -directory /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.ip_user_files/sim_scripts -ip_user_files_dir /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.ip_user_files -ipstatic_source_dir /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/modelsim} {questa=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/questa} {xcelium=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/xcelium} {vcs=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/vcs} {riviera=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Has_ARESETn {true}] [get_ips floating_point_lte]
generate_target all [get_files  /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.srcs/sources_1/ip/floating_point_lte/floating_point_lte.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'floating_point_lte'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'floating_point_lte'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'floating_point_lte'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'floating_point_lte'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'floating_point_lte'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'floating_point_lte'...
catch { config_ip_cache -export [get_ips -all floating_point_lte] }
export_ip_user_files -of_objects [get_files /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.srcs/sources_1/ip/floating_point_lte/floating_point_lte.xci] -no_script -sync -force -quiet
reset_run floating_point_lte_synth_1
launch_runs floating_point_lte_synth_1 -jobs 4
[Tue Nov 29 18:19:16 2022] Launched floating_point_lte_synth_1...
Run output will be captured here: /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.runs/floating_point_lte_synth_1/runme.log
export_simulation -of_objects [get_files /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.srcs/sources_1/ip/floating_point_lte/floating_point_lte.xci] -directory /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.ip_user_files/sim_scripts -ip_user_files_dir /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.ip_user_files -ipstatic_source_dir /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/modelsim} {questa=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/questa} {xcelium=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/xcelium} {vcs=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/vcs} {riviera=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Has_ARESETn {true}] [get_ips floating_point_multiply]
generate_target all [get_files  /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.srcs/sources_1/ip/floating_point_multiply/floating_point_multiply.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'floating_point_multiply'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'floating_point_multiply'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'floating_point_multiply'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'floating_point_multiply'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'floating_point_multiply'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'floating_point_multiply'...
catch { config_ip_cache -export [get_ips -all floating_point_multiply] }
export_ip_user_files -of_objects [get_files /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.srcs/sources_1/ip/floating_point_multiply/floating_point_multiply.xci] -no_script -sync -force -quiet
reset_run floating_point_multiply_synth_1
launch_runs floating_point_multiply_synth_1 -jobs 4
[Tue Nov 29 18:20:03 2022] Launched floating_point_multiply_synth_1...
Run output will be captured here: /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.runs/floating_point_multiply_synth_1/runme.log
export_simulation -of_objects [get_files /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.srcs/sources_1/ip/floating_point_multiply/floating_point_multiply.xci] -directory /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.ip_user_files/sim_scripts -ip_user_files_dir /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.ip_user_files -ipstatic_source_dir /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/modelsim} {questa=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/questa} {xcelium=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/xcelium} {vcs=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/vcs} {riviera=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Has_ARESETn {true}] [get_ips floating_point_re_sqrt]
generate_target all [get_files  /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.srcs/sources_1/ip/floating_point_re_sqrt/floating_point_re_sqrt.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'floating_point_re_sqrt'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'floating_point_re_sqrt'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'floating_point_re_sqrt'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'floating_point_re_sqrt'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'floating_point_re_sqrt'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'floating_point_re_sqrt'...
catch { config_ip_cache -export [get_ips -all floating_point_re_sqrt] }
export_ip_user_files -of_objects [get_files /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.srcs/sources_1/ip/floating_point_re_sqrt/floating_point_re_sqrt.xci] -no_script -sync -force -quiet
reset_run floating_point_re_sqrt_synth_1
launch_runs floating_point_re_sqrt_synth_1 -jobs 4
[Tue Nov 29 18:21:42 2022] Launched floating_point_re_sqrt_synth_1...
Run output will be captured here: /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.runs/floating_point_re_sqrt_synth_1/runme.log
export_simulation -of_objects [get_files /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.srcs/sources_1/ip/floating_point_re_sqrt/floating_point_re_sqrt.xci] -directory /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.ip_user_files/sim_scripts -ip_user_files_dir /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.ip_user_files -ipstatic_source_dir /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/modelsim} {questa=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/questa} {xcelium=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/xcelium} {vcs=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/vcs} {riviera=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Has_ARESETn {true}] [get_ips floating_point_sint32_to_float]
generate_target all [get_files  /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.srcs/sources_1/ip/floating_point_sint32_to_float/floating_point_sint32_to_float.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'floating_point_sint32_to_float'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'floating_point_sint32_to_float'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'floating_point_sint32_to_float'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'floating_point_sint32_to_float'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'floating_point_sint32_to_float'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'floating_point_sint32_to_float'...
catch { config_ip_cache -export [get_ips -all floating_point_sint32_to_float] }
export_ip_user_files -of_objects [get_files /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.srcs/sources_1/ip/floating_point_sint32_to_float/floating_point_sint32_to_float.xci] -no_script -sync -force -quiet
reset_run floating_point_sint32_to_float_synth_1
launch_runs floating_point_sint32_to_float_synth_1 -jobs 4
[Tue Nov 29 18:22:15 2022] Launched floating_point_sint32_to_float_synth_1...
Run output will be captured here: /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.runs/floating_point_sint32_to_float_synth_1/runme.log
export_simulation -of_objects [get_files /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.srcs/sources_1/ip/floating_point_sint32_to_float/floating_point_sint32_to_float.xci] -directory /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.ip_user_files/sim_scripts -ip_user_files_dir /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.ip_user_files -ipstatic_source_dir /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/modelsim} {questa=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/questa} {xcelium=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/xcelium} {vcs=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/vcs} {riviera=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Has_ARESETn {true}] [get_ips floating_point_sub]
generate_target all [get_files  /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.srcs/sources_1/ip/floating_point_sub/floating_point_sub.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'floating_point_sub'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'floating_point_sub'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'floating_point_sub'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'floating_point_sub'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'floating_point_sub'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'floating_point_sub'...
catch { config_ip_cache -export [get_ips -all floating_point_sub] }
export_ip_user_files -of_objects [get_files /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.srcs/sources_1/ip/floating_point_sub/floating_point_sub.xci] -no_script -sync -force -quiet
reset_run floating_point_sub_synth_1
launch_runs floating_point_sub_synth_1 -jobs 4
[Tue Nov 29 18:22:58 2022] Launched floating_point_sub_synth_1...
Run output will be captured here: /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.runs/floating_point_sub_synth_1/runme.log
export_simulation -of_objects [get_files /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.srcs/sources_1/ip/floating_point_sub/floating_point_sub.xci] -directory /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.ip_user_files/sim_scripts -ip_user_files_dir /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.ip_user_files -ipstatic_source_dir /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/modelsim} {questa=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/questa} {xcelium=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/xcelium} {vcs=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/vcs} {riviera=/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets float_test ]
Command: launch_simulation  -simset float_test
INFO: [Vivado 12-12493] Simulation top is 'float_functions_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [SIM-utils-72] Using boost library from '/media/koops/VIVADO/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/koops/VIVADO/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'float_functions_tb' in fileset 'float_test'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'float_test'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj float_functions_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.gen/sources_1/ip/floating_point_float_to_sint32/sim/floating_point_float_to_sint32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_float_to_sint32
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.gen/sources_1/ip/floating_point_add/sim/floating_point_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_add
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.gen/sources_1/ip/floating_point_sint32_to_float/sim/floating_point_sint32_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_sint32_to_float
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/float_functions_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_functions_tb
xvhdl --incr --relax -prj float_functions_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot float_functions_tb_behav xil_defaultlib.float_functions_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot float_functions_tb_behav xil_defaultlib.float_functions_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling module xil_defaultlib.vec_add
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_14.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_float_to_sint32
Compiling module xil_defaultlib.float_functions_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_functions_tb_behav
execute_script: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 8616.770 ; gain = 0.000 ; free physical = 2927 ; free virtual = 7426
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_functions_tb_behav -key {Behavioral:float_test:Functional:float_functions_tb} -tclbatch {float_functions_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source float_functions_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /float_functions_tb/val/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /float_functions_tb/add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /float_functions_tb/add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /float_functions_tb/add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /float_functions_tb/b/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /float_functions_tb/a/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
A AND B: 01000001001000000000000000000000 01000000101000000000000000000000
RESULT IS: 01000001011100000000000000000000 01000001011100000000000000000000 01000001011100000000000000000000 1
RESULT IS          15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_functions_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 8616.770 ; gain = 0.000 ; free physical = 2873 ; free virtual = 7424
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'float_functions_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs

    while executing
"if { [lsearch -exact $args {-int_setup_sim_vars}] == -1 } {
    usf_init_vars
  }"
    (procedure "tclapp::xilinx::xsim::setup" line 12)
    invoked from within
"tclapp::xilinx::xsim::setup { -simset float_test -mode behavioral -run_dir /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/..."
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 8645.785 ; gain = 29.016 ; free physical = 2919 ; free virtual = 7417
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-344] 'relaunch_sim' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets float_test ]
Command: launch_simulation  -simset float_test
INFO: [Vivado 12-12493] Simulation top is 'float_functions_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs

    while executing
"if { [lsearch -exact $args {-int_setup_sim_vars}] == -1 } {
    usf_init_vars
  }"
    (procedure "tclapp::xilinx::xsim::setup" line 12)
    invoked from within
"tclapp::xilinx::xsim::setup { -simset float_test -mode behavioral -run_dir /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/..."
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets float_test ]
Command: launch_simulation  -simset float_test
INFO: [Vivado 12-12493] Simulation top is 'float_functions_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs

    while executing
"if { [lsearch -exact $args {-int_setup_sim_vars}] == -1 } {
    usf_init_vars
  }"
    (procedure "tclapp::xilinx::xsim::setup" line 12)
    invoked from within
"tclapp::xilinx::xsim::setup { -simset float_test -mode behavioral -run_dir /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/..."
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets float_test ]
Command: launch_simulation  -simset float_test
INFO: [Vivado 12-12493] Simulation top is 'float_functions_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs

    while executing
"if { [lsearch -exact $args {-int_setup_sim_vars}] == -1 } {
    usf_init_vars
  }"
    (procedure "tclapp::xilinx::xsim::setup" line 12)
    invoked from within
"tclapp::xilinx::xsim::setup { -simset float_test -mode behavioral -run_dir /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/..."
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets float_test ]
Command: launch_simulation  -simset float_test
INFO: [Vivado 12-12493] Simulation top is 'float_functions_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs

    while executing
"if { [lsearch -exact $args {-int_setup_sim_vars}] == -1 } {
    usf_init_vars
  }"
    (procedure "tclapp::xilinx::xsim::setup" line 12)
    invoked from within
"tclapp::xilinx::xsim::setup { -simset float_test -mode behavioral -run_dir /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/..."
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 29 18:34:22 2022...
