Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module wujian100_open_tb.x_wujian100_open_top.x_pdu_top.x_main_bus_top.x_main_dmem_top0.dmem_bram_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: File testdata/test8/input_kwsright_hex.txt referenced on F:/VivadoProject/wujiankws_opensource/wujiankws_opensource/tb/tb.v at line 289 cannot be opened for reading. Please ensure that this file is available in the current working directory.
######time:                   0, Dump start######
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /wujian100_open_tb/x_wujian100_open_top/x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/U0/grp_dw_layer1_fu_672/kws_fadd_32ns_32nbkb_U4/kws_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\vivado\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /wujian100_open_tb/x_wujian100_open_top/x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/U0/grp_fc_64u_12u_1u_s_fu_658/kws_fadd_32ns_32nbkb_U118/kws_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\vivado\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /wujian100_open_tb/x_wujian100_open_top/x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/U0/grp_fc_relu6_fu_644/kws_fadd_32ns_32nbkb_U108/kws_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\vivado\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /wujian100_open_tb/x_wujian100_open_top/x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/U0/grp_pw_layer2_fu_474/kws_fadd_32ns_32nbkb_U45/kws_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\vivado\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /wujian100_open_tb/x_wujian100_open_top/x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/U0/grp_grucell_fu_408/kws_fadd_32ns_32nbkb_U71/kws_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\vivado\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /wujian100_open_tb/x_wujian100_open_top/x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/U0/grp_grucell_fu_408/kws_fadd_32ns_32nbkb_U70/kws_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\vivado\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /wujian100_open_tb/x_wujian100_open_top/x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/U0/grp_grucell_fu_408/kws_faddfsub_32nsfYi_U69/kws_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\vivado\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /wujian100_open_tb/x_wujian100_open_top/x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/U0/grp_grucell_fu_408/kws_faddfsub_32nsfYi_U68/kws_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\vivado\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /wujian100_open_tb/x_wujian100_open_top/x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/U0/grp_grucell_fu_408/grp_mytanh_fu_3422/kws_fadd_32ns_32nbkb_U63/kws_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\vivado\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /wujian100_open_tb/x_wujian100_open_top/x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/U0/grp_grucell_fu_408/grp_mysigmoid_fu_3416/kws_fadd_32ns_32nbkb_U58/kws_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\vivado\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /wujian100_open_tb/x_wujian100_open_top/x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/U0/grp_grucell_fu_408/grp_mysigmoid_fu_3410/kws_fadd_32ns_32nbkb_U58/kws_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: E:\vivado\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
	******START TO LOAD INPUT DATA SET1******

WARNING: File testdata/test9/input_kwsright_hex.txt referenced on F:/VivadoProject/wujiankws_opensource/wujiankws_opensource/tb/tb.v at line 300 cannot be opened for reading. Please ensure that this file is available in the current working directory.
	******START TO LOAD INPUT DATA SET2******


kws test begin

load control

load weight
