# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Projet_SOC.srcs/sources_1/new/chronometer.vhd" \
"../../../../Projet_SOC.srcs/sim_1/new/chronometer_tb.vhd" \

# Do not sort compile order
nosort
