=========================================================================================================
Auto created by the td v4.6.14756
@Copy Right: Shanghai Anlogic Infotech, 2011 - 2021.
Wed Aug 31 11:23:47 2022
=========================================================================================================


Top Model:                TOP_L2_SWITCH                                                   
Device:                   eagle_s20                                                       
Timing Constraint File:   constraints/rmii_timing.sdc                                     
STA Level:                Detail                                                          
Process parameter::       TT  1.10v  85C                                                  

=========================================================================================================
Timing constraint:        clock: phy0_ref_clk                                             
Clock = phy0_ref_clk, period 20ns, rising at 0ns, falling at 10ns

588 endpoints analyzed totally, and 21008 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 14.599ns
---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13 (1850 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      5.401 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.722 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.f[1] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.b[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.671 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.431
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.e[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.282
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10]) net (fanout = 3)        0.468 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.f[0] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[9]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.d[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[8]) net (fanout = 3)        0.307 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.205
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[7]) net (fanout = 3)        0.473 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.f[1] cell                    0.251
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.e[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[6]) net (fanout = 2)        0.657 ../common/src/FRAME_FIFO.v(123)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.f[0] cell                    0.282
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[5]) net (fanout = 3)        0.811 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.f[0] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.b[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[4]) net (fanout = 2)        0.348 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.f[1] cell                    0.333
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[3]) net (fanout = 3)        0.615 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2.f[0] cell                    0.348
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2.e[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[2]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2.f[1] cell                    0.282
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b5.d[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[1]) net (fanout = 4)        0.475 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b5.f[1] cell                    0.262
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u11317.e[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[0]) net (fanout = 1)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u11317.fx[1] cell                    1.102
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_2|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_1.b[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[2]) net (fanout = 2)        0.788 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_2|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_1.fco cell                    0.539
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_3.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_3.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_5.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_5.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_7.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_7.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_9.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_9.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(74)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       17.935 (16 lvl)
                                                                                          (55% logic, 45% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            5.401 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      5.436 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.722 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.f[1] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.b[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.671 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.431
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.e[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.282
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10]) net (fanout = 3)        0.468 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.f[0] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[9]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.d[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[8]) net (fanout = 3)        0.307 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.205
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[7]) net (fanout = 3)        0.473 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.f[1] cell                    0.251
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.e[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[6]) net (fanout = 2)        0.657 ../common/src/FRAME_FIFO.v(123)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.f[0] cell                    0.282
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[5]) net (fanout = 3)        0.811 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.f[0] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.b[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[4]) net (fanout = 2)        0.348 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.f[1] cell                    0.333
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[3]) net (fanout = 3)        0.615 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2.f[0] cell                    0.348
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2.e[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[2]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2.f[1] cell                    0.282
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b5.d[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[1]) net (fanout = 4)        0.475 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b5.f[1] cell                    0.262
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u11317.e[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[0]) net (fanout = 1)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u11317.fco   cell                    0.781
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u11318.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u11318.fco     cell                    0.132
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u7_al_u11319.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u7_al_u11319.fco     cell                    0.132
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u11_al_u11320.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u11_al_u11320.fx[0]  cell                    0.387
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.b[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[12]) net (fanout = 2)        0.788 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.fco cell                    0.539
 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(74)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       17.900 (17 lvl)
                                                                                          (55% logic, 45% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            5.436 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      5.589 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.722 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.f[1] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.b[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.671 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.431
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.e[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.282
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10]) net (fanout = 3)        0.468 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.f[0] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[9]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.d[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[8]) net (fanout = 3)        0.307 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.205
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[7]) net (fanout = 3)        0.473 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.f[1] cell                    0.251
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.e[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[6]) net (fanout = 2)        0.657 ../common/src/FRAME_FIFO.v(123)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.f[0] cell                    0.282
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[5]) net (fanout = 3)        0.811 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.f[0] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.b[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[4]) net (fanout = 2)        0.348 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.f[1] cell                    0.333
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[3]) net (fanout = 3)        0.615 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2.f[0] cell                    0.348
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2.e[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[2]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2.f[1] cell                    0.282
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b5.d[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[1]) net (fanout = 4)        0.475 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b5.f[1] cell                    0.262
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u11317.e[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[0]) net (fanout = 1)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u11317.fco   cell                    0.781
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u11318.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u11318.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_3.b[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[4]) net (fanout = 2)        0.607 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_3.fco cell                    0.539
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_5.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_5.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_7.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_7.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_9.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_9.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(74)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       17.747 (17 lvl)
                                                                                          (55% logic, 45% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            5.589 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13 (1850 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      5.435 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.722 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.f[1] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.b[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.671 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.431
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.e[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.282
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10]) net (fanout = 3)        0.468 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.f[0] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[9]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.d[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[8]) net (fanout = 3)        0.307 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.205
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[7]) net (fanout = 3)        0.473 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.f[1] cell                    0.251
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.e[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[6]) net (fanout = 2)        0.657 ../common/src/FRAME_FIFO.v(123)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.f[0] cell                    0.282
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[5]) net (fanout = 3)        0.811 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.f[0] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.b[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[4]) net (fanout = 2)        0.348 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.f[1] cell                    0.333
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[3]) net (fanout = 3)        0.615 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2.f[0] cell                    0.348
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2.e[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[2]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2.f[1] cell                    0.282
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b5.d[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[1]) net (fanout = 4)        0.475 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b5.f[1] cell                    0.262
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u11317.e[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[0]) net (fanout = 1)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u11317.fx[1] cell                    1.102
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_2|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_1.b[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[2]) net (fanout = 2)        0.754 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_2|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_1.fco cell                    0.539
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_3.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_3.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_5.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_5.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_7.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_7.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_9.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_9.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_11.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_11.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(75)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       17.901 (16 lvl)
                                                                                          (55% logic, 45% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            5.435 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      5.436 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.722 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.f[1] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.b[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.671 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.431
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.e[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.282
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10]) net (fanout = 3)        0.468 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.f[0] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[9]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.d[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[8]) net (fanout = 3)        0.307 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.205
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[7]) net (fanout = 3)        0.473 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.f[1] cell                    0.251
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.e[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[6]) net (fanout = 2)        0.657 ../common/src/FRAME_FIFO.v(123)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.f[0] cell                    0.282
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[5]) net (fanout = 3)        0.811 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.f[0] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.b[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[4]) net (fanout = 2)        0.348 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.f[1] cell                    0.333
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[3]) net (fanout = 3)        0.615 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2.f[0] cell                    0.348
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2.e[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[2]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2.f[1] cell                    0.282
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b5.d[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[1]) net (fanout = 4)        0.475 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b5.f[1] cell                    0.262
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u11317.e[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[0]) net (fanout = 1)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u11317.fco   cell                    0.781
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u11318.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u11318.fco     cell                    0.132
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u7_al_u11319.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u7_al_u11319.fco     cell                    0.132
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u11_al_u11320.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u11_al_u11320.fx[0]  cell                    0.387
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_11.b[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[12]) net (fanout = 2)        0.788 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_11.fco cell                    0.539
 PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(75)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       17.900 (17 lvl)
                                                                                          (55% logic, 45% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            5.436 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      5.463 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.722 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.f[1] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.b[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.671 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.431
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.e[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.282
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10]) net (fanout = 3)        0.468 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.f[0] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[9]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.d[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[8]) net (fanout = 3)        0.307 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.205
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[7]) net (fanout = 3)        0.473 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.f[1] cell                    0.251
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.e[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[6]) net (fanout = 2)        0.657 ../common/src/FRAME_FIFO.v(123)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.f[0] cell                    0.282
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[5]) net (fanout = 3)        0.811 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.f[0] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.b[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[4]) net (fanout = 2)        0.348 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.f[1] cell                    0.333
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[3]) net (fanout = 3)        0.615 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2.f[0] cell                    0.348
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2.e[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[2]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2.f[1] cell                    0.282
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b5.d[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[1]) net (fanout = 4)        0.475 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b5.f[1] cell                    0.262
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u11317.e[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[0]) net (fanout = 1)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u11317.fco   cell                    0.781
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u11318.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u11318.fco     cell                    0.132
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u7_al_u11319.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u7_al_u11319.fx[1]   cell                    0.453
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_9.b[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[10]) net (fanout = 2)        0.754 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_9.fco cell                    0.539
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_11.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_11.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(75)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       17.873 (17 lvl)
                                                                                          (55% logic, 45% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            5.463 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13 (1881 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      5.962 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13.fci (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.q[1] cell                    0.146
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11.b[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_gray_sync[13]) net (fanout = 2)        0.639 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11.f[1] cell                    0.333
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11.d[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11.f[0] cell                    0.205
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.b[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[11]) net (fanout = 3)        0.319 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.f[0] cell                    0.431
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.b[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[10]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.f[1] cell                    0.431
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.b[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[9]) net (fanout = 3)        0.870 ../common/src/FRAME_FIFO.v(201)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.f[0] cell                    0.333
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b6|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7.c[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[8]) net (fanout = 3)        0.515 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b6|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7.f[0] cell                    0.251
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b6|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7.d[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[7]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b6|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7.f[1] cell                    0.205
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b5.c[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[6]) net (fanout = 3)        0.631 ../common/src/FRAME_FIFO.v(201)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b5.f[0] cell                    0.348
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b3.c[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[5]) net (fanout = 2)        0.698 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b3.f[1] cell                    0.348
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b3.d[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[4]) net (fanout = 3)        0.473 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b3.f[0] cell                    0.262
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b2|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b1.c[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[3]) net (fanout = 4)        0.606 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b2|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b1.f[1] cell                    0.251
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.e[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[1]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.f[1] cell                    0.282
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/ucin.a[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[0]) net (fanout = 2)        0.608 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/ucin.fco cell                    0.627
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u1.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/c1) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u1.fco cell                    0.073
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u3.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u3.fco cell                    0.073
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u5.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/c5) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u5.fco cell                    0.073
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u7.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u7.fco cell                    0.073
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u10|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u9.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/c9) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u10|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u9.f[1] cell                    0.355
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_9.a[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/diff_adr_r[10]) net (fanout = 1)        0.738 ../common/src/FRAME_FIFO.v(212)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_9.fco cell                    0.627
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_11.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_11.fco cell                    0.073
 PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(288)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13 path2reg1               0.355
 Arrival time                                                                       17.374 (16 lvl)
                                                                                          (57% logic, 43% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            5.962 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      5.962 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13.fci (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.q[1] cell                    0.146
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11.b[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_gray_sync[13]) net (fanout = 2)        0.639 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11.f[1] cell                    0.333
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11.d[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11.f[0] cell                    0.205
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.b[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[11]) net (fanout = 3)        0.319 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.f[0] cell                    0.431
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.b[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[10]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.f[1] cell                    0.431
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.b[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[9]) net (fanout = 3)        0.870 ../common/src/FRAME_FIFO.v(201)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.f[0] cell                    0.333
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b6|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7.c[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[8]) net (fanout = 3)        0.515 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b6|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7.f[0] cell                    0.251
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b6|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7.d[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[7]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b6|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7.f[1] cell                    0.205
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b5.c[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[6]) net (fanout = 3)        0.631 ../common/src/FRAME_FIFO.v(201)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b5.f[0] cell                    0.348
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b3.c[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[5]) net (fanout = 2)        0.698 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b3.f[1] cell                    0.348
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b3.d[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[4]) net (fanout = 3)        0.473 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b3.f[0] cell                    0.262
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b2|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b1.c[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[3]) net (fanout = 4)        0.606 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b2|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b1.f[1] cell                    0.251
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.e[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[1]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.f[1] cell                    0.282
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/ucin.a[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[0]) net (fanout = 2)        0.608 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/ucin.fco cell                    0.627
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u1.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/c1) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u1.fco cell                    0.073
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u3.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u3.fco cell                    0.073
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u5.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/c5) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u5.f[1] cell                    0.355
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_5.a[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/diff_adr_r[6]) net (fanout = 1)        0.738 ../common/src/FRAME_FIFO.v(212)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_5.fco cell                    0.627
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_7.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_7.fco cell                    0.073
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_9.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c9) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_9.fco cell                    0.073
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_11.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_11.fco cell                    0.073
 PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(288)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13 path2reg1               0.355
 Arrival time                                                                       17.374 (16 lvl)
                                                                                          (57% logic, 43% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            5.962 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      5.962 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13.fci (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.q[1] cell                    0.146
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11.b[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_gray_sync[13]) net (fanout = 2)        0.639 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11.f[1] cell                    0.333
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11.d[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11.f[0] cell                    0.205
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.b[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[11]) net (fanout = 3)        0.319 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.f[0] cell                    0.431
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.b[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[10]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.f[1] cell                    0.431
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.b[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[9]) net (fanout = 3)        0.870 ../common/src/FRAME_FIFO.v(201)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.f[0] cell                    0.333
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b6|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7.c[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[8]) net (fanout = 3)        0.515 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b6|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7.f[0] cell                    0.251
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b6|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7.d[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[7]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b6|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7.f[1] cell                    0.205
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b5.c[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[6]) net (fanout = 3)        0.631 ../common/src/FRAME_FIFO.v(201)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b5.f[0] cell                    0.348
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b3.c[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[5]) net (fanout = 2)        0.698 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b3.f[1] cell                    0.348
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b3.d[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[4]) net (fanout = 3)        0.473 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b3.f[0] cell                    0.262
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b2|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b1.c[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[3]) net (fanout = 4)        0.606 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b2|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b1.f[1] cell                    0.251
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.e[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[1]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.f[1] cell                    0.282
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/ucin.a[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[0]) net (fanout = 2)        0.608 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/ucin.fco cell                    0.627
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u1.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/c1) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u1.f[1] cell                    0.355
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_2|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_1.a[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/diff_adr_r[2]) net (fanout = 1)        0.738 ../common/src/FRAME_FIFO.v(212)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_2|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_1.fco cell                    0.627
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_4|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_3.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_4|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_3.fco cell                    0.073
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_5.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c5) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_5.fco cell                    0.073
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_7.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_7.fco cell                    0.073
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_9.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c9) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_9.fco cell                    0.073
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_11.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_11.fco cell                    0.073
 PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(288)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13 path2reg1               0.355
 Arrival time                                                                       17.374 (16 lvl)
                                                                                          (57% logic, 43% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            5.962 ns

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.466 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b1|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b8.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.mi[0] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b1|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b8.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b1|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b8.q[0] cell                    0.140
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.mi[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/temp1[8]) net (fanout = 1)        0.283 ../common/src/vec_sync_2ff.v(10)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8 path2reg0               0.138
 Arrival time                                                                        3.809 (1 lvl)
                                                                                          (93% logic, 7% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.311
 Required time                                                                       3.343
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.466 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.466 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b11.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.mi[0] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b11.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b11.q[1] cell                    0.140
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.mi[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/temp1[9]) net (fanout = 1)        0.283 ../common/src/vec_sync_2ff.v(10)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9 path2reg0               0.138
 Arrival time                                                                        3.809 (1 lvl)
                                                                                          (93% logic, 7% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.311
 Required time                                                                       3.343
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.466 ns

---------------------------------------------------------------------------------------------------------

Paths for end point _al_u3440|PHY_RX_INTERFACE[0]$phy_rx/reg4_b1 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.480 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$phy_rx/reg4_b3|PHY_RX_INTERFACE[0]$phy_rx/reg4_b5.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                _al_u3440|PHY_RX_INTERFACE[0]$phy_rx/reg4_b1.mi[0] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$phy_rx/reg4_b3|PHY_RX_INTERFACE[0]$phy_rx/reg4_b5.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$phy_rx/reg4_b3|PHY_RX_INTERFACE[0]$phy_rx/reg4_b5.q[1] cell                    0.140
 _al_u3440|PHY_RX_INTERFACE[0]$phy_rx/reg4_b1.mi[0] (PHY_RX_INTERFACE[0]$phy_rx/seq_reg[3]) net (fanout = 3)        0.404 ../common/src/RMII_RX.v(69)
 _al_u3440|PHY_RX_INTERFACE[0]$phy_rx/reg4_b1                path2reg0               0.138
 Arrival time                                                                        3.930 (1 lvl)
                                                                                          (90% logic, 10% net)

 _al_u3440|PHY_RX_INTERFACE[0]$phy_rx/reg4_b1.clk                                    3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.450
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.480 ns

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   16.869 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u4386.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u4386.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u4386.q[1] cell                    0.146
 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w) net (fanout = 46)       2.607 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        6.333 (1 lvl)
                                                                                          (59% logic, 41% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         3.248
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.202
---------------------------------------------------------------------------------------------------------
 Slack                                                                           16.869 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   18.166 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u4386.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u4386.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u4386.q[1] cell                    0.146
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w) net (fanout = 46)       1.310 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.036 (1 lvl)
                                                                                          (74% logic, 26% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.248
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.202
---------------------------------------------------------------------------------------------------------
 Slack                                                                           18.166 ns

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    0.917 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u4386.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u4386.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u4386.q[1] cell                    0.140
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w) net (fanout = 46)       1.155 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.543 (1 lvl)
                                                                                          (75% logic, 25% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.580
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.626
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.917 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    2.097 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u4386.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u4386.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u4386.q[1] cell                    0.140
 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w) net (fanout = 46)       2.335 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.723 (1 lvl)
                                                                                          (60% logic, 40% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         3.580
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.626
---------------------------------------------------------------------------------------------------------
 Slack                                                                            2.097 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: phy1_ref_clk                                             
Clock = phy1_ref_clk, period 20ns, rising at 0ns, falling at 10ns

590 endpoints analyzed totally, and 20766 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 13.803ns
---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13 (1911 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      6.197 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.q[1] cell                    0.146
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.a[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.f[1] cell                    0.408
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.d[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        0.622 ../common/src/FRAME_FIFO.v(201)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.f[0] cell                    0.205
 _al_u3069|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b10.c[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[11]) net (fanout = 3)        0.470 ../common/src/FRAME_FIFO.v(201)
 _al_u3069|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b10.f[1] cell                    0.251
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.b[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[10]) net (fanout = 2)        0.612 ../common/src/FRAME_FIFO.v(201)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.f[0] cell                    0.431
 _al_u3197|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b8.b[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[9]) net (fanout = 3)        0.319 ../common/src/FRAME_FIFO.v(201)
 _al_u3197|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b8.f[1] cell                    0.431
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b6.c[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[8]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b6.f[1] cell                    0.348
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b6.b[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[7]) net (fanout = 3)        0.515 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b6.f[0] cell                    0.431
 _al_u3290|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b5.b[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[6]) net (fanout = 3)        0.470 ../common/src/FRAME_FIFO.v(201)
 _al_u3290|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b5.f[1] cell                    0.431
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.d[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[5]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(201)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.f[0] cell                    0.262
 _al_u3292|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b3.b[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[4]) net (fanout = 3)        0.307 ../common/src/FRAME_FIFO.v(201)
 _al_u3292|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b3.f[1] cell                    0.431
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b2.d[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[3]) net (fanout = 2)        0.307 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b2.f[0] cell                    0.205
 _al_u3294|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b1.a[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[2]) net (fanout = 3)        0.323 ../common/src/FRAME_FIFO.v(201)
 _al_u3294|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b1.f[1] cell                    0.408
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b2.c[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[1]) net (fanout = 2)        0.309 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b2.f[1] cell                    0.251
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/ucin.a[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[0]) net (fanout = 3)        0.456 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/ucin.fco cell                    0.627
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u1.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c1) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u1.fco cell                    0.073
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u3.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u3.fco cell                    0.073
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u5.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c5) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u5.fco cell                    0.073
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u7.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u7.f[1] cell                    0.355
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_7.a[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/diff_adr_r[8]) net (fanout = 1)        0.790 ../common/src/FRAME_FIFO.v(212)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_7.fco cell                    0.627
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_9.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_c9) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_9.fco cell                    0.073
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_11.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_11.fco cell                    0.073
 PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(288)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13 path2reg1               0.355
 Arrival time                                                                       17.139 (17 lvl)
                                                                                          (62% logic, 38% net)

 PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            6.197 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      6.197 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.q[1] cell                    0.146
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.a[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.f[1] cell                    0.408
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.d[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        0.622 ../common/src/FRAME_FIFO.v(201)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.f[0] cell                    0.205
 _al_u3069|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b10.c[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[11]) net (fanout = 3)        0.470 ../common/src/FRAME_FIFO.v(201)
 _al_u3069|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b10.f[1] cell                    0.251
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.b[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[10]) net (fanout = 2)        0.612 ../common/src/FRAME_FIFO.v(201)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.f[0] cell                    0.431
 _al_u3197|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b8.b[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[9]) net (fanout = 3)        0.319 ../common/src/FRAME_FIFO.v(201)
 _al_u3197|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b8.f[1] cell                    0.431
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b6.c[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[8]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b6.f[1] cell                    0.348
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b6.b[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[7]) net (fanout = 3)        0.515 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b6.f[0] cell                    0.431
 _al_u3290|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b5.b[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[6]) net (fanout = 3)        0.470 ../common/src/FRAME_FIFO.v(201)
 _al_u3290|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b5.f[1] cell                    0.431
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.d[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[5]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(201)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.f[0] cell                    0.262
 _al_u3292|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b3.b[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[4]) net (fanout = 3)        0.307 ../common/src/FRAME_FIFO.v(201)
 _al_u3292|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b3.f[1] cell                    0.431
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b2.d[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[3]) net (fanout = 2)        0.307 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b2.f[0] cell                    0.205
 _al_u3294|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b1.a[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[2]) net (fanout = 3)        0.323 ../common/src/FRAME_FIFO.v(201)
 _al_u3294|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b1.f[1] cell                    0.408
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b2.c[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[1]) net (fanout = 2)        0.309 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b2.f[1] cell                    0.251
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/ucin.a[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[0]) net (fanout = 3)        0.456 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/ucin.fco cell                    0.627
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u1.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c1) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u1.fco cell                    0.073
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u3.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u3.fco cell                    0.073
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u5.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c5) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u5.f[1] cell                    0.355
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_5.a[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/diff_adr_r[6]) net (fanout = 1)        0.790 ../common/src/FRAME_FIFO.v(212)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_5.fco cell                    0.627
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_7.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_7.fco cell                    0.073
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_9.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_c9) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_9.fco cell                    0.073
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_11.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_11.fco cell                    0.073
 PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(288)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13 path2reg1               0.355
 Arrival time                                                                       17.139 (17 lvl)
                                                                                          (62% logic, 38% net)

 PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            6.197 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      6.249 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.q[1] cell                    0.146
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.a[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.f[1] cell                    0.408
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.d[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        0.622 ../common/src/FRAME_FIFO.v(201)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.f[0] cell                    0.205
 _al_u3069|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b10.c[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[11]) net (fanout = 3)        0.470 ../common/src/FRAME_FIFO.v(201)
 _al_u3069|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b10.f[1] cell                    0.251
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.b[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[10]) net (fanout = 2)        0.612 ../common/src/FRAME_FIFO.v(201)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.f[0] cell                    0.431
 _al_u3197|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b8.b[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[9]) net (fanout = 3)        0.319 ../common/src/FRAME_FIFO.v(201)
 _al_u3197|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b8.f[1] cell                    0.431
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b6.c[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[8]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b6.f[1] cell                    0.348
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b6.b[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[7]) net (fanout = 3)        0.515 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b6.f[0] cell                    0.431
 _al_u3290|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b5.b[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[6]) net (fanout = 3)        0.470 ../common/src/FRAME_FIFO.v(201)
 _al_u3290|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b5.f[1] cell                    0.431
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.d[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[5]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(201)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.f[0] cell                    0.262
 _al_u3292|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b3.b[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[4]) net (fanout = 3)        0.307 ../common/src/FRAME_FIFO.v(201)
 _al_u3292|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b3.f[1] cell                    0.431
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b2.d[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[3]) net (fanout = 2)        0.307 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b2.f[0] cell                    0.205
 _al_u3294|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b1.a[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[2]) net (fanout = 3)        0.323 ../common/src/FRAME_FIFO.v(201)
 _al_u3294|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b1.f[1] cell                    0.408
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b2.c[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[1]) net (fanout = 2)        0.309 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b2.f[1] cell                    0.251
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/ucin.a[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[0]) net (fanout = 3)        0.456 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/ucin.fco cell                    0.627
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u1.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c1) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u1.fco cell                    0.073
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u3.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u3.fco cell                    0.073
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u5.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c5) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u5.fco cell                    0.073
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u7.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u7.fco cell                    0.073
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u10|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u9.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c9) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u10|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u9.fco cell                    0.073
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u11.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u11.f[1] cell                    0.355
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_11.a[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/diff_adr_r[12]) net (fanout = 1)        0.738 ../common/src/FRAME_FIFO.v(212)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_11.fco cell                    0.627
 PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(288)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13 path2reg1               0.355
 Arrival time                                                                       17.087 (17 lvl)
                                                                                          (62% logic, 38% net)

 PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            6.249 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13 (1850 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      6.664 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.473 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11]) net (fanout = 3)        0.515 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10.f[0] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10.c[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10.f[1] cell                    0.348
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.468 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.c[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[8]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.f[1] cell                    0.251
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7]) net (fanout = 3)        0.323 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.f[0] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.c[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[6]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.f[1] cell                    0.251
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.e[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[5]) net (fanout = 2)        0.608 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.282
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[4]) net (fanout = 3)        0.323 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3.f[0] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3.c[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[3]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3.f[1] cell                    0.348
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.c[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[2]) net (fanout = 2)        0.307 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.f[1] cell                    0.348
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[1]) net (fanout = 3)        0.475 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.f[1] cell                    0.333
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u11329.e[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[0]) net (fanout = 1)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u11329.fco   cell                    0.781
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u11330.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u11330.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_3.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[4]) net (fanout = 2)        1.138 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_3.fco cell                    0.539
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_5.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_5.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_7.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_7.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_9.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_9.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(75)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       16.672 (17 lvl)
                                                                                          (58% logic, 42% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            6.664 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      6.761 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.q[1] cell                    0.146
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.a[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.408
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11]) net (fanout = 3)        0.515 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10.f[0] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10.c[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10.f[1] cell                    0.348
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.468 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.c[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[8]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.f[1] cell                    0.251
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7]) net (fanout = 3)        0.323 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.f[0] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.c[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[6]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.f[1] cell                    0.251
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.e[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[5]) net (fanout = 2)        0.608 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.282
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[4]) net (fanout = 3)        0.323 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3.f[0] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3.c[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[3]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3.f[1] cell                    0.348
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.c[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[2]) net (fanout = 2)        0.307 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.f[1] cell                    0.348
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[1]) net (fanout = 3)        0.475 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.f[1] cell                    0.333
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u11329.e[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[0]) net (fanout = 1)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u11329.fco   cell                    0.781
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u11330.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u11330.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_3.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[4]) net (fanout = 2)        1.138 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_3.fco cell                    0.539
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_5.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_5.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_7.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_7.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_9.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_9.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(75)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       16.575 (17 lvl)
                                                                                          (60% logic, 40% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            6.761 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      7.041 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.473 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11]) net (fanout = 3)        0.515 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10.f[0] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10.c[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10.f[1] cell                    0.348
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.468 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.c[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[8]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.f[1] cell                    0.251
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7]) net (fanout = 3)        0.323 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.f[0] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.c[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[6]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.f[1] cell                    0.251
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.e[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[5]) net (fanout = 2)        0.608 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.282
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[4]) net (fanout = 3)        0.323 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3.f[0] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3.c[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[3]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3.f[1] cell                    0.348
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.c[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[2]) net (fanout = 2)        0.307 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.f[1] cell                    0.348
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[1]) net (fanout = 3)        0.475 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.f[1] cell                    0.333
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u11329.e[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[0]) net (fanout = 1)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u11329.fx[1] cell                    1.102
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_2|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_1.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[2]) net (fanout = 2)        0.754 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_2|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_1.fco cell                    0.539
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_3.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_3.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_5.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_5.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_7.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_7.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_9.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_9.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(75)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       16.295 (16 lvl)
                                                                                          (59% logic, 41% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            7.041 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13 (1850 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      7.014 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.473 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11]) net (fanout = 3)        0.515 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10.f[0] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10.c[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10.f[1] cell                    0.348
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.468 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.c[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[8]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.f[1] cell                    0.251
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7]) net (fanout = 3)        0.323 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.f[0] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.c[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[6]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.f[1] cell                    0.251
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.e[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[5]) net (fanout = 2)        0.608 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.282
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[4]) net (fanout = 3)        0.323 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3.f[0] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3.c[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[3]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3.f[1] cell                    0.348
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.c[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[2]) net (fanout = 2)        0.307 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.f[1] cell                    0.348
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[1]) net (fanout = 3)        0.475 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.f[1] cell                    0.333
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u11329.e[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[0]) net (fanout = 1)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u11329.fco   cell                    0.781
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u11330.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u11330.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_3.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[4]) net (fanout = 2)        0.788 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_3.fco cell                    0.539
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_5.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_5.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_7.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_7.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_9.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_9.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(74)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       16.322 (17 lvl)
                                                                                          (59% logic, 41% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            7.014 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      7.111 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.q[1] cell                    0.146
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.a[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.408
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11]) net (fanout = 3)        0.515 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10.f[0] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10.c[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10.f[1] cell                    0.348
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.468 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.c[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[8]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.f[1] cell                    0.251
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7]) net (fanout = 3)        0.323 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.f[0] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.c[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[6]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.f[1] cell                    0.251
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.e[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[5]) net (fanout = 2)        0.608 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.282
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[4]) net (fanout = 3)        0.323 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3.f[0] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3.c[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[3]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3.f[1] cell                    0.348
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.c[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[2]) net (fanout = 2)        0.307 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.f[1] cell                    0.348
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[1]) net (fanout = 3)        0.475 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.f[1] cell                    0.333
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u11329.e[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[0]) net (fanout = 1)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u11329.fco   cell                    0.781
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u11330.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u11330.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_3.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[4]) net (fanout = 2)        0.788 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_3.fco cell                    0.539
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_5.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_5.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_7.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_7.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_9.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_9.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(74)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       16.225 (17 lvl)
                                                                                          (61% logic, 39% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            7.111 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      7.223 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.473 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11]) net (fanout = 3)        0.515 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10.f[0] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10.c[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10.f[1] cell                    0.348
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.468 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.c[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[8]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.f[1] cell                    0.251
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7]) net (fanout = 3)        0.323 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.f[0] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.c[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[6]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.f[1] cell                    0.251
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.e[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[5]) net (fanout = 2)        0.608 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.282
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[4]) net (fanout = 3)        0.323 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3.f[0] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3.c[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[3]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3.f[1] cell                    0.348
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.c[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[2]) net (fanout = 2)        0.307 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.f[1] cell                    0.348
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[1]) net (fanout = 3)        0.475 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.f[1] cell                    0.333
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u11329.e[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[0]) net (fanout = 1)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u11329.fco   cell                    0.781
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u11330.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u11330.fco     cell                    0.132
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u11331.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u11331.fco     cell                    0.132
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u11332.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u11332.fx[0]  cell                    0.387
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[12]) net (fanout = 2)        0.607 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.fco cell                    0.539
 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(74)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       16.113 (17 lvl)
                                                                                          (60% logic, 40% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            7.223 ns

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.347 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b11|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b8.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.mi[0] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b11|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b8.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b11|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b8.q[1] cell                    0.140
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.mi[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/temp1[11]) net (fanout = 1)        0.271 ../common/src/vec_sync_2ff.v(10)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11 path2reg0               0.138
 Arrival time                                                                        3.797 (1 lvl)
                                                                                          (93% logic, 7% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.450
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.347 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.347 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b2|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b5.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3.mi[1] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b2|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b5.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b2|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b5.q[1] cell                    0.140
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3.mi[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/temp1[2]) net (fanout = 1)        0.271 ../common/src/vec_sync_2ff.v(10)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3 path2reg1               0.138
 Arrival time                                                                        3.797 (1 lvl)
                                                                                          (93% logic, 7% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.450
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.347 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.359 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b5|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b2.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.mi[1] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b5|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b2.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b5|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b2.q[1] cell                    0.140
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.mi[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/temp1[5]) net (fanout = 1)        0.283 ../common/src/vec_sync_2ff.v(10)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6 path2reg1               0.138
 Arrival time                                                                        3.809 (1 lvl)
                                                                                          (93% logic, 7% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.450
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.359 ns

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   17.794 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg.q[1] cell                    0.146
 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w) net (fanout = 47)       1.682 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.408 (1 lvl)
                                                                                          (69% logic, 31% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.248
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.202
---------------------------------------------------------------------------------------------------------
 Slack                                                                           17.794 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   18.345 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg.q[1] cell                    0.146
 PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w) net (fanout = 47)       1.131 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.857 (1 lvl)
                                                                                          (77% logic, 23% net)

 PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         3.248
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.202
---------------------------------------------------------------------------------------------------------
 Slack                                                                           18.345 ns

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    0.768 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg.q[1] cell                    0.140
 PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w) net (fanout = 47)       1.006 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.394 (1 lvl)
                                                                                          (78% logic, 22% net)

 PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         3.580
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.626
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.768 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    1.231 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg.q[1] cell                    0.140
 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w) net (fanout = 47)       1.469 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.857 (1 lvl)
                                                                                          (70% logic, 30% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.580
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.626
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.231 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: phy2_ref_clk                                             
Clock = phy2_ref_clk, period 20ns, rising at 0ns, falling at 10ns

590 endpoints analyzed totally, and 20174 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 15.451ns
---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13 (1850 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      4.549 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.q[1] cell                    0.146
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.476 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.f[1] cell                    0.348
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.615 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.348
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.282
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.d[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10]) net (fanout = 3)        0.468 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.f[0] cell                    0.205
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.d[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[9]) net (fanout = 2)        0.503 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.205
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.c[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8]) net (fanout = 3)        0.158 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.251
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[7]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.f[1] cell                    0.251
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[6]) net (fanout = 2)        1.259 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.f[1] cell                    0.282
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.d[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[5]) net (fanout = 3)        1.433 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.f[0] cell                    0.262
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[4]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.f[1] cell                    0.282
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2.d[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[3]) net (fanout = 3)        0.470 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2.f[0] cell                    0.205
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[2]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2.f[1] cell                    0.251
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.b[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[1]) net (fanout = 3)        0.673 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.f[0] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u11341.e[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[0]) net (fanout = 1)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u11341.fco   cell                    0.781
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u11342.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u11342.fco     cell                    0.132
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u7_al_u11343.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u7_al_u11343.fco     cell                    0.132
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u11_al_u11344.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u11_al_u11344.fx[0]  cell                    0.387
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[12]) net (fanout = 2)        0.788 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.fco cell                    0.539
 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(75)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       18.787 (17 lvl)
                                                                                          (52% logic, 48% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            4.549 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      4.844 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.q[1] cell                    0.146
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.476 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.f[1] cell                    0.348
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.615 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.348
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.282
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.d[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10]) net (fanout = 3)        0.468 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.f[0] cell                    0.205
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.d[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[9]) net (fanout = 2)        0.503 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.205
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.c[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8]) net (fanout = 3)        0.158 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.251
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[7]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.f[1] cell                    0.251
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[6]) net (fanout = 2)        1.259 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.f[1] cell                    0.282
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.d[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[5]) net (fanout = 3)        1.433 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.f[0] cell                    0.262
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[4]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.f[1] cell                    0.282
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2.d[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[3]) net (fanout = 3)        0.470 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2.f[0] cell                    0.205
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[2]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2.f[1] cell                    0.251
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.b[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[1]) net (fanout = 3)        0.673 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.f[0] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u11341.e[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[0]) net (fanout = 1)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u11341.fco   cell                    0.781
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u11342.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u11342.fco     cell                    0.132
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u7_al_u11343.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u7_al_u11343.fco     cell                    0.132
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u11_al_u11344.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u11_al_u11344.f[0]   cell                    0.198
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.b[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[11]) net (fanout = 2)        0.594 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.fco cell                    0.627
 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(75)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       18.492 (17 lvl)
                                                                                          (52% logic, 48% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            4.844 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      4.883 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.q[1] cell                    0.146
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.a[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.f[1] cell                    0.424
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.615 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.348
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.282
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.d[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10]) net (fanout = 3)        0.468 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.f[0] cell                    0.205
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.d[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[9]) net (fanout = 2)        0.503 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.205
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.c[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8]) net (fanout = 3)        0.158 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.251
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[7]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.f[1] cell                    0.251
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[6]) net (fanout = 2)        1.259 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.f[1] cell                    0.282
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.d[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[5]) net (fanout = 3)        1.433 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.f[0] cell                    0.262
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[4]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.f[1] cell                    0.282
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2.d[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[3]) net (fanout = 3)        0.470 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2.f[0] cell                    0.205
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[2]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2.f[1] cell                    0.251
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.b[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[1]) net (fanout = 3)        0.673 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.f[0] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u11341.e[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[0]) net (fanout = 1)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u11341.fco   cell                    0.781
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u11342.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u11342.fco     cell                    0.132
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u7_al_u11343.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u7_al_u11343.fco     cell                    0.132
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u11_al_u11344.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u11_al_u11344.fx[0]  cell                    0.387
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[12]) net (fanout = 2)        0.788 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.fco cell                    0.539
 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(75)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       18.560 (17 lvl)
                                                                                          (53% logic, 47% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.311
 Required time                                                                      23.443
---------------------------------------------------------------------------------------------------------
 Slack                                                                            4.883 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13 (1850 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      4.642 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.q[1] cell                    0.146
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.476 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.f[1] cell                    0.348
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.615 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.348
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.282
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.d[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10]) net (fanout = 3)        0.468 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.f[0] cell                    0.205
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.d[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[9]) net (fanout = 2)        0.503 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.205
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.c[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8]) net (fanout = 3)        0.158 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.251
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[7]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.f[1] cell                    0.251
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[6]) net (fanout = 2)        1.259 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.f[1] cell                    0.282
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.d[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[5]) net (fanout = 3)        1.433 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.f[0] cell                    0.262
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[4]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.f[1] cell                    0.282
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2.d[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[3]) net (fanout = 3)        0.470 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2.f[0] cell                    0.205
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[2]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2.f[1] cell                    0.251
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.b[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[1]) net (fanout = 3)        0.673 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.f[0] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u11341.e[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[0]) net (fanout = 1)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u11341.fco   cell                    0.781
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u11342.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u11342.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_3.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[4]) net (fanout = 2)        0.774 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_3.fco cell                    0.539
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_5.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_5.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_7.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_7.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_9.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_9.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(74)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       18.801 (17 lvl)
                                                                                          (52% logic, 48% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.311
 Required time                                                                      23.443
---------------------------------------------------------------------------------------------------------
 Slack                                                                            4.642 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      4.655 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.q[1] cell                    0.146
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.476 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.f[1] cell                    0.348
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.615 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.348
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.282
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.d[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10]) net (fanout = 3)        0.468 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.f[0] cell                    0.205
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.d[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[9]) net (fanout = 2)        0.503 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.205
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.c[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8]) net (fanout = 3)        0.158 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.251
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[7]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.f[1] cell                    0.251
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[6]) net (fanout = 2)        1.259 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.f[1] cell                    0.282
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.d[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[5]) net (fanout = 3)        1.433 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.f[0] cell                    0.262
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[4]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.f[1] cell                    0.282
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2.d[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[3]) net (fanout = 3)        0.470 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2.f[0] cell                    0.205
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[2]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2.f[1] cell                    0.251
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.b[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[1]) net (fanout = 3)        0.673 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.f[0] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u11341.e[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[0]) net (fanout = 1)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u11341.fx[1] cell                    1.102
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_2|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_1.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[2]) net (fanout = 2)        0.754 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_2|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_1.fco cell                    0.539
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_3.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_3.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_5.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_5.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_7.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_7.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_9.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_9.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(74)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       18.788 (16 lvl)
                                                                                          (52% logic, 48% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.311
 Required time                                                                      23.443
---------------------------------------------------------------------------------------------------------
 Slack                                                                            4.655 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      4.832 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.q[1] cell                    0.146
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.476 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.f[1] cell                    0.348
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.615 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.348
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.282
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.d[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10]) net (fanout = 3)        0.468 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.f[0] cell                    0.205
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.d[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[9]) net (fanout = 2)        0.503 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.205
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.c[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8]) net (fanout = 3)        0.158 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.251
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[7]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.f[1] cell                    0.251
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[6]) net (fanout = 2)        1.259 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.f[1] cell                    0.282
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.d[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[5]) net (fanout = 3)        1.433 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.f[0] cell                    0.262
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[4]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.f[1] cell                    0.282
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2.d[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[3]) net (fanout = 3)        0.470 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2.f[0] cell                    0.205
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[2]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2.f[1] cell                    0.251
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.b[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[1]) net (fanout = 3)        0.673 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.f[0] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u11341.e[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[0]) net (fanout = 1)        0.456 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u11341.fco   cell                    0.781
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u11342.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u11342.fco     cell                    0.132
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u7_al_u11343.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u7_al_u11343.fco     cell                    0.132
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u11_al_u11344.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u11_al_u11344.fx[0]  cell                    0.387
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[12]) net (fanout = 2)        0.612 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.fco cell                    0.539
 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(74)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       18.611 (17 lvl)
                                                                                          (52% logic, 48% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.311
 Required time                                                                      23.443
---------------------------------------------------------------------------------------------------------
 Slack                                                                            4.832 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13 (1911 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      6.274 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13.fci (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.q[1] cell                    0.146
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.a[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.f[1] cell                    0.408
 _al_u3075|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.b[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        0.323 ../common/src/FRAME_FIFO.v(201)
 _al_u3075|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.f[0] cell                    0.431
 _al_u3075|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.d[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[11]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(201)
 _al_u3075|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.f[1] cell                    0.262
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.b[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[10]) net (fanout = 2)        0.765 ../common/src/FRAME_FIFO.v(201)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.f[0] cell                    0.431
 _al_u3206|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b8.b[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[9]) net (fanout = 3)        0.622 ../common/src/FRAME_FIFO.v(201)
 _al_u3206|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b8.f[1] cell                    0.431
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7.c[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[8]) net (fanout = 2)        0.309 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7.f[0] cell                    0.251
 _al_u3208|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b6.a[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[7]) net (fanout = 3)        0.307 ../common/src/FRAME_FIFO.v(201)
 _al_u3208|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b6.f[1] cell                    0.424
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.c[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[6]) net (fanout = 2)        0.468 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.251
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.d[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[5]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.f[0] cell                    0.205
 _al_u3306|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b3.b[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[4]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(201)
 _al_u3306|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b3.f[1] cell                    0.333
 _al_u3516|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.b[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[3]) net (fanout = 2)        0.781 ../common/src/FRAME_FIFO.v(201)
 _al_u3516|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.f[0] cell                    0.333
 _al_u3308|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b1.b[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[2]) net (fanout = 3)        0.664 ../common/src/FRAME_FIFO.v(201)
 _al_u3308|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b1.f[1] cell                    0.333
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7.b[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[1]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7.f[1] cell                    0.333
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/ucin.a[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[0]) net (fanout = 2)        0.606 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/ucin.fco cell                    0.627
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u1.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c1) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u1.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u3.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u3.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u5.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c5) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u5.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u7.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u7.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u10|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u9.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c9) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u10|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u9.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u11.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u11.f[1] cell                    0.355
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_11.a[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/diff_adr_r[12]) net (fanout = 1)        0.594 ../common/src/FRAME_FIFO.v(212)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_11.fco cell                    0.627
 PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(288)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13 path2reg1               0.355
 Arrival time                                                                       17.062 (17 lvl)
                                                                                          (62% logic, 38% net)

 PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            6.274 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      6.274 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13.fci (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.q[1] cell                    0.146
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.a[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.f[1] cell                    0.408
 _al_u3075|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.b[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        0.323 ../common/src/FRAME_FIFO.v(201)
 _al_u3075|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.f[0] cell                    0.431
 _al_u3075|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.d[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[11]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(201)
 _al_u3075|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.f[1] cell                    0.262
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.b[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[10]) net (fanout = 2)        0.765 ../common/src/FRAME_FIFO.v(201)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.f[0] cell                    0.431
 _al_u3206|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b8.b[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[9]) net (fanout = 3)        0.622 ../common/src/FRAME_FIFO.v(201)
 _al_u3206|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b8.f[1] cell                    0.431
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7.c[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[8]) net (fanout = 2)        0.309 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7.f[0] cell                    0.251
 _al_u3208|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b6.a[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[7]) net (fanout = 3)        0.307 ../common/src/FRAME_FIFO.v(201)
 _al_u3208|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b6.f[1] cell                    0.424
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.c[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[6]) net (fanout = 2)        0.468 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.251
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.d[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[5]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.f[0] cell                    0.205
 _al_u3306|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b3.b[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[4]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(201)
 _al_u3306|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b3.f[1] cell                    0.333
 _al_u3516|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.b[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[3]) net (fanout = 2)        0.781 ../common/src/FRAME_FIFO.v(201)
 _al_u3516|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.f[0] cell                    0.333
 _al_u3308|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b1.b[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[2]) net (fanout = 3)        0.664 ../common/src/FRAME_FIFO.v(201)
 _al_u3308|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b1.f[1] cell                    0.333
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7.b[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[1]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7.f[1] cell                    0.333
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/ucin.a[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[0]) net (fanout = 2)        0.606 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/ucin.fco cell                    0.627
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u1.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c1) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u1.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u3.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u3.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u5.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c5) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u5.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u7.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u7.f[1] cell                    0.355
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_7.a[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/diff_adr_r[8]) net (fanout = 1)        0.594 ../common/src/FRAME_FIFO.v(212)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_7.fco cell                    0.627
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_9.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c9) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_9.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_11.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_11.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(288)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13 path2reg1               0.355
 Arrival time                                                                       17.062 (17 lvl)
                                                                                          (62% logic, 38% net)

 PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            6.274 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      6.274 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13.fci (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.q[1] cell                    0.146
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.a[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.f[1] cell                    0.408
 _al_u3075|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.b[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        0.323 ../common/src/FRAME_FIFO.v(201)
 _al_u3075|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.f[0] cell                    0.431
 _al_u3075|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.d[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[11]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(201)
 _al_u3075|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.f[1] cell                    0.262
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.b[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[10]) net (fanout = 2)        0.765 ../common/src/FRAME_FIFO.v(201)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.f[0] cell                    0.431
 _al_u3206|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b8.b[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[9]) net (fanout = 3)        0.622 ../common/src/FRAME_FIFO.v(201)
 _al_u3206|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b8.f[1] cell                    0.431
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7.c[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[8]) net (fanout = 2)        0.309 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7.f[0] cell                    0.251
 _al_u3208|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b6.a[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[7]) net (fanout = 3)        0.307 ../common/src/FRAME_FIFO.v(201)
 _al_u3208|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b6.f[1] cell                    0.424
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.c[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[6]) net (fanout = 2)        0.468 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.251
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.d[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[5]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.f[0] cell                    0.205
 _al_u3306|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b3.b[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[4]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(201)
 _al_u3306|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b3.f[1] cell                    0.333
 _al_u3516|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.b[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[3]) net (fanout = 2)        0.781 ../common/src/FRAME_FIFO.v(201)
 _al_u3516|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.f[0] cell                    0.333
 _al_u3308|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b1.b[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[2]) net (fanout = 3)        0.664 ../common/src/FRAME_FIFO.v(201)
 _al_u3308|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b1.f[1] cell                    0.333
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7.b[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[1]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7.f[1] cell                    0.333
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/ucin.a[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[0]) net (fanout = 2)        0.606 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/ucin.fco cell                    0.627
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u1.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c1) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u1.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u3.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u3.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u5.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c5) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u5.f[1] cell                    0.355
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_5.a[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/diff_adr_r[6]) net (fanout = 1)        0.594 ../common/src/FRAME_FIFO.v(212)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_5.fco cell                    0.627
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_7.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_7.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_9.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c9) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_9.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_11.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_11.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(288)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13 path2reg1               0.355
 Arrival time                                                                       17.062 (17 lvl)
                                                                                          (62% logic, 38% net)

 PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            6.274 ns

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.230 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000.rsta (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.q[0] cell                    0.140
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000.rsta (PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w) net (fanout = 47)       0.659 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.047 (1 lvl)
                                                                                          (84% logic, 16% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000.clka                         3.371
 capture clock edge                                                                  0.000
 cell hold                                                                           0.650
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.817
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.230 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (22 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.432 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b9.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[9] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b9.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b9.q[0] cell                    0.140
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[9] (PHY_RX_INTERFACE[2]$frame_fifo_rx/wadr[9]) net (fanout = 4)        0.620 ../common/src/FRAME_FIFO.v(43)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.008 (1 lvl)
                                                                                          (85% logic, 15% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.576
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.432 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.514 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b5|_al_u3978.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[5] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b5|_al_u3978.clk     clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b5|_al_u3978.q[1]    cell                    0.140
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[5] (PHY_RX_INTERFACE[2]$frame_fifo_rx/wadr[5]) net (fanout = 4)        0.702 ../common/src/FRAME_FIFO.v(43)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.090 (1 lvl)
                                                                                          (83% logic, 17% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.576
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.514 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.565 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b10.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[10] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b10.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b10.q[0] cell                    0.140
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[10] (PHY_RX_INTERFACE[2]$frame_fifo_rx/wadr[10]) net (fanout = 4)        0.753 ../common/src/FRAME_FIFO.v(43)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.141 (1 lvl)
                                                                                          (82% logic, 18% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.576
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.565 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/reg0_b4|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b4 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.446 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/reg0_b4|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b4.sr (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.q[0] cell                    0.140
 PHY_RX_INTERFACE[2]$frame_fifo_rx/reg0_b4|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b4.sr (PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w) net (fanout = 47)       0.335 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/reg0_b4|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b4 path2reg                0.109
 Arrival time                                                                        3.832 (1 lvl)
                                                                                          (92% logic, 8% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/reg0_b4|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b4.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.010
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.386
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.446 ns

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   17.351 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.q[0] cell                    0.146
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w) net (fanout = 47)       2.044 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.770 (1 lvl)
                                                                                          (65% logic, 35% net)

 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         3.248
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.123
 Required time                                                                      23.121
---------------------------------------------------------------------------------------------------------
 Slack                                                                           17.351 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   18.053 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.q[0] cell                    0.146
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w) net (fanout = 47)       1.423 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.149 (1 lvl)
                                                                                          (73% logic, 27% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.248
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.202
---------------------------------------------------------------------------------------------------------
 Slack                                                                           18.053 ns

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    1.021 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.q[0] cell                    0.140
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w) net (fanout = 47)       1.259 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.647 (1 lvl)
                                                                                          (73% logic, 27% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.580
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.626
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.021 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    1.508 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.q[0] cell                    0.140
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w) net (fanout = 47)       1.827 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.215 (1 lvl)
                                                                                          (65% logic, 35% net)

 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         3.580
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.123
 Required time                                                                       3.707
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.508 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: phy3_ref_clk                                             
Clock = phy3_ref_clk, period 20ns, rising at 0ns, falling at 10ns

594 endpoints analyzed totally, and 23714 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 13.273ns
---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13 (1911 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      6.727 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.fci (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.q[1] cell                    0.146
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.a[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.f[1] cell                    0.424
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.e[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        0.475 ../common/src/FRAME_FIFO.v(201)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.f[0] cell                    0.282
 _al_u3081|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10.a[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[11]) net (fanout = 3)        0.459 ../common/src/FRAME_FIFO.v(201)
 _al_u3081|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10.f[1] cell                    0.408
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.b[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[10]) net (fanout = 2)        0.631 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.f[0] cell                    0.333
 _al_u3214|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8.a[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[9]) net (fanout = 3)        0.473 ../common/src/FRAME_FIFO.v(201)
 _al_u3214|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8.f[1] cell                    0.424
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b7.e[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[8]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b7.f[0] cell                    0.282
 _al_u3216|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b6.c[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[7]) net (fanout = 3)        0.473 ../common/src/FRAME_FIFO.v(201)
 _al_u3216|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b6.f[1] cell                    0.348
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.b[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[6]) net (fanout = 2)        0.612 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.333
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.d[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[5]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.f[0] cell                    0.205
 _al_u3320|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b3.b[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[4]) net (fanout = 3)        0.456 ../common/src/FRAME_FIFO.v(201)
 _al_u3320|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b3.f[1] cell                    0.333
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b7.d[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[3]) net (fanout = 2)        0.468 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b7.f[1] cell                    0.262
 _al_u3322|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1.c[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[2]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(201)
 _al_u3322|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1.f[1] cell                    0.348
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.d[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[1]) net (fanout = 2)        0.158 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.f[1] cell                    0.205
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/ucin.a[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[0]) net (fanout = 2)        0.594 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/ucin.fco cell                    0.627
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u1.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c1) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u1.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u3.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u3.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u5.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c5) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u5.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u7.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u7.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u9.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c9) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u9.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u11.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u11.f[1] cell                    0.355
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_11.a[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/diff_adr_r[12]) net (fanout = 1)        0.594 ../common/src/FRAME_FIFO.v(212)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_11.fco cell                    0.627
 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(288)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13 path2reg1               0.355
 Arrival time                                                                       17.315 (17 lvl)
                                                                                          (64% logic, 36% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.clk                         3.928
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.230
 Required time                                                                      24.042
---------------------------------------------------------------------------------------------------------
 Slack                                                                            6.727 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      6.727 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.fci (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.q[1] cell                    0.146
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.a[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.f[1] cell                    0.424
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.e[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        0.475 ../common/src/FRAME_FIFO.v(201)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.f[0] cell                    0.282
 _al_u3081|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10.a[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[11]) net (fanout = 3)        0.459 ../common/src/FRAME_FIFO.v(201)
 _al_u3081|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10.f[1] cell                    0.408
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.b[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[10]) net (fanout = 2)        0.631 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.f[0] cell                    0.333
 _al_u3214|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8.a[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[9]) net (fanout = 3)        0.473 ../common/src/FRAME_FIFO.v(201)
 _al_u3214|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8.f[1] cell                    0.424
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b7.e[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[8]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b7.f[0] cell                    0.282
 _al_u3216|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b6.c[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[7]) net (fanout = 3)        0.473 ../common/src/FRAME_FIFO.v(201)
 _al_u3216|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b6.f[1] cell                    0.348
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.b[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[6]) net (fanout = 2)        0.612 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.333
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.d[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[5]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.f[0] cell                    0.205
 _al_u3320|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b3.b[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[4]) net (fanout = 3)        0.456 ../common/src/FRAME_FIFO.v(201)
 _al_u3320|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b3.f[1] cell                    0.333
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b7.d[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[3]) net (fanout = 2)        0.468 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b7.f[1] cell                    0.262
 _al_u3322|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1.c[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[2]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(201)
 _al_u3322|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1.f[1] cell                    0.348
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.d[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[1]) net (fanout = 2)        0.158 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.f[1] cell                    0.205
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/ucin.a[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[0]) net (fanout = 2)        0.594 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/ucin.fco cell                    0.627
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u1.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c1) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u1.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u3.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u3.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u5.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c5) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u5.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u7.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u7.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u9.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c9) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u9.f[1] cell                    0.355
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_9.a[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/diff_adr_r[10]) net (fanout = 1)        0.594 ../common/src/FRAME_FIFO.v(212)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_9.fco cell                    0.627
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_11.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_11.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(288)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13 path2reg1               0.355
 Arrival time                                                                       17.315 (17 lvl)
                                                                                          (64% logic, 36% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.clk                         3.928
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.230
 Required time                                                                      24.042
---------------------------------------------------------------------------------------------------------
 Slack                                                                            6.727 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      6.727 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.fci (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.q[1] cell                    0.146
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.a[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.f[1] cell                    0.424
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.e[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        0.475 ../common/src/FRAME_FIFO.v(201)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.f[0] cell                    0.282
 _al_u3081|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10.a[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[11]) net (fanout = 3)        0.459 ../common/src/FRAME_FIFO.v(201)
 _al_u3081|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10.f[1] cell                    0.408
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.b[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[10]) net (fanout = 2)        0.631 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.f[0] cell                    0.333
 _al_u3214|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8.a[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[9]) net (fanout = 3)        0.473 ../common/src/FRAME_FIFO.v(201)
 _al_u3214|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8.f[1] cell                    0.424
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b7.e[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[8]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b7.f[0] cell                    0.282
 _al_u3216|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b6.c[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[7]) net (fanout = 3)        0.473 ../common/src/FRAME_FIFO.v(201)
 _al_u3216|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b6.f[1] cell                    0.348
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.b[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[6]) net (fanout = 2)        0.612 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.333
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.d[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[5]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.f[0] cell                    0.205
 _al_u3320|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b3.b[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[4]) net (fanout = 3)        0.456 ../common/src/FRAME_FIFO.v(201)
 _al_u3320|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b3.f[1] cell                    0.333
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b7.d[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[3]) net (fanout = 2)        0.468 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b7.f[1] cell                    0.262
 _al_u3322|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1.c[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[2]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(201)
 _al_u3322|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1.f[1] cell                    0.348
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.d[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[1]) net (fanout = 2)        0.158 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.f[1] cell                    0.205
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/ucin.a[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[0]) net (fanout = 2)        0.594 ../common/src/FRAME_FIFO.v(201)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/ucin.fco cell                    0.627
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u1.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c1) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u1.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u3.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u3.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u5.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c5) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u5.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u7.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u7.f[1] cell                    0.355
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_7.a[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/diff_adr_r[8]) net (fanout = 1)        0.594 ../common/src/FRAME_FIFO.v(212)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_7.fco cell                    0.627
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_9.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c9) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_9.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_11.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_11.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(288)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13 path2reg1               0.355
 Arrival time                                                                       17.315 (17 lvl)
                                                                                          (64% logic, 36% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.clk                         3.928
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.230
 Required time                                                                      24.042
---------------------------------------------------------------------------------------------------------
 Slack                                                                            6.727 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13 (1850 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      6.773 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.q[1] cell                    0.146
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.b[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.639 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.f[1] cell                    0.431
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.b[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.f[1] cell                    0.431
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10.c[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11]) net (fanout = 3)        0.536 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10.f[0] cell                    0.348
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10.d[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10]) net (fanout = 2)        0.158 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10.f[1] cell                    0.262
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.d[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.406 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.262
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.c[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[8]) net (fanout = 3)        0.524 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.251
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.f[1] cell                    0.251
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5.d[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[6]) net (fanout = 3)        0.527 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5.f[0] cell                    0.262
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.d[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[5]) net (fanout = 2)        0.603 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.f[1] cell                    0.262
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.d[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[4]) net (fanout = 3)        0.158 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.f[0] cell                    0.262
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b1.e[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[3]) net (fanout = 4)        0.606 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b1.f[1] cell                    0.282
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[1]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5.f[1] cell                    0.348
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u11353.e[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[0]) net (fanout = 2)        0.519 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u11353.fx[1] cell                    1.102
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_2|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_1.b[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[2]) net (fanout = 2)        1.059 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_2|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_1.fco cell                    0.539
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_3.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_3.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_5.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_5.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_7.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_7.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_9.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_9.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_11.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_11.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(74)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       17.269 (15 lvl)
                                                                                          (61% logic, 39% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.clk                         3.928
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.230
 Required time                                                                      24.042
---------------------------------------------------------------------------------------------------------
 Slack                                                                            6.773 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      7.094 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.q[1] cell                    0.146
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.b[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.639 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.f[1] cell                    0.431
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.b[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.f[1] cell                    0.431
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10.c[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11]) net (fanout = 3)        0.536 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10.f[0] cell                    0.348
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10.d[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10]) net (fanout = 2)        0.158 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10.f[1] cell                    0.262
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.d[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.406 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.262
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.c[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[8]) net (fanout = 3)        0.524 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.251
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.f[1] cell                    0.251
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5.d[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[6]) net (fanout = 3)        0.527 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5.f[0] cell                    0.262
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.d[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[5]) net (fanout = 2)        0.603 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.f[1] cell                    0.262
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.d[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[4]) net (fanout = 3)        0.158 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.f[0] cell                    0.262
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b1.e[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[3]) net (fanout = 4)        0.606 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b1.f[1] cell                    0.282
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[1]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5.f[1] cell                    0.348
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u11353.e[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[0]) net (fanout = 2)        0.519 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u11353.fco   cell                    0.781
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u11354.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u11354.fco     cell                    0.132
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u7_al_u11355.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u7_al_u11355.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_7.b[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[8]) net (fanout = 2)        0.759 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_7.fco cell                    0.539
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_9.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_9.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_11.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_11.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(74)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       16.948 (16 lvl)
                                                                                          (62% logic, 38% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.clk                         3.928
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.230
 Required time                                                                      24.042
---------------------------------------------------------------------------------------------------------
 Slack                                                                            7.094 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      7.196 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.q[1] cell                    0.146
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.b[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.639 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.f[1] cell                    0.431
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.b[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.f[1] cell                    0.431
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10.c[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11]) net (fanout = 3)        0.536 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10.f[0] cell                    0.348
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10.d[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10]) net (fanout = 2)        0.158 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10.f[1] cell                    0.262
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.d[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.406 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.262
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.c[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[8]) net (fanout = 3)        0.524 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.251
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.f[1] cell                    0.251
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5.d[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[6]) net (fanout = 3)        0.527 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5.f[0] cell                    0.262
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.d[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[5]) net (fanout = 2)        0.603 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.f[1] cell                    0.262
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.d[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[4]) net (fanout = 3)        0.158 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.f[0] cell                    0.262
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b1.e[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[3]) net (fanout = 4)        0.606 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b1.f[1] cell                    0.282
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[1]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5.f[1] cell                    0.348
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u11353.e[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[0]) net (fanout = 2)        0.519 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u11353.fco   cell                    0.781
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u11354.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u11354.fco     cell                    0.132
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u7_al_u11355.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u7_al_u11355.f[1]    cell                    0.264
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_9.b[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[9]) net (fanout = 2)        0.765 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_9.fco cell                    0.627
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_11.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_11.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(74)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       16.846 (16 lvl)
                                                                                          (62% logic, 38% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.clk                         3.928
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.230
 Required time                                                                      24.042
---------------------------------------------------------------------------------------------------------
 Slack                                                                            7.196 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13 (1850 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      6.789 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.q[1] cell                    0.146
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.b[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.639 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.f[1] cell                    0.431
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.b[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.f[1] cell                    0.431
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10.c[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11]) net (fanout = 3)        0.536 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10.f[0] cell                    0.348
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10.d[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10]) net (fanout = 2)        0.158 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10.f[1] cell                    0.262
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.d[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.406 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.262
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.c[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[8]) net (fanout = 3)        0.524 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.251
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.f[1] cell                    0.251
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5.d[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[6]) net (fanout = 3)        0.527 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5.f[0] cell                    0.262
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.d[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[5]) net (fanout = 2)        0.603 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.f[1] cell                    0.262
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.d[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[4]) net (fanout = 3)        0.158 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.f[0] cell                    0.262
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b1.e[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[3]) net (fanout = 4)        0.606 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b1.f[1] cell                    0.282
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[1]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5.f[1] cell                    0.348
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u11353.e[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[0]) net (fanout = 2)        0.519 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u11353.fx[1] cell                    1.102
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_2|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_1.b[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[2]) net (fanout = 2)        1.043 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_2|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_1.fco cell                    0.539
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_3.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_3.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_5.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_5.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_7.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_7.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_9.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_9.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_11.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_11.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(75)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       17.253 (15 lvl)
                                                                                          (61% logic, 39% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.clk                         3.928
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.230
 Required time                                                                      24.042
---------------------------------------------------------------------------------------------------------
 Slack                                                                            6.789 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      6.806 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.q[1] cell                    0.146
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.b[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.639 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.f[1] cell                    0.431
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.b[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.f[1] cell                    0.431
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10.c[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11]) net (fanout = 3)        0.536 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10.f[0] cell                    0.348
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10.d[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10]) net (fanout = 2)        0.158 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10.f[1] cell                    0.262
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.d[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.406 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.262
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.c[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[8]) net (fanout = 3)        0.524 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.251
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.f[1] cell                    0.251
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5.d[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[6]) net (fanout = 3)        0.527 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5.f[0] cell                    0.262
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.d[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[5]) net (fanout = 2)        0.603 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.f[1] cell                    0.262
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.d[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[4]) net (fanout = 3)        0.158 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.f[0] cell                    0.262
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b1.e[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[3]) net (fanout = 4)        0.606 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b1.f[1] cell                    0.282
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[1]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5.f[1] cell                    0.348
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u11353.e[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[0]) net (fanout = 2)        0.519 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u11353.fco   cell                    0.781
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u11354.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u11354.fco     cell                    0.132
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u7_al_u11355.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u7_al_u11355.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_7.b[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[8]) net (fanout = 2)        1.047 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_7.fco cell                    0.539
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_9.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_9.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_11.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_11.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(75)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       17.236 (16 lvl)
                                                                                          (61% logic, 39% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.clk                         3.928
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.230
 Required time                                                                      24.042
---------------------------------------------------------------------------------------------------------
 Slack                                                                            6.806 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      7.082 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.q[1] cell                    0.146
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.b[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.639 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.f[1] cell                    0.431
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.b[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.f[1] cell                    0.431
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10.c[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11]) net (fanout = 3)        0.536 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10.f[0] cell                    0.348
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10.d[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10]) net (fanout = 2)        0.158 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10.f[1] cell                    0.262
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.d[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.406 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.262
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.c[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[8]) net (fanout = 3)        0.524 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.251
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.f[1] cell                    0.251
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5.d[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[6]) net (fanout = 3)        0.527 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5.f[0] cell                    0.262
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.d[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[5]) net (fanout = 2)        0.603 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.f[1] cell                    0.262
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.d[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[4]) net (fanout = 3)        0.158 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.f[0] cell                    0.262
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b1.e[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[3]) net (fanout = 4)        0.606 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b1.f[1] cell                    0.282
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[1]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5.f[1] cell                    0.348
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u11353.e[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[0]) net (fanout = 2)        0.519 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u11353.fco   cell                    0.781
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u11354.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u11354.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_3.b[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[4]) net (fanout = 2)        0.757 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_3.fco cell                    0.539
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_5.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_5.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_7.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_7.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_9.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_9.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_11.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_11.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(75)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       16.960 (16 lvl)
                                                                                          (62% logic, 38% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.clk                         3.928
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.230
 Required time                                                                      24.042
---------------------------------------------------------------------------------------------------------
 Slack                                                                            7.082 ns

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point _al_u3081|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.347 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b10|_al_u4823.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                _al_u3081|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10.mi[0] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b10|_al_u4823.clk clock                   3.928
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b10|_al_u4823.q[1] cell                    0.140
 _al_u3081|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10.mi[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/temp1[10]) net (fanout = 1)        0.271 ../common/src/vec_sync_2ff.v(10)
 _al_u3081|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10 path2reg0               0.138
 Arrival time                                                                        4.477 (1 lvl)
                                                                                          (94% logic, 6% net)

 _al_u3081|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10.clk                         4.286
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.230
 Required time                                                                       4.130
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.347 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b1 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.359 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b1|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b7.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b1.mi[0] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b1|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b7.clk clock                   3.928
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b1|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b7.q[1] cell                    0.140
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b1.mi[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/temp1[1]) net (fanout = 1)        0.283 ../common/src/vec_sync_2ff.v(10)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b1 path2reg0               0.138
 Arrival time                                                                        4.489 (1 lvl)
                                                                                          (94% logic, 6% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b1.clk                         4.286
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.230
 Required time                                                                       4.130
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.359 ns

---------------------------------------------------------------------------------------------------------

Paths for end point _al_u3322|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.466 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b1|_al_u4827.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                _al_u3322|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1.mi[0] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b1|_al_u4827.clk clock                   3.928
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b1|_al_u4827.q[1] cell                    0.140
 _al_u3322|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1.mi[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/temp1[1]) net (fanout = 1)        0.283 ../common/src/vec_sync_2ff.v(10)
 _al_u3322|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1  path2reg0               0.138
 Arrival time                                                                        4.489 (1 lvl)
                                                                                          (94% logic, 6% net)

 _al_u3322|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1.clk                         4.286
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.337
 Required time                                                                       4.023
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.466 ns

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   18.130 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.q[0] cell                    0.146
 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w) net (fanout = 47)       1.265 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.697 (1 lvl)
                                                                                          (78% logic, 22% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.928
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.149
 Required time                                                                      23.827
---------------------------------------------------------------------------------------------------------
 Slack                                                                           18.130 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   18.563 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.q[0] cell                    0.146
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w) net (fanout = 47)       0.913 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.345 (1 lvl)
                                                                                          (83% logic, 17% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         3.928
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.230
 Required time                                                                      23.908
---------------------------------------------------------------------------------------------------------
 Slack                                                                           18.563 ns

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    0.542 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   3.928
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.q[0] cell                    0.140
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w) net (fanout = 47)       0.780 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.848 (1 lvl)
                                                                                          (84% logic, 16% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         4.286
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.230
 Required time                                                                       4.306
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.542 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    0.800 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   3.928
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.q[0] cell                    0.140
 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w) net (fanout = 47)       1.119 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.187 (1 lvl)
                                                                                          (79% logic, 21% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         4.286
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.149
 Required time                                                                       4.387
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.800 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: raw_clock                                                
Clock = raw_clock, period 41.666ns, rising at 0ns, falling at 20.833ns

0 endpoints analyzed totally, and 0 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------

=========================================================================================================
Timing constraint:        clock: pll_impl/pll_inst.clkc[0]                                
Clock = pll_impl/pll_inst.clkc[0], period 10.416ns, rising at 0ns, falling at 5.208ns

23706 endpoints analyzed totally, and 269902 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 9.925ns
---------------------------------------------------------------------------------------------------------

Paths for end point mac_switch/MAC_cam/cam_inst/reg383_b27 (1170 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      0.491 ns                                                        
 StartPoint:              mac_switch/reg5_b13|mac_switch/reg5_b33.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                mac_switch/MAC_cam/cam_inst/reg383_b27.d[1] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 mac_switch/reg5_b13|mac_switch/reg5_b33.clk                 clock                   2.134
 launch clock edge                                           clock                   0.000
 mac_switch/reg5_b13|mac_switch/reg5_b33.q[0]                cell                    0.146
 mac_switch/MAC_cam/cam_inst/reg331_b5|mac_switch/MAC_cam/cam_inst/reg331_b4.c[1] (mac_switch/table_compare_data_reg[33]) net (fanout = 32)       1.162 src/MAC_SWITCH.v(163)
 mac_switch/MAC_cam/cam_inst/reg331_b5|mac_switch/MAC_cam/cam_inst/reg331_b4.f[1] cell                    0.348
 mac_switch/MAC_cam/cam_inst/reg331_b5|mac_switch/MAC_cam/cam_inst/reg331_b4.a[0] (_al_u6436_o) net (fanout = 1)        0.158               
 mac_switch/MAC_cam/cam_inst/reg331_b5|mac_switch/MAC_cam/cam_inst/reg331_b4.f[0] cell                    0.424
 _al_u6438|_al_u9118.c[1] (mac_switch/MAC_cam/cam_inst/mux389_b27/B1_1_lutinv) net (fanout = 1)        0.158               
 _al_u6438|_al_u9118.f[1]                                    cell                    0.348
 _al_u6443.a[1] (_al_u6438_o)                                net (fanout = 2)        1.882               
 _al_u6443.fx[0]                                             cell                    0.618
 _al_u6444.a[1] (_al_u6443_o)                                net (fanout = 2)        1.120               
 _al_u6444.fx[0]                                             cell                    0.618
 _al_u6460|_al_u6423.c[1] (_al_u6444_o)                      net (fanout = 1)        1.236               
 _al_u6460|_al_u6423.f[1]                                    cell                    0.348
 mac_switch/MAC_cam/cam_inst/reg383_b27.d[1] (_al_u6460_o)   net (fanout = 2)        0.606 src/MAC_SWITCH.v(166)
 mac_switch/MAC_cam/cam_inst/reg383_b27                      path2reg0               0.509
 Arrival time                                                                       11.815 (7 lvl)
                                                                                          (47% logic, 53% net)

 mac_switch/MAC_cam/cam_inst/reg383_b27.clk                                          1.834
 capture clock edge                                                                 10.416
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      12.306
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.491 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      0.491 ns                                                        
 StartPoint:              mac_switch/reg5_b13|mac_switch/reg5_b33.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                mac_switch/MAC_cam/cam_inst/reg383_b27.d[1] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 mac_switch/reg5_b13|mac_switch/reg5_b33.clk                 clock                   2.134
 launch clock edge                                           clock                   0.000
 mac_switch/reg5_b13|mac_switch/reg5_b33.q[0]                cell                    0.146
 mac_switch/MAC_cam/cam_inst/reg331_b5|mac_switch/MAC_cam/cam_inst/reg331_b4.c[1] (mac_switch/table_compare_data_reg[33]) net (fanout = 32)       1.162 src/MAC_SWITCH.v(163)
 mac_switch/MAC_cam/cam_inst/reg331_b5|mac_switch/MAC_cam/cam_inst/reg331_b4.f[1] cell                    0.348
 mac_switch/MAC_cam/cam_inst/reg331_b5|mac_switch/MAC_cam/cam_inst/reg331_b4.a[0] (_al_u6436_o) net (fanout = 1)        0.158               
 mac_switch/MAC_cam/cam_inst/reg331_b5|mac_switch/MAC_cam/cam_inst/reg331_b4.f[0] cell                    0.424
 _al_u6438|_al_u9118.c[1] (mac_switch/MAC_cam/cam_inst/mux389_b27/B1_1_lutinv) net (fanout = 1)        0.158               
 _al_u6438|_al_u9118.f[1]                                    cell                    0.348
 _al_u6443.a[1] (_al_u6438_o)                                net (fanout = 2)        1.882               
 _al_u6443.fx[0]                                             cell                    0.618
 _al_u6444.a[0] (_al_u6443_o)                                net (fanout = 2)        1.120               
 _al_u6444.fx[0]                                             cell                    0.618
 _al_u6460|_al_u6423.c[1] (_al_u6444_o)                      net (fanout = 1)        1.236               
 _al_u6460|_al_u6423.f[1]                                    cell                    0.348
 mac_switch/MAC_cam/cam_inst/reg383_b27.d[1] (_al_u6460_o)   net (fanout = 2)        0.606 src/MAC_SWITCH.v(166)
 mac_switch/MAC_cam/cam_inst/reg383_b27                      path2reg0               0.509
 Arrival time                                                                       11.815 (7 lvl)
                                                                                          (47% logic, 53% net)

 mac_switch/MAC_cam/cam_inst/reg383_b27.clk                                          1.834
 capture clock edge                                                                 10.416
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      12.306
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.491 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      0.491 ns                                                        
 StartPoint:              mac_switch/reg5_b13|mac_switch/reg5_b33.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                mac_switch/MAC_cam/cam_inst/reg383_b27.d[0] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 mac_switch/reg5_b13|mac_switch/reg5_b33.clk                 clock                   2.134
 launch clock edge                                           clock                   0.000
 mac_switch/reg5_b13|mac_switch/reg5_b33.q[0]                cell                    0.146
 mac_switch/MAC_cam/cam_inst/reg331_b5|mac_switch/MAC_cam/cam_inst/reg331_b4.c[1] (mac_switch/table_compare_data_reg[33]) net (fanout = 32)       1.162 src/MAC_SWITCH.v(163)
 mac_switch/MAC_cam/cam_inst/reg331_b5|mac_switch/MAC_cam/cam_inst/reg331_b4.f[1] cell                    0.348
 mac_switch/MAC_cam/cam_inst/reg331_b5|mac_switch/MAC_cam/cam_inst/reg331_b4.a[0] (_al_u6436_o) net (fanout = 1)        0.158               
 mac_switch/MAC_cam/cam_inst/reg331_b5|mac_switch/MAC_cam/cam_inst/reg331_b4.f[0] cell                    0.424
 _al_u6438|_al_u9118.c[1] (mac_switch/MAC_cam/cam_inst/mux389_b27/B1_1_lutinv) net (fanout = 1)        0.158               
 _al_u6438|_al_u9118.f[1]                                    cell                    0.348
 _al_u6443.a[1] (_al_u6438_o)                                net (fanout = 2)        1.882               
 _al_u6443.fx[0]                                             cell                    0.618
 _al_u6444.a[1] (_al_u6443_o)                                net (fanout = 2)        1.120               
 _al_u6444.fx[0]                                             cell                    0.618
 _al_u6460|_al_u6423.c[1] (_al_u6444_o)                      net (fanout = 1)        1.236               
 _al_u6460|_al_u6423.f[1]                                    cell                    0.348
 mac_switch/MAC_cam/cam_inst/reg383_b27.d[0] (_al_u6460_o)   net (fanout = 2)        0.606 src/MAC_SWITCH.v(166)
 mac_switch/MAC_cam/cam_inst/reg383_b27                      path2reg0               0.509
 Arrival time                                                                       11.815 (7 lvl)
                                                                                          (47% logic, 53% net)

 mac_switch/MAC_cam/cam_inst/reg383_b27.clk                                          1.834
 capture clock edge                                                                 10.416
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      12.306
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.491 ns

---------------------------------------------------------------------------------------------------------

Paths for end point reg0_b11 (1288 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      0.558 ns                                                        
 StartPoint:              _al_u10536|soc/cpu/reg2_b23.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[1])
 EndPoint:                reg0_b11.a[1] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 _al_u10536|soc/cpu/reg2_b23.clk                             clock                   2.268
 launch clock edge                                           clock                   0.000
 _al_u10536|soc/cpu/reg2_b23.q[0]                            cell                    0.146
 _al_u4562|soc/cpu/reg2_b22.a[1] (iomem_addr[23])            net (fanout = 3)        0.696 src/TOP_L2_SWITCH.v(349)
 _al_u4562|soc/cpu/reg2_b22.f[1]                             cell                    0.424
 _al_u4566.a[0] (_al_u4562_o)                                net (fanout = 7)        0.684               
 _al_u4566.fx[0]                                             cell                    0.618
 _al_u5476|_al_u5489.a[0] (_al_u4566_o)                      net (fanout = 17)       0.668               
 _al_u5476|_al_u5489.f[0]                                    cell                    0.424
 _al_u5509|PHY_RX_INTERFACE[0]$phy_rx/reg2_b5.b[1] (_al_u5489_o) net (fanout = 16)       0.851               
 _al_u5509|PHY_RX_INTERFACE[0]$phy_rx/reg2_b5.f[1]           cell                    0.431
 PHY_RX_INTERFACE[2]$phy_rx/reg2_b4|PHY_RX_INTERFACE[2]$phy_rx/reg2_b3.c[1] (n33_lutinv) net (fanout = 8)        0.650               
 PHY_RX_INTERFACE[2]$phy_rx/reg2_b4|PHY_RX_INTERFACE[2]$phy_rx/reg2_b3.f[1] cell                    0.251
 PHY_TX_INTERFACE[2]$phy_tx/reg1_b4|PHY_TX_INTERFACE[2]$phy_tx/reg1_b3.e[1] (sel0_b11/B8) net (fanout = 1)        0.459               
 PHY_TX_INTERFACE[2]$phy_tx/reg1_b4|PHY_TX_INTERFACE[2]$phy_tx/reg1_b3.f[1] cell                    0.282
 _al_u5520|_al_u5735.b[0] (_al_u5733_o)                      net (fanout = 1)        1.254               
 _al_u5520|_al_u5735.f[0]                                    cell                    0.431
 reg0_b11.a[1] (_al_u5735_o)                                 net (fanout = 2)        0.307 src/TOP_L2_SWITCH.v(351)
 reg0_b11                                                    path2reg0               0.732
 Arrival time                                                                       11.576 (8 lvl)
                                                                                          (52% logic, 48% net)

 reg0_b11.clk                                                                        1.834
 capture clock edge                                                                 10.416
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                      12.134
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.558 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      0.558 ns                                                        
 StartPoint:              _al_u10536|soc/cpu/reg2_b23.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[1])
 EndPoint:                reg0_b11.a[0] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 _al_u10536|soc/cpu/reg2_b23.clk                             clock                   2.268
 launch clock edge                                           clock                   0.000
 _al_u10536|soc/cpu/reg2_b23.q[0]                            cell                    0.146
 _al_u4562|soc/cpu/reg2_b22.a[1] (iomem_addr[23])            net (fanout = 3)        0.696 src/TOP_L2_SWITCH.v(349)
 _al_u4562|soc/cpu/reg2_b22.f[1]                             cell                    0.424
 _al_u4566.a[0] (_al_u4562_o)                                net (fanout = 7)        0.684               
 _al_u4566.fx[0]                                             cell                    0.618
 _al_u5476|_al_u5489.a[0] (_al_u4566_o)                      net (fanout = 17)       0.668               
 _al_u5476|_al_u5489.f[0]                                    cell                    0.424
 _al_u5509|PHY_RX_INTERFACE[0]$phy_rx/reg2_b5.b[1] (_al_u5489_o) net (fanout = 16)       0.851               
 _al_u5509|PHY_RX_INTERFACE[0]$phy_rx/reg2_b5.f[1]           cell                    0.431
 PHY_RX_INTERFACE[2]$phy_rx/reg2_b4|PHY_RX_INTERFACE[2]$phy_rx/reg2_b3.c[1] (n33_lutinv) net (fanout = 8)        0.650               
 PHY_RX_INTERFACE[2]$phy_rx/reg2_b4|PHY_RX_INTERFACE[2]$phy_rx/reg2_b3.f[1] cell                    0.251
 PHY_TX_INTERFACE[2]$phy_tx/reg1_b4|PHY_TX_INTERFACE[2]$phy_tx/reg1_b3.e[1] (sel0_b11/B8) net (fanout = 1)        0.459               
 PHY_TX_INTERFACE[2]$phy_tx/reg1_b4|PHY_TX_INTERFACE[2]$phy_tx/reg1_b3.f[1] cell                    0.282
 _al_u5520|_al_u5735.b[0] (_al_u5733_o)                      net (fanout = 1)        1.254               
 _al_u5520|_al_u5735.f[0]                                    cell                    0.431
 reg0_b11.a[0] (_al_u5735_o)                                 net (fanout = 2)        0.307 src/TOP_L2_SWITCH.v(351)
 reg0_b11                                                    path2reg0               0.732
 Arrival time                                                                       11.576 (8 lvl)
                                                                                          (52% logic, 48% net)

 reg0_b11.clk                                                                        1.834
 capture clock edge                                                                 10.416
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                      12.134
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.558 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      0.633 ns                                                        
 StartPoint:              _al_u10536|soc/cpu/reg2_b23.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[1])
 EndPoint:                reg0_b11.a[1] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 _al_u10536|soc/cpu/reg2_b23.clk                             clock                   2.268
 launch clock edge                                           clock                   0.000
 _al_u10536|soc/cpu/reg2_b23.q[0]                            cell                    0.146
 _al_u4562|soc/cpu/reg2_b22.a[1] (iomem_addr[23])            net (fanout = 3)        0.696 src/TOP_L2_SWITCH.v(349)
 _al_u4562|soc/cpu/reg2_b22.f[1]                             cell                    0.424
 _al_u4566.b[1] (_al_u4562_o)                                net (fanout = 7)        0.684               
 _al_u4566.fx[0]                                             cell                    0.543
 _al_u5476|_al_u5489.a[0] (_al_u4566_o)                      net (fanout = 17)       0.668               
 _al_u5476|_al_u5489.f[0]                                    cell                    0.424
 _al_u5509|PHY_RX_INTERFACE[0]$phy_rx/reg2_b5.b[1] (_al_u5489_o) net (fanout = 16)       0.851               
 _al_u5509|PHY_RX_INTERFACE[0]$phy_rx/reg2_b5.f[1]           cell                    0.431
 PHY_RX_INTERFACE[2]$phy_rx/reg2_b4|PHY_RX_INTERFACE[2]$phy_rx/reg2_b3.c[1] (n33_lutinv) net (fanout = 8)        0.650               
 PHY_RX_INTERFACE[2]$phy_rx/reg2_b4|PHY_RX_INTERFACE[2]$phy_rx/reg2_b3.f[1] cell                    0.251
 PHY_TX_INTERFACE[2]$phy_tx/reg1_b4|PHY_TX_INTERFACE[2]$phy_tx/reg1_b3.e[1] (sel0_b11/B8) net (fanout = 1)        0.459               
 PHY_TX_INTERFACE[2]$phy_tx/reg1_b4|PHY_TX_INTERFACE[2]$phy_tx/reg1_b3.f[1] cell                    0.282
 _al_u5520|_al_u5735.b[0] (_al_u5733_o)                      net (fanout = 1)        1.254               
 _al_u5520|_al_u5735.f[0]                                    cell                    0.431
 reg0_b11.a[1] (_al_u5735_o)                                 net (fanout = 2)        0.307 src/TOP_L2_SWITCH.v(351)
 reg0_b11                                                    path2reg0               0.732
 Arrival time                                                                       11.501 (8 lvl)
                                                                                          (52% logic, 48% net)

 reg0_b11.clk                                                                        1.834
 capture clock edge                                                                 10.416
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                      12.134
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.633 ns

---------------------------------------------------------------------------------------------------------

Paths for end point reg0_b9 (2162 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      0.620 ns                                                        
 StartPoint:              _al_u10536|soc/cpu/reg2_b23.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[1])
 EndPoint:                reg0_b9.a[1] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 _al_u10536|soc/cpu/reg2_b23.clk                             clock                   2.268
 launch clock edge                                           clock                   0.000
 _al_u10536|soc/cpu/reg2_b23.q[0]                            cell                    0.146
 _al_u4562|soc/cpu/reg2_b22.a[1] (iomem_addr[23])            net (fanout = 3)        0.696 src/TOP_L2_SWITCH.v(349)
 _al_u4562|soc/cpu/reg2_b22.f[1]                             cell                    0.424
 _al_u4566.a[0] (_al_u4562_o)                                net (fanout = 7)        0.684               
 _al_u4566.fx[0]                                             cell                    0.618
 _al_u5476|_al_u5489.a[0] (_al_u4566_o)                      net (fanout = 17)       0.668               
 _al_u5476|_al_u5489.f[0]                                    cell                    0.424
 _al_u5509|PHY_RX_INTERFACE[0]$phy_rx/reg2_b5.b[1] (_al_u5489_o) net (fanout = 16)       0.851               
 _al_u5509|PHY_RX_INTERFACE[0]$phy_rx/reg2_b5.f[1]           cell                    0.431
 _al_u5510|PHY_RX_INTERFACE[2]$phy_rx/reg2_b10.b[1] (n33_lutinv) net (fanout = 8)        0.486               
 _al_u5510|PHY_RX_INTERFACE[2]$phy_rx/reg2_b10.f[1]          cell                    0.431
 _al_u5511|_al_u5508.c[1] (sel0_b9/B8)                       net (fanout = 1)        0.307               
 _al_u5511|_al_u5508.f[1]                                    cell                    0.348
 _al_u5512.a[1] (_al_u5511_o)                                net (fanout = 2)        0.594               
 _al_u5512.fx[0]                                             cell                    0.618
 reg0_b9.a[1] (_al_u5512_o)                                  net (fanout = 2)        0.788 src/TOP_L2_SWITCH.v(351)
 reg0_b9                                                     path2reg0               0.732
 Arrival time                                                                       11.514 (8 lvl)
                                                                                          (56% logic, 44% net)

 reg0_b9.clk                                                                         1.834
 capture clock edge                                                                 10.416
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                      12.134
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.620 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      0.620 ns                                                        
 StartPoint:              _al_u10536|soc/cpu/reg2_b23.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[1])
 EndPoint:                reg0_b9.a[1] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 _al_u10536|soc/cpu/reg2_b23.clk                             clock                   2.268
 launch clock edge                                           clock                   0.000
 _al_u10536|soc/cpu/reg2_b23.q[0]                            cell                    0.146
 _al_u4562|soc/cpu/reg2_b22.a[1] (iomem_addr[23])            net (fanout = 3)        0.696 src/TOP_L2_SWITCH.v(349)
 _al_u4562|soc/cpu/reg2_b22.f[1]                             cell                    0.424
 _al_u4566.a[0] (_al_u4562_o)                                net (fanout = 7)        0.684               
 _al_u4566.fx[0]                                             cell                    0.618
 _al_u5476|_al_u5489.a[0] (_al_u4566_o)                      net (fanout = 17)       0.668               
 _al_u5476|_al_u5489.f[0]                                    cell                    0.424
 _al_u5509|PHY_RX_INTERFACE[0]$phy_rx/reg2_b5.b[1] (_al_u5489_o) net (fanout = 16)       0.851               
 _al_u5509|PHY_RX_INTERFACE[0]$phy_rx/reg2_b5.f[1]           cell                    0.431
 _al_u5510|PHY_RX_INTERFACE[2]$phy_rx/reg2_b10.b[1] (n33_lutinv) net (fanout = 8)        0.486               
 _al_u5510|PHY_RX_INTERFACE[2]$phy_rx/reg2_b10.f[1]          cell                    0.431
 _al_u5511|_al_u5508.c[1] (sel0_b9/B8)                       net (fanout = 1)        0.307               
 _al_u5511|_al_u5508.f[1]                                    cell                    0.348
 _al_u5512.a[0] (_al_u5511_o)                                net (fanout = 2)        0.594               
 _al_u5512.fx[0]                                             cell                    0.618
 reg0_b9.a[1] (_al_u5512_o)                                  net (fanout = 2)        0.788 src/TOP_L2_SWITCH.v(351)
 reg0_b9                                                     path2reg0               0.732
 Arrival time                                                                       11.514 (8 lvl)
                                                                                          (56% logic, 44% net)

 reg0_b9.clk                                                                         1.834
 capture clock edge                                                                 10.416
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                      12.134
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.620 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      0.620 ns                                                        
 StartPoint:              _al_u10536|soc/cpu/reg2_b23.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[1])
 EndPoint:                reg0_b9.a[0] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 _al_u10536|soc/cpu/reg2_b23.clk                             clock                   2.268
 launch clock edge                                           clock                   0.000
 _al_u10536|soc/cpu/reg2_b23.q[0]                            cell                    0.146
 _al_u4562|soc/cpu/reg2_b22.a[1] (iomem_addr[23])            net (fanout = 3)        0.696 src/TOP_L2_SWITCH.v(349)
 _al_u4562|soc/cpu/reg2_b22.f[1]                             cell                    0.424
 _al_u4566.a[0] (_al_u4562_o)                                net (fanout = 7)        0.684               
 _al_u4566.fx[0]                                             cell                    0.618
 _al_u5476|_al_u5489.a[0] (_al_u4566_o)                      net (fanout = 17)       0.668               
 _al_u5476|_al_u5489.f[0]                                    cell                    0.424
 _al_u5509|PHY_RX_INTERFACE[0]$phy_rx/reg2_b5.b[1] (_al_u5489_o) net (fanout = 16)       0.851               
 _al_u5509|PHY_RX_INTERFACE[0]$phy_rx/reg2_b5.f[1]           cell                    0.431
 _al_u5510|PHY_RX_INTERFACE[2]$phy_rx/reg2_b10.b[1] (n33_lutinv) net (fanout = 8)        0.486               
 _al_u5510|PHY_RX_INTERFACE[2]$phy_rx/reg2_b10.f[1]          cell                    0.431
 _al_u5511|_al_u5508.c[1] (sel0_b9/B8)                       net (fanout = 1)        0.307               
 _al_u5511|_al_u5508.f[1]                                    cell                    0.348
 _al_u5512.a[1] (_al_u5511_o)                                net (fanout = 2)        0.594               
 _al_u5512.fx[0]                                             cell                    0.618
 reg0_b9.a[0] (_al_u5512_o)                                  net (fanout = 2)        0.788 src/TOP_L2_SWITCH.v(351)
 reg0_b9                                                     path2reg0               0.732
 Arrival time                                                                       11.514 (8 lvl)
                                                                                          (56% logic, 44% net)

 reg0_b9.clk                                                                         1.834
 capture clock edge                                                                 10.416
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                      12.134
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.620 ns

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.175 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_11.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000.rstb (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_11.clk clock                   1.834
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_11.q[1] cell                    0.140
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000.rstb (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_11) net (fanout = 16)       0.604               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000 path2reg                0.000
 Arrival time                                                                        2.578 (1 lvl)
                                                                                          (77% logic, 23% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000.clkb                         1.925
 capture clock edge                                                                  0.000
 cell hold                                                                           0.650
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.403
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.175 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (15 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.238 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b2|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b1.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.addra[2] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b2|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b1.clk clock                   1.834
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b2|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b1.q[1] cell                    0.140
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.addra[2] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr[2]) net (fanout = 4)        0.426 ../common/src/FRAME_FIFO.v(43)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        2.400 (1 lvl)
                                                                                          (83% logic, 17% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         2.134
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.162
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.238 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.383 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b9.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.addra[10] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b9.clk clock                   1.834
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b9.q[1] cell                    0.140
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.addra[10] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr[10]) net (fanout = 4)        0.571 ../common/src/FRAME_FIFO.v(43)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        2.545 (1 lvl)
                                                                                          (78% logic, 22% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         2.134
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.162
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.383 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.383 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b6|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b5.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.addra[6] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b6|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b5.clk clock                   1.834
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b6|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b5.q[1] cell                    0.140
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.addra[6] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr[6]) net (fanout = 4)        0.571 ../common/src/FRAME_FIFO.v(43)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        2.545 (1 lvl)
                                                                                          (78% logic, 22% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         2.134
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.162
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.383 ns

---------------------------------------------------------------------------------------------------------

Paths for end point mac_switch/MAC_cam/cam_inst/reg336_b5|mac_switch/MAC_cam/cam_inst/reg336_b4 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.266 ns                                                        
 StartPoint:              mac_switch/MAC_cam/cam_inst/reg336_b2|mac_switch/MAC_cam/cam_inst/reg336_b3.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                mac_switch/MAC_cam/cam_inst/reg336_b5|mac_switch/MAC_cam/cam_inst/reg336_b4.mi[0] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 mac_switch/MAC_cam/cam_inst/reg336_b2|mac_switch/MAC_cam/cam_inst/reg336_b3.clk clock                   1.834
 launch clock edge                                           clock                   0.000
 mac_switch/MAC_cam/cam_inst/reg336_b2|mac_switch/MAC_cam/cam_inst/reg336_b3.q[0] cell                    0.140
 mac_switch/MAC_cam/cam_inst/reg336_b5|mac_switch/MAC_cam/cam_inst/reg336_b4.mi[0] (mac_switch/MAC_cam/cam_inst/row[28]$slice[1]$srl_mem[3]) net (fanout = 2)        0.271 src/verilog-cam/rtl/cam_srl.v(122)
 mac_switch/MAC_cam/cam_inst/reg336_b5|mac_switch/MAC_cam/cam_inst/reg336_b4 path2reg0               0.138
 Arrival time                                                                        2.383 (1 lvl)
                                                                                          (89% logic, 11% net)

 mac_switch/MAC_cam/cam_inst/reg336_b5|mac_switch/MAC_cam/cam_inst/reg336_b4.clk                         2.134
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.091
 Required time                                                                       2.117
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.266 ns

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063 (6 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   2.363 ns                                                        
 StartPoint:              reg2_b2|reg2_b1.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063.rsta (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 reg2_b2|reg2_b1.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 reg2_b2|reg2_b1.q[1]                                        cell                    0.146
 _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.b[1] (reset_cnt[2]) net (fanout = 23)       1.051 src/TOP_L2_SWITCH.v(40)
 _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.f[1] cell                    0.333
 _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.a[0] (_al_u3224_o) net (fanout = 22)       0.379               
 _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.f[0] cell                    0.408
 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063.rsta (rst_n_placeOpt_1) net (fanout = 9)        5.358               
 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063 path2reg                0.000
 Arrival time                                                                        9.809 (3 lvl)
                                                                                          (31% logic, 69% net)

 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063.clka                         1.834
 capture clock edge                                                                 10.416
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      12.172
---------------------------------------------------------------------------------------------------------
 Slack                                                                            2.363 ns

---------------------------------------------------------------------------------------------------------

 Slack (recovery check)   2.453 ns                                                        
 StartPoint:              reg2_b5_al_u11391.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063.rsta (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 reg2_b5_al_u11391.clk                                       clock                   2.134
 launch clock edge                                           clock                   0.000
 reg2_b5_al_u11391.q[0]                                      cell                    0.146
 _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.c[1] (reset_cnt[5]) net (fanout = 23)       1.043 src/TOP_L2_SWITCH.v(40)
 _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.f[1] cell                    0.251
 _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.a[0] (_al_u3224_o) net (fanout = 22)       0.379               
 _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.f[0] cell                    0.408
 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063.rsta (rst_n_placeOpt_1) net (fanout = 9)        5.358               
 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063 path2reg                0.000
 Arrival time                                                                        9.719 (3 lvl)
                                                                                          (31% logic, 69% net)

 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063.clka                         1.834
 capture clock edge                                                                 10.416
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      12.172
---------------------------------------------------------------------------------------------------------
 Slack                                                                            2.453 ns

---------------------------------------------------------------------------------------------------------

 Slack (recovery check)   2.525 ns                                                        
 StartPoint:              reg2_b4|reg2_b3.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063.rsta (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 reg2_b4|reg2_b3.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 reg2_b4|reg2_b3.q[0]                                        cell                    0.146
 _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.a[1] (reset_cnt[3]) net (fanout = 23)       0.814 src/TOP_L2_SWITCH.v(40)
 _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.f[1] cell                    0.408
 _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.a[0] (_al_u3224_o) net (fanout = 22)       0.379               
 _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.f[0] cell                    0.408
 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063.rsta (rst_n_placeOpt_1) net (fanout = 9)        5.358               
 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063 path2reg                0.000
 Arrival time                                                                        9.647 (3 lvl)
                                                                                          (33% logic, 67% net)

 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063.clka                         1.834
 capture clock edge                                                                 10.416
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      12.172
---------------------------------------------------------------------------------------------------------
 Slack                                                                            2.525 ns

---------------------------------------------------------------------------------------------------------

Paths for end point header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_090 (6 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   2.651 ns                                                        
 StartPoint:              reg2_b2|reg2_b1.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_090.rsta (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 reg2_b2|reg2_b1.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 reg2_b2|reg2_b1.q[1]                                        cell                    0.146
 _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.b[1] (reset_cnt[2]) net (fanout = 23)       1.051 src/TOP_L2_SWITCH.v(40)
 _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.f[1] cell                    0.333
 _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.a[0] (_al_u3224_o) net (fanout = 22)       0.379               
 _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.f[0] cell                    0.408
 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_090.rsta (rst_n_placeOpt_1) net (fanout = 9)        5.070               
 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_090 path2reg                0.000
 Arrival time                                                                        9.521 (3 lvl)
                                                                                          (32% logic, 68% net)

 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_090.clka                         1.834
 capture clock edge                                                                 10.416
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      12.172
---------------------------------------------------------------------------------------------------------
 Slack                                                                            2.651 ns

---------------------------------------------------------------------------------------------------------

 Slack (recovery check)   2.741 ns                                                        
 StartPoint:              reg2_b5_al_u11391.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_090.rsta (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 reg2_b5_al_u11391.clk                                       clock                   2.134
 launch clock edge                                           clock                   0.000
 reg2_b5_al_u11391.q[0]                                      cell                    0.146
 _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.c[1] (reset_cnt[5]) net (fanout = 23)       1.043 src/TOP_L2_SWITCH.v(40)
 _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.f[1] cell                    0.251
 _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.a[0] (_al_u3224_o) net (fanout = 22)       0.379               
 _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.f[0] cell                    0.408
 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_090.rsta (rst_n_placeOpt_1) net (fanout = 9)        5.070               
 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_090 path2reg                0.000
 Arrival time                                                                        9.431 (3 lvl)
                                                                                          (32% logic, 68% net)

 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_090.clka                         1.834
 capture clock edge                                                                 10.416
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      12.172
---------------------------------------------------------------------------------------------------------
 Slack                                                                            2.741 ns

---------------------------------------------------------------------------------------------------------

 Slack (recovery check)   2.813 ns                                                        
 StartPoint:              reg2_b4|reg2_b3.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_090.rsta (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 reg2_b4|reg2_b3.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 reg2_b4|reg2_b3.q[0]                                        cell                    0.146
 _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.a[1] (reset_cnt[3]) net (fanout = 23)       0.814 src/TOP_L2_SWITCH.v(40)
 _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.f[1] cell                    0.408
 _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.a[0] (_al_u3224_o) net (fanout = 22)       0.379               
 _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.f[0] cell                    0.408
 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_090.rsta (rst_n_placeOpt_1) net (fanout = 9)        5.070               
 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_090 path2reg                0.000
 Arrival time                                                                        9.359 (3 lvl)
                                                                                          (34% logic, 66% net)

 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_090.clka                         1.834
 capture clock edge                                                                 10.416
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      12.172
---------------------------------------------------------------------------------------------------------
 Slack                                                                            2.813 ns

---------------------------------------------------------------------------------------------------------

Paths for end point header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_099 (6 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   3.222 ns                                                        
 StartPoint:              reg2_b2|reg2_b1.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_099.rsta (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 reg2_b2|reg2_b1.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 reg2_b2|reg2_b1.q[1]                                        cell                    0.146
 _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.b[1] (reset_cnt[2]) net (fanout = 23)       1.051 src/TOP_L2_SWITCH.v(40)
 _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.f[1] cell                    0.333
 _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.a[0] (_al_u3224_o) net (fanout = 22)       0.379               
 _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.f[0] cell                    0.408
 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_099.rsta (rst_n_placeOpt_1) net (fanout = 9)        4.499               
 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_099 path2reg                0.000
 Arrival time                                                                        8.950 (3 lvl)
                                                                                          (34% logic, 66% net)

 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_099.clka                         1.834
 capture clock edge                                                                 10.416
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      12.172
---------------------------------------------------------------------------------------------------------
 Slack                                                                            3.222 ns

---------------------------------------------------------------------------------------------------------

 Slack (recovery check)   3.312 ns                                                        
 StartPoint:              reg2_b5_al_u11391.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_099.rsta (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 reg2_b5_al_u11391.clk                                       clock                   2.134
 launch clock edge                                           clock                   0.000
 reg2_b5_al_u11391.q[0]                                      cell                    0.146
 _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.c[1] (reset_cnt[5]) net (fanout = 23)       1.043 src/TOP_L2_SWITCH.v(40)
 _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.f[1] cell                    0.251
 _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.a[0] (_al_u3224_o) net (fanout = 22)       0.379               
 _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.f[0] cell                    0.408
 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_099.rsta (rst_n_placeOpt_1) net (fanout = 9)        4.499               
 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_099 path2reg                0.000
 Arrival time                                                                        8.860 (3 lvl)
                                                                                          (34% logic, 66% net)

 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_099.clka                         1.834
 capture clock edge                                                                 10.416
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      12.172
---------------------------------------------------------------------------------------------------------
 Slack                                                                            3.312 ns

---------------------------------------------------------------------------------------------------------

 Slack (recovery check)   3.384 ns                                                        
 StartPoint:              reg2_b4|reg2_b3.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_099.rsta (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 reg2_b4|reg2_b3.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 reg2_b4|reg2_b3.q[0]                                        cell                    0.146
 _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.a[1] (reset_cnt[3]) net (fanout = 23)       0.814 src/TOP_L2_SWITCH.v(40)
 _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.f[1] cell                    0.408
 _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.a[0] (_al_u3224_o) net (fanout = 22)       0.379               
 _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.f[0] cell                    0.408
 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_099.rsta (rst_n_placeOpt_1) net (fanout = 9)        4.499               
 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_099 path2reg                0.000
 Arrival time                                                                        8.788 (3 lvl)
                                                                                          (36% logic, 64% net)

 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_099.clka                         1.834
 capture clock edge                                                                 10.416
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      12.172
---------------------------------------------------------------------------------------------------------
 Slack                                                                            3.384 ns

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    0.208 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_12.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_12.clk clock                   1.834
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_12.q[1] cell                    0.140
 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_12) net (fanout = 17)       0.446               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        2.420 (1 lvl)
                                                                                          (82% logic, 18% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         2.134
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.212
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.208 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    0.208 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_5.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_5.clk clock                   1.834
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_5.q[1] cell                    0.140
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_5) net (fanout = 10)       0.446               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        2.420 (1 lvl)
                                                                                          (82% logic, 18% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         2.134
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.212
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.208 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    0.354 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_5.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_5.clk clock                   1.834
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_5.q[1] cell                    0.140
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_5) net (fanout = 10)       0.592               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        2.566 (1 lvl)
                                                                                          (77% logic, 23% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         2.134
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.212
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.354 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: pll_impl/pll_inst.clkc[1]                                
Clock = pll_impl/pll_inst.clkc[1], period 20.833ns, rising at 0ns, falling at 10.416ns

4366 endpoints analyzed totally, and 8511498 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 20.656ns
---------------------------------------------------------------------------------------------------------

Paths for end point _al_u10931|soc/cpu/reg0_b22 (1439 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      0.177 ns                                                        
 StartPoint:              iomem_ready_reg.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                _al_u10931|soc/cpu/reg0_b22.b[0] (rising edge triggered by clock pll_impl/pll_inst.clkc[1])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 iomem_ready_reg.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 iomem_ready_reg.q[0]                                        cell                    0.146
 _al_u10009|_al_u5427.e[0] (iomem_ready)                     net (fanout = 13)       0.528 src/TOP_L2_SWITCH.v(347)
 _al_u10009|_al_u5427.f[0]                                   cell                    0.282
 _al_u10090|_al_u5429.d[0] (_al_u5427_o)                     net (fanout = 4)        0.620               
 _al_u10090|_al_u5429.f[0]                                   cell                    0.262
 _al_u11025|_al_u10062.a[0] (soc/cpu/n47_lutinv)             net (fanout = 26)       0.692               
 _al_u11025|_al_u10062.f[0]                                  cell                    0.424
 _al_u10521|_al_u10064.a[0] (_al_u10062_o)                   net (fanout = 4)        0.468               
 _al_u10521|_al_u10064.f[0]                                  cell                    0.424
 _al_u10299.a[1] (_al_u10064_o)                              net (fanout = 3)        0.603               
 _al_u10299.fx[0]                                            cell                    0.618
 _al_u10889.b[1] (_al_u10299_o)                              net (fanout = 2)        0.625               
 _al_u10889.fx[0]                                            cell                    0.543
 _al_u10890.a[0] (_al_u10889_o)                              net (fanout = 6)        0.824               
 _al_u10890.fx[0]                                            cell                    0.618
 _al_u10932.b[0] (_al_u10890_o)                              net (fanout = 4)        0.637               
 _al_u10932.fx[0]                                            cell                    0.543
 _al_u10931|soc/cpu/reg0_b22.b[0] (_al_u10932_o)             net (fanout = 1)        0.508 src/soc/rtl/picorv32.v(354)
 _al_u10931|soc/cpu/reg0_b22                                 path2reg0               0.549
 Arrival time                                                                       12.048 (9 lvl)
                                                                                          (55% logic, 45% net)

 _al_u10931|soc/cpu/reg0_b22.clk                                                     1.925
 capture clock edge                                                                 10.416
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                      12.225
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.177 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      0.177 ns                                                        
 StartPoint:              iomem_ready_reg.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                _al_u10931|soc/cpu/reg0_b22.b[0] (rising edge triggered by clock pll_impl/pll_inst.clkc[1])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 iomem_ready_reg.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 iomem_ready_reg.q[0]                                        cell                    0.146
 _al_u10009|_al_u5427.e[0] (iomem_ready)                     net (fanout = 13)       0.528 src/TOP_L2_SWITCH.v(347)
 _al_u10009|_al_u5427.f[0]                                   cell                    0.282
 _al_u10090|_al_u5429.d[0] (_al_u5427_o)                     net (fanout = 4)        0.620               
 _al_u10090|_al_u5429.f[0]                                   cell                    0.262
 _al_u11025|_al_u10062.a[0] (soc/cpu/n47_lutinv)             net (fanout = 26)       0.692               
 _al_u11025|_al_u10062.f[0]                                  cell                    0.424
 _al_u10521|_al_u10064.a[0] (_al_u10062_o)                   net (fanout = 4)        0.468               
 _al_u10521|_al_u10064.f[0]                                  cell                    0.424
 _al_u10299.a[0] (_al_u10064_o)                              net (fanout = 3)        0.603               
 _al_u10299.fx[0]                                            cell                    0.618
 _al_u10889.b[1] (_al_u10299_o)                              net (fanout = 2)        0.625               
 _al_u10889.fx[0]                                            cell                    0.543
 _al_u10890.a[0] (_al_u10889_o)                              net (fanout = 6)        0.824               
 _al_u10890.fx[0]                                            cell                    0.618
 _al_u10932.b[0] (_al_u10890_o)                              net (fanout = 4)        0.637               
 _al_u10932.fx[0]                                            cell                    0.543
 _al_u10931|soc/cpu/reg0_b22.b[0] (_al_u10932_o)             net (fanout = 1)        0.508 src/soc/rtl/picorv32.v(354)
 _al_u10931|soc/cpu/reg0_b22                                 path2reg0               0.549
 Arrival time                                                                       12.048 (9 lvl)
                                                                                          (55% logic, 45% net)

 _al_u10931|soc/cpu/reg0_b22.clk                                                     1.925
 capture clock edge                                                                 10.416
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                      12.225
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.177 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      0.177 ns                                                        
 StartPoint:              iomem_ready_reg.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                _al_u10931|soc/cpu/reg0_b22.b[0] (rising edge triggered by clock pll_impl/pll_inst.clkc[1])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 iomem_ready_reg.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 iomem_ready_reg.q[0]                                        cell                    0.146
 _al_u10009|_al_u5427.e[0] (iomem_ready)                     net (fanout = 13)       0.528 src/TOP_L2_SWITCH.v(347)
 _al_u10009|_al_u5427.f[0]                                   cell                    0.282
 _al_u10090|_al_u5429.d[0] (_al_u5427_o)                     net (fanout = 4)        0.620               
 _al_u10090|_al_u5429.f[0]                                   cell                    0.262
 _al_u11025|_al_u10062.a[0] (soc/cpu/n47_lutinv)             net (fanout = 26)       0.692               
 _al_u11025|_al_u10062.f[0]                                  cell                    0.424
 _al_u10521|_al_u10064.a[0] (_al_u10062_o)                   net (fanout = 4)        0.468               
 _al_u10521|_al_u10064.f[0]                                  cell                    0.424
 _al_u10299.a[1] (_al_u10064_o)                              net (fanout = 3)        0.603               
 _al_u10299.fx[0]                                            cell                    0.618
 _al_u10889.b[0] (_al_u10299_o)                              net (fanout = 2)        0.625               
 _al_u10889.fx[0]                                            cell                    0.543
 _al_u10890.a[0] (_al_u10889_o)                              net (fanout = 6)        0.824               
 _al_u10890.fx[0]                                            cell                    0.618
 _al_u10932.b[0] (_al_u10890_o)                              net (fanout = 4)        0.637               
 _al_u10932.fx[0]                                            cell                    0.543
 _al_u10931|soc/cpu/reg0_b22.b[0] (_al_u10932_o)             net (fanout = 1)        0.508 src/soc/rtl/picorv32.v(354)
 _al_u10931|soc/cpu/reg0_b22                                 path2reg0               0.549
 Arrival time                                                                       12.048 (9 lvl)
                                                                                          (55% logic, 45% net)

 _al_u10931|soc/cpu/reg0_b22.clk                                                     1.925
 capture clock edge                                                                 10.416
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                      12.225
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.177 ns

---------------------------------------------------------------------------------------------------------

Paths for end point soc/cpu/reg0_b13 (1355 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      0.285 ns                                                        
 StartPoint:              iomem_ready_reg.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                soc/cpu/reg0_b13.a[1] (rising edge triggered by clock pll_impl/pll_inst.clkc[1])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 iomem_ready_reg.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 iomem_ready_reg.q[0]                                        cell                    0.146
 _al_u10009|_al_u5427.e[0] (iomem_ready)                     net (fanout = 13)       0.528 src/TOP_L2_SWITCH.v(347)
 _al_u10009|_al_u5427.f[0]                                   cell                    0.282
 _al_u10090|_al_u5429.d[0] (_al_u5427_o)                     net (fanout = 4)        0.620               
 _al_u10090|_al_u5429.f[0]                                   cell                    0.262
 _al_u11025|_al_u10062.a[0] (soc/cpu/n47_lutinv)             net (fanout = 26)       0.692               
 _al_u11025|_al_u10062.f[0]                                  cell                    0.424
 _al_u10521|_al_u10064.a[0] (_al_u10062_o)                   net (fanout = 4)        0.468               
 _al_u10521|_al_u10064.f[0]                                  cell                    0.424
 _al_u10299.a[1] (_al_u10064_o)                              net (fanout = 3)        0.603               
 _al_u10299.fx[0]                                            cell                    0.618
 _al_u10889.b[1] (_al_u10299_o)                              net (fanout = 2)        0.625               
 _al_u10889.fx[0]                                            cell                    0.543
 _al_u10943|_al_u11003.b[1] (_al_u10889_o)                   net (fanout = 6)        1.067               
 _al_u10943|_al_u11003.f[1]                                  cell                    0.431
 _al_u11085|_al_u11081.a[1] (_al_u10943_o)                   net (fanout = 3)        0.323               
 _al_u11085|_al_u11081.f[1]                                  cell                    0.424
 soc/cpu/reg0_b13.a[1] (_al_u11085_o)                        net (fanout = 2)        0.594 src/soc/rtl/picorv32.v(354)
 soc/cpu/reg0_b13                                            path2reg0               0.732
 Arrival time                                                                       11.940 (9 lvl)
                                                                                          (54% logic, 46% net)

 soc/cpu/reg0_b13.clk                                                                1.925
 capture clock edge                                                                 10.416
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                      12.225
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.285 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      0.285 ns                                                        
 StartPoint:              iomem_ready_reg.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                soc/cpu/reg0_b13.a[1] (rising edge triggered by clock pll_impl/pll_inst.clkc[1])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 iomem_ready_reg.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 iomem_ready_reg.q[0]                                        cell                    0.146
 _al_u10009|_al_u5427.e[0] (iomem_ready)                     net (fanout = 13)       0.528 src/TOP_L2_SWITCH.v(347)
 _al_u10009|_al_u5427.f[0]                                   cell                    0.282
 _al_u10090|_al_u5429.d[0] (_al_u5427_o)                     net (fanout = 4)        0.620               
 _al_u10090|_al_u5429.f[0]                                   cell                    0.262
 _al_u11025|_al_u10062.a[0] (soc/cpu/n47_lutinv)             net (fanout = 26)       0.692               
 _al_u11025|_al_u10062.f[0]                                  cell                    0.424
 _al_u10521|_al_u10064.a[0] (_al_u10062_o)                   net (fanout = 4)        0.468               
 _al_u10521|_al_u10064.f[0]                                  cell                    0.424
 _al_u10299.a[1] (_al_u10064_o)                              net (fanout = 3)        0.603               
 _al_u10299.fx[0]                                            cell                    0.618
 _al_u10889.b[0] (_al_u10299_o)                              net (fanout = 2)        0.625               
 _al_u10889.fx[0]                                            cell                    0.543
 _al_u10943|_al_u11003.b[1] (_al_u10889_o)                   net (fanout = 6)        1.067               
 _al_u10943|_al_u11003.f[1]                                  cell                    0.431
 _al_u11085|_al_u11081.a[1] (_al_u10943_o)                   net (fanout = 3)        0.323               
 _al_u11085|_al_u11081.f[1]                                  cell                    0.424
 soc/cpu/reg0_b13.a[1] (_al_u11085_o)                        net (fanout = 2)        0.594 src/soc/rtl/picorv32.v(354)
 soc/cpu/reg0_b13                                            path2reg0               0.732
 Arrival time                                                                       11.940 (9 lvl)
                                                                                          (54% logic, 46% net)

 soc/cpu/reg0_b13.clk                                                                1.925
 capture clock edge                                                                 10.416
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                      12.225
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.285 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      0.285 ns                                                        
 StartPoint:              iomem_ready_reg.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                soc/cpu/reg0_b13.a[0] (rising edge triggered by clock pll_impl/pll_inst.clkc[1])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 iomem_ready_reg.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 iomem_ready_reg.q[0]                                        cell                    0.146
 _al_u10009|_al_u5427.e[0] (iomem_ready)                     net (fanout = 13)       0.528 src/TOP_L2_SWITCH.v(347)
 _al_u10009|_al_u5427.f[0]                                   cell                    0.282
 _al_u10090|_al_u5429.d[0] (_al_u5427_o)                     net (fanout = 4)        0.620               
 _al_u10090|_al_u5429.f[0]                                   cell                    0.262
 _al_u11025|_al_u10062.a[0] (soc/cpu/n47_lutinv)             net (fanout = 26)       0.692               
 _al_u11025|_al_u10062.f[0]                                  cell                    0.424
 _al_u10521|_al_u10064.a[0] (_al_u10062_o)                   net (fanout = 4)        0.468               
 _al_u10521|_al_u10064.f[0]                                  cell                    0.424
 _al_u10299.a[1] (_al_u10064_o)                              net (fanout = 3)        0.603               
 _al_u10299.fx[0]                                            cell                    0.618
 _al_u10889.b[1] (_al_u10299_o)                              net (fanout = 2)        0.625               
 _al_u10889.fx[0]                                            cell                    0.543
 _al_u10943|_al_u11003.b[1] (_al_u10889_o)                   net (fanout = 6)        1.067               
 _al_u10943|_al_u11003.f[1]                                  cell                    0.431
 _al_u11085|_al_u11081.a[1] (_al_u10943_o)                   net (fanout = 3)        0.323               
 _al_u11085|_al_u11081.f[1]                                  cell                    0.424
 soc/cpu/reg0_b13.a[0] (_al_u11085_o)                        net (fanout = 2)        0.594 src/soc/rtl/picorv32.v(354)
 soc/cpu/reg0_b13                                            path2reg0               0.732
 Arrival time                                                                       11.940 (9 lvl)
                                                                                          (54% logic, 46% net)

 soc/cpu/reg0_b13.clk                                                                1.925
 capture clock edge                                                                 10.416
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                      12.225
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.285 ns

---------------------------------------------------------------------------------------------------------

Paths for end point soc/cpu/reg0_b21 (2037 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      0.299 ns                                                        
 StartPoint:              iomem_ready_reg.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                soc/cpu/reg0_b21.a[1] (rising edge triggered by clock pll_impl/pll_inst.clkc[1])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 iomem_ready_reg.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 iomem_ready_reg.q[0]                                        cell                    0.146
 _al_u10009|_al_u5427.e[0] (iomem_ready)                     net (fanout = 13)       0.528 src/TOP_L2_SWITCH.v(347)
 _al_u10009|_al_u5427.f[0]                                   cell                    0.282
 _al_u10090|_al_u5429.d[0] (_al_u5427_o)                     net (fanout = 4)        0.620               
 _al_u10090|_al_u5429.f[0]                                   cell                    0.262
 _al_u11025|_al_u10062.a[0] (soc/cpu/n47_lutinv)             net (fanout = 26)       0.692               
 _al_u11025|_al_u10062.f[0]                                  cell                    0.424
 _al_u10521|_al_u10064.a[0] (_al_u10062_o)                   net (fanout = 4)        0.468               
 _al_u10521|_al_u10064.f[0]                                  cell                    0.424
 _al_u10299.a[1] (_al_u10064_o)                              net (fanout = 3)        0.603               
 _al_u10299.fx[0]                                            cell                    0.618
 _al_u10889.b[1] (_al_u10299_o)                              net (fanout = 2)        0.625               
 _al_u10889.fx[0]                                            cell                    0.543
 _al_u10890.a[0] (_al_u10889_o)                              net (fanout = 6)        0.824               
 _al_u10890.fx[0]                                            cell                    0.618
 _al_u10893|_al_u10892.c[1] (_al_u10890_o)                   net (fanout = 4)        0.516               
 _al_u10893|_al_u10892.f[1]                                  cell                    0.348
 soc/cpu/reg0_b21.a[1] (_al_u10893_o)                        net (fanout = 3)        0.519 src/soc/rtl/picorv32.v(354)
 soc/cpu/reg0_b21                                            path2reg0               0.732
 Arrival time                                                                       11.926 (9 lvl)
                                                                                          (55% logic, 45% net)

 soc/cpu/reg0_b21.clk                                                                1.925
 capture clock edge                                                                 10.416
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                      12.225
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.299 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      0.299 ns                                                        
 StartPoint:              iomem_ready_reg.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                soc/cpu/reg0_b21.a[1] (rising edge triggered by clock pll_impl/pll_inst.clkc[1])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 iomem_ready_reg.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 iomem_ready_reg.q[0]                                        cell                    0.146
 _al_u10009|_al_u5427.e[0] (iomem_ready)                     net (fanout = 13)       0.528 src/TOP_L2_SWITCH.v(347)
 _al_u10009|_al_u5427.f[0]                                   cell                    0.282
 _al_u10090|_al_u5429.d[0] (_al_u5427_o)                     net (fanout = 4)        0.620               
 _al_u10090|_al_u5429.f[0]                                   cell                    0.262
 _al_u11025|_al_u10062.a[0] (soc/cpu/n47_lutinv)             net (fanout = 26)       0.692               
 _al_u11025|_al_u10062.f[0]                                  cell                    0.424
 _al_u10521|_al_u10064.a[0] (_al_u10062_o)                   net (fanout = 4)        0.468               
 _al_u10521|_al_u10064.f[0]                                  cell                    0.424
 _al_u10299.a[1] (_al_u10064_o)                              net (fanout = 3)        0.603               
 _al_u10299.fx[0]                                            cell                    0.618
 _al_u10889.b[0] (_al_u10299_o)                              net (fanout = 2)        0.625               
 _al_u10889.fx[0]                                            cell                    0.543
 _al_u10890.a[0] (_al_u10889_o)                              net (fanout = 6)        0.824               
 _al_u10890.fx[0]                                            cell                    0.618
 _al_u10893|_al_u10892.c[1] (_al_u10890_o)                   net (fanout = 4)        0.516               
 _al_u10893|_al_u10892.f[1]                                  cell                    0.348
 soc/cpu/reg0_b21.a[1] (_al_u10893_o)                        net (fanout = 3)        0.519 src/soc/rtl/picorv32.v(354)
 soc/cpu/reg0_b21                                            path2reg0               0.732
 Arrival time                                                                       11.926 (9 lvl)
                                                                                          (55% logic, 45% net)

 soc/cpu/reg0_b21.clk                                                                1.925
 capture clock edge                                                                 10.416
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                      12.225
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.299 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      0.299 ns                                                        
 StartPoint:              iomem_ready_reg.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                soc/cpu/reg0_b21.a[0] (rising edge triggered by clock pll_impl/pll_inst.clkc[1])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 iomem_ready_reg.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 iomem_ready_reg.q[0]                                        cell                    0.146
 _al_u10009|_al_u5427.e[0] (iomem_ready)                     net (fanout = 13)       0.528 src/TOP_L2_SWITCH.v(347)
 _al_u10009|_al_u5427.f[0]                                   cell                    0.282
 _al_u10090|_al_u5429.d[0] (_al_u5427_o)                     net (fanout = 4)        0.620               
 _al_u10090|_al_u5429.f[0]                                   cell                    0.262
 _al_u11025|_al_u10062.a[0] (soc/cpu/n47_lutinv)             net (fanout = 26)       0.692               
 _al_u11025|_al_u10062.f[0]                                  cell                    0.424
 _al_u10521|_al_u10064.a[0] (_al_u10062_o)                   net (fanout = 4)        0.468               
 _al_u10521|_al_u10064.f[0]                                  cell                    0.424
 _al_u10299.a[1] (_al_u10064_o)                              net (fanout = 3)        0.603               
 _al_u10299.fx[0]                                            cell                    0.618
 _al_u10889.b[1] (_al_u10299_o)                              net (fanout = 2)        0.625               
 _al_u10889.fx[0]                                            cell                    0.543
 _al_u10890.a[0] (_al_u10889_o)                              net (fanout = 6)        0.824               
 _al_u10890.fx[0]                                            cell                    0.618
 _al_u10893|_al_u10892.c[1] (_al_u10890_o)                   net (fanout = 4)        0.516               
 _al_u10893|_al_u10892.f[1]                                  cell                    0.348
 soc/cpu/reg0_b21.a[0] (_al_u10893_o)                        net (fanout = 3)        0.519 src/soc/rtl/picorv32.v(354)
 soc/cpu/reg0_b21                                            path2reg0               0.732
 Arrival time                                                                       11.926 (9 lvl)
                                                                                          (55% logic, 45% net)

 soc/cpu/reg0_b21.clk                                                                1.925
 capture clock edge                                                                 10.416
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                      12.225
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.299 ns

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point soc/memory/sram9k_impl/inst_4096x32_sub_000000_030 (118 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.357 ns                                                        
 StartPoint:              soc/cpu/reg2_b12|soc/cpu/reg2_b2.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[1])
 EndPoint:                soc/memory/sram9k_impl/inst_4096x32_sub_000000_030.addra[1] (rising edge triggered by clock pll_impl/pll_inst.clkc[1])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 soc/cpu/reg2_b12|soc/cpu/reg2_b2.clk                        clock                   1.925
 launch clock edge                                           clock                   0.000
 soc/cpu/reg2_b12|soc/cpu/reg2_b2.q[0]                       cell                    0.140
 soc/memory/sram9k_impl/inst_4096x32_sub_000000_030.addra[1] (iomem_addr[2]) net (fanout = 34)       0.545 src/TOP_L2_SWITCH.v(349)
 soc/memory/sram9k_impl/inst_4096x32_sub_000000_030          path2reg                0.000
 Arrival time                                                                        2.610 (1 lvl)
                                                                                          (80% logic, 20% net)

 soc/memory/sram9k_impl/inst_4096x32_sub_000000_030.clka                             2.268
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.215
 Required time                                                                       2.253
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.357 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.459 ns                                                        
 StartPoint:              soc/cpu/reg2_b13|soc/cpu/reg2_b8.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[1])
 EndPoint:                soc/memory/sram9k_impl/inst_4096x32_sub_000000_030.addra[7] (rising edge triggered by clock pll_impl/pll_inst.clkc[1])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 soc/cpu/reg2_b13|soc/cpu/reg2_b8.clk                        clock                   1.925
 launch clock edge                                           clock                   0.000
 soc/cpu/reg2_b13|soc/cpu/reg2_b8.q[0]                       cell                    0.140
 soc/memory/sram9k_impl/inst_4096x32_sub_000000_030.addra[7] (iomem_addr[8]) net (fanout = 29)       0.647 src/TOP_L2_SWITCH.v(349)
 soc/memory/sram9k_impl/inst_4096x32_sub_000000_030          path2reg                0.000
 Arrival time                                                                        2.712 (1 lvl)
                                                                                          (77% logic, 23% net)

 soc/memory/sram9k_impl/inst_4096x32_sub_000000_030.clka                             2.268
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.215
 Required time                                                                       2.253
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.459 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.467 ns                                                        
 StartPoint:              soc/cpu/reg2_b10|soc/cpu/reg2_b9.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[1])
 EndPoint:                soc/memory/sram9k_impl/inst_4096x32_sub_000000_030.addra[9] (rising edge triggered by clock pll_impl/pll_inst.clkc[1])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 soc/cpu/reg2_b10|soc/cpu/reg2_b9.clk                        clock                   1.925
 launch clock edge                                           clock                   0.000
 soc/cpu/reg2_b10|soc/cpu/reg2_b9.q[1]                       cell                    0.140
 soc/memory/sram9k_impl/inst_4096x32_sub_000000_030.addra[9] (iomem_addr[10]) net (fanout = 20)       0.655 src/TOP_L2_SWITCH.v(349)
 soc/memory/sram9k_impl/inst_4096x32_sub_000000_030          path2reg                0.000
 Arrival time                                                                        2.720 (1 lvl)
                                                                                          (76% logic, 24% net)

 soc/memory/sram9k_impl/inst_4096x32_sub_000000_030.clka                             2.268
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.215
 Required time                                                                       2.253
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.467 ns

---------------------------------------------------------------------------------------------------------

Paths for end point soc/memory/sram9k_impl/inst_4096x32_sub_000000_008 (118 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.406 ns                                                        
 StartPoint:              soc/cpu/reg2_b11|soc/cpu/reg2_b4.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[1])
 EndPoint:                soc/memory/sram9k_impl/inst_4096x32_sub_000000_008.addra[10] (rising edge triggered by clock pll_impl/pll_inst.clkc[1])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 soc/cpu/reg2_b11|soc/cpu/reg2_b4.clk                        clock                   1.925
 launch clock edge                                           clock                   0.000
 soc/cpu/reg2_b11|soc/cpu/reg2_b4.q[1]                       cell                    0.140
 soc/memory/sram9k_impl/inst_4096x32_sub_000000_008.addra[10] (iomem_addr[11]) net (fanout = 20)       0.594 src/TOP_L2_SWITCH.v(349)
 soc/memory/sram9k_impl/inst_4096x32_sub_000000_008          path2reg                0.000
 Arrival time                                                                        2.659 (1 lvl)
                                                                                          (78% logic, 22% net)

 soc/memory/sram9k_impl/inst_4096x32_sub_000000_008.clka                             2.268
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.215
 Required time                                                                       2.253
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.406 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.427 ns                                                        
 StartPoint:              soc/cpu/reg2_b15|soc/cpu/reg2_b6.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[1])
 EndPoint:                soc/memory/sram9k_impl/inst_4096x32_sub_000000_008.addra[5] (rising edge triggered by clock pll_impl/pll_inst.clkc[1])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 soc/cpu/reg2_b15|soc/cpu/reg2_b6.clk                        clock                   1.925
 launch clock edge                                           clock                   0.000
 soc/cpu/reg2_b15|soc/cpu/reg2_b6.q[0]                       cell                    0.140
 soc/memory/sram9k_impl/inst_4096x32_sub_000000_008.addra[5] (iomem_addr[6]) net (fanout = 22)       0.615 src/TOP_L2_SWITCH.v(349)
 soc/memory/sram9k_impl/inst_4096x32_sub_000000_008          path2reg                0.000
 Arrival time                                                                        2.680 (1 lvl)
                                                                                          (78% logic, 22% net)

 soc/memory/sram9k_impl/inst_4096x32_sub_000000_008.clka                             2.268
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.215
 Required time                                                                       2.253
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.427 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.450 ns                                                        
 StartPoint:              soc/cpu/reg2_b17|soc/cpu/reg2_b5.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[1])
 EndPoint:                soc/memory/sram9k_impl/inst_4096x32_sub_000000_008.addra[4] (rising edge triggered by clock pll_impl/pll_inst.clkc[1])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 soc/cpu/reg2_b17|soc/cpu/reg2_b5.clk                        clock                   1.925
 launch clock edge                                           clock                   0.000
 soc/cpu/reg2_b17|soc/cpu/reg2_b5.q[0]                       cell                    0.140
 soc/memory/sram9k_impl/inst_4096x32_sub_000000_008.addra[4] (iomem_addr[5]) net (fanout = 22)       0.638 src/TOP_L2_SWITCH.v(349)
 soc/memory/sram9k_impl/inst_4096x32_sub_000000_008          path2reg                0.000
 Arrival time                                                                        2.703 (1 lvl)
                                                                                          (77% logic, 23% net)

 soc/memory/sram9k_impl/inst_4096x32_sub_000000_008.clka                             2.268
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.215
 Required time                                                                       2.253
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.450 ns

---------------------------------------------------------------------------------------------------------

Paths for end point soc/memory/sram9k_impl/inst_4096x32_sub_000000_016 (118 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.437 ns                                                        
 StartPoint:              soc/cpu/reg2_b15|soc/cpu/reg2_b6.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[1])
 EndPoint:                soc/memory/sram9k_impl/inst_4096x32_sub_000000_016.addra[5] (rising edge triggered by clock pll_impl/pll_inst.clkc[1])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 soc/cpu/reg2_b15|soc/cpu/reg2_b6.clk                        clock                   1.925
 launch clock edge                                           clock                   0.000
 soc/cpu/reg2_b15|soc/cpu/reg2_b6.q[0]                       cell                    0.140
 soc/memory/sram9k_impl/inst_4096x32_sub_000000_016.addra[5] (iomem_addr[6]) net (fanout = 22)       0.625 src/TOP_L2_SWITCH.v(349)
 soc/memory/sram9k_impl/inst_4096x32_sub_000000_016          path2reg                0.000
 Arrival time                                                                        2.690 (1 lvl)
                                                                                          (77% logic, 23% net)

 soc/memory/sram9k_impl/inst_4096x32_sub_000000_016.clka                             2.268
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.215
 Required time                                                                       2.253
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.437 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.561 ns                                                        
 StartPoint:              soc/cpu/reg2_b11|soc/cpu/reg2_b4.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[1])
 EndPoint:                soc/memory/sram9k_impl/inst_4096x32_sub_000000_016.addra[10] (rising edge triggered by clock pll_impl/pll_inst.clkc[1])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 soc/cpu/reg2_b11|soc/cpu/reg2_b4.clk                        clock                   1.925
 launch clock edge                                           clock                   0.000
 soc/cpu/reg2_b11|soc/cpu/reg2_b4.q[1]                       cell                    0.140
 soc/memory/sram9k_impl/inst_4096x32_sub_000000_016.addra[10] (iomem_addr[11]) net (fanout = 20)       0.749 src/TOP_L2_SWITCH.v(349)
 soc/memory/sram9k_impl/inst_4096x32_sub_000000_016          path2reg                0.000
 Arrival time                                                                        2.814 (1 lvl)
                                                                                          (74% logic, 26% net)

 soc/memory/sram9k_impl/inst_4096x32_sub_000000_016.clka                             2.268
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.215
 Required time                                                                       2.253
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.561 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.564 ns                                                        
 StartPoint:              soc/cpu/reg2_b17|soc/cpu/reg2_b5.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[1])
 EndPoint:                soc/memory/sram9k_impl/inst_4096x32_sub_000000_016.addra[4] (rising edge triggered by clock pll_impl/pll_inst.clkc[1])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 soc/cpu/reg2_b17|soc/cpu/reg2_b5.clk                        clock                   1.925
 launch clock edge                                           clock                   0.000
 soc/cpu/reg2_b17|soc/cpu/reg2_b5.q[0]                       cell                    0.140
 soc/memory/sram9k_impl/inst_4096x32_sub_000000_016.addra[4] (iomem_addr[5]) net (fanout = 22)       0.752 src/TOP_L2_SWITCH.v(349)
 soc/memory/sram9k_impl/inst_4096x32_sub_000000_016          path2reg                0.000
 Arrival time                                                                        2.817 (1 lvl)
                                                                                          (74% logic, 26% net)

 soc/memory/sram9k_impl/inst_4096x32_sub_000000_016.clka                             2.268
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.215
 Required time                                                                       2.253
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.564 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        Input delay                                                     
Set input delay: , and 2ns min. 

29 endpoints analyzed totally, and 37 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       1.630 ns                                                        
 StartPoint:              PHY_CRS_DV[0] (rising edge triggered by clock phy0_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[0]) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(61)
 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN                path2reg                3.179
 Arrival time                                                                        5.179 (0 lvl)
                                                                                          (100% logic, 0% net)

 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipclk                                  3.371
 capture clock edge                                                                  0.000
 cell hold                                                                           0.178
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.549
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.630 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[0]$phy_rx/add0/ucin_al_u11229 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       3.694 ns                                                        
 StartPoint:              PHY_CRS_DV[0] (rising edge triggered by clock phy0_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[0]$phy_rx/add0/ucin_al_u11229.ce (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[0]) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(61)
 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    3.628
 _al_u5516|PHY_RX_INTERFACE[0]$phy_rx/reg3_b0.d[0] (PHY_CRS_DV_pad[0]) net (fanout = 4)        0.985 src/TOP_L2_SWITCH.v(61)
 _al_u5516|PHY_RX_INTERFACE[0]$phy_rx/reg3_b0.f[0]           cell                    0.197
 PHY_RX_INTERFACE[0]$phy_rx/add0/ucin_al_u11229.ce (PHY_RX_INTERFACE[0]$phy_rx/mux12_b0_sel_is_4_o) net (fanout = 10)       0.454               
 PHY_RX_INTERFACE[0]$phy_rx/add0/ucin_al_u11229              path2reg                0.084
 Arrival time                                                                        7.348 (2 lvl)
                                                                                          (81% logic, 19% net)

 PHY_RX_INTERFACE[0]$phy_rx/add0/ucin_al_u11229.clk                                  3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                            3.694 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[0]$phy_rx/reg3_b12|PHY_RX_INTERFACE[0]$phy_rx/reg3_b13 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       3.823 ns                                                        
 StartPoint:              PHY_CRS_DV[0] (rising edge triggered by clock phy0_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[0]$phy_rx/reg3_b12|PHY_RX_INTERFACE[0]$phy_rx/reg3_b13.ce (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[0]) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(61)
 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    3.628
 _al_u5516|PHY_RX_INTERFACE[0]$phy_rx/reg3_b0.d[0] (PHY_CRS_DV_pad[0]) net (fanout = 4)        0.985 src/TOP_L2_SWITCH.v(61)
 _al_u5516|PHY_RX_INTERFACE[0]$phy_rx/reg3_b0.f[0]           cell                    0.197
 PHY_RX_INTERFACE[0]$phy_rx/reg3_b12|PHY_RX_INTERFACE[0]$phy_rx/reg3_b13.ce (PHY_RX_INTERFACE[0]$phy_rx/mux12_b0_sel_is_4_o) net (fanout = 10)       0.583               
 PHY_RX_INTERFACE[0]$phy_rx/reg3_b12|PHY_RX_INTERFACE[0]$phy_rx/reg3_b13 path2reg                0.084
 Arrival time                                                                        7.477 (2 lvl)
                                                                                          (80% logic, 20% net)

 PHY_RX_INTERFACE[0]$phy_rx/reg3_b12|PHY_RX_INTERFACE[0]$phy_rx/reg3_b13.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                            3.823 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        Input delay                                                     
Set input delay: , and 2ns min. 

29 endpoints analyzed totally, and 37 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       1.630 ns                                                        
 StartPoint:              PHY_CRS_DV[1] (rising edge triggered by clock phy1_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[1]) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(61)
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN                path2reg                3.179
 Arrival time                                                                        5.179 (0 lvl)
                                                                                          (100% logic, 0% net)

 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipclk                                  3.371
 capture clock edge                                                                  0.000
 cell hold                                                                           0.178
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.549
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.630 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       2.785 ns                                                        
 StartPoint:              PHY_CRS_DV[1] (rising edge triggered by clock phy1_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.c[1] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[1]) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(61)
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    3.628
 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.c[1] (PHY_CRS_DV_pad[1]) net (fanout = 4)        0.465 src/TOP_L2_SWITCH.v(61)
 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1 path2reg1               0.346
 Arrival time                                                                        6.439 (1 lvl)
                                                                                          (93% logic, 7% net)

 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                            2.785 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       3.655 ns                                                        
 StartPoint:              PHY_CRS_DV[1] (rising edge triggered by clock phy1_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.b[1] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[1]) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(61)
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    3.628
 _al_u3462|PHY_RX_INTERFACE[1]$phy_rx/reg3_b0.d[1] (PHY_CRS_DV_pad[1]) net (fanout = 4)        0.595 src/TOP_L2_SWITCH.v(61)
 _al_u3462|PHY_RX_INTERFACE[1]$phy_rx/reg3_b0.f[1]           cell                    0.197
 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.b[1] (frame_fifo_rx_EOD_in[1]) net (fanout = 3)        0.490 src/TOP_L2_SWITCH.v(76)
 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1 path2reg1               0.399
 Arrival time                                                                        7.309 (2 lvl)
                                                                                          (86% logic, 14% net)

 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                            3.655 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       3.060 ns                                                        
 StartPoint:              PHY_CRS_DV[1] (rising edge triggered by clock phy1_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.b[0] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[1]) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(61)
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    3.628
 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.b[0] (PHY_CRS_DV_pad[1]) net (fanout = 4)        0.687 src/TOP_L2_SWITCH.v(61)
 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1 path2reg0               0.399
 Arrival time                                                                        6.714 (1 lvl)
                                                                                          (90% logic, 10% net)

 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                            3.060 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        Input delay                                                     
Set input delay: , and 2ns min. 

29 endpoints analyzed totally, and 37 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       1.630 ns                                                        
 StartPoint:              PHY_CRS_DV[2] (rising edge triggered by clock phy2_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[2]) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(61)
 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN                path2reg                3.179
 Arrival time                                                                        5.179 (0 lvl)
                                                                                          (100% logic, 0% net)

 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipclk                                  3.371
 capture clock edge                                                                  0.000
 cell hold                                                                           0.178
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.549
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.630 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[2]$phy_rx/reg1_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       3.354 ns                                                        
 StartPoint:              PHY_CRS_DV[2] (rising edge triggered by clock phy2_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[2]$phy_rx/reg1_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.c[0] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[2]) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(61)
 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    3.628
 PHY_RX_INTERFACE[2]$phy_rx/reg1_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.c[0] (PHY_CRS_DV_pad[2]) net (fanout = 4)        0.978 src/TOP_L2_SWITCH.v(61)
 PHY_RX_INTERFACE[2]$phy_rx/reg1_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1 path2reg0               0.402
 Arrival time                                                                        7.008 (1 lvl)
                                                                                          (87% logic, 13% net)

 PHY_RX_INTERFACE[2]$phy_rx/reg1_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                            3.354 ns

---------------------------------------------------------------------------------------------------------

Paths for end point _al_u3260|PHY_RX_INTERFACE[2]$phy_rx/reg3_b0 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       3.554 ns                                                        
 StartPoint:              PHY_CRS_DV[2] (rising edge triggered by clock phy2_ref_clk)     
 EndPoint:                _al_u3260|PHY_RX_INTERFACE[2]$phy_rx/reg3_b0.ce (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[2]) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(61)
 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    3.628
 _al_u3260|PHY_RX_INTERFACE[2]$phy_rx/reg3_b0.e[0] (PHY_CRS_DV_pad[2]) net (fanout = 4)        0.813 src/TOP_L2_SWITCH.v(61)
 _al_u3260|PHY_RX_INTERFACE[2]$phy_rx/reg3_b0.f[0]           cell                    0.270
 _al_u3260|PHY_RX_INTERFACE[2]$phy_rx/reg3_b0.ce (PHY_RX_INTERFACE[2]$phy_rx/mux12_b0_sel_is_4_o) net (fanout = 10)       0.413               
 _al_u3260|PHY_RX_INTERFACE[2]$phy_rx/reg3_b0                path2reg                0.084
 Arrival time                                                                        7.208 (2 lvl)
                                                                                          (83% logic, 17% net)

 _al_u3260|PHY_RX_INTERFACE[2]$phy_rx/reg3_b0.clk                                    3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                            3.554 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        Input delay                                                     
Set input delay: , and 2ns min. 

29 endpoints analyzed totally, and 37 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.924 ns                                                        
 StartPoint:              PHY_CRS_DV[3] (rising edge triggered by clock phy3_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[3]) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(61)
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN                path2reg                3.179
 Arrival time                                                                        5.179 (0 lvl)
                                                                                          (100% logic, 0% net)

 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipclk                                  4.077
 capture clock edge                                                                  0.000
 cell hold                                                                           0.178
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       4.255
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.924 ns

---------------------------------------------------------------------------------------------------------

Paths for end point _al_u5532|PHY_RX_INTERFACE[3]$phy_rx/reg3_b0 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       4.464 ns                                                        
 StartPoint:              PHY_CRS_DV[3] (rising edge triggered by clock phy3_ref_clk)     
 EndPoint:                _al_u5532|PHY_RX_INTERFACE[3]$phy_rx/reg3_b0.ce (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[3]) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(61)
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    3.628
 _al_u5532|PHY_RX_INTERFACE[3]$phy_rx/reg3_b0.d[0] (PHY_CRS_DV_pad[3]) net (fanout = 5)        2.433 src/TOP_L2_SWITCH.v(61)
 _al_u5532|PHY_RX_INTERFACE[3]$phy_rx/reg3_b0.f[0]           cell                    0.251
 _al_u5532|PHY_RX_INTERFACE[3]$phy_rx/reg3_b0.ce (PHY_RX_INTERFACE[3]$phy_rx/mux12_b0_sel_is_4_o) net (fanout = 10)       0.428               
 _al_u5532|PHY_RX_INTERFACE[3]$phy_rx/reg3_b0                path2reg                0.084
 Arrival time                                                                        8.824 (2 lvl)
                                                                                          (68% logic, 32% net)

 _al_u5532|PHY_RX_INTERFACE[3]$phy_rx/reg3_b0.clk                                    4.286
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       4.360
---------------------------------------------------------------------------------------------------------
 Slack                                                                            4.464 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[3]$phy_rx/add0/ucin_al_u11259 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       4.561 ns                                                        
 StartPoint:              PHY_CRS_DV[3] (rising edge triggered by clock phy3_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[3]$phy_rx/add0/ucin_al_u11259.ce (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[3]) net (fanout = 1)        0.000 src/TOP_L2_SWITCH.v(61)
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    3.628
 _al_u5532|PHY_RX_INTERFACE[3]$phy_rx/reg3_b0.d[0] (PHY_CRS_DV_pad[3]) net (fanout = 5)        2.433 src/TOP_L2_SWITCH.v(61)
 _al_u5532|PHY_RX_INTERFACE[3]$phy_rx/reg3_b0.f[0]           cell                    0.251
 PHY_RX_INTERFACE[3]$phy_rx/add0/ucin_al_u11259.ce (PHY_RX_INTERFACE[3]$phy_rx/mux12_b0_sel_is_4_o) net (fanout = 10)       0.525               
 PHY_RX_INTERFACE[3]$phy_rx/add0/ucin_al_u11259              path2reg                0.084
 Arrival time                                                                        8.921 (2 lvl)
                                                                                          (67% logic, 33% net)

 PHY_RX_INTERFACE[3]$phy_rx/add0/ucin_al_u11259.clk                                  4.286
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       4.360
---------------------------------------------------------------------------------------------------------
 Slack                                                                            4.561 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing summary:                                                                           
---------------------------------------------------------------------------------------------------------
Constraint path number: 8867210 (STA coverage = 99.72%)
Timing violations: 0 setup errors, and 0 hold errors.
Minimal setup slack: 0.177, minimal hold slack: 0.175

Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  pll_impl/pll_inst.clkc[0] (96.006MHz)          9.925ns     100.756MHz        0.491ns      4082        0.000ns
	  pll_impl/pll_inst.clkc[1] (48.001MHz)         20.656ns      48.412MHz        0.316ns       826        0.000ns
	  phy3_ref_clk (50.000MHz)                      13.273ns      75.341MHz        0.488ns       175        0.000ns
	  phy2_ref_clk (50.000MHz)                      15.451ns      64.721MHz        0.399ns       152        0.000ns
	  phy0_ref_clk (50.000MHz)                      14.599ns      68.498MHz        0.399ns       150        0.000ns
	  phy1_ref_clk (50.000MHz)                      13.803ns      72.448MHz        0.399ns       149        0.000ns
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path

---------------------------------------------------------------------------------------------------------
