{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697663726659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697663726660 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 18 17:15:26 2023 " "Processing started: Wed Oct 18 17:15:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697663726660 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697663726660 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697663726660 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697663727140 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697663727140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mas1850/hdl/hdl/lab4/calculator/src/calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mas1850/hdl/hdl/lab4/calculator/src/calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calculator-beh " "Found design unit 1: calculator-beh" {  } { { "../../src/calculator.vhd" "" { Text "C:/Users/mas1850/hdl/hdl/lab4/calculator/src/calculator.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697663733374 ""} { "Info" "ISGN_ENTITY_NAME" "1 calculator " "Found entity 1: calculator" {  } { { "../../src/calculator.vhd" "" { Text "C:/Users/mas1850/hdl/hdl/lab4/calculator/src/calculator.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697663733374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697663733374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mas1850/hdl/hdl/lab4/calculator/src/rising_edge_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mas1850/hdl/hdl/lab4/calculator/src/rising_edge_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rising_edge_synchronizer-beh " "Found design unit 1: rising_edge_synchronizer-beh" {  } { { "../../src/rising_edge_synchronizer.vhd" "" { Text "C:/Users/mas1850/hdl/hdl/lab4/calculator/src/rising_edge_synchronizer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697663733384 ""} { "Info" "ISGN_ENTITY_NAME" "1 rising_edge_synchronizer " "Found entity 1: rising_edge_synchronizer" {  } { { "../../src/rising_edge_synchronizer.vhd" "" { Text "C:/Users/mas1850/hdl/hdl/lab4/calculator/src/rising_edge_synchronizer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697663733384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697663733384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mas1850/hdl/hdl/lab4/calculator/src/seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mas1850/hdl/hdl/lab4/calculator/src/seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg-beh " "Found design unit 1: seven_seg-beh" {  } { { "../../src/seven_seg.vhd" "" { Text "C:/Users/mas1850/hdl/hdl/lab4/calculator/src/seven_seg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697663733384 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "../../src/seven_seg.vhd" "" { Text "C:/Users/mas1850/hdl/hdl/lab4/calculator/src/seven_seg.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697663733384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697663733384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mas1850/hdl/hdl/lab4/calculator/src/generic_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mas1850/hdl/hdl/lab4/calculator/src/generic_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_counter-beh " "Found design unit 1: generic_counter-beh" {  } { { "../../src/generic_counter.vhd" "" { Text "C:/Users/mas1850/hdl/hdl/lab4/calculator/src/generic_counter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697663733394 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_counter " "Found entity 1: generic_counter" {  } { { "../../src/generic_counter.vhd" "" { Text "C:/Users/mas1850/hdl/hdl/lab4/calculator/src/generic_counter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697663733394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697663733394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mas1850/hdl/hdl/lab4/calculator/src/synchronizer_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mas1850/hdl/hdl/lab4/calculator/src/synchronizer_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer_3bit-beh " "Found design unit 1: synchronizer_3bit-beh" {  } { { "../../src/synchronizer_3bit.vhd" "" { Text "C:/Users/mas1850/hdl/hdl/lab4/calculator/src/synchronizer_3bit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697663733394 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer_3bit " "Found entity 1: synchronizer_3bit" {  } { { "../../src/synchronizer_3bit.vhd" "" { Text "C:/Users/mas1850/hdl/hdl/lab4/calculator/src/synchronizer_3bit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697663733394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697663733394 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calculator " "Elaborating entity \"calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697663733425 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_synced calculator.vhd(123) " "VHDL Process Statement warning at calculator.vhd(123): signal \"add_synced\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/calculator.vhd" "" { Text "C:/Users/mas1850/hdl/hdl/lab4/calculator/src/calculator.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697663733425 "|calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sub_synced calculator.vhd(125) " "VHDL Process Statement warning at calculator.vhd(125): signal \"sub_synced\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/calculator.vhd" "" { Text "C:/Users/mas1850/hdl/hdl/lab4/calculator/src/calculator.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697663733425 "|calculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flag calculator.vhd(121) " "VHDL Process Statement warning at calculator.vhd(121): inferring latch(es) for signal or variable \"flag\", which holds its previous value in one or more paths through the process" {  } { { "../../src/calculator.vhd" "" { Text "C:/Users/mas1850/hdl/hdl/lab4/calculator/src/calculator.vhd" 121 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1697663733425 "|calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag calculator.vhd(132) " "VHDL Process Statement warning at calculator.vhd(132): signal \"flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/calculator.vhd" "" { Text "C:/Users/mas1850/hdl/hdl/lab4/calculator/src/calculator.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697663733425 "|calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag calculator.vhd(134) " "VHDL Process Statement warning at calculator.vhd(134): signal \"flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/calculator.vhd" "" { Text "C:/Users/mas1850/hdl/hdl/lab4/calculator/src/calculator.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697663733425 "|calculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "res calculator.vhd(130) " "VHDL Process Statement warning at calculator.vhd(130): inferring latch(es) for signal or variable \"res\", which holds its previous value in one or more paths through the process" {  } { { "../../src/calculator.vhd" "" { Text "C:/Users/mas1850/hdl/hdl/lab4/calculator/src/calculator.vhd" 130 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1697663733425 "|calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[0\] calculator.vhd(130) " "Inferred latch for \"res\[0\]\" at calculator.vhd(130)" {  } { { "../../src/calculator.vhd" "" { Text "C:/Users/mas1850/hdl/hdl/lab4/calculator/src/calculator.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697663733425 "|calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[1\] calculator.vhd(130) " "Inferred latch for \"res\[1\]\" at calculator.vhd(130)" {  } { { "../../src/calculator.vhd" "" { Text "C:/Users/mas1850/hdl/hdl/lab4/calculator/src/calculator.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697663733425 "|calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[2\] calculator.vhd(130) " "Inferred latch for \"res\[2\]\" at calculator.vhd(130)" {  } { { "../../src/calculator.vhd" "" { Text "C:/Users/mas1850/hdl/hdl/lab4/calculator/src/calculator.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697663733425 "|calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[3\] calculator.vhd(130) " "Inferred latch for \"res\[3\]\" at calculator.vhd(130)" {  } { { "../../src/calculator.vhd" "" { Text "C:/Users/mas1850/hdl/hdl/lab4/calculator/src/calculator.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697663733425 "|calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag calculator.vhd(121) " "Inferred latch for \"flag\" at calculator.vhd(121)" {  } { { "../../src/calculator.vhd" "" { Text "C:/Users/mas1850/hdl/hdl/lab4/calculator/src/calculator.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697663733425 "|calculator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer_3bit synchronizer_3bit:sync_a " "Elaborating entity \"synchronizer_3bit\" for hierarchy \"synchronizer_3bit:sync_a\"" {  } { { "../../src/calculator.vhd" "sync_a" { Text "C:/Users/mas1850/hdl/hdl/lab4/calculator/src/calculator.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697663733435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rising_edge_synchronizer rising_edge_synchronizer:sync_add " "Elaborating entity \"rising_edge_synchronizer\" for hierarchy \"rising_edge_synchronizer:sync_add\"" {  } { { "../../src/calculator.vhd" "sync_add" { Text "C:/Users/mas1850/hdl/hdl/lab4/calculator/src/calculator.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697663733445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg seven_seg:bcd_a " "Elaborating entity \"seven_seg\" for hierarchy \"seven_seg:bcd_a\"" {  } { { "../../src/calculator.vhd" "bcd_a" { Text "C:/Users/mas1850/hdl/hdl/lab4/calculator/src/calculator.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697663733455 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697663734012 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697663734305 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697663734305 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "78 " "Implemented 78 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697663734386 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697663734386 ""} { "Info" "ICUT_CUT_TM_LCELLS" "47 " "Implemented 47 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697663734386 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697663734386 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4911 " "Peak virtual memory: 4911 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697663734396 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 18 17:15:34 2023 " "Processing ended: Wed Oct 18 17:15:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697663734396 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697663734396 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697663734396 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697663734396 ""}
