# compile vhdl design source files
vhdl xil_defaultlib  "../../../recv_ctrl.srcs/sources_1/new/count4.vhd"
vhdl xil_defaultlib  "../../../recv_ctrl.srcs/sources_1/new/ctrl.vhd"
vhdl xil_defaultlib  "../../../recv_ctrl.srcs/sources_1/new/decode4.vhd"
vhdl xil_defaultlib  "../../../recv_ctrl.srcs/sources_1/new/reg8.vhd"
vhdl xil_defaultlib  "../../../recv_ctrl.srcs/sources_1/new/serial.vhd"
vhdl xil_defaultlib  "../../../recv_ctrl.srcs/sources_1/new/sreg.vhd"
vhdl xil_defaultlib  "../../../recv_ctrl.srcs/sim_1/new/tb_serial.vhd"

# Do not sort compile order
nosort
