
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 254.156 ; gain = 25.836
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9648 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 367.980 ; gain = 100.953
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/vaibh/Task_3/Task_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:21]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/Users/vaibh/Task_3/Task_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [C:/Users/vaibh/Task_3/Task_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:29]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/vaibh/Task_3/Task_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:25]
INFO: [Synth 8-3491] module 'design_1_rom_sum_0_0' declared at 'c:/Users/vaibh/Task_3/Task_3.srcs/sources_1/bd/design_1/ip/design_1_rom_sum_0_0/synth/design_1_rom_sum_0_0.vhd:56' bound to instance 'rom_sum_0' of component 'design_1_rom_sum_0_0' [C:/Users/vaibh/Task_3/Task_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:41]
INFO: [Synth 8-638] synthesizing module 'design_1_rom_sum_0_0' [c:/Users/vaibh/Task_3/Task_3.srcs/sources_1/bd/design_1/ip/design_1_rom_sum_0_0/synth/design_1_rom_sum_0_0.vhd:63]
	Parameter N_DATA_OUT bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'rom_sum' declared at 'C:/Users/vaibh/Task_3/Task_3.srcs/sources_1/imports/Assignment 3-20201110/rom_sum.vhd:5' bound to instance 'U0' of component 'rom_sum' [c:/Users/vaibh/Task_3/Task_3.srcs/sources_1/bd/design_1/ip/design_1_rom_sum_0_0/synth/design_1_rom_sum_0_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'rom_sum' [C:/Users/vaibh/Task_3/Task_3.srcs/sources_1/imports/Assignment 3-20201110/rom_sum.vhd:15]
	Parameter N_DATA_OUT bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rom_sum' (1#1) [C:/Users/vaibh/Task_3/Task_3.srcs/sources_1/imports/Assignment 3-20201110/rom_sum.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'design_1_rom_sum_0_0' (2#1) [c:/Users/vaibh/Task_3/Task_3.srcs/sources_1/bd/design_1/ip/design_1_rom_sum_0_0/synth/design_1_rom_sum_0_0.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'design_1' (3#1) [C:/Users/vaibh/Task_3/Task_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (4#1) [C:/Users/vaibh/Task_3/Task_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 422.633 ; gain = 155.605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 422.633 ; gain = 155.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 422.633 ; gain = 155.605
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/vaibh/Task_3/Task_3.srcs/constrs_1/imports/Assignment 3-20201110/constr_nexys4ddr.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/vaibh/Task_3/Task_3.srcs/constrs_1/imports/Assignment 3-20201110/constr_nexys4ddr.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/vaibh/Task_3/Task_3.srcs/constrs_1/imports/Assignment 3-20201110/constr_nexys4ddr.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/vaibh/Task_3/Task_3.srcs/constrs_1/imports/Assignment 3-20201110/constr_nexys4ddr.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [C:/Users/vaibh/Task_3/Task_3.srcs/constrs_1/imports/Assignment 3-20201110/constr_nexys4ddr.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'data_out[0]'. [C:/Users/vaibh/Task_3/Task_3.srcs/constrs_1/imports/Assignment 3-20201110/constr_nexys4ddr.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/vaibh/Task_3/Task_3.srcs/constrs_1/imports/Assignment 3-20201110/constr_nexys4ddr.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[1]'. [C:/Users/vaibh/Task_3/Task_3.srcs/constrs_1/imports/Assignment 3-20201110/constr_nexys4ddr.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/vaibh/Task_3/Task_3.srcs/constrs_1/imports/Assignment 3-20201110/constr_nexys4ddr.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[2]'. [C:/Users/vaibh/Task_3/Task_3.srcs/constrs_1/imports/Assignment 3-20201110/constr_nexys4ddr.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/vaibh/Task_3/Task_3.srcs/constrs_1/imports/Assignment 3-20201110/constr_nexys4ddr.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[3]'. [C:/Users/vaibh/Task_3/Task_3.srcs/constrs_1/imports/Assignment 3-20201110/constr_nexys4ddr.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/vaibh/Task_3/Task_3.srcs/constrs_1/imports/Assignment 3-20201110/constr_nexys4ddr.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[4]'. [C:/Users/vaibh/Task_3/Task_3.srcs/constrs_1/imports/Assignment 3-20201110/constr_nexys4ddr.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/vaibh/Task_3/Task_3.srcs/constrs_1/imports/Assignment 3-20201110/constr_nexys4ddr.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[5]'. [C:/Users/vaibh/Task_3/Task_3.srcs/constrs_1/imports/Assignment 3-20201110/constr_nexys4ddr.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/vaibh/Task_3/Task_3.srcs/constrs_1/imports/Assignment 3-20201110/constr_nexys4ddr.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[6]'. [C:/Users/vaibh/Task_3/Task_3.srcs/constrs_1/imports/Assignment 3-20201110/constr_nexys4ddr.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/vaibh/Task_3/Task_3.srcs/constrs_1/imports/Assignment 3-20201110/constr_nexys4ddr.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[7]'. [C:/Users/vaibh/Task_3/Task_3.srcs/constrs_1/imports/Assignment 3-20201110/constr_nexys4ddr.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/vaibh/Task_3/Task_3.srcs/constrs_1/imports/Assignment 3-20201110/constr_nexys4ddr.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[8]'. [C:/Users/vaibh/Task_3/Task_3.srcs/constrs_1/imports/Assignment 3-20201110/constr_nexys4ddr.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/vaibh/Task_3/Task_3.srcs/constrs_1/imports/Assignment 3-20201110/constr_nexys4ddr.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[9]'. [C:/Users/vaibh/Task_3/Task_3.srcs/constrs_1/imports/Assignment 3-20201110/constr_nexys4ddr.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/vaibh/Task_3/Task_3.srcs/constrs_1/imports/Assignment 3-20201110/constr_nexys4ddr.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[10]'. [C:/Users/vaibh/Task_3/Task_3.srcs/constrs_1/imports/Assignment 3-20201110/constr_nexys4ddr.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/vaibh/Task_3/Task_3.srcs/constrs_1/imports/Assignment 3-20201110/constr_nexys4ddr.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[11]'. [C:/Users/vaibh/Task_3/Task_3.srcs/constrs_1/imports/Assignment 3-20201110/constr_nexys4ddr.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/vaibh/Task_3/Task_3.srcs/constrs_1/imports/Assignment 3-20201110/constr_nexys4ddr.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[12]'. [C:/Users/vaibh/Task_3/Task_3.srcs/constrs_1/imports/Assignment 3-20201110/constr_nexys4ddr.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/vaibh/Task_3/Task_3.srcs/constrs_1/imports/Assignment 3-20201110/constr_nexys4ddr.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[13]'. [C:/Users/vaibh/Task_3/Task_3.srcs/constrs_1/imports/Assignment 3-20201110/constr_nexys4ddr.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/vaibh/Task_3/Task_3.srcs/constrs_1/imports/Assignment 3-20201110/constr_nexys4ddr.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[14]'. [C:/Users/vaibh/Task_3/Task_3.srcs/constrs_1/imports/Assignment 3-20201110/constr_nexys4ddr.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/vaibh/Task_3/Task_3.srcs/constrs_1/imports/Assignment 3-20201110/constr_nexys4ddr.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[15]'. [C:/Users/vaibh/Task_3/Task_3.srcs/constrs_1/imports/Assignment 3-20201110/constr_nexys4ddr.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/vaibh/Task_3/Task_3.srcs/constrs_1/imports/Assignment 3-20201110/constr_nexys4ddr.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/vaibh/Task_3/Task_3.srcs/constrs_1/imports/Assignment 3-20201110/constr_nexys4ddr.xdc]
Parsing XDC File [C:/Users/vaibh/Task_3/Task_3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/vaibh/Task_3/Task_3.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 746.578 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 746.578 ; gain = 479.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 746.578 ; gain = 479.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rom_sum_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 746.578 ; gain = 479.551
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "res_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rom" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 746.578 ; gain = 479.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
+---Muxes : 
	 251 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rom_sum 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
+---Muxes : 
	 251 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "res_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'design_1_i/rom_sum_0/U0/rom_data_o_reg[8]' (FD) to 'design_1_i/rom_sum_0/U0/rom_data_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/rom_sum_0/U0/rom_data_o_reg[9]' (FD) to 'design_1_i/rom_sum_0/U0/rom_data_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/rom_sum_0/U0/rom_data_o_reg[10]' (FD) to 'design_1_i/rom_sum_0/U0/rom_data_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/rom_sum_0/U0/rom_data_o_reg[11]' (FD) to 'design_1_i/rom_sum_0/U0/rom_data_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/rom_sum_0/U0/rom_data_o_reg[12]' (FD) to 'design_1_i/rom_sum_0/U0/rom_data_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/rom_sum_0/U0/rom_data_o_reg[13]' (FD) to 'design_1_i/rom_sum_0/U0/rom_data_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/rom_sum_0/U0/rom_data_o_reg[14]' (FD) to 'design_1_i/rom_sum_0/U0/rom_data_o_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/rom_sum_0/\U0/rom_data_o_reg[15] )
INFO: [Synth 8-3332] Sequential element (U0/rom_data_o_reg[15]) is unused and will be removed from module design_1_rom_sum_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 746.578 ; gain = 479.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:58 . Memory (MB): peak = 761.961 ; gain = 494.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:58 . Memory (MB): peak = 761.961 ; gain = 494.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:58 . Memory (MB): peak = 781.578 ; gain = 514.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:01:00 . Memory (MB): peak = 781.578 ; gain = 514.551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:01:00 . Memory (MB): peak = 781.578 ; gain = 514.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:01:00 . Memory (MB): peak = 781.578 ; gain = 514.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:01:00 . Memory (MB): peak = 781.578 ; gain = 514.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:01:00 . Memory (MB): peak = 781.578 ; gain = 514.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:01:00 . Memory (MB): peak = 781.578 ; gain = 514.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     1|
|4     |LUT2   |     9|
|5     |LUT3   |     3|
|6     |LUT4   |     1|
|7     |LUT5   |     2|
|8     |LUT6   |     6|
|9     |FDRE   |    56|
|10    |IBUF   |     1|
|11    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+--------------+---------------------+------+
|      |Instance      |Module               |Cells |
+------+--------------+---------------------+------+
|1     |top           |                     |   100|
|2     |  design_1_i  |design_1             |    82|
|3     |    rom_sum_0 |design_1_rom_sum_0_0 |    82|
|4     |      U0      |rom_sum              |    82|
+------+--------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:01:00 . Memory (MB): peak = 781.578 ; gain = 514.551
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 781.578 ; gain = 190.605
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:01:00 . Memory (MB): peak = 781.578 ; gain = 514.551
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 18 Warnings, 18 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:04 . Memory (MB): peak = 785.293 ; gain = 531.137
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/vaibh/Task_3/Task_3.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 785.293 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec  9 12:53:11 2020...
