+====================+===================+==========================================================================================================================================================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                                                                                                                                                      |
+====================+===================+==========================================================================================================================================================================================================================================+
| clk_fpga_0         | clk_fpga_0        | ZYNQ_CORE_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].w_issuing_cnt_reg[1]/D                                                                                                                                 |
| clk_fpga_0         | clk_fpga_0        | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[15]/D                                                            |
| clk_fpga_0         | clk_fpga_0        | ZYNQ_CORE_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]/D                                                      |
| clk_fpga_0         | clk_fpga_0        | ZYNQ_CORE_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]/D                                                      |
| clk_fpga_0         | clk_fpga_0        | ZYNQ_CORE_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].w_issuing_cnt_reg[2]/D                                                                                                                                 |
| clk_fpga_0         | clk_fpga_0        | ZYNQ_CORE_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].w_issuing_cnt_reg[3]/D                                                                                                                                 |
| clk_fpga_0         | clk_fpga_0        | ZYNQ_CORE_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/D                                                      |
| clk_fpga_0         | clk_fpga_0        | ZYNQ_CORE_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[1]/D                                                      |
| clk_fpga_0         | clk_fpga_0        | ZYNQ_CORE_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_wren_reg/D                                                                                                           |
| clk_fpga_0         | clk_fpga_0        | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_m_valid_dup_reg/D                                                                                                                  |
| clk_fpga_0         | clk_fpga_0        | ZYNQ_CORE_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.any_grant_reg/D                                                                                                                                |
| clk_fpga_0         | clk_fpga_0        | ZYNQ_CORE_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/data_Exists_I_reg/D                                                               |
| clk_fpga_0         | clk_fpga_0        | ZYNQ_CORE_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot_reg[1]/D                                                                                                                             |
| clk_fpga_0         | clk_fpga_0        | ZYNQ_CORE_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_reg/D                                           |
| clk_fpga_0         | clk_fpga_0        | ZYNQ_CORE_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr_reg[0]/D                                                                                |
| clk_fpga_0         | clk_fpga_0        | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[24]/D                                                                                                       |
| clk_fpga_0         | clk_fpga_0        | ZYNQ_CORE_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr_reg[1]/D                                                                                |
| clk_fpga_0         | clk_fpga_0        | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[23]/D                                                                                                       |
| clk_fpga_0         | clk_fpga_0        | ZYNQ_CORE_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.qual_reg_reg[1]/D                                                                                                                              |
| clk_fpga_0         | clk_fpga_0        | ZYNQ_CORE_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/D                                                                                             |
| clk_fpga_0         | clk_fpga_0        | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_reg/D                                                                                                                        |
| clk_fpga_0         | clk_fpga_0        | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg2_reg/D                                                            |
| clk_fpga_0         | clk_fpga_0        | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_last_dbeat_reg/D                                                                                                                         |
| clk_fpga_0         | clk_fpga_0        | ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/split_in_progress_reg/D                                                                                                    |
| clk_fpga_0         | clk_fpga_0        | ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/multiple_id_non_split_reg/D                                                                                                |
| clk_fpga_0         | clk_fpga_0        | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[20]/D                                                                                                       |
| clk_fpga_0         | clk_fpga_0        | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[19]/D                                                                                                       |
| clk_fpga_0         | clk_fpga_0        | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_cmd_cmplt_reg/D                                                                                                                 |
| clk_fpga_0         | clk_fpga_0        | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/D |
| clk_fpga_0         | clk_fpga_0        | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg3_reg/D                                                            |
| clk_fpga_0         | clk_fpga_0        | ZYNQ_CORE_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]/D                                                                                      |
| clk_fpga_0         | clk_fpga_0        | ZYNQ_CORE_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[1]/D                                                                                   |
| clk_fpga_0         | clk_fpga_0        | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/D |
| clk_fpga_0         | clk_fpga_0        | ZYNQ_CORE_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_ready_i_reg/D                                                                                             |
| clk_fpga_0         | clk_fpga_0        | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[5]/D                                                                                                            |
| clk_fpga_0         | clk_fpga_0        | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[6]/D                                                                                                  |
| clk_fpga_0         | clk_fpga_0        | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[16]/D                                                                                                       |
| clk_fpga_0         | clk_fpga_0        | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[5]/D                                                                                                  |
| clk_fpga_0         | clk_fpga_0        | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[15]/D                                                                                                       |
| clk_fpga_0         | clk_fpga_0        | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[4]/D                                                                                                  |
+--------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
