/*******************************************************************************
 *                                                                             *
 * Copyright (c) 2011 Texas Instruments Incorporated - http://www.ti.com/      *
 *                        ALL RIGHTS RESERVED                                  *
 *                                                                             *
 ******************************************************************************/

/*
 *   @file  dsp_app.cfg
 *
 *   @brief 
 */

var BIOS = xdc.useModule('ti.sysbios.BIOS');
var Defaults = xdc.useModule('xdc.runtime.Defaults');//liuxu, 12/18/2013.

BIOS.assertsEnabled = false;//liuxu, 11/6/2013, for fast boot.
BIOS.logsEnabled = false;



/* 
 *  We are building for the 'HOST' processor 
 */
Program.global.coreName = "DSP";

/* 
 *  The SysStd System provider is a good one to use for debugging 
 *  but does not have the best performance. Use xdc.runtime.SysMin
 *  for better performance.
 */
var System = xdc.useModule('xdc.runtime.System');
var SysStd = xdc.useModule('xdc.runtime.SysStd');

/*liuxu, 10/17/2013, try to enable M3 print to linux console*/
var SysMin = xdc.useModule("xdc.runtime.SysMin");

//System.SupportProxy = SysStd; //liuxu, 10/17/2013, enable DSP print through CCS at run time. 
SysMin.bufSize = 0x4000;
System.SupportProxy = SysMin;
SysMin.flushAtExit = false;


var Memory = xdc.useModule("xdc.runtime.Memory");


/*liuxu, 11/21/2013, change the default heap of Memory to a known one, TBD, not work yet*/
Program.sectMap[".myNonCacheHeap"] = "DSP_HEAP";//liuxu, 12/18/2013. 

var HeapMem = xdc.useModule("ti.sysbios.heaps.HeapMem");
var params = new HeapMem.Params;
params.size = 0x100000;
params.sectionName = ".myNonCacheHeap";//liuxu, 12/18/2013, change the default heap of Memory to a known one.

Program.global.myHeap = HeapMem.create(params);//liuxu, 12/18/2013.
Memory.defaultHeapInstance = Program.global.myHeap;//liuxu, 12/18/2013.
Defaults.common$.instanceHeap = Program.global.myHeap;//liuxu, 12/18/2013.

/* Task that does the notification sending/receiving */
var Task = xdc.useModule('ti.sysbios.knl.Task');

Task.initStackFlag = false;//liuxu, 11/6/2013, for fast boot.
Task.checkStackFlag = false;

//liuxu, 02/14/2014, creat the ti dsp processing task here. 
var task_params0 = new Task.Params;
task_params0.priority = 14;

task_params0.stackSize = 0x4000;//liuxu, 01/24/2014, Stack overflow due to big data array in algo, such like "PAlignOutStruct". //liuxu, 9/24/2013, enlarge from default 1024 for TI SRV task_sleep. 

task_params0.arg0 = 1;   /* argc */
task_params0.arg1 = 0;   /* DSP core id. */
var tsk0 = Task.create('&TI_dsp_Processing',task_params0);
tsk0.instance.name = "TI_dsp_Processing";

var task_params1 = new Task.Params;
task_params1.priority = 12;

task_params1.stackSize = 0x4000;//liuxu, 01/24/2014, Stack overflow due to big data array in algo, such like "PAlignOutStruct". //liuxu, 9/24/2013, enlarge from default 1024 for TI SRV task_sleep. 

task_params1.arg0 = 1;   /* argc */
task_params1.arg1 = 0;   /* DSP core id. */
var tsk1 = Task.create('&dspAppTask',task_params1);
tsk1.instance.name = "dspAppTask";

var BIOS = xdc.useModule('ti.sysbios.BIOS');
//BIOS.heapSize = 0x200000;

BIOS.assertsEnabled = false;//liuxu, 11/6/2013, for fast boot.
BIOS.logsEnabled = false;

var ipcConfig = xdc.loadCapsule("../../ipc.cfg");

//liuxuliuxu
var ipcCfgArg = {sr0MemSegmentName:"SHARED_CTRL",
                 sridMemSegmentName:"SR_ID",};
ipcConfig.init(ipcCfgArg);

var segPlacement = xdc.loadCapsule("../../app_mem_seg_placement.cfg");
segPlacement.init();

var cache = xdc.useModule('ti.sysbios.family.c64p.Cache');
var Load  = xdc.useModule('ti.sysbios.utils.Load');
var GateH = xdc.useModule('xdc.runtime.knl.GateH');
var halCache = xdc.useModule('ti.sysbios.hal.Cache');
halCache.CacheProxy = cache;

var Edma = xdc.loadPackage('ti.sdo.edma3.drv.sample');

var Hwi = xdc.useModule('ti.sysbios.hal.Hwi');

Hwi.initStackFlag = false;//liuxu, 11/6/2013, for fast boot.
Hwi.checkStackFlag = false;


var ECM = xdc.useModule ("ti.sysbios.family.c64p.EventCombiner");
var C64_Hwi = xdc.useModule ("ti.sysbios.family.c64p.Hwi");


ECM.eventGroupHwiNum[0] = 7;
ECM.eventGroupHwiNum[1] = 8;
ECM.eventGroupHwiNum[2] = 9;
ECM.eventGroupHwiNum[3] = 10;

Timer = xdc.useModule('ti.sysbios.timers.dmtimer.Timer');
Timer.timerSettings[0].intNum = 14;
Timer.intFreq.lo = 20000000;//liuxuliuxu, 32768, 6/28/2013. liuxuliuxu, 20MHZ CPU//20000000
Timer.intFreq.hi = 0;

var Clock = xdc.useModule("ti.sysbios.knl.Clock");
/* Clock tick in microseconds */
Clock.tickPeriod    = 1000;
var Event = xdc.useModule('ti.sysbios.knl.Event');

BIOS.libType = BIOS.LibType_Custom;
Load.hwiEnabled = true;
Load.swiEnabled = true;
Load.taskEnabled= true;

//Load.postUpdate = "&loadUpdate";//liuxu, 11/4/2013, for opt memory size.

Load.updateInIdle = false;

Program.stack = 0x4000;//liuxu, 9/24/2013, changed from 0x4000
Program.heap = 0x100000;//liuxu, 11/20/2013, control the heap in a non-cached area less than 1MB. 

//Program.sectMap[".text: { *.*(.text:*SV_Synthesis_Run*) }"] = OCMC_RAM0;

//Program.sectMap["SV_Synthesis_Run"] = { loadSegment: "OCMC_RAM0" };

//Program.sectMap[".text"] = {runSegment: "OCMC_RAM0"};

Program.sectMap[".my_section1"] = "OCMC_RAM0";//liuxu, 11/13/2013. 

//Program.sectMap[".systemHeap"] = "DSP_HEAP";//liuxu, 11/20/2013. 

//Program.sectMap[".systemHeap"].loadAddress = "DSP_HEAP";//liuxu, 11/20/2013.
//Program.sectMap[".systemHeap"].runAddress = "DSP_HEAP";

//dingding 20140630
Program.sectMap["ti_sdo_ipc_init"] = "CODE_CORE_DSP";//liuxu, 07/01/2014, fix the ipc header so that apphost can attach it later and no need to change every build.

var Timestamp = xdc.useModule("xdc.runtime.Timestamp");

/* Sys/BIOS gates - required if bufMgrTypeBios is used. */
var biosGates = xdc.useModule('ti.sysbios.gates.GateTask');
