Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Jun 24 22:29:35 2021
| Host         : arch1729 running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file wujian100_open_top_timing_summary_routed.rpt -pb wujian100_open_top_timing_summary_routed.pb -rpx wujian100_open_top_timing_summary_routed.rpx -warn_on_violation
| Design       : wujian100_open_top
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (53)
6. checking no_output_delay (57)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (53)
-------------------------------
 There are 53 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (57)
--------------------------------
 There are 57 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.772        0.000                      0                63557        0.033        0.000                      0                63557       23.750        0.000                       0                 22432  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
EHS       {0.000 25.000}       50.000          20.000          
JTAG_CLK  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
EHS                 0.772        0.000                      0                42090        0.033        0.000                      0                42090       23.750        0.000                       0                 22367  
JTAG_CLK          496.929        0.000                      0                   96        0.178        0.000                      0                   96      499.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
JTAG_CLK      EHS                41.269        0.000                      0                  487        0.522        0.000                      0                  487  
EHS           JTAG_CLK           36.592        0.000                      0                   32        0.189        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  EHS                EHS                     34.419        0.000                      0                21146        1.818        0.000                      0                21146  
**async_default**  EHS                JTAG_CLK                41.359        0.000                      0                   21        1.996        0.000                      0                   21  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  EHS
  To Clock:  EHS

Setup :            0  Failing Endpoints,  Worst Slack        0.772ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/rp_reg[2]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        48.540ns  (logic 11.058ns (22.781%)  route 37.482ns (77.219%))
  Logic Levels:           62  (CARRY4=12 LUT2=3 LUT3=4 LUT4=13 LUT5=7 LUT6=18 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.783ns = ( 55.783 - 50.000 ) 
    Source Clock Delay      (SCD):    6.401ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       2.103     6.401    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/POUT_EHS_OBUF_BUFG
    SLICE_X39Y20         FDCE                                         r  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/rp_reg[2]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDCE (Prop_fdce_C_Q)         0.419     6.820 r  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/rp_reg[2]_rep__3/Q
                         net (fo=128, routed)         2.589     9.409    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/rp_reg[2]_rep__3_n_0
    SLICE_X77Y50         MUXF7 (Prop_muxf7_S_O)       0.468     9.877 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_241/O
                         net (fo=1, routed)           0.000     9.877    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_241_n_0
    SLICE_X77Y50         MUXF8 (Prop_muxf8_I0_O)      0.104     9.981 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_181/O
                         net (fo=1, routed)           2.464    12.445    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_181_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I1_O)        0.316    12.761 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata[23]_i_110/O
                         net (fo=1, routed)           0.000    12.761    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata[23]_i_110_n_0
    SLICE_X49Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    12.973 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_54/O
                         net (fo=1, routed)           1.326    14.299    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_54_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I0_O)        0.299    14.598 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata[23]_i_27/O
                         net (fo=3, routed)           0.984    15.581    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dummy0_hmain0_s7_hrdata[19]
    SLICE_X62Y64         LUT4 (Prop_lut4_I3_O)        0.124    15.705 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/entry_inst[7]_i_19/O
                         net (fo=1, routed)           1.061    16.766    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/x_reg_dout[23]_i_3
    SLICE_X68Y69         LUT6 (Prop_lut6_I2_O)        0.124    16.890 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/entry_inst[7]_i_8/O
                         net (fo=2, routed)           0.867    17.758    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hrdata[23]
    SLICE_X76Y75         LUT4 (Prop_lut4_I1_O)        0.124    17.882 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[23]_i_3/O
                         net (fo=1, routed)           0.708    18.590    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[23]
    SLICE_X78Y81         LUT6 (Prop_lut6_I0_O)        0.124    18.714 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[23]_i_2/O
                         net (fo=4, routed)           0.678    19.392    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/vic_sel_ff_reg_1[7]
    SLICE_X79Y81         LUT6 (Prop_lut6_I3_O)        0.124    19.516 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[31]_i_13/O
                         net (fo=26, routed)          0.889    20.404    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/ldst_size_buffer_reg[0]
    SLICE_X81Y81         LUT6 (Prop_lut6_I2_O)        0.124    20.528 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2/O
                         net (fo=3, routed)           0.626    21.154    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_27[0]
    SLICE_X86Y80         LUT4 (Prop_lut4_I0_O)        0.124    21.278 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[8]_i_1/O
                         net (fo=21, routed)          0.673    21.951    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[8]
    SLICE_X87Y80         LUT4 (Prop_lut4_I1_O)        0.124    22.075 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[31]_i_23/O
                         net (fo=5, routed)           0.000    22.075    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[2]_i_14_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.476 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.476    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13_n_0
    SLICE_X87Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.590 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.590    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.704 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.704    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_30_n_0
    SLICE_X87Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.818 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.818    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_409[0]
    SLICE_X87Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.932 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.932    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_421[0]
    SLICE_X87Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.245 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_27/O[3]
                         net (fo=4, routed)           0.825    24.070    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[4]_i_39_1[3]
    SLICE_X87Y85         LUT5 (Prop_lut5_I0_O)        0.331    24.401 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_291/O
                         net (fo=1, routed)           0.672    25.073    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[28]
    SLICE_X89Y83         LUT6 (Prop_lut6_I5_O)        0.332    25.405 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_204/O
                         net (fo=1, routed)           0.000    25.405    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_204_n_0
    SLICE_X89Y83         MUXF7 (Prop_muxf7_I1_O)      0.217    25.622 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_132/O
                         net (fo=1, routed)           0.000    25.622    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_132_n_0
    SLICE_X89Y83         MUXF8 (Prop_muxf8_I1_O)      0.094    25.716 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_72/O
                         net (fo=2, routed)           0.515    26.231    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_231
    SLICE_X91Y82         LUT6 (Prop_lut6_I2_O)        0.316    26.547 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_34/O
                         net (fo=64, routed)          0.980    27.527    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_onehot_cur_st_reg[1]_4
    SLICE_X92Y83         LUT6 (Prop_lut6_I5_O)        0.124    27.651 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_13/O
                         net (fo=8, routed)           0.630    28.282    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/mad_internal[31]_i_183_1
    SLICE_X94Y79         LUT5 (Prop_lut5_I4_O)        0.124    28.406 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/wb_data_buffer[31]_i_31/O
                         net (fo=31, routed)          1.123    29.529    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[31]_i_32
    SLICE_X98Y74         LUT3 (Prop_lut3_I2_O)        0.124    29.653 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_183/O
                         net (fo=4, routed)           0.529    30.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/wb_data_buffer[24]_i_6
    SLICE_X99Y74         LUT4 (Prop_lut4_I2_O)        0.124    30.306 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/wb_data_buffer[31]_i_32/O
                         net (fo=4, routed)           0.695    31.000    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/split_cnt_reg[2]
    SLICE_X99Y76         LUT4 (Prop_lut4_I2_O)        0.124    31.124 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/wb_data_buffer[31]_i_22/O
                         net (fo=3, routed)           0.561    31.686    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/wb_data_buffer[31]_i_22_n_0
    SLICE_X97Y77         LUT5 (Prop_lut5_I4_O)        0.124    31.810 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[3]_i_9/O
                         net (fo=1, routed)           0.660    32.469    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[3]_i_9_n_0
    SLICE_X96Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    33.064 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.064    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[4]_i_12[0]
    SLICE_X96Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.181 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.181    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.298 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.298    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X96Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.415 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.415    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7_n_0
    SLICE_X96Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.532 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.532    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[19]_i_6_n_0
    SLICE_X96Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    33.847 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[23]_i_6/O[3]
                         net (fo=7, routed)           0.821    34.668    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/alu_mad_adder_rst[23]
    SLICE_X95Y85         LUT4 (Prop_lut4_I2_O)        0.307    34.975 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_17/O
                         net (fo=1, routed)           0.149    35.124    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_17_n_0
    SLICE_X95Y85         LUT5 (Prop_lut5_I4_O)        0.124    35.248 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_12/O
                         net (fo=1, routed)           0.749    35.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_12_n_0
    SLICE_X91Y86         LUT4 (Prop_lut4_I3_O)        0.124    36.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_5/O
                         net (fo=4, routed)           0.332    36.453    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23_1
    SLICE_X91Y88         LUT6 (Prop_lut6_I5_O)        0.124    36.577 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33/O
                         net (fo=1, routed)           0.677    37.255    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33_n_0
    SLICE_X86Y89         LUT6 (Prop_lut6_I3_O)        0.124    37.379 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23/O
                         net (fo=4, routed)           0.503    37.882    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_8
    SLICE_X78Y89         LUT5 (Prop_lut5_I2_O)        0.124    38.006 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=3, routed)           0.711    38.717    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/FSM_sequential_cur_st[2]_i_5_0
    SLICE_X77Y89         LUT6 (Prop_lut6_I2_O)        0.124    38.841 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/FSM_sequential_cur_st[2]_i_9/O
                         net (fo=1, routed)           0.582    39.423    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/bus_state_reg_1
    SLICE_X75Y89         LUT6 (Prop_lut6_I4_O)        0.124    39.547 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/FSM_sequential_cur_st[2]_i_5/O
                         net (fo=9, routed)           0.584    40.131    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/bus_state_reg
    SLICE_X76Y83         LUT6 (Prop_lut6_I0_O)        0.124    40.255 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_i_3__0/O
                         net (fo=4, routed)           0.421    40.676    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X77Y83         LUT2 (Prop_lut2_I0_O)        0.124    40.800 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=3, routed)           0.524    41.323    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_4
    SLICE_X77Y76         LUT4 (Prop_lut4_I0_O)        0.124    41.447 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=16, routed)          1.351    42.798    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X79Y74         LUT5 (Prop_lut5_I4_O)        0.124    42.922 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s5_req_pend_tmp_i_2/O
                         net (fo=2, routed)           0.415    43.337    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s5_req
    SLICE_X79Y72         LUT3 (Prop_lut3_I0_O)        0.124    43.461 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_3/O
                         net (fo=8, routed)           1.214    44.675    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_3_n_0
    SLICE_X79Y67         LUT2 (Prop_lut2_I0_O)        0.154    44.829 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[21]_i_2/O
                         net (fo=6, routed)           0.592    45.421    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s5_sel
    SLICE_X78Y68         LUT4 (Prop_lut4_I1_O)        0.327    45.748 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.653    46.401    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[32]_i_8_n_0
    SLICE_X81Y67         LUT4 (Prop_lut4_I1_O)        0.124    46.525 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_4/O
                         net (fo=3, routed)           0.580    47.105    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_4_n_0
    SLICE_X83Y69         LUT2 (Prop_lut2_I1_O)        0.124    47.229 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8/O
                         net (fo=4, routed)           0.322    47.552    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8_n_0
    SLICE_X83Y71         LUT3 (Prop_lut3_I2_O)        0.124    47.676 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[41]_i_3/O
                         net (fo=4, routed)           0.601    48.277    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[41]_i_3_n_0
    SLICE_X82Y70         LUT4 (Prop_lut4_I0_O)        0.124    48.401 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5/O
                         net (fo=3, routed)           0.323    48.724    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5_n_0
    SLICE_X80Y70         LUT6 (Prop_lut6_I5_O)        0.124    48.848 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hwdata_vld_i_13/O
                         net (fo=34, routed)          0.788    49.636    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_8_0
    SLICE_X77Y70         LUT4 (Prop_lut4_I1_O)        0.124    49.760 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_34/O
                         net (fo=1, routed)           0.596    50.357    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_34_n_0
    SLICE_X75Y71         LUT6 (Prop_lut6_I4_O)        0.124    50.481 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_25/O
                         net (fo=2, routed)           0.982    51.462    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[6]
    SLICE_X72Y70         LUT6 (Prop_lut6_I5_O)        0.124    51.586 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[12]_i_10/O
                         net (fo=3, routed)           0.683    52.269    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[12]_i_10_n_0
    SLICE_X72Y71         LUT6 (Prop_lut6_I5_O)        0.124    52.393 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_6/O
                         net (fo=1, routed)           0.562    52.955    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[4]_rep__1_0
    SLICE_X70Y73         LUT5 (Prop_lut5_I1_O)        0.124    53.079 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3/O
                         net (fo=30, routed)          1.093    54.172    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3_n_0
    SLICE_X68Y73         LUT3 (Prop_lut3_I1_O)        0.150    54.322 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[6]_i_1/O
                         net (fo=1, routed)           0.618    54.941    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[30]_0[6]
    SLICE_X66Y73         FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.694    55.783    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/POUT_EHS_OBUF_BUFG
    SLICE_X66Y73         FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[6]/C
                         clock pessimism              0.224    56.007    
                         clock uncertainty           -0.035    55.972    
    SLICE_X66Y73         FDCE (Setup_fdce_C_D)       -0.259    55.713    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[6]
  -------------------------------------------------------------------
                         required time                         55.713    
                         arrival time                         -54.941    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/rp_reg[2]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        48.516ns  (logic 11.182ns (23.048%)  route 37.334ns (76.952%))
  Logic Levels:           63  (CARRY4=12 LUT2=4 LUT3=4 LUT4=13 LUT5=7 LUT6=18 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.786ns = ( 55.786 - 50.000 ) 
    Source Clock Delay      (SCD):    6.401ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       2.103     6.401    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/POUT_EHS_OBUF_BUFG
    SLICE_X39Y20         FDCE                                         r  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/rp_reg[2]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDCE (Prop_fdce_C_Q)         0.419     6.820 r  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/rp_reg[2]_rep__3/Q
                         net (fo=128, routed)         2.589     9.409    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/rp_reg[2]_rep__3_n_0
    SLICE_X77Y50         MUXF7 (Prop_muxf7_S_O)       0.468     9.877 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_241/O
                         net (fo=1, routed)           0.000     9.877    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_241_n_0
    SLICE_X77Y50         MUXF8 (Prop_muxf8_I0_O)      0.104     9.981 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_181/O
                         net (fo=1, routed)           2.464    12.445    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_181_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I1_O)        0.316    12.761 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata[23]_i_110/O
                         net (fo=1, routed)           0.000    12.761    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata[23]_i_110_n_0
    SLICE_X49Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    12.973 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_54/O
                         net (fo=1, routed)           1.326    14.299    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_54_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I0_O)        0.299    14.598 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata[23]_i_27/O
                         net (fo=3, routed)           0.984    15.581    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dummy0_hmain0_s7_hrdata[19]
    SLICE_X62Y64         LUT4 (Prop_lut4_I3_O)        0.124    15.705 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/entry_inst[7]_i_19/O
                         net (fo=1, routed)           1.061    16.766    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/x_reg_dout[23]_i_3
    SLICE_X68Y69         LUT6 (Prop_lut6_I2_O)        0.124    16.890 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/entry_inst[7]_i_8/O
                         net (fo=2, routed)           0.867    17.758    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hrdata[23]
    SLICE_X76Y75         LUT4 (Prop_lut4_I1_O)        0.124    17.882 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[23]_i_3/O
                         net (fo=1, routed)           0.708    18.590    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[23]
    SLICE_X78Y81         LUT6 (Prop_lut6_I0_O)        0.124    18.714 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[23]_i_2/O
                         net (fo=4, routed)           0.678    19.392    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/vic_sel_ff_reg_1[7]
    SLICE_X79Y81         LUT6 (Prop_lut6_I3_O)        0.124    19.516 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[31]_i_13/O
                         net (fo=26, routed)          0.889    20.404    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/ldst_size_buffer_reg[0]
    SLICE_X81Y81         LUT6 (Prop_lut6_I2_O)        0.124    20.528 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2/O
                         net (fo=3, routed)           0.626    21.154    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_27[0]
    SLICE_X86Y80         LUT4 (Prop_lut4_I0_O)        0.124    21.278 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[8]_i_1/O
                         net (fo=21, routed)          0.673    21.951    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[8]
    SLICE_X87Y80         LUT4 (Prop_lut4_I1_O)        0.124    22.075 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[31]_i_23/O
                         net (fo=5, routed)           0.000    22.075    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[2]_i_14_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.476 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.476    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13_n_0
    SLICE_X87Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.590 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.590    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.704 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.704    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_30_n_0
    SLICE_X87Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.818 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.818    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_409[0]
    SLICE_X87Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.932 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.932    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_421[0]
    SLICE_X87Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.245 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_27/O[3]
                         net (fo=4, routed)           0.825    24.070    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[4]_i_39_1[3]
    SLICE_X87Y85         LUT5 (Prop_lut5_I0_O)        0.331    24.401 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_291/O
                         net (fo=1, routed)           0.672    25.073    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[28]
    SLICE_X89Y83         LUT6 (Prop_lut6_I5_O)        0.332    25.405 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_204/O
                         net (fo=1, routed)           0.000    25.405    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_204_n_0
    SLICE_X89Y83         MUXF7 (Prop_muxf7_I1_O)      0.217    25.622 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_132/O
                         net (fo=1, routed)           0.000    25.622    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_132_n_0
    SLICE_X89Y83         MUXF8 (Prop_muxf8_I1_O)      0.094    25.716 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_72/O
                         net (fo=2, routed)           0.515    26.231    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_231
    SLICE_X91Y82         LUT6 (Prop_lut6_I2_O)        0.316    26.547 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_34/O
                         net (fo=64, routed)          0.980    27.527    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_onehot_cur_st_reg[1]_4
    SLICE_X92Y83         LUT6 (Prop_lut6_I5_O)        0.124    27.651 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_13/O
                         net (fo=8, routed)           0.630    28.282    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/mad_internal[31]_i_183_1
    SLICE_X94Y79         LUT5 (Prop_lut5_I4_O)        0.124    28.406 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/wb_data_buffer[31]_i_31/O
                         net (fo=31, routed)          1.123    29.529    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[31]_i_32
    SLICE_X98Y74         LUT3 (Prop_lut3_I2_O)        0.124    29.653 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_183/O
                         net (fo=4, routed)           0.529    30.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/wb_data_buffer[24]_i_6
    SLICE_X99Y74         LUT4 (Prop_lut4_I2_O)        0.124    30.306 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/wb_data_buffer[31]_i_32/O
                         net (fo=4, routed)           0.695    31.000    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/split_cnt_reg[2]
    SLICE_X99Y76         LUT4 (Prop_lut4_I2_O)        0.124    31.124 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/wb_data_buffer[31]_i_22/O
                         net (fo=3, routed)           0.561    31.686    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/wb_data_buffer[31]_i_22_n_0
    SLICE_X97Y77         LUT5 (Prop_lut5_I4_O)        0.124    31.810 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[3]_i_9/O
                         net (fo=1, routed)           0.660    32.469    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[3]_i_9_n_0
    SLICE_X96Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    33.064 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.064    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[4]_i_12[0]
    SLICE_X96Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.181 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.181    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.298 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.298    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X96Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.415 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.415    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7_n_0
    SLICE_X96Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.532 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.532    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[19]_i_6_n_0
    SLICE_X96Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    33.847 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[23]_i_6/O[3]
                         net (fo=7, routed)           0.821    34.668    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/alu_mad_adder_rst[23]
    SLICE_X95Y85         LUT4 (Prop_lut4_I2_O)        0.307    34.975 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_17/O
                         net (fo=1, routed)           0.149    35.124    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_17_n_0
    SLICE_X95Y85         LUT5 (Prop_lut5_I4_O)        0.124    35.248 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_12/O
                         net (fo=1, routed)           0.749    35.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_12_n_0
    SLICE_X91Y86         LUT4 (Prop_lut4_I3_O)        0.124    36.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_5/O
                         net (fo=4, routed)           0.332    36.453    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23_1
    SLICE_X91Y88         LUT6 (Prop_lut6_I5_O)        0.124    36.577 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33/O
                         net (fo=1, routed)           0.677    37.255    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33_n_0
    SLICE_X86Y89         LUT6 (Prop_lut6_I3_O)        0.124    37.379 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23/O
                         net (fo=4, routed)           0.503    37.882    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_8
    SLICE_X78Y89         LUT5 (Prop_lut5_I2_O)        0.124    38.006 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=3, routed)           0.711    38.717    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/FSM_sequential_cur_st[2]_i_5_0
    SLICE_X77Y89         LUT6 (Prop_lut6_I2_O)        0.124    38.841 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/FSM_sequential_cur_st[2]_i_9/O
                         net (fo=1, routed)           0.582    39.423    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/bus_state_reg_1
    SLICE_X75Y89         LUT6 (Prop_lut6_I4_O)        0.124    39.547 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/FSM_sequential_cur_st[2]_i_5/O
                         net (fo=9, routed)           0.584    40.131    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/bus_state_reg
    SLICE_X76Y83         LUT6 (Prop_lut6_I0_O)        0.124    40.255 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_i_3__0/O
                         net (fo=4, routed)           0.421    40.676    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X77Y83         LUT2 (Prop_lut2_I0_O)        0.124    40.800 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=3, routed)           0.524    41.323    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_4
    SLICE_X77Y76         LUT4 (Prop_lut4_I0_O)        0.124    41.447 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=16, routed)          1.351    42.798    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X79Y74         LUT5 (Prop_lut5_I4_O)        0.124    42.922 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s5_req_pend_tmp_i_2/O
                         net (fo=2, routed)           0.415    43.337    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s5_req
    SLICE_X79Y72         LUT3 (Prop_lut3_I0_O)        0.124    43.461 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_3/O
                         net (fo=8, routed)           1.214    44.675    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_3_n_0
    SLICE_X79Y67         LUT2 (Prop_lut2_I0_O)        0.154    44.829 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[21]_i_2/O
                         net (fo=6, routed)           0.592    45.421    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s5_sel
    SLICE_X78Y68         LUT4 (Prop_lut4_I1_O)        0.327    45.748 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.653    46.401    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[32]_i_8_n_0
    SLICE_X81Y67         LUT4 (Prop_lut4_I1_O)        0.124    46.525 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_4/O
                         net (fo=3, routed)           0.580    47.105    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_4_n_0
    SLICE_X83Y69         LUT2 (Prop_lut2_I1_O)        0.124    47.229 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8/O
                         net (fo=4, routed)           0.322    47.552    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8_n_0
    SLICE_X83Y71         LUT3 (Prop_lut3_I2_O)        0.124    47.676 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[41]_i_3/O
                         net (fo=4, routed)           0.601    48.277    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[41]_i_3_n_0
    SLICE_X82Y70         LUT4 (Prop_lut4_I0_O)        0.124    48.401 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5/O
                         net (fo=3, routed)           0.323    48.724    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5_n_0
    SLICE_X80Y70         LUT6 (Prop_lut6_I5_O)        0.124    48.848 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hwdata_vld_i_13/O
                         net (fo=34, routed)          0.810    49.659    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_8_0
    SLICE_X78Y72         LUT4 (Prop_lut4_I1_O)        0.124    49.783 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_3/O
                         net (fo=1, routed)           0.667    50.450    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_3_n_0
    SLICE_X78Y72         LUT6 (Prop_lut6_I4_O)        0.124    50.574 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.621    51.195    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_3[4]
    SLICE_X73Y73         LUT2 (Prop_lut2_I1_O)        0.124    51.319 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_9/O
                         net (fo=1, routed)           0.409    51.728    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_9_n_0
    SLICE_X71Y72         LUT6 (Prop_lut6_I1_O)        0.124    51.852 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_5/O
                         net (fo=3, routed)           0.663    52.515    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[31]
    SLICE_X71Y71         LUT6 (Prop_lut6_I5_O)        0.124    52.639 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_ctrl_bus_d[39]_i_2/O
                         net (fo=3, routed)           0.314    52.953    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[39]_0
    SLICE_X71Y72         LUT5 (Prop_lut5_I1_O)        0.124    53.077 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/hwdata_vld_i_3/O
                         net (fo=54, routed)          1.021    54.098    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/hwdata_vld_i_3_n_0
    SLICE_X68Y71         LUT3 (Prop_lut3_I1_O)        0.150    54.248 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[7]_i_1__0/O
                         net (fo=1, routed)           0.669    54.917    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[30]_1[7]
    SLICE_X67Y71         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.697    55.786    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/POUT_EHS_OBUF_BUFG
    SLICE_X67Y71         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[7]/C
                         clock pessimism              0.224    56.010    
                         clock uncertainty           -0.035    55.975    
    SLICE_X67Y71         FDCE (Setup_fdce_C_D)       -0.271    55.704    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[7]
  -------------------------------------------------------------------
                         required time                         55.704    
                         arrival time                         -54.917    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/rp_reg[2]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        48.486ns  (logic 11.061ns (22.813%)  route 37.425ns (77.187%))
  Logic Levels:           62  (CARRY4=12 LUT2=3 LUT3=4 LUT4=13 LUT5=7 LUT6=18 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.784ns = ( 55.784 - 50.000 ) 
    Source Clock Delay      (SCD):    6.401ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       2.103     6.401    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/POUT_EHS_OBUF_BUFG
    SLICE_X39Y20         FDCE                                         r  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/rp_reg[2]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDCE (Prop_fdce_C_Q)         0.419     6.820 r  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/rp_reg[2]_rep__3/Q
                         net (fo=128, routed)         2.589     9.409    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/rp_reg[2]_rep__3_n_0
    SLICE_X77Y50         MUXF7 (Prop_muxf7_S_O)       0.468     9.877 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_241/O
                         net (fo=1, routed)           0.000     9.877    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_241_n_0
    SLICE_X77Y50         MUXF8 (Prop_muxf8_I0_O)      0.104     9.981 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_181/O
                         net (fo=1, routed)           2.464    12.445    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_181_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I1_O)        0.316    12.761 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata[23]_i_110/O
                         net (fo=1, routed)           0.000    12.761    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata[23]_i_110_n_0
    SLICE_X49Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    12.973 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_54/O
                         net (fo=1, routed)           1.326    14.299    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_54_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I0_O)        0.299    14.598 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata[23]_i_27/O
                         net (fo=3, routed)           0.984    15.581    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dummy0_hmain0_s7_hrdata[19]
    SLICE_X62Y64         LUT4 (Prop_lut4_I3_O)        0.124    15.705 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/entry_inst[7]_i_19/O
                         net (fo=1, routed)           1.061    16.766    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/x_reg_dout[23]_i_3
    SLICE_X68Y69         LUT6 (Prop_lut6_I2_O)        0.124    16.890 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/entry_inst[7]_i_8/O
                         net (fo=2, routed)           0.867    17.758    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hrdata[23]
    SLICE_X76Y75         LUT4 (Prop_lut4_I1_O)        0.124    17.882 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[23]_i_3/O
                         net (fo=1, routed)           0.708    18.590    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[23]
    SLICE_X78Y81         LUT6 (Prop_lut6_I0_O)        0.124    18.714 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[23]_i_2/O
                         net (fo=4, routed)           0.678    19.392    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/vic_sel_ff_reg_1[7]
    SLICE_X79Y81         LUT6 (Prop_lut6_I3_O)        0.124    19.516 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[31]_i_13/O
                         net (fo=26, routed)          0.889    20.404    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/ldst_size_buffer_reg[0]
    SLICE_X81Y81         LUT6 (Prop_lut6_I2_O)        0.124    20.528 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2/O
                         net (fo=3, routed)           0.626    21.154    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_27[0]
    SLICE_X86Y80         LUT4 (Prop_lut4_I0_O)        0.124    21.278 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[8]_i_1/O
                         net (fo=21, routed)          0.673    21.951    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[8]
    SLICE_X87Y80         LUT4 (Prop_lut4_I1_O)        0.124    22.075 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[31]_i_23/O
                         net (fo=5, routed)           0.000    22.075    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[2]_i_14_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.476 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.476    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13_n_0
    SLICE_X87Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.590 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.590    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.704 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.704    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_30_n_0
    SLICE_X87Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.818 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.818    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_409[0]
    SLICE_X87Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.932 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.932    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_421[0]
    SLICE_X87Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.245 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_27/O[3]
                         net (fo=4, routed)           0.825    24.070    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[4]_i_39_1[3]
    SLICE_X87Y85         LUT5 (Prop_lut5_I0_O)        0.331    24.401 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_291/O
                         net (fo=1, routed)           0.672    25.073    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[28]
    SLICE_X89Y83         LUT6 (Prop_lut6_I5_O)        0.332    25.405 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_204/O
                         net (fo=1, routed)           0.000    25.405    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_204_n_0
    SLICE_X89Y83         MUXF7 (Prop_muxf7_I1_O)      0.217    25.622 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_132/O
                         net (fo=1, routed)           0.000    25.622    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_132_n_0
    SLICE_X89Y83         MUXF8 (Prop_muxf8_I1_O)      0.094    25.716 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_72/O
                         net (fo=2, routed)           0.515    26.231    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_231
    SLICE_X91Y82         LUT6 (Prop_lut6_I2_O)        0.316    26.547 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_34/O
                         net (fo=64, routed)          0.980    27.527    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_onehot_cur_st_reg[1]_4
    SLICE_X92Y83         LUT6 (Prop_lut6_I5_O)        0.124    27.651 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_13/O
                         net (fo=8, routed)           0.630    28.282    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/mad_internal[31]_i_183_1
    SLICE_X94Y79         LUT5 (Prop_lut5_I4_O)        0.124    28.406 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/wb_data_buffer[31]_i_31/O
                         net (fo=31, routed)          1.123    29.529    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[31]_i_32
    SLICE_X98Y74         LUT3 (Prop_lut3_I2_O)        0.124    29.653 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_183/O
                         net (fo=4, routed)           0.529    30.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/wb_data_buffer[24]_i_6
    SLICE_X99Y74         LUT4 (Prop_lut4_I2_O)        0.124    30.306 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/wb_data_buffer[31]_i_32/O
                         net (fo=4, routed)           0.695    31.000    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/split_cnt_reg[2]
    SLICE_X99Y76         LUT4 (Prop_lut4_I2_O)        0.124    31.124 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/wb_data_buffer[31]_i_22/O
                         net (fo=3, routed)           0.561    31.686    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/wb_data_buffer[31]_i_22_n_0
    SLICE_X97Y77         LUT5 (Prop_lut5_I4_O)        0.124    31.810 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[3]_i_9/O
                         net (fo=1, routed)           0.660    32.469    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[3]_i_9_n_0
    SLICE_X96Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    33.064 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.064    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[4]_i_12[0]
    SLICE_X96Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.181 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.181    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.298 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.298    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X96Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.415 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.415    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7_n_0
    SLICE_X96Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.532 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.532    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[19]_i_6_n_0
    SLICE_X96Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    33.847 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[23]_i_6/O[3]
                         net (fo=7, routed)           0.821    34.668    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/alu_mad_adder_rst[23]
    SLICE_X95Y85         LUT4 (Prop_lut4_I2_O)        0.307    34.975 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_17/O
                         net (fo=1, routed)           0.149    35.124    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_17_n_0
    SLICE_X95Y85         LUT5 (Prop_lut5_I4_O)        0.124    35.248 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_12/O
                         net (fo=1, routed)           0.749    35.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_12_n_0
    SLICE_X91Y86         LUT4 (Prop_lut4_I3_O)        0.124    36.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_5/O
                         net (fo=4, routed)           0.332    36.453    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23_1
    SLICE_X91Y88         LUT6 (Prop_lut6_I5_O)        0.124    36.577 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33/O
                         net (fo=1, routed)           0.677    37.255    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33_n_0
    SLICE_X86Y89         LUT6 (Prop_lut6_I3_O)        0.124    37.379 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23/O
                         net (fo=4, routed)           0.503    37.882    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_8
    SLICE_X78Y89         LUT5 (Prop_lut5_I2_O)        0.124    38.006 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=3, routed)           0.711    38.717    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/FSM_sequential_cur_st[2]_i_5_0
    SLICE_X77Y89         LUT6 (Prop_lut6_I2_O)        0.124    38.841 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/FSM_sequential_cur_st[2]_i_9/O
                         net (fo=1, routed)           0.582    39.423    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/bus_state_reg_1
    SLICE_X75Y89         LUT6 (Prop_lut6_I4_O)        0.124    39.547 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/FSM_sequential_cur_st[2]_i_5/O
                         net (fo=9, routed)           0.584    40.131    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/bus_state_reg
    SLICE_X76Y83         LUT6 (Prop_lut6_I0_O)        0.124    40.255 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_i_3__0/O
                         net (fo=4, routed)           0.421    40.676    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X77Y83         LUT2 (Prop_lut2_I0_O)        0.124    40.800 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=3, routed)           0.524    41.323    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_4
    SLICE_X77Y76         LUT4 (Prop_lut4_I0_O)        0.124    41.447 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=16, routed)          1.351    42.798    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X79Y74         LUT5 (Prop_lut5_I4_O)        0.124    42.922 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s5_req_pend_tmp_i_2/O
                         net (fo=2, routed)           0.415    43.337    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s5_req
    SLICE_X79Y72         LUT3 (Prop_lut3_I0_O)        0.124    43.461 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_3/O
                         net (fo=8, routed)           1.214    44.675    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_3_n_0
    SLICE_X79Y67         LUT2 (Prop_lut2_I0_O)        0.154    44.829 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[21]_i_2/O
                         net (fo=6, routed)           0.592    45.421    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s5_sel
    SLICE_X78Y68         LUT4 (Prop_lut4_I1_O)        0.327    45.748 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.653    46.401    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[32]_i_8_n_0
    SLICE_X81Y67         LUT4 (Prop_lut4_I1_O)        0.124    46.525 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_4/O
                         net (fo=3, routed)           0.580    47.105    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_4_n_0
    SLICE_X83Y69         LUT2 (Prop_lut2_I1_O)        0.124    47.229 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8/O
                         net (fo=4, routed)           0.322    47.552    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8_n_0
    SLICE_X83Y71         LUT3 (Prop_lut3_I2_O)        0.124    47.676 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[41]_i_3/O
                         net (fo=4, routed)           0.601    48.277    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[41]_i_3_n_0
    SLICE_X82Y70         LUT4 (Prop_lut4_I0_O)        0.124    48.401 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5/O
                         net (fo=3, routed)           0.323    48.724    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5_n_0
    SLICE_X80Y70         LUT6 (Prop_lut6_I5_O)        0.124    48.848 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hwdata_vld_i_13/O
                         net (fo=34, routed)          0.788    49.636    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_8_0
    SLICE_X77Y70         LUT4 (Prop_lut4_I1_O)        0.124    49.760 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_34/O
                         net (fo=1, routed)           0.596    50.357    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_34_n_0
    SLICE_X75Y71         LUT6 (Prop_lut6_I4_O)        0.124    50.481 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_25/O
                         net (fo=2, routed)           0.982    51.462    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[6]
    SLICE_X72Y70         LUT6 (Prop_lut6_I5_O)        0.124    51.586 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[12]_i_10/O
                         net (fo=3, routed)           0.683    52.269    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[12]_i_10_n_0
    SLICE_X72Y71         LUT6 (Prop_lut6_I5_O)        0.124    52.393 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_6/O
                         net (fo=1, routed)           0.562    52.955    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[4]_rep__1_0
    SLICE_X70Y73         LUT5 (Prop_lut5_I1_O)        0.124    53.079 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3/O
                         net (fo=30, routed)          1.021    54.100    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3_n_0
    SLICE_X68Y72         LUT3 (Prop_lut3_I1_O)        0.153    54.253 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[4]_i_1/O
                         net (fo=1, routed)           0.634    54.887    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[30]_0[4]
    SLICE_X67Y72         FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.695    55.784    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/POUT_EHS_OBUF_BUFG
    SLICE_X67Y72         FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[4]/C
                         clock pessimism              0.224    56.008    
                         clock uncertainty           -0.035    55.973    
    SLICE_X67Y72         FDCE (Setup_fdce_C_D)       -0.265    55.708    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[4]
  -------------------------------------------------------------------
                         required time                         55.708    
                         arrival time                         -54.887    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/rp_reg[2]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_psel_reg/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        48.796ns  (logic 11.280ns (23.116%)  route 37.516ns (76.883%))
  Logic Levels:           64  (CARRY4=12 LUT2=3 LUT3=4 LUT4=14 LUT5=8 LUT6=18 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.784ns = ( 55.784 - 50.000 ) 
    Source Clock Delay      (SCD):    6.401ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       2.103     6.401    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/POUT_EHS_OBUF_BUFG
    SLICE_X39Y20         FDCE                                         r  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/rp_reg[2]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDCE (Prop_fdce_C_Q)         0.419     6.820 r  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/rp_reg[2]_rep__3/Q
                         net (fo=128, routed)         2.589     9.409    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/rp_reg[2]_rep__3_n_0
    SLICE_X77Y50         MUXF7 (Prop_muxf7_S_O)       0.468     9.877 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_241/O
                         net (fo=1, routed)           0.000     9.877    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_241_n_0
    SLICE_X77Y50         MUXF8 (Prop_muxf8_I0_O)      0.104     9.981 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_181/O
                         net (fo=1, routed)           2.464    12.445    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_181_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I1_O)        0.316    12.761 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata[23]_i_110/O
                         net (fo=1, routed)           0.000    12.761    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata[23]_i_110_n_0
    SLICE_X49Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    12.973 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_54/O
                         net (fo=1, routed)           1.326    14.299    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_54_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I0_O)        0.299    14.598 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata[23]_i_27/O
                         net (fo=3, routed)           0.984    15.581    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dummy0_hmain0_s7_hrdata[19]
    SLICE_X62Y64         LUT4 (Prop_lut4_I3_O)        0.124    15.705 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/entry_inst[7]_i_19/O
                         net (fo=1, routed)           1.061    16.766    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/x_reg_dout[23]_i_3
    SLICE_X68Y69         LUT6 (Prop_lut6_I2_O)        0.124    16.890 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/entry_inst[7]_i_8/O
                         net (fo=2, routed)           0.867    17.758    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hrdata[23]
    SLICE_X76Y75         LUT4 (Prop_lut4_I1_O)        0.124    17.882 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[23]_i_3/O
                         net (fo=1, routed)           0.708    18.590    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[23]
    SLICE_X78Y81         LUT6 (Prop_lut6_I0_O)        0.124    18.714 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[23]_i_2/O
                         net (fo=4, routed)           0.678    19.392    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/vic_sel_ff_reg_1[7]
    SLICE_X79Y81         LUT6 (Prop_lut6_I3_O)        0.124    19.516 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[31]_i_13/O
                         net (fo=26, routed)          0.889    20.404    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/ldst_size_buffer_reg[0]
    SLICE_X81Y81         LUT6 (Prop_lut6_I2_O)        0.124    20.528 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2/O
                         net (fo=3, routed)           0.626    21.154    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_27[0]
    SLICE_X86Y80         LUT4 (Prop_lut4_I0_O)        0.124    21.278 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[8]_i_1/O
                         net (fo=21, routed)          0.673    21.951    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[8]
    SLICE_X87Y80         LUT4 (Prop_lut4_I1_O)        0.124    22.075 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[31]_i_23/O
                         net (fo=5, routed)           0.000    22.075    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[2]_i_14_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.476 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.476    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13_n_0
    SLICE_X87Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.590 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.590    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.704 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.704    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_30_n_0
    SLICE_X87Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.818 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.818    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_409[0]
    SLICE_X87Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.932 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.932    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_421[0]
    SLICE_X87Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.245 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_27/O[3]
                         net (fo=4, routed)           0.825    24.070    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[4]_i_39_1[3]
    SLICE_X87Y85         LUT5 (Prop_lut5_I0_O)        0.331    24.401 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_291/O
                         net (fo=1, routed)           0.672    25.073    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[28]
    SLICE_X89Y83         LUT6 (Prop_lut6_I5_O)        0.332    25.405 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_204/O
                         net (fo=1, routed)           0.000    25.405    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_204_n_0
    SLICE_X89Y83         MUXF7 (Prop_muxf7_I1_O)      0.217    25.622 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_132/O
                         net (fo=1, routed)           0.000    25.622    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_132_n_0
    SLICE_X89Y83         MUXF8 (Prop_muxf8_I1_O)      0.094    25.716 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_72/O
                         net (fo=2, routed)           0.515    26.231    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_231
    SLICE_X91Y82         LUT6 (Prop_lut6_I2_O)        0.316    26.547 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_34/O
                         net (fo=64, routed)          0.980    27.527    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_onehot_cur_st_reg[1]_4
    SLICE_X92Y83         LUT6 (Prop_lut6_I5_O)        0.124    27.651 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_13/O
                         net (fo=8, routed)           0.630    28.282    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/mad_internal[31]_i_183_1
    SLICE_X94Y79         LUT5 (Prop_lut5_I4_O)        0.124    28.406 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/wb_data_buffer[31]_i_31/O
                         net (fo=31, routed)          1.123    29.529    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[31]_i_32
    SLICE_X98Y74         LUT3 (Prop_lut3_I2_O)        0.124    29.653 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_183/O
                         net (fo=4, routed)           0.529    30.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/wb_data_buffer[24]_i_6
    SLICE_X99Y74         LUT4 (Prop_lut4_I2_O)        0.124    30.306 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/wb_data_buffer[31]_i_32/O
                         net (fo=4, routed)           0.695    31.000    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/split_cnt_reg[2]
    SLICE_X99Y76         LUT4 (Prop_lut4_I2_O)        0.124    31.124 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/wb_data_buffer[31]_i_22/O
                         net (fo=3, routed)           0.561    31.686    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/wb_data_buffer[31]_i_22_n_0
    SLICE_X97Y77         LUT5 (Prop_lut5_I4_O)        0.124    31.810 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[3]_i_9/O
                         net (fo=1, routed)           0.660    32.469    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[3]_i_9_n_0
    SLICE_X96Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    33.064 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.064    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[4]_i_12[0]
    SLICE_X96Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.181 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.181    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.298 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.298    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X96Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.415 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.415    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7_n_0
    SLICE_X96Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.532 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.532    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[19]_i_6_n_0
    SLICE_X96Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    33.847 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[23]_i_6/O[3]
                         net (fo=7, routed)           0.821    34.668    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/alu_mad_adder_rst[23]
    SLICE_X95Y85         LUT4 (Prop_lut4_I2_O)        0.307    34.975 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_17/O
                         net (fo=1, routed)           0.149    35.124    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_17_n_0
    SLICE_X95Y85         LUT5 (Prop_lut5_I4_O)        0.124    35.248 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_12/O
                         net (fo=1, routed)           0.749    35.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_12_n_0
    SLICE_X91Y86         LUT4 (Prop_lut4_I3_O)        0.124    36.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_5/O
                         net (fo=4, routed)           0.332    36.453    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23_1
    SLICE_X91Y88         LUT6 (Prop_lut6_I5_O)        0.124    36.577 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33/O
                         net (fo=1, routed)           0.677    37.255    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33_n_0
    SLICE_X86Y89         LUT6 (Prop_lut6_I3_O)        0.124    37.379 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23/O
                         net (fo=4, routed)           0.503    37.882    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_8
    SLICE_X78Y89         LUT5 (Prop_lut5_I2_O)        0.124    38.006 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=3, routed)           0.711    38.717    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/FSM_sequential_cur_st[2]_i_5_0
    SLICE_X77Y89         LUT6 (Prop_lut6_I2_O)        0.124    38.841 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/FSM_sequential_cur_st[2]_i_9/O
                         net (fo=1, routed)           0.582    39.423    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/bus_state_reg_1
    SLICE_X75Y89         LUT6 (Prop_lut6_I4_O)        0.124    39.547 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/FSM_sequential_cur_st[2]_i_5/O
                         net (fo=9, routed)           0.584    40.131    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/bus_state_reg
    SLICE_X76Y83         LUT6 (Prop_lut6_I0_O)        0.124    40.255 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_i_3__0/O
                         net (fo=4, routed)           0.421    40.676    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X77Y83         LUT2 (Prop_lut2_I0_O)        0.124    40.800 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=3, routed)           0.524    41.323    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_4
    SLICE_X77Y76         LUT4 (Prop_lut4_I0_O)        0.124    41.447 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=16, routed)          1.351    42.798    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X79Y74         LUT5 (Prop_lut5_I4_O)        0.124    42.922 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s5_req_pend_tmp_i_2/O
                         net (fo=2, routed)           0.415    43.337    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s5_req
    SLICE_X79Y72         LUT3 (Prop_lut3_I0_O)        0.124    43.461 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_3/O
                         net (fo=8, routed)           1.214    44.675    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_3_n_0
    SLICE_X79Y67         LUT2 (Prop_lut2_I0_O)        0.154    44.829 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[21]_i_2/O
                         net (fo=6, routed)           0.592    45.421    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s5_sel
    SLICE_X78Y68         LUT4 (Prop_lut4_I1_O)        0.327    45.748 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.653    46.401    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[32]_i_8_n_0
    SLICE_X81Y67         LUT4 (Prop_lut4_I1_O)        0.124    46.525 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_4/O
                         net (fo=3, routed)           0.580    47.105    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_4_n_0
    SLICE_X83Y69         LUT2 (Prop_lut2_I1_O)        0.124    47.229 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8/O
                         net (fo=4, routed)           0.322    47.552    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8_n_0
    SLICE_X83Y71         LUT3 (Prop_lut3_I2_O)        0.124    47.676 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[41]_i_3/O
                         net (fo=4, routed)           0.601    48.277    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[41]_i_3_n_0
    SLICE_X82Y70         LUT4 (Prop_lut4_I0_O)        0.124    48.401 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5/O
                         net (fo=3, routed)           0.323    48.724    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5_n_0
    SLICE_X80Y70         LUT6 (Prop_lut6_I5_O)        0.124    48.848 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hwdata_vld_i_13/O
                         net (fo=34, routed)          0.788    49.636    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_8_0
    SLICE_X77Y70         LUT4 (Prop_lut4_I1_O)        0.124    49.760 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_34/O
                         net (fo=1, routed)           0.596    50.357    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_34_n_0
    SLICE_X75Y71         LUT6 (Prop_lut6_I4_O)        0.124    50.481 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_25/O
                         net (fo=2, routed)           0.982    51.462    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[6]
    SLICE_X72Y70         LUT6 (Prop_lut6_I5_O)        0.124    51.586 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[12]_i_10/O
                         net (fo=3, routed)           0.683    52.269    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[12]_i_10_n_0
    SLICE_X72Y71         LUT6 (Prop_lut6_I5_O)        0.124    52.393 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_6/O
                         net (fo=1, routed)           0.562    52.955    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[4]_rep__1_0
    SLICE_X70Y73         LUT5 (Prop_lut5_I1_O)        0.124    53.079 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3/O
                         net (fo=30, routed)          0.767    53.846    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3_n_0
    SLICE_X70Y75         LUT3 (Prop_lut3_I1_O)        0.124    53.970 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_pwrite_i_1/O
                         net (fo=2, routed)           0.671    54.641    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/lsbus_apb1_s3_hwrite
    SLICE_X70Y77         LUT5 (Prop_lut5_I3_O)        0.124    54.765 r  x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_psel_i_2/O
                         net (fo=1, routed)           0.308    55.073    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_psel0
    SLICE_X70Y79         LUT4 (Prop_lut4_I0_O)        0.124    55.197 r  x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_psel_i_1/O
                         net (fo=1, routed)           0.000    55.197    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_psel_i_1_n_0
    SLICE_X70Y79         FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_psel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.695    55.784    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/POUT_EHS_OBUF_BUFG
    SLICE_X70Y79         FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_psel_reg/C
                         clock pessimism              0.224    56.008    
                         clock uncertainty           -0.035    55.973    
    SLICE_X70Y79         FDCE (Setup_fdce_C_D)        0.077    56.050    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_psel_reg
  -------------------------------------------------------------------
                         required time                         56.050    
                         arrival time                         -55.197    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/rp_reg[2]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        48.419ns  (logic 11.061ns (22.844%)  route 37.358ns (77.155%))
  Logic Levels:           62  (CARRY4=12 LUT2=4 LUT3=3 LUT4=13 LUT5=7 LUT6=18 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.783ns = ( 55.783 - 50.000 ) 
    Source Clock Delay      (SCD):    6.401ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       2.103     6.401    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/POUT_EHS_OBUF_BUFG
    SLICE_X39Y20         FDCE                                         r  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/rp_reg[2]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDCE (Prop_fdce_C_Q)         0.419     6.820 r  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/rp_reg[2]_rep__3/Q
                         net (fo=128, routed)         2.589     9.409    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/rp_reg[2]_rep__3_n_0
    SLICE_X77Y50         MUXF7 (Prop_muxf7_S_O)       0.468     9.877 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_241/O
                         net (fo=1, routed)           0.000     9.877    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_241_n_0
    SLICE_X77Y50         MUXF8 (Prop_muxf8_I0_O)      0.104     9.981 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_181/O
                         net (fo=1, routed)           2.464    12.445    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_181_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I1_O)        0.316    12.761 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata[23]_i_110/O
                         net (fo=1, routed)           0.000    12.761    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata[23]_i_110_n_0
    SLICE_X49Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    12.973 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_54/O
                         net (fo=1, routed)           1.326    14.299    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_54_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I0_O)        0.299    14.598 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata[23]_i_27/O
                         net (fo=3, routed)           0.984    15.581    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dummy0_hmain0_s7_hrdata[19]
    SLICE_X62Y64         LUT4 (Prop_lut4_I3_O)        0.124    15.705 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/entry_inst[7]_i_19/O
                         net (fo=1, routed)           1.061    16.766    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/x_reg_dout[23]_i_3
    SLICE_X68Y69         LUT6 (Prop_lut6_I2_O)        0.124    16.890 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/entry_inst[7]_i_8/O
                         net (fo=2, routed)           0.867    17.758    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hrdata[23]
    SLICE_X76Y75         LUT4 (Prop_lut4_I1_O)        0.124    17.882 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[23]_i_3/O
                         net (fo=1, routed)           0.708    18.590    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[23]
    SLICE_X78Y81         LUT6 (Prop_lut6_I0_O)        0.124    18.714 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[23]_i_2/O
                         net (fo=4, routed)           0.678    19.392    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/vic_sel_ff_reg_1[7]
    SLICE_X79Y81         LUT6 (Prop_lut6_I3_O)        0.124    19.516 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[31]_i_13/O
                         net (fo=26, routed)          0.889    20.404    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/ldst_size_buffer_reg[0]
    SLICE_X81Y81         LUT6 (Prop_lut6_I2_O)        0.124    20.528 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2/O
                         net (fo=3, routed)           0.626    21.154    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_27[0]
    SLICE_X86Y80         LUT4 (Prop_lut4_I0_O)        0.124    21.278 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[8]_i_1/O
                         net (fo=21, routed)          0.673    21.951    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[8]
    SLICE_X87Y80         LUT4 (Prop_lut4_I1_O)        0.124    22.075 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[31]_i_23/O
                         net (fo=5, routed)           0.000    22.075    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[2]_i_14_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.476 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.476    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13_n_0
    SLICE_X87Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.590 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.590    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.704 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.704    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_30_n_0
    SLICE_X87Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.818 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.818    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_409[0]
    SLICE_X87Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.932 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.932    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_421[0]
    SLICE_X87Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.245 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_27/O[3]
                         net (fo=4, routed)           0.825    24.070    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[4]_i_39_1[3]
    SLICE_X87Y85         LUT5 (Prop_lut5_I0_O)        0.331    24.401 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_291/O
                         net (fo=1, routed)           0.672    25.073    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[28]
    SLICE_X89Y83         LUT6 (Prop_lut6_I5_O)        0.332    25.405 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_204/O
                         net (fo=1, routed)           0.000    25.405    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_204_n_0
    SLICE_X89Y83         MUXF7 (Prop_muxf7_I1_O)      0.217    25.622 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_132/O
                         net (fo=1, routed)           0.000    25.622    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_132_n_0
    SLICE_X89Y83         MUXF8 (Prop_muxf8_I1_O)      0.094    25.716 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_72/O
                         net (fo=2, routed)           0.515    26.231    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_231
    SLICE_X91Y82         LUT6 (Prop_lut6_I2_O)        0.316    26.547 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_34/O
                         net (fo=64, routed)          0.980    27.527    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_onehot_cur_st_reg[1]_4
    SLICE_X92Y83         LUT6 (Prop_lut6_I5_O)        0.124    27.651 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_13/O
                         net (fo=8, routed)           0.630    28.282    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/mad_internal[31]_i_183_1
    SLICE_X94Y79         LUT5 (Prop_lut5_I4_O)        0.124    28.406 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/wb_data_buffer[31]_i_31/O
                         net (fo=31, routed)          1.123    29.529    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[31]_i_32
    SLICE_X98Y74         LUT3 (Prop_lut3_I2_O)        0.124    29.653 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_183/O
                         net (fo=4, routed)           0.529    30.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/wb_data_buffer[24]_i_6
    SLICE_X99Y74         LUT4 (Prop_lut4_I2_O)        0.124    30.306 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/wb_data_buffer[31]_i_32/O
                         net (fo=4, routed)           0.695    31.000    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/split_cnt_reg[2]
    SLICE_X99Y76         LUT4 (Prop_lut4_I2_O)        0.124    31.124 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/wb_data_buffer[31]_i_22/O
                         net (fo=3, routed)           0.561    31.686    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/wb_data_buffer[31]_i_22_n_0
    SLICE_X97Y77         LUT5 (Prop_lut5_I4_O)        0.124    31.810 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[3]_i_9/O
                         net (fo=1, routed)           0.660    32.469    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[3]_i_9_n_0
    SLICE_X96Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    33.064 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.064    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[4]_i_12[0]
    SLICE_X96Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.181 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.181    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.298 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.298    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X96Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.415 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.415    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7_n_0
    SLICE_X96Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.532 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.532    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[19]_i_6_n_0
    SLICE_X96Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    33.847 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[23]_i_6/O[3]
                         net (fo=7, routed)           0.821    34.668    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/alu_mad_adder_rst[23]
    SLICE_X95Y85         LUT4 (Prop_lut4_I2_O)        0.307    34.975 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_17/O
                         net (fo=1, routed)           0.149    35.124    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_17_n_0
    SLICE_X95Y85         LUT5 (Prop_lut5_I4_O)        0.124    35.248 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_12/O
                         net (fo=1, routed)           0.749    35.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_12_n_0
    SLICE_X91Y86         LUT4 (Prop_lut4_I3_O)        0.124    36.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_5/O
                         net (fo=4, routed)           0.332    36.453    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23_1
    SLICE_X91Y88         LUT6 (Prop_lut6_I5_O)        0.124    36.577 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33/O
                         net (fo=1, routed)           0.677    37.255    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33_n_0
    SLICE_X86Y89         LUT6 (Prop_lut6_I3_O)        0.124    37.379 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23/O
                         net (fo=4, routed)           0.503    37.882    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_8
    SLICE_X78Y89         LUT5 (Prop_lut5_I2_O)        0.124    38.006 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=3, routed)           0.711    38.717    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/FSM_sequential_cur_st[2]_i_5_0
    SLICE_X77Y89         LUT6 (Prop_lut6_I2_O)        0.124    38.841 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/FSM_sequential_cur_st[2]_i_9/O
                         net (fo=1, routed)           0.582    39.423    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/bus_state_reg_1
    SLICE_X75Y89         LUT6 (Prop_lut6_I4_O)        0.124    39.547 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/FSM_sequential_cur_st[2]_i_5/O
                         net (fo=9, routed)           0.584    40.131    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/bus_state_reg
    SLICE_X76Y83         LUT6 (Prop_lut6_I0_O)        0.124    40.255 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_i_3__0/O
                         net (fo=4, routed)           0.421    40.676    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X77Y83         LUT2 (Prop_lut2_I0_O)        0.124    40.800 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=3, routed)           0.524    41.323    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_4
    SLICE_X77Y76         LUT4 (Prop_lut4_I0_O)        0.124    41.447 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=16, routed)          1.351    42.798    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X79Y74         LUT5 (Prop_lut5_I4_O)        0.124    42.922 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s5_req_pend_tmp_i_2/O
                         net (fo=2, routed)           0.415    43.337    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s5_req
    SLICE_X79Y72         LUT3 (Prop_lut3_I0_O)        0.124    43.461 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_3/O
                         net (fo=8, routed)           1.214    44.675    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_3_n_0
    SLICE_X79Y67         LUT2 (Prop_lut2_I0_O)        0.154    44.829 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[21]_i_2/O
                         net (fo=6, routed)           0.592    45.421    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s5_sel
    SLICE_X78Y68         LUT4 (Prop_lut4_I1_O)        0.327    45.748 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.653    46.401    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[32]_i_8_n_0
    SLICE_X81Y67         LUT4 (Prop_lut4_I1_O)        0.124    46.525 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_4/O
                         net (fo=3, routed)           0.580    47.105    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_4_n_0
    SLICE_X83Y69         LUT2 (Prop_lut2_I1_O)        0.124    47.229 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8/O
                         net (fo=4, routed)           0.322    47.552    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8_n_0
    SLICE_X83Y71         LUT3 (Prop_lut3_I2_O)        0.124    47.676 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[41]_i_3/O
                         net (fo=4, routed)           0.601    48.277    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[41]_i_3_n_0
    SLICE_X82Y70         LUT4 (Prop_lut4_I0_O)        0.124    48.401 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5/O
                         net (fo=3, routed)           0.323    48.724    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5_n_0
    SLICE_X80Y70         LUT6 (Prop_lut6_I5_O)        0.124    48.848 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hwdata_vld_i_13/O
                         net (fo=34, routed)          0.788    49.636    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_8_0
    SLICE_X77Y70         LUT4 (Prop_lut4_I1_O)        0.124    49.760 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_34/O
                         net (fo=1, routed)           0.596    50.357    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_34_n_0
    SLICE_X75Y71         LUT6 (Prop_lut6_I4_O)        0.124    50.481 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_25/O
                         net (fo=2, routed)           0.982    51.462    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[6]
    SLICE_X72Y70         LUT6 (Prop_lut6_I5_O)        0.124    51.586 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[12]_i_10/O
                         net (fo=3, routed)           0.683    52.269    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[12]_i_10_n_0
    SLICE_X72Y71         LUT6 (Prop_lut6_I5_O)        0.124    52.393 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_6/O
                         net (fo=1, routed)           0.562    52.955    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[4]_rep__1_0
    SLICE_X70Y73         LUT5 (Prop_lut5_I1_O)        0.124    53.079 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3/O
                         net (fo=30, routed)          1.067    54.146    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3_n_0
    SLICE_X69Y73         LUT2 (Prop_lut2_I1_O)        0.153    54.299 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_1/O
                         net (fo=1, routed)           0.520    54.820    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[30]_0[21]
    SLICE_X67Y73         FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.694    55.783    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/POUT_EHS_OBUF_BUFG
    SLICE_X67Y73         FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[30]/C
                         clock pessimism              0.224    56.007    
                         clock uncertainty           -0.035    55.972    
    SLICE_X67Y73         FDCE (Setup_fdce_C_D)       -0.284    55.688    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[30]
  -------------------------------------------------------------------
                         required time                         55.688    
                         arrival time                         -54.820    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/rp_reg[2]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        48.396ns  (logic 11.061ns (22.855%)  route 37.335ns (77.145%))
  Logic Levels:           62  (CARRY4=12 LUT2=3 LUT3=4 LUT4=13 LUT5=7 LUT6=18 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.783ns = ( 55.783 - 50.000 ) 
    Source Clock Delay      (SCD):    6.401ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       2.103     6.401    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/POUT_EHS_OBUF_BUFG
    SLICE_X39Y20         FDCE                                         r  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/rp_reg[2]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDCE (Prop_fdce_C_Q)         0.419     6.820 r  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/rp_reg[2]_rep__3/Q
                         net (fo=128, routed)         2.589     9.409    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/rp_reg[2]_rep__3_n_0
    SLICE_X77Y50         MUXF7 (Prop_muxf7_S_O)       0.468     9.877 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_241/O
                         net (fo=1, routed)           0.000     9.877    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_241_n_0
    SLICE_X77Y50         MUXF8 (Prop_muxf8_I0_O)      0.104     9.981 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_181/O
                         net (fo=1, routed)           2.464    12.445    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_181_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I1_O)        0.316    12.761 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata[23]_i_110/O
                         net (fo=1, routed)           0.000    12.761    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata[23]_i_110_n_0
    SLICE_X49Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    12.973 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_54/O
                         net (fo=1, routed)           1.326    14.299    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_54_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I0_O)        0.299    14.598 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata[23]_i_27/O
                         net (fo=3, routed)           0.984    15.581    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dummy0_hmain0_s7_hrdata[19]
    SLICE_X62Y64         LUT4 (Prop_lut4_I3_O)        0.124    15.705 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/entry_inst[7]_i_19/O
                         net (fo=1, routed)           1.061    16.766    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/x_reg_dout[23]_i_3
    SLICE_X68Y69         LUT6 (Prop_lut6_I2_O)        0.124    16.890 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/entry_inst[7]_i_8/O
                         net (fo=2, routed)           0.867    17.758    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hrdata[23]
    SLICE_X76Y75         LUT4 (Prop_lut4_I1_O)        0.124    17.882 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[23]_i_3/O
                         net (fo=1, routed)           0.708    18.590    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[23]
    SLICE_X78Y81         LUT6 (Prop_lut6_I0_O)        0.124    18.714 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[23]_i_2/O
                         net (fo=4, routed)           0.678    19.392    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/vic_sel_ff_reg_1[7]
    SLICE_X79Y81         LUT6 (Prop_lut6_I3_O)        0.124    19.516 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[31]_i_13/O
                         net (fo=26, routed)          0.889    20.404    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/ldst_size_buffer_reg[0]
    SLICE_X81Y81         LUT6 (Prop_lut6_I2_O)        0.124    20.528 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2/O
                         net (fo=3, routed)           0.626    21.154    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_27[0]
    SLICE_X86Y80         LUT4 (Prop_lut4_I0_O)        0.124    21.278 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[8]_i_1/O
                         net (fo=21, routed)          0.673    21.951    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[8]
    SLICE_X87Y80         LUT4 (Prop_lut4_I1_O)        0.124    22.075 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[31]_i_23/O
                         net (fo=5, routed)           0.000    22.075    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[2]_i_14_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.476 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.476    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13_n_0
    SLICE_X87Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.590 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.590    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.704 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.704    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_30_n_0
    SLICE_X87Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.818 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.818    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_409[0]
    SLICE_X87Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.932 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.932    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_421[0]
    SLICE_X87Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.245 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_27/O[3]
                         net (fo=4, routed)           0.825    24.070    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[4]_i_39_1[3]
    SLICE_X87Y85         LUT5 (Prop_lut5_I0_O)        0.331    24.401 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_291/O
                         net (fo=1, routed)           0.672    25.073    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[28]
    SLICE_X89Y83         LUT6 (Prop_lut6_I5_O)        0.332    25.405 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_204/O
                         net (fo=1, routed)           0.000    25.405    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_204_n_0
    SLICE_X89Y83         MUXF7 (Prop_muxf7_I1_O)      0.217    25.622 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_132/O
                         net (fo=1, routed)           0.000    25.622    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_132_n_0
    SLICE_X89Y83         MUXF8 (Prop_muxf8_I1_O)      0.094    25.716 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_72/O
                         net (fo=2, routed)           0.515    26.231    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_231
    SLICE_X91Y82         LUT6 (Prop_lut6_I2_O)        0.316    26.547 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_34/O
                         net (fo=64, routed)          0.980    27.527    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_onehot_cur_st_reg[1]_4
    SLICE_X92Y83         LUT6 (Prop_lut6_I5_O)        0.124    27.651 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_13/O
                         net (fo=8, routed)           0.630    28.282    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/mad_internal[31]_i_183_1
    SLICE_X94Y79         LUT5 (Prop_lut5_I4_O)        0.124    28.406 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/wb_data_buffer[31]_i_31/O
                         net (fo=31, routed)          1.123    29.529    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[31]_i_32
    SLICE_X98Y74         LUT3 (Prop_lut3_I2_O)        0.124    29.653 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_183/O
                         net (fo=4, routed)           0.529    30.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/wb_data_buffer[24]_i_6
    SLICE_X99Y74         LUT4 (Prop_lut4_I2_O)        0.124    30.306 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/wb_data_buffer[31]_i_32/O
                         net (fo=4, routed)           0.695    31.000    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/split_cnt_reg[2]
    SLICE_X99Y76         LUT4 (Prop_lut4_I2_O)        0.124    31.124 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/wb_data_buffer[31]_i_22/O
                         net (fo=3, routed)           0.561    31.686    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/wb_data_buffer[31]_i_22_n_0
    SLICE_X97Y77         LUT5 (Prop_lut5_I4_O)        0.124    31.810 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[3]_i_9/O
                         net (fo=1, routed)           0.660    32.469    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[3]_i_9_n_0
    SLICE_X96Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    33.064 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.064    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[4]_i_12[0]
    SLICE_X96Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.181 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.181    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.298 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.298    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X96Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.415 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.415    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7_n_0
    SLICE_X96Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.532 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.532    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[19]_i_6_n_0
    SLICE_X96Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    33.847 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[23]_i_6/O[3]
                         net (fo=7, routed)           0.821    34.668    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/alu_mad_adder_rst[23]
    SLICE_X95Y85         LUT4 (Prop_lut4_I2_O)        0.307    34.975 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_17/O
                         net (fo=1, routed)           0.149    35.124    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_17_n_0
    SLICE_X95Y85         LUT5 (Prop_lut5_I4_O)        0.124    35.248 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_12/O
                         net (fo=1, routed)           0.749    35.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_12_n_0
    SLICE_X91Y86         LUT4 (Prop_lut4_I3_O)        0.124    36.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_5/O
                         net (fo=4, routed)           0.332    36.453    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23_1
    SLICE_X91Y88         LUT6 (Prop_lut6_I5_O)        0.124    36.577 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33/O
                         net (fo=1, routed)           0.677    37.255    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33_n_0
    SLICE_X86Y89         LUT6 (Prop_lut6_I3_O)        0.124    37.379 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23/O
                         net (fo=4, routed)           0.503    37.882    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_8
    SLICE_X78Y89         LUT5 (Prop_lut5_I2_O)        0.124    38.006 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=3, routed)           0.711    38.717    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/FSM_sequential_cur_st[2]_i_5_0
    SLICE_X77Y89         LUT6 (Prop_lut6_I2_O)        0.124    38.841 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/FSM_sequential_cur_st[2]_i_9/O
                         net (fo=1, routed)           0.582    39.423    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/bus_state_reg_1
    SLICE_X75Y89         LUT6 (Prop_lut6_I4_O)        0.124    39.547 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/FSM_sequential_cur_st[2]_i_5/O
                         net (fo=9, routed)           0.584    40.131    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/bus_state_reg
    SLICE_X76Y83         LUT6 (Prop_lut6_I0_O)        0.124    40.255 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_i_3__0/O
                         net (fo=4, routed)           0.421    40.676    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X77Y83         LUT2 (Prop_lut2_I0_O)        0.124    40.800 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=3, routed)           0.524    41.323    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_4
    SLICE_X77Y76         LUT4 (Prop_lut4_I0_O)        0.124    41.447 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=16, routed)          1.351    42.798    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X79Y74         LUT5 (Prop_lut5_I4_O)        0.124    42.922 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s5_req_pend_tmp_i_2/O
                         net (fo=2, routed)           0.415    43.337    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s5_req
    SLICE_X79Y72         LUT3 (Prop_lut3_I0_O)        0.124    43.461 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_3/O
                         net (fo=8, routed)           1.214    44.675    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_3_n_0
    SLICE_X79Y67         LUT2 (Prop_lut2_I0_O)        0.154    44.829 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[21]_i_2/O
                         net (fo=6, routed)           0.592    45.421    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s5_sel
    SLICE_X78Y68         LUT4 (Prop_lut4_I1_O)        0.327    45.748 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.653    46.401    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[32]_i_8_n_0
    SLICE_X81Y67         LUT4 (Prop_lut4_I1_O)        0.124    46.525 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_4/O
                         net (fo=3, routed)           0.580    47.105    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_4_n_0
    SLICE_X83Y69         LUT2 (Prop_lut2_I1_O)        0.124    47.229 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8/O
                         net (fo=4, routed)           0.322    47.552    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8_n_0
    SLICE_X83Y71         LUT3 (Prop_lut3_I2_O)        0.124    47.676 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[41]_i_3/O
                         net (fo=4, routed)           0.601    48.277    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[41]_i_3_n_0
    SLICE_X82Y70         LUT4 (Prop_lut4_I0_O)        0.124    48.401 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5/O
                         net (fo=3, routed)           0.323    48.724    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5_n_0
    SLICE_X80Y70         LUT6 (Prop_lut6_I5_O)        0.124    48.848 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hwdata_vld_i_13/O
                         net (fo=34, routed)          0.788    49.636    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_8_0
    SLICE_X77Y70         LUT4 (Prop_lut4_I1_O)        0.124    49.760 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_34/O
                         net (fo=1, routed)           0.596    50.357    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_34_n_0
    SLICE_X75Y71         LUT6 (Prop_lut6_I4_O)        0.124    50.481 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_25/O
                         net (fo=2, routed)           0.982    51.462    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[6]
    SLICE_X72Y70         LUT6 (Prop_lut6_I5_O)        0.124    51.586 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[12]_i_10/O
                         net (fo=3, routed)           0.683    52.269    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[12]_i_10_n_0
    SLICE_X72Y71         LUT6 (Prop_lut6_I5_O)        0.124    52.393 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_6/O
                         net (fo=1, routed)           0.562    52.955    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[4]_rep__1_0
    SLICE_X70Y73         LUT5 (Prop_lut5_I1_O)        0.124    53.079 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3/O
                         net (fo=30, routed)          1.084    54.163    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3_n_0
    SLICE_X68Y73         LUT3 (Prop_lut3_I1_O)        0.153    54.316 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[2]_i_1/O
                         net (fo=1, routed)           0.481    54.797    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[30]_0[2]
    SLICE_X67Y73         FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.694    55.783    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/POUT_EHS_OBUF_BUFG
    SLICE_X67Y73         FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[2]/C
                         clock pessimism              0.224    56.007    
                         clock uncertainty           -0.035    55.972    
    SLICE_X67Y73         FDCE (Setup_fdce_C_D)       -0.274    55.698    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[2]
  -------------------------------------------------------------------
                         required time                         55.698    
                         arrival time                         -54.797    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/rp_reg[2]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        48.376ns  (logic 11.060ns (22.863%)  route 37.316ns (77.137%))
  Logic Levels:           62  (CARRY4=12 LUT2=3 LUT3=4 LUT4=13 LUT5=7 LUT6=18 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.781ns = ( 55.781 - 50.000 ) 
    Source Clock Delay      (SCD):    6.401ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       2.103     6.401    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/POUT_EHS_OBUF_BUFG
    SLICE_X39Y20         FDCE                                         r  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/rp_reg[2]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDCE (Prop_fdce_C_Q)         0.419     6.820 r  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/rp_reg[2]_rep__3/Q
                         net (fo=128, routed)         2.589     9.409    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/rp_reg[2]_rep__3_n_0
    SLICE_X77Y50         MUXF7 (Prop_muxf7_S_O)       0.468     9.877 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_241/O
                         net (fo=1, routed)           0.000     9.877    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_241_n_0
    SLICE_X77Y50         MUXF8 (Prop_muxf8_I0_O)      0.104     9.981 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_181/O
                         net (fo=1, routed)           2.464    12.445    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_181_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I1_O)        0.316    12.761 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata[23]_i_110/O
                         net (fo=1, routed)           0.000    12.761    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata[23]_i_110_n_0
    SLICE_X49Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    12.973 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_54/O
                         net (fo=1, routed)           1.326    14.299    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_54_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I0_O)        0.299    14.598 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata[23]_i_27/O
                         net (fo=3, routed)           0.984    15.581    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dummy0_hmain0_s7_hrdata[19]
    SLICE_X62Y64         LUT4 (Prop_lut4_I3_O)        0.124    15.705 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/entry_inst[7]_i_19/O
                         net (fo=1, routed)           1.061    16.766    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/x_reg_dout[23]_i_3
    SLICE_X68Y69         LUT6 (Prop_lut6_I2_O)        0.124    16.890 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/entry_inst[7]_i_8/O
                         net (fo=2, routed)           0.867    17.758    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hrdata[23]
    SLICE_X76Y75         LUT4 (Prop_lut4_I1_O)        0.124    17.882 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[23]_i_3/O
                         net (fo=1, routed)           0.708    18.590    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[23]
    SLICE_X78Y81         LUT6 (Prop_lut6_I0_O)        0.124    18.714 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[23]_i_2/O
                         net (fo=4, routed)           0.678    19.392    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/vic_sel_ff_reg_1[7]
    SLICE_X79Y81         LUT6 (Prop_lut6_I3_O)        0.124    19.516 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[31]_i_13/O
                         net (fo=26, routed)          0.889    20.404    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/ldst_size_buffer_reg[0]
    SLICE_X81Y81         LUT6 (Prop_lut6_I2_O)        0.124    20.528 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2/O
                         net (fo=3, routed)           0.626    21.154    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_27[0]
    SLICE_X86Y80         LUT4 (Prop_lut4_I0_O)        0.124    21.278 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[8]_i_1/O
                         net (fo=21, routed)          0.673    21.951    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[8]
    SLICE_X87Y80         LUT4 (Prop_lut4_I1_O)        0.124    22.075 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[31]_i_23/O
                         net (fo=5, routed)           0.000    22.075    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[2]_i_14_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.476 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.476    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13_n_0
    SLICE_X87Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.590 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.590    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.704 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.704    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_30_n_0
    SLICE_X87Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.818 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.818    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_409[0]
    SLICE_X87Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.932 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.932    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_421[0]
    SLICE_X87Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.245 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_27/O[3]
                         net (fo=4, routed)           0.825    24.070    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[4]_i_39_1[3]
    SLICE_X87Y85         LUT5 (Prop_lut5_I0_O)        0.331    24.401 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_291/O
                         net (fo=1, routed)           0.672    25.073    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[28]
    SLICE_X89Y83         LUT6 (Prop_lut6_I5_O)        0.332    25.405 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_204/O
                         net (fo=1, routed)           0.000    25.405    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_204_n_0
    SLICE_X89Y83         MUXF7 (Prop_muxf7_I1_O)      0.217    25.622 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_132/O
                         net (fo=1, routed)           0.000    25.622    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_132_n_0
    SLICE_X89Y83         MUXF8 (Prop_muxf8_I1_O)      0.094    25.716 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_72/O
                         net (fo=2, routed)           0.515    26.231    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_231
    SLICE_X91Y82         LUT6 (Prop_lut6_I2_O)        0.316    26.547 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_34/O
                         net (fo=64, routed)          0.980    27.527    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_onehot_cur_st_reg[1]_4
    SLICE_X92Y83         LUT6 (Prop_lut6_I5_O)        0.124    27.651 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_13/O
                         net (fo=8, routed)           0.630    28.282    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/mad_internal[31]_i_183_1
    SLICE_X94Y79         LUT5 (Prop_lut5_I4_O)        0.124    28.406 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/wb_data_buffer[31]_i_31/O
                         net (fo=31, routed)          1.123    29.529    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[31]_i_32
    SLICE_X98Y74         LUT3 (Prop_lut3_I2_O)        0.124    29.653 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_183/O
                         net (fo=4, routed)           0.529    30.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/wb_data_buffer[24]_i_6
    SLICE_X99Y74         LUT4 (Prop_lut4_I2_O)        0.124    30.306 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/wb_data_buffer[31]_i_32/O
                         net (fo=4, routed)           0.695    31.000    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/split_cnt_reg[2]
    SLICE_X99Y76         LUT4 (Prop_lut4_I2_O)        0.124    31.124 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/wb_data_buffer[31]_i_22/O
                         net (fo=3, routed)           0.561    31.686    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/wb_data_buffer[31]_i_22_n_0
    SLICE_X97Y77         LUT5 (Prop_lut5_I4_O)        0.124    31.810 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[3]_i_9/O
                         net (fo=1, routed)           0.660    32.469    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[3]_i_9_n_0
    SLICE_X96Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    33.064 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.064    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[4]_i_12[0]
    SLICE_X96Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.181 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.181    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.298 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.298    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X96Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.415 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.415    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7_n_0
    SLICE_X96Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.532 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.532    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[19]_i_6_n_0
    SLICE_X96Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    33.847 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[23]_i_6/O[3]
                         net (fo=7, routed)           0.821    34.668    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/alu_mad_adder_rst[23]
    SLICE_X95Y85         LUT4 (Prop_lut4_I2_O)        0.307    34.975 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_17/O
                         net (fo=1, routed)           0.149    35.124    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_17_n_0
    SLICE_X95Y85         LUT5 (Prop_lut5_I4_O)        0.124    35.248 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_12/O
                         net (fo=1, routed)           0.749    35.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_12_n_0
    SLICE_X91Y86         LUT4 (Prop_lut4_I3_O)        0.124    36.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_5/O
                         net (fo=4, routed)           0.332    36.453    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23_1
    SLICE_X91Y88         LUT6 (Prop_lut6_I5_O)        0.124    36.577 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33/O
                         net (fo=1, routed)           0.677    37.255    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33_n_0
    SLICE_X86Y89         LUT6 (Prop_lut6_I3_O)        0.124    37.379 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23/O
                         net (fo=4, routed)           0.503    37.882    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_8
    SLICE_X78Y89         LUT5 (Prop_lut5_I2_O)        0.124    38.006 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=3, routed)           0.711    38.717    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/FSM_sequential_cur_st[2]_i_5_0
    SLICE_X77Y89         LUT6 (Prop_lut6_I2_O)        0.124    38.841 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/FSM_sequential_cur_st[2]_i_9/O
                         net (fo=1, routed)           0.582    39.423    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/bus_state_reg_1
    SLICE_X75Y89         LUT6 (Prop_lut6_I4_O)        0.124    39.547 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/FSM_sequential_cur_st[2]_i_5/O
                         net (fo=9, routed)           0.584    40.131    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/bus_state_reg
    SLICE_X76Y83         LUT6 (Prop_lut6_I0_O)        0.124    40.255 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_i_3__0/O
                         net (fo=4, routed)           0.421    40.676    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X77Y83         LUT2 (Prop_lut2_I0_O)        0.124    40.800 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=3, routed)           0.524    41.323    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_4
    SLICE_X77Y76         LUT4 (Prop_lut4_I0_O)        0.124    41.447 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=16, routed)          1.351    42.798    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X79Y74         LUT5 (Prop_lut5_I4_O)        0.124    42.922 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s5_req_pend_tmp_i_2/O
                         net (fo=2, routed)           0.415    43.337    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s5_req
    SLICE_X79Y72         LUT3 (Prop_lut3_I0_O)        0.124    43.461 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_3/O
                         net (fo=8, routed)           1.214    44.675    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_3_n_0
    SLICE_X79Y67         LUT2 (Prop_lut2_I0_O)        0.154    44.829 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[21]_i_2/O
                         net (fo=6, routed)           0.592    45.421    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s5_sel
    SLICE_X78Y68         LUT4 (Prop_lut4_I1_O)        0.327    45.748 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.653    46.401    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[32]_i_8_n_0
    SLICE_X81Y67         LUT4 (Prop_lut4_I1_O)        0.124    46.525 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_4/O
                         net (fo=3, routed)           0.580    47.105    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_4_n_0
    SLICE_X83Y69         LUT2 (Prop_lut2_I1_O)        0.124    47.229 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8/O
                         net (fo=4, routed)           0.322    47.552    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8_n_0
    SLICE_X83Y71         LUT3 (Prop_lut3_I2_O)        0.124    47.676 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[41]_i_3/O
                         net (fo=4, routed)           0.601    48.277    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[41]_i_3_n_0
    SLICE_X82Y70         LUT4 (Prop_lut4_I0_O)        0.124    48.401 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5/O
                         net (fo=3, routed)           0.323    48.724    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5_n_0
    SLICE_X80Y70         LUT6 (Prop_lut6_I5_O)        0.124    48.848 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hwdata_vld_i_13/O
                         net (fo=34, routed)          0.788    49.636    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_8_0
    SLICE_X77Y70         LUT4 (Prop_lut4_I1_O)        0.124    49.760 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_34/O
                         net (fo=1, routed)           0.596    50.357    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_34_n_0
    SLICE_X75Y71         LUT6 (Prop_lut6_I4_O)        0.124    50.481 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_25/O
                         net (fo=2, routed)           0.982    51.462    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[6]
    SLICE_X72Y70         LUT6 (Prop_lut6_I5_O)        0.124    51.586 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[12]_i_10/O
                         net (fo=3, routed)           0.683    52.269    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[12]_i_10_n_0
    SLICE_X72Y71         LUT6 (Prop_lut6_I5_O)        0.124    52.393 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_6/O
                         net (fo=1, routed)           0.562    52.955    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[4]_rep__1_0
    SLICE_X70Y73         LUT5 (Prop_lut5_I1_O)        0.124    53.079 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3/O
                         net (fo=30, routed)          1.038    54.117    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3_n_0
    SLICE_X69Y72         LUT3 (Prop_lut3_I1_O)        0.152    54.269 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[9]_i_1/O
                         net (fo=1, routed)           0.508    54.777    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[30]_0[9]
    SLICE_X69Y74         FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.692    55.781    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/POUT_EHS_OBUF_BUFG
    SLICE_X69Y74         FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[9]/C
                         clock pessimism              0.224    56.005    
                         clock uncertainty           -0.035    55.970    
    SLICE_X69Y74         FDCE (Setup_fdce_C_D)       -0.255    55.715    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[9]
  -------------------------------------------------------------------
                         required time                         55.715    
                         arrival time                         -54.777    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.985ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/rp_reg[2]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        48.361ns  (logic 10.784ns (22.299%)  route 37.577ns (77.701%))
  Logic Levels:           60  (CARRY4=12 LUT2=2 LUT3=3 LUT4=11 LUT5=9 LUT6=18 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.010ns = ( 56.010 - 50.000 ) 
    Source Clock Delay      (SCD):    6.401ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       2.103     6.401    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/POUT_EHS_OBUF_BUFG
    SLICE_X39Y20         FDCE                                         r  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/rp_reg[2]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDCE (Prop_fdce_C_Q)         0.419     6.820 r  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/rp_reg[2]_rep__3/Q
                         net (fo=128, routed)         2.589     9.409    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/rp_reg[2]_rep__3_n_0
    SLICE_X77Y50         MUXF7 (Prop_muxf7_S_O)       0.468     9.877 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_241/O
                         net (fo=1, routed)           0.000     9.877    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_241_n_0
    SLICE_X77Y50         MUXF8 (Prop_muxf8_I0_O)      0.104     9.981 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_181/O
                         net (fo=1, routed)           2.464    12.445    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_181_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I1_O)        0.316    12.761 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata[23]_i_110/O
                         net (fo=1, routed)           0.000    12.761    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata[23]_i_110_n_0
    SLICE_X49Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    12.973 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_54/O
                         net (fo=1, routed)           1.326    14.299    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_54_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I0_O)        0.299    14.598 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata[23]_i_27/O
                         net (fo=3, routed)           0.984    15.581    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dummy0_hmain0_s7_hrdata[19]
    SLICE_X62Y64         LUT4 (Prop_lut4_I3_O)        0.124    15.705 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/entry_inst[7]_i_19/O
                         net (fo=1, routed)           1.061    16.766    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/x_reg_dout[23]_i_3
    SLICE_X68Y69         LUT6 (Prop_lut6_I2_O)        0.124    16.890 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/entry_inst[7]_i_8/O
                         net (fo=2, routed)           0.867    17.758    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hrdata[23]
    SLICE_X76Y75         LUT4 (Prop_lut4_I1_O)        0.124    17.882 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[23]_i_3/O
                         net (fo=1, routed)           0.708    18.590    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[23]
    SLICE_X78Y81         LUT6 (Prop_lut6_I0_O)        0.124    18.714 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[23]_i_2/O
                         net (fo=4, routed)           0.678    19.392    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/vic_sel_ff_reg_1[7]
    SLICE_X79Y81         LUT6 (Prop_lut6_I3_O)        0.124    19.516 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[31]_i_13/O
                         net (fo=26, routed)          0.889    20.404    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/ldst_size_buffer_reg[0]
    SLICE_X81Y81         LUT6 (Prop_lut6_I2_O)        0.124    20.528 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2/O
                         net (fo=3, routed)           0.626    21.154    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_27[0]
    SLICE_X86Y80         LUT4 (Prop_lut4_I0_O)        0.124    21.278 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[8]_i_1/O
                         net (fo=21, routed)          0.673    21.951    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[8]
    SLICE_X87Y80         LUT4 (Prop_lut4_I1_O)        0.124    22.075 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[31]_i_23/O
                         net (fo=5, routed)           0.000    22.075    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[2]_i_14_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.476 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.476    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13_n_0
    SLICE_X87Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.590 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.590    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.704 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.704    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_30_n_0
    SLICE_X87Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.818 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.818    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_409[0]
    SLICE_X87Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.932 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.932    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_421[0]
    SLICE_X87Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.245 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_27/O[3]
                         net (fo=4, routed)           0.825    24.070    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[4]_i_39_1[3]
    SLICE_X87Y85         LUT5 (Prop_lut5_I0_O)        0.331    24.401 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_291/O
                         net (fo=1, routed)           0.672    25.073    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[28]
    SLICE_X89Y83         LUT6 (Prop_lut6_I5_O)        0.332    25.405 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_204/O
                         net (fo=1, routed)           0.000    25.405    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_204_n_0
    SLICE_X89Y83         MUXF7 (Prop_muxf7_I1_O)      0.217    25.622 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_132/O
                         net (fo=1, routed)           0.000    25.622    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_132_n_0
    SLICE_X89Y83         MUXF8 (Prop_muxf8_I1_O)      0.094    25.716 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_72/O
                         net (fo=2, routed)           0.515    26.231    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_231
    SLICE_X91Y82         LUT6 (Prop_lut6_I2_O)        0.316    26.547 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_34/O
                         net (fo=64, routed)          0.980    27.527    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_onehot_cur_st_reg[1]_4
    SLICE_X92Y83         LUT6 (Prop_lut6_I5_O)        0.124    27.651 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_13/O
                         net (fo=8, routed)           0.630    28.282    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/mad_internal[31]_i_183_1
    SLICE_X94Y79         LUT5 (Prop_lut5_I4_O)        0.124    28.406 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/wb_data_buffer[31]_i_31/O
                         net (fo=31, routed)          1.123    29.529    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[31]_i_32
    SLICE_X98Y74         LUT3 (Prop_lut3_I2_O)        0.124    29.653 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_183/O
                         net (fo=4, routed)           0.529    30.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/wb_data_buffer[24]_i_6
    SLICE_X99Y74         LUT4 (Prop_lut4_I2_O)        0.124    30.306 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/wb_data_buffer[31]_i_32/O
                         net (fo=4, routed)           0.695    31.000    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/split_cnt_reg[2]
    SLICE_X99Y76         LUT4 (Prop_lut4_I2_O)        0.124    31.124 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/wb_data_buffer[31]_i_22/O
                         net (fo=3, routed)           0.561    31.686    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/wb_data_buffer[31]_i_22_n_0
    SLICE_X97Y77         LUT5 (Prop_lut5_I4_O)        0.124    31.810 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[3]_i_9/O
                         net (fo=1, routed)           0.660    32.469    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[3]_i_9_n_0
    SLICE_X96Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    33.064 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.064    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[4]_i_12[0]
    SLICE_X96Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.181 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.181    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.298 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.298    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X96Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.415 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.415    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7_n_0
    SLICE_X96Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.532 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.532    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[19]_i_6_n_0
    SLICE_X96Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    33.847 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[23]_i_6/O[3]
                         net (fo=7, routed)           0.821    34.668    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/alu_mad_adder_rst[23]
    SLICE_X95Y85         LUT4 (Prop_lut4_I2_O)        0.307    34.975 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_17/O
                         net (fo=1, routed)           0.149    35.124    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_17_n_0
    SLICE_X95Y85         LUT5 (Prop_lut5_I4_O)        0.124    35.248 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_12/O
                         net (fo=1, routed)           0.749    35.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_12_n_0
    SLICE_X91Y86         LUT4 (Prop_lut4_I3_O)        0.124    36.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_5/O
                         net (fo=4, routed)           0.332    36.453    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23_1
    SLICE_X91Y88         LUT6 (Prop_lut6_I5_O)        0.124    36.577 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33/O
                         net (fo=1, routed)           0.677    37.255    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33_n_0
    SLICE_X86Y89         LUT6 (Prop_lut6_I3_O)        0.124    37.379 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23/O
                         net (fo=4, routed)           0.503    37.882    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_8
    SLICE_X78Y89         LUT5 (Prop_lut5_I2_O)        0.124    38.006 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=3, routed)           0.711    38.717    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/FSM_sequential_cur_st[2]_i_5_0
    SLICE_X77Y89         LUT6 (Prop_lut6_I2_O)        0.124    38.841 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/FSM_sequential_cur_st[2]_i_9/O
                         net (fo=1, routed)           0.582    39.423    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/bus_state_reg_1
    SLICE_X75Y89         LUT6 (Prop_lut6_I4_O)        0.124    39.547 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/FSM_sequential_cur_st[2]_i_5/O
                         net (fo=9, routed)           0.584    40.131    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/bus_state_reg
    SLICE_X76Y83         LUT6 (Prop_lut6_I0_O)        0.124    40.255 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_i_3__0/O
                         net (fo=4, routed)           0.421    40.676    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X77Y83         LUT2 (Prop_lut2_I0_O)        0.124    40.800 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=3, routed)           0.524    41.323    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_4
    SLICE_X77Y76         LUT4 (Prop_lut4_I0_O)        0.124    41.447 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=16, routed)          0.822    42.269    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X78Y76         LUT4 (Prop_lut4_I0_O)        0.124    42.393 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_14/O
                         net (fo=3, routed)           0.626    43.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_14_n_0
    SLICE_X80Y74         LUT5 (Prop_lut5_I3_O)        0.124    43.143 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s2_req_pend_tmp_i_2/O
                         net (fo=4, routed)           0.431    43.574    x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_ibus_if/m3_cur_st_reg[9]
    SLICE_X81Y72         LUT5 (Prop_lut5_I0_O)        0.124    43.698 r  x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_ibus_if/m3_cur_st[9]_i_2/O
                         net (fo=11, routed)          1.141    44.838    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st_reg[9]_0
    SLICE_X83Y69         LUT2 (Prop_lut2_I1_O)        0.154    44.992 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[10]_i_2/O
                         net (fo=5, routed)           0.532    45.525    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[10]_i_2_n_0
    SLICE_X82Y69         LUT4 (Prop_lut4_I2_O)        0.327    45.852 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[13]_i_4/O
                         net (fo=5, routed)           0.737    46.589    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[13]_i_4_n_0
    SLICE_X79Y65         LUT3 (Prop_lut3_I0_O)        0.124    46.713 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_6/O
                         net (fo=3, routed)           0.905    47.618    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_6_n_0
    SLICE_X74Y64         LUT3 (Prop_lut3_I2_O)        0.124    47.742 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_43/O
                         net (fo=21, routed)          0.671    48.413    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/m2_s4_cmd_cur
    SLICE_X73Y61         LUT6 (Prop_lut6_I3_O)        0.124    48.537 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/w_ram_size_tmp[0]_i_3__2/O
                         net (fo=1, routed)           0.626    49.163    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp_reg[0]_2
    SLICE_X71Y61         LUT6 (Prop_lut6_I4_O)        0.124    49.287 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp[0]_i_2__2/O
                         net (fo=3, routed)           1.051    50.339    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/hmain0_smc_s4_hsize[0]
    SLICE_X56Y61         LUT5 (Prop_lut5_I0_O)        0.124    50.463 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_39__1/O
                         net (fo=7, routed)           0.681    51.144    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_39__1_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I0_O)        0.124    51.268 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_84__0/O
                         net (fo=2, routed)           0.743    52.011    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_84__0_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I5_O)        0.124    52.135 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_4__3/O
                         net (fo=2, routed)           0.449    52.584    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_4__3_n_0
    SLICE_X45Y58         LUT5 (Prop_lut5_I4_O)        0.124    52.708 r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_3__11/O
                         net (fo=4, routed)           2.054    54.762    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_0_0[0]
    RAMB36_X2Y4          RAMB36E1                                     r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.921    56.010    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/POUT_EHS_OBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_0/CLKARDCLK
                         clock pessimism              0.304    56.314    
                         clock uncertainty           -0.035    56.279    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    55.747    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         55.747    
                         arrival time                         -54.762    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             0.988ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/rp_reg[2]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        48.304ns  (logic 11.058ns (22.892%)  route 37.246ns (77.108%))
  Logic Levels:           62  (CARRY4=12 LUT2=3 LUT3=4 LUT4=13 LUT5=7 LUT6=18 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.780ns = ( 55.780 - 50.000 ) 
    Source Clock Delay      (SCD):    6.401ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       2.103     6.401    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/POUT_EHS_OBUF_BUFG
    SLICE_X39Y20         FDCE                                         r  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/rp_reg[2]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDCE (Prop_fdce_C_Q)         0.419     6.820 r  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/rp_reg[2]_rep__3/Q
                         net (fo=128, routed)         2.589     9.409    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/rp_reg[2]_rep__3_n_0
    SLICE_X77Y50         MUXF7 (Prop_muxf7_S_O)       0.468     9.877 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_241/O
                         net (fo=1, routed)           0.000     9.877    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_241_n_0
    SLICE_X77Y50         MUXF8 (Prop_muxf8_I0_O)      0.104     9.981 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_181/O
                         net (fo=1, routed)           2.464    12.445    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_181_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I1_O)        0.316    12.761 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata[23]_i_110/O
                         net (fo=1, routed)           0.000    12.761    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata[23]_i_110_n_0
    SLICE_X49Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    12.973 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_54/O
                         net (fo=1, routed)           1.326    14.299    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_54_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I0_O)        0.299    14.598 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata[23]_i_27/O
                         net (fo=3, routed)           0.984    15.581    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dummy0_hmain0_s7_hrdata[19]
    SLICE_X62Y64         LUT4 (Prop_lut4_I3_O)        0.124    15.705 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/entry_inst[7]_i_19/O
                         net (fo=1, routed)           1.061    16.766    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/x_reg_dout[23]_i_3
    SLICE_X68Y69         LUT6 (Prop_lut6_I2_O)        0.124    16.890 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/entry_inst[7]_i_8/O
                         net (fo=2, routed)           0.867    17.758    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hrdata[23]
    SLICE_X76Y75         LUT4 (Prop_lut4_I1_O)        0.124    17.882 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[23]_i_3/O
                         net (fo=1, routed)           0.708    18.590    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[23]
    SLICE_X78Y81         LUT6 (Prop_lut6_I0_O)        0.124    18.714 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[23]_i_2/O
                         net (fo=4, routed)           0.678    19.392    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/vic_sel_ff_reg_1[7]
    SLICE_X79Y81         LUT6 (Prop_lut6_I3_O)        0.124    19.516 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[31]_i_13/O
                         net (fo=26, routed)          0.889    20.404    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/ldst_size_buffer_reg[0]
    SLICE_X81Y81         LUT6 (Prop_lut6_I2_O)        0.124    20.528 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2/O
                         net (fo=3, routed)           0.626    21.154    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_27[0]
    SLICE_X86Y80         LUT4 (Prop_lut4_I0_O)        0.124    21.278 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[8]_i_1/O
                         net (fo=21, routed)          0.673    21.951    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[8]
    SLICE_X87Y80         LUT4 (Prop_lut4_I1_O)        0.124    22.075 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[31]_i_23/O
                         net (fo=5, routed)           0.000    22.075    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[2]_i_14_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.476 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.476    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13_n_0
    SLICE_X87Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.590 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.590    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.704 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.704    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_30_n_0
    SLICE_X87Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.818 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.818    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_409[0]
    SLICE_X87Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.932 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.932    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_421[0]
    SLICE_X87Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.245 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_27/O[3]
                         net (fo=4, routed)           0.825    24.070    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[4]_i_39_1[3]
    SLICE_X87Y85         LUT5 (Prop_lut5_I0_O)        0.331    24.401 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_291/O
                         net (fo=1, routed)           0.672    25.073    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[28]
    SLICE_X89Y83         LUT6 (Prop_lut6_I5_O)        0.332    25.405 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_204/O
                         net (fo=1, routed)           0.000    25.405    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_204_n_0
    SLICE_X89Y83         MUXF7 (Prop_muxf7_I1_O)      0.217    25.622 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_132/O
                         net (fo=1, routed)           0.000    25.622    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_132_n_0
    SLICE_X89Y83         MUXF8 (Prop_muxf8_I1_O)      0.094    25.716 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_72/O
                         net (fo=2, routed)           0.515    26.231    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_231
    SLICE_X91Y82         LUT6 (Prop_lut6_I2_O)        0.316    26.547 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_34/O
                         net (fo=64, routed)          0.980    27.527    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_onehot_cur_st_reg[1]_4
    SLICE_X92Y83         LUT6 (Prop_lut6_I5_O)        0.124    27.651 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_13/O
                         net (fo=8, routed)           0.630    28.282    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/mad_internal[31]_i_183_1
    SLICE_X94Y79         LUT5 (Prop_lut5_I4_O)        0.124    28.406 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/wb_data_buffer[31]_i_31/O
                         net (fo=31, routed)          1.123    29.529    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[31]_i_32
    SLICE_X98Y74         LUT3 (Prop_lut3_I2_O)        0.124    29.653 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_183/O
                         net (fo=4, routed)           0.529    30.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/wb_data_buffer[24]_i_6
    SLICE_X99Y74         LUT4 (Prop_lut4_I2_O)        0.124    30.306 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/wb_data_buffer[31]_i_32/O
                         net (fo=4, routed)           0.695    31.000    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/split_cnt_reg[2]
    SLICE_X99Y76         LUT4 (Prop_lut4_I2_O)        0.124    31.124 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/wb_data_buffer[31]_i_22/O
                         net (fo=3, routed)           0.561    31.686    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/wb_data_buffer[31]_i_22_n_0
    SLICE_X97Y77         LUT5 (Prop_lut5_I4_O)        0.124    31.810 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[3]_i_9/O
                         net (fo=1, routed)           0.660    32.469    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[3]_i_9_n_0
    SLICE_X96Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    33.064 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.064    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[4]_i_12[0]
    SLICE_X96Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.181 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.181    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.298 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.298    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X96Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.415 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.415    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7_n_0
    SLICE_X96Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.532 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.532    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[19]_i_6_n_0
    SLICE_X96Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    33.847 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[23]_i_6/O[3]
                         net (fo=7, routed)           0.821    34.668    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/alu_mad_adder_rst[23]
    SLICE_X95Y85         LUT4 (Prop_lut4_I2_O)        0.307    34.975 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_17/O
                         net (fo=1, routed)           0.149    35.124    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_17_n_0
    SLICE_X95Y85         LUT5 (Prop_lut5_I4_O)        0.124    35.248 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_12/O
                         net (fo=1, routed)           0.749    35.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_12_n_0
    SLICE_X91Y86         LUT4 (Prop_lut4_I3_O)        0.124    36.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_5/O
                         net (fo=4, routed)           0.332    36.453    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23_1
    SLICE_X91Y88         LUT6 (Prop_lut6_I5_O)        0.124    36.577 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33/O
                         net (fo=1, routed)           0.677    37.255    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33_n_0
    SLICE_X86Y89         LUT6 (Prop_lut6_I3_O)        0.124    37.379 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23/O
                         net (fo=4, routed)           0.503    37.882    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_8
    SLICE_X78Y89         LUT5 (Prop_lut5_I2_O)        0.124    38.006 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=3, routed)           0.711    38.717    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/FSM_sequential_cur_st[2]_i_5_0
    SLICE_X77Y89         LUT6 (Prop_lut6_I2_O)        0.124    38.841 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/FSM_sequential_cur_st[2]_i_9/O
                         net (fo=1, routed)           0.582    39.423    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/bus_state_reg_1
    SLICE_X75Y89         LUT6 (Prop_lut6_I4_O)        0.124    39.547 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/FSM_sequential_cur_st[2]_i_5/O
                         net (fo=9, routed)           0.584    40.131    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/bus_state_reg
    SLICE_X76Y83         LUT6 (Prop_lut6_I0_O)        0.124    40.255 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_i_3__0/O
                         net (fo=4, routed)           0.421    40.676    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X77Y83         LUT2 (Prop_lut2_I0_O)        0.124    40.800 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=3, routed)           0.524    41.323    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_4
    SLICE_X77Y76         LUT4 (Prop_lut4_I0_O)        0.124    41.447 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=16, routed)          1.351    42.798    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X79Y74         LUT5 (Prop_lut5_I4_O)        0.124    42.922 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s5_req_pend_tmp_i_2/O
                         net (fo=2, routed)           0.415    43.337    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s5_req
    SLICE_X79Y72         LUT3 (Prop_lut3_I0_O)        0.124    43.461 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_3/O
                         net (fo=8, routed)           1.214    44.675    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_3_n_0
    SLICE_X79Y67         LUT2 (Prop_lut2_I0_O)        0.154    44.829 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[21]_i_2/O
                         net (fo=6, routed)           0.592    45.421    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s5_sel
    SLICE_X78Y68         LUT4 (Prop_lut4_I1_O)        0.327    45.748 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.653    46.401    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[32]_i_8_n_0
    SLICE_X81Y67         LUT4 (Prop_lut4_I1_O)        0.124    46.525 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_4/O
                         net (fo=3, routed)           0.580    47.105    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_4_n_0
    SLICE_X83Y69         LUT2 (Prop_lut2_I1_O)        0.124    47.229 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8/O
                         net (fo=4, routed)           0.322    47.552    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8_n_0
    SLICE_X83Y71         LUT3 (Prop_lut3_I2_O)        0.124    47.676 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[41]_i_3/O
                         net (fo=4, routed)           0.601    48.277    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[41]_i_3_n_0
    SLICE_X82Y70         LUT4 (Prop_lut4_I0_O)        0.124    48.401 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5/O
                         net (fo=3, routed)           0.323    48.724    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5_n_0
    SLICE_X80Y70         LUT6 (Prop_lut6_I5_O)        0.124    48.848 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hwdata_vld_i_13/O
                         net (fo=34, routed)          0.788    49.636    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_8_0
    SLICE_X77Y70         LUT4 (Prop_lut4_I1_O)        0.124    49.760 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_34/O
                         net (fo=1, routed)           0.596    50.357    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_34_n_0
    SLICE_X75Y71         LUT6 (Prop_lut6_I4_O)        0.124    50.481 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_25/O
                         net (fo=2, routed)           0.982    51.462    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[6]
    SLICE_X72Y70         LUT6 (Prop_lut6_I5_O)        0.124    51.586 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[12]_i_10/O
                         net (fo=3, routed)           0.683    52.269    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[12]_i_10_n_0
    SLICE_X72Y71         LUT6 (Prop_lut6_I5_O)        0.124    52.393 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_6/O
                         net (fo=1, routed)           0.562    52.955    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[4]_rep__1_0
    SLICE_X70Y73         LUT5 (Prop_lut5_I1_O)        0.124    53.079 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3/O
                         net (fo=30, routed)          0.969    54.049    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3_n_0
    SLICE_X71Y74         LUT3 (Prop_lut3_I1_O)        0.150    54.199 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[15]_i_1/O
                         net (fo=1, routed)           0.507    54.705    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[30]_0[15]
    SLICE_X71Y76         FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.691    55.780    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/POUT_EHS_OBUF_BUFG
    SLICE_X71Y76         FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[15]/C
                         clock pessimism              0.224    56.004    
                         clock uncertainty           -0.035    55.969    
    SLICE_X71Y76         FDCE (Setup_fdce_C_D)       -0.275    55.694    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[15]
  -------------------------------------------------------------------
                         required time                         55.694    
                         arrival time                         -54.705    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             1.040ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/rp_reg[2]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        48.290ns  (logic 11.058ns (22.899%)  route 37.232ns (77.101%))
  Logic Levels:           62  (CARRY4=12 LUT2=4 LUT3=3 LUT4=13 LUT5=7 LUT6=18 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.781ns = ( 55.781 - 50.000 ) 
    Source Clock Delay      (SCD):    6.401ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       2.103     6.401    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/POUT_EHS_OBUF_BUFG
    SLICE_X39Y20         FDCE                                         r  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/rp_reg[2]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDCE (Prop_fdce_C_Q)         0.419     6.820 r  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/rp_reg[2]_rep__3/Q
                         net (fo=128, routed)         2.589     9.409    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/rp_reg[2]_rep__3_n_0
    SLICE_X77Y50         MUXF7 (Prop_muxf7_S_O)       0.468     9.877 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_241/O
                         net (fo=1, routed)           0.000     9.877    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_241_n_0
    SLICE_X77Y50         MUXF8 (Prop_muxf8_I0_O)      0.104     9.981 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_181/O
                         net (fo=1, routed)           2.464    12.445    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_181_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I1_O)        0.316    12.761 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata[23]_i_110/O
                         net (fo=1, routed)           0.000    12.761    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata[23]_i_110_n_0
    SLICE_X49Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    12.973 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_54/O
                         net (fo=1, routed)           1.326    14.299    x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata_reg[23]_i_54_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I0_O)        0.299    14.598 f  x_pdu_top/x_main_bus_top/chord_top/bus_top/fifo/buffrdata[23]_i_27/O
                         net (fo=3, routed)           0.984    15.581    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dummy0_hmain0_s7_hrdata[19]
    SLICE_X62Y64         LUT4 (Prop_lut4_I3_O)        0.124    15.705 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/entry_inst[7]_i_19/O
                         net (fo=1, routed)           1.061    16.766    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/x_reg_dout[23]_i_3
    SLICE_X68Y69         LUT6 (Prop_lut6_I2_O)        0.124    16.890 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/entry_inst[7]_i_8/O
                         net (fo=2, routed)           0.867    17.758    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hrdata[23]
    SLICE_X76Y75         LUT4 (Prop_lut4_I1_O)        0.124    17.882 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[23]_i_3/O
                         net (fo=1, routed)           0.708    18.590    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[23]
    SLICE_X78Y81         LUT6 (Prop_lut6_I0_O)        0.124    18.714 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[23]_i_2/O
                         net (fo=4, routed)           0.678    19.392    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/vic_sel_ff_reg_1[7]
    SLICE_X79Y81         LUT6 (Prop_lut6_I3_O)        0.124    19.516 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[31]_i_13/O
                         net (fo=26, routed)          0.889    20.404    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/ldst_size_buffer_reg[0]
    SLICE_X81Y81         LUT6 (Prop_lut6_I2_O)        0.124    20.528 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2/O
                         net (fo=3, routed)           0.626    21.154    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_27[0]
    SLICE_X86Y80         LUT4 (Prop_lut4_I0_O)        0.124    21.278 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[8]_i_1/O
                         net (fo=21, routed)          0.673    21.951    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[8]
    SLICE_X87Y80         LUT4 (Prop_lut4_I1_O)        0.124    22.075 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[31]_i_23/O
                         net (fo=5, routed)           0.000    22.075    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[2]_i_14_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.476 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.476    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13_n_0
    SLICE_X87Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.590 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.590    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.704 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.704    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_30_n_0
    SLICE_X87Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.818 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.818    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_409[0]
    SLICE_X87Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.932 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.932    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_421[0]
    SLICE_X87Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.245 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_27/O[3]
                         net (fo=4, routed)           0.825    24.070    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[4]_i_39_1[3]
    SLICE_X87Y85         LUT5 (Prop_lut5_I0_O)        0.331    24.401 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_291/O
                         net (fo=1, routed)           0.672    25.073    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[28]
    SLICE_X89Y83         LUT6 (Prop_lut6_I5_O)        0.332    25.405 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_204/O
                         net (fo=1, routed)           0.000    25.405    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_204_n_0
    SLICE_X89Y83         MUXF7 (Prop_muxf7_I1_O)      0.217    25.622 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_132/O
                         net (fo=1, routed)           0.000    25.622    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_132_n_0
    SLICE_X89Y83         MUXF8 (Prop_muxf8_I1_O)      0.094    25.716 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_72/O
                         net (fo=2, routed)           0.515    26.231    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_231
    SLICE_X91Y82         LUT6 (Prop_lut6_I2_O)        0.316    26.547 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_34/O
                         net (fo=64, routed)          0.980    27.527    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_onehot_cur_st_reg[1]_4
    SLICE_X92Y83         LUT6 (Prop_lut6_I5_O)        0.124    27.651 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_13/O
                         net (fo=8, routed)           0.630    28.282    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/mad_internal[31]_i_183_1
    SLICE_X94Y79         LUT5 (Prop_lut5_I4_O)        0.124    28.406 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/wb_data_buffer[31]_i_31/O
                         net (fo=31, routed)          1.123    29.529    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[31]_i_32
    SLICE_X98Y74         LUT3 (Prop_lut3_I2_O)        0.124    29.653 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_183/O
                         net (fo=4, routed)           0.529    30.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/wb_data_buffer[24]_i_6
    SLICE_X99Y74         LUT4 (Prop_lut4_I2_O)        0.124    30.306 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/wb_data_buffer[31]_i_32/O
                         net (fo=4, routed)           0.695    31.000    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/split_cnt_reg[2]
    SLICE_X99Y76         LUT4 (Prop_lut4_I2_O)        0.124    31.124 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/wb_data_buffer[31]_i_22/O
                         net (fo=3, routed)           0.561    31.686    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/wb_data_buffer[31]_i_22_n_0
    SLICE_X97Y77         LUT5 (Prop_lut5_I4_O)        0.124    31.810 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[3]_i_9/O
                         net (fo=1, routed)           0.660    32.469    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[3]_i_9_n_0
    SLICE_X96Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    33.064 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.064    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[4]_i_12[0]
    SLICE_X96Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.181 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.181    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.298 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.298    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X96Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.415 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.415    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7_n_0
    SLICE_X96Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.532 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.532    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[19]_i_6_n_0
    SLICE_X96Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    33.847 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[23]_i_6/O[3]
                         net (fo=7, routed)           0.821    34.668    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/alu_mad_adder_rst[23]
    SLICE_X95Y85         LUT4 (Prop_lut4_I2_O)        0.307    34.975 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_17/O
                         net (fo=1, routed)           0.149    35.124    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_17_n_0
    SLICE_X95Y85         LUT5 (Prop_lut5_I4_O)        0.124    35.248 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_12/O
                         net (fo=1, routed)           0.749    35.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_12_n_0
    SLICE_X91Y86         LUT4 (Prop_lut4_I3_O)        0.124    36.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_5/O
                         net (fo=4, routed)           0.332    36.453    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23_1
    SLICE_X91Y88         LUT6 (Prop_lut6_I5_O)        0.124    36.577 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33/O
                         net (fo=1, routed)           0.677    37.255    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33_n_0
    SLICE_X86Y89         LUT6 (Prop_lut6_I3_O)        0.124    37.379 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23/O
                         net (fo=4, routed)           0.503    37.882    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_8
    SLICE_X78Y89         LUT5 (Prop_lut5_I2_O)        0.124    38.006 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=3, routed)           0.711    38.717    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/FSM_sequential_cur_st[2]_i_5_0
    SLICE_X77Y89         LUT6 (Prop_lut6_I2_O)        0.124    38.841 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/FSM_sequential_cur_st[2]_i_9/O
                         net (fo=1, routed)           0.582    39.423    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/bus_state_reg_1
    SLICE_X75Y89         LUT6 (Prop_lut6_I4_O)        0.124    39.547 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/FSM_sequential_cur_st[2]_i_5/O
                         net (fo=9, routed)           0.584    40.131    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/bus_state_reg
    SLICE_X76Y83         LUT6 (Prop_lut6_I0_O)        0.124    40.255 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_i_3__0/O
                         net (fo=4, routed)           0.421    40.676    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X77Y83         LUT2 (Prop_lut2_I0_O)        0.124    40.800 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=3, routed)           0.524    41.323    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_4
    SLICE_X77Y76         LUT4 (Prop_lut4_I0_O)        0.124    41.447 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=16, routed)          1.351    42.798    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X79Y74         LUT5 (Prop_lut5_I4_O)        0.124    42.922 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s5_req_pend_tmp_i_2/O
                         net (fo=2, routed)           0.415    43.337    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s5_req
    SLICE_X79Y72         LUT3 (Prop_lut3_I0_O)        0.124    43.461 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_3/O
                         net (fo=8, routed)           1.214    44.675    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_3_n_0
    SLICE_X79Y67         LUT2 (Prop_lut2_I0_O)        0.154    44.829 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[21]_i_2/O
                         net (fo=6, routed)           0.592    45.421    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s5_sel
    SLICE_X78Y68         LUT4 (Prop_lut4_I1_O)        0.327    45.748 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.653    46.401    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[32]_i_8_n_0
    SLICE_X81Y67         LUT4 (Prop_lut4_I1_O)        0.124    46.525 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_4/O
                         net (fo=3, routed)           0.580    47.105    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_4_n_0
    SLICE_X83Y69         LUT2 (Prop_lut2_I1_O)        0.124    47.229 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8/O
                         net (fo=4, routed)           0.322    47.552    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8_n_0
    SLICE_X83Y71         LUT3 (Prop_lut3_I2_O)        0.124    47.676 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[41]_i_3/O
                         net (fo=4, routed)           0.601    48.277    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[41]_i_3_n_0
    SLICE_X82Y70         LUT4 (Prop_lut4_I0_O)        0.124    48.401 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5/O
                         net (fo=3, routed)           0.323    48.724    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5_n_0
    SLICE_X80Y70         LUT6 (Prop_lut6_I5_O)        0.124    48.848 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hwdata_vld_i_13/O
                         net (fo=34, routed)          0.788    49.636    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_8_0
    SLICE_X77Y70         LUT4 (Prop_lut4_I1_O)        0.124    49.760 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_34/O
                         net (fo=1, routed)           0.596    50.357    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_34_n_0
    SLICE_X75Y71         LUT6 (Prop_lut6_I4_O)        0.124    50.481 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_25/O
                         net (fo=2, routed)           0.982    51.462    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[6]
    SLICE_X72Y70         LUT6 (Prop_lut6_I5_O)        0.124    51.586 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[12]_i_10/O
                         net (fo=3, routed)           0.683    52.269    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[12]_i_10_n_0
    SLICE_X72Y71         LUT6 (Prop_lut6_I5_O)        0.124    52.393 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_6/O
                         net (fo=1, routed)           0.562    52.955    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[4]_rep__1_0
    SLICE_X70Y73         LUT5 (Prop_lut5_I1_O)        0.124    53.079 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3/O
                         net (fo=30, routed)          0.949    54.028    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3_n_0
    SLICE_X69Y75         LUT2 (Prop_lut2_I1_O)        0.150    54.178 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[29]_i_1/O
                         net (fo=1, routed)           0.513    54.691    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[30]_0[20]
    SLICE_X66Y74         FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.692    55.781    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/POUT_EHS_OBUF_BUFG
    SLICE_X66Y74         FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[29]/C
                         clock pessimism              0.224    56.005    
                         clock uncertainty           -0.035    55.970    
    SLICE_X66Y74         FDCE (Setup_fdce_C_D)       -0.239    55.731    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[29]
  -------------------------------------------------------------------
                         required time                         55.731    
                         arrival time                         -54.691    
  -------------------------------------------------------------------
                         slack                                  1.040    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.720     1.921    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X7Y88          FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDCE (Prop_fdce_C_Q)         0.141     2.062 r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.145     2.207    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/ADDRD3
    SLICE_X6Y88          RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.998     2.468    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/WCLK
    SLICE_X6Y88          RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.534     1.934    
    SLICE_X6Y88          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.174    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.720     1.921    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X7Y88          FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDCE (Prop_fdce_C_Q)         0.141     2.062 r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.145     2.207    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/ADDRD3
    SLICE_X6Y88          RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.998     2.468    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/WCLK
    SLICE_X6Y88          RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.534     1.934    
    SLICE_X6Y88          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.174    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.720     1.921    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X7Y88          FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDCE (Prop_fdce_C_Q)         0.141     2.062 r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.145     2.207    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/ADDRD3
    SLICE_X6Y88          RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.998     2.468    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/WCLK
    SLICE_X6Y88          RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.534     1.934    
    SLICE_X6Y88          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.174    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.720     1.921    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X7Y88          FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDCE (Prop_fdce_C_Q)         0.141     2.062 r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.145     2.207    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/ADDRD3
    SLICE_X6Y88          RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.998     2.468    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/WCLK
    SLICE_X6Y88          RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.534     1.934    
    SLICE_X6Y88          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.174    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.720     1.921    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X7Y88          FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDCE (Prop_fdce_C_Q)         0.141     2.062 r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.145     2.207    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/ADDRD3
    SLICE_X6Y88          RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.998     2.468    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/WCLK
    SLICE_X6Y88          RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.534     1.934    
    SLICE_X6Y88          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.174    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.720     1.921    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X7Y88          FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDCE (Prop_fdce_C_Q)         0.141     2.062 r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.145     2.207    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/ADDRD3
    SLICE_X6Y88          RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.998     2.468    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/WCLK
    SLICE_X6Y88          RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.534     1.934    
    SLICE_X6Y88          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.174    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.720     1.921    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X7Y88          FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDCE (Prop_fdce_C_Q)         0.141     2.062 r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.145     2.207    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/ADDRD3
    SLICE_X6Y88          RAMS32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.998     2.468    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/WCLK
    SLICE_X6Y88          RAMS32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMD/CLK
                         clock pessimism             -0.534     1.934    
    SLICE_X6Y88          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     2.174    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.720     1.921    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X7Y88          FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDCE (Prop_fdce_C_Q)         0.141     2.062 r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.145     2.207    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/ADDRD3
    SLICE_X6Y88          RAMS32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.998     2.468    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/WCLK
    SLICE_X6Y88          RAMS32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism             -0.534     1.934    
    SLICE_X6Y88          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     2.174    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.611     1.811    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X37Y131        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y131        FDCE (Prop_fdce_C_Q)         0.141     1.952 r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/wr_ptr_reg[0]/Q
                         net (fo=28, routed)          0.217     2.170    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/ADDRD0
    SLICE_X36Y131        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.881     2.351    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/WCLK
    SLICE_X36Y131        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.527     1.824    
    SLICE_X36Y131        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.134    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.611     1.811    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X37Y131        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y131        FDCE (Prop_fdce_C_Q)         0.141     1.952 r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/wr_ptr_reg[0]/Q
                         net (fo=28, routed)          0.217     2.170    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/ADDRD0
    SLICE_X36Y131        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.881     2.351    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/WCLK
    SLICE_X36Y131        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.527     1.824    
    SLICE_X36Y131        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.134    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EHS
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { PIN_EHS }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X3Y16  x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y13  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X4Y10  x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y10  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X3Y12  x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X3Y13  x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y7   x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X5Y10  x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X4Y12  x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y15  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_2/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y88  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y88  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y88  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y88  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y88  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y88  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y88  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y88  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y87   x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y87   x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X8Y88   x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X8Y88   x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X8Y88   x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X8Y88   x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X8Y88   x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X8Y88   x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X8Y88   x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X8Y88   x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X8Y89   x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X8Y89   x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  JTAG_CLK
  To Clock:  JTAG_CLK

Setup :            0  Failing Endpoints,  Worst Slack      496.929ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             496.929ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg/D
                            (falling edge-triggered cell FDPE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (JTAG_CLK fall@500.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 0.992ns (32.042%)  route 2.104ns (67.958%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.572ns = ( 506.572 - 500.000 ) 
    Source Clock Delay      (SCD):    7.329ns
    Clock Pessimism Removal (CPR):    0.735ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.643     7.329    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X84Y113        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y113        FDRE (Prop_fdre_C_Q)         0.518     7.847 f  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[0]/Q
                         net (fo=14, routed)          1.299     9.146    x_cpu_top/CPU/x_cr_had_top/A15d/A59[0]
    SLICE_X84Y109        LUT3 (Prop_lut3_I1_O)        0.146     9.292 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5b_i_2/O
                         net (fo=1, routed)           0.805    10.097    x_cpu_top/CPU/x_cr_had_top/A15d/A5b_i_2_n_0
    SLICE_X84Y110        LUT6 (Prop_lut6_I1_O)        0.328    10.425 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5b_i_1/O
                         net (fo=1, routed)           0.000    10.425    x_cpu_top/CPU/x_cr_had_top/A15d/A5b3_out
    SLICE_X84Y110        FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK fall edge)
                                                    500.000   500.000 f  
    AA15                                              0.000   500.000 f  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000   500.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445   501.445 f  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511   504.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   505.047 f  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.525   506.572    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X84Y110        FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg/C  (IS_INVERTED)
                         clock pessimism              0.735   507.307    
                         clock uncertainty           -0.035   507.272    
    SLICE_X84Y110        FDPE (Setup_fdpe_C_D)        0.082   507.354    x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg
  -------------------------------------------------------------------
                         required time                        507.354    
                         arrival time                         -10.425    
  -------------------------------------------------------------------
                         slack                                496.929    

Slack (MET) :             987.924ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        12.015ns  (logic 1.376ns (11.452%)  route 10.639ns (88.548%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.579ns = ( 1006.579 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.329ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.643     7.329    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X84Y113        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y113        FDRE (Prop_fdre_C_Q)         0.478     7.807 r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/Q
                         net (fo=14, routed)          1.317     9.124    x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]_0
    SLICE_X85Y107        LUT4 (Prop_lut4_I0_O)        0.324     9.448 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_11/O
                         net (fo=23, routed)          1.513    10.961    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[3]
    SLICE_X88Y104        LUT6 (Prop_lut6_I1_O)        0.326    11.287 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[30]_i_2/O
                         net (fo=32, routed)          4.770    16.057    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[30]_i_2_n_0
    SLICE_X76Y100        LUT6 (Prop_lut6_I5_O)        0.124    16.181 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[14]_i_4/O
                         net (fo=1, routed)           3.039    19.220    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[14]_i_4_n_0
    SLICE_X76Y104        LUT5 (Prop_lut5_I4_O)        0.124    19.344 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[14]_i_1/O
                         net (fo=1, routed)           0.000    19.344    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[14]
    SLICE_X76Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.532  1006.579    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X76Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[14]/C
                         clock pessimism              0.647  1007.226    
                         clock uncertainty           -0.035  1007.191    
    SLICE_X76Y104        FDRE (Setup_fdre_C_D)        0.077  1007.268    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[14]
  -------------------------------------------------------------------
                         required time                       1007.268    
                         arrival time                         -19.344    
  -------------------------------------------------------------------
                         slack                                987.924    

Slack (MET) :             987.938ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        11.958ns  (logic 1.376ns (11.507%)  route 10.582ns (88.493%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.585ns = ( 1006.585 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.329ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.643     7.329    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X84Y113        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y113        FDRE (Prop_fdre_C_Q)         0.478     7.807 r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/Q
                         net (fo=14, routed)          1.317     9.124    x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]_0
    SLICE_X85Y107        LUT4 (Prop_lut4_I0_O)        0.324     9.448 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_11/O
                         net (fo=23, routed)          1.742    11.190    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[3]
    SLICE_X89Y104        LUT6 (Prop_lut6_I2_O)        0.326    11.516 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_7/O
                         net (fo=22, routed)          3.374    14.890    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_7_n_0
    SLICE_X79Y104        LUT6 (Prop_lut6_I0_O)        0.124    15.014 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[24]_i_4/O
                         net (fo=1, routed)           4.149    19.164    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[24]_i_4_n_0
    SLICE_X71Y104        LUT3 (Prop_lut3_I2_O)        0.124    19.288 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[24]_i_1/O
                         net (fo=1, routed)           0.000    19.288    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[24]
    SLICE_X71Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.538  1006.585    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X71Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[24]/C
                         clock pessimism              0.647  1007.232    
                         clock uncertainty           -0.035  1007.197    
    SLICE_X71Y104        FDRE (Setup_fdre_C_D)        0.029  1007.226    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[24]
  -------------------------------------------------------------------
                         required time                       1007.226    
                         arrival time                         -19.288    
  -------------------------------------------------------------------
                         slack                                987.938    

Slack (MET) :             988.074ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        11.872ns  (logic 1.376ns (11.590%)  route 10.496ns (88.410%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.585ns = ( 1006.585 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.329ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.643     7.329    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X84Y113        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y113        FDRE (Prop_fdre_C_Q)         0.478     7.807 r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/Q
                         net (fo=14, routed)          1.317     9.124    x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]_0
    SLICE_X85Y107        LUT4 (Prop_lut4_I0_O)        0.324     9.448 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_11/O
                         net (fo=23, routed)          1.513    10.961    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[3]
    SLICE_X88Y104        LUT6 (Prop_lut6_I1_O)        0.326    11.287 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[30]_i_2/O
                         net (fo=32, routed)          4.601    15.888    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[30]_i_2_n_0
    SLICE_X76Y101        LUT6 (Prop_lut6_I5_O)        0.124    16.012 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_3/O
                         net (fo=1, routed)           3.065    19.077    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_3_n_0
    SLICE_X70Y103        LUT6 (Prop_lut6_I0_O)        0.124    19.201 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_2/O
                         net (fo=1, routed)           0.000    19.201    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[31]
    SLICE_X70Y103        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.538  1006.585    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X70Y103        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]/C
                         clock pessimism              0.647  1007.232    
                         clock uncertainty           -0.035  1007.197    
    SLICE_X70Y103        FDRE (Setup_fdre_C_D)        0.079  1007.276    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]
  -------------------------------------------------------------------
                         required time                       1007.276    
                         arrival time                         -19.201    
  -------------------------------------------------------------------
                         slack                                988.074    

Slack (MET) :             988.266ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        11.619ns  (logic 1.376ns (11.843%)  route 10.243ns (88.157%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.571ns = ( 1006.571 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.329ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.643     7.329    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X84Y113        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y113        FDRE (Prop_fdre_C_Q)         0.478     7.807 r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/Q
                         net (fo=14, routed)          1.317     9.124    x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]_0
    SLICE_X85Y107        LUT4 (Prop_lut4_I0_O)        0.324     9.448 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_11/O
                         net (fo=23, routed)          1.513    10.961    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[3]
    SLICE_X88Y104        LUT6 (Prop_lut6_I1_O)        0.326    11.287 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[30]_i_2/O
                         net (fo=32, routed)          4.723    16.010    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[30]_i_2_n_0
    SLICE_X79Y100        LUT6 (Prop_lut6_I2_O)        0.124    16.134 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[6]_i_4/O
                         net (fo=1, routed)           2.690    18.824    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[6]_i_4_n_0
    SLICE_X78Y105        LUT6 (Prop_lut6_I3_O)        0.124    18.948 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[6]_i_1/O
                         net (fo=1, routed)           0.000    18.948    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[6]
    SLICE_X78Y105        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.524  1006.571    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X78Y105        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[6]/C
                         clock pessimism              0.647  1007.218    
                         clock uncertainty           -0.035  1007.183    
    SLICE_X78Y105        FDRE (Setup_fdre_C_D)        0.031  1007.214    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[6]
  -------------------------------------------------------------------
                         required time                       1007.214    
                         arrival time                         -18.948    
  -------------------------------------------------------------------
                         slack                                988.266    

Slack (MET) :             988.373ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        11.505ns  (logic 1.376ns (11.960%)  route 10.129ns (88.040%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.566ns = ( 1006.566 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.329ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.643     7.329    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X84Y113        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y113        FDRE (Prop_fdre_C_Q)         0.478     7.807 r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/Q
                         net (fo=14, routed)          1.317     9.124    x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]_0
    SLICE_X85Y107        LUT4 (Prop_lut4_I0_O)        0.324     9.448 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_11/O
                         net (fo=23, routed)          1.513    10.961    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[3]
    SLICE_X88Y104        LUT6 (Prop_lut6_I1_O)        0.326    11.287 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[30]_i_2/O
                         net (fo=32, routed)          5.125    16.412    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[30]_i_2_n_0
    SLICE_X79Y100        LUT6 (Prop_lut6_I5_O)        0.124    16.536 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_3/O
                         net (fo=1, routed)           2.174    18.710    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_3_n_0
    SLICE_X83Y103        LUT6 (Prop_lut6_I1_O)        0.124    18.834 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_1/O
                         net (fo=1, routed)           0.000    18.834    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[0]
    SLICE_X83Y103        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.519  1006.566    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X83Y103        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
                         clock pessimism              0.647  1007.213    
                         clock uncertainty           -0.035  1007.178    
    SLICE_X83Y103        FDRE (Setup_fdre_C_D)        0.029  1007.207    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]
  -------------------------------------------------------------------
                         required time                       1007.207    
                         arrival time                         -18.834    
  -------------------------------------------------------------------
                         slack                                988.373    

Slack (MET) :             988.438ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        11.447ns  (logic 1.014ns (8.858%)  route 10.433ns (91.142%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.571ns = ( 1006.571 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.329ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.643     7.329    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X84Y113        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y113        FDRE (Prop_fdre_C_Q)         0.518     7.847 r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[0]/Q
                         net (fo=14, routed)          1.461     9.308    x_cpu_top/CPU/x_cr_had_top/A15d/A59[0]
    SLICE_X86Y107        LUT6 (Prop_lut6_I2_O)        0.124     9.432 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_12/O
                         net (fo=1, routed)           1.408    10.840    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_2_0
    SLICE_X86Y107        LUT5 (Prop_lut5_I0_O)        0.124    10.964 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_8/O
                         net (fo=32, routed)          3.560    14.524    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_8_n_0
    SLICE_X72Y104        LUT6 (Prop_lut6_I5_O)        0.124    14.648 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[7]_i_6/O
                         net (fo=1, routed)           4.004    18.652    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[7]_i_6_n_0
    SLICE_X78Y105        LUT6 (Prop_lut6_I4_O)        0.124    18.776 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[7]_i_1/O
                         net (fo=1, routed)           0.000    18.776    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[7]
    SLICE_X78Y105        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.524  1006.571    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X78Y105        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[7]/C
                         clock pessimism              0.647  1007.218    
                         clock uncertainty           -0.035  1007.183    
    SLICE_X78Y105        FDRE (Setup_fdre_C_D)        0.031  1007.214    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[7]
  -------------------------------------------------------------------
                         required time                       1007.214    
                         arrival time                         -18.776    
  -------------------------------------------------------------------
                         slack                                988.438    

Slack (MET) :             988.500ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        11.445ns  (logic 1.376ns (12.023%)  route 10.069ns (87.977%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.585ns = ( 1006.585 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.329ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.643     7.329    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X84Y113        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y113        FDRE (Prop_fdre_C_Q)         0.478     7.807 r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/Q
                         net (fo=14, routed)          1.317     9.124    x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]_0
    SLICE_X85Y107        LUT4 (Prop_lut4_I0_O)        0.324     9.448 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_11/O
                         net (fo=23, routed)          1.513    10.961    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[3]
    SLICE_X88Y104        LUT6 (Prop_lut6_I1_O)        0.326    11.287 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[30]_i_2/O
                         net (fo=32, routed)          4.010    15.297    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[30]_i_2_n_0
    SLICE_X77Y104        LUT6 (Prop_lut6_I2_O)        0.124    15.421 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_4/O
                         net (fo=1, routed)           3.229    18.650    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_4_n_0
    SLICE_X70Y103        LUT3 (Prop_lut3_I2_O)        0.124    18.774 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_1/O
                         net (fo=1, routed)           0.000    18.774    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[13]
    SLICE_X70Y103        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.538  1006.585    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X70Y103        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/C
                         clock pessimism              0.647  1007.232    
                         clock uncertainty           -0.035  1007.197    
    SLICE_X70Y103        FDRE (Setup_fdre_C_D)        0.077  1007.274    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]
  -------------------------------------------------------------------
                         required time                       1007.274    
                         arrival time                         -18.774    
  -------------------------------------------------------------------
                         slack                                988.500    

Slack (MET) :             988.501ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        11.379ns  (logic 1.014ns (8.911%)  route 10.365ns (91.089%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.566ns = ( 1006.566 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.329ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.643     7.329    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X84Y113        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y113        FDRE (Prop_fdre_C_Q)         0.518     7.847 r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[0]/Q
                         net (fo=14, routed)          1.461     9.308    x_cpu_top/CPU/x_cr_had_top/A15d/A59[0]
    SLICE_X86Y107        LUT6 (Prop_lut6_I2_O)        0.124     9.432 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_12/O
                         net (fo=1, routed)           1.408    10.840    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_2_0
    SLICE_X86Y107        LUT5 (Prop_lut5_I0_O)        0.124    10.964 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_8/O
                         net (fo=32, routed)          4.293    15.258    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_8_n_0
    SLICE_X73Y103        LUT6 (Prop_lut6_I0_O)        0.124    15.382 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[1]_i_5/O
                         net (fo=1, routed)           3.202    18.584    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[1]_i_5_n_0
    SLICE_X83Y104        LUT6 (Prop_lut6_I5_O)        0.124    18.708 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[1]_i_1/O
                         net (fo=1, routed)           0.000    18.708    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[1]
    SLICE_X83Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.519  1006.566    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X83Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                         clock pessimism              0.647  1007.213    
                         clock uncertainty           -0.035  1007.178    
    SLICE_X83Y104        FDRE (Setup_fdre_C_D)        0.031  1007.209    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]
  -------------------------------------------------------------------
                         required time                       1007.209    
                         arrival time                         -18.708    
  -------------------------------------------------------------------
                         slack                                988.501    

Slack (MET) :             988.518ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        11.413ns  (logic 1.376ns (12.057%)  route 10.037ns (87.943%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.571ns = ( 1006.571 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.329ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.643     7.329    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X84Y113        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y113        FDRE (Prop_fdre_C_Q)         0.478     7.807 r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/Q
                         net (fo=14, routed)          1.317     9.124    x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]_0
    SLICE_X85Y107        LUT4 (Prop_lut4_I0_O)        0.324     9.448 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_11/O
                         net (fo=23, routed)          1.513    10.961    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[3]
    SLICE_X88Y104        LUT6 (Prop_lut6_I1_O)        0.326    11.287 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[30]_i_2/O
                         net (fo=32, routed)          4.034    15.321    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[30]_i_2_n_0
    SLICE_X81Y99         LUT6 (Prop_lut6_I5_O)        0.124    15.445 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[11]_i_4/O
                         net (fo=1, routed)           3.173    18.618    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[11]_i_4_n_0
    SLICE_X80Y105        LUT5 (Prop_lut5_I4_O)        0.124    18.742 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[11]_i_1/O
                         net (fo=1, routed)           0.000    18.742    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[11]
    SLICE_X80Y105        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.524  1006.571    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X80Y105        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/C
                         clock pessimism              0.647  1007.218    
                         clock uncertainty           -0.035  1007.183    
    SLICE_X80Y105        FDRE (Setup_fdre_C_D)        0.077  1007.260    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]
  -------------------------------------------------------------------
                         required time                       1007.260    
                         arrival time                         -18.742    
  -------------------------------------------------------------------
                         slack                                988.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.697%)  route 0.126ns (40.303%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    2.679ns
    Clock Pessimism Removal (CPR):    0.706ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.563     2.679    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X85Y112        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y112        FDCE (Prop_fdce_C_Q)         0.141     2.820 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/Q
                         net (fo=7, routed)           0.126     2.945    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[5]
    SLICE_X84Y112        LUT6 (Prop_lut6_I5_O)        0.045     2.990 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[6]_i_1/O
                         net (fo=1, routed)           0.000     2.990    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[6]_i_1_n_0
    SLICE_X84Y112        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.832     3.398    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X84Y112        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[6]/C
                         clock pessimism             -0.706     2.692    
    SLICE_X84Y112        FDCE (Hold_fdce_C_D)         0.121     2.813    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.813    
                         arrival time                           2.990    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A18648_reg/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.595%)  route 0.130ns (38.405%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    0.704ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.562     2.678    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X84Y113        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A18648_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y113        FDRE (Prop_fdre_C_Q)         0.164     2.842 f  x_cpu_top/CPU/x_cr_had_top/A15d/A18648_reg/Q
                         net (fo=3, routed)           0.130     2.972    x_cpu_top/CPU/x_cr_had_top/A15d/A18648
    SLICE_X84Y112        LUT6 (Prop_lut6_I4_O)        0.045     3.017 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[4]_i_1/O
                         net (fo=1, routed)           0.000     3.017    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[4]_i_1_n_0
    SLICE_X84Y112        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.832     3.398    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X84Y112        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                         clock pessimism             -0.704     2.694    
    SLICE_X84Y112        FDCE (Hold_fdce_C_D)         0.121     2.815    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.815    
                         arrival time                           3.017    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.626%)  route 0.137ns (42.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    0.704ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.562     2.678    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X87Y113        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y113        FDCE (Prop_fdce_C_Q)         0.141     2.819 f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/Q
                         net (fo=8, routed)           0.137     2.956    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[1]
    SLICE_X85Y112        LUT6 (Prop_lut6_I3_O)        0.045     3.001 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[5]_i_1/O
                         net (fo=1, routed)           0.000     3.001    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[5]_i_1_n_0
    SLICE_X85Y112        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.832     3.398    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X85Y112        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/C
                         clock pessimism             -0.704     2.694    
    SLICE_X85Y112        FDCE (Hold_fdce_C_D)         0.092     2.786    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.786    
                         arrival time                           3.001    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A58_reg/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.582%)  route 0.143ns (43.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.400ns
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    0.704ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.562     2.678    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X85Y113        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y113        FDCE (Prop_fdce_C_Q)         0.141     2.819 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[7]/Q
                         net (fo=6, routed)           0.143     2.961    x_cpu_top/CPU_n_167
    SLICE_X85Y111        LUT6 (Prop_lut6_I1_O)        0.045     3.006 r  x_cpu_top/A58_i_1/O
                         net (fo=1, routed)           0.000     3.006    x_cpu_top/CPU/x_cr_had_top/A15d/A58_reg_0
    SLICE_X85Y111        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A58_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.834     3.400    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X85Y111        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A58_reg/C
                         clock pessimism             -0.704     2.696    
    SLICE_X85Y111        FDRE (Hold_fdre_C_D)         0.092     2.788    x_cpu_top/CPU/x_cr_had_top/A15d/A58_reg
  -------------------------------------------------------------------
                         required time                         -2.788    
                         arrival time                           3.006    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.929%)  route 0.152ns (42.071%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.396ns
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    0.704ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.562     2.678    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X84Y113        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y113        FDRE (Prop_fdre_C_Q)         0.164     2.842 r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[0]/Q
                         net (fo=14, routed)          0.152     2.994    x_cpu_top/CPU/x_cr_had_top/A15d/A59[0]
    SLICE_X84Y115        LUT5 (Prop_lut5_I3_O)        0.045     3.039 r  x_cpu_top/CPU/x_cr_had_top/A15d/A57[4]_i_1/O
                         net (fo=1, routed)           0.000     3.039    x_cpu_top/CPU/x_cr_had_top/A15d/A57[4]_i_1_n_0
    SLICE_X84Y115        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.830     3.396    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X84Y115        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[4]/C
                         clock pessimism             -0.704     2.692    
    SLICE_X84Y115        FDRE (Hold_fdre_C_D)         0.120     2.812    x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.812    
                         arrival time                           3.039    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.283%)  route 0.133ns (41.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.397ns
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    0.719ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.562     2.678    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X85Y113        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y113        FDCE (Prop_fdce_C_Q)         0.141     2.819 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]/Q
                         net (fo=3, routed)           0.133     2.952    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg_n_0_[5]
    SLICE_X85Y113        LUT5 (Prop_lut5_I2_O)        0.045     2.997 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a[5]_i_1/O
                         net (fo=1, routed)           0.000     2.997    x_cpu_top/CPU/x_cr_had_top/A15d/A5a[5]_i_1_n_0
    SLICE_X85Y113        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.831     3.397    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X85Y113        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]/C
                         clock pessimism             -0.719     2.678    
    SLICE_X85Y113        FDCE (Hold_fdce_C_D)         0.092     2.770    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.770    
                         arrival time                           2.997    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.199%)  route 0.134ns (41.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.397ns
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    0.719ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.562     2.678    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X86Y113        FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y113        FDPE (Prop_fdpe_C_Q)         0.141     2.819 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[4]/Q
                         net (fo=4, routed)           0.134     2.952    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg_n_0_[4]
    SLICE_X86Y113        LUT6 (Prop_lut6_I1_O)        0.045     2.997 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a[4]_i_1/O
                         net (fo=1, routed)           0.000     2.997    x_cpu_top/CPU/x_cr_had_top/A15d/A5a[4]_i_1_n_0
    SLICE_X86Y113        FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.831     3.397    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X86Y113        FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[4]/C
                         clock pessimism             -0.719     2.678    
    SLICE_X86Y113        FDPE (Hold_fdpe_C_D)         0.092     2.770    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.770    
                         arrival time                           2.997    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.663%)  route 0.181ns (49.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    0.704ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.562     2.678    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X87Y113        FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y113        FDPE (Prop_fdpe_C_Q)         0.141     2.819 f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[0]/Q
                         net (fo=8, routed)           0.181     3.000    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I0_O)        0.045     3.045 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[3]_i_1/O
                         net (fo=1, routed)           0.000     3.045    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[3]_i_1_n_0
    SLICE_X84Y112        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.832     3.398    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X84Y112        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/C
                         clock pessimism             -0.704     2.694    
    SLICE_X84Y112        FDCE (Hold_fdce_C_D)         0.121     2.815    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.815    
                         arrival time                           3.045    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg/D
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.738%)  route 0.159ns (43.262%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    0.704ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.562     2.678    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X84Y113        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y113        FDRE (Prop_fdre_C_Q)         0.164     2.842 r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[0]/Q
                         net (fo=14, routed)          0.159     3.001    x_cpu_top/CPU/x_cr_had_top/A15d/A75/A59[0]
    SLICE_X85Y112        LUT5 (Prop_lut5_I4_O)        0.045     3.046 r  x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_i_1/O
                         net (fo=1, routed)           0.000     3.046    x_cpu_top/CPU/x_cr_had_top/A15d/A75/A6b
    SLICE_X85Y112        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.832     3.398    x_cpu_top/CPU/x_cr_had_top/A15d/A75/padmux_cpu_jtg_tclk_BUFG
    SLICE_X85Y112        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg/C
                         clock pessimism             -0.704     2.694    
    SLICE_X85Y112        FDCE (Hold_fdce_C_D)         0.092     2.786    x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg
  -------------------------------------------------------------------
                         required time                         -2.786    
                         arrival time                           3.046    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.576%)  route 0.168ns (47.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.397ns
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    0.719ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.562     2.678    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X87Y113        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y113        FDCE (Prop_fdce_C_Q)         0.141     2.819 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/Q
                         net (fo=8, routed)           0.168     2.987    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[1]
    SLICE_X87Y113        LUT5 (Prop_lut5_I1_O)        0.045     3.032 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[1]_i_1/O
                         net (fo=1, routed)           0.000     3.032    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[1]_i_1_n_0
    SLICE_X87Y113        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.831     3.397    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X87Y113        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/C
                         clock pessimism             -0.719     2.678    
    SLICE_X87Y113        FDCE (Hold_fdce_C_D)         0.092     2.770    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.770    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         JTAG_CLK
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { PAD_JTAG_TCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y0  padmux_cpu_jtg_tclk_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X86Y112  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         1000.000    999.000    SLICE_X85Y112  x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X84Y113  x_cpu_top/CPU/x_cr_had_top/A15d/A18648_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X85Y111  x_cpu_top/CPU/x_cr_had_top/A15d/A18649_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X83Y103  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X76Y102  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X80Y105  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X80Y105  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X70Y103  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X85Y111  x_cpu_top/CPU/x_cr_had_top/A15d/A18649_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X75Y105  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X84Y109  x_cpu_top/CPU/x_cr_had_top/A15d/A55_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X84Y115  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X85Y111  x_cpu_top/CPU/x_cr_had_top/A15d/A58_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X86Y112  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         500.000     499.500    SLICE_X85Y112  x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X84Y113  x_cpu_top/CPU/x_cr_had_top/A15d/A18648_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X83Y103  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X76Y102  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X83Y103  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X83Y104  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X83Y104  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X82Y106  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X83Y103  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X83Y105  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[27]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X83Y104  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[28]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X83Y105  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X83Y103  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X84Y109  x_cpu_top/CPU/x_cr_had_top/A15d/A55_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  JTAG_CLK
  To Clock:  EHS

Setup :            0  Failing Endpoints,  Worst Slack       41.269ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.522ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.269ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        6.785ns  (logic 0.704ns (10.375%)  route 6.081ns (89.625%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 55.620 - 50.000 ) 
    Source Clock Delay      (SCD):    7.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.640     7.326    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X83Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y104        FDRE (Prop_fdre_C_Q)         0.456     7.782 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          2.526    10.308    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[1]
    SLICE_X77Y97         LUT6 (Prop_lut6_I2_O)        0.124    10.432 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          1.276    11.708    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[0]_0
    SLICE_X76Y99         LUT3 (Prop_lut3_I0_O)        0.124    11.832 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst[15]_i_1__1/O
                         net (fo=18, routed)          2.279    14.111    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst[15]_i_1__1_n_0
    SLICE_X87Y102        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.531    55.620    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/POUT_EHS_OBUF_BUFG
    SLICE_X87Y102        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[15]/C
                         clock pessimism              0.000    55.620    
                         clock uncertainty           -0.035    55.585    
    SLICE_X87Y102        FDRE (Setup_fdre_C_CE)      -0.205    55.380    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[15]
  -------------------------------------------------------------------
                         required time                         55.380    
                         arrival time                         -14.111    
  -------------------------------------------------------------------
                         slack                                 41.269    

Slack (MET) :             41.382ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 0.732ns (11.353%)  route 5.715ns (88.647%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.619ns = ( 55.619 - 50.000 ) 
    Source Clock Delay      (SCD):    7.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.640     7.326    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X83Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y104        FDRE (Prop_fdre_C_Q)         0.456     7.782 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          2.526    10.308    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[1]
    SLICE_X77Y97         LUT6 (Prop_lut6_I2_O)        0.124    10.432 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          1.276    11.708    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst_reg[0]_0
    SLICE_X76Y99         LUT3 (Prop_lut3_I0_O)        0.152    11.860 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst[15]_i_1/O
                         net (fo=18, routed)          1.913    13.773    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst[15]_i_1_n_0
    SLICE_X86Y103        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.530    55.619    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/POUT_EHS_OBUF_BUFG
    SLICE_X86Y103        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst_reg[0]/C
                         clock pessimism              0.000    55.619    
                         clock uncertainty           -0.035    55.584    
    SLICE_X86Y103        FDRE (Setup_fdre_C_CE)      -0.429    55.155    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst_reg[0]
  -------------------------------------------------------------------
                         required time                         55.155    
                         arrival time                         -13.773    
  -------------------------------------------------------------------
                         slack                                 41.382    

Slack (MET) :             41.432ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        6.419ns  (logic 0.734ns (11.435%)  route 5.685ns (88.565%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 55.620 - 50.000 ) 
    Source Clock Delay      (SCD):    7.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.640     7.326    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X83Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y104        FDRE (Prop_fdre_C_Q)         0.456     7.782 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          2.526    10.308    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[1]
    SLICE_X77Y97         LUT6 (Prop_lut6_I2_O)        0.124    10.432 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          0.812    11.244    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[0]_1
    SLICE_X77Y99         LUT3 (Prop_lut3_I0_O)        0.154    11.398 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst[15]_i_1__4/O
                         net (fo=18, routed)          2.347    13.745    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst[15]_i_1__4_n_0
    SLICE_X86Y100        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.531    55.620    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/POUT_EHS_OBUF_BUFG
    SLICE_X86Y100        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[0]/C
                         clock pessimism              0.000    55.620    
                         clock uncertainty           -0.035    55.585    
    SLICE_X86Y100        FDRE (Setup_fdre_C_CE)      -0.408    55.177    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[0]
  -------------------------------------------------------------------
                         required time                         55.177    
                         arrival time                         -13.745    
  -------------------------------------------------------------------
                         slack                                 41.432    

Slack (MET) :             41.432ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        6.419ns  (logic 0.734ns (11.435%)  route 5.685ns (88.565%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 55.620 - 50.000 ) 
    Source Clock Delay      (SCD):    7.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.640     7.326    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X83Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y104        FDRE (Prop_fdre_C_Q)         0.456     7.782 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          2.526    10.308    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[1]
    SLICE_X77Y97         LUT6 (Prop_lut6_I2_O)        0.124    10.432 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          0.812    11.244    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[0]_1
    SLICE_X77Y99         LUT3 (Prop_lut3_I0_O)        0.154    11.398 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst[15]_i_1__4/O
                         net (fo=18, routed)          2.347    13.745    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst[15]_i_1__4_n_0
    SLICE_X86Y100        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.531    55.620    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/POUT_EHS_OBUF_BUFG
    SLICE_X86Y100        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[6]/C
                         clock pessimism              0.000    55.620    
                         clock uncertainty           -0.035    55.585    
    SLICE_X86Y100        FDRE (Setup_fdre_C_CE)      -0.408    55.177    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[6]
  -------------------------------------------------------------------
                         required time                         55.177    
                         arrival time                         -13.745    
  -------------------------------------------------------------------
                         slack                                 41.432    

Slack (MET) :             41.518ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        6.369ns  (logic 0.734ns (11.525%)  route 5.635ns (88.475%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 55.620 - 50.000 ) 
    Source Clock Delay      (SCD):    7.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.640     7.326    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X83Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y104        FDRE (Prop_fdre_C_Q)         0.456     7.782 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          2.526    10.308    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[1]
    SLICE_X77Y97         LUT6 (Prop_lut6_I2_O)        0.124    10.432 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          0.812    11.244    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[0]_1
    SLICE_X77Y99         LUT3 (Prop_lut3_I0_O)        0.154    11.398 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst[15]_i_1__4/O
                         net (fo=18, routed)          2.297    13.695    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst[15]_i_1__4_n_0
    SLICE_X84Y102        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.531    55.620    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/POUT_EHS_OBUF_BUFG
    SLICE_X84Y102        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[15]/C
                         clock pessimism              0.000    55.620    
                         clock uncertainty           -0.035    55.585    
    SLICE_X84Y102        FDRE (Setup_fdre_C_CE)      -0.372    55.213    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[15]
  -------------------------------------------------------------------
                         required time                         55.213    
                         arrival time                         -13.695    
  -------------------------------------------------------------------
                         slack                                 41.518    

Slack (MET) :             41.518ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        6.369ns  (logic 0.734ns (11.525%)  route 5.635ns (88.475%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 55.620 - 50.000 ) 
    Source Clock Delay      (SCD):    7.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.640     7.326    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X83Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y104        FDRE (Prop_fdre_C_Q)         0.456     7.782 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          2.526    10.308    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[1]
    SLICE_X77Y97         LUT6 (Prop_lut6_I2_O)        0.124    10.432 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          0.812    11.244    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[0]_1
    SLICE_X77Y99         LUT3 (Prop_lut3_I0_O)        0.154    11.398 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst[15]_i_1__4/O
                         net (fo=18, routed)          2.297    13.695    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst[15]_i_1__4_n_0
    SLICE_X84Y102        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.531    55.620    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/POUT_EHS_OBUF_BUFG
    SLICE_X84Y102        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[8]/C
                         clock pessimism              0.000    55.620    
                         clock uncertainty           -0.035    55.585    
    SLICE_X84Y102        FDRE (Setup_fdre_C_CE)      -0.372    55.213    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[8]
  -------------------------------------------------------------------
                         required time                         55.213    
                         arrival time                         -13.695    
  -------------------------------------------------------------------
                         slack                                 41.518    

Slack (MET) :             41.530ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        6.300ns  (logic 0.732ns (11.619%)  route 5.568ns (88.381%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 55.620 - 50.000 ) 
    Source Clock Delay      (SCD):    7.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.640     7.326    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X83Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y104        FDRE (Prop_fdre_C_Q)         0.456     7.782 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          2.526    10.308    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[1]
    SLICE_X77Y97         LUT6 (Prop_lut6_I2_O)        0.124    10.432 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          1.276    11.708    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst_reg[0]_0
    SLICE_X76Y99         LUT3 (Prop_lut3_I0_O)        0.152    11.860 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst[15]_i_1/O
                         net (fo=18, routed)          1.766    13.626    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst[15]_i_1_n_0
    SLICE_X85Y101        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.531    55.620    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/POUT_EHS_OBUF_BUFG
    SLICE_X85Y101        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst_reg[15]/C
                         clock pessimism              0.000    55.620    
                         clock uncertainty           -0.035    55.585    
    SLICE_X85Y101        FDRE (Setup_fdre_C_CE)      -0.429    55.156    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst_reg[15]
  -------------------------------------------------------------------
                         required time                         55.156    
                         arrival time                         -13.626    
  -------------------------------------------------------------------
                         slack                                 41.530    

Slack (MET) :             41.530ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        6.300ns  (logic 0.732ns (11.619%)  route 5.568ns (88.381%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 55.620 - 50.000 ) 
    Source Clock Delay      (SCD):    7.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.640     7.326    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X83Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y104        FDRE (Prop_fdre_C_Q)         0.456     7.782 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          2.526    10.308    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[1]
    SLICE_X77Y97         LUT6 (Prop_lut6_I2_O)        0.124    10.432 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          1.276    11.708    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst_reg[0]_0
    SLICE_X76Y99         LUT3 (Prop_lut3_I0_O)        0.152    11.860 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst[15]_i_1/O
                         net (fo=18, routed)          1.766    13.626    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst[15]_i_1_n_0
    SLICE_X85Y101        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.531    55.620    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/POUT_EHS_OBUF_BUFG
    SLICE_X85Y101        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst_reg[1]/C
                         clock pessimism              0.000    55.620    
                         clock uncertainty           -0.035    55.585    
    SLICE_X85Y101        FDRE (Setup_fdre_C_CE)      -0.429    55.156    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst_reg[1]
  -------------------------------------------------------------------
                         required time                         55.156    
                         arrival time                         -13.626    
  -------------------------------------------------------------------
                         slack                                 41.530    

Slack (MET) :             41.530ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        6.300ns  (logic 0.732ns (11.619%)  route 5.568ns (88.381%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 55.620 - 50.000 ) 
    Source Clock Delay      (SCD):    7.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.640     7.326    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X83Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y104        FDRE (Prop_fdre_C_Q)         0.456     7.782 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          2.526    10.308    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[1]
    SLICE_X77Y97         LUT6 (Prop_lut6_I2_O)        0.124    10.432 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          1.276    11.708    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst_reg[0]_0
    SLICE_X76Y99         LUT3 (Prop_lut3_I0_O)        0.152    11.860 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst[15]_i_1/O
                         net (fo=18, routed)          1.766    13.626    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst[15]_i_1_n_0
    SLICE_X85Y101        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.531    55.620    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/POUT_EHS_OBUF_BUFG
    SLICE_X85Y101        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst_reg[8]/C
                         clock pessimism              0.000    55.620    
                         clock uncertainty           -0.035    55.585    
    SLICE_X85Y101        FDRE (Setup_fdre_C_CE)      -0.429    55.156    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst_reg[8]
  -------------------------------------------------------------------
                         required time                         55.156    
                         arrival time                         -13.626    
  -------------------------------------------------------------------
                         slack                                 41.530    

Slack (MET) :             41.530ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        6.300ns  (logic 0.732ns (11.619%)  route 5.568ns (88.381%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 55.620 - 50.000 ) 
    Source Clock Delay      (SCD):    7.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.640     7.326    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X83Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y104        FDRE (Prop_fdre_C_Q)         0.456     7.782 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          2.526    10.308    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[1]
    SLICE_X77Y97         LUT6 (Prop_lut6_I2_O)        0.124    10.432 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          1.276    11.708    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst_reg[0]_0
    SLICE_X76Y99         LUT3 (Prop_lut3_I0_O)        0.152    11.860 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst[15]_i_1/O
                         net (fo=18, routed)          1.766    13.626    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst[15]_i_1_n_0
    SLICE_X85Y101        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.531    55.620    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/POUT_EHS_OBUF_BUFG
    SLICE_X85Y101        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst_reg[9]/C
                         clock pessimism              0.000    55.620    
                         clock uncertainty           -0.035    55.585    
    SLICE_X85Y101        FDRE (Setup_fdre_C_CE)      -0.429    55.156    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst_reg[9]
  -------------------------------------------------------------------
                         required time                         55.156    
                         arrival time                         -13.626    
  -------------------------------------------------------------------
                         slack                                 41.530    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A18597_reg/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    2.679ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.563     2.679    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X86Y112        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y112        FDCE (Prop_fdce_C_Q)         0.141     2.820 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/Q
                         net (fo=1, routed)           0.119     2.939    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg_n_0
    SLICE_X86Y111        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A18597_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.836     2.306    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/POUT_EHS_OBUF_BUFG
    SLICE_X86Y111        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A18597_reg/C
                         clock pessimism              0.000     2.306    
                         clock uncertainty            0.035     2.342    
    SLICE_X86Y111        FDCE (Hold_fdce_C_D)         0.075     2.417    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A18597_reg
  -------------------------------------------------------------------
                         required time                         -2.417    
                         arrival time                           2.939    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A18621_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    2.681ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.565     2.681    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X83Y105        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.141     2.822 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[27]/Q
                         net (fo=10, routed)          0.120     2.942    x_cpu_top/CPU/x_cr_had_top/A18545/D[27]
    SLICE_X82Y105        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18621_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.837     2.307    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X82Y105        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18621_reg[27]/C
                         clock pessimism              0.000     2.307    
                         clock uncertainty            0.035     2.343    
    SLICE_X82Y105        FDRE (Hold_fdre_C_D)         0.070     2.413    x_cpu_top/CPU/x_cr_had_top/A18545/A18621_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.413    
                         arrival time                           2.942    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.124%)  route 0.140ns (49.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    2.681ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.565     2.681    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X83Y103        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.141     2.822 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]/Q
                         net (fo=9, routed)           0.140     2.962    x_cpu_top/CPU/x_cr_had_top/A18545/D[25]
    SLICE_X81Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.839     2.309    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X81Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[25]/C
                         clock pessimism              0.000     2.309    
                         clock uncertainty            0.035     2.345    
    SLICE_X81Y104        FDRE (Hold_fdre_C_D)         0.071     2.416    x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.416    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.079%)  route 0.146ns (50.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    2.681ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.565     2.681    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X83Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y104        FDRE (Prop_fdre_C_Q)         0.141     2.822 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[16]/Q
                         net (fo=10, routed)          0.146     2.968    x_cpu_top/CPU/x_cr_had_top/A18545/D[16]
    SLICE_X82Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.837     2.307    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X82Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[16]/C
                         clock pessimism              0.000     2.307    
                         clock uncertainty            0.035     2.343    
    SLICE_X82Y104        FDRE (Hold_fdre_C_D)         0.070     2.413    x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.413    
                         arrival time                           2.968    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A18621_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.533%)  route 0.156ns (52.467%))
  Logic Levels:           0  
  Clock Path Skew:        -0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    2.681ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.565     2.681    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X83Y105        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.141     2.822 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[29]/Q
                         net (fo=10, routed)          0.156     2.977    x_cpu_top/CPU/x_cr_had_top/A18545/D[29]
    SLICE_X82Y105        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18621_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.837     2.307    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X82Y105        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18621_reg[29]/C
                         clock pessimism              0.000     2.307    
                         clock uncertainty            0.035     2.343    
    SLICE_X82Y105        FDRE (Hold_fdre_C_D)         0.072     2.415    x_cpu_top/CPU/x_cr_had_top/A18545/A18621_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.415    
                         arrival time                           2.977    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (54.982%)  route 0.134ns (45.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.566     2.682    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X80Y106        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDRE (Prop_fdre_C_Q)         0.164     2.846 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[3]/Q
                         net (fo=12, routed)          0.134     2.980    x_cpu_top/CPU/x_cr_had_top/A18545/D[3]
    SLICE_X79Y105        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.839     2.309    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X79Y105        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[3]/C
                         clock pessimism              0.000     2.309    
                         clock uncertainty            0.035     2.345    
    SLICE_X79Y105        FDRE (Hold_fdre_C_D)         0.072     2.417    x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.417    
                         arrival time                           2.980    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.848%)  route 0.141ns (46.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    2.689ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.573     2.689    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X76Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y104        FDRE (Prop_fdre_C_Q)         0.164     2.853 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[30]/Q
                         net (fo=9, routed)           0.141     2.993    x_cpu_top/CPU/x_cr_had_top/A18545/D[30]
    SLICE_X77Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.846     2.316    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X77Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[30]/C
                         clock pessimism              0.000     2.316    
                         clock uncertainty            0.035     2.352    
    SLICE_X77Y104        FDRE (Hold_fdre_C_D)         0.072     2.424    x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.424    
                         arrival time                           2.993    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.453%)  route 0.143ns (46.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    2.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.577     2.693    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X70Y103        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y103        FDRE (Prop_fdre_C_Q)         0.164     2.857 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]/Q
                         net (fo=9, routed)           0.143     3.000    x_cpu_top/CPU/x_cr_had_top/A18545/D[31]
    SLICE_X73Y103        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.850     2.320    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X73Y103        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[31]/C
                         clock pessimism              0.000     2.320    
                         clock uncertainty            0.035     2.356    
    SLICE_X73Y103        FDRE (Hold_fdre_C_D)         0.072     2.428    x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           3.000    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A88_reg/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.847%)  route 0.135ns (45.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    2.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.577     2.693    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X70Y103        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y103        FDRE (Prop_fdre_C_Q)         0.164     2.857 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]/Q
                         net (fo=11, routed)          0.135     2.992    x_cpu_top/CPU/x_cr_had_top/A18545/D[21]
    SLICE_X70Y102        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A88_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.851     2.321    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X70Y102        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A88_reg/C
                         clock pessimism              0.000     2.321    
                         clock uncertainty            0.035     2.357    
    SLICE_X70Y102        FDCE (Hold_fdce_C_D)         0.063     2.420    x_cpu_top/CPU/x_cr_had_top/A18545/A88_reg
  -------------------------------------------------------------------
                         required time                         -2.420    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A86_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.069%)  route 0.165ns (53.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    2.681ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.565     2.681    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X82Y106        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y106        FDRE (Prop_fdre_C_Q)         0.141     2.822 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[20]/Q
                         net (fo=11, routed)          0.165     2.987    x_cpu_top/CPU/x_cr_had_top/A18545/D[20]
    SLICE_X81Y105        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A86_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.839     2.309    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X81Y105        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A86_reg[4]/C
                         clock pessimism              0.000     2.309    
                         clock uncertainty            0.035     2.345    
    SLICE_X81Y105        FDRE (Hold_fdre_C_D)         0.070     2.415    x_cpu_top/CPU/x_cr_had_top/A18545/A86_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.415    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  0.572    





---------------------------------------------------------------------------------------------------
From Clock:  EHS
  To Clock:  JTAG_CLK

Setup :            0  Failing Endpoints,  Worst Slack       36.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.592ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        14.021ns  (logic 0.952ns (6.790%)  route 13.069ns (93.210%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.566ns = ( 1006.566 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.948ns = ( 955.948 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.650   955.948    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X87Y106        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDCE (Prop_fdce_C_Q)         0.456   956.404 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]/Q
                         net (fo=28, routed)          3.475   959.879    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[0]
    SLICE_X90Y104        LUT2 (Prop_lut2_I0_O)        0.124   960.003 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]_i_3/O
                         net (fo=5, routed)           2.167   962.170    x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]_i_3_n_0
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124   962.294 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_10/O
                         net (fo=32, routed)          4.557   966.851    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_10_n_0
    SLICE_X73Y103        LUT6 (Prop_lut6_I5_O)        0.124   966.975 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_5/O
                         net (fo=1, routed)           2.871   969.845    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_5_n_0
    SLICE_X83Y104        LUT6 (Prop_lut6_I3_O)        0.124   969.969 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_1/O
                         net (fo=1, routed)           0.000   969.969    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[28]
    SLICE_X83Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.519  1006.566    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X83Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[28]/C
                         clock pessimism              0.000  1006.566    
                         clock uncertainty           -0.035  1006.531    
    SLICE_X83Y104        FDRE (Setup_fdre_C_D)        0.031  1006.562    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[28]
  -------------------------------------------------------------------
                         required time                       1006.562    
                         arrival time                        -969.969    
  -------------------------------------------------------------------
                         slack                                 36.592    

Slack (MET) :             36.609ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        14.064ns  (logic 1.188ns (8.447%)  route 12.876ns (91.553%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.579ns = ( 1006.579 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.948ns = ( 955.948 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.650   955.948    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X87Y106        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDCE (Prop_fdce_C_Q)         0.456   956.404 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]/Q
                         net (fo=28, routed)          3.475   959.879    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[0]
    SLICE_X90Y104        LUT2 (Prop_lut2_I0_O)        0.153   960.032 f  x_cpu_top/CPU/x_cr_had_top/A18545/A86[7]_i_2/O
                         net (fo=10, routed)          1.593   961.624    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]_1
    SLICE_X88Y104        LUT6 (Prop_lut6_I4_O)        0.331   961.955 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[30]_i_2/O
                         net (fo=32, routed)          4.770   966.725    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[30]_i_2_n_0
    SLICE_X76Y100        LUT6 (Prop_lut6_I5_O)        0.124   966.849 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[14]_i_4/O
                         net (fo=1, routed)           3.039   969.888    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[14]_i_4_n_0
    SLICE_X76Y104        LUT5 (Prop_lut5_I4_O)        0.124   970.012 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[14]_i_1/O
                         net (fo=1, routed)           0.000   970.012    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[14]
    SLICE_X76Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.532  1006.579    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X76Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[14]/C
                         clock pessimism              0.000  1006.579    
                         clock uncertainty           -0.035  1006.544    
    SLICE_X76Y104        FDRE (Setup_fdre_C_D)        0.077  1006.621    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[14]
  -------------------------------------------------------------------
                         required time                       1006.621    
                         arrival time                        -970.012    
  -------------------------------------------------------------------
                         slack                                 36.609    

Slack (MET) :             36.647ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        13.984ns  (logic 0.952ns (6.808%)  route 13.032ns (93.192%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.585ns = ( 1006.585 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.948ns = ( 955.948 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.650   955.948    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X87Y106        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDCE (Prop_fdce_C_Q)         0.456   956.404 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]/Q
                         net (fo=28, routed)          3.475   959.879    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[0]
    SLICE_X90Y104        LUT2 (Prop_lut2_I0_O)        0.124   960.003 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]_i_3/O
                         net (fo=5, routed)           2.167   962.170    x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]_i_3_n_0
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124   962.294 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_10/O
                         net (fo=32, routed)          5.052   967.346    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_10_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I0_O)        0.124   967.470 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[24]_i_3/O
                         net (fo=1, routed)           2.338   969.808    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[24]_i_3_n_0
    SLICE_X71Y104        LUT3 (Prop_lut3_I1_O)        0.124   969.932 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[24]_i_1/O
                         net (fo=1, routed)           0.000   969.932    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[24]
    SLICE_X71Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.538  1006.585    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X71Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[24]/C
                         clock pessimism              0.000  1006.585    
                         clock uncertainty           -0.035  1006.550    
    SLICE_X71Y104        FDRE (Setup_fdre_C_D)        0.029  1006.579    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[24]
  -------------------------------------------------------------------
                         required time                       1006.579    
                         arrival time                        -969.932    
  -------------------------------------------------------------------
                         slack                                 36.647    

Slack (MET) :             36.760ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        13.921ns  (logic 1.188ns (8.534%)  route 12.733ns (91.466%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.585ns = ( 1006.585 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.948ns = ( 955.948 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.650   955.948    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X87Y106        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDCE (Prop_fdce_C_Q)         0.456   956.404 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]/Q
                         net (fo=28, routed)          3.475   959.879    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[0]
    SLICE_X90Y104        LUT2 (Prop_lut2_I0_O)        0.153   960.032 f  x_cpu_top/CPU/x_cr_had_top/A18545/A86[7]_i_2/O
                         net (fo=10, routed)          1.593   961.624    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]_1
    SLICE_X88Y104        LUT6 (Prop_lut6_I4_O)        0.331   961.955 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[30]_i_2/O
                         net (fo=32, routed)          4.601   966.556    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[30]_i_2_n_0
    SLICE_X76Y101        LUT6 (Prop_lut6_I5_O)        0.124   966.680 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_3/O
                         net (fo=1, routed)           3.065   969.745    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_3_n_0
    SLICE_X70Y103        LUT6 (Prop_lut6_I0_O)        0.124   969.869 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_2/O
                         net (fo=1, routed)           0.000   969.869    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[31]
    SLICE_X70Y103        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.538  1006.585    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X70Y103        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]/C
                         clock pessimism              0.000  1006.585    
                         clock uncertainty           -0.035  1006.550    
    SLICE_X70Y103        FDRE (Setup_fdre_C_D)        0.079  1006.629    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]
  -------------------------------------------------------------------
                         required time                       1006.629    
                         arrival time                        -969.869    
  -------------------------------------------------------------------
                         slack                                 36.760    

Slack (MET) :             36.774ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        13.840ns  (logic 0.952ns (6.879%)  route 12.888ns (93.121%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.566ns = ( 1006.566 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.948ns = ( 955.948 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.650   955.948    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X87Y106        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDCE (Prop_fdce_C_Q)         0.456   956.404 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]/Q
                         net (fo=28, routed)          3.475   959.879    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[0]
    SLICE_X90Y104        LUT2 (Prop_lut2_I0_O)        0.124   960.003 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]_i_3/O
                         net (fo=5, routed)           2.167   962.170    x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]_i_3_n_0
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124   962.294 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_10/O
                         net (fo=32, routed)          4.044   966.338    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_10_n_0
    SLICE_X73Y103        LUT6 (Prop_lut6_I2_O)        0.124   966.462 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[1]_i_5/O
                         net (fo=1, routed)           3.202   969.664    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[1]_i_5_n_0
    SLICE_X83Y104        LUT6 (Prop_lut6_I5_O)        0.124   969.788 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[1]_i_1/O
                         net (fo=1, routed)           0.000   969.788    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[1]
    SLICE_X83Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.519  1006.566    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X83Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                         clock pessimism              0.000  1006.566    
                         clock uncertainty           -0.035  1006.531    
    SLICE_X83Y104        FDRE (Setup_fdre_C_D)        0.031  1006.562    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]
  -------------------------------------------------------------------
                         required time                       1006.562    
                         arrival time                        -969.788    
  -------------------------------------------------------------------
                         slack                                 36.774    

Slack (MET) :             36.792ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        13.875ns  (logic 1.076ns (7.755%)  route 12.799ns (92.245%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        0.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.571ns = ( 1006.571 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.948ns = ( 955.948 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.650   955.948    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X87Y106        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDCE (Prop_fdce_C_Q)         0.456   956.404 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]/Q
                         net (fo=28, routed)          3.475   959.879    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[0]
    SLICE_X90Y104        LUT2 (Prop_lut2_I0_O)        0.124   960.003 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]_i_3/O
                         net (fo=5, routed)           2.167   962.170    x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]_i_3_n_0
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124   962.294 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_10/O
                         net (fo=32, routed)          3.209   965.503    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_10_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I2_O)        0.124   965.627 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_4/O
                         net (fo=1, routed)           2.127   967.754    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_4_n_0
    SLICE_X83Y105        LUT6 (Prop_lut6_I0_O)        0.124   967.878 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_2/O
                         net (fo=1, routed)           1.821   969.699    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_2_n_0
    SLICE_X80Y105        LUT6 (Prop_lut6_I0_O)        0.124   969.823 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_1/O
                         net (fo=1, routed)           0.000   969.823    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[4]
    SLICE_X80Y105        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.524  1006.571    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X80Y105        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/C
                         clock pessimism              0.000  1006.571    
                         clock uncertainty           -0.035  1006.536    
    SLICE_X80Y105        FDRE (Setup_fdre_C_D)        0.079  1006.615    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]
  -------------------------------------------------------------------
                         required time                       1006.615    
                         arrival time                        -969.823    
  -------------------------------------------------------------------
                         slack                                 36.792    

Slack (MET) :             36.951ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        13.668ns  (logic 1.188ns (8.692%)  route 12.480ns (91.308%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.571ns = ( 1006.571 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.948ns = ( 955.948 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.650   955.948    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X87Y106        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDCE (Prop_fdce_C_Q)         0.456   956.404 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]/Q
                         net (fo=28, routed)          3.475   959.879    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[0]
    SLICE_X90Y104        LUT2 (Prop_lut2_I0_O)        0.153   960.032 f  x_cpu_top/CPU/x_cr_had_top/A18545/A86[7]_i_2/O
                         net (fo=10, routed)          1.593   961.624    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]_1
    SLICE_X88Y104        LUT6 (Prop_lut6_I4_O)        0.331   961.955 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[30]_i_2/O
                         net (fo=32, routed)          4.723   966.678    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[30]_i_2_n_0
    SLICE_X79Y100        LUT6 (Prop_lut6_I2_O)        0.124   966.802 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[6]_i_4/O
                         net (fo=1, routed)           2.690   969.492    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[6]_i_4_n_0
    SLICE_X78Y105        LUT6 (Prop_lut6_I3_O)        0.124   969.616 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[6]_i_1/O
                         net (fo=1, routed)           0.000   969.616    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[6]
    SLICE_X78Y105        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.524  1006.571    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X78Y105        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[6]/C
                         clock pessimism              0.000  1006.571    
                         clock uncertainty           -0.035  1006.536    
    SLICE_X78Y105        FDRE (Setup_fdre_C_D)        0.031  1006.567    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[6]
  -------------------------------------------------------------------
                         required time                       1006.567    
                         arrival time                        -969.616    
  -------------------------------------------------------------------
                         slack                                 36.951    

Slack (MET) :             36.978ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        13.700ns  (logic 0.952ns (6.949%)  route 12.748ns (93.051%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.580ns = ( 1006.580 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.948ns = ( 955.948 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.650   955.948    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X87Y106        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDCE (Prop_fdce_C_Q)         0.456   956.404 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]/Q
                         net (fo=28, routed)          3.475   959.879    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[0]
    SLICE_X90Y104        LUT2 (Prop_lut2_I0_O)        0.124   960.003 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]_i_3/O
                         net (fo=5, routed)           2.167   962.170    x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]_i_3_n_0
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124   962.294 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_10/O
                         net (fo=32, routed)          5.072   967.365    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_10_n_0
    SLICE_X76Y100        LUT6 (Prop_lut6_I0_O)        0.124   967.489 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[15]_i_3/O
                         net (fo=1, routed)           2.034   969.524    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[15]_i_3_n_0
    SLICE_X76Y102        LUT3 (Prop_lut3_I1_O)        0.124   969.648 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[15]_i_1/O
                         net (fo=1, routed)           0.000   969.648    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[15]
    SLICE_X76Y102        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.533  1006.580    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X76Y102        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]/C
                         clock pessimism              0.000  1006.580    
                         clock uncertainty           -0.035  1006.545    
    SLICE_X76Y102        FDRE (Setup_fdre_C_D)        0.081  1006.626    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]
  -------------------------------------------------------------------
                         required time                       1006.626    
                         arrival time                        -969.648    
  -------------------------------------------------------------------
                         slack                                 36.978    

Slack (MET) :             37.058ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        13.554ns  (logic 1.188ns (8.765%)  route 12.366ns (91.235%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.566ns = ( 1006.566 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.948ns = ( 955.948 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.650   955.948    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X87Y106        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDCE (Prop_fdce_C_Q)         0.456   956.404 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]/Q
                         net (fo=28, routed)          3.475   959.879    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[0]
    SLICE_X90Y104        LUT2 (Prop_lut2_I0_O)        0.153   960.032 f  x_cpu_top/CPU/x_cr_had_top/A18545/A86[7]_i_2/O
                         net (fo=10, routed)          1.593   961.624    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]_1
    SLICE_X88Y104        LUT6 (Prop_lut6_I4_O)        0.331   961.955 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[30]_i_2/O
                         net (fo=32, routed)          5.125   967.080    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[30]_i_2_n_0
    SLICE_X79Y100        LUT6 (Prop_lut6_I5_O)        0.124   967.204 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_3/O
                         net (fo=1, routed)           2.174   969.378    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_3_n_0
    SLICE_X83Y103        LUT6 (Prop_lut6_I1_O)        0.124   969.502 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_1/O
                         net (fo=1, routed)           0.000   969.502    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[0]
    SLICE_X83Y103        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.519  1006.566    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X83Y103        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
                         clock pessimism              0.000  1006.566    
                         clock uncertainty           -0.035  1006.531    
    SLICE_X83Y103        FDRE (Setup_fdre_C_D)        0.029  1006.560    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]
  -------------------------------------------------------------------
                         required time                       1006.560    
                         arrival time                        -969.502    
  -------------------------------------------------------------------
                         slack                                 37.058    

Slack (MET) :             37.071ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        13.608ns  (logic 0.952ns (6.996%)  route 12.656ns (93.004%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.585ns = ( 1006.585 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.948ns = ( 955.948 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.650   955.948    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X87Y106        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDCE (Prop_fdce_C_Q)         0.456   956.404 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]/Q
                         net (fo=28, routed)          3.475   959.879    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[0]
    SLICE_X90Y104        LUT2 (Prop_lut2_I0_O)        0.124   960.003 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]_i_3/O
                         net (fo=5, routed)           2.167   962.170    x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]_i_3_n_0
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.124   962.294 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_10/O
                         net (fo=32, routed)          4.860   967.154    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_10_n_0
    SLICE_X72Y100        LUT6 (Prop_lut6_I0_O)        0.124   967.278 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_3/O
                         net (fo=1, routed)           2.154   969.432    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_3_n_0
    SLICE_X70Y103        LUT3 (Prop_lut3_I1_O)        0.124   969.556 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_1/O
                         net (fo=1, routed)           0.000   969.556    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[13]
    SLICE_X70Y103        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.538  1006.585    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X70Y103        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/C
                         clock pessimism              0.000  1006.585    
                         clock uncertainty           -0.035  1006.550    
    SLICE_X70Y103        FDRE (Setup_fdre_C_D)        0.077  1006.627    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]
  -------------------------------------------------------------------
                         required time                       1006.627    
                         arrival time                        -969.556    
  -------------------------------------------------------------------
                         slack                                 37.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.186ns (9.398%)  route 1.793ns (90.602%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.403ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.568     1.768    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X79Y105        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y105        FDRE (Prop_fdre_C_Q)         0.141     1.909 r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[3]/Q
                         net (fo=3, routed)           1.793     3.703    x_cpu_top/CPU/x_cr_had_top/A18545/A82[3]
    SLICE_X80Y106        LUT5 (Prop_lut5_I4_O)        0.045     3.748 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[3]_i_1/O
                         net (fo=1, routed)           0.000     3.748    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[3]
    SLICE_X80Y106        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.837     3.403    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X80Y106        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[3]/C
                         clock pessimism              0.000     3.403    
                         clock uncertainty            0.035     3.438    
    SLICE_X80Y106        FDRE (Hold_fdre_C_D)         0.120     3.558    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.558    
                         arrival time                           3.748    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.991ns  (logic 0.186ns (9.343%)  route 1.805ns (90.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.410ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.575     1.775    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X77Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y104        FDRE (Prop_fdre_C_Q)         0.141     1.916 r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[14]/Q
                         net (fo=3, routed)           1.805     3.721    x_cpu_top/CPU/x_cr_had_top/A18545/A18620[14]
    SLICE_X76Y104        LUT5 (Prop_lut5_I1_O)        0.045     3.766 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[14]_i_1/O
                         net (fo=1, routed)           0.000     3.766    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[14]
    SLICE_X76Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.844     3.410    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X76Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[14]/C
                         clock pessimism              0.000     3.410    
                         clock uncertainty            0.035     3.445    
    SLICE_X76Y104        FDRE (Hold_fdre_C_D)         0.120     3.565    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.565    
                         arrival time                           3.766    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.960ns  (logic 0.227ns (11.582%)  route 1.733ns (88.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.578     1.778    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X75Y101        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y101        FDRE (Prop_fdre_C_Q)         0.128     1.906 r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[8]/Q
                         net (fo=3, routed)           1.733     3.639    x_cpu_top/CPU/x_cr_had_top/A18545/A18620[8]
    SLICE_X75Y105        LUT6 (Prop_lut6_I5_O)        0.099     3.738 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[8]_i_1/O
                         net (fo=1, routed)           0.000     3.738    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[8]
    SLICE_X75Y105        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.845     3.411    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X75Y105        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[8]/C
                         clock pessimism              0.000     3.411    
                         clock uncertainty            0.035     3.446    
    SLICE_X75Y105        FDRE (Hold_fdre_C_D)         0.091     3.537    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.537    
                         arrival time                           3.738    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.997ns  (logic 0.246ns (12.316%)  route 1.751ns (87.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.410ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.575     1.775    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X76Y103        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y103        FDRE (Prop_fdre_C_Q)         0.148     1.923 r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[30]/Q
                         net (fo=3, routed)           1.751     3.675    x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[31]_1[0]
    SLICE_X76Y104        LUT6 (Prop_lut6_I3_O)        0.098     3.773 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[30]_i_1/O
                         net (fo=1, routed)           0.000     3.773    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[30]
    SLICE_X76Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.844     3.410    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X76Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[30]/C
                         clock pessimism              0.000     3.410    
                         clock uncertainty            0.035     3.445    
    SLICE_X76Y104        FDRE (Hold_fdre_C_D)         0.121     3.566    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.566    
                         arrival time                           3.773    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.209ns (10.408%)  route 1.799ns (89.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.579     1.779    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X72Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y104        FDRE (Prop_fdre_C_Q)         0.164     1.943 r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[31]/Q
                         net (fo=3, routed)           1.799     3.743    x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[31]_1[1]
    SLICE_X70Y103        LUT6 (Prop_lut6_I5_O)        0.045     3.788 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_2/O
                         net (fo=1, routed)           0.000     3.788    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[31]
    SLICE_X70Y103        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.848     3.414    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X70Y103        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]/C
                         clock pessimism              0.000     3.414    
                         clock uncertainty            0.035     3.449    
    SLICE_X70Y103        FDRE (Hold_fdre_C_D)         0.121     3.570    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.570    
                         arrival time                           3.788    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.209ns (10.352%)  route 1.810ns (89.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.410ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.577     1.777    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X74Y105        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y105        FDRE (Prop_fdre_C_Q)         0.164     1.941 r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[23]/Q
                         net (fo=3, routed)           1.810     3.751    x_cpu_top/CPU/x_cr_had_top/A18545/A82[23]
    SLICE_X76Y104        LUT5 (Prop_lut5_I4_O)        0.045     3.796 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[23]_i_1/O
                         net (fo=1, routed)           0.000     3.796    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[23]
    SLICE_X76Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.844     3.410    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X76Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[23]/C
                         clock pessimism              0.000     3.410    
                         clock uncertainty            0.035     3.445    
    SLICE_X76Y104        FDRE (Hold_fdre_C_D)         0.121     3.566    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.566    
                         arrival time                           3.796    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.186ns (9.182%)  route 1.840ns (90.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.403ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.568     1.768    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X81Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y104        FDRE (Prop_fdre_C_Q)         0.141     1.909 r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[11]/Q
                         net (fo=3, routed)           1.840     3.749    x_cpu_top/CPU/x_cr_had_top/A18545/A18620[11]
    SLICE_X80Y105        LUT5 (Prop_lut5_I1_O)        0.045     3.794 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[11]_i_1/O
                         net (fo=1, routed)           0.000     3.794    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[11]
    SLICE_X80Y105        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.837     3.403    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X80Y105        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/C
                         clock pessimism              0.000     3.403    
                         clock uncertainty            0.035     3.438    
    SLICE_X80Y105        FDRE (Hold_fdre_C_D)         0.120     3.558    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.558    
                         arrival time                           3.794    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.246ns (12.080%)  route 1.791ns (87.920%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.575     1.775    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X76Y103        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y103        FDRE (Prop_fdre_C_Q)         0.148     1.923 r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[21]/Q
                         net (fo=3, routed)           1.791     3.714    x_cpu_top/CPU/x_cr_had_top/A18545/A82[21]
    SLICE_X70Y103        LUT5 (Prop_lut5_I4_O)        0.098     3.812 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[21]_i_1/O
                         net (fo=1, routed)           0.000     3.812    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[21]
    SLICE_X70Y103        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.848     3.414    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X70Y103        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]/C
                         clock pessimism              0.000     3.414    
                         clock uncertainty            0.035     3.449    
    SLICE_X70Y103        FDRE (Hold_fdre_C_D)         0.121     3.570    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.570    
                         arrival time                           3.812    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.186ns (9.257%)  route 1.823ns (90.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.401ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.569     1.769    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X81Y100        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.141     1.910 r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[0]/Q
                         net (fo=3, routed)           1.823     3.734    x_cpu_top/CPU/x_cr_had_top/A18545/A18620[0]
    SLICE_X83Y103        LUT6 (Prop_lut6_I3_O)        0.045     3.779 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_1/O
                         net (fo=1, routed)           0.000     3.779    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[0]
    SLICE_X83Y103        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.835     3.401    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X83Y103        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
                         clock pessimism              0.000     3.401    
                         clock uncertainty            0.035     3.436    
    SLICE_X83Y103        FDRE (Hold_fdre_C_D)         0.091     3.527    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.527    
                         arrival time                           3.779    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.186ns (9.102%)  route 1.858ns (90.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.403ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.568     1.768    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X81Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y104        FDRE (Prop_fdre_C_Q)         0.141     1.909 r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[12]/Q
                         net (fo=3, routed)           1.858     3.767    x_cpu_top/CPU/x_cr_had_top/A18545/A18620[12]
    SLICE_X80Y105        LUT5 (Prop_lut5_I1_O)        0.045     3.812 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[12]_i_1/O
                         net (fo=1, routed)           0.000     3.812    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[12]
    SLICE_X80Y105        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.837     3.403    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X80Y105        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]/C
                         clock pessimism              0.000     3.403    
                         clock uncertainty            0.035     3.438    
    SLICE_X80Y105        FDRE (Hold_fdre_C_D)         0.121     3.559    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.559    
                         arrival time                           3.812    
  -------------------------------------------------------------------
                         slack                                  0.253    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  EHS
  To Clock:  EHS

Setup :            0  Failing Endpoints,  Worst Slack       34.419ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.818ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.419ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[1]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        15.286ns  (logic 0.580ns (3.794%)  route 14.706ns (96.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.807ns = ( 55.807 - 50.000 ) 
    Source Clock Delay      (SCD):    5.963ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.665     5.963    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X59Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDCE (Prop_fdce_C_Q)         0.456     6.419 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          3.116     9.535    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X59Y115        LUT2 (Prop_lut2_I0_O)        0.124     9.659 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)       11.591    21.249    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_size_tmp_reg[1]_0
    SLICE_X46Y58         FDCE                                         f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.718    55.807    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/POUT_EHS_OBUF_BUFG
    SLICE_X46Y58         FDCE                                         r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[1]/C
                         clock pessimism              0.216    56.023    
                         clock uncertainty           -0.035    55.987    
    SLICE_X46Y58         FDCE (Recov_fdce_C_CLR)     -0.319    55.668    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         55.668    
                         arrival time                         -21.249    
  -------------------------------------------------------------------
                         slack                                 34.419    

Slack (MET) :             34.419ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[3]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        15.286ns  (logic 0.580ns (3.794%)  route 14.706ns (96.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.807ns = ( 55.807 - 50.000 ) 
    Source Clock Delay      (SCD):    5.963ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.665     5.963    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X59Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDCE (Prop_fdce_C_Q)         0.456     6.419 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          3.116     9.535    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X59Y115        LUT2 (Prop_lut2_I0_O)        0.124     9.659 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)       11.591    21.249    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_size_tmp_reg[1]_0
    SLICE_X46Y58         FDCE                                         f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.718    55.807    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/POUT_EHS_OBUF_BUFG
    SLICE_X46Y58         FDCE                                         r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[3]/C
                         clock pessimism              0.216    56.023    
                         clock uncertainty           -0.035    55.987    
    SLICE_X46Y58         FDCE (Recov_fdce_C_CLR)     -0.319    55.668    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         55.668    
                         arrival time                         -21.249    
  -------------------------------------------------------------------
                         slack                                 34.419    

Slack (MET) :             34.419ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[5]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        15.286ns  (logic 0.580ns (3.794%)  route 14.706ns (96.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.807ns = ( 55.807 - 50.000 ) 
    Source Clock Delay      (SCD):    5.963ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.665     5.963    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X59Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDCE (Prop_fdce_C_Q)         0.456     6.419 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          3.116     9.535    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X59Y115        LUT2 (Prop_lut2_I0_O)        0.124     9.659 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)       11.591    21.249    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_size_tmp_reg[1]_0
    SLICE_X46Y58         FDCE                                         f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.718    55.807    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/POUT_EHS_OBUF_BUFG
    SLICE_X46Y58         FDCE                                         r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[5]/C
                         clock pessimism              0.216    56.023    
                         clock uncertainty           -0.035    55.987    
    SLICE_X46Y58         FDCE (Recov_fdce_C_CLR)     -0.319    55.668    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         55.668    
                         arrival time                         -21.249    
  -------------------------------------------------------------------
                         slack                                 34.419    

Slack (MET) :             34.511ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[13]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        15.193ns  (logic 0.580ns (3.817%)  route 14.613ns (96.183%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.806ns = ( 55.806 - 50.000 ) 
    Source Clock Delay      (SCD):    5.963ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.665     5.963    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X59Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDCE (Prop_fdce_C_Q)         0.456     6.419 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          3.116     9.535    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X59Y115        LUT2 (Prop_lut2_I0_O)        0.124     9.659 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)       11.498    21.156    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_size_tmp_reg[1]_0
    SLICE_X48Y59         FDCE                                         f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.717    55.806    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/POUT_EHS_OBUF_BUFG
    SLICE_X48Y59         FDCE                                         r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[13]/C
                         clock pessimism              0.216    56.022    
                         clock uncertainty           -0.035    55.986    
    SLICE_X48Y59         FDCE (Recov_fdce_C_CLR)     -0.319    55.667    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[13]
  -------------------------------------------------------------------
                         required time                         55.667    
                         arrival time                         -21.156    
  -------------------------------------------------------------------
                         slack                                 34.511    

Slack (MET) :             34.511ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[15]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        15.193ns  (logic 0.580ns (3.817%)  route 14.613ns (96.183%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.806ns = ( 55.806 - 50.000 ) 
    Source Clock Delay      (SCD):    5.963ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.665     5.963    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X59Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDCE (Prop_fdce_C_Q)         0.456     6.419 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          3.116     9.535    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X59Y115        LUT2 (Prop_lut2_I0_O)        0.124     9.659 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)       11.498    21.156    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_size_tmp_reg[1]_0
    SLICE_X48Y59         FDCE                                         f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.717    55.806    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/POUT_EHS_OBUF_BUFG
    SLICE_X48Y59         FDCE                                         r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[15]/C
                         clock pessimism              0.216    56.022    
                         clock uncertainty           -0.035    55.986    
    SLICE_X48Y59         FDCE (Recov_fdce_C_CLR)     -0.319    55.667    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[15]
  -------------------------------------------------------------------
                         required time                         55.667    
                         arrival time                         -21.156    
  -------------------------------------------------------------------
                         slack                                 34.511    

Slack (MET) :             34.511ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[4]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        15.193ns  (logic 0.580ns (3.817%)  route 14.613ns (96.183%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.806ns = ( 55.806 - 50.000 ) 
    Source Clock Delay      (SCD):    5.963ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.665     5.963    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X59Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDCE (Prop_fdce_C_Q)         0.456     6.419 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          3.116     9.535    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X59Y115        LUT2 (Prop_lut2_I0_O)        0.124     9.659 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)       11.498    21.156    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_size_tmp_reg[1]_0
    SLICE_X48Y59         FDCE                                         f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.717    55.806    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/POUT_EHS_OBUF_BUFG
    SLICE_X48Y59         FDCE                                         r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[4]/C
                         clock pessimism              0.216    56.022    
                         clock uncertainty           -0.035    55.986    
    SLICE_X48Y59         FDCE (Recov_fdce_C_CLR)     -0.319    55.667    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         55.667    
                         arrival time                         -21.156    
  -------------------------------------------------------------------
                         slack                                 34.511    

Slack (MET) :             34.766ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[0]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        14.851ns  (logic 0.580ns (3.905%)  route 14.271ns (96.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.805ns = ( 55.805 - 50.000 ) 
    Source Clock Delay      (SCD):    5.963ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.665     5.963    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X59Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDCE (Prop_fdce_C_Q)         0.456     6.419 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          3.116     9.535    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X59Y115        LUT2 (Prop_lut2_I0_O)        0.124     9.659 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)       11.156    20.814    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_size_tmp_reg[1]_0
    SLICE_X50Y60         FDCE                                         f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.716    55.805    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/POUT_EHS_OBUF_BUFG
    SLICE_X50Y60         FDCE                                         r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[0]/C
                         clock pessimism              0.216    56.021    
                         clock uncertainty           -0.035    55.985    
    SLICE_X50Y60         FDCE (Recov_fdce_C_CLR)     -0.405    55.580    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         55.580    
                         arrival time                         -20.814    
  -------------------------------------------------------------------
                         slack                                 34.766    

Slack (MET) :             34.766ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[9]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        14.851ns  (logic 0.580ns (3.905%)  route 14.271ns (96.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.805ns = ( 55.805 - 50.000 ) 
    Source Clock Delay      (SCD):    5.963ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.665     5.963    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X59Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDCE (Prop_fdce_C_Q)         0.456     6.419 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          3.116     9.535    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X59Y115        LUT2 (Prop_lut2_I0_O)        0.124     9.659 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)       11.156    20.814    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_size_tmp_reg[1]_0
    SLICE_X50Y60         FDCE                                         f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.716    55.805    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/POUT_EHS_OBUF_BUFG
    SLICE_X50Y60         FDCE                                         r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[9]/C
                         clock pessimism              0.216    56.021    
                         clock uncertainty           -0.035    55.985    
    SLICE_X50Y60         FDCE (Recov_fdce_C_CLR)     -0.405    55.580    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         55.580    
                         arrival time                         -20.814    
  -------------------------------------------------------------------
                         slack                                 34.766    

Slack (MET) :             34.766ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/mbk_cen_f_b_reg/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        14.851ns  (logic 0.580ns (3.905%)  route 14.271ns (96.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.805ns = ( 55.805 - 50.000 ) 
    Source Clock Delay      (SCD):    5.963ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.665     5.963    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X59Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDCE (Prop_fdce_C_Q)         0.456     6.419 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          3.116     9.535    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X59Y115        LUT2 (Prop_lut2_I0_O)        0.124     9.659 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)       11.156    20.814    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/mbk_cen_f_b_reg_1
    SLICE_X50Y60         FDCE                                         f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/mbk_cen_f_b_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.716    55.805    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/POUT_EHS_OBUF_BUFG
    SLICE_X50Y60         FDCE                                         r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/mbk_cen_f_b_reg/C
                         clock pessimism              0.216    56.021    
                         clock uncertainty           -0.035    55.985    
    SLICE_X50Y60         FDCE (Recov_fdce_C_CLR)     -0.405    55.580    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/mbk_cen_f_b_reg
  -------------------------------------------------------------------
                         required time                         55.580    
                         arrival time                         -20.814    
  -------------------------------------------------------------------
                         slack                                 34.766    

Slack (MET) :             35.092ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[6]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        14.524ns  (logic 0.580ns (3.993%)  route 13.944ns (96.007%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.804ns = ( 55.804 - 50.000 ) 
    Source Clock Delay      (SCD):    5.963ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.665     5.963    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X59Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDCE (Prop_fdce_C_Q)         0.456     6.419 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          3.116     9.535    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X59Y115        LUT2 (Prop_lut2_I0_O)        0.124     9.659 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)       10.828    20.487    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_size_tmp_reg[1]_0
    SLICE_X50Y61         FDCE                                         f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.715    55.804    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/POUT_EHS_OBUF_BUFG
    SLICE_X50Y61         FDCE                                         r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[6]/C
                         clock pessimism              0.216    56.020    
                         clock uncertainty           -0.035    55.984    
    SLICE_X50Y61         FDCE (Recov_fdce_C_CLR)     -0.405    55.579    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         55.579    
                         arrival time                         -20.487    
  -------------------------------------------------------------------
                         slack                                 35.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.818ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_id_reg[3]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.741ns  (logic 0.186ns (10.683%)  route 1.555ns (89.317%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.581     1.781    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X59Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDCE (Prop_fdce_C_Q)         0.141     1.922 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          1.364     3.286    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X59Y115        LUT2 (Prop_lut2_I0_O)        0.045     3.331 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        0.191     3.523    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_priv_reg[1]_0
    SLICE_X59Y113        FDCE                                         f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_id_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.851     2.321    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/POUT_EHS_OBUF_BUFG
    SLICE_X59Y113        FDCE                                         r  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_id_reg[3]/C
                         clock pessimism             -0.525     1.796    
    SLICE_X59Y113        FDCE (Remov_fdce_C_CLR)     -0.092     1.704    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_id_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           3.523    
  -------------------------------------------------------------------
                         slack                                  1.818    

Slack (MET) :             1.818ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_id_reg[5]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.741ns  (logic 0.186ns (10.683%)  route 1.555ns (89.317%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.581     1.781    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X59Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDCE (Prop_fdce_C_Q)         0.141     1.922 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          1.364     3.286    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X59Y115        LUT2 (Prop_lut2_I0_O)        0.045     3.331 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        0.191     3.523    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_priv_reg[1]_0
    SLICE_X59Y113        FDCE                                         f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_id_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.851     2.321    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/POUT_EHS_OBUF_BUFG
    SLICE_X59Y113        FDCE                                         r  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_id_reg[5]/C
                         clock pessimism             -0.525     1.796    
    SLICE_X59Y113        FDCE (Remov_fdce_C_CLR)     -0.092     1.704    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_id_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           3.523    
  -------------------------------------------------------------------
                         slack                                  1.818    

Slack (MET) :             1.828ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm8en_d_reg/PRE
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.763ns  (logic 0.186ns (10.551%)  route 1.577ns (89.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.581     1.781    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X59Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDCE (Prop_fdce_C_Q)         0.141     1.922 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          1.137     3.059    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X66Y106        LUT2 (Prop_lut2_I0_O)        0.045     3.104 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=19495, routed)       0.440     3.544    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_0_d_reg
    SLICE_X67Y115        FDPE                                         f  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm8en_d_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.845     2.315    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/POUT_EHS_OBUF_BUFG
    SLICE_X67Y115        FDPE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm8en_d_reg/C
                         clock pessimism             -0.504     1.811    
    SLICE_X67Y115        FDPE (Remov_fdpe_C_PRE)     -0.095     1.716    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm8en_d_reg
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           3.544    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.853ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_id_reg[4]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 0.186ns (10.326%)  route 1.615ns (89.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.581     1.781    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X59Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDCE (Prop_fdce_C_Q)         0.141     1.922 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          1.364     3.286    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X59Y115        LUT2 (Prop_lut2_I0_O)        0.045     3.331 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        0.252     3.583    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_priv_reg[1]_0
    SLICE_X60Y113        FDCE                                         f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_id_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.851     2.321    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/POUT_EHS_OBUF_BUFG
    SLICE_X60Y113        FDCE                                         r  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_id_reg[4]/C
                         clock pessimism             -0.525     1.796    
    SLICE_X60Y113        FDCE (Remov_fdce_C_CLR)     -0.067     1.729    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_id_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           3.583    
  -------------------------------------------------------------------
                         slack                                  1.853    

Slack (MET) :             1.877ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/deadband_cnt_0_reg[4]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.186ns (10.124%)  route 1.651ns (89.876%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.581     1.781    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X59Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDCE (Prop_fdce_C_Q)         0.141     1.922 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          1.137     3.059    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X66Y106        LUT2 (Prop_lut2_I0_O)        0.045     3.104 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=19495, routed)       0.514     3.619    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/pwm_0_d_reg_0
    SLICE_X70Y117        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/deadband_cnt_0_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.842     2.312    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/POUT_EHS_OBUF_BUFG
    SLICE_X70Y117        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/deadband_cnt_0_reg[4]/C
                         clock pessimism             -0.504     1.808    
    SLICE_X70Y117        FDCE (Remov_fdce_C_CLR)     -0.067     1.741    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/deadband_cnt_0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           3.619    
  -------------------------------------------------------------------
                         slack                                  1.877    

Slack (MET) :             1.877ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/pwm_0_d_reg/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.186ns (10.124%)  route 1.651ns (89.876%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.581     1.781    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X59Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDCE (Prop_fdce_C_Q)         0.141     1.922 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          1.137     3.059    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X66Y106        LUT2 (Prop_lut2_I0_O)        0.045     3.104 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=19495, routed)       0.514     3.619    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/pwm_0_d_reg_0
    SLICE_X70Y117        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/pwm_0_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.842     2.312    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/POUT_EHS_OBUF_BUFG
    SLICE_X70Y117        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/pwm_0_d_reg/C
                         clock pessimism             -0.504     1.808    
    SLICE_X70Y117        FDCE (Remov_fdce_C_CLR)     -0.067     1.741    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/pwm_0_d_reg
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           3.619    
  -------------------------------------------------------------------
                         slack                                  1.877    

Slack (MET) :             1.877ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/pwm_0_db_reg/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.186ns (10.124%)  route 1.651ns (89.876%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.581     1.781    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X59Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDCE (Prop_fdce_C_Q)         0.141     1.922 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          1.137     3.059    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X66Y106        LUT2 (Prop_lut2_I0_O)        0.045     3.104 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=19495, routed)       0.514     3.619    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/pwm_0_d_reg_0
    SLICE_X70Y117        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/pwm_0_db_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.842     2.312    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/POUT_EHS_OBUF_BUFG
    SLICE_X70Y117        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/pwm_0_db_reg/C
                         clock pessimism             -0.504     1.808    
    SLICE_X70Y117        FDCE (Remov_fdce_C_CLR)     -0.067     1.741    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/pwm_0_db_reg
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           3.619    
  -------------------------------------------------------------------
                         slack                                  1.877    

Slack (MET) :             1.878ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_id_reg[1]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 0.186ns (10.326%)  route 1.615ns (89.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.581     1.781    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X59Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDCE (Prop_fdce_C_Q)         0.141     1.922 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          1.364     3.286    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X59Y115        LUT2 (Prop_lut2_I0_O)        0.045     3.331 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        0.252     3.583    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_priv_reg[1]_0
    SLICE_X61Y113        FDCE                                         f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_id_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.851     2.321    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/POUT_EHS_OBUF_BUFG
    SLICE_X61Y113        FDCE                                         r  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_id_reg[1]/C
                         clock pessimism             -0.525     1.796    
    SLICE_X61Y113        FDCE (Remov_fdce_C_CLR)     -0.092     1.704    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_id_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           3.583    
  -------------------------------------------------------------------
                         slack                                  1.878    

Slack (MET) :             1.878ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_id_reg[2]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 0.186ns (10.326%)  route 1.615ns (89.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.581     1.781    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X59Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDCE (Prop_fdce_C_Q)         0.141     1.922 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          1.364     3.286    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X59Y115        LUT2 (Prop_lut2_I0_O)        0.045     3.331 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        0.252     3.583    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_priv_reg[1]_0
    SLICE_X61Y113        FDCE                                         f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_id_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.851     2.321    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/POUT_EHS_OBUF_BUFG
    SLICE_X61Y113        FDCE                                         r  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_id_reg[2]/C
                         clock pessimism             -0.525     1.796    
    SLICE_X61Y113        FDCE (Remov_fdce_C_CLR)     -0.092     1.704    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_id_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           3.583    
  -------------------------------------------------------------------
                         slack                                  1.878    

Slack (MET) :             1.881ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/pwm_1_db_reg/PRE
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.186ns (10.124%)  route 1.651ns (89.876%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.581     1.781    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X59Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDCE (Prop_fdce_C_Q)         0.141     1.922 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          1.137     3.059    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X66Y106        LUT2 (Prop_lut2_I0_O)        0.045     3.104 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=19495, routed)       0.514     3.619    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/pwm_0_d_reg_0
    SLICE_X70Y117        FDPE                                         f  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/pwm_1_db_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.842     2.312    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/POUT_EHS_OBUF_BUFG
    SLICE_X70Y117        FDPE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/pwm_1_db_reg/C
                         clock pessimism             -0.504     1.808    
    SLICE_X70Y117        FDPE (Remov_fdpe_C_PRE)     -0.071     1.737    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/pwm_1_db_reg
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           3.619    
  -------------------------------------------------------------------
                         slack                                  1.881    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  EHS
  To Clock:  JTAG_CLK

Setup :            0  Failing Endpoints,  Worst Slack       41.359ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.996ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.359ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        8.807ns  (logic 0.580ns (6.586%)  route 8.227ns (93.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.569ns = ( 1006.569 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.963ns = ( 955.963 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.665   955.963    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X59Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDCE (Prop_fdce_C_Q)         0.456   956.419 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          3.116   959.535    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X59Y115        LUT2 (Prop_lut2_I0_O)        0.124   959.659 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        5.111   964.770    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X85Y113        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.522  1006.569    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X85Y113        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]/C
                         clock pessimism              0.000  1006.569    
                         clock uncertainty           -0.035  1006.534    
    SLICE_X85Y113        FDCE (Recov_fdce_C_CLR)     -0.405  1006.129    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]
  -------------------------------------------------------------------
                         required time                       1006.129    
                         arrival time                        -964.770    
  -------------------------------------------------------------------
                         slack                                 41.359    

Slack (MET) :             41.359ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[7]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        8.807ns  (logic 0.580ns (6.586%)  route 8.227ns (93.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.569ns = ( 1006.569 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.963ns = ( 955.963 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.665   955.963    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X59Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDCE (Prop_fdce_C_Q)         0.456   956.419 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          3.116   959.535    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X59Y115        LUT2 (Prop_lut2_I0_O)        0.124   959.659 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        5.111   964.770    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X85Y113        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.522  1006.569    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X85Y113        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[7]/C
                         clock pessimism              0.000  1006.569    
                         clock uncertainty           -0.035  1006.534    
    SLICE_X85Y113        FDCE (Recov_fdce_C_CLR)     -0.405  1006.129    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[7]
  -------------------------------------------------------------------
                         required time                       1006.129    
                         arrival time                        -964.770    
  -------------------------------------------------------------------
                         slack                                 41.359    

Slack (MET) :             41.359ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[8]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        8.807ns  (logic 0.580ns (6.586%)  route 8.227ns (93.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.569ns = ( 1006.569 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.963ns = ( 955.963 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.665   955.963    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X59Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDCE (Prop_fdce_C_Q)         0.456   956.419 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          3.116   959.535    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X59Y115        LUT2 (Prop_lut2_I0_O)        0.124   959.659 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        5.111   964.770    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X85Y113        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.522  1006.569    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X85Y113        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[8]/C
                         clock pessimism              0.000  1006.569    
                         clock uncertainty           -0.035  1006.534    
    SLICE_X85Y113        FDCE (Recov_fdce_C_CLR)     -0.405  1006.129    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[8]
  -------------------------------------------------------------------
                         required time                       1006.129    
                         arrival time                        -964.770    
  -------------------------------------------------------------------
                         slack                                 41.359    

Slack (MET) :             41.479ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[1]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        8.687ns  (logic 0.580ns (6.677%)  route 8.107ns (93.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.569ns = ( 1006.569 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.963ns = ( 955.963 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.665   955.963    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X59Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDCE (Prop_fdce_C_Q)         0.456   956.419 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          3.116   959.535    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X59Y115        LUT2 (Prop_lut2_I0_O)        0.124   959.659 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        4.991   964.650    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X86Y113        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.522  1006.569    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X86Y113        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[1]/C
                         clock pessimism              0.000  1006.569    
                         clock uncertainty           -0.035  1006.534    
    SLICE_X86Y113        FDCE (Recov_fdce_C_CLR)     -0.405  1006.129    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[1]
  -------------------------------------------------------------------
                         required time                       1006.129    
                         arrival time                        -964.650    
  -------------------------------------------------------------------
                         slack                                 41.479    

Slack (MET) :             41.479ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        8.687ns  (logic 0.580ns (6.677%)  route 8.107ns (93.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.569ns = ( 1006.569 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.963ns = ( 955.963 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.665   955.963    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X59Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDCE (Prop_fdce_C_Q)         0.456   956.419 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          3.116   959.535    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X59Y115        LUT2 (Prop_lut2_I0_O)        0.124   959.659 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        4.991   964.650    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X86Y113        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.522  1006.569    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X86Y113        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]/C
                         clock pessimism              0.000  1006.569    
                         clock uncertainty           -0.035  1006.534    
    SLICE_X86Y113        FDCE (Recov_fdce_C_CLR)     -0.405  1006.129    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]
  -------------------------------------------------------------------
                         required time                       1006.129    
                         arrival time                        -964.650    
  -------------------------------------------------------------------
                         slack                                 41.479    

Slack (MET) :             41.479ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        8.687ns  (logic 0.580ns (6.677%)  route 8.107ns (93.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.569ns = ( 1006.569 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.963ns = ( 955.963 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.665   955.963    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X59Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDCE (Prop_fdce_C_Q)         0.456   956.419 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          3.116   959.535    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X59Y115        LUT2 (Prop_lut2_I0_O)        0.124   959.659 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        4.991   964.650    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X86Y113        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.522  1006.569    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X86Y113        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/C
                         clock pessimism              0.000  1006.569    
                         clock uncertainty           -0.035  1006.534    
    SLICE_X86Y113        FDCE (Recov_fdce_C_CLR)     -0.405  1006.129    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]
  -------------------------------------------------------------------
                         required time                       1006.129    
                         arrival time                        -964.650    
  -------------------------------------------------------------------
                         slack                                 41.479    

Slack (MET) :             41.483ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[0]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        8.683ns  (logic 0.580ns (6.680%)  route 8.103ns (93.320%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.569ns = ( 1006.569 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.963ns = ( 955.963 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.665   955.963    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X59Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDCE (Prop_fdce_C_Q)         0.456   956.419 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          3.116   959.535    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X59Y115        LUT2 (Prop_lut2_I0_O)        0.124   959.659 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        4.987   964.646    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X87Y113        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.522  1006.569    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X87Y113        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[0]/C
                         clock pessimism              0.000  1006.569    
                         clock uncertainty           -0.035  1006.534    
    SLICE_X87Y113        FDCE (Recov_fdce_C_CLR)     -0.405  1006.129    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[0]
  -------------------------------------------------------------------
                         required time                       1006.129    
                         arrival time                        -964.646    
  -------------------------------------------------------------------
                         slack                                 41.483    

Slack (MET) :             41.483ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        8.683ns  (logic 0.580ns (6.680%)  route 8.103ns (93.320%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.569ns = ( 1006.569 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.963ns = ( 955.963 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.665   955.963    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X59Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDCE (Prop_fdce_C_Q)         0.456   956.419 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          3.116   959.535    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X59Y115        LUT2 (Prop_lut2_I0_O)        0.124   959.659 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        4.987   964.646    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X87Y113        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.522  1006.569    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X87Y113        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/C
                         clock pessimism              0.000  1006.569    
                         clock uncertainty           -0.035  1006.534    
    SLICE_X87Y113        FDCE (Recov_fdce_C_CLR)     -0.405  1006.129    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]
  -------------------------------------------------------------------
                         required time                       1006.129    
                         arrival time                        -964.646    
  -------------------------------------------------------------------
                         slack                                 41.483    

Slack (MET) :             41.510ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        8.656ns  (logic 0.580ns (6.700%)  route 8.076ns (93.300%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.570ns = ( 1006.570 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.963ns = ( 955.963 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.665   955.963    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X59Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDCE (Prop_fdce_C_Q)         0.456   956.419 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          3.116   959.535    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X59Y115        LUT2 (Prop_lut2_I0_O)        0.124   959.659 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        4.961   964.619    x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg_0
    SLICE_X85Y112        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.523  1006.570    x_cpu_top/CPU/x_cr_had_top/A15d/A75/padmux_cpu_jtg_tclk_BUFG
    SLICE_X85Y112        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg/C
                         clock pessimism              0.000  1006.570    
                         clock uncertainty           -0.035  1006.535    
    SLICE_X85Y112        FDCE (Recov_fdce_C_CLR)     -0.405  1006.130    x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg
  -------------------------------------------------------------------
                         required time                       1006.130    
                         arrival time                        -964.619    
  -------------------------------------------------------------------
                         slack                                 41.510    

Slack (MET) :             41.510ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        8.656ns  (logic 0.580ns (6.700%)  route 8.076ns (93.300%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.570ns = ( 1006.570 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.963ns = ( 955.963 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       1.665   955.963    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X59Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDCE (Prop_fdce_C_Q)         0.456   956.419 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          3.116   959.535    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X59Y115        LUT2 (Prop_lut2_I0_O)        0.124   959.659 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        4.961   964.619    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X85Y112        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.523  1006.570    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X85Y112        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/C
                         clock pessimism              0.000  1006.570    
                         clock uncertainty           -0.035  1006.535    
    SLICE_X85Y112        FDCE (Recov_fdce_C_CLR)     -0.405  1006.130    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]
  -------------------------------------------------------------------
                         required time                       1006.130    
                         arrival time                        -964.619    
  -------------------------------------------------------------------
                         slack                                 41.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.996ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg/PRE
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK fall@500.000ns - EHS rise@500.000ns)
  Data Path Delay:        3.583ns  (logic 0.186ns (5.191%)  route 3.397ns (94.809%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.400ns = ( 503.400 - 500.000 ) 
    Source Clock Delay      (SCD):    1.781ns = ( 501.781 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      500.000   500.000 r  
    D17                                               0.000   500.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   500.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239   500.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936   501.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   501.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.581   501.781    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X59Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDCE (Prop_fdce_C_Q)         0.141   501.922 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          1.364   503.286    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X59Y115        LUT2 (Prop_lut2_I0_O)        0.045   503.331 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        2.034   505.365    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X84Y110        FDPE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK fall edge)
                                                    500.000   500.000 f  
    AA15                                              0.000   500.000 f  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000   500.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472   500.472 f  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066   502.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   502.566 f  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.834   503.400    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X84Y110        FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg/C  (IS_INVERTED)
                         clock pessimism              0.000   503.400    
                         clock uncertainty            0.035   503.435    
    SLICE_X84Y110        FDPE (Remov_fdpe_C_PRE)     -0.067   503.368    x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg
  -------------------------------------------------------------------
                         required time                       -503.368    
                         arrival time                         505.365    
  -------------------------------------------------------------------
                         slack                                  1.996    

Slack (MET) :             2.157ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.186ns (5.004%)  route 3.531ns (94.996%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.581     1.781    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X59Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDCE (Prop_fdce_C_Q)         0.141     1.922 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          1.364     3.286    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X59Y115        LUT2 (Prop_lut2_I0_O)        0.045     3.331 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        2.167     5.499    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg_0
    SLICE_X86Y112        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.832     3.398    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X86Y112        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/C
                         clock pessimism              0.000     3.398    
                         clock uncertainty            0.035     3.433    
    SLICE_X86Y112        FDCE (Remov_fdce_C_CLR)     -0.092     3.341    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg
  -------------------------------------------------------------------
                         required time                         -3.341    
                         arrival time                           5.499    
  -------------------------------------------------------------------
                         slack                                  2.157    

Slack (MET) :             2.157ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A74/A10c_reg/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.186ns (5.004%)  route 3.531ns (94.996%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.581     1.781    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X59Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDCE (Prop_fdce_C_Q)         0.141     1.922 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          1.364     3.286    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X59Y115        LUT2 (Prop_lut2_I0_O)        0.045     3.331 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        2.167     5.499    x_cpu_top/CPU/x_cr_had_top/A15d/A74/A10c_reg_0
    SLICE_X86Y112        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A74/A10c_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.832     3.398    x_cpu_top/CPU/x_cr_had_top/A15d/A74/padmux_cpu_jtg_tclk_BUFG
    SLICE_X86Y112        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A74/A10c_reg/C
                         clock pessimism              0.000     3.398    
                         clock uncertainty            0.035     3.433    
    SLICE_X86Y112        FDCE (Remov_fdce_C_CLR)     -0.092     3.341    x_cpu_top/CPU/x_cr_had_top/A15d/A74/A10c_reg
  -------------------------------------------------------------------
                         required time                         -3.341    
                         arrival time                           5.499    
  -------------------------------------------------------------------
                         slack                                  2.157    

Slack (MET) :             2.159ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.186ns (4.969%)  route 3.557ns (95.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.581     1.781    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X59Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDCE (Prop_fdce_C_Q)         0.141     1.922 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          1.364     3.286    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X59Y115        LUT2 (Prop_lut2_I0_O)        0.045     3.331 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        2.194     5.525    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X84Y112        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.832     3.398    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X84Y112        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]/C
                         clock pessimism              0.000     3.398    
                         clock uncertainty            0.035     3.433    
    SLICE_X84Y112        FDCE (Remov_fdce_C_CLR)     -0.067     3.366    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.366    
                         arrival time                           5.525    
  -------------------------------------------------------------------
                         slack                                  2.159    

Slack (MET) :             2.159ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.186ns (4.969%)  route 3.557ns (95.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.581     1.781    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X59Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDCE (Prop_fdce_C_Q)         0.141     1.922 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          1.364     3.286    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X59Y115        LUT2 (Prop_lut2_I0_O)        0.045     3.331 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        2.194     5.525    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X84Y112        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.832     3.398    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X84Y112        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/C
                         clock pessimism              0.000     3.398    
                         clock uncertainty            0.035     3.433    
    SLICE_X84Y112        FDCE (Remov_fdce_C_CLR)     -0.067     3.366    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.366    
                         arrival time                           5.525    
  -------------------------------------------------------------------
                         slack                                  2.159    

Slack (MET) :             2.159ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.186ns (4.969%)  route 3.557ns (95.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.581     1.781    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X59Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDCE (Prop_fdce_C_Q)         0.141     1.922 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          1.364     3.286    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X59Y115        LUT2 (Prop_lut2_I0_O)        0.045     3.331 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        2.194     5.525    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X84Y112        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.832     3.398    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X84Y112        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                         clock pessimism              0.000     3.398    
                         clock uncertainty            0.035     3.433    
    SLICE_X84Y112        FDCE (Remov_fdce_C_CLR)     -0.067     3.366    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.366    
                         arrival time                           5.525    
  -------------------------------------------------------------------
                         slack                                  2.159    

Slack (MET) :             2.159ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[6]/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.186ns (4.969%)  route 3.557ns (95.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.581     1.781    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X59Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDCE (Prop_fdce_C_Q)         0.141     1.922 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          1.364     3.286    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X59Y115        LUT2 (Prop_lut2_I0_O)        0.045     3.331 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        2.194     5.525    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X84Y112        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.832     3.398    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X84Y112        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[6]/C
                         clock pessimism              0.000     3.398    
                         clock uncertainty            0.035     3.433    
    SLICE_X84Y112        FDCE (Remov_fdce_C_CLR)     -0.067     3.366    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.366    
                         arrival time                           5.525    
  -------------------------------------------------------------------
                         slack                                  2.159    

Slack (MET) :             2.160ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[6]/PRE
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.186ns (5.004%)  route 3.531ns (94.996%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.581     1.781    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X59Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDCE (Prop_fdce_C_Q)         0.141     1.922 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          1.364     3.286    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X59Y115        LUT2 (Prop_lut2_I0_O)        0.045     3.331 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        2.167     5.499    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X86Y112        FDPE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.832     3.398    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X86Y112        FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[6]/C
                         clock pessimism              0.000     3.398    
                         clock uncertainty            0.035     3.433    
    SLICE_X86Y112        FDPE (Remov_fdpe_C_PRE)     -0.095     3.338    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.338    
                         arrival time                           5.499    
  -------------------------------------------------------------------
                         slack                                  2.160    

Slack (MET) :             2.184ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.186ns (4.969%)  route 3.557ns (95.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.581     1.781    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X59Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDCE (Prop_fdce_C_Q)         0.141     1.922 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          1.364     3.286    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X59Y115        LUT2 (Prop_lut2_I0_O)        0.045     3.331 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        2.194     5.525    x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg_0
    SLICE_X85Y112        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.832     3.398    x_cpu_top/CPU/x_cr_had_top/A15d/A75/padmux_cpu_jtg_tclk_BUFG
    SLICE_X85Y112        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg/C
                         clock pessimism              0.000     3.398    
                         clock uncertainty            0.035     3.433    
    SLICE_X85Y112        FDCE (Remov_fdce_C_CLR)     -0.092     3.341    x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg
  -------------------------------------------------------------------
                         required time                         -3.341    
                         arrival time                           5.525    
  -------------------------------------------------------------------
                         slack                                  2.184    

Slack (MET) :             2.184ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.186ns (4.969%)  route 3.557ns (95.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=22368, routed)       0.581     1.781    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X59Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDCE (Prop_fdce_C_Q)         0.141     1.922 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=13, routed)          1.364     3.286    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X59Y115        LUT2 (Prop_lut2_I0_O)        0.045     3.331 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        2.194     5.525    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X85Y112        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.832     3.398    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X85Y112        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/C
                         clock pessimism              0.000     3.398    
                         clock uncertainty            0.035     3.433    
    SLICE_X85Y112        FDCE (Remov_fdce_C_CLR)     -0.092     3.341    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.341    
                         arrival time                           5.525    
  -------------------------------------------------------------------
                         slack                                  2.184    





