<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Contiki 3.x: cpu/x86/drivers/legacy_pc/pci.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Contiki 3.x
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('a01895_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">pci.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (C) 2015, Intel Corporation. All rights reserved.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * are met:</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * 3. Neither the name of the copyright holder nor the names of its</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    from this software without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * ``AS IS&#39;&#39; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#ifndef CPU_X86_DRIVERS_LEGACY_PC_PCI_H_</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define CPU_X86_DRIVERS_LEGACY_PC_PCI_H_</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;helpers.h&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &lt;stdlib.h&gt;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;prot-domains.h&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/** PCI configuration register identifier for Base Address Registers */</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define PCI_CONFIG_REG_BAR0 0x10</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define PCI_CONFIG_REG_BAR1 0x14</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/** PCI Interrupt Routing is mapped using Interrupt Queue Agents */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  IRQAGENT0,</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  IRQAGENT1,</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  IRQAGENT2,</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  IRQAGENT3</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;} IRQAGENT;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">/** PCI Interupt Pins */</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  INTA,</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  INTB,</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  INTC,</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  INTD</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;} INTR_PIN;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"> * PCI based interrupts PIRQ[A:H] are then available for consumption by either</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"> * the 8259  PICs or the IO-APIC.</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  PIRQA,</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  PIRQB,</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  PIRQC,</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  PIRQD,</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  PIRQE,</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  PIRQF,</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  PIRQG,</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  PIRQH,</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;} PIRQ;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/** PCI command register bit to enable bus mastering */</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define PCI_CMD_2_BUS_MST_EN           BIT(2)</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">/** PCI command register bit to enable memory space */</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define PCI_CMD_1_MEM_SPACE_EN         BIT(1)</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"> * PCI configuration address</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment"> * Refer to Intel Quark SoC X1000 Datasheet, Section 5.5 for more details on</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"> * PCI configuration register access.</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="a00117.html">   85</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="a00117.html">pci_config_addr</a> {</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="keyword">struct </span>{<span class="comment"></span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">    /** Register/offset number.  Least-significant two bits should be zero. */</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="a00117.html#acd41839a26adcaf7598de140196ab78b">   88</a></span>&#160;    uint32_t <a class="code" href="a00117.html#acd41839a26adcaf7598de140196ab78b">reg_off</a>     : 8;</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="a00117.html#a9283035e28bcc38cda50eaa512154174">   89</a></span>&#160;    uint32_t <a class="code" href="a00117.html#a9283035e28bcc38cda50eaa512154174">func</a>        : 3; <span class="comment">/**&lt; Function number */</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="a00117.html#aa1a4e30124f70b87e844d39d40a23db8">   90</a></span>&#160;    uint32_t <a class="code" href="a00117.html#aa1a4e30124f70b87e844d39d40a23db8">dev</a>         : 5; <span class="comment">/**&lt; Device number */</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="a00117.html#ae05e83fdc323f7ba0184a5887adfef85">   91</a></span>&#160;    uint32_t <a class="code" href="a00117.html#ae05e83fdc323f7ba0184a5887adfef85">bus</a>         : 8; <span class="comment">/**&lt; Bus number */</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    uint32_t             : 7;<span class="comment"></span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">    /** Must be set to perform PCI configuration access. */</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="a00117.html#ac1c965f9971c9d5ca0d76d934ef2f268">   94</a></span>&#160;    uint32_t <a class="code" href="a00117.html#ac1c965f9971c9d5ca0d76d934ef2f268">en_mapping</a>  : 1;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  };</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  uint32_t raw;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;} <a class="code" href="a00117.html">pci_config_addr_t</a>;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;uint32_t pci_config_read(<a class="code" href="a00117.html">pci_config_addr_t</a> <a class="code" href="a00768.html#a9a7cf6986d952290ec159e9a084003ff">addr</a>);</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="keywordtype">void</span> pci_config_write(<a class="code" href="a00117.html">pci_config_addr_t</a> <a class="code" href="a00768.html#a9a7cf6986d952290ec159e9a084003ff">addr</a>, uint32_t data);</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="keywordtype">void</span> pci_command_enable(<a class="code" href="a00117.html">pci_config_addr_t</a> <a class="code" href="a00768.html#a9a7cf6986d952290ec159e9a084003ff">addr</a>, uint32_t flags);</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="keyword">typedef</span> <a class="code" href="a00085.html">dom_client_data_t</a> <a class="code" href="a00085.html">pci_driver_t</a>;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="keywordtype">void</span> pci_init(<a class="code" href="a00085.html">pci_driver_t</a> ATTR_KERN_ADDR_SPACE *c_this,</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;              <a class="code" href="a00117.html">pci_config_addr_t</a> pci_addr,</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;              <span class="keywordtype">size_t</span> mmio_sz,</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;              uintptr_t meta,</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;              <span class="keywordtype">size_t</span> meta_sz);</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="keywordtype">void</span> pci_irq_agent_set_pirq(IRQAGENT agent, INTR_PIN pin, PIRQ pirq);</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="keywordtype">void</span> pci_pirq_set_irq(PIRQ pirq, uint8_t irq, uint8_t route_to_legacy);</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="keywordtype">void</span> pci_root_complex_init(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="keywordtype">void</span> pci_root_complex_lock(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define PCI_MMIO_READL(c_this, dest, reg_addr)                                \</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">  MMIO_READL(dest,                                                            \</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">             *((volatile uint32_t ATTR_MMIO_ADDR_SPACE *)                     \</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">               (((uintptr_t)PROT_DOMAINS_MMIO(c_this)) + (reg_addr))))</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define PCI_MMIO_WRITEL(c_this, reg_addr, src)                                \</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">  MMIO_WRITEL(*((volatile uint32_t ATTR_MMIO_ADDR_SPACE *)                    \</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">                (((uintptr_t)PROT_DOMAINS_MMIO(c_this)) + (reg_addr))),       \</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">              src)</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* CPU_X86_DRIVERS_LEGACY_PC_PCI_H_ */</span><span class="preprocessor"></span></div><div class="ttc" id="a00117_html_ac1c965f9971c9d5ca0d76d934ef2f268"><div class="ttname"><a href="a00117.html#ac1c965f9971c9d5ca0d76d934ef2f268">pci_config_addr::en_mapping</a></div><div class="ttdeci">uint32_t en_mapping</div><div class="ttdoc">Must be set to perform PCI configuration access. </div><div class="ttdef"><b>Definition:</b> <a href="a01895_source.html#l00094">pci.h:94</a></div></div>
<div class="ttc" id="a00117_html_acd41839a26adcaf7598de140196ab78b"><div class="ttname"><a href="a00117.html#acd41839a26adcaf7598de140196ab78b">pci_config_addr::reg_off</a></div><div class="ttdeci">uint32_t reg_off</div><div class="ttdoc">Register/offset number. </div><div class="ttdef"><b>Definition:</b> <a href="a01895_source.html#l00088">pci.h:88</a></div></div>
<div class="ttc" id="a00117_html"><div class="ttname"><a href="a00117.html">pci_config_addr</a></div><div class="ttdoc">PCI configuration address. </div><div class="ttdef"><b>Definition:</b> <a href="a01895_source.html#l00085">pci.h:85</a></div></div>
<div class="ttc" id="a00117_html_ae05e83fdc323f7ba0184a5887adfef85"><div class="ttname"><a href="a00117.html#ae05e83fdc323f7ba0184a5887adfef85">pci_config_addr::bus</a></div><div class="ttdeci">uint32_t bus</div><div class="ttdoc">Bus number. </div><div class="ttdef"><b>Definition:</b> <a href="a01895_source.html#l00091">pci.h:91</a></div></div>
<div class="ttc" id="a00768_html_a9a7cf6986d952290ec159e9a084003ff"><div class="ttname"><a href="a00768.html#a9a7cf6986d952290ec159e9a084003ff">addr</a></div><div class="ttdeci">static uip_ds6_addr_t * addr</div><div class="ttdoc">Pointer to a nbr cache entry. </div><div class="ttdef"><b>Definition:</b> <a href="a00768_source.html#l00123">uip-nd6.c:123</a></div></div>
<div class="ttc" id="a00117_html_aa1a4e30124f70b87e844d39d40a23db8"><div class="ttname"><a href="a00117.html#aa1a4e30124f70b87e844d39d40a23db8">pci_config_addr::dev</a></div><div class="ttdeci">uint32_t dev</div><div class="ttdoc">Device number. </div><div class="ttdef"><b>Definition:</b> <a href="a01895_source.html#l00090">pci.h:90</a></div></div>
<div class="ttc" id="a00085_html"><div class="ttname"><a href="a00085.html">dom_client_data</a></div><div class="ttdoc">Data associated with each protection domain that is owned by clients of that domain and used to ident...</div><div class="ttdef"><b>Definition:</b> <a href="a01932_source.html#l00247">prot-domains.h:247</a></div></div>
<div class="ttc" id="a00117_html_a9283035e28bcc38cda50eaa512154174"><div class="ttname"><a href="a00117.html#a9283035e28bcc38cda50eaa512154174">pci_config_addr::func</a></div><div class="ttdeci">uint32_t func</div><div class="ttdoc">Function number. </div><div class="ttdef"><b>Definition:</b> <a href="a01895_source.html#l00089">pci.h:89</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_9e461ebd9532e8d73200c614b68c26fe.html">x86</a></li><li class="navelem"><a class="el" href="dir_11e4e37a852d0466986abddcd9ea5edf.html">drivers</a></li><li class="navelem"><a class="el" href="dir_9d2c4a6dc4762deee71a5f737297130d.html">legacy_pc</a></li><li class="navelem"><b>pci.h</b></li>
    <li class="footer">Generated on Fri Mar 11 2022 12:06:05 for Contiki 3.x by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
