
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: C:\lscc\radiant\2024.1\synpbase
OS: Windows 10 or later
Hostname: LPGL109105

Implementation : impl_1
Synopsys HDL Compiler, Version comp202309synp1, Build 251R, Built May 14 2024 08:13:06, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: C:\lscc\radiant\2024.1\synpbase
OS: Windows 10 or later
Hostname: LPGL109105

Implementation : impl_1
Synopsys VHDL Compiler, Version comp202309synp1, Build 251R, Built May 14 2024 08:13:06, @

@N|Running in 64-bit mode
@N:"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\apb_uart\src\apb_uart.vhd":37:7:37:14|Top entity is set to apb_uart.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.vhd'.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\apb_uart\src\slib_clock_div.vhd'.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\apb_uart\src\slib_counter.vhd'.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\apb_uart\src\slib_edge_detect.vhd'.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\apb_uart\src\slib_fifo.vhd'.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\apb_uart\src\slib_input_filter.vhd'.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\apb_uart\src\slib_input_sync.vhd'.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\apb_uart\src\slib_mv_filter.vhd'.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\apb_uart\src\uart_baudgen.vhd'.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\apb_uart\src\uart_interrupt.vhd'.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\apb_uart\src\uart_transmitter.vhd'.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\apb_uart\src\uart_receiver.vhd'.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\apb_uart\src\apb_uart.vhd'.
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 89MB peak: 89MB)


Process completed successfully.
# Thu Sep 26 11:51:15 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: C:\lscc\radiant\2024.1\synpbase
OS: Windows 10 or later
Hostname: LPGL109105

Implementation : impl_1
Synopsys Verilog Compiler, Version comp202309synp1, Build 321R, Built Aug 12 2024 03:12:33, @

@N|Running in 64-bit mode
@I::"C:\lscc\radiant\2024.1\synpbase\lib\generic\lav-ate-es.v" (library work)
@I::"C:\lscc\radiant\2024.1\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_addsub.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_addsub.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v":313:13:313:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v":333:13:333:24|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_add.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_add.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/adder/rtl\lscc_adder.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v":92:11:92:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v":101:11:101:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_counter.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_counter.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/counter/rtl\lscc_cntr.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/counter/rtl\lscc_cntr.v":129:13:129:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/counter/rtl\lscc_cntr.v":143:13:143:24|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_dpram.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_dpram.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/distributed_dpram/rtl\lscc_distributed_dpram.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_spram.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_spram.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/distributed_spram/rtl\lscc_distributed_spram.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_rom.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_rom.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/distributed_rom/rtl\lscc_distributed_rom.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_shift_reg.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_shift_reg.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_shift_reg/rtl\lscc_shift_register.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_shift_reg.v":126:11:126:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_shift_reg.v":135:11:135:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3270:17:3270:29|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3277:17:3277:28|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3320:17:3320:29|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3327:17:3327:28|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3370:17:3370:29|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3377:17:3377:28|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo_dc.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo_dc.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":5121:25:5121:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":5125:25:5125:36|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":5156:29:5156:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":5160:29:5160:40|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v":94:11:94:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v":109:11:109:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v":210:13:210:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v":227:13:227:24|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v":84:11:84:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v":93:11:93:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v":91:11:91:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v":100:11:100:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v":96:11:96:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1060:25:1060:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1064:25:1064:36|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1095:29:1095:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1099:29:1099:40|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_be.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_be.v":146:11:146:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_be.v":155:11:155:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_true.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_true.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":1880:29:1880:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":1885:29:1885:40|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":1916:33:1916:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":1920:33:1920:44|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":1953:29:1953:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":1958:29:1958:40|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":1988:33:1988:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":1992:33:1992:44|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":2502:29:2502:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":2507:29:2507:40|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":2538:33:2538:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":2542:33:2542:44|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":2575:29:2575:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":2580:29:2580:40|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":2611:33:2611:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":2615:33:2615:44|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":3097:29:3097:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":3102:29:3102:40|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":3133:33:3133:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":3137:33:3137:44|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":3170:29:3170:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":3175:29:3175:40|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":3206:33:3206:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":3210:33:3210:44|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v":1485:25:1485:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v":1491:25:1491:36|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq_be.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq_be.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq_be.v":95:11:95:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_rom.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_rom.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/rom/rtl\lscc_rom.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/rom/rtl\lscc_rom.v":970:25:970:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/rom/rtl\lscc_rom.v":976:25:976:36|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_sub.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_sub.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\config_pkg.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\config_pkg.sv":123:14:123:26|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\config_pkg.sv":133:14:133:25|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\cv32a6_ima_sv32_fpga_config_pkg.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\riscv_pkg.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\riscv_pkg.sv":812:12:812:24|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\riscv_pkg.sv":847:12:847:23|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\ariane_pkg.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_pkg.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_pkg.sv":95:18:95:30|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_pkg.sv":97:18:97:29|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_pkg.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_pkg.sv":112:14:112:26|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_pkg.sv":118:14:118:25|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\wt_cache_pkg.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\std_cache_pkg.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\acc_pkg.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\cvxif_pkg.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cvxif_example\include\cvxif_instr_pkg.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cvxif_fu.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cvxif_example\cvxif_example_coprocessor.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cvxif_example\instr_decoder.sv" (library work)
@W: CG104 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cvxif_example\instr_decoder.sv":14:73:14:73|Unsized number in concatenation is 32 bits
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\cf_math_pkg.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\cf_math_pkg.sv":26:18:26:30|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\cf_math_pkg.sv":40:18:40:29|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\fifo_v3.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\fifo_v3.sv":175:10:175:22|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\fifo_v3.sv":189:10:189:21|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lfsr.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lfsr.sv":293:10:293:22|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lfsr.sv":313:10:313:21|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lfsr_8bit.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lfsr_8bit.sv":55:11:55:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lfsr_8bit.sv":59:11:59:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_arbiter.sv" (library work)
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_arbiter.sv":18:54:18:55|Unrecognized synthesis directive dc. Verify the correct directive name.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_arbiter_flushable.sv" (library work)
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_arbiter_flushable.sv":18:54:18:55|Unrecognized synthesis directive dc. Verify the correct directive name.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_arbiter_flushable.sv":77:14:77:26|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_arbiter_flushable.sv":79:14:79:25|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_mux.sv" (library work)
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_mux.sv":16:46:16:47|Unrecognized synthesis directive dc. Verify the correct directive name.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_mux.sv":38:10:38:22|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_mux.sv":44:10:44:21|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_demux.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lzc.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lzc.sv":52:14:52:26|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lzc.sv":56:14:56:25|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":112:12:112:24|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":119:12:119:23|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":171:18:171:30|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":186:18:186:29|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":310:14:310:26|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":345:14:345:25|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\shift_reg.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\unread.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\popcount.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\exp_backoff.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\exp_backoff.sv":84:9:84:21|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\exp_backoff.sv":96:9:96:20|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\counter.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\delta_counter.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\tb\ariane_axi_pkg.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\tb\axi_intf.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\register_interface\src\reg_intf.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\tb\ariane_soc_pkg.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\riscv-dbg\src\dm_pkg.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\tb\ariane_axi_soc_pkg.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncDpRam.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncDpRam.sv":24:10:24:22|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncDpRam.sv":26:10:26:21|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncDpRam.sv":173:12:173:24|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncDpRam.sv":180:12:180:23|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\AsyncDpRam.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\AsyncDpRam.sv":56:12:56:24|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\AsyncDpRam.sv":60:12:60:23|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\AsyncThreePortRam.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\AsyncThreePortRam.sv":60:12:60:24|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\AsyncThreePortRam.sv":64:12:64:23|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_cast_multi.sv" (library work)
@I:"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_cast_multi.sv":"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\include\common_cells\registers.svh" (library work)
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_cast_multi.sv":151:104:151:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_cast_multi.sv":374:104:374:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_cast_multi.sv":772:104:772:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_classifier.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_divsqrt_multi.sv" (library work)
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_divsqrt_multi.sv":119:104:119:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_divsqrt_multi.sv":186:84:186:83|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_divsqrt_multi.sv":345:104:345:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_fma_multi.sv" (library work)
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_fma_multi.sv":151:104:151:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_fma_multi.sv":537:104:537:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_fma_multi.sv":818:104:818:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_fma.sv" (library work)
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_fma.sv":136:104:136:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_fma.sv":451:104:451:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_fma.sv":669:104:669:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_noncomp.sv" (library work)
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_noncomp.sv":121:104:121:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_noncomp.sv":389:104:389:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_opgroup_block.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_opgroup_fmt_slice.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_opgroup_multifmt_slice.sv" (library work)
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_opgroup_multifmt_slice.sv":402:106:402:105|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_rounding.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_top.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpu_div_sqrt_mvp\hdl\defs_div_sqrt_mvp.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpu_div_sqrt_mvp\hdl\control_mvp.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpu_div_sqrt_mvp\hdl\div_sqrt_top_mvp.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpu_div_sqrt_mvp\hdl\iteration_div_sqrt_mvp.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpu_div_sqrt_mvp\hdl\norm_div_sqrt_mvp.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpu_div_sqrt_mvp\hdl\nrbd_nrsc_mvp.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpu_div_sqrt_mvp\hdl\preprocess_mvp.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv":1189:12:1189:24|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv":1193:12:1193:23|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv":1199:11:1199:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv":1343:11:1343:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\alu.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\fpu_wrap.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\branch_unit.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\compressed_decoder.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\controller.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_buffer.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv":1515:11:1515:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv":1522:11:1522:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\decoder.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ex_stage.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\instr_realign.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\id_stage.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\issue_read_operands.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\issue_read_operands.sv":581:11:581:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\issue_read_operands.sv":598:11:598:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\issue_stage.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_unit.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_unit.sv":504:11:504:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_unit.sv":523:11:523:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_store_unit.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mult.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\multiplier.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\serdiv.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\perf_counters.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_ff.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":433:11:433:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":468:11:468:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv":268:11:268:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv":287:11:287:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\amo_buffer.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_unit.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\commit_stage.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\axi_shim.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\axi_shim.sv":301:11:301:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\axi_shim.sv":308:11:308:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6_accel_first_pass_decoder_stub.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\acc_dispatcher.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\btb.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\ras.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_scan.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv":445:12:445:24|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv":458:12:458:23|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv":508:12:508:24|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv":515:12:515:23|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_ctrl.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_ctrl.sv":281:11:281:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_ctrl.sv":297:11:297:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_mem.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_mem.sv":361:11:361:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_mem.sv":426:11:426:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_missunit.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_missunit.sv":616:11:616:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_missunit.sv":643:11:643:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_wbuffer.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_wbuffer.sv":570:11:570:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_wbuffer.sv":623:11:623:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache.sv":326:11:326:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache.sv":339:11:339:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv":521:11:521:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv":580:11:580:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_cache_subsystem.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_cache_subsystem.sv":186:11:186:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_cache_subsystem.sv":230:11:230:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_axi_adapter.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_axi_adapter.sv":671:11:671:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_axi_adapter.sv":675:11:675:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\tag_cmp.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\axi_adapter.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\miss_handler.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\miss_handler.sv":513:11:513:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\miss_handler.sv":519:11:519:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\miss_handler.sv":799:11:799:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\miss_handler.sv":821:11:821:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cache_ctrl.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cache_ctrl.sv":456:11:456:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cache_ctrl.sv":474:11:474:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache_axi_wrapper.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\std_cache_subsystem.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\std_cache_subsystem.sv":271:11:271:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\std_cache_subsystem.sv":314:11:314:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\std_nbdcache.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\std_nbdcache.sv":273:11:273:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\std_nbdcache.sv":278:11:278:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\cva6_hpdcache_default_config_pkg.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_pkg.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_pkg.sv":542:18:542:30|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_pkg.sv":544:18:544:29|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_demux.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_fifo_reg.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_fifo_reg.sv":137:15:137:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_fifo_reg.sv":141:15:141:26|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_fxarb.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_fxarb.sv":79:15:79:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_fxarb.sv":82:15:82:26|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_rrarb.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_rrarb.sv":59:15:59:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_rrarb.sv":63:15:63:26|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_rrarb.sv":113:15:113:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_rrarb.sv":118:15:118:26|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_mux.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_prio_1hot_encoder.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_sram.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_sram_wbyteenable.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_sram_wmask.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_regbank_wbyteenable_1rw.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_regbank_wmask_1rw.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_data_downsize.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_data_downsize.sv":168:15:168:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_data_downsize.sv":177:15:177:26|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_data_upsize.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_data_upsize.sv":168:15:168:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_data_upsize.sv":177:15:177:26|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\utils\hpdcache_mem_req_read_arbiter.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\utils\hpdcache_mem_req_write_arbiter.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\utils\hpdcache_mem_resp_demux.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\utils\hpdcache_mem_to_axi_read.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\utils\hpdcache_mem_to_axi_write.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hwpf_stride\hwpf_stride_pkg.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hwpf_stride\hwpf_stride.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hwpf_stride\hwpf_stride_arb.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hwpf_stride\hwpf_stride_snooper.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hwpf_stride\hwpf_stride_wrapper.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hwpf_stride\hwpf_stride_wrapper.sv":113:15:113:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hwpf_stride\hwpf_stride_wrapper.sv":119:15:119:26|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache.sv":639:14:639:26|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache.sv":655:14:655:25|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_amo.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_cmo.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_cmo.sv":159:38:159:50|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_cmo.sv":161:38:161:49|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_cmo.sv":239:11:239:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_cmo.sv":247:11:247:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_core_arbiter.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_ctrl.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_ctrl.sv":753:15:753:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_ctrl.sv":759:15:759:26|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_ctrl_pe.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_memarray.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_memctrl.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_memctrl.sv":646:15:646:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_memctrl.sv":654:15:654:26|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_miss_handler.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_miss_handler.sv":452:26:452:38|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_miss_handler.sv":454:26:454:37|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_miss_handler.sv":666:15:666:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_miss_handler.sv":669:15:669:26|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_mshr.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_mshr.sv":379:15:379:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_mshr.sv":383:15:383:26|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_mshr_to_cache_set.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_mshr_to_cache_set.sv":102:11:102:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_mshr_to_cache_set.sv":103:11:103:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_plru.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_rtab.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_rtab.sv":620:11:620:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_rtab.sv":664:11:664:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_uncached.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_uncached.sv":922:11:922:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_uncached.sv":962:11:962:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_wbuf.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_wbuf.sv":671:15:671:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_wbuf.sv":683:15:683:26|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_wbuf_wrapper.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_wbuf_wrapper.sv":206:19:206:31|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_wbuf_wrapper.sv":210:19:210:30|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_wbuf_wrapper.sv":221:15:221:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_wbuf_wrapper.sv":224:15:224:26|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_hpdcache_subsystem.sv" (library work)
@I:"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_hpdcache_subsystem.sv":"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\include\axi\typedef.svh" (library work)
@I:"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_hpdcache_subsystem.sv":"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\include\hpdcache_typedef.svh" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_hpdcache_subsystem.sv":564:13:564:25|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_hpdcache_subsystem.sv":606:13:606:24|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_hpdcache_subsystem_axi_arbiter.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_hpdcache_subsystem_axi_arbiter.sv":561:13:561:25|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_hpdcache_subsystem_axi_arbiter.sv":583:13:583:24|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_hpdcache_if_adapter.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_hpdcache_if_adapter.sv":194:15:194:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_hpdcache_if_adapter.sv":198:15:198:26|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\macros\behav\hpdcache_sram_1rw.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\macros\behav\hpdcache_sram_wbyteenable_1rw.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\macros\behav\hpdcache_sram_wmask_1rw.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\pmp\src\pmp.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\pmp\src\pmp.sv":78:15:78:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\pmp\src\pmp.sv":92:15:92:26|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\pmp\src\pmp_entry.sv" (library work)

Only the first 100 messages of id 'CG334' are reported. To see all messages use 'report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\impl_1\synlog\cva6_1_impl_1_compiler.srr -id CG334' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG334} -count unlimited' in the Tcl shell.

Only the first 100 messages of id 'CG333' are reported. To see all messages use 'report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\impl_1\synlog\cva6_1_impl_1_compiler.srr -id CG333' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG333} -count unlimited' in the Tcl shell.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncSpRamBeNx64.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\common\local\util\tc_sram_fpga_wrapper.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\common\local\util\sram.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_mmu_sv32.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_ptw_sv32.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\src\ariane.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\clint\axi_lite_interface.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\clint\clint.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\axi2apb\src\axi2apb_64_32.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\axi2apb\src\axi2apb.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\axi2apb\src\axi2apb_wrap.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\apb_timer\apb_timer.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\apb_timer\timer.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\axi_slice\src\axi_ar_buffer.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\axi_slice\src\axi_aw_buffer.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\axi_slice\src\axi_b_buffer.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\axi_slice\src\axi_r_buffer.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\axi_slice\src\axi_single_slice.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\axi_slice\src\axi_slice.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\axi_slice\src\axi_slice_wrap.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\axi_slice\src\axi_w_buffer.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\src\axi_riscv_atomics\src\axi_res_tbl.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\src\axi_riscv_atomics\src\axi_riscv_amos_alu.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\src\axi_riscv_atomics\src\axi_riscv_amos.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\src\axi_riscv_atomics\src\axi_riscv_atomics.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\src\axi_riscv_atomics\src\axi_riscv_atomics_wrap.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\src\axi_riscv_atomics\src\axi_riscv_lrsc.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\src\axi_riscv_atomics\src\axi_riscv_lrsc_wrap.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\axi_mem_if\src\axi2mem.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\rv_plic\rtl\rv_plic_target.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\rv_plic\rtl\rv_plic_gateway.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\rv_plic\rtl\plic_regmap.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\rv_plic\rtl\plic_top.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\riscv-dbg\src\dmi_cdc.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\riscv-dbg\src\dmi_jtag.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\riscv-dbg\src\dmi_jtag_tap.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\riscv-dbg\src\dm_csrs.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\riscv-dbg\src\dm_mem.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\riscv-dbg\src\dm_sba.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\riscv-dbg\src\dm_top.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\riscv-dbg\debug_rom\debug_rom.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\register_interface\src\apb_to_reg.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_multicut.sv" (library work)
@I:"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_multicut.sv":"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\include\axi\assign.svh" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rstgen_bypass.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rstgen.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\addr_decode.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_register.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_cut.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_join.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_delayer.sv" (library work)
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_delayer.sv":128:14:128:15|Unrecognized synthesis directive dc. Verify the correct directive name.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_to_axi_lite.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_id_prepend.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_atop_filter.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_err_slv.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_mux.sv" (library work)
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_mux.sv":425:63:425:64|Unrecognized synthesis directive dc. Verify the correct directive name.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_demux.sv" (library work)
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_demux.sv":701:63:701:64|Unrecognized synthesis directive dc. Verify the correct directive name.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_xbar.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\cdc_2phase.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\spill_register_flushable.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\spill_register.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\deprecated\fifo_v1.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\deprecated\fifo_v2.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_delay.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lfsr_16bit.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\tech_cells_generic\src\deprecated\cluster_clk_cells.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\tech_cells_generic\src\deprecated\pulp_clk_cells.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\tech_cells_generic\src\rtl\tc_clk.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\zybo-z7-20.svh" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\zybo-z7-20-ddr.svh" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 160MB)


Process completed successfully.
# Thu Sep 26 11:51:17 2024

###########################################################]
###########################################################[
@I::"C:\lscc\radiant\2024.1\synpbase\lib\generic\lav-ate-es.v" (library work)
@I::"C:\lscc\radiant\2024.1\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_addsub.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_addsub.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v":313:13:313:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v":333:13:333:24|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_add.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_add.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/adder/rtl\lscc_adder.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v":92:11:92:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v":101:11:101:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_counter.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_counter.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/counter/rtl\lscc_cntr.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/counter/rtl\lscc_cntr.v":129:13:129:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/counter/rtl\lscc_cntr.v":143:13:143:24|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_dpram.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_dpram.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/distributed_dpram/rtl\lscc_distributed_dpram.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_spram.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_spram.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/distributed_spram/rtl\lscc_distributed_spram.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_rom.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_rom.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/distributed_rom/rtl\lscc_distributed_rom.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_shift_reg.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_shift_reg.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_shift_reg/rtl\lscc_shift_register.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_shift_reg.v":126:11:126:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_shift_reg.v":135:11:135:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3270:17:3270:29|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3277:17:3277:28|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3320:17:3320:29|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3327:17:3327:28|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3370:17:3370:29|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3377:17:3377:28|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo_dc.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo_dc.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":5121:25:5121:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":5125:25:5125:36|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":5156:29:5156:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":5160:29:5160:40|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v":94:11:94:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v":109:11:109:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v":210:13:210:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v":227:13:227:24|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v":84:11:84:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v":93:11:93:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v":91:11:91:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v":100:11:100:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v":96:11:96:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1060:25:1060:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1064:25:1064:36|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1095:29:1095:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1099:29:1099:40|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_be.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_be.v":146:11:146:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_be.v":155:11:155:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_true.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_true.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":1880:29:1880:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":1885:29:1885:40|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":1916:33:1916:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":1920:33:1920:44|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":1953:29:1953:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":1958:29:1958:40|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":1988:33:1988:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":1992:33:1992:44|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":2502:29:2502:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":2507:29:2507:40|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":2538:33:2538:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":2542:33:2542:44|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":2575:29:2575:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":2580:29:2580:40|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":2611:33:2611:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":2615:33:2615:44|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":3097:29:3097:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":3102:29:3102:40|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":3133:33:3133:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":3137:33:3137:44|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":3170:29:3170:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":3175:29:3175:40|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":3206:33:3206:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":3210:33:3210:44|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v":1485:25:1485:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v":1491:25:1491:36|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq_be.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq_be.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq_be.v":95:11:95:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_rom.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_rom.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/rom/rtl\lscc_rom.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/rom/rtl\lscc_rom.v":970:25:970:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/rom/rtl\lscc_rom.v":976:25:976:36|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_sub.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_sub.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\config_pkg.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\config_pkg.sv":123:14:123:26|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\config_pkg.sv":133:14:133:25|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\cv32a6_ima_sv32_fpga_config_pkg.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\riscv_pkg.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\riscv_pkg.sv":812:12:812:24|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\riscv_pkg.sv":847:12:847:23|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\ariane_pkg.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_pkg.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_pkg.sv":95:18:95:30|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_pkg.sv":97:18:97:29|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_pkg.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_pkg.sv":112:14:112:26|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_pkg.sv":118:14:118:25|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\wt_cache_pkg.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\std_cache_pkg.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\acc_pkg.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\cvxif_pkg.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cvxif_example\include\cvxif_instr_pkg.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cvxif_fu.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cvxif_example\cvxif_example_coprocessor.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cvxif_example\instr_decoder.sv" (library work)
@W: CG104 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cvxif_example\instr_decoder.sv":14:73:14:73|Unsized number in concatenation is 32 bits
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\cf_math_pkg.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\cf_math_pkg.sv":26:18:26:30|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\cf_math_pkg.sv":40:18:40:29|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\fifo_v3.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\fifo_v3.sv":175:10:175:22|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\fifo_v3.sv":189:10:189:21|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lfsr.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lfsr.sv":293:10:293:22|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lfsr.sv":313:10:313:21|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lfsr_8bit.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lfsr_8bit.sv":55:11:55:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lfsr_8bit.sv":59:11:59:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_arbiter.sv" (library work)
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_arbiter.sv":18:54:18:55|Unrecognized synthesis directive dc. Verify the correct directive name.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_arbiter_flushable.sv" (library work)
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_arbiter_flushable.sv":18:54:18:55|Unrecognized synthesis directive dc. Verify the correct directive name.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_arbiter_flushable.sv":77:14:77:26|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_arbiter_flushable.sv":79:14:79:25|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_mux.sv" (library work)
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_mux.sv":16:46:16:47|Unrecognized synthesis directive dc. Verify the correct directive name.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_mux.sv":38:10:38:22|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_mux.sv":44:10:44:21|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_demux.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lzc.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lzc.sv":52:14:52:26|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lzc.sv":56:14:56:25|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":112:12:112:24|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":119:12:119:23|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":171:18:171:30|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":186:18:186:29|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":310:14:310:26|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":345:14:345:25|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\shift_reg.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\unread.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\popcount.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\exp_backoff.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\exp_backoff.sv":84:9:84:21|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\exp_backoff.sv":96:9:96:20|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\counter.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\delta_counter.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\tb\ariane_axi_pkg.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\tb\axi_intf.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\register_interface\src\reg_intf.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\tb\ariane_soc_pkg.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\riscv-dbg\src\dm_pkg.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\tb\ariane_axi_soc_pkg.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncDpRam.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncDpRam.sv":24:10:24:22|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncDpRam.sv":26:10:26:21|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncDpRam.sv":173:12:173:24|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncDpRam.sv":180:12:180:23|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\AsyncDpRam.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\AsyncDpRam.sv":56:12:56:24|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\AsyncDpRam.sv":60:12:60:23|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\AsyncThreePortRam.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\AsyncThreePortRam.sv":60:12:60:24|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\AsyncThreePortRam.sv":64:12:64:23|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_cast_multi.sv" (library work)
@I:"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_cast_multi.sv":"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\include\common_cells\registers.svh" (library work)
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_cast_multi.sv":151:104:151:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_cast_multi.sv":374:104:374:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_cast_multi.sv":772:104:772:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_classifier.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_divsqrt_multi.sv" (library work)
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_divsqrt_multi.sv":119:104:119:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_divsqrt_multi.sv":186:84:186:83|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_divsqrt_multi.sv":345:104:345:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_fma_multi.sv" (library work)
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_fma_multi.sv":151:104:151:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_fma_multi.sv":537:104:537:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_fma_multi.sv":818:104:818:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_fma.sv" (library work)
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_fma.sv":136:104:136:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_fma.sv":451:104:451:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_fma.sv":669:104:669:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_noncomp.sv" (library work)
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_noncomp.sv":121:104:121:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_noncomp.sv":389:104:389:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_opgroup_block.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_opgroup_fmt_slice.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_opgroup_multifmt_slice.sv" (library work)
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_opgroup_multifmt_slice.sv":402:106:402:105|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_rounding.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_top.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpu_div_sqrt_mvp\hdl\defs_div_sqrt_mvp.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpu_div_sqrt_mvp\hdl\control_mvp.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpu_div_sqrt_mvp\hdl\div_sqrt_top_mvp.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpu_div_sqrt_mvp\hdl\iteration_div_sqrt_mvp.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpu_div_sqrt_mvp\hdl\norm_div_sqrt_mvp.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpu_div_sqrt_mvp\hdl\nrbd_nrsc_mvp.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpu_div_sqrt_mvp\hdl\preprocess_mvp.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv":1189:12:1189:24|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv":1193:12:1193:23|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv":1199:11:1199:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv":1343:11:1343:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\alu.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\fpu_wrap.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\branch_unit.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\compressed_decoder.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\controller.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_buffer.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv":1515:11:1515:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv":1522:11:1522:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\decoder.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ex_stage.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\instr_realign.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\id_stage.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\issue_read_operands.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\issue_read_operands.sv":581:11:581:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\issue_read_operands.sv":598:11:598:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\issue_stage.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_unit.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_unit.sv":504:11:504:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_unit.sv":523:11:523:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_store_unit.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mult.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\multiplier.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\serdiv.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\perf_counters.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_ff.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":433:11:433:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":468:11:468:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv":268:11:268:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv":287:11:287:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\amo_buffer.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_unit.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\commit_stage.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\axi_shim.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\axi_shim.sv":301:11:301:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\axi_shim.sv":308:11:308:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6_accel_first_pass_decoder_stub.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\acc_dispatcher.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\btb.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\ras.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_scan.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv":445:12:445:24|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv":458:12:458:23|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv":508:12:508:24|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv":515:12:515:23|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_ctrl.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_ctrl.sv":281:11:281:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_ctrl.sv":297:11:297:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_mem.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_mem.sv":361:11:361:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_mem.sv":426:11:426:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_missunit.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_missunit.sv":616:11:616:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_missunit.sv":643:11:643:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_wbuffer.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_wbuffer.sv":570:11:570:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_wbuffer.sv":623:11:623:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache.sv":326:11:326:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache.sv":339:11:339:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv":521:11:521:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv":580:11:580:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_cache_subsystem.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_cache_subsystem.sv":186:11:186:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_cache_subsystem.sv":230:11:230:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_axi_adapter.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_axi_adapter.sv":671:11:671:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_axi_adapter.sv":675:11:675:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\tag_cmp.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\axi_adapter.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\miss_handler.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\miss_handler.sv":513:11:513:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\miss_handler.sv":519:11:519:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\miss_handler.sv":799:11:799:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\miss_handler.sv":821:11:821:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cache_ctrl.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cache_ctrl.sv":456:11:456:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cache_ctrl.sv":474:11:474:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache_axi_wrapper.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\std_cache_subsystem.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\std_cache_subsystem.sv":271:11:271:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\std_cache_subsystem.sv":314:11:314:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\std_nbdcache.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\std_nbdcache.sv":273:11:273:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\std_nbdcache.sv":278:11:278:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\cva6_hpdcache_default_config_pkg.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_pkg.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_pkg.sv":542:18:542:30|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_pkg.sv":544:18:544:29|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_demux.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_fifo_reg.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_fifo_reg.sv":137:15:137:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_fifo_reg.sv":141:15:141:26|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_fxarb.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_fxarb.sv":79:15:79:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_fxarb.sv":82:15:82:26|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_rrarb.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_rrarb.sv":59:15:59:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_rrarb.sv":63:15:63:26|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_rrarb.sv":113:15:113:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_rrarb.sv":118:15:118:26|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_mux.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_prio_1hot_encoder.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_sram.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_sram_wbyteenable.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_sram_wmask.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_regbank_wbyteenable_1rw.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_regbank_wmask_1rw.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_data_downsize.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_data_downsize.sv":168:15:168:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_data_downsize.sv":177:15:177:26|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_data_upsize.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_data_upsize.sv":168:15:168:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_data_upsize.sv":177:15:177:26|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\utils\hpdcache_mem_req_read_arbiter.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\utils\hpdcache_mem_req_write_arbiter.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\utils\hpdcache_mem_resp_demux.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\utils\hpdcache_mem_to_axi_read.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\utils\hpdcache_mem_to_axi_write.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hwpf_stride\hwpf_stride_pkg.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hwpf_stride\hwpf_stride.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hwpf_stride\hwpf_stride_arb.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hwpf_stride\hwpf_stride_snooper.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hwpf_stride\hwpf_stride_wrapper.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hwpf_stride\hwpf_stride_wrapper.sv":113:15:113:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hwpf_stride\hwpf_stride_wrapper.sv":119:15:119:26|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache.sv":639:14:639:26|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache.sv":655:14:655:25|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_amo.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_cmo.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_cmo.sv":159:38:159:50|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_cmo.sv":161:38:161:49|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_cmo.sv":239:11:239:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_cmo.sv":247:11:247:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_core_arbiter.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_ctrl.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_ctrl.sv":753:15:753:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_ctrl.sv":759:15:759:26|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_ctrl_pe.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_memarray.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_memctrl.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_memctrl.sv":646:15:646:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_memctrl.sv":654:15:654:26|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_miss_handler.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_miss_handler.sv":452:26:452:38|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_miss_handler.sv":454:26:454:37|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_miss_handler.sv":666:15:666:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_miss_handler.sv":669:15:669:26|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_mshr.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_mshr.sv":379:15:379:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_mshr.sv":383:15:383:26|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_mshr_to_cache_set.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_mshr_to_cache_set.sv":102:11:102:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_mshr_to_cache_set.sv":103:11:103:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_plru.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_rtab.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_rtab.sv":620:11:620:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_rtab.sv":664:11:664:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_uncached.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_uncached.sv":922:11:922:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_uncached.sv":962:11:962:22|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_wbuf.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_wbuf.sv":671:15:671:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_wbuf.sv":683:15:683:26|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_wbuf_wrapper.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_wbuf_wrapper.sv":206:19:206:31|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_wbuf_wrapper.sv":210:19:210:30|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_wbuf_wrapper.sv":221:15:221:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_wbuf_wrapper.sv":224:15:224:26|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_hpdcache_subsystem.sv" (library work)
@I:"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_hpdcache_subsystem.sv":"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\include\axi\typedef.svh" (library work)
@I:"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_hpdcache_subsystem.sv":"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\include\hpdcache_typedef.svh" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_hpdcache_subsystem.sv":564:13:564:25|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_hpdcache_subsystem.sv":606:13:606:24|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_hpdcache_subsystem_axi_arbiter.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_hpdcache_subsystem_axi_arbiter.sv":561:13:561:25|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_hpdcache_subsystem_axi_arbiter.sv":583:13:583:24|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_hpdcache_if_adapter.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_hpdcache_if_adapter.sv":194:15:194:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_hpdcache_if_adapter.sv":198:15:198:26|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\macros\behav\hpdcache_sram_1rw.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\macros\behav\hpdcache_sram_wbyteenable_1rw.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\macros\behav\hpdcache_sram_wmask_1rw.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\pmp\src\pmp.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\pmp\src\pmp.sv":78:15:78:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\pmp\src\pmp.sv":92:15:92:26|Read directive translate_on.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\pmp\src\pmp_entry.sv" (library work)

Only the first 100 messages of id 'CG334' are reported. To see all messages use 'report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\impl_1\synlog\cva6_1_impl_1_compiler.srr -id CG334' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG334} -count unlimited' in the Tcl shell.

Only the first 100 messages of id 'CG333' are reported. To see all messages use 'report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\impl_1\synlog\cva6_1_impl_1_compiler.srr -id CG333' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG333} -count unlimited' in the Tcl shell.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncSpRamBeNx64.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\common\local\util\tc_sram_fpga_wrapper.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\common\local\util\sram.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_mmu_sv32.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_ptw_sv32.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\src\ariane.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\clint\axi_lite_interface.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\clint\clint.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\axi2apb\src\axi2apb_64_32.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\axi2apb\src\axi2apb.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\axi2apb\src\axi2apb_wrap.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\apb_timer\apb_timer.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\apb_timer\timer.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\axi_slice\src\axi_ar_buffer.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\axi_slice\src\axi_aw_buffer.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\axi_slice\src\axi_b_buffer.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\axi_slice\src\axi_r_buffer.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\axi_slice\src\axi_single_slice.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\axi_slice\src\axi_slice.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\axi_slice\src\axi_slice_wrap.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\axi_slice\src\axi_w_buffer.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\src\axi_riscv_atomics\src\axi_res_tbl.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\src\axi_riscv_atomics\src\axi_riscv_amos_alu.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\src\axi_riscv_atomics\src\axi_riscv_amos.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\src\axi_riscv_atomics\src\axi_riscv_atomics.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\src\axi_riscv_atomics\src\axi_riscv_atomics_wrap.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\src\axi_riscv_atomics\src\axi_riscv_lrsc.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\src\axi_riscv_atomics\src\axi_riscv_lrsc_wrap.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\axi_mem_if\src\axi2mem.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\rv_plic\rtl\rv_plic_target.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\rv_plic\rtl\rv_plic_gateway.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\rv_plic\rtl\plic_regmap.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\rv_plic\rtl\plic_top.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\riscv-dbg\src\dmi_cdc.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\riscv-dbg\src\dmi_jtag.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\riscv-dbg\src\dmi_jtag_tap.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\riscv-dbg\src\dm_csrs.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\riscv-dbg\src\dm_mem.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\riscv-dbg\src\dm_sba.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\riscv-dbg\src\dm_top.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\riscv-dbg\debug_rom\debug_rom.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\register_interface\src\apb_to_reg.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_multicut.sv" (library work)
@I:"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_multicut.sv":"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\include\axi\assign.svh" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rstgen_bypass.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rstgen.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\addr_decode.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_register.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_cut.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_join.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_delayer.sv" (library work)
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_delayer.sv":128:14:128:15|Unrecognized synthesis directive dc. Verify the correct directive name.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_to_axi_lite.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_id_prepend.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_atop_filter.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_err_slv.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_mux.sv" (library work)
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_mux.sv":425:63:425:64|Unrecognized synthesis directive dc. Verify the correct directive name.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_demux.sv" (library work)
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_demux.sv":701:63:701:64|Unrecognized synthesis directive dc. Verify the correct directive name.
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_xbar.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\cdc_2phase.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\spill_register_flushable.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\spill_register.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\deprecated\fifo_v1.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\deprecated\fifo_v2.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_delay.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lfsr_16bit.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\tech_cells_generic\src\deprecated\cluster_clk_cells.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\tech_cells_generic\src\deprecated\pulp_clk_cells.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\tech_cells_generic\src\rtl\tc_clk.sv" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\zybo-z7-20.svh" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\zybo-z7-20-ddr.svh" (library work)
Verilog syntax check successful!
Options changed - recompiling
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\config_pkg.sv":10:8:10:17|Synthesizing module config_pkg in library work.
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\cv32a6_ima_sv32_fpga_config_pkg.sv":11:8:11:22|Synthesizing module cva6_config_pkg in library work.
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\riscv_pkg.sv":18:8:18:12|Synthesizing module riscv in library work.
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\ariane_pkg.sv":68:53:68:69|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\ariane_pkg.sv":69:46:69:62|Repeat multiplier in concatenation evaluates to 0
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\ariane_pkg.sv":29:8:29:17|Synthesizing module ariane_pkg in library work.
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\ariane_pkg.sv":859:13:859:29|Repeat multiplier in concatenation evaluates to 0
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_pkg.sv":16:8:16:16|Synthesizing module fpnew_pkg in library work.
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_pkg.sv":21:8:21:14|Synthesizing module axi_pkg in library work.
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\wt_cache_pkg.sv":23:8:23:19|Synthesizing module wt_cache_pkg in library work.
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\std_cache_pkg.sv":18:8:18:20|Synthesizing module std_cache_pkg in library work.
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\acc_pkg.sv":10:8:10:14|Synthesizing module acc_pkg in library work.
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\cvxif_pkg.sv":12:8:12:16|Synthesizing module cvxif_pkg in library work.
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cvxif_example\include\cvxif_instr_pkg.sv":10:8:10:22|Synthesizing module cvxif_instr_pkg in library work.
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\cf_math_pkg.sv":18:8:18:18|Synthesizing module cf_math_pkg in library work.
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\tb\ariane_axi_pkg.sv":18:8:18:17|Synthesizing module ariane_axi in library work.
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\tb\ariane_soc_pkg.sv":13:8:13:17|Synthesizing module ariane_soc in library work.
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\riscv-dbg\src\dm_pkg.sv":19:8:19:9|Synthesizing module dm in library work.
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\tb\ariane_axi_soc_pkg.sv":18:8:18:21|Synthesizing module ariane_axi_soc in library work.
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpu_div_sqrt_mvp\hdl\defs_div_sqrt_mvp.sv":14:8:14:24|Synthesizing module defs_div_sqrt_mvp in library work.
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\cva6_hpdcache_default_config_pkg.sv":16:8:16:26|Synthesizing module hpdcache_params_pkg in library work.
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_pkg.sv":26:8:26:19|Synthesizing module hpdcache_pkg in library work.
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hwpf_stride\hwpf_stride_pkg.sv":27:8:27:22|Synthesizing module hwpf_stride_pkg in library work.
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpu_div_sqrt_mvp\hdl\control_mvp.sv":41:0:41:5|Synthesizing module work_C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v_unit in library work.
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\instr_realign.sv":23:7:23:19|Synthesizing module instr_realign in library work.

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = instr_realign_1_layer0
@W: CS101 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\instr_realign.sv":67:13:67:13|Index 1 is out of range for variable valid_o
@W: CG874 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\instr_realign.sv":68:14:68:14|Index 1 is out of range for variable instr_o -- bypassing assign ...
@W: CG874 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\instr_realign.sv":69:13:69:13|Index 1 is out of range for variable addr_o -- bypassing assign ...
@W: CS101 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\instr_realign.sv":81:17:81:17|Index 1 is out of range for variable valid_o
@W: CG874 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\instr_realign.sv":82:18:82:18|Index 1 is out of range for variable instr_o -- bypassing assign ...
@W: CG134 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\instr_realign.sv":40:14:40:32|No assignment to bit 1 of instr_is_compressed
@W: CG134 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\instr_realign.sv":40:14:40:32|No assignment to bit 2 of instr_is_compressed
@W: CG134 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\instr_realign.sv":40:14:40:32|No assignment to bit 3 of instr_is_compressed
Running optimization stage 1 on instr_realign_1_layer0 .......
Finished optimization stage 1 on instr_realign_1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 179MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\fifo_v3.sv":13:7:13:13|Synthesizing module fifo_v3 in library work.

	FALL_THROUGH=1'b0
	DATA_WIDTH=32'b00000000000000000000000000100000
	DEPTH=32'b00000000000000000000000000000100
	dtype=_internal_typedef_0
	ADDR_DEPTH=32'b00000000000000000000000000000010
	FifoDepth=32'b00000000000000000000000000000100
   Generated name = fifo_v3_0_32s_4s_2s_4s
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\AsyncDpRam.sv":21:7:21:16|Synthesizing module AsyncDpRam in library work.

	ADDR_WIDTH=32'b00000000000000000000000000000010
	DATA_DEPTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000000100000
   Generated name = AsyncDpRam_2s_4s_32s
Running optimization stage 1 on AsyncDpRam_2s_4s_32s .......
Finished optimization stage 1 on AsyncDpRam_2s_4s_32s (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 179MB)
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\fifo_v3.sv":40:10:40:19|Object gate_clock is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on fifo_v3_0_32s_4s_2s_4s .......
Finished optimization stage 1 on fifo_v3_0_32s_4s_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 179MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\unread.sv":16:7:16:12|Synthesizing module unread in library work.
@W: CG146 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\unread.sv":16:7:16:12|Creating black box for empty module unread

@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv":46:7:46:17|Synthesizing module instr_queue in library work.

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = instr_queue_2_layer0
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\fifo_v3.sv":13:7:13:13|Synthesizing module fifo_v3__gen0_1 in library work.

	FALL_THROUGH=1'b0
	DATA_WIDTH=32'b00000000000000000000000000100000
	DEPTH=32'b00000000000000000000000000000100
	dtype=_gen0
	ADDR_DEPTH=32'b00000000000000000000000000000010
	FifoDepth=32'b00000000000000000000000000000100
   Generated name = fifo_v3__gen0_1_0_32s_4s_2s_4s
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\AsyncDpRam.sv":21:7:21:16|Synthesizing module AsyncDpRam in library work.

	ADDR_WIDTH=32'b00000000000000000000000000000010
	DATA_DEPTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000001000101
   Generated name = AsyncDpRam_2s_4s_69s
Running optimization stage 1 on AsyncDpRam_2s_4s_69s .......
Finished optimization stage 1 on AsyncDpRam_2s_4s_69s (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 180MB)
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\fifo_v3.sv":40:10:40:19|Object gate_clock is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv":75:37:75:41|Object mem_n[0].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv":76:37:76:38|Object mem_n[0].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv":77:37:77:38|Object mem_n[0].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv":78:37:78:44|Object mem_n[0].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv":75:37:75:41|Object mem_n[1].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv":76:37:76:38|Object mem_n[1].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv":77:37:77:38|Object mem_n[1].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv":78:37:78:44|Object mem_n[1].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv":75:37:75:41|Object mem_n[2].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv":76:37:76:38|Object mem_n[2].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv":77:37:77:38|Object mem_n[2].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv":78:37:78:44|Object mem_n[2].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv":75:37:75:41|Object mem_n[3].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv":76:37:76:38|Object mem_n[3].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv":77:37:77:38|Object mem_n[3].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv":78:37:78:44|Object mem_n[3].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv":75:37:75:41|Object mem_q[0].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv":76:37:76:38|Object mem_q[0].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv":77:37:77:38|Object mem_q[0].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv":78:37:78:44|Object mem_q[0].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv":75:37:75:41|Object mem_q[1].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv":76:37:76:38|Object mem_q[1].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv":77:37:77:38|Object mem_q[1].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv":78:37:78:44|Object mem_q[1].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv":75:37:75:41|Object mem_q[2].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv":76:37:76:38|Object mem_q[2].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv":77:37:77:38|Object mem_q[2].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv":78:37:78:44|Object mem_q[2].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv":75:37:75:41|Object mem_q[3].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv":76:37:76:38|Object mem_q[3].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv":77:37:77:38|Object mem_q[3].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv":78:37:78:44|Object mem_q[3].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on fifo_v3__gen0_1_0_32s_4s_2s_4s .......
Finished optimization stage 1 on fifo_v3__gen0_1_0_32s_4s_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 180MB)
Running optimization stage 1 on instr_queue_2_layer0 .......
Finished optimization stage 1 on instr_queue_2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 180MB peak: 181MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv":18:7:18:14|Synthesizing module frontend in library work.

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = frontend_3_layer0
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_scan.sv":18:7:18:16|Synthesizing module instr_scan in library work.

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = instr_scan_4_layer0
Running optimization stage 1 on instr_scan_4_layer0 .......
Finished optimization stage 1 on instr_scan_4_layer0 (CPU Time 0h:00m:00s, Memory Used current: 180MB peak: 181MB)
Running optimization stage 1 on frontend_3_layer0 .......
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv":373:2:373:10|Optimizing register bit bht_q.taken to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv":373:2:373:10|Optimizing register bit bht_q.valid to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv":373:2:373:10|Optimizing register bit btb_q.target_address[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv":373:2:373:10|Optimizing register bit btb_q.target_address[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv":373:2:373:10|Optimizing register bit btb_q.target_address[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv":373:2:373:10|Optimizing register bit btb_q.target_address[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv":373:2:373:10|Optimizing register bit btb_q.target_address[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv":373:2:373:10|Optimizing register bit btb_q.target_address[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv":373:2:373:10|Optimizing register bit btb_q.target_address[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv":373:2:373:10|Optimizing register bit btb_q.target_address[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv":373:2:373:10|Optimizing register bit btb_q.target_address[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv":373:2:373:10|Optimizing register bit btb_q.target_address[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv":373:2:373:10|Optimizing register bit btb_q.target_address[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv":373:2:373:10|Optimizing register bit btb_q.target_address[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv":373:2:373:10|Optimizing register bit btb_q.target_address[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv":373:2:373:10|Optimizing register bit btb_q.target_address[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv":373:2:373:10|Optimizing register bit btb_q.target_address[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv":373:2:373:10|Optimizing register bit btb_q.target_address[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv":373:2:373:10|Optimizing register bit btb_q.target_address[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv":373:2:373:10|Optimizing register bit btb_q.target_address[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv":373:2:373:10|Optimizing register bit btb_q.target_address[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv":373:2:373:10|Optimizing register bit btb_q.target_address[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv":373:2:373:10|Optimizing register bit btb_q.target_address[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv":373:2:373:10|Optimizing register bit btb_q.target_address[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv":373:2:373:10|Optimizing register bit btb_q.target_address[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv":373:2:373:10|Optimizing register bit btb_q.target_address[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv":373:2:373:10|Optimizing register bit btb_q.target_address[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv":373:2:373:10|Optimizing register bit btb_q.target_address[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv":373:2:373:10|Optimizing register bit btb_q.target_address[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv":373:2:373:10|Optimizing register bit btb_q.target_address[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv":373:2:373:10|Optimizing register bit btb_q.target_address[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv":373:2:373:10|Optimizing register bit btb_q.target_address[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv":373:2:373:10|Optimizing register bit btb_q.target_address[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv":373:2:373:10|Optimizing register bit btb_q.target_address[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv":373:2:373:10|Optimizing register bit btb_q.valid to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv":373:2:373:10|Pruning unused register btb_q.target_address[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv":373:2:373:10|Pruning unused register bht_q.taken. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv":373:2:373:10|Pruning unused register bht_q.valid. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv":373:2:373:10|Pruning unused register btb_q.valid. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on frontend_3_layer0 (CPU Time 0h:00m:00s, Memory Used current: 182MB peak: 183MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\decoder.sv":22:7:22:13|Synthesizing module decoder in library work.

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = decoder_5_layer0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\decoder.sv":1235:7:1235:23|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\decoder.sv":1304:100:1304:114|Repeat multiplier in concatenation evaluates to 0
@N: CG179 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\decoder.sv":173:59:173:71|Removing redundant assignment.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\ariane_pkg.sv":711:18:711:26|Object instruction_o.rs1_rdata is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\ariane_pkg.sv":712:18:712:26|Object instruction_o.rs2_rdata is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\ariane_pkg.sv":713:28:713:35|Object instruction_o.lsu_addr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\ariane_pkg.sv":714:32:714:40|Object instruction_o.lsu_rmask is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\ariane_pkg.sv":715:32:715:40|Object instruction_o.lsu_wmask is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\ariane_pkg.sv":716:18:716:26|Object instruction_o.lsu_wdata is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on decoder_5_layer0 .......
Finished optimization stage 1 on decoder_5_layer0 (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 189MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\id_stage.sv":16:7:16:14|Synthesizing module id_stage in library work.

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = id_stage_6_layer0
Running optimization stage 1 on id_stage_6_layer0 .......
Finished optimization stage 1 on id_stage_6_layer0 (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 189MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":47:7:47:17|Synthesizing module rr_arb_tree in library work.

	NumIn=32'b00000000000000000000000000001000
	DataWidth=32'b00000000000000000000000000100000
	DataType=_internal_typedef_1
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_2
   Generated name = rr_arb_tree_8_32s_1_1_0_1_3__internal_typedef_2
Running optimization stage 1 on rr_arb_tree_8_32s_1_1_0_1_3__internal_typedef_2 .......
Finished optimization stage 1 on rr_arb_tree_8_32s_1_1_0_1_3__internal_typedef_2 (CPU Time 0h:00m:00s, Memory Used current: 189MB peak: 190MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":15:7:15:16|Synthesizing module scoreboard_rs3_len_t_2 in library work.

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	IsRVFI=1'b0
	rs3_len_t=rs3_len_t
	NR_ENTRIES=32'b00000000000000000000000000000100
	BITS_ENTRIES=32'b00000000000000000000000000000010
   Generated name = scoreboard_rs3_len_t_2_0_4s_2s_7_layer0
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":47:7:47:17|Synthesizing module rr_arb_tree__gen1_3 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen1
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_73
   Generated name = rr_arb_tree__gen1_3_5s_32s_1_1_0_1_3__internal_typedef_73
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen1_3_5s_32s_1_1_0_1_3__internal_typedef_73 .......
Finished optimization stage 1 on rr_arb_tree__gen1_3_5s_32s_1_1_0_1_3__internal_typedef_73 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 193MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":47:7:47:17|Synthesizing module rr_arb_tree__gen2_4 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen2
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_75
   Generated name = rr_arb_tree__gen2_4_5s_32s_1_1_0_1_3__internal_typedef_75
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen2_4_5s_32s_1_1_0_1_3__internal_typedef_75 .......
Finished optimization stage 1 on rr_arb_tree__gen2_4_5s_32s_1_1_0_1_3__internal_typedef_75 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 193MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":47:7:47:17|Synthesizing module rr_arb_tree__gen3_5 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen3
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_77
   Generated name = rr_arb_tree__gen3_5_5s_32s_1_1_0_1_3__internal_typedef_77
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen3_5_5s_32s_1_1_0_1_3__internal_typedef_77 .......
Finished optimization stage 1 on rr_arb_tree__gen3_5_5s_32s_1_1_0_1_3__internal_typedef_77 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 193MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":47:7:47:17|Synthesizing module rr_arb_tree__gen4_6 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen4
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_79
   Generated name = rr_arb_tree__gen4_6_5s_32s_1_1_0_1_3__internal_typedef_79
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen4_6_5s_32s_1_1_0_1_3__internal_typedef_79 .......
Finished optimization stage 1 on rr_arb_tree__gen4_6_5s_32s_1_1_0_1_3__internal_typedef_79 (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 194MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":47:7:47:17|Synthesizing module rr_arb_tree__gen5_7 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen5
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_81
   Generated name = rr_arb_tree__gen5_7_5s_32s_1_1_0_1_3__internal_typedef_81
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen5_7_5s_32s_1_1_0_1_3__internal_typedef_81 .......
Finished optimization stage 1 on rr_arb_tree__gen5_7_5s_32s_1_1_0_1_3__internal_typedef_81 (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 194MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":47:7:47:17|Synthesizing module rr_arb_tree__gen6_8 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen6
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_83
   Generated name = rr_arb_tree__gen6_8_5s_32s_1_1_0_1_3__internal_typedef_83
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen6_8_5s_32s_1_1_0_1_3__internal_typedef_83 .......
Finished optimization stage 1 on rr_arb_tree__gen6_8_5s_32s_1_1_0_1_3__internal_typedef_83 (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 194MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":47:7:47:17|Synthesizing module rr_arb_tree__gen7_9 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen7
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_85
   Generated name = rr_arb_tree__gen7_9_5s_32s_1_1_0_1_3__internal_typedef_85
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen7_9_5s_32s_1_1_0_1_3__internal_typedef_85 .......
Finished optimization stage 1 on rr_arb_tree__gen7_9_5s_32s_1_1_0_1_3__internal_typedef_85 (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 195MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":47:7:47:17|Synthesizing module rr_arb_tree__gen8_10 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen8
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_87
   Generated name = rr_arb_tree__gen8_10_5s_32s_1_1_0_1_3__internal_typedef_87
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen8_10_5s_32s_1_1_0_1_3__internal_typedef_87 .......
Finished optimization stage 1 on rr_arb_tree__gen8_10_5s_32s_1_1_0_1_3__internal_typedef_87 (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 195MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":47:7:47:17|Synthesizing module rr_arb_tree__gen9_11 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen9
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_89
   Generated name = rr_arb_tree__gen9_11_5s_32s_1_1_0_1_3__internal_typedef_89
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen9_11_5s_32s_1_1_0_1_3__internal_typedef_89 .......
Finished optimization stage 1 on rr_arb_tree__gen9_11_5s_32s_1_1_0_1_3__internal_typedef_89 (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 195MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":47:7:47:17|Synthesizing module rr_arb_tree__gen10_12 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen10
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_91
   Generated name = rr_arb_tree__gen10_12_5s_32s_1_1_0_1_3__internal_typedef_91
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen10_12_5s_32s_1_1_0_1_3__internal_typedef_91 .......
Finished optimization stage 1 on rr_arb_tree__gen10_12_5s_32s_1_1_0_1_3__internal_typedef_91 (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 196MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":47:7:47:17|Synthesizing module rr_arb_tree__gen11_13 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen11
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_93
   Generated name = rr_arb_tree__gen11_13_5s_32s_1_1_0_1_3__internal_typedef_93
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen11_13_5s_32s_1_1_0_1_3__internal_typedef_93 .......
Finished optimization stage 1 on rr_arb_tree__gen11_13_5s_32s_1_1_0_1_3__internal_typedef_93 (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 196MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":47:7:47:17|Synthesizing module rr_arb_tree__gen12_14 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen12
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_95
   Generated name = rr_arb_tree__gen12_14_5s_32s_1_1_0_1_3__internal_typedef_95
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen12_14_5s_32s_1_1_0_1_3__internal_typedef_95 .......
Finished optimization stage 1 on rr_arb_tree__gen12_14_5s_32s_1_1_0_1_3__internal_typedef_95 (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 196MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":47:7:47:17|Synthesizing module rr_arb_tree__gen13_15 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen13
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_97
   Generated name = rr_arb_tree__gen13_15_5s_32s_1_1_0_1_3__internal_typedef_97
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen13_15_5s_32s_1_1_0_1_3__internal_typedef_97 .......
Finished optimization stage 1 on rr_arb_tree__gen13_15_5s_32s_1_1_0_1_3__internal_typedef_97 (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 197MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":47:7:47:17|Synthesizing module rr_arb_tree__gen14_16 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen14
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_99
   Generated name = rr_arb_tree__gen14_16_5s_32s_1_1_0_1_3__internal_typedef_99
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen14_16_5s_32s_1_1_0_1_3__internal_typedef_99 .......
Finished optimization stage 1 on rr_arb_tree__gen14_16_5s_32s_1_1_0_1_3__internal_typedef_99 (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 197MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":47:7:47:17|Synthesizing module rr_arb_tree__gen15_17 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen15
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_101
   Generated name = rr_arb_tree__gen15_17_5s_32s_1_1_0_1_3__internal_typedef_101
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen15_17_5s_32s_1_1_0_1_3__internal_typedef_101 .......
Finished optimization stage 1 on rr_arb_tree__gen15_17_5s_32s_1_1_0_1_3__internal_typedef_101 (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 197MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":47:7:47:17|Synthesizing module rr_arb_tree__gen16_18 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen16
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_103
   Generated name = rr_arb_tree__gen16_18_5s_32s_1_1_0_1_3__internal_typedef_103
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen16_18_5s_32s_1_1_0_1_3__internal_typedef_103 .......
Finished optimization stage 1 on rr_arb_tree__gen16_18_5s_32s_1_1_0_1_3__internal_typedef_103 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 198MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":47:7:47:17|Synthesizing module rr_arb_tree__gen17_19 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen17
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_105
   Generated name = rr_arb_tree__gen17_19_5s_32s_1_1_0_1_3__internal_typedef_105
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen17_19_5s_32s_1_1_0_1_3__internal_typedef_105 .......
Finished optimization stage 1 on rr_arb_tree__gen17_19_5s_32s_1_1_0_1_3__internal_typedef_105 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 198MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":47:7:47:17|Synthesizing module rr_arb_tree__gen18_20 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen18
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_107
   Generated name = rr_arb_tree__gen18_20_5s_32s_1_1_0_1_3__internal_typedef_107
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen18_20_5s_32s_1_1_0_1_3__internal_typedef_107 .......
Finished optimization stage 1 on rr_arb_tree__gen18_20_5s_32s_1_1_0_1_3__internal_typedef_107 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 198MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":47:7:47:17|Synthesizing module rr_arb_tree__gen19_21 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen19
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_109
   Generated name = rr_arb_tree__gen19_21_5s_32s_1_1_0_1_3__internal_typedef_109
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen19_21_5s_32s_1_1_0_1_3__internal_typedef_109 .......
Finished optimization stage 1 on rr_arb_tree__gen19_21_5s_32s_1_1_0_1_3__internal_typedef_109 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 199MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":47:7:47:17|Synthesizing module rr_arb_tree__gen20_22 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen20
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_111
   Generated name = rr_arb_tree__gen20_22_5s_32s_1_1_0_1_3__internal_typedef_111
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen20_22_5s_32s_1_1_0_1_3__internal_typedef_111 .......
Finished optimization stage 1 on rr_arb_tree__gen20_22_5s_32s_1_1_0_1_3__internal_typedef_111 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 199MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":47:7:47:17|Synthesizing module rr_arb_tree__gen21_23 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen21
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_113
   Generated name = rr_arb_tree__gen21_23_5s_32s_1_1_0_1_3__internal_typedef_113
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen21_23_5s_32s_1_1_0_1_3__internal_typedef_113 .......
Finished optimization stage 1 on rr_arb_tree__gen21_23_5s_32s_1_1_0_1_3__internal_typedef_113 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 199MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":47:7:47:17|Synthesizing module rr_arb_tree__gen22_24 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen22
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_115
   Generated name = rr_arb_tree__gen22_24_5s_32s_1_1_0_1_3__internal_typedef_115
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen22_24_5s_32s_1_1_0_1_3__internal_typedef_115 .......
Finished optimization stage 1 on rr_arb_tree__gen22_24_5s_32s_1_1_0_1_3__internal_typedef_115 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 200MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":47:7:47:17|Synthesizing module rr_arb_tree__gen23_25 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen23
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_117
   Generated name = rr_arb_tree__gen23_25_5s_32s_1_1_0_1_3__internal_typedef_117
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen23_25_5s_32s_1_1_0_1_3__internal_typedef_117 .......
Finished optimization stage 1 on rr_arb_tree__gen23_25_5s_32s_1_1_0_1_3__internal_typedef_117 (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 200MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":47:7:47:17|Synthesizing module rr_arb_tree__gen24_26 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen24
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_119
   Generated name = rr_arb_tree__gen24_26_5s_32s_1_1_0_1_3__internal_typedef_119
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen24_26_5s_32s_1_1_0_1_3__internal_typedef_119 .......
Finished optimization stage 1 on rr_arb_tree__gen24_26_5s_32s_1_1_0_1_3__internal_typedef_119 (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 200MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":47:7:47:17|Synthesizing module rr_arb_tree__gen25_27 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen25
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_121
   Generated name = rr_arb_tree__gen25_27_5s_32s_1_1_0_1_3__internal_typedef_121
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen25_27_5s_32s_1_1_0_1_3__internal_typedef_121 .......
Finished optimization stage 1 on rr_arb_tree__gen25_27_5s_32s_1_1_0_1_3__internal_typedef_121 (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 200MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":47:7:47:17|Synthesizing module rr_arb_tree__gen26_28 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen26
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_123
   Generated name = rr_arb_tree__gen26_28_5s_32s_1_1_0_1_3__internal_typedef_123
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen26_28_5s_32s_1_1_0_1_3__internal_typedef_123 .......
Finished optimization stage 1 on rr_arb_tree__gen26_28_5s_32s_1_1_0_1_3__internal_typedef_123 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":47:7:47:17|Synthesizing module rr_arb_tree__gen27_29 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen27
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_125
   Generated name = rr_arb_tree__gen27_29_5s_32s_1_1_0_1_3__internal_typedef_125
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen27_29_5s_32s_1_1_0_1_3__internal_typedef_125 .......
Finished optimization stage 1 on rr_arb_tree__gen27_29_5s_32s_1_1_0_1_3__internal_typedef_125 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":47:7:47:17|Synthesizing module rr_arb_tree__gen28_30 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen28
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_127
   Generated name = rr_arb_tree__gen28_30_5s_32s_1_1_0_1_3__internal_typedef_127
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen28_30_5s_32s_1_1_0_1_3__internal_typedef_127 .......
Finished optimization stage 1 on rr_arb_tree__gen28_30_5s_32s_1_1_0_1_3__internal_typedef_127 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 202MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":47:7:47:17|Synthesizing module rr_arb_tree__gen29_31 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen29
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_129
   Generated name = rr_arb_tree__gen29_31_5s_32s_1_1_0_1_3__internal_typedef_129
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen29_31_5s_32s_1_1_0_1_3__internal_typedef_129 .......
Finished optimization stage 1 on rr_arb_tree__gen29_31_5s_32s_1_1_0_1_3__internal_typedef_129 (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 202MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":47:7:47:17|Synthesizing module rr_arb_tree__gen30_32 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen30
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_131
   Generated name = rr_arb_tree__gen30_32_5s_32s_1_1_0_1_3__internal_typedef_131
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":258:14:258:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen30_32_5s_32s_1_1_0_1_3__internal_typedef_131 .......
Finished optimization stage 1 on rr_arb_tree__gen30_32_5s_32s_1_1_0_1_3__internal_typedef_131 (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 202MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":47:7:47:17|Synthesizing module rr_arb_tree__gen31_33 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen31
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_133
   Generated name = rr_arb_tree__gen31_33_5s_32s_1_1_0_1_3__internal_typedef_133

Only the first 100 messages of id 'CG133' are reported. To see all messages use 'report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\impl_1\synlog\cva6_1_impl_1_compiler.srr -id CG133' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG133} -count unlimited' in the Tcl shell.
Running optimization stage 1 on rr_arb_tree__gen31_33_5s_32s_1_1_0_1_3__internal_typedef_133 .......
Finished optimization stage 1 on rr_arb_tree__gen31_33_5s_32s_1_1_0_1_3__internal_typedef_133 (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 202MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv":47:7:47:17|Synthesizing module rr_arb_tree__gen32_34 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen32
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_135
   Generated name = rr_arb_tree__gen32_34_5s_32s_1_1_0_1_3__internal_typedef_135
Running optimization stage 1 on rr_arb_tree__gen32_34_5s_32s_1_1_0_1_3__internal_typedef_135 .......
Finished optimization stage 1 on rr_arb_tree__gen32_34_5s_32s_1_1_0_1_3__internal_typedef_135 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 203MB)
Running optimization stage 1 on scoreboard_rs3_len_t_2_0_4s_2s_7_layer0 .......
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register commit_pointer_q[0][1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register commit_pointer_q[-1][1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[0].sbe.vfp. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[0].sbe.lsu_wdata[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[0].sbe.lsu_wmask[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[0].sbe.lsu_rmask[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[0].sbe.lsu_addr[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[0].sbe.rs2_rdata[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[0].sbe.rs1_rdata[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[0].sbe.is_compressed. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[0].sbe.bp.predict_address[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[0].sbe.bp.cf[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[0].sbe.ex.valid. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[0].sbe.ex.tval[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[0].sbe.ex.cause[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[0].sbe.use_pc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[0].sbe.use_zimm. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[0].sbe.use_imm. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[0].sbe.rs2[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[0].sbe.rs1[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[0].sbe.op[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[0].sbe.trans_id[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[0].sbe.pc[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[1].sbe.vfp. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[1].sbe.lsu_wdata[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[1].sbe.lsu_wmask[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[1].sbe.lsu_rmask[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[1].sbe.lsu_addr[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[1].sbe.rs2_rdata[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[1].sbe.rs1_rdata[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[1].sbe.is_compressed. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[1].sbe.bp.predict_address[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[1].sbe.bp.cf[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[1].sbe.ex.valid. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[1].sbe.ex.tval[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[1].sbe.ex.cause[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[1].sbe.use_pc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[1].sbe.use_zimm. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[1].sbe.use_imm. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[1].sbe.rs2[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[1].sbe.rs1[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[1].sbe.op[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[1].sbe.trans_id[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[1].sbe.pc[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[2].sbe.vfp. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[2].sbe.lsu_wdata[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[2].sbe.lsu_wmask[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[2].sbe.lsu_rmask[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[2].sbe.lsu_addr[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[2].sbe.rs2_rdata[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[2].sbe.rs1_rdata[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[2].sbe.is_compressed. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[2].sbe.bp.predict_address[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[2].sbe.bp.cf[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[2].sbe.ex.valid. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[2].sbe.ex.tval[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[2].sbe.ex.cause[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[2].sbe.use_pc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[2].sbe.use_zimm. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[2].sbe.use_imm. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[2].sbe.rs2[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[2].sbe.rs1[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[2].sbe.op[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[2].sbe.trans_id[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[2].sbe.pc[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[3].sbe.vfp. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[3].sbe.lsu_wdata[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[3].sbe.lsu_wmask[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[3].sbe.lsu_rmask[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[3].sbe.lsu_addr[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[3].sbe.rs2_rdata[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[3].sbe.rs1_rdata[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[3].sbe.is_compressed. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[3].sbe.bp.predict_address[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[3].sbe.bp.cf[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[3].sbe.ex.valid. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[3].sbe.ex.tval[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[3].sbe.ex.cause[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[3].sbe.use_pc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[3].sbe.use_zimm. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[3].sbe.use_imm. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[3].sbe.rs2[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[3].sbe.rs1[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[3].sbe.op[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[3].sbe.trans_id[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[3].sbe.pc[31:0]. Make sure that there are no unused intermediate registers.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Optimizing register bit mem_q[0].is_rd_fpr_flag to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Optimizing register bit mem_q[1].is_rd_fpr_flag to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Optimizing register bit mem_q[2].is_rd_fpr_flag to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Optimizing register bit mem_q[3].is_rd_fpr_flag to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[0].is_rd_fpr_flag. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[1].is_rd_fpr_flag. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[2].is_rd_fpr_flag. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv":419:2:419:10|Pruning unused register mem_q[3].is_rd_fpr_flag. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on scoreboard_rs3_len_t_2_0_4s_2s_7_layer0 (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 250MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\issue_read_operands.sv":17:7:17:25|Synthesizing module issue_read_operands_rs3_len_t_35 in library work.

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	rs3_len_t=rs3_len_t
   Generated name = issue_read_operands_rs3_len_t_35_rs3_len_t_8_layer0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\issue_read_operands.sv":265:9:265:34|Repeat multiplier in concatenation evaluates to 0
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv":28:7:28:25|Synthesizing module ariane_regfile_fpga in library work.

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	DATA_WIDTH=32'b00000000000000000000000000100000
	NR_READ_PORTS=32'b00000000000000000000000000000010
	ZERO_REG_ZERO=1'b1
	ADDR_WIDTH=32'b00000000000000000000000000000101
	NUM_WORDS=32'b00000000000000000000000000100000
	LOG_NR_WRITE_PORTS=32'b00000000000000000000000000000000
   Generated name = ariane_regfile_fpga_32s_2_4294967295s_5s_32s_0s_9_layer0
@E: CG478 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv":81:51:81:51|Expression size is either 0 or could not be determined.
# Thu Sep 26 11:51:45 2024

###########################################################]
@E::Errors while synthesizing top module ariane.
@END
Process took 0h:00m:30s realtime, 0h:00m:29s cputime
# Thu Sep 26 11:51:45 2024

###########################################################]
