<stg><name>Jacobi_svd<double, 16, 1, 16>_Pipeline_Loop_cal</name>


<trans_list>

<trans id="41" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %tmp3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp3_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %tmpOrder, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %sub44_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub44_i

]]></Node>
<StgValue><ssdm name="sub44_i_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %tmp3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp3

]]></Node>
<StgValue><ssdm name="tmp3_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:5 %store_ln172 = store i31 1, i31 %j_1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %store_ln170 = store i32 %tmp3_read, i32 %tmp3_1

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc54.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc54.i:0 %j = load i31 %j_1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="31">
<![CDATA[
for.inc54.i:1 %zext_ln172 = zext i31 %j

]]></Node>
<StgValue><ssdm name="zext_ln172"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54.i:2 %icmp_ln172 = icmp_slt  i32 %zext_ln172, i32 %sub44_i_read

]]></Node>
<StgValue><ssdm name="icmp_ln172"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc54.i:3 %br_ln172 = br i1 %icmp_ln172, void %for.inc58.i.loopexit.exitStub, void %for.inc54.i.split

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc54.i.split:4 %add_ln175 = add i31 %j, i31 2

]]></Node>
<StgValue><ssdm name="add_ln175"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="31">
<![CDATA[
for.inc54.i.split:5 %zext_ln175 = zext i31 %add_ln175

]]></Node>
<StgValue><ssdm name="zext_ln175"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54.i.split:6 %tmpOrder_addr = getelementptr i32 %tmpOrder, i64 0, i64 %zext_ln175

]]></Node>
<StgValue><ssdm name="tmpOrder_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="4">
<![CDATA[
for.inc54.i.split:7 %tmp4 = load i4 %tmpOrder_addr

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc54.i.split:9 %store_ln172 = store i31 %add_ln175, i31 %j_1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc58.i.loopexit.exitStub:0 %tmp3_1_load = load i32 %tmp3_1

]]></Node>
<StgValue><ssdm name="tmp3_1_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc58.i.loopexit.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %tmp3_1_out, i32 %tmp3_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0">
<![CDATA[
for.inc58.i.loopexit.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc54.i.split:0 %tmp3_1_load_1 = load i32 %tmp3_1

]]></Node>
<StgValue><ssdm name="tmp3_1_load_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc54.i.split:1 %specpipeline_ln174 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln174"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc54.i.split:2 %speclooptripcount_ln173 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 510, i64 510, i64 510

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln173"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc54.i.split:3 %specloopname_ln172 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25

]]></Node>
<StgValue><ssdm name="specloopname_ln172"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="4">
<![CDATA[
for.inc54.i.split:7 %tmp4 = load i4 %tmpOrder_addr

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc54.i.split:8 %store_ln176 = store i32 %tmp3_1_load_1, i4 %tmpOrder_addr

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc54.i.split:10 %store_ln170 = store i32 %tmp4, i32 %tmp3_1

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
for.inc54.i.split:11 %br_ln172 = br void %for.inc54.i

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="42" name="tmp3" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp3"/></StgValue>
</port>
<port id="43" name="sub44_i" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sub44_i"/></StgValue>
</port>
<port id="44" name="tmpOrder" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="tmpOrder"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="45" name="tmp3_1_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp3_1_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="47" from="StgValue_46" to="tmp3_1" fromId="46" toId="5">
</dataflow>
<dataflow id="48" from="StgValue_46" to="j_1" fromId="46" toId="6">
</dataflow>
<dataflow id="50" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="51" from="tmpOrder" to="specmemcore_ln0" fromId="44" toId="7">
</dataflow>
<dataflow id="53" from="StgValue_52" to="specmemcore_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="55" from="StgValue_54" to="specmemcore_ln0" fromId="54" toId="7">
</dataflow>
<dataflow id="57" from="StgValue_56" to="specmemcore_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="59" from="_ssdm_op_Read.ap_auto.i32" to="sub44_i_read" fromId="58" toId="8">
</dataflow>
<dataflow id="60" from="sub44_i" to="sub44_i_read" fromId="43" toId="8">
</dataflow>
<dataflow id="61" from="_ssdm_op_Read.ap_auto.i32" to="tmp3_read" fromId="58" toId="9">
</dataflow>
<dataflow id="62" from="tmp3" to="tmp3_read" fromId="42" toId="9">
</dataflow>
<dataflow id="64" from="StgValue_63" to="store_ln172" fromId="63" toId="10">
</dataflow>
<dataflow id="65" from="j_1" to="store_ln172" fromId="6" toId="10">
</dataflow>
<dataflow id="66" from="tmp3_read" to="store_ln170" fromId="9" toId="11">
</dataflow>
<dataflow id="67" from="tmp3_1" to="store_ln170" fromId="5" toId="11">
</dataflow>
<dataflow id="68" from="j_1" to="j" fromId="6" toId="13">
</dataflow>
<dataflow id="69" from="j" to="zext_ln172" fromId="13" toId="14">
</dataflow>
<dataflow id="70" from="zext_ln172" to="icmp_ln172" fromId="14" toId="15">
</dataflow>
<dataflow id="71" from="sub44_i_read" to="icmp_ln172" fromId="8" toId="15">
</dataflow>
<dataflow id="72" from="icmp_ln172" to="br_ln172" fromId="15" toId="16">
</dataflow>
<dataflow id="73" from="j" to="add_ln175" fromId="13" toId="17">
</dataflow>
<dataflow id="75" from="StgValue_74" to="add_ln175" fromId="74" toId="17">
</dataflow>
<dataflow id="76" from="add_ln175" to="zext_ln175" fromId="17" toId="18">
</dataflow>
<dataflow id="77" from="tmpOrder" to="tmpOrder_addr" fromId="44" toId="19">
</dataflow>
<dataflow id="79" from="StgValue_78" to="tmpOrder_addr" fromId="78" toId="19">
</dataflow>
<dataflow id="80" from="zext_ln175" to="tmpOrder_addr" fromId="18" toId="19">
</dataflow>
<dataflow id="81" from="tmpOrder_addr" to="tmp4" fromId="19" toId="20">
</dataflow>
<dataflow id="82" from="add_ln175" to="store_ln172" fromId="17" toId="21">
</dataflow>
<dataflow id="83" from="j_1" to="store_ln172" fromId="6" toId="21">
</dataflow>
<dataflow id="84" from="tmp3_1" to="tmp3_1_load_1" fromId="5" toId="22">
</dataflow>
<dataflow id="86" from="_ssdm_op_SpecPipeline" to="specpipeline_ln174" fromId="85" toId="23">
</dataflow>
<dataflow id="87" from="StgValue_46" to="specpipeline_ln174" fromId="46" toId="23">
</dataflow>
<dataflow id="89" from="StgValue_88" to="specpipeline_ln174" fromId="88" toId="23">
</dataflow>
<dataflow id="90" from="StgValue_88" to="specpipeline_ln174" fromId="88" toId="23">
</dataflow>
<dataflow id="91" from="StgValue_88" to="specpipeline_ln174" fromId="88" toId="23">
</dataflow>
<dataflow id="93" from="empty_12" to="specpipeline_ln174" fromId="92" toId="23">
</dataflow>
<dataflow id="95" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln173" fromId="94" toId="24">
</dataflow>
<dataflow id="97" from="StgValue_96" to="speclooptripcount_ln173" fromId="96" toId="24">
</dataflow>
<dataflow id="98" from="StgValue_96" to="speclooptripcount_ln173" fromId="96" toId="24">
</dataflow>
<dataflow id="99" from="StgValue_96" to="speclooptripcount_ln173" fromId="96" toId="24">
</dataflow>
<dataflow id="101" from="_ssdm_op_SpecLoopName" to="specloopname_ln172" fromId="100" toId="25">
</dataflow>
<dataflow id="103" from="empty_25" to="specloopname_ln172" fromId="102" toId="25">
</dataflow>
<dataflow id="104" from="tmpOrder_addr" to="tmp4" fromId="19" toId="26">
</dataflow>
<dataflow id="105" from="tmp3_1_load_1" to="store_ln176" fromId="22" toId="27">
</dataflow>
<dataflow id="106" from="tmpOrder_addr" to="store_ln176" fromId="19" toId="27">
</dataflow>
<dataflow id="107" from="tmp4" to="store_ln170" fromId="26" toId="28">
</dataflow>
<dataflow id="108" from="tmp3_1" to="store_ln170" fromId="5" toId="28">
</dataflow>
<dataflow id="109" from="tmp3_1" to="tmp3_1_load" fromId="5" toId="30">
</dataflow>
<dataflow id="111" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="110" toId="31">
</dataflow>
<dataflow id="112" from="tmp3_1_out" to="write_ln0" fromId="45" toId="31">
</dataflow>
<dataflow id="113" from="tmp3_1_load" to="write_ln0" fromId="30" toId="31">
</dataflow>
<dataflow id="114" from="icmp_ln172" to="StgValue_2" fromId="15" toId="2">
</dataflow>
</dataflows>


</stg>
