

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_303.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-kernelBased                            0 # Does the approximator work as kernel based (default = 0)
-kernelId                               0 # Kernel ids where the approximation applied 
-hybridApproximation                    0 # Hybrid approximator (default = 0)
-errorPercentage                       50 # Error percentage (number of max flushed accesses)
-l1dApproximator                        0 # Memory access delete unit (default = 0)
-l1dSlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-l2Approximator                         0 # Memory access delete unit (default = 0)
-l2SlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-smOccupancy                            0 # sm occupancy (default = 0)
-smSlicingInterval                   5000 # Slice access window length (default = 1000)
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage                       2 # Error percentage for the flushes - (default = 1)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                  200 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
Paral3a20af4c35d3e79f08a3ea4e32e9b0d8  /home/pars/Documents/expSetups/a3/srad
Extracting PTX file and ptxas options    1: srad.1.sm_75.ptx -arch=sm_75
lel calisiyor
self exe links to: /home/pars/Documents/expSetups/a3/srad
self exe links to: /home/pars/Documents/expSetups/a3/srad
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/expSetups/a3/srad
Running md5sum using "md5sum /home/pars/Documents/expSetups/a3/srad "
self exe links to: /home/pars/Documents/expSetups/a3/srad
Extracting specific PTX file named srad.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z11srad_cuda_2PfS_S_S_S_S_iiff : hostFun 0x0x55e978c5d151, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing srad.1.sm_75.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ11srad_cuda_1PfS_S_S_S_S_iifE4temp" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ11srad_cuda_1PfS_S_S_S_S_iifE11temp_result" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ11srad_cuda_1PfS_S_S_S_S_iifE5north" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ11srad_cuda_1PfS_S_S_S_S_iifE5south" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ11srad_cuda_1PfS_S_S_S_S_iifE4east" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ11srad_cuda_1PfS_S_S_S_S_iifE4west" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z11srad_cuda_1PfS_S_S_S_S_iif'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ11srad_cuda_2PfS_S_S_S_S_iiffE7south_c" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ11srad_cuda_2PfS_S_S_S_S_iiffE6east_c" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ11srad_cuda_2PfS_S_S_S_S_iiffE11c_cuda_temp" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ11srad_cuda_2PfS_S_S_S_S_iiffE13c_cuda_result" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ11srad_cuda_2PfS_S_S_S_S_iiffE4temp" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z11srad_cuda_2PfS_S_S_S_S_iiff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file srad.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from srad.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z11srad_cuda_2PfS_S_S_S_S_iiff' : regs=26, lmem=0, smem=5120, cmem=416
GPGPU-Sim PTX: Kernel '_Z11srad_cuda_1PfS_S_S_S_S_iif' : regs=21, lmem=0, smem=6144, cmem=412
GPGPU-Sim PTX: __cudaRegisterFunction _Z11srad_cuda_1PfS_S_S_S_S_iif : hostFun 0x0x55e978c5ce7f, fat_cubin_handle = 1
WG size of kernel = 16 X 16
Randomizing the input matrix
Start the SRAD main loop
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd537bf178..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd537bf170..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd537bf168..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd537bf160..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd537bf158..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd537bf150..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd537bf210..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd537bf218..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd537bf14c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55e978c5ce7f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z11srad_cuda_1PfS_S_S_S_S_iif'...
GPGPU-Sim PTX: Finding dominators for '_Z11srad_cuda_1PfS_S_S_S_S_iif'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11srad_cuda_1PfS_S_S_S_S_iif'...
GPGPU-Sim PTX: Finding postdominators for '_Z11srad_cuda_1PfS_S_S_S_S_iif'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11srad_cuda_1PfS_S_S_S_S_iif'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11srad_cuda_1PfS_S_S_S_S_iif'...
GPGPU-Sim PTX: reconvergence points for _Z11srad_cuda_1PfS_S_S_S_S_iif...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x148 (srad.1.sm_75.ptx:97) @%p1 bra $L__BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d0 (srad.1.sm_75.ptx:120) add.s32 %r56, %r8, -1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x168 (srad.1.sm_75.ptx:102) @%p2 bra $L__BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d0 (srad.1.sm_75.ptx:120) add.s32 %r56, %r8, -1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1a0 (srad.1.sm_75.ptx:110) bra.uni $L__BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d0 (srad.1.sm_75.ptx:120) add.s32 %r56, %r8, -1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x248 (srad.1.sm_75.ptx:135) @%p3 bra $L__BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d8 (srad.1.sm_75.ptx:159) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x268 (srad.1.sm_75.ptx:140) @%p4 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d8 (srad.1.sm_75.ptx:159) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2a8 (srad.1.sm_75.ptx:149) bra.uni $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d8 (srad.1.sm_75.ptx:159) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x338 (srad.1.sm_75.ptx:171) @%p5 bra $L__BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b8 (srad.1.sm_75.ptx:282) ld.shared.f32 %f49, [%r113];
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x358 (srad.1.sm_75.ptx:176) @%p8 bra $L__BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b8 (srad.1.sm_75.ptx:282) ld.shared.f32 %f49, [%r113];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x360 (srad.1.sm_75.ptx:177) bra.uni $L__BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d8 (srad.1.sm_75.ptx:198) setp.eq.s32 %p10, %r6, 15;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x398 (srad.1.sm_75.ptx:186) bra.uni $L__BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b8 (srad.1.sm_75.ptx:282) ld.shared.f32 %f49, [%r113];
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3d0 (srad.1.sm_75.ptx:195) bra.uni $L__BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b8 (srad.1.sm_75.ptx:282) ld.shared.f32 %f49, [%r113];
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3e8 (srad.1.sm_75.ptx:200) @%p11 bra $L__BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b8 (srad.1.sm_75.ptx:282) ld.shared.f32 %f49, [%r113];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3f0 (srad.1.sm_75.ptx:201) bra.uni $L__BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (srad.1.sm_75.ptx:213) setp.eq.s32 %p13, %r9, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x428 (srad.1.sm_75.ptx:210) bra.uni $L__BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b8 (srad.1.sm_75.ptx:282) ld.shared.f32 %f49, [%r113];
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x440 (srad.1.sm_75.ptx:215) @%p14 bra $L__BB0_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b8 (srad.1.sm_75.ptx:282) ld.shared.f32 %f49, [%r113];
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x448 (srad.1.sm_75.ptx:216) bra.uni $L__BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x488 (srad.1.sm_75.ptx:228) add.s32 %r16, %r69, %r40;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x480 (srad.1.sm_75.ptx:225) bra.uni $L__BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b8 (srad.1.sm_75.ptx:282) ld.shared.f32 %f49, [%r113];
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x490 (srad.1.sm_75.ptx:229) @%p6 bra $L__BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b8 (srad.1.sm_75.ptx:282) ld.shared.f32 %f49, [%r113];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x498 (srad.1.sm_75.ptx:231) @%p7 bra $L__BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b8 (srad.1.sm_75.ptx:282) ld.shared.f32 %f49, [%r113];
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x4a0 (srad.1.sm_75.ptx:232) bra.uni $L__BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x520 (srad.1.sm_75.ptx:254) @%p10 bra $L__BB0_18;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x4d8 (srad.1.sm_75.ptx:241) bra.uni $L__BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b8 (srad.1.sm_75.ptx:282) ld.shared.f32 %f49, [%r113];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x518 (srad.1.sm_75.ptx:251) bra.uni $L__BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b8 (srad.1.sm_75.ptx:282) ld.shared.f32 %f49, [%r113];
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x520 (srad.1.sm_75.ptx:254) @%p10 bra $L__BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b8 (srad.1.sm_75.ptx:282) ld.shared.f32 %f49, [%r113];
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x528 (srad.1.sm_75.ptx:255) bra.uni $L__BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x570 (srad.1.sm_75.ptx:268) ld.shared.f32 %f33, [%r15+-64];
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x568 (srad.1.sm_75.ptx:265) bra.uni $L__BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b8 (srad.1.sm_75.ptx:282) ld.shared.f32 %f49, [%r113];
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x590 (srad.1.sm_75.ptx:272) @%p13 bra $L__BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b8 (srad.1.sm_75.ptx:282) ld.shared.f32 %f49, [%r113];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x5a8 (srad.1.sm_75.ptx:276) bra.uni $L__BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b8 (srad.1.sm_75.ptx:282) ld.shared.f32 %f49, [%r113];
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x6e0 (srad.1.sm_75.ptx:319) @%p19 bra $L__BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x740 (srad.1.sm_75.ptx:341) cvta.to.global.u64 %rd24, %rd4;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x6e8 (srad.1.sm_75.ptx:320) bra.uni $L__BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x708 (srad.1.sm_75.ptx:328) setp.gt.f32 %p20, %f22, 0f3F800000;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x700 (srad.1.sm_75.ptx:325) bra.uni $L__BB0_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x740 (srad.1.sm_75.ptx:341) cvta.to.global.u64 %rd24, %rd4;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x710 (srad.1.sm_75.ptx:329) @%p20 bra $L__BB0_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x740 (srad.1.sm_75.ptx:341) cvta.to.global.u64 %rd24, %rd4;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x718 (srad.1.sm_75.ptx:330) bra.uni $L__BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x738 (srad.1.sm_75.ptx:338) st.shared.f32 [%r30], %f22;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x730 (srad.1.sm_75.ptx:335) bra.uni $L__BB0_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x740 (srad.1.sm_75.ptx:341) cvta.to.global.u64 %rd24, %rd4;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11srad_cuda_1PfS_S_S_S_S_iif
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11srad_cuda_1PfS_S_S_S_S_iif'.
GPGPU-Sim PTX: pushing kernel '_Z11srad_cuda_1PfS_S_S_S_S_iif' to stream 0, gridDim= (128,128,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
Simulation cycle for kernel 0 is = 10000
Simulation cycle for kernel 0 is = 15000
Simulation cycle for kernel 0 is = 20000
Simulation cycle for kernel 0 is = 25000
Simulation cycle for kernel 0 is = 30000
Simulation cycle for kernel 0 is = 35000
Simulation cycle for kernel 0 is = 40000
Simulation cycle for kernel 0 is = 45000
Simulation cycle for kernel 0 is = 50000
Simulation cycle for kernel 0 is = 55000
Simulation cycle for kernel 0 is = 60000
Simulation cycle for kernel 0 is = 65000
Simulation cycle for kernel 0 is = 70000
Simulation cycle for kernel 0 is = 75000
Simulation cycle for kernel 0 is = 80000
Simulation cycle for kernel 0 is = 85000
Simulation cycle for kernel 0 is = 90000
Simulation cycle for kernel 0 is = 95000
Simulation cycle for kernel 0 is = 100000
Simulation cycle for kernel 0 is = 105000
Simulation cycle for kernel 0 is = 110000
Simulation cycle for kernel 0 is = 115000
Simulation cycle for kernel 0 is = 120000
Simulation cycle for kernel 0 is = 125000
Simulation cycle for kernel 0 is = 130000
Simulation cycle for kernel 0 is = 135000
Simulation cycle for kernel 0 is = 140000
Simulation cycle for kernel 0 is = 145000
Simulation cycle for kernel 0 is = 150000
Simulation cycle for kernel 0 is = 155000
Simulation cycle for kernel 0 is = 160000
Simulation cycle for kernel 0 is = 165000
Simulation cycle for kernel 0 is = 170000
Simulation cycle for kernel 0 is = 175000
Simulation cycle for kernel 0 is = 180000
Simulation cycle for kernel 0 is = 185000
Simulation cycle for kernel 0 is = 190000
Simulation cycle for kernel 0 is = 195000
Simulation cycle for kernel 0 is = 200000
Simulation cycle for kernel 0 is = 205000
Simulation cycle for kernel 0 is = 210000
Simulation cycle for kernel 0 is = 215000
Simulation cycle for kernel 0 is = 220000
Simulation cycle for kernel 0 is = 225000
Simulation cycle for kernel 0 is = 230000
Simulation cycle for kernel 0 is = 235000
Simulation cycle for kernel 0 is = 240000
Simulation cycle for kernel 0 is = 245000
Simulation cycle for kernel 0 is = 250000
Simulation cycle for kernel 0 is = 255000
Simulation cycle for kernel 0 is = 260000
Simulation cycle for kernel 0 is = 265000
Simulation cycle for kernel 0 is = 270000
Simulation cycle for kernel 0 is = 275000
Simulation cycle for kernel 0 is = 280000
Simulation cycle for kernel 0 is = 285000
Simulation cycle for kernel 0 is = 290000
Simulation cycle for kernel 0 is = 295000
Simulation cycle for kernel 0 is = 300000
Simulation cycle for kernel 0 is = 305000
Simulation cycle for kernel 0 is = 310000
Simulation cycle for kernel 0 is = 315000
Simulation cycle for kernel 0 is = 320000
Simulation cycle for kernel 0 is = 325000
Simulation cycle for kernel 0 is = 330000
Simulation cycle for kernel 0 is = 335000
Simulation cycle for kernel 0 is = 340000
Simulation cycle for kernel 0 is = 345000
Simulation cycle for kernel 0 is = 350000
Simulation cycle for kernel 0 is = 355000
Simulation cycle for kernel 0 is = 360000
Simulation cycle for kernel 0 is = 365000
Simulation cycle for kernel 0 is = 370000
Simulation cycle for kernel 0 is = 375000
Simulation cycle for kernel 0 is = 380000
Simulation cycle for kernel 0 is = 385000
Simulation cycle for kernel 0 is = 390000
Simulation cycle for kernel 0 is = 395000
Simulation cycle for kernel 0 is = 400000
Simulation cycle for kernel 0 is = 405000
Simulation cycle for kernel 0 is = 410000
Simulation cycle for kernel 0 is = 415000
Simulation cycle for kernel 0 is = 420000
Simulation cycle for kernel 0 is = 425000
Simulation cycle for kernel 0 is = 430000
Simulation cycle for kernel 0 is = 435000
Simulation cycle for kernel 0 is = 440000
Simulation cycle for kernel 0 is = 445000
Simulation cycle for kernel 0 is = 450000
Simulation cycle for kernel 0 is = 455000
Simulation cycle for kernel 0 is = 460000
Simulation cycle for kernel 0 is = 465000
Simulation cycle for kernel 0 is = 470000
Simulation cycle for kernel 0 is = 475000
Simulation cycle for kernel 0 is = 480000
Simulation cycle for kernel 0 is = 485000
Simulation cycle for kernel 0 is = 490000
Simulation cycle for kernel 0 is = 495000
Simulation cycle for kernel 0 is = 500000
Simulation cycle for kernel 0 is = 505000
Simulation cycle for kernel 0 is = 510000
Simulation cycle for kernel 0 is = 515000
Simulation cycle for kernel 0 is = 520000
Simulation cycle for kernel 0 is = 525000
Simulation cycle for kernel 0 is = 530000
Simulation cycle for kernel 0 is = 535000
Simulation cycle for kernel 0 is = 540000
Simulation cycle for kernel 0 is = 545000
Simulation cycle for kernel 0 is = 550000
Simulation cycle for kernel 0 is = 555000
Simulation cycle for kernel 0 is = 560000
Simulation cycle for kernel 0 is = 565000
Simulation cycle for kernel 0 is = 570000
Simulation cycle for kernel 0 is = 575000
Simulation cycle for kernel 0 is = 580000
Simulation cycle for kernel 0 is = 585000
Simulation cycle for kernel 0 is = 590000
Simulation cycle for kernel 0 is = 595000
Simulation cycle for kernel 0 is = 600000
Simulation cycle for kernel 0 is = 605000
Simulation cycle for kernel 0 is = 610000
Simulation cycle for kernel 0 is = 615000
Simulation cycle for kernel 0 is = 620000
Simulation cycle for kernel 0 is = 625000
Simulation cycle for kernel 0 is = 630000
Simulation cycle for kernel 0 is = 635000
Simulation cycle for kernel 0 is = 640000
Simulation cycle for kernel 0 is = 645000
Simulation cycle for kernel 0 is = 650000
Simulation cycle for kernel 0 is = 655000
Simulation cycle for kernel 0 is = 660000
Simulation cycle for kernel 0 is = 665000
Simulation cycle for kernel 0 is = 670000
Simulation cycle for kernel 0 is = 675000
Simulation cycle for kernel 0 is = 680000
Simulation cycle for kernel 0 is = 685000
Simulation cycle for kernel 0 is = 690000
Simulation cycle for kernel 0 is = 695000
Simulation cycle for kernel 0 is = 700000
Simulation cycle for kernel 0 is = 705000
Simulation cycle for kernel 0 is = 710000
Simulation cycle for kernel 0 is = 715000
Simulation cycle for kernel 0 is = 720000
Simulation cycle for kernel 0 is = 725000
Simulation cycle for kernel 0 is = 730000
Simulation cycle for kernel 0 is = 735000
Simulation cycle for kernel 0 is = 740000
Destroy streams for kernel 1: size 0
kernel_name = _Z11srad_cuda_1PfS_S_S_S_S_iif 
kernel_launch_uid = 1 
gpu_sim_cycle = 742408
gpu_sim_insn = 650997050
gpu_ipc =     876.8724
gpu_tot_sim_cycle = 742408
gpu_tot_sim_insn = 650997050
gpu_tot_ipc =     876.8724
gpu_tot_issued_cta = 16384
gpu_occupancy = 99.4210% 
gpu_tot_occupancy = 99.4210% 
max_total_param_size = 0
gpu_stall_dramfull = 413286
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.0062
partiton_level_parallism_total  =       5.0062
partiton_level_parallism_util =       5.3888
partiton_level_parallism_util_total  =       5.3888
L2_BW  =     218.6722 GB/Sec
L2_BW_total  =     218.6722 GB/Sec
gpu_total_sim_rate=67847

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 138528, Miss = 122312, Miss_rate = 0.883, Pending_hits = 14713, Reservation_fails = 50339
	L1D_cache_core[1]: Access = 140208, Miss = 124193, Miss_rate = 0.886, Pending_hits = 15051, Reservation_fails = 48572
	L1D_cache_core[2]: Access = 139824, Miss = 123631, Miss_rate = 0.884, Pending_hits = 14957, Reservation_fails = 48132
	L1D_cache_core[3]: Access = 139728, Miss = 123401, Miss_rate = 0.883, Pending_hits = 14932, Reservation_fails = 48152
	L1D_cache_core[4]: Access = 139584, Miss = 123630, Miss_rate = 0.886, Pending_hits = 14926, Reservation_fails = 49407
	L1D_cache_core[5]: Access = 140064, Miss = 124020, Miss_rate = 0.885, Pending_hits = 14961, Reservation_fails = 47529
	L1D_cache_core[6]: Access = 139008, Miss = 123072, Miss_rate = 0.885, Pending_hits = 15008, Reservation_fails = 46515
	L1D_cache_core[7]: Access = 140336, Miss = 124001, Miss_rate = 0.884, Pending_hits = 15052, Reservation_fails = 49557
	L1D_cache_core[8]: Access = 141024, Miss = 124647, Miss_rate = 0.884, Pending_hits = 15161, Reservation_fails = 46927
	L1D_cache_core[9]: Access = 140080, Miss = 123901, Miss_rate = 0.885, Pending_hits = 14894, Reservation_fails = 49139
	L1D_cache_core[10]: Access = 139008, Miss = 122835, Miss_rate = 0.884, Pending_hits = 14981, Reservation_fails = 47442
	L1D_cache_core[11]: Access = 140000, Miss = 123703, Miss_rate = 0.884, Pending_hits = 14985, Reservation_fails = 50846
	L1D_cache_core[12]: Access = 140064, Miss = 124056, Miss_rate = 0.886, Pending_hits = 14959, Reservation_fails = 49765
	L1D_cache_core[13]: Access = 140128, Miss = 123803, Miss_rate = 0.883, Pending_hits = 15027, Reservation_fails = 45746
	L1D_cache_core[14]: Access = 140208, Miss = 124139, Miss_rate = 0.885, Pending_hits = 14977, Reservation_fails = 52157
	L1D_cache_core[15]: Access = 141248, Miss = 125213, Miss_rate = 0.886, Pending_hits = 14975, Reservation_fails = 46139
	L1D_cache_core[16]: Access = 139568, Miss = 123243, Miss_rate = 0.883, Pending_hits = 15045, Reservation_fails = 48245
	L1D_cache_core[17]: Access = 141664, Miss = 125133, Miss_rate = 0.883, Pending_hits = 15047, Reservation_fails = 48096
	L1D_cache_core[18]: Access = 139744, Miss = 123577, Miss_rate = 0.884, Pending_hits = 14815, Reservation_fails = 50002
	L1D_cache_core[19]: Access = 139776, Miss = 123502, Miss_rate = 0.884, Pending_hits = 15073, Reservation_fails = 49887
	L1D_cache_core[20]: Access = 140560, Miss = 124431, Miss_rate = 0.885, Pending_hits = 15003, Reservation_fails = 48153
	L1D_cache_core[21]: Access = 139328, Miss = 123170, Miss_rate = 0.884, Pending_hits = 14870, Reservation_fails = 49599
	L1D_cache_core[22]: Access = 141904, Miss = 125662, Miss_rate = 0.886, Pending_hits = 15065, Reservation_fails = 46352
	L1D_cache_core[23]: Access = 140016, Miss = 123784, Miss_rate = 0.884, Pending_hits = 14924, Reservation_fails = 46131
	L1D_cache_core[24]: Access = 139264, Miss = 123328, Miss_rate = 0.886, Pending_hits = 15011, Reservation_fails = 47063
	L1D_cache_core[25]: Access = 139328, Miss = 123247, Miss_rate = 0.885, Pending_hits = 14943, Reservation_fails = 49744
	L1D_cache_core[26]: Access = 140256, Miss = 123654, Miss_rate = 0.882, Pending_hits = 14942, Reservation_fails = 48183
	L1D_cache_core[27]: Access = 142416, Miss = 126088, Miss_rate = 0.885, Pending_hits = 15132, Reservation_fails = 50161
	L1D_cache_core[28]: Access = 139232, Miss = 123202, Miss_rate = 0.885, Pending_hits = 14917, Reservation_fails = 46352
	L1D_cache_core[29]: Access = 140400, Miss = 124088, Miss_rate = 0.884, Pending_hits = 15053, Reservation_fails = 52210
	L1D_total_cache_accesses = 4202496
	L1D_total_cache_misses = 3716666
	L1D_total_cache_miss_rate = 0.8844
	L1D_total_cache_pending_hits = 449399
	L1D_total_cache_reservation_fails = 1456542
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36431
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 449399
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 531798
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 319816
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 563428
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 449399
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1289503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1136726
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1331937
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1581056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2621440

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 319816
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1136726
ctas_completed 16384, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
27010, 24043, 24052, 24043, 24043, 24052, 24046, 27007, 27008, 24035, 24035, 24029, 24026, 24038, 24041, 27008, 26989, 24025, 24034, 24025, 24037, 24037, 24028, 26992, 27020, 24053, 24056, 24056, 24041, 24047, 24050, 27017, 
gpgpu_n_tot_thrd_icount = 769811232
gpgpu_n_tot_w_icount = 24056601
gpgpu_n_stall_shd_mem = 1957425
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1095226
gpgpu_n_mem_write_global = 2621440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 21102592
gpgpu_n_store_insn = 20971520
gpgpu_n_shmem_insn = 50462720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 33554432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 262144
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1695281
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:21827836	W0_Idle:531134	W0_Scoreboard:41677381	W1:758360	W2:847713	W3:71220	W4:66576	W5:52782	W6:37386	W7:24096	W8:14307	W9:7842	W10:4110	W11:2061	W12:924	W13:404	W14:360593	W15:229433	W16:16439	W17:48	W18:100	W19:271	W20:616	W21:1374	W22:2740	W23:5228	W24:9538	W25:16064	W26:24924	W27:35188	W28:339296	W29:80248	W30:1073046	W31:156048	W32:19817626
single_issue_nums: WS0:6194387	WS1:5833861	WS2:5834029	WS3:6194324	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8761808 {8:1095226,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 104857600 {40:2621440,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 43809040 {40:1095226,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 20971520 {8:2621440,}
maxmflatency = 2395 
max_icnt2mem_latency = 1064 
maxmrqlatency = 2003 
max_icnt2sh_latency = 774 
averagemflatency = 358 
avg_icnt2mem_latency = 81 
avg_mrq_latency = 99 
avg_icnt2sh_latency = 32 
mrq_lat_table:474555 	13727 	23962 	46455 	85296 	119144 	143459 	116281 	80982 	46687 	8910 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	873062 	2428596 	400011 	14870 	127 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2206279 	1068046 	279128 	141479 	21721 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1608440 	500336 	371018 	320186 	322635 	319708 	205817 	65210 	3316 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	694 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     16991     17124     22269     22141     21954     21939     26270     26773     26743     26778     26746     26777     27059     26528     11715     11563 
dram[1]:     16896     17131     22122     22412     21999     22051     26599     26969     26979     26961     26991     26972     26980     26962     11702     11931 
dram[2]:     17215     17079     22269     22491     22212     22188     26745     26537     27137     27085     27140     27094     26857     27097     11848     11806 
dram[3]:     17112     17197     22439     22356     22086     22130     26499     26745     27106     26744     27125     27150     26974     27151     11795     11836 
dram[4]:     17112     17173     22262     22141     22278     22149     26737     26767     26738     26768     26293     26314     27050     26792     11739     11586 
dram[5]:     17158     17295     22125     22414     22132     22322     26971     26964     26980     26962     26469     26530     27537     26927     11721     11958 
dram[6]:     17328     17471     22271     22505     22281     22348     27132     27083     27138     27090     26485     26625     26282     26124     11876     11834 
dram[7]:     17266     17272     22432     22357     22349     22352     27110     26739     27109     26754     26650     26668     26353     27019     11822     11862 
dram[8]:     17409     17291     22263     22145     21789     21677     26735     26768     26747     26779     26745     26776     28962     26812     11736     11588 
dram[9]:     17386     17331     22121     22411     21685     21763     26972     26964     26982     26975     26804     26970     27952     26927     11722     11952 
dram[10]:     17353     17457     22268     22490     21808     21948     27133     27086     27136     27084     26885     26972     27141     27096     11869     11830 
dram[11]:     17420     17491     22433     22353     21984     22016     27113     26747     27116     26743     26897     26897     27126     27148     11819     11838 
average row accesses per activate:
dram[0]:  2.977385  2.984721  3.225892  3.204870  2.611135  2.546947  3.626794  3.558686  3.011940  2.986686  2.485573  2.449594  2.870752  2.875779  2.976698  2.905177 
dram[1]:  2.951267  3.046278  3.158059  3.154768  2.509332  2.596740  3.571260  3.581807  3.029500  3.107290  2.455990  2.492970  2.859733  2.876259  2.936399  2.975707 
dram[2]:  3.020449  3.063227  3.236237  3.271745  2.615917  2.705724  3.607377  3.615981  3.077197  3.104049  2.525346  2.503531  2.952733  2.979136  2.961007  3.035913 
dram[3]:  2.992095  2.964268  3.116315  3.185166  2.582408  2.599484  3.577581  3.507230  2.963796  2.946498  2.477600  2.457994  2.924915  2.797947  2.922065  2.795529 
dram[4]:  3.081934  3.088220  3.175668  3.185166  2.587254  2.588361  3.650813  3.598813  3.066869  3.056004  2.658580  2.645897  2.998001  2.907372  3.093155  3.066905 
dram[5]:  2.998514  3.059626  3.178478  3.207627  2.570761  2.621587  3.503177  3.600950  3.017439  3.140487  2.601900  2.686135  2.938756  2.956608  3.041519  3.103306 
dram[6]:  3.079309  3.136199  3.262392  3.207098  2.665932  2.623157  3.720245  3.637672  3.139969  3.188520  2.665340  2.749544  2.975199  2.972745  3.085303  3.015562 
dram[7]:  3.012935  3.058586  3.142190  3.163532  2.606204  2.564222  3.609524  3.552431  3.074619  3.011437  2.655066  2.659753  2.983093  2.808053  3.092688  2.995015 
dram[8]:  3.025987  2.990124  3.109913  3.204870  2.402861  2.434608  3.635492  3.590290  3.012929  2.973000  2.531709  2.493797  2.941148  2.955150  2.957185  2.962525 
dram[9]:  3.033567  2.996042  3.196410  3.206568  2.417898  2.484189  3.485057  3.581807  3.021945  3.130233  2.538526  2.574296  2.928641  2.891462  2.992032  3.040465 
dram[10]:  3.080366  3.106721  3.274743  3.180672  2.501034  2.582160  3.548274  3.603090  3.078212  3.128616  2.584477  2.576496  2.918656  2.941119  2.933105  2.919339 
dram[11]:  3.027500  3.075165  3.106721  3.109913  2.521884  2.451378  3.544126  3.562867  3.019442  3.006452  2.549915  2.456619  2.951724  2.822034  2.981647  2.860476 
average row locality = 1159458/392722 = 2.952363
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2720      2720      2688      2688      2696      2696 
dram[1]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2720      2720      2688      2688      2696      2696 
dram[2]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2720      2720      2688      2688      2696      2696 
dram[3]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2720      2720      2688      2688      2696      2696 
dram[4]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2720      2720      2688      2688      2700      2700 
dram[5]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2720      2720      2688      2688      2700      2700 
dram[6]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2720      2720      2688      2688      2700      2700 
dram[7]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2720      2720      2688      2688      2700      2700 
dram[8]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2720      2720      2688      2688      2700      2700 
dram[9]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2720      2720      2688      2688      2700      2700 
dram[10]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2720      2720      2688      2688      2700      2700 
dram[11]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2720      2720      2688      2688      2700      2700 
total dram reads = 524800
bank skew: 2752/2688 = 1.02
chip skew: 43736/43728 = 1.00
number of total write accesses:
dram[0]:     13216     13216     13212     13208     13192     13188     13248     13248     13208     13220     13240     13224     13236     13232     13232     13236 
dram[1]:     13216     13216     13208     13208     13192     13204     13248     13248     13228     13204     13228     13232     13224     13236     13224     13224 
dram[2]:     13216     13216     13212     13216     13184     13192     13248     13248     13228     13216     13232     13224     13236     13236     13212     13224 
dram[3]:     13216     13216     13212     13212     13184     13188     13248     13248     13224     13224     13232     13228     13244     13232     13212     13224 
dram[4]:     13216     13216     13216     13212     13188     13188     13248     13248     13208     13220     13228     13240     13244     13228     13240     13220 
dram[5]:     13208     13212     13212     13216     13188     13184     13248     13248     13216     13224     13224     13220     13240     13232     13228     13232 
dram[6]:     13220     13216     13212     13212     13188     13188     13248     13248     13220     13212     13236     13228     13240     13244     13216     13228 
dram[7]:     13216     13216     13212     13212     13188     13188     13248     13248     13220     13216     13228     13228     13244     13240     13224     13232 
dram[8]:     13212     13212     13212     13208     13184     13192     13248     13248     13228     13216     13232     13240     13236     13232     13236     13232 
dram[9]:     13212     13212     13208     13208     13200     13188     13248     13248     13228     13220     13236     13236     13216     13224     13232     13244 
dram[10]:     13216     13212     13212     13216     13192     13192     13248     13248     13236     13220     13228     13236     13216     13224     13228     13232 
dram[11]:     13212     13212     13212     13212     13192     13192     13248     13248     13220     13224     13232     13244     13216     13224     13244     13228 
total dram writes = 2538632
bank skew: 13248/13184 = 1.00
chip skew: 211568/211532 = 1.00
average mf latency per bank:
dram[0]:        432       433       424       426       448       452       416       420       423       428       438       443       419       425       429       436
dram[1]:        433       443       425       434       451       460       420       427       428       435       444       452       425       432       436       445
dram[2]:        440       448       432       436       459       463       424       431       432       439       449       455       429       434       441       447
dram[3]:        436       429       426       418       453       446       420       417       426       423       443       438       423       419       437       431
dram[4]:        430       434       422       425       441       446       414       420       420       427       438       445       416       424       430       439
dram[5]:        436       445       425       436       448       457       420       429       428       437       444       454       424       434       438       449
dram[6]:        439       444       432       435       453       459       424       431       432       439       448       454       428       433       444       450
dram[7]:        435       430       427       420       448       443       421       419       428       426       444       440       424       419       440       434
dram[8]:        427       430       423       425       444       448       414       419       421       426       440       445       417       424       431       439
dram[9]:        430       439       424       435       448       458       421       428       427       435       448       457       424       433       439       448
dram[10]:        434       436       430       431       452       454       422       428       430       436       451       456       428       431       442       446
dram[11]:        429       423       425       419       449       443       419       417       426       424       447       443       422       419       437       434
maximum mf latency per bank:
dram[0]:       2036      2167      1858      1943      1859      1881      1741      2079      1750      2065      1804      2063      1808      1669      1793      1577
dram[1]:       2019      2101      1745      1745      1887      1762      2072      2063      2082      2040      2095      2066      1935      1706      1938      1729
dram[2]:       1865      2171      1876      1667      1878      2308      2024      1691      2016      1698      2021      1956      1856      1954      1843      1942
dram[3]:       1939      2214      1685      2010      1895      2057      1916      2156      1912      2156      2281      2125      1948      2120      1941      2110
dram[4]:       2029      1985      1944      1691      1947      2109      1737      2129      1742      2094      1930      2093      1813      1535      1809      1519
dram[5]:       2177      2395      1666      1703      1975      1789      1712      1977      1710      1993      2155      2106      2129      2107      1888      2116
dram[6]:       2004      1876      1788      1675      1797      1913      1730      1621      1776      1602      2063      1906      1825      1897      1793      1902
dram[7]:       1832      1858      1716      1896      1732      2041      1740      2044      1738      2048      2286      2017      1855      1970      1843      2055
dram[8]:       1699      1879      1705      1627      1860      2101      1395      2086      1406      2067      1977      1933      1562      2003      1535      2033
dram[9]:       1747      1709      1722      1712      1910      2038      2070      2062      1740      2052      2096      1910      1737      1627      1764      1624
dram[10]:       2028      2012      1864      1970      2026      1858      1739      1657      1712      1636      2191      2019      1920      1890      1924      1890
dram[11]:       1941      1946      1937      1952      2095      2102      1953      1962      1946      1959      2100      2209      2012      2211      2008      2226

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1903880 n_nop=1589251 n_act=33093 n_pre=33077 n_ref_event=4572360550251980812 n_req=96617 n_rd=43728 n_rd_L2_A=0 n_write=0 n_wr_bk=211556 bw_util=0.5363
n_activity=1352818 dram_eff=0.7548
bk0: 2752a 1334533i bk1: 2752a 1337765i bk2: 2752a 1370276i bk3: 2752a 1369985i bk4: 2752a 1308868i bk5: 2752a 1301879i bk6: 2752a 1416858i bk7: 2752a 1404327i bk8: 2752a 1381497i bk9: 2752a 1371223i bk10: 2720a 1278940i bk11: 2720a 1275112i bk12: 2688a 1369708i bk13: 2688a 1370388i bk14: 2696a 1374834i bk15: 2696a 1369432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.657628
Row_Buffer_Locality_read = 0.875732
Row_Buffer_Locality_write = 0.477302
Bank_Level_Parallism = 7.210526
Bank_Level_Parallism_Col = 6.319806
Bank_Level_Parallism_Ready = 3.776154
write_to_read_ratio_blp_rw_average = 0.725916
GrpLevelPara = 2.950319 

BW Util details:
bwutil = 0.536345 
total_CMD = 1903880 
util_bw = 1021136 
Wasted_Col = 189508 
Wasted_Row = 49237 
Idle = 643999 

BW Util Bottlenecks: 
RCDc_limit = 45430 
RCDWRc_limit = 73080 
WTRc_limit = 191785 
RTWc_limit = 134230 
CCDLc_limit = 121288 
rwq = 0 
CCDLc_limit_alone = 98202 
WTRc_limit_alone = 175588 
RTWc_limit_alone = 127341 

Commands details: 
total_CMD = 1903880 
n_nop = 1589251 
Read = 43728 
Write = 0 
L2_Alloc = 0 
L2_WB = 211556 
n_act = 33093 
n_pre = 33077 
n_ref = 4572360550251980812 
n_req = 96617 
total_req = 255284 

Dual Bus Interface Util: 
issued_total_row = 66170 
issued_total_col = 255284 
Row_Bus_Util =  0.034755 
CoL_Bus_Util = 0.134086 
Either_Row_CoL_Bus_Util = 0.165257 
Issued_on_Two_Bus_Simul_Util = 0.003585 
issued_two_Eff = 0.021692 
queue_avg = 12.150423 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.1504
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1903880 n_nop=1589177 n_act=33085 n_pre=33069 n_ref_event=0 n_req=96613 n_rd=43728 n_rd_L2_A=0 n_write=0 n_wr_bk=211540 bw_util=0.5363
n_activity=1339529 dram_eff=0.7623
bk0: 2752a 1341648i bk1: 2752a 1322315i bk2: 2752a 1377792i bk3: 2752a 1366894i bk4: 2752a 1310141i bk5: 2752a 1309953i bk6: 2752a 1402451i bk7: 2752a 1406893i bk8: 2752a 1367938i bk9: 2752a 1371599i bk10: 2720a 1271156i bk11: 2720a 1262298i bk12: 2688a 1364360i bk13: 2688a 1356793i bk14: 2696a 1367870i bk15: 2696a 1350622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.657696
Row_Buffer_Locality_read = 0.875549
Row_Buffer_Locality_write = 0.477565
Bank_Level_Parallism = 7.325443
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 3.818681
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.536311 
total_CMD = 1903880 
util_bw = 1021072 
Wasted_Col = 181509 
Wasted_Row = 48725 
Idle = 652574 

BW Util Bottlenecks: 
RCDc_limit = 43114 
RCDWRc_limit = 71997 
WTRc_limit = 182777 
RTWc_limit = 135802 
CCDLc_limit = 118949 
rwq = 0 
CCDLc_limit_alone = 96735 
WTRc_limit_alone = 167615 
RTWc_limit_alone = 128750 

Commands details: 
total_CMD = 1903880 
n_nop = 1589177 
Read = 43728 
Write = 0 
L2_Alloc = 0 
L2_WB = 211540 
n_act = 33085 
n_pre = 33069 
n_ref = 0 
n_req = 96613 
total_req = 255268 

Dual Bus Interface Util: 
issued_total_row = 66154 
issued_total_col = 255268 
Row_Bus_Util =  0.034747 
CoL_Bus_Util = 0.134078 
Either_Row_CoL_Bus_Util = 0.165296 
Issued_on_Two_Bus_Simul_Util = 0.003529 
issued_two_Eff = 0.021350 
queue_avg = 12.770738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.7707
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1903880 n_nop=1590602 n_act=32385 n_pre=32369 n_ref_event=0 n_req=96613 n_rd=43728 n_rd_L2_A=0 n_write=0 n_wr_bk=211540 bw_util=0.5363
n_activity=1325606 dram_eff=0.7703
bk0: 2752a 1318298i bk1: 2752a 1302762i bk2: 2752a 1361233i bk3: 2752a 1352164i bk4: 2752a 1292775i bk5: 2752a 1292066i bk6: 2752a 1387268i bk7: 2752a 1385150i bk8: 2752a 1356981i bk9: 2752a 1359481i bk10: 2720a 1258722i bk11: 2720a 1255487i bk12: 2688a 1358433i bk13: 2688a 1359403i bk14: 2696a 1357687i bk15: 2696a 1356593i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.664942
Row_Buffer_Locality_read = 0.879711
Row_Buffer_Locality_write = 0.487359
Bank_Level_Parallism = 7.552346
Bank_Level_Parallism_Col = 6.583518
Bank_Level_Parallism_Ready = 3.866261
write_to_read_ratio_blp_rw_average = 0.718985
GrpLevelPara = 3.019890 

BW Util details:
bwutil = 0.536311 
total_CMD = 1903880 
util_bw = 1021072 
Wasted_Col = 175130 
Wasted_Row = 44067 
Idle = 663611 

BW Util Bottlenecks: 
RCDc_limit = 40927 
RCDWRc_limit = 68080 
WTRc_limit = 186551 
RTWc_limit = 136969 
CCDLc_limit = 115481 
rwq = 0 
CCDLc_limit_alone = 92451 
WTRc_limit_alone = 170946 
RTWc_limit_alone = 129544 

Commands details: 
total_CMD = 1903880 
n_nop = 1590602 
Read = 43728 
Write = 0 
L2_Alloc = 0 
L2_WB = 211540 
n_act = 32385 
n_pre = 32369 
n_ref = 0 
n_req = 96613 
total_req = 255268 

Dual Bus Interface Util: 
issued_total_row = 64754 
issued_total_col = 255268 
Row_Bus_Util =  0.034012 
CoL_Bus_Util = 0.134078 
Either_Row_CoL_Bus_Util = 0.164547 
Issued_on_Two_Bus_Simul_Util = 0.003542 
issued_two_Eff = 0.021527 
queue_avg = 14.048239 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.0482
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1903880 n_nop=1588944 n_act=33397 n_pre=33381 n_ref_event=0 n_req=96614 n_rd=43728 n_rd_L2_A=0 n_write=0 n_wr_bk=211544 bw_util=0.5363
n_activity=1351405 dram_eff=0.7556
bk0: 2752a 1323365i bk1: 2752a 1322958i bk2: 2752a 1384151i bk3: 2752a 1378240i bk4: 2752a 1305479i bk5: 2752a 1303693i bk6: 2752a 1418705i bk7: 2752a 1400676i bk8: 2752a 1386077i bk9: 2752a 1373567i bk10: 2720a 1276107i bk11: 2720a 1269179i bk12: 2688a 1378844i bk13: 2688a 1367024i bk14: 2696a 1373744i bk15: 2696a 1362089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.654470
Row_Buffer_Locality_read = 0.874291
Row_Buffer_Locality_write = 0.472715
Bank_Level_Parallism = 7.219081
Bank_Level_Parallism_Col = 6.254174
Bank_Level_Parallism_Ready = 3.662492
write_to_read_ratio_blp_rw_average = 0.717724
GrpLevelPara = 2.935339 

BW Util details:
bwutil = 0.536319 
total_CMD = 1903880 
util_bw = 1021088 
Wasted_Col = 189390 
Wasted_Row = 49619 
Idle = 643783 

BW Util Bottlenecks: 
RCDc_limit = 44144 
RCDWRc_limit = 74263 
WTRc_limit = 197227 
RTWc_limit = 137183 
CCDLc_limit = 126366 
rwq = 0 
CCDLc_limit_alone = 102282 
WTRc_limit_alone = 180411 
RTWc_limit_alone = 129915 

Commands details: 
total_CMD = 1903880 
n_nop = 1588944 
Read = 43728 
Write = 0 
L2_Alloc = 0 
L2_WB = 211544 
n_act = 33397 
n_pre = 33381 
n_ref = 0 
n_req = 96614 
total_req = 255272 

Dual Bus Interface Util: 
issued_total_row = 66778 
issued_total_col = 255272 
Row_Bus_Util =  0.035075 
CoL_Bus_Util = 0.134080 
Either_Row_CoL_Bus_Util = 0.165418 
Issued_on_Two_Bus_Simul_Util = 0.003737 
issued_two_Eff = 0.022589 
queue_avg = 12.607150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.6072
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1903880 n_nop=1590746 n_act=32235 n_pre=32219 n_ref_event=0 n_req=96626 n_rd=43736 n_rd_L2_A=0 n_write=0 n_wr_bk=211560 bw_util=0.5364
n_activity=1352855 dram_eff=0.7548
bk0: 2752a 1333363i bk1: 2752a 1338167i bk2: 2752a 1381055i bk3: 2752a 1377192i bk4: 2752a 1313017i bk5: 2752a 1320737i bk6: 2752a 1416417i bk7: 2752a 1403491i bk8: 2752a 1396965i bk9: 2752a 1384947i bk10: 2720a 1273249i bk11: 2720a 1265513i bk12: 2688a 1382902i bk13: 2688a 1373163i bk14: 2700a 1384883i bk15: 2700a 1381438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666539
Row_Buffer_Locality_read = 0.876921
Row_Buffer_Locality_write = 0.492569
Bank_Level_Parallism = 7.141804
Bank_Level_Parallism_Col = 6.226020
Bank_Level_Parallism_Ready = 3.686299
write_to_read_ratio_blp_rw_average = 0.718383
GrpLevelPara = 2.952911 

BW Util details:
bwutil = 0.536370 
total_CMD = 1903880 
util_bw = 1021184 
Wasted_Col = 188336 
Wasted_Row = 49695 
Idle = 644665 

BW Util Bottlenecks: 
RCDc_limit = 43484 
RCDWRc_limit = 72754 
WTRc_limit = 198179 
RTWc_limit = 132427 
CCDLc_limit = 124046 
rwq = 0 
CCDLc_limit_alone = 100198 
WTRc_limit_alone = 181116 
RTWc_limit_alone = 125642 

Commands details: 
total_CMD = 1903880 
n_nop = 1590746 
Read = 43736 
Write = 0 
L2_Alloc = 0 
L2_WB = 211560 
n_act = 32235 
n_pre = 32219 
n_ref = 0 
n_req = 96626 
total_req = 255296 

Dual Bus Interface Util: 
issued_total_row = 64454 
issued_total_col = 255296 
Row_Bus_Util =  0.033854 
CoL_Bus_Util = 0.134092 
Either_Row_CoL_Bus_Util = 0.164472 
Issued_on_Two_Bus_Simul_Util = 0.003475 
issued_two_Eff = 0.021128 
queue_avg = 12.486483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.4865
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1903880 n_nop=1590381 n_act=32355 n_pre=32339 n_ref_event=0 n_req=96619 n_rd=43736 n_rd_L2_A=0 n_write=0 n_wr_bk=211532 bw_util=0.5363
n_activity=1342429 dram_eff=0.7606
bk0: 2752a 1336753i bk1: 2752a 1343147i bk2: 2752a 1392210i bk3: 2752a 1385229i bk4: 2752a 1316026i bk5: 2752a 1318647i bk6: 2752a 1410517i bk7: 2752a 1405108i bk8: 2752a 1379728i bk9: 2752a 1376583i bk10: 2720a 1278221i bk11: 2720a 1274728i bk12: 2688a 1371773i bk13: 2688a 1359028i bk14: 2700a 1377294i bk15: 2700a 1363331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.665273
Row_Buffer_Locality_read = 0.877767
Row_Buffer_Locality_write = 0.489533
Bank_Level_Parallism = 7.200815
Bank_Level_Parallism_Col = 6.266836
Bank_Level_Parallism_Ready = 3.693088
write_to_read_ratio_blp_rw_average = 0.722250
GrpLevelPara = 2.949697 

BW Util details:
bwutil = 0.536311 
total_CMD = 1903880 
util_bw = 1021072 
Wasted_Col = 185377 
Wasted_Row = 47409 
Idle = 650022 

BW Util Bottlenecks: 
RCDc_limit = 43945 
RCDWRc_limit = 71472 
WTRc_limit = 187176 
RTWc_limit = 136901 
CCDLc_limit = 122880 
rwq = 0 
CCDLc_limit_alone = 100207 
WTRc_limit_alone = 171891 
RTWc_limit_alone = 129513 

Commands details: 
total_CMD = 1903880 
n_nop = 1590381 
Read = 43736 
Write = 0 
L2_Alloc = 0 
L2_WB = 211532 
n_act = 32355 
n_pre = 32339 
n_ref = 0 
n_req = 96619 
total_req = 255268 

Dual Bus Interface Util: 
issued_total_row = 64694 
issued_total_col = 255268 
Row_Bus_Util =  0.033980 
CoL_Bus_Util = 0.134078 
Either_Row_CoL_Bus_Util = 0.164663 
Issued_on_Two_Bus_Simul_Util = 0.003395 
issued_two_Eff = 0.020616 
queue_avg = 12.901342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.9013
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1903880 n_nop=1591619 n_act=31782 n_pre=31766 n_ref_event=0 n_req=96625 n_rd=43736 n_rd_L2_A=0 n_write=0 n_wr_bk=211556 bw_util=0.5364
n_activity=1325005 dram_eff=0.7707
bk0: 2752a 1311570i bk1: 2752a 1316610i bk2: 2752a 1360786i bk3: 2752a 1358893i bk4: 2752a 1284913i bk5: 2752a 1282608i bk6: 2752a 1385690i bk7: 2752a 1375375i bk8: 2752a 1364187i bk9: 2752a 1358373i bk10: 2720a 1251278i bk11: 2720a 1260804i bk12: 2688a 1350292i bk13: 2688a 1357257i bk14: 2700a 1359255i bk15: 2700a 1357601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.671224
Row_Buffer_Locality_read = 0.880785
Row_Buffer_Locality_write = 0.497930
Bank_Level_Parallism = 7.564843
Bank_Level_Parallism_Col = 6.632672
Bank_Level_Parallism_Ready = 3.887945
write_to_read_ratio_blp_rw_average = 0.718857
GrpLevelPara = 3.030958 

BW Util details:
bwutil = 0.536362 
total_CMD = 1903880 
util_bw = 1021168 
Wasted_Col = 173863 
Wasted_Row = 45639 
Idle = 663210 

BW Util Bottlenecks: 
RCDc_limit = 39937 
RCDWRc_limit = 67671 
WTRc_limit = 187606 
RTWc_limit = 138560 
CCDLc_limit = 116253 
rwq = 0 
CCDLc_limit_alone = 92452 
WTRc_limit_alone = 171316 
RTWc_limit_alone = 131049 

Commands details: 
total_CMD = 1903880 
n_nop = 1591619 
Read = 43736 
Write = 0 
L2_Alloc = 0 
L2_WB = 211556 
n_act = 31782 
n_pre = 31766 
n_ref = 0 
n_req = 96625 
total_req = 255292 

Dual Bus Interface Util: 
issued_total_row = 63548 
issued_total_col = 255292 
Row_Bus_Util =  0.033378 
CoL_Bus_Util = 0.134090 
Either_Row_CoL_Bus_Util = 0.164013 
Issued_on_Two_Bus_Simul_Util = 0.003456 
issued_two_Eff = 0.021069 
queue_avg = 14.068813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.0688
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1903880 n_nop=1590017 n_act=32524 n_pre=32508 n_ref_event=0 n_req=96626 n_rd=43736 n_rd_L2_A=0 n_write=0 n_wr_bk=211560 bw_util=0.5364
n_activity=1350273 dram_eff=0.7563
bk0: 2752a 1334956i bk1: 2752a 1335070i bk2: 2752a 1381002i bk3: 2752a 1370959i bk4: 2752a 1326559i bk5: 2752a 1310497i bk6: 2752a 1412425i bk7: 2752a 1408398i bk8: 2752a 1391352i bk9: 2752a 1376855i bk10: 2720a 1284687i bk11: 2720a 1287779i bk12: 2688a 1374197i bk13: 2688a 1359696i bk14: 2700a 1373716i bk15: 2700a 1362169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.663548
Row_Buffer_Locality_read = 0.874406
Row_Buffer_Locality_write = 0.489185
Bank_Level_Parallism = 7.160060
Bank_Level_Parallism_Col = 6.233895
Bank_Level_Parallism_Ready = 3.670919
write_to_read_ratio_blp_rw_average = 0.718572
GrpLevelPara = 2.927030 

BW Util details:
bwutil = 0.536370 
total_CMD = 1903880 
util_bw = 1021184 
Wasted_Col = 190472 
Wasted_Row = 48753 
Idle = 643471 

BW Util Bottlenecks: 
RCDc_limit = 44338 
RCDWRc_limit = 72536 
WTRc_limit = 200772 
RTWc_limit = 134723 
CCDLc_limit = 129108 
rwq = 0 
CCDLc_limit_alone = 104800 
WTRc_limit_alone = 183608 
RTWc_limit_alone = 127579 

Commands details: 
total_CMD = 1903880 
n_nop = 1590017 
Read = 43736 
Write = 0 
L2_Alloc = 0 
L2_WB = 211560 
n_act = 32524 
n_pre = 32508 
n_ref = 0 
n_req = 96626 
total_req = 255296 

Dual Bus Interface Util: 
issued_total_row = 65032 
issued_total_col = 255296 
Row_Bus_Util =  0.034158 
CoL_Bus_Util = 0.134092 
Either_Row_CoL_Bus_Util = 0.164854 
Issued_on_Two_Bus_Simul_Util = 0.003396 
issued_two_Eff = 0.020598 
queue_avg = 12.614812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.6148
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1903880 n_nop=1589325 n_act=33210 n_pre=33194 n_ref_event=0 n_req=96628 n_rd=43736 n_rd_L2_A=0 n_write=0 n_wr_bk=211568 bw_util=0.5364
n_activity=1355526 dram_eff=0.7534
bk0: 2752a 1344117i bk1: 2752a 1339714i bk2: 2752a 1368213i bk3: 2752a 1371632i bk4: 2752a 1288349i bk5: 2752a 1282382i bk6: 2752a 1419803i bk7: 2752a 1411910i bk8: 2752a 1378632i bk9: 2752a 1378283i bk10: 2720a 1278375i bk11: 2720a 1280238i bk12: 2688a 1375881i bk13: 2688a 1371067i bk14: 2700a 1373996i bk15: 2700a 1371351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.656456
Row_Buffer_Locality_read = 0.873011
Row_Buffer_Locality_write = 0.477388
Bank_Level_Parallism = 7.189018
Bank_Level_Parallism_Col = 6.237054
Bank_Level_Parallism_Ready = 3.731279
write_to_read_ratio_blp_rw_average = 0.724863
GrpLevelPara = 2.938751 

BW Util details:
bwutil = 0.536387 
total_CMD = 1903880 
util_bw = 1021216 
Wasted_Col = 191789 
Wasted_Row = 50487 
Idle = 640388 

BW Util Bottlenecks: 
RCDc_limit = 45184 
RCDWRc_limit = 73685 
WTRc_limit = 190317 
RTWc_limit = 139577 
CCDLc_limit = 122420 
rwq = 0 
CCDLc_limit_alone = 99797 
WTRc_limit_alone = 174663 
RTWc_limit_alone = 132608 

Commands details: 
total_CMD = 1903880 
n_nop = 1589325 
Read = 43736 
Write = 0 
L2_Alloc = 0 
L2_WB = 211568 
n_act = 33210 
n_pre = 33194 
n_ref = 0 
n_req = 96628 
total_req = 255304 

Dual Bus Interface Util: 
issued_total_row = 66404 
issued_total_col = 255304 
Row_Bus_Util =  0.034878 
CoL_Bus_Util = 0.134097 
Either_Row_CoL_Bus_Util = 0.165218 
Issued_on_Two_Bus_Simul_Util = 0.003757 
issued_two_Eff = 0.022740 
queue_avg = 12.197797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.1978
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1903880 n_nop=1589541 n_act=32945 n_pre=32929 n_ref_event=0 n_req=96626 n_rd=43736 n_rd_L2_A=0 n_write=0 n_wr_bk=211560 bw_util=0.5364
n_activity=1342554 dram_eff=0.7606
bk0: 2752a 1349372i bk1: 2752a 1345857i bk2: 2752a 1387766i bk3: 2752a 1377838i bk4: 2752a 1285850i bk5: 2752a 1301041i bk6: 2752a 1401514i bk7: 2752a 1402627i bk8: 2752a 1380091i bk9: 2752a 1373769i bk10: 2720a 1269494i bk11: 2720a 1265134i bk12: 2688a 1373331i bk13: 2688a 1358502i bk14: 2700a 1369203i bk15: 2700a 1366813i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.659191
Row_Buffer_Locality_read = 0.875069
Row_Buffer_Locality_write = 0.480677
Bank_Level_Parallism = 7.258979
Bank_Level_Parallism_Col = 6.299639
Bank_Level_Parallism_Ready = 3.762153
write_to_read_ratio_blp_rw_average = 0.722656
GrpLevelPara = 2.954468 

BW Util details:
bwutil = 0.536370 
total_CMD = 1903880 
util_bw = 1021184 
Wasted_Col = 185605 
Wasted_Row = 47838 
Idle = 649253 

BW Util Bottlenecks: 
RCDc_limit = 44762 
RCDWRc_limit = 72128 
WTRc_limit = 185415 
RTWc_limit = 134321 
CCDLc_limit = 121314 
rwq = 0 
CCDLc_limit_alone = 98591 
WTRc_limit_alone = 169953 
RTWc_limit_alone = 127060 

Commands details: 
total_CMD = 1903880 
n_nop = 1589541 
Read = 43736 
Write = 0 
L2_Alloc = 0 
L2_WB = 211560 
n_act = 32945 
n_pre = 32929 
n_ref = 0 
n_req = 96626 
total_req = 255296 

Dual Bus Interface Util: 
issued_total_row = 65874 
issued_total_col = 255296 
Row_Bus_Util =  0.034600 
CoL_Bus_Util = 0.134092 
Either_Row_CoL_Bus_Util = 0.165104 
Issued_on_Two_Bus_Simul_Util = 0.003588 
issued_two_Eff = 0.021731 
queue_avg = 12.816849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.8168
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1903880 n_nop=1590331 n_act=32610 n_pre=32594 n_ref_event=0 n_req=96625 n_rd=43736 n_rd_L2_A=0 n_write=0 n_wr_bk=211556 bw_util=0.5364
n_activity=1327456 dram_eff=0.7693
bk0: 2752a 1340308i bk1: 2752a 1331997i bk2: 2752a 1364069i bk3: 2752a 1354415i bk4: 2752a 1271766i bk5: 2752a 1276712i bk6: 2752a 1379022i bk7: 2752a 1388690i bk8: 2752a 1371623i bk9: 2752a 1360799i bk10: 2720a 1254256i bk11: 2720a 1252758i bk12: 2688a 1355648i bk13: 2688a 1359478i bk14: 2700a 1361039i bk15: 2700a 1356244i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.662655
Row_Buffer_Locality_read = 0.877126
Row_Buffer_Locality_write = 0.485299
Bank_Level_Parallism = 7.517054
Bank_Level_Parallism_Col = 6.547492
Bank_Level_Parallism_Ready = 3.811793
write_to_read_ratio_blp_rw_average = 0.713500
GrpLevelPara = 3.025807 

BW Util details:
bwutil = 0.536362 
total_CMD = 1903880 
util_bw = 1021168 
Wasted_Col = 175903 
Wasted_Row = 45435 
Idle = 661374 

BW Util Bottlenecks: 
RCDc_limit = 40498 
RCDWRc_limit = 69393 
WTRc_limit = 192708 
RTWc_limit = 134426 
CCDLc_limit = 117031 
rwq = 0 
CCDLc_limit_alone = 92822 
WTRc_limit_alone = 175499 
RTWc_limit_alone = 127426 

Commands details: 
total_CMD = 1903880 
n_nop = 1590331 
Read = 43736 
Write = 0 
L2_Alloc = 0 
L2_WB = 211556 
n_act = 32610 
n_pre = 32594 
n_ref = 0 
n_req = 96625 
total_req = 255292 

Dual Bus Interface Util: 
issued_total_row = 65204 
issued_total_col = 255292 
Row_Bus_Util =  0.034248 
CoL_Bus_Util = 0.134090 
Either_Row_CoL_Bus_Util = 0.164689 
Issued_on_Two_Bus_Simul_Util = 0.003649 
issued_two_Eff = 0.022156 
queue_avg = 14.056007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.056
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1903880 n_nop=1588874 n_act=33269 n_pre=33253 n_ref_event=0 n_req=96626 n_rd=43736 n_rd_L2_A=0 n_write=0 n_wr_bk=211560 bw_util=0.5364
n_activity=1348817 dram_eff=0.7571
bk0: 2752a 1349993i bk1: 2752a 1342519i bk2: 2752a 1380120i bk3: 2752a 1370158i bk4: 2752a 1298739i bk5: 2752a 1297443i bk6: 2752a 1419248i bk7: 2752a 1408050i bk8: 2752a 1384441i bk9: 2752a 1374967i bk10: 2720a 1276497i bk11: 2720a 1268488i bk12: 2688a 1383878i bk13: 2688a 1364920i bk14: 2700a 1376228i bk15: 2700a 1366608i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.655838
Row_Buffer_Locality_read = 0.873491
Row_Buffer_Locality_write = 0.475856
Bank_Level_Parallism = 7.195147
Bank_Level_Parallism_Col = 6.235447
Bank_Level_Parallism_Ready = 3.645850
write_to_read_ratio_blp_rw_average = 0.717451
GrpLevelPara = 2.937330 

BW Util details:
bwutil = 0.536370 
total_CMD = 1903880 
util_bw = 1021184 
Wasted_Col = 187249 
Wasted_Row = 50075 
Idle = 645372 

BW Util Bottlenecks: 
RCDc_limit = 44607 
RCDWRc_limit = 72935 
WTRc_limit = 191797 
RTWc_limit = 137327 
CCDLc_limit = 125163 
rwq = 0 
CCDLc_limit_alone = 101416 
WTRc_limit_alone = 175525 
RTWc_limit_alone = 129852 

Commands details: 
total_CMD = 1903880 
n_nop = 1588874 
Read = 43736 
Write = 0 
L2_Alloc = 0 
L2_WB = 211560 
n_act = 33269 
n_pre = 33253 
n_ref = 0 
n_req = 96626 
total_req = 255296 

Dual Bus Interface Util: 
issued_total_row = 66522 
issued_total_col = 255296 
Row_Bus_Util =  0.034940 
CoL_Bus_Util = 0.134092 
Either_Row_CoL_Bus_Util = 0.165455 
Issued_on_Two_Bus_Simul_Util = 0.003578 
issued_two_Eff = 0.021625 
queue_avg = 12.415924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.4159

========= L2 cache stats =========
L2_cache_bank[0]: Access = 154885, Miss = 131088, Miss_rate = 0.846, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[1]: Access = 154821, Miss = 131088, Miss_rate = 0.847, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[2]: Access = 154871, Miss = 131088, Miss_rate = 0.846, Pending_hits = 300, Reservation_fails = 0
L2_cache_bank[3]: Access = 154784, Miss = 131088, Miss_rate = 0.847, Pending_hits = 246, Reservation_fails = 0
L2_cache_bank[4]: Access = 154753, Miss = 131088, Miss_rate = 0.847, Pending_hits = 480, Reservation_fails = 0
L2_cache_bank[5]: Access = 154944, Miss = 131088, Miss_rate = 0.846, Pending_hits = 192, Reservation_fails = 0
L2_cache_bank[6]: Access = 154897, Miss = 131088, Miss_rate = 0.846, Pending_hits = 482, Reservation_fails = 0
L2_cache_bank[7]: Access = 154922, Miss = 131088, Miss_rate = 0.846, Pending_hits = 217, Reservation_fails = 0
L2_cache_bank[8]: Access = 154894, Miss = 131096, Miss_rate = 0.846, Pending_hits = 515, Reservation_fails = 0
L2_cache_bank[9]: Access = 154820, Miss = 131096, Miss_rate = 0.847, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[10]: Access = 154881, Miss = 131096, Miss_rate = 0.846, Pending_hits = 315, Reservation_fails = 0
L2_cache_bank[11]: Access = 154782, Miss = 131096, Miss_rate = 0.847, Pending_hits = 226, Reservation_fails = 0
L2_cache_bank[12]: Access = 154720, Miss = 131096, Miss_rate = 0.847, Pending_hits = 511, Reservation_fails = 0
L2_cache_bank[13]: Access = 154948, Miss = 131096, Miss_rate = 0.846, Pending_hits = 208, Reservation_fails = 0
L2_cache_bank[14]: Access = 154899, Miss = 131096, Miss_rate = 0.846, Pending_hits = 484, Reservation_fails = 0
L2_cache_bank[15]: Access = 154930, Miss = 131096, Miss_rate = 0.846, Pending_hits = 214, Reservation_fails = 0
L2_cache_bank[16]: Access = 154867, Miss = 131096, Miss_rate = 0.847, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[17]: Access = 154817, Miss = 131096, Miss_rate = 0.847, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[18]: Access = 154870, Miss = 131096, Miss_rate = 0.846, Pending_hits = 321, Reservation_fails = 0
L2_cache_bank[19]: Access = 154808, Miss = 131096, Miss_rate = 0.847, Pending_hits = 236, Reservation_fails = 0
L2_cache_bank[20]: Access = 154737, Miss = 131096, Miss_rate = 0.847, Pending_hits = 491, Reservation_fails = 0
L2_cache_bank[21]: Access = 154955, Miss = 131096, Miss_rate = 0.846, Pending_hits = 210, Reservation_fails = 0
L2_cache_bank[22]: Access = 154923, Miss = 131096, Miss_rate = 0.846, Pending_hits = 468, Reservation_fails = 0
L2_cache_bank[23]: Access = 154938, Miss = 131096, Miss_rate = 0.846, Pending_hits = 235, Reservation_fails = 0
L2_total_cache_accesses = 3716666
L2_total_cache_misses = 3146240
L2_total_cache_miss_rate = 0.8465
L2_total_cache_pending_hits = 7958
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 562468
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7958
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 131200
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 393600
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7958
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 655360
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1966080
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1095226
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2621440
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.151
L2_cache_fill_port_util = 0.029

icnt_total_pkts_mem_to_simt=3716666
icnt_total_pkts_simt_to_mem=3716666
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3716666
Req_Network_cycles = 742408
Req_Network_injected_packets_per_cycle =       5.0062 
Req_Network_conflicts_per_cycle =       1.1673
Req_Network_conflicts_per_cycle_util =       1.2587
Req_Bank_Level_Parallism =       5.3983
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.3764
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       2.9000

Reply_Network_injected_packets_num = 3716666
Reply_Network_cycles = 742408
Reply_Network_injected_packets_per_cycle =        5.0062
Reply_Network_conflicts_per_cycle =        4.5518
Reply_Network_conflicts_per_cycle_util =       4.8369
Reply_Bank_Level_Parallism =       5.3198
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       6.3795
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1669
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 39 min, 55 sec (9595 sec)
gpgpu_simulation_rate = 67847 (inst/sec)
gpgpu_simulation_rate = 77 (cycle/sec)
gpgpu_silicon_slowdown = 17727272x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd537bf168..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd537bf160..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd537bf158..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd537bf150..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd537bf148..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd537bf140..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd537bf210..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd537bf218..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd537bf13c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd537bf138..

GPGPU-Sim PTX: cudaLaunch for 0x0x55e978c5d151 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z11srad_cuda_2PfS_S_S_S_S_iiff'...
GPGPU-Sim PTX: Finding dominators for '_Z11srad_cuda_2PfS_S_S_S_S_iiff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11srad_cuda_2PfS_S_S_S_S_iiff'...
GPGPU-Sim PTX: Finding postdominators for '_Z11srad_cuda_2PfS_S_S_S_S_iiff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11srad_cuda_2PfS_S_S_S_S_iiff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11srad_cuda_2PfS_S_S_S_S_iiff'...
GPGPU-Sim PTX: reconvergence points for _Z11srad_cuda_2PfS_S_S_S_S_iiff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x918 (srad.1.sm_75.ptx:432) @%p1 bra $L__BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x950 (srad.1.sm_75.ptx:442) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x9a8 (srad.1.sm_75.ptx:453) @%p2 bra $L__BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e8 (srad.1.sm_75.ptx:464) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xa58 (srad.1.sm_75.ptx:478) @%p5 bra $L__BB1_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xad0 (srad.1.sm_75.ptx:504) cvta.to.global.u64 %rd25, %rd3;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xa60 (srad.1.sm_75.ptx:480) @%p4 bra $L__BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xad0 (srad.1.sm_75.ptx:504) cvta.to.global.u64 %rd25, %rd3;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xa68 (srad.1.sm_75.ptx:481) bra.uni $L__BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa88 (srad.1.sm_75.ptx:489) @%p3 bra $L__BB1_8;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xa80 (srad.1.sm_75.ptx:486) bra.uni $L__BB1_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xad0 (srad.1.sm_75.ptx:504) cvta.to.global.u64 %rd25, %rd3;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xa88 (srad.1.sm_75.ptx:489) @%p3 bra $L__BB1_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xad0 (srad.1.sm_75.ptx:504) cvta.to.global.u64 %rd25, %rd3;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xa90 (srad.1.sm_75.ptx:490) bra.uni $L__BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xac0 (srad.1.sm_75.ptx:500) add.s32 %r123, %r2, 64;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xab8 (srad.1.sm_75.ptx:497) bra.uni $L__BB1_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xad0 (srad.1.sm_75.ptx:504) cvta.to.global.u64 %rd25, %rd3;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11srad_cuda_2PfS_S_S_S_S_iiff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11srad_cuda_2PfS_S_S_S_S_iiff'.
GPGPU-Sim PTX: pushing kernel '_Z11srad_cuda_2PfS_S_S_S_S_iiff' to stream 0, gridDim= (128,128,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
Simulation cycle for kernel 1 is = 10000
Simulation cycle for kernel 1 is = 15000
Simulation cycle for kernel 1 is = 20000
Simulation cycle for kernel 1 is = 25000
Simulation cycle for kernel 1 is = 30000
Simulation cycle for kernel 1 is = 35000
Simulation cycle for kernel 1 is = 40000
Simulation cycle for kernel 1 is = 45000
Simulation cycle for kernel 1 is = 50000
Simulation cycle for kernel 1 is = 55000
Simulation cycle for kernel 1 is = 60000
Simulation cycle for kernel 1 is = 65000
Simulation cycle for kernel 1 is = 70000
Simulation cycle for kernel 1 is = 75000
Simulation cycle for kernel 1 is = 80000
Simulation cycle for kernel 1 is = 85000
Simulation cycle for kernel 1 is = 90000
Simulation cycle for kernel 1 is = 95000
Simulation cycle for kernel 1 is = 100000
Simulation cycle for kernel 1 is = 105000
Simulation cycle for kernel 1 is = 110000
Simulation cycle for kernel 1 is = 115000
Simulation cycle for kernel 1 is = 120000
Simulation cycle for kernel 1 is = 125000
Simulation cycle for kernel 1 is = 130000
Simulation cycle for kernel 1 is = 135000
Simulation cycle for kernel 1 is = 140000
Simulation cycle for kernel 1 is = 145000
Simulation cycle for kernel 1 is = 150000
Simulation cycle for kernel 1 is = 155000
Simulation cycle for kernel 1 is = 160000
Simulation cycle for kernel 1 is = 165000
Simulation cycle for kernel 1 is = 170000
Simulation cycle for kernel 1 is = 175000
Simulation cycle for kernel 1 is = 180000
Simulation cycle for kernel 1 is = 185000
Simulation cycle for kernel 1 is = 190000
Simulation cycle for kernel 1 is = 195000
Simulation cycle for kernel 1 is = 200000
Simulation cycle for kernel 1 is = 205000
Simulation cycle for kernel 1 is = 210000
Simulation cycle for kernel 1 is = 215000
Simulation cycle for kernel 1 is = 220000
Simulation cycle for kernel 1 is = 225000
Simulation cycle for kernel 1 is = 230000
Simulation cycle for kernel 1 is = 235000
Simulation cycle for kernel 1 is = 240000
Simulation cycle for kernel 1 is = 245000
Simulation cycle for kernel 1 is = 250000
Simulation cycle for kernel 1 is = 255000
Simulation cycle for kernel 1 is = 260000
Simulation cycle for kernel 1 is = 265000
Simulation cycle for kernel 1 is = 270000
Simulation cycle for kernel 1 is = 275000
Simulation cycle for kernel 1 is = 280000
Simulation cycle for kernel 1 is = 285000
Simulation cycle for kernel 1 is = 290000
Simulation cycle for kernel 1 is = 295000
Simulation cycle for kernel 1 is = 300000
Simulation cycle for kernel 1 is = 305000
Simulation cycle for kernel 1 is = 310000
Simulation cycle for kernel 1 is = 315000
Simulation cycle for kernel 1 is = 320000
Simulation cycle for kernel 1 is = 325000
Simulation cycle for kernel 1 is = 330000
Simulation cycle for kernel 1 is = 335000
Simulation cycle for kernel 1 is = 340000
Simulation cycle for kernel 1 is = 345000
Simulation cycle for kernel 1 is = 350000
Simulation cycle for kernel 1 is = 355000
Simulation cycle for kernel 1 is = 360000
Simulation cycle for kernel 1 is = 365000
Simulation cycle for kernel 1 is = 370000
Simulation cycle for kernel 1 is = 375000
Simulation cycle for kernel 1 is = 380000
Simulation cycle for kernel 1 is = 385000
Simulation cycle for kernel 1 is = 390000
Simulation cycle for kernel 1 is = 395000
Simulation cycle for kernel 1 is = 400000
Simulation cycle for kernel 1 is = 405000
Simulation cycle for kernel 1 is = 410000
Simulation cycle for kernel 1 is = 415000
Simulation cycle for kernel 1 is = 420000
Simulation cycle for kernel 1 is = 425000
Simulation cycle for kernel 1 is = 430000
Simulation cycle for kernel 1 is = 435000
Simulation cycle for kernel 1 is = 440000
Simulation cycle for kernel 1 is = 445000
Simulation cycle for kernel 1 is = 450000
Simulation cycle for kernel 1 is = 455000
Simulation cycle for kernel 1 is = 460000
Simulation cycle for kernel 1 is = 465000
Simulation cycle for kernel 1 is = 470000
Simulation cycle for kernel 1 is = 475000
Simulation cycle for kernel 1 is = 480000
Simulation cycle for kernel 1 is = 485000
Simulation cycle for kernel 1 is = 490000
Simulation cycle for kernel 1 is = 495000
Simulation cycle for kernel 1 is = 500000
Simulation cycle for kernel 1 is = 505000
Simulation cycle for kernel 1 is = 510000
Simulation cycle for kernel 1 is = 515000
Simulation cycle for kernel 1 is = 520000
Simulation cycle for kernel 1 is = 525000
Simulation cycle for kernel 1 is = 530000
Simulation cycle for kernel 1 is = 535000
Simulation cycle for kernel 1 is = 540000
Simulation cycle for kernel 1 is = 545000
Simulation cycle for kernel 1 is = 550000
Simulation cycle for kernel 1 is = 555000
Simulation cycle for kernel 1 is = 560000
Simulation cycle for kernel 1 is = 565000
Simulation cycle for kernel 1 is = 570000
Simulation cycle for kernel 1 is = 575000
Simulation cycle for kernel 1 is = 580000
Simulation cycle for kernel 1 is = 585000
Simulation cycle for kernel 1 is = 590000
Simulation cycle for kernel 1 is = 595000
Simulation cycle for kernel 1 is = 600000
Simulation cycle for kernel 1 is = 605000
Simulation cycle for kernel 1 is = 610000
Simulation cycle for kernel 1 is = 615000
Simulation cycle for kernel 1 is = 620000
Simulation cycle for kernel 1 is = 625000
Simulation cycle for kernel 1 is = 630000
Simulation cycle for kernel 1 is = 635000
Simulation cycle for kernel 1 is = 640000
Simulation cycle for kernel 1 is = 645000
Destroy streams for kernel 2: size 0
kernel_name = _Z11srad_cuda_2PfS_S_S_S_S_iiff 
kernel_launch_uid = 2 
gpu_sim_cycle = 645763
gpu_sim_insn = 441450496
gpu_ipc =     683.6107
gpu_tot_sim_cycle = 1388171
gpu_tot_sim_insn = 1092447546
gpu_tot_ipc =     786.9689
gpu_tot_issued_cta = 32768
gpu_occupancy = 99.3765% 
gpu_tot_occupancy = 99.4003% 
max_total_param_size = 0
gpu_stall_dramfull = 426790
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.1265
partiton_level_parallism_total  =       5.5274
partiton_level_parallism_util =       6.2169
partiton_level_parallism_util_total  =       5.7862
L2_BW  =     267.6051 GB/Sec
L2_BW_total  =     241.4353 GB/Sec
gpu_total_sim_rate=64073

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 277408, Miss = 249439, Miss_rate = 0.899, Pending_hits = 22366, Reservation_fails = 67469
	L1D_cache_core[1]: Access = 279616, Miss = 252079, Miss_rate = 0.902, Pending_hits = 22727, Reservation_fails = 67779
	L1D_cache_core[2]: Access = 280016, Miss = 252316, Miss_rate = 0.901, Pending_hits = 22694, Reservation_fails = 65874
	L1D_cache_core[3]: Access = 280960, Miss = 252912, Miss_rate = 0.900, Pending_hits = 22706, Reservation_fails = 65624
	L1D_cache_core[4]: Access = 280544, Miss = 252621, Miss_rate = 0.900, Pending_hits = 22721, Reservation_fails = 66316
	L1D_cache_core[5]: Access = 278912, Miss = 250594, Miss_rate = 0.898, Pending_hits = 22642, Reservation_fails = 65819
	L1D_cache_core[6]: Access = 279664, Miss = 252143, Miss_rate = 0.902, Pending_hits = 22750, Reservation_fails = 64827
	L1D_cache_core[7]: Access = 280528, Miss = 252755, Miss_rate = 0.901, Pending_hits = 22807, Reservation_fails = 67096
	L1D_cache_core[8]: Access = 281472, Miss = 253419, Miss_rate = 0.900, Pending_hits = 22897, Reservation_fails = 65124
	L1D_cache_core[9]: Access = 280752, Miss = 253136, Miss_rate = 0.902, Pending_hits = 22637, Reservation_fails = 66003
	L1D_cache_core[10]: Access = 277616, Miss = 249801, Miss_rate = 0.900, Pending_hits = 22616, Reservation_fails = 65005
	L1D_cache_core[11]: Access = 280368, Miss = 252830, Miss_rate = 0.902, Pending_hits = 22721, Reservation_fails = 69424
	L1D_cache_core[12]: Access = 278960, Miss = 250655, Miss_rate = 0.899, Pending_hits = 22627, Reservation_fails = 68109
	L1D_cache_core[13]: Access = 279280, Miss = 251453, Miss_rate = 0.900, Pending_hits = 22704, Reservation_fails = 63664
	L1D_cache_core[14]: Access = 280144, Miss = 252128, Miss_rate = 0.900, Pending_hits = 22687, Reservation_fails = 69613
	L1D_cache_core[15]: Access = 280896, Miss = 252546, Miss_rate = 0.899, Pending_hits = 22671, Reservation_fails = 63506
	L1D_cache_core[16]: Access = 279200, Miss = 251234, Miss_rate = 0.900, Pending_hits = 22734, Reservation_fails = 66652
	L1D_cache_core[17]: Access = 283088, Miss = 255047, Miss_rate = 0.901, Pending_hits = 22846, Reservation_fails = 66255
	L1D_cache_core[18]: Access = 280704, Miss = 253343, Miss_rate = 0.903, Pending_hits = 22572, Reservation_fails = 67129
	L1D_cache_core[19]: Access = 279984, Miss = 251832, Miss_rate = 0.899, Pending_hits = 22801, Reservation_fails = 68517
	L1D_cache_core[20]: Access = 282304, Miss = 254506, Miss_rate = 0.902, Pending_hits = 22835, Reservation_fails = 65949
	L1D_cache_core[21]: Access = 280256, Miss = 252414, Miss_rate = 0.901, Pending_hits = 22641, Reservation_fails = 66484
	L1D_cache_core[22]: Access = 280784, Miss = 252205, Miss_rate = 0.898, Pending_hits = 22726, Reservation_fails = 64017
	L1D_cache_core[23]: Access = 278112, Miss = 249655, Miss_rate = 0.898, Pending_hits = 22531, Reservation_fails = 64863
	L1D_cache_core[24]: Access = 278672, Miss = 250875, Miss_rate = 0.900, Pending_hits = 22685, Reservation_fails = 63662
	L1D_cache_core[25]: Access = 278720, Miss = 251164, Miss_rate = 0.901, Pending_hits = 22624, Reservation_fails = 65620
	L1D_cache_core[26]: Access = 280448, Miss = 252334, Miss_rate = 0.900, Pending_hits = 22680, Reservation_fails = 66392
	L1D_cache_core[27]: Access = 283584, Miss = 256388, Miss_rate = 0.904, Pending_hits = 22902, Reservation_fails = 66929
	L1D_cache_core[28]: Access = 277344, Miss = 249386, Miss_rate = 0.899, Pending_hits = 22526, Reservation_fails = 63510
	L1D_cache_core[29]: Access = 280560, Miss = 252291, Miss_rate = 0.899, Pending_hits = 22809, Reservation_fails = 69683
	L1D_total_cache_accesses = 8400896
	L1D_total_cache_misses = 7563501
	L1D_total_cache_miss_rate = 0.9003
	L1D_total_cache_pending_hits = 680885
	L1D_total_cache_reservation_fails = 1986914
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.110
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 47084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 680885
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2215057
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 819096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2312142
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 680885
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 109426
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1494182
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1167818
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1542120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5255168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3145728

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1011
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 818085
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1167818
ctas_completed 32768, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
42008, 39041, 39050, 39041, 39041, 39050, 39044, 42680, 42006, 39033, 39033, 39027, 39024, 39036, 39039, 42681, 42098, 39134, 39143, 39134, 39146, 39146, 39137, 42781, 42129, 39162, 39165, 39165, 39150, 39156, 39159, 42806, 
gpgpu_n_tot_thrd_icount = 1238426400
gpgpu_n_tot_w_icount = 38700825
gpgpu_n_stall_shd_mem = 3163985
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4527199
gpgpu_n_mem_write_global = 3145728
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 54722560
gpgpu_n_store_insn = 25165824
gpgpu_n_shmem_insn = 92471296
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 67108864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 409600
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2754385
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:27027029	W0_Idle:599008	W0_Scoreboard:98552878	W1:807512	W2:1191777	W3:71220	W4:66576	W5:52782	W6:37386	W7:24096	W8:14307	W9:7842	W10:4110	W11:2061	W12:924	W13:404	W14:360593	W15:360505	W16:16439	W17:48	W18:100	W19:271	W20:616	W21:1374	W22:2740	W23:5228	W24:9538	W25:16064	W26:24924	W27:35188	W28:339296	W29:80248	W30:1679254	W31:172432	W32:33314970
single_issue_nums: WS0:9834963	WS1:9474437	WS2:9474605	WS3:9916820	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 36217592 {8:4527199,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 125829120 {40:3145728,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 181087960 {40:4527199,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 25165824 {8:3145728,}
maxmflatency = 2720 
max_icnt2mem_latency = 1064 
maxmrqlatency = 2003 
max_icnt2sh_latency = 774 
averagemflatency = 373 
avg_icnt2mem_latency = 63 
avg_mrq_latency = 62 
avg_icnt2sh_latency = 17 
mrq_lat_table:1433521 	81177 	135500 	264579 	695632 	660580 	545623 	387236 	189805 	50132 	8916 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1501347 	5386537 	753974 	30696 	373 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	5796718 	1427621 	284912 	141735 	21928 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4605098 	1054548 	638322 	437134 	343161 	320321 	205817 	65210 	3316 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	1320 	47 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     16991     17124     22269     22141     21954     21939     26270     26773     26743     26778     26746     26777     27059     26528     11715     11563 
dram[1]:     16896     17131     22122     22412     21999     22051     26599     26969     26979     26961     26991     26972     26980     26962     11702     11931 
dram[2]:     17215     17079     22269     22491     22212     22188     26745     26537     27137     27085     27140     27094     26857     27097     11848     11806 
dram[3]:     17112     17197     22439     22356     22086     22130     26499     26745     27106     26744     27125     27150     26974     27151     11795     11836 
dram[4]:     17112     17173     22262     22141     22278     22149     26737     26767     26738     26768     26293     26314     27050     26792     11739     11586 
dram[5]:     17158     17295     22125     22414     22132     22322     26971     26964     26980     26962     26469     26530     27537     26927     11721     11958 
dram[6]:     17328     17471     22271     22505     22281     22348     27132     27083     27138     27090     26485     26625     26282     26124     11876     11834 
dram[7]:     17266     17272     22432     22357     22349     22352     27110     26739     27109     26754     26650     26668     26353     27019     11822     11862 
dram[8]:     17409     17291     22263     22145     21789     21677     26735     26768     26747     26779     26745     26776     28962     26812     11736     11588 
dram[9]:     17386     17331     22121     22411     21685     21763     26972     26964     26982     26975     26804     26970     27952     26927     11722     11952 
dram[10]:     17353     17457     22268     22490     21808     21948     27133     27086     27136     27084     26885     26972     27141     27096     11869     11830 
dram[11]:     17420     17491     22433     22353     21984     22016     27113     26747     27116     26743     26897     26897     27126     27148     11819     11838 
average row accesses per activate:
dram[0]:  4.266863  4.245018  4.582708  4.553050  3.082448  3.054065  4.874974  4.760928  4.551697  4.449559  2.867574  2.805424  4.394002  4.338017  4.438482  4.329781 
dram[1]:  4.221859  4.298889  4.534375  4.514975  3.035962  3.054868  4.751178  4.834341  4.465833  4.595880  2.820794  2.803727  4.310557  4.358434  4.363225  4.446151 
dram[2]:  4.242690  4.329541  4.521130  4.621541  3.108032  3.148922  4.797353  4.818276  4.555272  4.605916  2.838765  2.840505  4.350244  4.410745  4.403042  4.463288 
dram[3]:  4.217660  4.239591  4.468720  4.532604  3.075099  3.068464  4.724089  4.716406  4.530365  4.458966  2.837027  2.791230  4.388173  4.301746  4.380556  4.259702 
dram[4]:  4.329728  4.301649  4.591574  4.533294  3.119608  3.053539  4.903826  4.755073  4.629090  4.564430  3.045084  2.971271  4.494661  4.453164  4.525987  4.522452 
dram[5]:  4.269217  4.317463  4.594300  4.568589  3.081375  3.084784  4.705883  4.745347  4.521730  4.616196  3.019682  3.023228  4.413267  4.456593  4.491759  4.519805 
dram[6]:  4.309634  4.377074  4.580702  4.618062  3.114167  3.104587  4.870880  4.829309  4.673852  4.710863  3.019288  3.059561  4.461746  4.459168  4.541070  4.488277 
dram[7]:  4.243283  4.216491  4.532904  4.527106  3.103342  3.060251  4.759951  4.780548  4.603373  4.579747  3.014182  2.980829  4.502528  4.373253  4.538401  4.506615 
dram[8]:  4.374599  4.300852  4.565585  4.503589  2.873035  2.876952  4.814277  4.750205  4.573231  4.481360  2.975469  2.921806  4.467773  4.425922  4.390447  4.398785 
dram[9]:  4.383686  4.370294  4.565585  4.540192  2.846144  2.866296  4.692557  4.774645  4.484825  4.622435  2.959126  2.936993  4.382359  4.404033  4.389616  4.447773 
dram[10]:  4.391979  4.400114  4.632083  4.610924  2.880164  2.934033  4.737595  4.862712  4.567828  4.601349  2.984284  2.972033  4.378215  4.425922  4.417239  4.385460 
dram[11]:  4.352269  4.377074  4.487531  4.566483  2.893805  2.864405  4.764839  4.777595  4.587700  4.534793  2.941841  2.904589  4.438650  4.368302  4.416397  4.344336 
average row locality = 4452701/1116449 = 3.988271
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     19136     19136     19136     19136     19148     19148     19136     19136     19136     19136     19096     19096     19072     19072     19080     19080 
dram[1]:     19136     19136     19136     19136     19148     19148     19136     19136     19136     19136     19096     19096     19072     19072     19080     19080 
dram[2]:     19136     19136     19136     19136     19148     19148     19136     19136     19136     19136     19096     19096     19072     19072     19080     19080 
dram[3]:     19136     19136     19136     19136     19148     19148     19136     19136     19136     19136     19096     19096     19072     19072     19080     19080 
dram[4]:     19136     19136     19136     19136     19144     19144     19136     19136     19136     19136     19092     19092     19072     19072     19084     19084 
dram[5]:     19136     19136     19136     19136     19144     19144     19136     19136     19136     19136     19092     19092     19072     19072     19084     19084 
dram[6]:     19136     19136     19136     19136     19144     19144     19136     19136     19136     19136     19092     19092     19072     19072     19084     19084 
dram[7]:     19136     19136     19136     19136     19144     19144     19136     19136     19136     19136     19092     19092     19072     19072     19084     19084 
dram[8]:     19136     19136     19136     19136     19148     19148     19136     19136     19136     19136     19092     19092     19072     19072     19084     19084 
dram[9]:     19136     19136     19136     19136     19148     19148     19136     19136     19136     19136     19092     19092     19072     19072     19084     19084 
dram[10]:     19136     19136     19136     19136     19148     19148     19136     19136     19136     19136     19092     19092     19072     19072     19084     19084 
dram[11]:     19136     19136     19136     19136     19148     19148     19136     19136     19136     19136     19092     19092     19072     19072     19084     19084 
total dram reads = 3670528
bank skew: 19148/19072 = 1.00
chip skew: 305880/305872 = 1.00
number of total write accesses:
dram[0]:     16320     16320     16320     16320     16276     16276     16256     16256     16256     16256     16296     16296     16320     16320     16320     16320 
dram[1]:     16320     16312     16320     16320     16272     16276     16256     16256     16256     16256     16296     16296     16320     16320     16320     16320 
dram[2]:     16320     16316     16320     16312     16276     16276     16256     16256     16256     16256     16296     16296     16320     16320     16320     16320 
dram[3]:     16312     16320     16316     16320     16276     16272     16256     16256     16256     16256     16296     16296     16320     16320     16320     16320 
dram[4]:     16320     16320     16316     16316     16276     16276     16256     16256     16260     16260     16300     16300     16320     16320     16320     16320 
dram[5]:     16320     16316     16316     16308     16272     16276     16256     16256     16260     16260     16300     16300     16320     16320     16320     16320 
dram[6]:     16320     16320     16316     16316     16276     16276     16256     16256     16260     16260     16300     16300     16320     16320     16320     16320 
dram[7]:     16316     16320     16308     16316     16276     16272     16256     16256     16260     16260     16300     16300     16320     16320     16320     16320 
dram[8]:     16320     16320     16320     16320     16276     16276     16256     16256     16256     16256     16300     16300     16320     16320     16320     16320 
dram[9]:     16320     16316     16320     16312     16272     16276     16256     16256     16256     16256     16300     16300     16320     16320     16320     16320 
dram[10]:     16320     16316     16320     16320     16276     16276     16256     16256     16256     16256     16300     16300     16320     16320     16320     16320 
dram[11]:     16316     16320     16312     16320     16276     16272     16256     16256     16256     16256     16300     16300     16320     16320     16320     16320 
total dram writes = 3128692
bank skew: 16320/16256 = 1.00
chip skew: 260736/260712 = 1.00
average mf latency per bank:
dram[0]:        418       419       415       417       435       437       410       412       416       419       428       430       411       414       417       421
dram[1]:        419       424       415       421       435       440       410       416       416       420       431       436       412       417       421       426
dram[2]:        421       426       418       421       439       442       412       418       420       423       433       438       414       419       423       427
dram[3]:        418       417       414       412       437       434       410       409       416       416       431       429       412       410       421       420
dram[4]:        418       419       413       416       430       432       409       411       413       417       427       430       410       413       418       424
dram[5]:        420       425       414       422       434       439       410       417       416       422       430       436       412       418       422       428
dram[6]:        421       424       418       419       436       438       413       417       419       423       433       436       414       418       426       429
dram[7]:        420       417       416       413       433       432       409       409       416       415       430       430       413       410       423       421
dram[8]:        415       417       414       416       433       435       408       410       414       416       429       432       407       411       418       423
dram[9]:        416       422       414       420       434       441       410       414       416       420       432       438       411       416       421       427
dram[10]:        418       419       418       418       437       437       412       415       418       422       434       437       414       416       423       426
dram[11]:        415       413       415       413       435       433       411       410       415       415       431       431       411       410       421       420
maximum mf latency per bank:
dram[0]:       2036      2167      1858      1943      1859      2373      1741      2353      1757      2065      2070      2255      1844      1880      1883      1856
dram[1]:       2019      2101      1745      2153      1906      2077      2072      2063      2082      2040      2095      2173      1935      2099      1938      2173
dram[2]:       1865      2171      1876      1667      2224      2308      2024      1817      2016      2016      2021      2104      1856      2012      1843      1942
dram[3]:       1939      2214      1685      2010      2033      2057      1916      2156      1912      2156      2281      2125      1948      2169      1941      2110
dram[4]:       2029      2035      1944      2096      2190      2275      1771      2129      1742      2094      1930      2093      1924      1924      1963      1964
dram[5]:       2177      2395      1666      2128      1975      2005      1712      1977      1710      1993      2155      2476      2129      2382      1888      2116
dram[6]:       2004      1876      1788      1675      1797      2041      1730      1908      1776      1902      2063      2378      1825      1897      1793      2025
dram[7]:       1832      1858      1723      1896      1850      2153      1740      2044      1738      2048      2286      2017      1855      1970      1843      2055
dram[8]:       1699      1879      1725      1787      1919      2101      1852      2086      1637      2067      2720      2136      1878      2003      1906      2033
dram[9]:       1747      1835      1722      1984      2086      2463      2070      2062      1740      2052      2096      2470      1737      2079      1764      2164
dram[10]:       2028      2012      1864      1970      2026      1983      1739      1947      1712      1957      2191      2025      1920      1960      1924      1958
dram[11]:       1941      1946      1937      1952      2095      2102      1953      1962      1946      1959      2100      2209      2012      2211      2008      2226

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3559917 n_nop=2823679 n_act=93678 n_pre=93662 n_ref_event=4572360550251980812 n_req=371062 n_rd=305880 n_rd_L2_A=0 n_write=0 n_wr_bk=260728 bw_util=0.6367
n_activity=2957046 dram_eff=0.7665
bk0: 19136a 2377547i bk1: 19136a 2383533i bk2: 19136a 2402864i bk3: 19136a 2391841i bk4: 19148a 2196531i bk5: 19148a 2178745i bk6: 19136a 2468640i bk7: 19136a 2454113i bk8: 19136a 2421202i bk9: 19136a 2403000i bk10: 19096a 2149688i bk11: 19096a 2136928i bk12: 19072a 2401007i bk13: 19072a 2397135i bk14: 19080a 2416074i bk15: 19080a 2397799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.747579
Row_Buffer_Locality_read = 0.811554
Row_Buffer_Locality_write = 0.447363
Bank_Level_Parallism = 7.040617
Bank_Level_Parallism_Col = 5.923311
Bank_Level_Parallism_Ready = 3.214544
write_to_read_ratio_blp_rw_average = 0.484165
GrpLevelPara = 3.006385 

BW Util details:
bwutil = 0.636653 
total_CMD = 3559917 
util_bw = 2266432 
Wasted_Col = 479057 
Wasted_Row = 87034 
Idle = 727394 

BW Util Bottlenecks: 
RCDc_limit = 295744 
RCDWRc_limit = 94793 
WTRc_limit = 455965 
RTWc_limit = 482644 
CCDLc_limit = 291598 
rwq = 0 
CCDLc_limit_alone = 217295 
WTRc_limit_alone = 421527 
RTWc_limit_alone = 442779 

Commands details: 
total_CMD = 3559917 
n_nop = 2823679 
Read = 305880 
Write = 0 
L2_Alloc = 0 
L2_WB = 260728 
n_act = 93678 
n_pre = 93662 
n_ref = 4572360550251980812 
n_req = 371062 
total_req = 566608 

Dual Bus Interface Util: 
issued_total_row = 187340 
issued_total_col = 566608 
Row_Bus_Util =  0.052625 
CoL_Bus_Util = 0.159163 
Either_Row_CoL_Bus_Util = 0.206813 
Issued_on_Two_Bus_Simul_Util = 0.004975 
issued_two_Eff = 0.024055 
queue_avg = 16.307987 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.308
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3559917 n_nop=2823189 n_act=94025 n_pre=94009 n_ref_event=0 n_req=371059 n_rd=305880 n_rd_L2_A=0 n_write=0 n_wr_bk=260716 bw_util=0.6366
n_activity=2941739 dram_eff=0.7704
bk0: 19136a 2386918i bk1: 19136a 2365284i bk2: 19136a 2406918i bk3: 19136a 2384579i bk4: 19148a 2200095i bk5: 19148a 2191486i bk6: 19136a 2461973i bk7: 19136a 2463553i bk8: 19136a 2416666i bk9: 19136a 2424841i bk10: 19096a 2132651i bk11: 19096a 2102964i bk12: 19072a 2391564i bk13: 19072a 2389475i bk14: 19080a 2392089i bk15: 19080a 2372638i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.746641
Row_Buffer_Locality_read = 0.809935
Row_Buffer_Locality_write = 0.449608
Bank_Level_Parallism = 7.102171
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 3.239596
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.636640 
total_CMD = 3559917 
util_bw = 2266384 
Wasted_Col = 467822 
Wasted_Row = 87155 
Idle = 738556 

BW Util Bottlenecks: 
RCDc_limit = 292942 
RCDWRc_limit = 93578 
WTRc_limit = 449264 
RTWc_limit = 482404 
CCDLc_limit = 286845 
rwq = 0 
CCDLc_limit_alone = 213313 
WTRc_limit_alone = 415300 
RTWc_limit_alone = 442836 

Commands details: 
total_CMD = 3559917 
n_nop = 2823189 
Read = 305880 
Write = 0 
L2_Alloc = 0 
L2_WB = 260716 
n_act = 94025 
n_pre = 94009 
n_ref = 0 
n_req = 371059 
total_req = 566596 

Dual Bus Interface Util: 
issued_total_row = 188034 
issued_total_col = 566596 
Row_Bus_Util =  0.052820 
CoL_Bus_Util = 0.159160 
Either_Row_CoL_Bus_Util = 0.206951 
Issued_on_Two_Bus_Simul_Util = 0.005029 
issued_two_Eff = 0.024299 
queue_avg = 16.641647 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.6416
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3559917 n_nop=2824984 n_act=92969 n_pre=92953 n_ref_event=0 n_req=371059 n_rd=305880 n_rd_L2_A=0 n_write=0 n_wr_bk=260716 bw_util=0.6366
n_activity=2928048 dram_eff=0.774
bk0: 19136a 2363096i bk1: 19136a 2343740i bk2: 19136a 2389953i bk3: 19136a 2386220i bk4: 19148a 2186382i bk5: 19148a 2170205i bk6: 19136a 2445932i bk7: 19136a 2430922i bk8: 19136a 2399061i bk9: 19136a 2403990i bk10: 19096a 2125677i bk11: 19096a 2109300i bk12: 19072a 2384039i bk13: 19072a 2395336i bk14: 19080a 2379236i bk15: 19080a 2378056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.749487
Row_Buffer_Locality_read = 0.811710
Row_Buffer_Locality_write = 0.457479
Bank_Level_Parallism = 7.199839
Bank_Level_Parallism_Col = 6.052037
Bank_Level_Parallism_Ready = 3.253944
write_to_read_ratio_blp_rw_average = 0.480830
GrpLevelPara = 3.047288 

BW Util details:
bwutil = 0.636640 
total_CMD = 3559917 
util_bw = 2266384 
Wasted_Col = 459869 
Wasted_Row = 83392 
Idle = 750272 

BW Util Bottlenecks: 
RCDc_limit = 288801 
RCDWRc_limit = 88925 
WTRc_limit = 450987 
RTWc_limit = 481782 
CCDLc_limit = 281115 
rwq = 0 
CCDLc_limit_alone = 207644 
WTRc_limit_alone = 416947 
RTWc_limit_alone = 442351 

Commands details: 
total_CMD = 3559917 
n_nop = 2824984 
Read = 305880 
Write = 0 
L2_Alloc = 0 
L2_WB = 260716 
n_act = 92969 
n_pre = 92953 
n_ref = 0 
n_req = 371059 
total_req = 566596 

Dual Bus Interface Util: 
issued_total_row = 185922 
issued_total_col = 566596 
Row_Bus_Util =  0.052226 
CoL_Bus_Util = 0.159160 
Either_Row_CoL_Bus_Util = 0.206447 
Issued_on_Two_Bus_Simul_Util = 0.004940 
issued_two_Eff = 0.023927 
queue_avg = 17.413708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.4137
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3559917 n_nop=2822649 n_act=94431 n_pre=94415 n_ref_event=0 n_req=371058 n_rd=305880 n_rd_L2_A=0 n_write=0 n_wr_bk=260712 bw_util=0.6366
n_activity=2955323 dram_eff=0.7669
bk0: 19136a 2369934i bk1: 19136a 2364548i bk2: 19136a 2428804i bk3: 19136a 2412241i bk4: 19148a 2189622i bk5: 19148a 2181133i bk6: 19136a 2464156i bk7: 19136a 2450941i bk8: 19136a 2437174i bk9: 19136a 2409791i bk10: 19096a 2149437i bk11: 19096a 2119497i bk12: 19072a 2415455i bk13: 19072a 2403603i bk14: 19080a 2394165i bk15: 19080a 2373814i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.745547
Row_Buffer_Locality_read = 0.809739
Row_Buffer_Locality_write = 0.444291
Bank_Level_Parallism = 7.045342
Bank_Level_Parallism_Col = 5.888853
Bank_Level_Parallism_Ready = 3.149801
write_to_read_ratio_blp_rw_average = 0.481750
GrpLevelPara = 3.000635 

BW Util details:
bwutil = 0.636635 
total_CMD = 3559917 
util_bw = 2266368 
Wasted_Col = 477600 
Wasted_Row = 88496 
Idle = 727453 

BW Util Bottlenecks: 
RCDc_limit = 295792 
RCDWRc_limit = 95868 
WTRc_limit = 452511 
RTWc_limit = 494596 
CCDLc_limit = 296900 
rwq = 0 
CCDLc_limit_alone = 221417 
WTRc_limit_alone = 418113 
RTWc_limit_alone = 453511 

Commands details: 
total_CMD = 3559917 
n_nop = 2822649 
Read = 305880 
Write = 0 
L2_Alloc = 0 
L2_WB = 260712 
n_act = 94431 
n_pre = 94415 
n_ref = 0 
n_req = 371058 
total_req = 566592 

Dual Bus Interface Util: 
issued_total_row = 188846 
issued_total_col = 566592 
Row_Bus_Util =  0.053048 
CoL_Bus_Util = 0.159159 
Either_Row_CoL_Bus_Util = 0.207103 
Issued_on_Two_Bus_Simul_Util = 0.005104 
issued_two_Eff = 0.024645 
queue_avg = 16.507999 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.508
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3559917 n_nop=2827133 n_act=91693 n_pre=91677 n_ref_event=0 n_req=371056 n_rd=305872 n_rd_L2_A=0 n_write=0 n_wr_bk=260736 bw_util=0.6367
n_activity=2957856 dram_eff=0.7662
bk0: 19136a 2373844i bk1: 19136a 2369717i bk2: 19136a 2421175i bk3: 19136a 2398105i bk4: 19144a 2205099i bk5: 19144a 2195025i bk6: 19136a 2477606i bk7: 19136a 2460723i bk8: 19136a 2445129i bk9: 19136a 2422787i bk10: 19092a 2180246i bk11: 19092a 2154530i bk12: 19072a 2420991i bk13: 19072a 2409883i bk14: 19084a 2411673i bk15: 19084a 2395478i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.752924
Row_Buffer_Locality_read = 0.814569
Row_Buffer_Locality_write = 0.463657
Bank_Level_Parallism = 6.987380
Bank_Level_Parallism_Col = 5.885156
Bank_Level_Parallism_Ready = 3.190235
write_to_read_ratio_blp_rw_average = 0.480811
GrpLevelPara = 3.006801 

BW Util details:
bwutil = 0.636653 
total_CMD = 3559917 
util_bw = 2266432 
Wasted_Col = 475319 
Wasted_Row = 89333 
Idle = 728833 

BW Util Bottlenecks: 
RCDc_limit = 288115 
RCDWRc_limit = 93961 
WTRc_limit = 460781 
RTWc_limit = 473170 
CCDLc_limit = 292972 
rwq = 0 
CCDLc_limit_alone = 219823 
WTRc_limit_alone = 425590 
RTWc_limit_alone = 435212 

Commands details: 
total_CMD = 3559917 
n_nop = 2827133 
Read = 305872 
Write = 0 
L2_Alloc = 0 
L2_WB = 260736 
n_act = 91693 
n_pre = 91677 
n_ref = 0 
n_req = 371056 
total_req = 566608 

Dual Bus Interface Util: 
issued_total_row = 183370 
issued_total_col = 566608 
Row_Bus_Util =  0.051510 
CoL_Bus_Util = 0.159163 
Either_Row_CoL_Bus_Util = 0.205843 
Issued_on_Two_Bus_Simul_Util = 0.004830 
issued_two_Eff = 0.023464 
queue_avg = 16.449049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.449
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3559917 n_nop=2826709 n_act=92055 n_pre=92039 n_ref_event=0 n_req=371052 n_rd=305872 n_rd_L2_A=0 n_write=0 n_wr_bk=260720 bw_util=0.6366
n_activity=2943374 dram_eff=0.77
bk0: 19136a 2378226i bk1: 19136a 2388868i bk2: 19136a 2427972i bk3: 19136a 2407192i bk4: 19144a 2190662i bk5: 19144a 2193574i bk6: 19136a 2459232i bk7: 19136a 2446137i bk8: 19136a 2430105i bk9: 19136a 2428210i bk10: 19092a 2176906i bk11: 19092a 2161428i bk12: 19072a 2406364i bk13: 19072a 2394521i bk14: 19084a 2408521i bk15: 19084a 2379030i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751946
Row_Buffer_Locality_read = 0.813680
Row_Buffer_Locality_write = 0.462243
Bank_Level_Parallism = 7.033693
Bank_Level_Parallism_Col = 5.910570
Bank_Level_Parallism_Ready = 3.181940
write_to_read_ratio_blp_rw_average = 0.483269
GrpLevelPara = 3.012565 

BW Util details:
bwutil = 0.636635 
total_CMD = 3559917 
util_bw = 2266368 
Wasted_Col = 471637 
Wasted_Row = 83619 
Idle = 738293 

BW Util Bottlenecks: 
RCDc_limit = 289412 
RCDWRc_limit = 92357 
WTRc_limit = 456083 
RTWc_limit = 485277 
CCDLc_limit = 293391 
rwq = 0 
CCDLc_limit_alone = 219255 
WTRc_limit_alone = 421656 
RTWc_limit_alone = 445568 

Commands details: 
total_CMD = 3559917 
n_nop = 2826709 
Read = 305872 
Write = 0 
L2_Alloc = 0 
L2_WB = 260720 
n_act = 92055 
n_pre = 92039 
n_ref = 0 
n_req = 371052 
total_req = 566592 

Dual Bus Interface Util: 
issued_total_row = 184094 
issued_total_col = 566592 
Row_Bus_Util =  0.051713 
CoL_Bus_Util = 0.159159 
Either_Row_CoL_Bus_Util = 0.205962 
Issued_on_Two_Bus_Simul_Util = 0.004910 
issued_two_Eff = 0.023838 
queue_avg = 16.756817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.7568
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3559917 n_nop=2828496 n_act=91075 n_pre=91059 n_ref_event=0 n_req=371056 n_rd=305872 n_rd_L2_A=0 n_write=0 n_wr_bk=260736 bw_util=0.6367
n_activity=2926091 dram_eff=0.7746
bk0: 19136a 2356788i bk1: 19136a 2357320i bk2: 19136a 2406367i bk3: 19136a 2392830i bk4: 19144a 2166412i bk5: 19144a 2156199i bk6: 19136a 2433260i bk7: 19136a 2425432i bk8: 19136a 2417916i bk9: 19136a 2406733i bk10: 19092a 2144660i bk11: 19092a 2143203i bk12: 19072a 2392387i bk13: 19072a 2378713i bk14: 19084a 2383240i bk15: 19084a 2374841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.754590
Row_Buffer_Locality_read = 0.815292
Row_Buffer_Locality_write = 0.469747
Bank_Level_Parallism = 7.189412
Bank_Level_Parallism_Col = 6.072720
Bank_Level_Parallism_Ready = 3.284226
write_to_read_ratio_blp_rw_average = 0.480447
GrpLevelPara = 3.043863 

BW Util details:
bwutil = 0.636653 
total_CMD = 3559917 
util_bw = 2266432 
Wasted_Col = 457986 
Wasted_Row = 83680 
Idle = 751819 

BW Util Bottlenecks: 
RCDc_limit = 282194 
RCDWRc_limit = 87796 
WTRc_limit = 449755 
RTWc_limit = 481607 
CCDLc_limit = 285452 
rwq = 0 
CCDLc_limit_alone = 210823 
WTRc_limit_alone = 414954 
RTWc_limit_alone = 441779 

Commands details: 
total_CMD = 3559917 
n_nop = 2828496 
Read = 305872 
Write = 0 
L2_Alloc = 0 
L2_WB = 260736 
n_act = 91075 
n_pre = 91059 
n_ref = 0 
n_req = 371056 
total_req = 566608 

Dual Bus Interface Util: 
issued_total_row = 182134 
issued_total_col = 566608 
Row_Bus_Util =  0.051162 
CoL_Bus_Util = 0.159163 
Either_Row_CoL_Bus_Util = 0.205460 
Issued_on_Two_Bus_Simul_Util = 0.004866 
issued_two_Eff = 0.023681 
queue_avg = 17.454241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.4542
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3559917 n_nop=2825998 n_act=92276 n_pre=92260 n_ref_event=0 n_req=371052 n_rd=305872 n_rd_L2_A=0 n_write=0 n_wr_bk=260720 bw_util=0.6366
n_activity=2953202 dram_eff=0.7674
bk0: 19136a 2368333i bk1: 19136a 2373163i bk2: 19136a 2420635i bk3: 19136a 2401795i bk4: 19144a 2218079i bk5: 19144a 2181406i bk6: 19136a 2464269i bk7: 19136a 2474960i bk8: 19136a 2447680i bk9: 19136a 2429800i bk10: 19092a 2180604i bk11: 19092a 2164570i bk12: 19072a 2416196i bk13: 19072a 2410119i bk14: 19084a 2408779i bk15: 19084a 2390531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751350
Row_Buffer_Locality_read = 0.812922
Row_Buffer_Locality_write = 0.462412
Bank_Level_Parallism = 6.983339
Bank_Level_Parallism_Col = 5.868493
Bank_Level_Parallism_Ready = 3.156313
write_to_read_ratio_blp_rw_average = 0.480654
GrpLevelPara = 2.991834 

BW Util details:
bwutil = 0.636635 
total_CMD = 3559917 
util_bw = 2266368 
Wasted_Col = 476544 
Wasted_Row = 87855 
Idle = 729150 

BW Util Bottlenecks: 
RCDc_limit = 290943 
RCDWRc_limit = 93049 
WTRc_limit = 461062 
RTWc_limit = 478138 
CCDLc_limit = 298025 
rwq = 0 
CCDLc_limit_alone = 223249 
WTRc_limit_alone = 424921 
RTWc_limit_alone = 439503 

Commands details: 
total_CMD = 3559917 
n_nop = 2825998 
Read = 305872 
Write = 0 
L2_Alloc = 0 
L2_WB = 260720 
n_act = 92276 
n_pre = 92260 
n_ref = 0 
n_req = 371052 
total_req = 566592 

Dual Bus Interface Util: 
issued_total_row = 184536 
issued_total_col = 566592 
Row_Bus_Util =  0.051837 
CoL_Bus_Util = 0.159159 
Either_Row_CoL_Bus_Util = 0.206162 
Issued_on_Two_Bus_Simul_Util = 0.004834 
issued_two_Eff = 0.023448 
queue_avg = 16.473211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.4732
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3559917 n_nop=2823951 n_act=93733 n_pre=93717 n_ref_event=0 n_req=371064 n_rd=305880 n_rd_L2_A=0 n_write=0 n_wr_bk=260736 bw_util=0.6367
n_activity=2955912 dram_eff=0.7668
bk0: 19136a 2389306i bk1: 19136a 2376100i bk2: 19136a 2409656i bk3: 19136a 2392253i bk4: 19148a 2147676i bk5: 19148a 2126854i bk6: 19136a 2469853i bk7: 19136a 2466527i bk8: 19136a 2432317i bk9: 19136a 2418663i bk10: 19092a 2164402i bk11: 19092a 2157410i bk12: 19072a 2431856i bk13: 19072a 2409681i bk14: 19084a 2405307i bk15: 19084a 2389398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.747432
Row_Buffer_Locality_read = 0.810847
Row_Buffer_Locality_write = 0.449850
Bank_Level_Parallism = 7.044541
Bank_Level_Parallism_Col = 5.891287
Bank_Level_Parallism_Ready = 3.196247
write_to_read_ratio_blp_rw_average = 0.483632
GrpLevelPara = 3.004097 

BW Util details:
bwutil = 0.636662 
total_CMD = 3559917 
util_bw = 2266464 
Wasted_Col = 476055 
Wasted_Row = 87168 
Idle = 730230 

BW Util Bottlenecks: 
RCDc_limit = 292519 
RCDWRc_limit = 94941 
WTRc_limit = 455026 
RTWc_limit = 481171 
CCDLc_limit = 291819 
rwq = 0 
CCDLc_limit_alone = 217920 
WTRc_limit_alone = 420416 
RTWc_limit_alone = 441882 

Commands details: 
total_CMD = 3559917 
n_nop = 2823951 
Read = 305880 
Write = 0 
L2_Alloc = 0 
L2_WB = 260736 
n_act = 93733 
n_pre = 93717 
n_ref = 0 
n_req = 371064 
total_req = 566616 

Dual Bus Interface Util: 
issued_total_row = 187450 
issued_total_col = 566616 
Row_Bus_Util =  0.052656 
CoL_Bus_Util = 0.159166 
Either_Row_CoL_Bus_Util = 0.206737 
Issued_on_Two_Bus_Simul_Util = 0.005084 
issued_two_Eff = 0.024594 
queue_avg = 16.277470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.2775
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3559917 n_nop=2823395 n_act=93814 n_pre=93798 n_ref_event=0 n_req=371060 n_rd=305880 n_rd_L2_A=0 n_write=0 n_wr_bk=260720 bw_util=0.6366
n_activity=2946426 dram_eff=0.7692
bk0: 19136a 2398071i bk1: 19136a 2390496i bk2: 19136a 2429411i bk3: 19136a 2412831i bk4: 19148a 2144333i bk5: 19148a 2143849i bk6: 19136a 2444330i bk7: 19136a 2456261i bk8: 19136a 2422010i bk9: 19136a 2422892i bk10: 19092a 2158126i bk11: 19092a 2147984i bk12: 19072a 2414496i bk13: 19072a 2403801i bk14: 19084a 2396760i bk15: 19084a 2383173i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.747211
Row_Buffer_Locality_read = 0.809903
Row_Buffer_Locality_write = 0.453007
Bank_Level_Parallism = 7.059059
Bank_Level_Parallism_Col = 5.906457
Bank_Level_Parallism_Ready = 3.193265
write_to_read_ratio_blp_rw_average = 0.484280
GrpLevelPara = 3.010134 

BW Util details:
bwutil = 0.636644 
total_CMD = 3559917 
util_bw = 2266400 
Wasted_Col = 474122 
Wasted_Row = 85646 
Idle = 733749 

BW Util Bottlenecks: 
RCDc_limit = 298509 
RCDWRc_limit = 93400 
WTRc_limit = 447612 
RTWc_limit = 487487 
CCDLc_limit = 293839 
rwq = 0 
CCDLc_limit_alone = 218934 
WTRc_limit_alone = 413676 
RTWc_limit_alone = 446518 

Commands details: 
total_CMD = 3559917 
n_nop = 2823395 
Read = 305880 
Write = 0 
L2_Alloc = 0 
L2_WB = 260720 
n_act = 93814 
n_pre = 93798 
n_ref = 0 
n_req = 371060 
total_req = 566600 

Dual Bus Interface Util: 
issued_total_row = 187612 
issued_total_col = 566600 
Row_Bus_Util =  0.052701 
CoL_Bus_Util = 0.159161 
Either_Row_CoL_Bus_Util = 0.206893 
Issued_on_Two_Bus_Simul_Util = 0.004969 
issued_two_Eff = 0.024018 
queue_avg = 16.676033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.676
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3559917 n_nop=2825075 n_act=92989 n_pre=92973 n_ref_event=0 n_req=371063 n_rd=305880 n_rd_L2_A=0 n_write=0 n_wr_bk=260732 bw_util=0.6367
n_activity=2930339 dram_eff=0.7734
bk0: 19136a 2384371i bk1: 19136a 2379275i bk2: 19136a 2398199i bk3: 19136a 2383826i bk4: 19148a 2121676i bk5: 19148a 2132181i bk6: 19136a 2428857i bk7: 19136a 2436552i bk8: 19136a 2420684i bk9: 19136a 2399085i bk10: 19092a 2142032i bk11: 19092a 2137021i bk12: 19072a 2382774i bk13: 19072a 2391534i bk14: 19084a 2382662i bk15: 19084a 2368222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.749436
Row_Buffer_Locality_read = 0.811612
Row_Buffer_Locality_write = 0.457665
Bank_Level_Parallism = 7.192803
Bank_Level_Parallism_Col = 6.044941
Bank_Level_Parallism_Ready = 3.240882
write_to_read_ratio_blp_rw_average = 0.478696
GrpLevelPara = 3.046056 

BW Util details:
bwutil = 0.636658 
total_CMD = 3559917 
util_bw = 2266448 
Wasted_Col = 461263 
Wasted_Row = 84780 
Idle = 747426 

BW Util Bottlenecks: 
RCDc_limit = 289505 
RCDWRc_limit = 89824 
WTRc_limit = 452863 
RTWc_limit = 482466 
CCDLc_limit = 285650 
rwq = 0 
CCDLc_limit_alone = 210560 
WTRc_limit_alone = 417300 
RTWc_limit_alone = 442939 

Commands details: 
total_CMD = 3559917 
n_nop = 2825075 
Read = 305880 
Write = 0 
L2_Alloc = 0 
L2_WB = 260732 
n_act = 92989 
n_pre = 92973 
n_ref = 0 
n_req = 371063 
total_req = 566612 

Dual Bus Interface Util: 
issued_total_row = 185962 
issued_total_col = 566612 
Row_Bus_Util =  0.052238 
CoL_Bus_Util = 0.159164 
Either_Row_CoL_Bus_Util = 0.206421 
Issued_on_Two_Bus_Simul_Util = 0.004981 
issued_two_Eff = 0.024130 
queue_avg = 17.467117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.4671
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3559917 n_nop=2823269 n_act=93879 n_pre=93863 n_ref_event=0 n_req=371060 n_rd=305880 n_rd_L2_A=0 n_write=0 n_wr_bk=260720 bw_util=0.6366
n_activity=2950962 dram_eff=0.768
bk0: 19136a 2403372i bk1: 19136a 2390136i bk2: 19136a 2421193i bk3: 19136a 2400590i bk4: 19148a 2155016i bk5: 19148a 2149441i bk6: 19136a 2456153i bk7: 19136a 2456098i bk8: 19136a 2439376i bk9: 19136a 2412635i bk10: 19092a 2160477i bk11: 19092a 2154884i bk12: 19072a 2426405i bk13: 19072a 2403944i bk14: 19084a 2404721i bk15: 19084a 2386077i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.747036
Row_Buffer_Locality_read = 0.810377
Row_Buffer_Locality_write = 0.449785
Bank_Level_Parallism = 7.032781
Bank_Level_Parallism_Col = 5.885719
Bank_Level_Parallism_Ready = 3.153271
write_to_read_ratio_blp_rw_average = 0.479935
GrpLevelPara = 3.000801 

BW Util details:
bwutil = 0.636644 
total_CMD = 3559917 
util_bw = 2266400 
Wasted_Col = 475209 
Wasted_Row = 87725 
Idle = 730583 

BW Util Bottlenecks: 
RCDc_limit = 298386 
RCDWRc_limit = 93403 
WTRc_limit = 458077 
RTWc_limit = 483354 
CCDLc_limit = 295391 
rwq = 0 
CCDLc_limit_alone = 220744 
WTRc_limit_alone = 423390 
RTWc_limit_alone = 443394 

Commands details: 
total_CMD = 3559917 
n_nop = 2823269 
Read = 305880 
Write = 0 
L2_Alloc = 0 
L2_WB = 260720 
n_act = 93879 
n_pre = 93863 
n_ref = 0 
n_req = 371060 
total_req = 566600 

Dual Bus Interface Util: 
issued_total_row = 187742 
issued_total_col = 566600 
Row_Bus_Util =  0.052738 
CoL_Bus_Util = 0.159161 
Either_Row_CoL_Bus_Util = 0.206928 
Issued_on_Two_Bus_Simul_Util = 0.004970 
issued_two_Eff = 0.024020 
queue_avg = 16.441027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.441

========= L2 cache stats =========
L2_cache_bank[0]: Access = 319801, Miss = 262164, Miss_rate = 0.820, Pending_hits = 674, Reservation_fails = 0
L2_cache_bank[1]: Access = 319702, Miss = 262164, Miss_rate = 0.820, Pending_hits = 259, Reservation_fails = 0
L2_cache_bank[2]: Access = 319819, Miss = 262164, Miss_rate = 0.820, Pending_hits = 395, Reservation_fails = 0
L2_cache_bank[3]: Access = 319509, Miss = 262164, Miss_rate = 0.821, Pending_hits = 309, Reservation_fails = 0
L2_cache_bank[4]: Access = 319596, Miss = 262164, Miss_rate = 0.820, Pending_hits = 559, Reservation_fails = 0
L2_cache_bank[5]: Access = 319775, Miss = 262164, Miss_rate = 0.820, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[6]: Access = 319664, Miss = 262164, Miss_rate = 0.820, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[7]: Access = 319794, Miss = 262164, Miss_rate = 0.820, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[8]: Access = 319810, Miss = 262164, Miss_rate = 0.820, Pending_hits = 631, Reservation_fails = 0
L2_cache_bank[9]: Access = 319702, Miss = 262164, Miss_rate = 0.820, Pending_hits = 261, Reservation_fails = 0
L2_cache_bank[10]: Access = 319829, Miss = 262164, Miss_rate = 0.820, Pending_hits = 425, Reservation_fails = 0
L2_cache_bank[11]: Access = 319509, Miss = 262164, Miss_rate = 0.821, Pending_hits = 293, Reservation_fails = 0
L2_cache_bank[12]: Access = 319557, Miss = 262164, Miss_rate = 0.820, Pending_hits = 608, Reservation_fails = 0
L2_cache_bank[13]: Access = 319763, Miss = 262164, Miss_rate = 0.820, Pending_hits = 313, Reservation_fails = 0
L2_cache_bank[14]: Access = 319644, Miss = 262164, Miss_rate = 0.820, Pending_hits = 586, Reservation_fails = 0
L2_cache_bank[15]: Access = 319795, Miss = 262164, Miss_rate = 0.820, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[16]: Access = 319789, Miss = 262168, Miss_rate = 0.820, Pending_hits = 683, Reservation_fails = 0
L2_cache_bank[17]: Access = 319688, Miss = 262168, Miss_rate = 0.820, Pending_hits = 286, Reservation_fails = 0
L2_cache_bank[18]: Access = 319817, Miss = 262168, Miss_rate = 0.820, Pending_hits = 421, Reservation_fails = 0
L2_cache_bank[19]: Access = 319529, Miss = 262168, Miss_rate = 0.820, Pending_hits = 308, Reservation_fails = 0
L2_cache_bank[20]: Access = 319573, Miss = 262168, Miss_rate = 0.820, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[21]: Access = 319780, Miss = 262168, Miss_rate = 0.820, Pending_hits = 321, Reservation_fails = 0
L2_cache_bank[22]: Access = 319680, Miss = 262168, Miss_rate = 0.820, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[23]: Access = 319802, Miss = 262168, Miss_rate = 0.820, Pending_hits = 294, Reservation_fails = 0
L2_total_cache_accesses = 7672927
L2_total_cache_misses = 6291968
L2_total_cache_miss_rate = 0.8200
L2_total_cache_pending_hits = 10221
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 846450
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10221
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 917632
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2752896
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 10221
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 524288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 655360
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1966080
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4527199
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3145728
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.105
L2_cache_fill_port_util = 0.110

icnt_total_pkts_mem_to_simt=7672927
icnt_total_pkts_simt_to_mem=7672927
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 7672927
Req_Network_cycles = 1388171
Req_Network_injected_packets_per_cycle =       5.5274 
Req_Network_conflicts_per_cycle =       1.3201
Req_Network_conflicts_per_cycle_util =       1.3832
Req_Bank_Level_Parallism =       5.7916
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.6267
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       1.6768

Reply_Network_injected_packets_num = 7672927
Reply_Network_cycles = 1388171
Reply_Network_injected_packets_per_cycle =        5.5274
Reply_Network_conflicts_per_cycle =        3.7164
Reply_Network_conflicts_per_cycle_util =       3.8579
Reply_Bank_Level_Parallism =       5.7378
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       3.6399
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1842
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 44 min, 10 sec (17050 sec)
gpgpu_simulation_rate = 64073 (inst/sec)
gpgpu_simulation_rate = 81 (cycle/sec)
gpgpu_silicon_slowdown = 16851851x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd537bf178..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd537bf170..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd537bf168..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd537bf160..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd537bf158..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd537bf150..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd537bf210..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd537bf218..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd537bf14c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55e978c5ce7f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z11srad_cuda_1PfS_S_S_S_S_iif 
GPGPU-Sim PTX: pushing kernel '_Z11srad_cuda_1PfS_S_S_S_S_iif' to stream 0, gridDim= (128,128,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
Simulation cycle for kernel 2 is = 10000
Simulation cycle for kernel 2 is = 15000
Simulation cycle for kernel 2 is = 20000
Simulation cycle for kernel 2 is = 25000
Simulation cycle for kernel 2 is = 30000
Simulation cycle for kernel 2 is = 35000
Simulation cycle for kernel 2 is = 40000
Simulation cycle for kernel 2 is = 45000
Simulation cycle for kernel 2 is = 50000
Simulation cycle for kernel 2 is = 55000
Simulation cycle for kernel 2 is = 60000
Simulation cycle for kernel 2 is = 65000
Simulation cycle for kernel 2 is = 70000
Simulation cycle for kernel 2 is = 75000
Simulation cycle for kernel 2 is = 80000
Simulation cycle for kernel 2 is = 85000
Simulation cycle for kernel 2 is = 90000
Simulation cycle for kernel 2 is = 95000
Simulation cycle for kernel 2 is = 100000
Simulation cycle for kernel 2 is = 105000
Simulation cycle for kernel 2 is = 110000
Simulation cycle for kernel 2 is = 115000
Simulation cycle for kernel 2 is = 120000
Simulation cycle for kernel 2 is = 125000
Simulation cycle for kernel 2 is = 130000
Simulation cycle for kernel 2 is = 135000
Simulation cycle for kernel 2 is = 140000
Simulation cycle for kernel 2 is = 145000
Simulation cycle for kernel 2 is = 150000
Simulation cycle for kernel 2 is = 155000
Simulation cycle for kernel 2 is = 160000
Simulation cycle for kernel 2 is = 165000
Simulation cycle for kernel 2 is = 170000
Simulation cycle for kernel 2 is = 175000
Simulation cycle for kernel 2 is = 180000
Simulation cycle for kernel 2 is = 185000
Simulation cycle for kernel 2 is = 190000
Simulation cycle for kernel 2 is = 195000
Simulation cycle for kernel 2 is = 200000
Simulation cycle for kernel 2 is = 205000
Simulation cycle for kernel 2 is = 210000
Simulation cycle for kernel 2 is = 215000
Simulation cycle for kernel 2 is = 220000
Simulation cycle for kernel 2 is = 225000
Simulation cycle for kernel 2 is = 230000
Simulation cycle for kernel 2 is = 235000
Simulation cycle for kernel 2 is = 240000
Simulation cycle for kernel 2 is = 245000
Simulation cycle for kernel 2 is = 250000
Simulation cycle for kernel 2 is = 255000
Simulation cycle for kernel 2 is = 260000
Simulation cycle for kernel 2 is = 265000
Simulation cycle for kernel 2 is = 270000
Simulation cycle for kernel 2 is = 275000
Simulation cycle for kernel 2 is = 280000
Simulation cycle for kernel 2 is = 285000
Simulation cycle for kernel 2 is = 290000
Simulation cycle for kernel 2 is = 295000
Simulation cycle for kernel 2 is = 300000
Simulation cycle for kernel 2 is = 305000
Simulation cycle for kernel 2 is = 310000
Simulation cycle for kernel 2 is = 315000
Simulation cycle for kernel 2 is = 320000
Simulation cycle for kernel 2 is = 325000
Simulation cycle for kernel 2 is = 330000
Simulation cycle for kernel 2 is = 335000
Simulation cycle for kernel 2 is = 340000
Simulation cycle for kernel 2 is = 345000
Simulation cycle for kernel 2 is = 350000
Simulation cycle for kernel 2 is = 355000
Simulation cycle for kernel 2 is = 360000
Simulation cycle for kernel 2 is = 365000
Simulation cycle for kernel 2 is = 370000
Simulation cycle for kernel 2 is = 375000
Simulation cycle for kernel 2 is = 380000
Simulation cycle for kernel 2 is = 385000
Simulation cycle for kernel 2 is = 390000
Simulation cycle for kernel 2 is = 395000
Simulation cycle for kernel 2 is = 400000
Simulation cycle for kernel 2 is = 405000
Simulation cycle for kernel 2 is = 410000
Simulation cycle for kernel 2 is = 415000
Simulation cycle for kernel 2 is = 420000
Simulation cycle for kernel 2 is = 425000
Simulation cycle for kernel 2 is = 430000
Simulation cycle for kernel 2 is = 435000
Simulation cycle for kernel 2 is = 440000
Simulation cycle for kernel 2 is = 445000
Simulation cycle for kernel 2 is = 450000
Simulation cycle for kernel 2 is = 455000
Simulation cycle for kernel 2 is = 460000
Simulation cycle for kernel 2 is = 465000
Simulation cycle for kernel 2 is = 470000
Simulation cycle for kernel 2 is = 475000
Simulation cycle for kernel 2 is = 480000
Simulation cycle for kernel 2 is = 485000
Simulation cycle for kernel 2 is = 490000
Simulation cycle for kernel 2 is = 495000
Simulation cycle for kernel 2 is = 500000
Simulation cycle for kernel 2 is = 505000
Simulation cycle for kernel 2 is = 510000
Simulation cycle for kernel 2 is = 515000
Simulation cycle for kernel 2 is = 520000
Simulation cycle for kernel 2 is = 525000
Simulation cycle for kernel 2 is = 530000
Simulation cycle for kernel 2 is = 535000
Simulation cycle for kernel 2 is = 540000
Simulation cycle for kernel 2 is = 545000
Simulation cycle for kernel 2 is = 550000
Simulation cycle for kernel 2 is = 555000
Simulation cycle for kernel 2 is = 560000
Simulation cycle for kernel 2 is = 565000
Simulation cycle for kernel 2 is = 570000
Simulation cycle for kernel 2 is = 575000
Simulation cycle for kernel 2 is = 580000
Simulation cycle for kernel 2 is = 585000
Simulation cycle for kernel 2 is = 590000
Simulation cycle for kernel 2 is = 595000
Simulation cycle for kernel 2 is = 600000
Simulation cycle for kernel 2 is = 605000
Simulation cycle for kernel 2 is = 610000
Simulation cycle for kernel 2 is = 615000
Simulation cycle for kernel 2 is = 620000
Simulation cycle for kernel 2 is = 625000
Simulation cycle for kernel 2 is = 630000
Simulation cycle for kernel 2 is = 635000
Simulation cycle for kernel 2 is = 640000
Simulation cycle for kernel 2 is = 645000
Simulation cycle for kernel 2 is = 650000
Simulation cycle for kernel 2 is = 655000
Simulation cycle for kernel 2 is = 660000
Simulation cycle for kernel 2 is = 665000
Simulation cycle for kernel 2 is = 670000
Simulation cycle for kernel 2 is = 675000
Simulation cycle for kernel 2 is = 680000
Simulation cycle for kernel 2 is = 685000
Simulation cycle for kernel 2 is = 690000
Simulation cycle for kernel 2 is = 695000
Simulation cycle for kernel 2 is = 700000
Simulation cycle for kernel 2 is = 705000
Simulation cycle for kernel 2 is = 710000
Simulation cycle for kernel 2 is = 715000
Simulation cycle for kernel 2 is = 720000
Simulation cycle for kernel 2 is = 725000
Simulation cycle for kernel 2 is = 730000
Simulation cycle for kernel 2 is = 735000
Simulation cycle for kernel 2 is = 740000
Simulation cycle for kernel 2 is = 745000
Destroy streams for kernel 3: size 0
kernel_name = _Z11srad_cuda_1PfS_S_S_S_S_iif 
kernel_launch_uid = 3 
gpu_sim_cycle = 745917
gpu_sim_insn = 651644410
gpu_ipc =     873.6152
gpu_tot_sim_cycle = 2134088
gpu_tot_sim_insn = 1744091956
gpu_tot_ipc =     817.2540
gpu_tot_issued_cta = 49152
gpu_occupancy = 99.3991% 
gpu_tot_occupancy = 99.3999% 
max_total_param_size = 0
gpu_stall_dramfull = 852218
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.9836
partiton_level_parallism_total  =       5.3373
partiton_level_parallism_util =       5.4013
partiton_level_parallism_util_total  =       5.6547
L2_BW  =     217.6837 GB/Sec
L2_BW_total  =     233.1335 GB/Sec
gpu_total_sim_rate=65500

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 417904, Miss = 373585, Miss_rate = 0.894, Pending_hits = 37374, Reservation_fails = 116443
	L1D_cache_core[1]: Access = 419632, Miss = 375977, Miss_rate = 0.896, Pending_hits = 37743, Reservation_fails = 118441
	L1D_cache_core[2]: Access = 421760, Miss = 377883, Miss_rate = 0.896, Pending_hits = 37956, Reservation_fails = 113231
	L1D_cache_core[3]: Access = 419936, Miss = 375298, Miss_rate = 0.894, Pending_hits = 37450, Reservation_fails = 116988
	L1D_cache_core[4]: Access = 419808, Miss = 375949, Miss_rate = 0.896, Pending_hits = 37605, Reservation_fails = 118791
	L1D_cache_core[5]: Access = 417696, Miss = 372938, Miss_rate = 0.893, Pending_hits = 37381, Reservation_fails = 112259
	L1D_cache_core[6]: Access = 420224, Miss = 376683, Miss_rate = 0.896, Pending_hits = 37797, Reservation_fails = 111720
	L1D_cache_core[7]: Access = 421168, Miss = 377176, Miss_rate = 0.896, Pending_hits = 37790, Reservation_fails = 114633
	L1D_cache_core[8]: Access = 421248, Miss = 377043, Miss_rate = 0.895, Pending_hits = 37803, Reservation_fails = 114591
	L1D_cache_core[9]: Access = 421056, Miss = 377198, Miss_rate = 0.896, Pending_hits = 37663, Reservation_fails = 111619
	L1D_cache_core[10]: Access = 418480, Miss = 374469, Miss_rate = 0.895, Pending_hits = 37616, Reservation_fails = 113514
	L1D_cache_core[11]: Access = 419696, Miss = 376096, Miss_rate = 0.896, Pending_hits = 37466, Reservation_fails = 119871
	L1D_cache_core[12]: Access = 419488, Miss = 375355, Miss_rate = 0.895, Pending_hits = 37669, Reservation_fails = 112291
	L1D_cache_core[13]: Access = 419056, Miss = 374821, Miss_rate = 0.894, Pending_hits = 37608, Reservation_fails = 113953
	L1D_cache_core[14]: Access = 419840, Miss = 375772, Miss_rate = 0.895, Pending_hits = 37681, Reservation_fails = 118573
	L1D_cache_core[15]: Access = 420208, Miss = 375244, Miss_rate = 0.893, Pending_hits = 37605, Reservation_fails = 114259
	L1D_cache_core[16]: Access = 420864, Miss = 376785, Miss_rate = 0.895, Pending_hits = 37843, Reservation_fails = 114527
	L1D_cache_core[17]: Access = 424416, Miss = 380261, Miss_rate = 0.896, Pending_hits = 37827, Reservation_fails = 114636
	L1D_cache_core[18]: Access = 420432, Miss = 377151, Miss_rate = 0.897, Pending_hits = 37582, Reservation_fails = 113213
	L1D_cache_core[19]: Access = 420080, Miss = 375809, Miss_rate = 0.895, Pending_hits = 37782, Reservation_fails = 118133
	L1D_cache_core[20]: Access = 423616, Miss = 379656, Miss_rate = 0.896, Pending_hits = 38010, Reservation_fails = 114938
	L1D_cache_core[21]: Access = 419568, Miss = 375328, Miss_rate = 0.895, Pending_hits = 37605, Reservation_fails = 116446
	L1D_cache_core[22]: Access = 419264, Miss = 374802, Miss_rate = 0.894, Pending_hits = 37565, Reservation_fails = 111019
	L1D_cache_core[23]: Access = 418160, Miss = 373485, Miss_rate = 0.893, Pending_hits = 37492, Reservation_fails = 117500
	L1D_cache_core[24]: Access = 419232, Miss = 375380, Miss_rate = 0.895, Pending_hits = 37699, Reservation_fails = 111151
	L1D_cache_core[25]: Access = 418064, Miss = 374311, Miss_rate = 0.895, Pending_hits = 37583, Reservation_fails = 115506
	L1D_cache_core[26]: Access = 419984, Miss = 375879, Miss_rate = 0.895, Pending_hits = 37609, Reservation_fails = 113645
	L1D_cache_core[27]: Access = 422336, Miss = 378966, Miss_rate = 0.897, Pending_hits = 37839, Reservation_fails = 115598
	L1D_cache_core[28]: Access = 417328, Miss = 373522, Miss_rate = 0.895, Pending_hits = 37463, Reservation_fails = 113383
	L1D_cache_core[29]: Access = 422848, Miss = 378031, Miss_rate = 0.894, Pending_hits = 38016, Reservation_fails = 121874
	L1D_total_cache_accesses = 12603392
	L1D_total_cache_misses = 11280853
	L1D_total_cache_miss_rate = 0.8951
	L1D_total_cache_pending_hits = 1130122
	L1D_total_cache_reservation_fails = 3452746
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.089
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 82991
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1130122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2747588
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1143910
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2875523
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1130122
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 109426
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2784745
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2308836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2872997
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6836224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5767168

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1011
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1142899
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2308836
ctas_completed 49152, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
69232, 63273, 63282, 63273, 63273, 63282, 63273, 69904, 69217, 63252, 63246, 63243, 63240, 63252, 63255, 69889, 69526, 63548, 63551, 63545, 63557, 63560, 63542, 70209, 69768, 63765, 63771, 63771, 63753, 63759, 63762, 70442, 
gpgpu_n_tot_thrd_icount = 2008554432
gpgpu_n_tot_w_icount = 62767326
gpgpu_n_stall_shd_mem = 5118647
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5623111
gpgpu_n_mem_write_global = 5767168
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 75825152
gpgpu_n_store_insn = 46137344
gpgpu_n_shmem_insn = 142934016
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 100663296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 671744
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4446903
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:49173537	W0_Idle:1158273	W0_Scoreboard:140412652	W1:1538956	W2:2000307	W3:106092	W4:111882	W5:102663	W6:86808	W7:69164	W8:52286	W9:38163	W10:26429	W11:18032	W12:11416	W13:7390	W14:725434	W15:592940	W16:35128	W17:2494	W18:3262	W19:5015	W20:7674	W21:12043	W22:17631	W23:25447	W24:34859	W25:46111	W26:57872	W27:68442	W28:664412	W29:136264	W30:2726178	W31:310536	W32:53125996
single_issue_nums: WS0:16031762	WS1:15310809	WS2:15311091	WS3:16113664	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 44984888 {8:5623111,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 230686720 {40:5767168,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 224924440 {40:5623111,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 46137344 {8:5767168,}
maxmflatency = 2720 
max_icnt2mem_latency = 1195 
maxmrqlatency = 2071 
max_icnt2sh_latency = 889 
averagemflatency = 369 
avg_icnt2mem_latency = 69 
avg_mrq_latency = 70 
avg_icnt2sh_latency = 23 
mrq_lat_table:1908754 	94560 	159087 	309929 	780475 	778159 	687466 	504475 	272431 	98583 	18197 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2375798 	7783051 	1181867 	49055 	508 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	8000750 	2486417 	558634 	294196 	49800 	482 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6213877 	1551937 	1011536 	753619 	654590 	630062 	425489 	140912 	8257 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	23 	1995 	96 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     16991     17124     22269     22141     21954     21939     26270     26773     26743     26778     26746     26777     27059     26528     11888     11936 
dram[1]:     16896     17131     22122     22412     21999     22051     26599     26969     26979     26961     26991     26972     26980     26962     11702     11931 
dram[2]:     17215     17079     22269     22491     22212     22188     26745     26537     27137     27085     27140     27094     26857     27097     11848     11928 
dram[3]:     17112     17197     22439     22356     22086     22130     26499     26745     27106     26744     27125     27150     26974     27151     11862     11890 
dram[4]:     17112     17173     22262     22141     22278     22149     26737     26767     26738     26768     26293     26314     27050     26792     11912     11980 
dram[5]:     17158     17295     22125     22414     22132     22322     26971     26964     26980     26962     26469     26530     27537     26927     11721     11958 
dram[6]:     17328     17471     22271     22505     22281     22348     27132     27083     27138     27090     26485     26625     26282     26124     11876     11936 
dram[7]:     17266     17272     22432     22357     22349     22352     27110     26739     27109     26754     26650     26668     26353     27019     11891     11903 
dram[8]:     17409     17291     22263     22145     21789     21677     26735     26768     26747     26779     26745     26776     28962     26812     11910     11957 
dram[9]:     17386     17331     22121     22411     21685     21763     26972     26964     26982     26975     26804     26970     27952     26927     11722     11952 
dram[10]:     17353     17457     22268     22490     21808     21948     27133     27086     27136     27084     26885     26972     27141     27096     11869     11940 
dram[11]:     17420     17491     22433     22353     21984     22016     27113     26747     27116     26743     26897     26897     27126     27148     11890     11898 
average row accesses per activate:
dram[0]:  4.005337  3.958750  4.286279  4.226105  2.994475  2.976103  4.625257  4.527928  4.211602  4.109410  2.809835  2.742790  4.008940  3.968682  4.054636  3.959940 
dram[1]:  3.919914  3.926482  4.161808  4.154130  2.922217  2.927871  4.438647  4.533540  4.072234  4.107399  2.730478  2.718968  3.910908  3.940779  3.952426  3.994384 
dram[2]:  3.865557  3.930835  4.126745  4.189522  2.970364  2.991924  4.408557  4.486279  4.124331  4.156556  2.746144  2.747600  3.936259  3.991100  3.983470  3.995616 
dram[3]:  3.923324  3.921758  4.141058  4.203935  2.983688  2.970866  4.460976  4.461656  4.122305  4.112735  2.767036  2.731244  3.998628  3.925522  3.987285  3.910554 
dram[4]:  4.059354  4.004925  4.224419  4.199139  3.041048  2.968953  4.630380  4.522330  4.250182  4.215068  2.980705  2.919984  4.106071  4.060594  4.183422  4.152477 
dram[5]:  3.920048  3.945276  4.190865  4.164200  2.940609  2.949602  4.423885  4.442016  4.132345  4.178235  2.919892  2.923293  3.980473  4.008111  4.060133  4.100084 
dram[6]:  3.938375  3.993315  4.130539  4.171608  2.971667  2.973780  4.518839  4.513263  4.190033  4.252471  2.916092  2.937808  4.011836  4.018886  4.068908  4.040028 
dram[7]:  3.955940  3.955811  4.169540  4.186668  2.998463  2.993453  4.489721  4.542688  4.191834  4.182390  2.956253  2.891838  4.115629  3.984962  4.137305  4.102983 
dram[8]:  4.076313  4.047850  4.256034  4.201378  2.835222  2.811797  4.549751  4.503540  4.190320  4.112876  2.894497  2.853499  4.063850  4.012805  4.023451  4.019292 
dram[9]:  4.027659  4.028076  4.179183  4.127626  2.748849  2.751786  4.372329  4.435956  4.102215  4.148306  2.849600  2.819139  3.931346  3.945046  3.959685  4.006592 
dram[10]:  3.985430  3.999453  4.164319  4.171441  2.768707  2.824006  4.412545  4.505620  4.140088  4.168258  2.849878  2.854238  3.945046  3.968278  4.007006  3.980352 
dram[11]:  4.017019  4.055702  4.142231  4.195356  2.820197  2.804696  4.466423  4.505620  4.187348  4.178975  2.862451  2.833010  4.045385  3.981423  4.039745  3.979673 
average row locality = 5612117/1506655 = 3.724885
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     21888     21888     21888     21888     21900     21900     21888     21888     21888     21888     21816     21816     21760     21760     21776     21776 
dram[1]:     21888     21888     21888     21888     21900     21900     21888     21888     21888     21888     21816     21816     21760     21760     21776     21776 
dram[2]:     21888     21888     21888     21888     21900     21900     21888     21888     21888     21888     21816     21816     21760     21760     21776     21776 
dram[3]:     21888     21888     21888     21888     21900     21900     21888     21888     21888     21888     21816     21816     21760     21760     21776     21776 
dram[4]:     21888     21888     21888     21888     21896     21896     21888     21888     21888     21888     21812     21812     21760     21760     21784     21784 
dram[5]:     21888     21888     21888     21888     21896     21896     21888     21888     21888     21888     21812     21812     21760     21760     21784     21784 
dram[6]:     21888     21888     21888     21888     21896     21896     21888     21888     21888     21888     21812     21812     21760     21760     21784     21784 
dram[7]:     21888     21888     21888     21888     21896     21896     21888     21888     21888     21888     21812     21812     21760     21760     21784     21784 
dram[8]:     21888     21888     21888     21888     21900     21900     21888     21888     21888     21888     21812     21812     21760     21760     21784     21784 
dram[9]:     21888     21888     21888     21888     21900     21900     21888     21888     21888     21888     21812     21812     21760     21760     21784     21784 
dram[10]:     21888     21888     21888     21888     21900     21900     21888     21888     21888     21888     21812     21812     21760     21760     21784     21784 
dram[11]:     21888     21888     21888     21888     21900     21900     21888     21888     21888     21888     21812     21812     21760     21760     21784     21784 
total dram reads = 4195328
bank skew: 21900/21760 = 1.01
chip skew: 349616/349608 = 1.00
number of total write accesses:
dram[0]:     29532     29532     29532     29528     29460     29468     29504     29504     29480     29484     29524     29524     29556     29544     29556     29540 
dram[1]:     29528     29520     29528     29528     29464     29468     29504     29504     29484     29476     29524     29532     29552     29544     29540     29548 
dram[2]:     29528     29524     29532     29520     29468     29468     29504     29504     29480     29480     29524     29520     29552     29548     29532     29552 
dram[3]:     29520     29536     29524     29536     29468     29464     29504     29504     29472     29480     29516     29524     29560     29548     29548     29540 
dram[4]:     29536     29536     29532     29520     29472     29464     29504     29504     29464     29492     29536     29528     29556     29564     29548     29532 
dram[5]:     29532     29528     29524     29512     29464     29468     29504     29504     29476     29472     29536     29520     29556     29580     29536     29536 
dram[6]:     29528     29532     29524     29520     29464     29464     29504     29504     29484     29476     29524     29524     29560     29572     29544     29540 
dram[7]:     29528     29540     29512     29524     29464     29460     29504     29504     29484     29488     29524     29536     29564     29560     29536     29520 
dram[8]:     29536     29528     29540     29532     29472     29472     29504     29504     29492     29484     29516     29540     29560     29540     29528     29536 
dram[9]:     29524     29520     29532     29524     29468     29472     29504     29504     29476     29480     29540     29532     29548     29544     29548     29552 
dram[10]:     29524     29520     29532     29532     29472     29472     29504     29504     29480     29476     29540     29536     29544     29548     29548     29552 
dram[11]:     29520     29528     29524     29532     29472     29468     29504     29504     29476     29476     29540     29540     29548     29552     29548     29548 
total dram writes = 5667156
bank skew: 29580/29460 = 1.00
chip skew: 472288/472236 = 1.00
average mf latency per bank:
dram[0]:        434       432       429       427       451       450       422       421       429       428       443       442       424       424       432       433
dram[1]:        421       423       416       419       437       440       411       414       418       420       432       435       413       416       423       426
dram[2]:        422       425       417       419       439       441       412       415       419       420       434       436       414       417       424       426
dram[3]:        429       427       423       421       448       444       419       417       426       423       441       438       421       419       431       429
dram[4]:        434       432       427       426       446       445       420       421       426       428       441       443       422       423       433       437
dram[5]:        421       424       415       420       435       438       411       415       417       421       431       435       413       416       424       428
dram[6]:        422       424       417       418       437       438       413       415       419       421       433       435       414       417       427       429
dram[7]:        430       426       425       420       443       441       419       416       426       422       440       438       421       418       434       431
dram[8]:        430       429       427       427       448       447       420       420       426       426       444       444       420       422       433       435
dram[9]:        418       421       415       418       436       440       411       414       418       420       434       438       412       416       423       428
dram[10]:        418       418       417       417       437       437       412       413       418       420       435       436       414       415       424       426
dram[11]:        426       423       424       421       446       443       420       417       425       423       442       441       421       419       433       431
maximum mf latency per bank:
dram[0]:       2036      2167      2003      1943      2001      2373      1980      2353      2015      2133      2070      2255      1926      2115      1920      2125
dram[1]:       2163      2101      1745      2153      1906      2195      2072      2063      2082      2040      2095      2173      1942      2099      1951      2173
dram[2]:       1865      2286      1876      1667      2224      2308      2074      1817      2060      2016      2115      2121      1887      2012      1891      1942
dram[3]:       1966      2214      1685      2010      2203      2057      1916      2156      1912      2156      2281      2142      1948      2169      1941      2110
dram[4]:       2204      2035      1944      2096      2190      2275      1940      2129      1946      2094      2191      2182      1924      1924      1963      2270
dram[5]:       2177      2395      1666      2128      1975      2005      1741      1977      1741      1993      2155      2476      2129      2382      1888      2116
dram[6]:       2262      2220      1971      1940      2144      2041      1966      1908      2010      1902      2063      2378      1825      2070      1793      2057
dram[7]:       2000      2095      1768      1896      1950      2153      1740      2044      1738      2048      2286      2017      1855      1970      1868      2055
dram[8]:       2027      1991      2040      1787      2194      2101      1910      2115      1924      2110      2720      2184      1899      2182      2106      2176
dram[9]:       1747      1835      1722      1984      2115      2463      2070      2062      1855      2052      2096      2470      1800      2079      1808      2164
dram[10]:       2028      2012      1864      1970      2026      2009      2137      2055      2072      1957      2191      2069      1920      2084      1924      2069
dram[11]:       2012      2043      1937      1952      2095      2149      1953      2150      1946      2142      2115      2209      2119      2211      2008      2226

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5472796 n_nop=4425408 n_act=125143 n_pre=125127 n_ref_event=4572360550251980812 n_req=467675 n_rd=349608 n_rd_L2_A=0 n_write=0 n_wr_bk=472268 bw_util=0.6007
n_activity=4262323 dram_eff=0.7713
bk0: 21888a 3689714i bk1: 21888a 3685547i bk2: 21888a 3747070i bk3: 21888a 3734582i bk4: 21900a 3477341i bk5: 21900a 3461818i bk6: 21888a 3851274i bk7: 21888a 3828985i bk8: 21888a 3772089i bk9: 21888a 3746363i bk10: 21816a 3384127i bk11: 21816a 3369673i bk12: 21760a 3747358i bk13: 21760a 3733796i bk14: 21776a 3754005i bk15: 21776a 3734980i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.732445
Row_Buffer_Locality_read = 0.820622
Row_Buffer_Locality_write = 0.471343
Bank_Level_Parallism = 7.319332
Bank_Level_Parallism_Col = 6.245444
Bank_Level_Parallism_Ready = 3.509962
write_to_read_ratio_blp_rw_average = 0.554956
GrpLevelPara = 3.038241 

BW Util details:
bwutil = 0.600699 
total_CMD = 5472796 
util_bw = 3287504 
Wasted_Col = 638743 
Wasted_Row = 127334 
Idle = 1419215 

BW Util Bottlenecks: 
RCDc_limit = 332989 
RCDWRc_limit = 155793 
WTRc_limit = 636907 
RTWc_limit = 612083 
CCDLc_limit = 397760 
rwq = 0 
CCDLc_limit_alone = 301254 
WTRc_limit_alone = 587486 
RTWc_limit_alone = 564998 

Commands details: 
total_CMD = 5472796 
n_nop = 4425408 
Read = 349608 
Write = 0 
L2_Alloc = 0 
L2_WB = 472268 
n_act = 125143 
n_pre = 125127 
n_ref = 4572360550251980812 
n_req = 467675 
total_req = 821876 

Dual Bus Interface Util: 
issued_total_row = 250270 
issued_total_col = 821876 
Row_Bus_Util =  0.045730 
CoL_Bus_Util = 0.150175 
Either_Row_CoL_Bus_Util = 0.191381 
Issued_on_Two_Bus_Simul_Util = 0.004524 
issued_two_Eff = 0.023638 
queue_avg = 16.008274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.0083
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5472796 n_nop=4420739 n_act=127341 n_pre=127325 n_ref_event=0 n_req=467669 n_rd=349608 n_rd_L2_A=0 n_write=0 n_wr_bk=472244 bw_util=0.6007
n_activity=4303960 dram_eff=0.7638
bk0: 21888a 3762042i bk1: 21888a 3731163i bk2: 21888a 3809848i bk3: 21888a 3779825i bk4: 21900a 3526550i bk5: 21900a 3519125i bk6: 21888a 3885599i bk7: 21888a 3890271i bk8: 21888a 3815362i bk9: 21888a 3816809i bk10: 21816a 3430511i bk11: 21816a 3397811i bk12: 21760a 3783211i bk13: 21760a 3786783i bk14: 21776a 3779845i bk15: 21776a 3754740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727741
Row_Buffer_Locality_read = 0.817953
Row_Buffer_Locality_write = 0.460601
Bank_Level_Parallism = 7.068441
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 3.365765
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.600682 
total_CMD = 5472796 
util_bw = 3287408 
Wasted_Col = 662647 
Wasted_Row = 140610 
Idle = 1382131 

BW Util Bottlenecks: 
RCDc_limit = 338555 
RCDWRc_limit = 170602 
WTRc_limit = 634621 
RTWc_limit = 625687 
CCDLc_limit = 411989 
rwq = 0 
CCDLc_limit_alone = 315399 
WTRc_limit_alone = 584807 
RTWc_limit_alone = 578911 

Commands details: 
total_CMD = 5472796 
n_nop = 4420739 
Read = 349608 
Write = 0 
L2_Alloc = 0 
L2_WB = 472244 
n_act = 127341 
n_pre = 127325 
n_ref = 0 
n_req = 467669 
total_req = 821852 

Dual Bus Interface Util: 
issued_total_row = 254666 
issued_total_col = 821852 
Row_Bus_Util =  0.046533 
CoL_Bus_Util = 0.150170 
Either_Row_CoL_Bus_Util = 0.192234 
Issued_on_Two_Bus_Simul_Util = 0.004470 
issued_two_Eff = 0.023251 
queue_avg = 14.790679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.7907
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5472796 n_nop=4422089 n_act=126625 n_pre=126609 n_ref_event=0 n_req=467667 n_rd=349608 n_rd_L2_A=0 n_write=0 n_wr_bk=472236 bw_util=0.6007
n_activity=4288540 dram_eff=0.7665
bk0: 21888a 3724830i bk1: 21888a 3705330i bk2: 21888a 3792229i bk3: 21888a 3784591i bk4: 21900a 3523458i bk5: 21900a 3501899i bk6: 21888a 3872758i bk7: 21888a 3856738i bk8: 21888a 3806681i bk9: 21888a 3810960i bk10: 21816a 3429435i bk11: 21816a 3414066i bk12: 21760a 3776829i bk13: 21760a 3787088i bk14: 21776a 3770870i bk15: 21776a 3765009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729271
Row_Buffer_Locality_read = 0.819661
Row_Buffer_Locality_write = 0.461600
Bank_Level_Parallism = 7.126782
Bank_Level_Parallism_Col = 6.040886
Bank_Level_Parallism_Ready = 3.365986
write_to_read_ratio_blp_rw_average = 0.556975
GrpLevelPara = 2.997579 

BW Util details:
bwutil = 0.600676 
total_CMD = 5472796 
util_bw = 3287376 
Wasted_Col = 653665 
Wasted_Row = 136102 
Idle = 1395653 

BW Util Bottlenecks: 
RCDc_limit = 333482 
RCDWRc_limit = 165425 
WTRc_limit = 636611 
RTWc_limit = 617412 
CCDLc_limit = 405144 
rwq = 0 
CCDLc_limit_alone = 309085 
WTRc_limit_alone = 587082 
RTWc_limit_alone = 570882 

Commands details: 
total_CMD = 5472796 
n_nop = 4422089 
Read = 349608 
Write = 0 
L2_Alloc = 0 
L2_WB = 472236 
n_act = 126625 
n_pre = 126609 
n_ref = 0 
n_req = 467667 
total_req = 821844 

Dual Bus Interface Util: 
issued_total_row = 253234 
issued_total_col = 821844 
Row_Bus_Util =  0.046271 
CoL_Bus_Util = 0.150169 
Either_Row_CoL_Bus_Util = 0.191987 
Issued_on_Two_Bus_Simul_Util = 0.004453 
issued_two_Eff = 0.023195 
queue_avg = 15.162736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.1627
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5472796 n_nop=4422730 n_act=126686 n_pre=126670 n_ref_event=0 n_req=467669 n_rd=349608 n_rd_L2_A=0 n_write=0 n_wr_bk=472244 bw_util=0.6007
n_activity=4272969 dram_eff=0.7693
bk0: 21888a 3679940i bk1: 21888a 3673624i bk2: 21888a 3794637i bk3: 21888a 3768598i bk4: 21900a 3486058i bk5: 21900a 3481324i bk6: 21888a 3852794i bk7: 21888a 3848712i bk8: 21888a 3806367i bk9: 21888a 3778638i bk10: 21816a 3412779i bk11: 21816a 3390120i bk12: 21760a 3773133i bk13: 21760a 3760117i bk14: 21776a 3744647i bk15: 21776a 3727281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729142
Row_Buffer_Locality_read = 0.818522
Row_Buffer_Locality_write = 0.464463
Bank_Level_Parallism = 7.226184
Bank_Level_Parallism_Col = 6.127153
Bank_Level_Parallism_Ready = 3.400162
write_to_read_ratio_blp_rw_average = 0.554471
GrpLevelPara = 3.016275 

BW Util details:
bwutil = 0.600682 
total_CMD = 5472796 
util_bw = 3287408 
Wasted_Col = 647126 
Wasted_Row = 133599 
Idle = 1404663 

BW Util Bottlenecks: 
RCDc_limit = 334767 
RCDWRc_limit = 161944 
WTRc_limit = 641313 
RTWc_limit = 628153 
CCDLc_limit = 408605 
rwq = 0 
CCDLc_limit_alone = 310442 
WTRc_limit_alone = 591180 
RTWc_limit_alone = 580123 

Commands details: 
total_CMD = 5472796 
n_nop = 4422730 
Read = 349608 
Write = 0 
L2_Alloc = 0 
L2_WB = 472244 
n_act = 126686 
n_pre = 126670 
n_ref = 0 
n_req = 467669 
total_req = 821852 

Dual Bus Interface Util: 
issued_total_row = 253356 
issued_total_col = 821852 
Row_Bus_Util =  0.046294 
CoL_Bus_Util = 0.150170 
Either_Row_CoL_Bus_Util = 0.191870 
Issued_on_Two_Bus_Simul_Util = 0.004594 
issued_two_Eff = 0.023943 
queue_avg = 15.785217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.7852
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5472796 n_nop=4429596 n_act=122596 n_pre=122580 n_ref_event=0 n_req=467680 n_rd=349608 n_rd_L2_A=0 n_write=0 n_wr_bk=472288 bw_util=0.6007
n_activity=4266146 dram_eff=0.7706
bk0: 21888a 3671500i bk1: 21888a 3658517i bk2: 21888a 3766890i bk3: 21888a 3749454i bk4: 21896a 3495019i bk5: 21896a 3490478i bk6: 21888a 3871288i bk7: 21888a 3839258i bk8: 21888a 3808423i bk9: 21888a 3777482i bk10: 21812a 3427084i bk11: 21812a 3393413i bk12: 21760a 3769626i bk13: 21760a 3759435i bk14: 21784a 3767631i bk15: 21784a 3740662i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.737893
Row_Buffer_Locality_read = 0.823279
Row_Buffer_Locality_write = 0.485068
Bank_Level_Parallism = 7.248093
Bank_Level_Parallism_Col = 6.197009
Bank_Level_Parallism_Ready = 3.455328
write_to_read_ratio_blp_rw_average = 0.549957
GrpLevelPara = 3.035573 

BW Util details:
bwutil = 0.600714 
total_CMD = 5472796 
util_bw = 3287584 
Wasted_Col = 637127 
Wasted_Row = 131814 
Idle = 1416271 

BW Util Bottlenecks: 
RCDc_limit = 325674 
RCDWRc_limit = 155018 
WTRc_limit = 642171 
RTWc_limit = 603622 
CCDLc_limit = 398584 
rwq = 0 
CCDLc_limit_alone = 303213 
WTRc_limit_alone = 591636 
RTWc_limit_alone = 558786 

Commands details: 
total_CMD = 5472796 
n_nop = 4429596 
Read = 349608 
Write = 0 
L2_Alloc = 0 
L2_WB = 472288 
n_act = 122596 
n_pre = 122580 
n_ref = 0 
n_req = 467680 
total_req = 821896 

Dual Bus Interface Util: 
issued_total_row = 245176 
issued_total_col = 821896 
Row_Bus_Util =  0.044799 
CoL_Bus_Util = 0.150178 
Either_Row_CoL_Bus_Util = 0.190616 
Issued_on_Two_Bus_Simul_Util = 0.004362 
issued_two_Eff = 0.022883 
queue_avg = 16.191040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.191
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5472796 n_nop=4425004 n_act=124949 n_pre=124933 n_ref_event=0 n_req=467670 n_rd=349608 n_rd_L2_A=0 n_write=0 n_wr_bk=472248 bw_util=0.6007
n_activity=4307132 dram_eff=0.7633
bk0: 21888a 3739619i bk1: 21888a 3748257i bk2: 21888a 3831938i bk3: 21888a 3799887i bk4: 21896a 3530795i bk5: 21896a 3527444i bk6: 21888a 3880499i bk7: 21888a 3868088i bk8: 21888a 3835562i bk9: 21888a 3818248i bk10: 21812a 3489845i bk11: 21812a 3463604i bk12: 21760a 3790665i bk13: 21760a 3782172i bk14: 21784a 3803148i bk15: 21784a 3771979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.732857
Row_Buffer_Locality_read = 0.821326
Row_Buffer_Locality_write = 0.470880
Bank_Level_Parallism = 7.014151
Bank_Level_Parallism_Col = 5.956689
Bank_Level_Parallism_Ready = 3.332400
write_to_read_ratio_blp_rw_average = 0.559494
GrpLevelPara = 2.973945 

BW Util details:
bwutil = 0.600685 
total_CMD = 5472796 
util_bw = 3287424 
Wasted_Col = 667884 
Wasted_Row = 137042 
Idle = 1380446 

BW Util Bottlenecks: 
RCDc_limit = 334142 
RCDWRc_limit = 167788 
WTRc_limit = 647487 
RTWc_limit = 624488 
CCDLc_limit = 422445 
rwq = 0 
CCDLc_limit_alone = 324231 
WTRc_limit_alone = 596533 
RTWc_limit_alone = 577228 

Commands details: 
total_CMD = 5472796 
n_nop = 4425004 
Read = 349608 
Write = 0 
L2_Alloc = 0 
L2_WB = 472248 
n_act = 124949 
n_pre = 124933 
n_ref = 0 
n_req = 467670 
total_req = 821856 

Dual Bus Interface Util: 
issued_total_row = 249882 
issued_total_col = 821856 
Row_Bus_Util =  0.045659 
CoL_Bus_Util = 0.150171 
Either_Row_CoL_Bus_Util = 0.191455 
Issued_on_Two_Bus_Simul_Util = 0.004375 
issued_two_Eff = 0.022854 
queue_avg = 14.881167 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8812
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5472796 n_nop=4426383 n_act=124245 n_pre=124229 n_ref_event=0 n_req=467674 n_rd=349608 n_rd_L2_A=0 n_write=0 n_wr_bk=472264 bw_util=0.6007
n_activity=4288210 dram_eff=0.7666
bk0: 21888a 3716489i bk1: 21888a 3708751i bk2: 21888a 3798594i bk3: 21888a 3788433i bk4: 21896a 3506704i bk5: 21896a 3494076i bk6: 21888a 3863430i bk7: 21888a 3858774i bk8: 21888a 3819600i bk9: 21888a 3808832i bk10: 21812a 3459182i bk11: 21812a 3441720i bk12: 21760a 3788742i bk13: 21760a 3769494i bk14: 21784a 3777934i bk15: 21784a 3765310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.734364
Row_Buffer_Locality_read = 0.822716
Row_Buffer_Locality_write = 0.472744
Bank_Level_Parallism = 7.118956
Bank_Level_Parallism_Col = 6.060603
Bank_Level_Parallism_Ready = 3.391190
write_to_read_ratio_blp_rw_average = 0.556982
GrpLevelPara = 2.997948 

BW Util details:
bwutil = 0.600696 
total_CMD = 5472796 
util_bw = 3287488 
Wasted_Col = 652693 
Wasted_Row = 136351 
Idle = 1396264 

BW Util Bottlenecks: 
RCDc_limit = 328264 
RCDWRc_limit = 165042 
WTRc_limit = 637950 
RTWc_limit = 620578 
CCDLc_limit = 411936 
rwq = 0 
CCDLc_limit_alone = 314604 
WTRc_limit_alone = 587728 
RTWc_limit_alone = 573468 

Commands details: 
total_CMD = 5472796 
n_nop = 4426383 
Read = 349608 
Write = 0 
L2_Alloc = 0 
L2_WB = 472264 
n_act = 124245 
n_pre = 124229 
n_ref = 0 
n_req = 467674 
total_req = 821872 

Dual Bus Interface Util: 
issued_total_row = 248474 
issued_total_col = 821872 
Row_Bus_Util =  0.045402 
CoL_Bus_Util = 0.150174 
Either_Row_CoL_Bus_Util = 0.191203 
Issued_on_Two_Bus_Simul_Util = 0.004373 
issued_two_Eff = 0.022871 
queue_avg = 15.277583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.2776
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5472796 n_nop=4427364 n_act=123820 n_pre=123804 n_ref_event=0 n_req=467670 n_rd=349608 n_rd_L2_A=0 n_write=0 n_wr_bk=472248 bw_util=0.6007
n_activity=4271736 dram_eff=0.7696
bk0: 21888a 3682078i bk1: 21888a 3687856i bk2: 21888a 3779105i bk3: 21888a 3760543i bk4: 21896a 3519379i bk5: 21896a 3475291i bk6: 21888a 3850694i bk7: 21888a 3873122i bk8: 21888a 3820597i bk9: 21888a 3789192i bk10: 21812a 3449526i bk11: 21812a 3426177i bk12: 21760a 3775251i bk13: 21760a 3761538i bk14: 21784a 3765531i bk15: 21784a 3746660i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.735271
Row_Buffer_Locality_read = 0.821383
Row_Buffer_Locality_write = 0.480273
Bank_Level_Parallism = 7.188581
Bank_Level_Parallism_Col = 6.125833
Bank_Level_Parallism_Ready = 3.424538
write_to_read_ratio_blp_rw_average = 0.555285
GrpLevelPara = 3.010060 

BW Util details:
bwutil = 0.600685 
total_CMD = 5472796 
util_bw = 3287424 
Wasted_Col = 644901 
Wasted_Row = 132038 
Idle = 1408433 

BW Util Bottlenecks: 
RCDc_limit = 330163 
RCDWRc_limit = 158268 
WTRc_limit = 644234 
RTWc_limit = 614892 
CCDLc_limit = 409984 
rwq = 0 
CCDLc_limit_alone = 312539 
WTRc_limit_alone = 592880 
RTWc_limit_alone = 568801 

Commands details: 
total_CMD = 5472796 
n_nop = 4427364 
Read = 349608 
Write = 0 
L2_Alloc = 0 
L2_WB = 472248 
n_act = 123820 
n_pre = 123804 
n_ref = 0 
n_req = 467670 
total_req = 821856 

Dual Bus Interface Util: 
issued_total_row = 247624 
issued_total_col = 821856 
Row_Bus_Util =  0.045246 
CoL_Bus_Util = 0.150171 
Either_Row_CoL_Bus_Util = 0.191023 
Issued_on_Two_Bus_Simul_Util = 0.004394 
issued_two_Eff = 0.023003 
queue_avg = 15.793148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.7931
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5472796 n_nop=4425396 n_act=125289 n_pre=125273 n_ref_event=0 n_req=467687 n_rd=349616 n_rd_L2_A=0 n_write=0 n_wr_bk=472284 bw_util=0.6007
n_activity=4265814 dram_eff=0.7707
bk0: 21888a 3713076i bk1: 21888a 3699681i bk2: 21888a 3765090i bk3: 21888a 3743759i bk4: 21900a 3414235i bk5: 21900a 3388179i bk6: 21888a 3859148i bk7: 21888a 3842491i bk8: 21888a 3792806i bk9: 21888a 3768800i bk10: 21812a 3397352i bk11: 21812a 3391405i bk12: 21760a 3775335i bk13: 21760a 3756065i bk14: 21784a 3750313i bk15: 21784a 3731456i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.732139
Row_Buffer_Locality_read = 0.819825
Row_Buffer_Locality_write = 0.472495
Bank_Level_Parallism = 7.299664
Bank_Level_Parallism_Col = 6.202510
Bank_Level_Parallism_Ready = 3.471746
write_to_read_ratio_blp_rw_average = 0.553882
GrpLevelPara = 3.031617 

BW Util details:
bwutil = 0.600717 
total_CMD = 5472796 
util_bw = 3287600 
Wasted_Col = 638395 
Wasted_Row = 129334 
Idle = 1417467 

BW Util Bottlenecks: 
RCDc_limit = 330662 
RCDWRc_limit = 156017 
WTRc_limit = 638745 
RTWc_limit = 611597 
CCDLc_limit = 398606 
rwq = 0 
CCDLc_limit_alone = 302746 
WTRc_limit_alone = 589256 
RTWc_limit_alone = 565226 

Commands details: 
total_CMD = 5472796 
n_nop = 4425396 
Read = 349616 
Write = 0 
L2_Alloc = 0 
L2_WB = 472284 
n_act = 125289 
n_pre = 125273 
n_ref = 0 
n_req = 467687 
total_req = 821900 

Dual Bus Interface Util: 
issued_total_row = 250562 
issued_total_col = 821900 
Row_Bus_Util =  0.045783 
CoL_Bus_Util = 0.150179 
Either_Row_CoL_Bus_Util = 0.191383 
Issued_on_Two_Bus_Simul_Util = 0.004579 
issued_two_Eff = 0.023928 
queue_avg = 15.966650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.9667
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5472796 n_nop=4420523 n_act=127452 n_pre=127436 n_ref_event=0 n_req=467683 n_rd=349616 n_rd_L2_A=0 n_write=0 n_wr_bk=472268 bw_util=0.6007
n_activity=4308300 dram_eff=0.7631
bk0: 21888a 3776722i bk1: 21888a 3759209i bk2: 21888a 3833420i bk3: 21888a 3807671i bk4: 21900a 3459679i bk5: 21900a 3461059i bk6: 21888a 3868528i bk7: 21888a 3883211i bk8: 21888a 3828040i bk9: 21888a 3816903i bk10: 21812a 3459632i bk11: 21812a 3436184i bk12: 21760a 3808788i bk13: 21760a 3794148i bk14: 21784a 3793144i bk15: 21784a 3776851i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727512
Row_Buffer_Locality_read = 0.817963
Row_Buffer_Locality_write = 0.459671
Bank_Level_Parallism = 7.036747
Bank_Level_Parallism_Col = 5.945168
Bank_Level_Parallism_Ready = 3.316238
write_to_read_ratio_blp_rw_average = 0.557810
GrpLevelPara = 2.971928 

BW Util details:
bwutil = 0.600705 
total_CMD = 5472796 
util_bw = 3287536 
Wasted_Col = 670491 
Wasted_Row = 137391 
Idle = 1377378 

BW Util Bottlenecks: 
RCDc_limit = 344248 
RCDWRc_limit = 171532 
WTRc_limit = 645845 
RTWc_limit = 626346 
CCDLc_limit = 423697 
rwq = 0 
CCDLc_limit_alone = 324600 
WTRc_limit_alone = 594995 
RTWc_limit_alone = 578099 

Commands details: 
total_CMD = 5472796 
n_nop = 4420523 
Read = 349616 
Write = 0 
L2_Alloc = 0 
L2_WB = 472268 
n_act = 127452 
n_pre = 127436 
n_ref = 0 
n_req = 467683 
total_req = 821884 

Dual Bus Interface Util: 
issued_total_row = 254888 
issued_total_col = 821884 
Row_Bus_Util =  0.046574 
CoL_Bus_Util = 0.150176 
Either_Row_CoL_Bus_Util = 0.192273 
Issued_on_Two_Bus_Simul_Util = 0.004477 
issued_two_Eff = 0.023282 
queue_avg = 14.857342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8573
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5472796 n_nop=4422151 n_act=126686 n_pre=126670 n_ref_event=0 n_req=467687 n_rd=349616 n_rd_L2_A=0 n_write=0 n_wr_bk=472284 bw_util=0.6007
n_activity=4295776 dram_eff=0.7653
bk0: 21888a 3764284i bk1: 21888a 3752967i bk2: 21888a 3798629i bk3: 21888a 3776791i bk4: 21900a 3433770i bk5: 21900a 3440463i bk6: 21888a 3852912i bk7: 21888a 3860912i bk8: 21888a 3825043i bk9: 21888a 3803417i bk10: 21812a 3453992i bk11: 21812a 3447687i bk12: 21760a 3776263i bk13: 21760a 3788314i bk14: 21784a 3776223i bk15: 21784a 3764005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729152
Row_Buffer_Locality_read = 0.819553
Row_Buffer_Locality_write = 0.461468
Bank_Level_Parallism = 7.110076
Bank_Level_Parallism_Col = 6.027457
Bank_Level_Parallism_Ready = 3.355482
write_to_read_ratio_blp_rw_average = 0.556209
GrpLevelPara = 2.995497 

BW Util details:
bwutil = 0.600717 
total_CMD = 5472796 
util_bw = 3287600 
Wasted_Col = 659696 
Wasted_Row = 139469 
Idle = 1386031 

BW Util Bottlenecks: 
RCDc_limit = 336085 
RCDWRc_limit = 167795 
WTRc_limit = 643964 
RTWc_limit = 622509 
CCDLc_limit = 413961 
rwq = 0 
CCDLc_limit_alone = 315670 
WTRc_limit_alone = 592622 
RTWc_limit_alone = 575560 

Commands details: 
total_CMD = 5472796 
n_nop = 4422151 
Read = 349616 
Write = 0 
L2_Alloc = 0 
L2_WB = 472284 
n_act = 126686 
n_pre = 126670 
n_ref = 0 
n_req = 467687 
total_req = 821900 

Dual Bus Interface Util: 
issued_total_row = 253356 
issued_total_col = 821900 
Row_Bus_Util =  0.046294 
CoL_Bus_Util = 0.150179 
Either_Row_CoL_Bus_Util = 0.191976 
Issued_on_Two_Bus_Simul_Util = 0.004497 
issued_two_Eff = 0.023425 
queue_avg = 15.215395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.2154
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5472796 n_nop=4423551 n_act=125991 n_pre=125975 n_ref_event=0 n_req=467686 n_rd=349616 n_rd_L2_A=0 n_write=0 n_wr_bk=472280 bw_util=0.6007
n_activity=4268290 dram_eff=0.7702
bk0: 21888a 3727546i bk1: 21888a 3716966i bk2: 21888a 3780483i bk3: 21888a 3745604i bk4: 21900a 3433259i bk5: 21900a 3421568i bk6: 21888a 3847658i bk7: 21888a 3844547i bk8: 21888a 3806630i bk9: 21888a 3781006i bk10: 21812a 3418019i bk11: 21812a 3409519i bk12: 21760a 3784550i bk13: 21760a 3760766i bk14: 21784a 3766971i bk15: 21784a 3737325i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.730638
Row_Buffer_Locality_read = 0.819021
Row_Buffer_Locality_write = 0.468925
Bank_Level_Parallism = 7.235688
Bank_Level_Parallism_Col = 6.140438
Bank_Level_Parallism_Ready = 3.415005
write_to_read_ratio_blp_rw_average = 0.553225
GrpLevelPara = 3.018241 

BW Util details:
bwutil = 0.600714 
total_CMD = 5472796 
util_bw = 3287584 
Wasted_Col = 645064 
Wasted_Row = 130042 
Idle = 1410106 

BW Util Bottlenecks: 
RCDc_limit = 337327 
RCDWRc_limit = 159082 
WTRc_limit = 647975 
RTWc_limit = 619251 
CCDLc_limit = 408534 
rwq = 0 
CCDLc_limit_alone = 310552 
WTRc_limit_alone = 597208 
RTWc_limit_alone = 572036 

Commands details: 
total_CMD = 5472796 
n_nop = 4423551 
Read = 349616 
Write = 0 
L2_Alloc = 0 
L2_WB = 472280 
n_act = 125991 
n_pre = 125975 
n_ref = 0 
n_req = 467686 
total_req = 821896 

Dual Bus Interface Util: 
issued_total_row = 251966 
issued_total_col = 821896 
Row_Bus_Util =  0.046040 
CoL_Bus_Util = 0.150178 
Either_Row_CoL_Bus_Util = 0.191720 
Issued_on_Two_Bus_Simul_Util = 0.004498 
issued_two_Eff = 0.023462 
queue_avg = 15.770103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.7701

========= L2 cache stats =========
L2_cache_bank[0]: Access = 474779, Miss = 393252, Miss_rate = 0.828, Pending_hits = 997, Reservation_fails = 0
L2_cache_bank[1]: Access = 474637, Miss = 393252, Miss_rate = 0.829, Pending_hits = 488, Reservation_fails = 0
L2_cache_bank[2]: Access = 474686, Miss = 393252, Miss_rate = 0.828, Pending_hits = 1116, Reservation_fails = 0
L2_cache_bank[3]: Access = 474412, Miss = 393252, Miss_rate = 0.829, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[4]: Access = 474528, Miss = 393252, Miss_rate = 0.829, Pending_hits = 942, Reservation_fails = 0
L2_cache_bank[5]: Access = 474651, Miss = 393252, Miss_rate = 0.829, Pending_hits = 495, Reservation_fails = 0
L2_cache_bank[6]: Access = 474440, Miss = 393252, Miss_rate = 0.829, Pending_hits = 883, Reservation_fails = 0
L2_cache_bank[7]: Access = 474654, Miss = 393252, Miss_rate = 0.829, Pending_hits = 441, Reservation_fails = 0
L2_cache_bank[8]: Access = 474815, Miss = 393260, Miss_rate = 0.828, Pending_hits = 976, Reservation_fails = 0
L2_cache_bank[9]: Access = 474627, Miss = 393260, Miss_rate = 0.829, Pending_hits = 516, Reservation_fails = 0
L2_cache_bank[10]: Access = 474708, Miss = 393260, Miss_rate = 0.828, Pending_hits = 1125, Reservation_fails = 0
L2_cache_bank[11]: Access = 474389, Miss = 393260, Miss_rate = 0.829, Pending_hits = 530, Reservation_fails = 0
L2_cache_bank[12]: Access = 474451, Miss = 393260, Miss_rate = 0.829, Pending_hits = 995, Reservation_fails = 0
L2_cache_bank[13]: Access = 474644, Miss = 393260, Miss_rate = 0.829, Pending_hits = 534, Reservation_fails = 0
L2_cache_bank[14]: Access = 474413, Miss = 393260, Miss_rate = 0.829, Pending_hits = 904, Reservation_fails = 0
L2_cache_bank[15]: Access = 474636, Miss = 393260, Miss_rate = 0.829, Pending_hits = 457, Reservation_fails = 0
L2_cache_bank[16]: Access = 474787, Miss = 393264, Miss_rate = 0.828, Pending_hits = 1017, Reservation_fails = 0
L2_cache_bank[17]: Access = 474631, Miss = 393264, Miss_rate = 0.829, Pending_hits = 521, Reservation_fails = 0
L2_cache_bank[18]: Access = 474693, Miss = 393264, Miss_rate = 0.828, Pending_hits = 1093, Reservation_fails = 0
L2_cache_bank[19]: Access = 474427, Miss = 393264, Miss_rate = 0.829, Pending_hits = 539, Reservation_fails = 0
L2_cache_bank[20]: Access = 474515, Miss = 393264, Miss_rate = 0.829, Pending_hits = 953, Reservation_fails = 0
L2_cache_bank[21]: Access = 474632, Miss = 393264, Miss_rate = 0.829, Pending_hits = 537, Reservation_fails = 0
L2_cache_bank[22]: Access = 474465, Miss = 393264, Miss_rate = 0.829, Pending_hits = 872, Reservation_fails = 0
L2_cache_bank[23]: Access = 474659, Miss = 393264, Miss_rate = 0.829, Pending_hits = 472, Reservation_fails = 0
L2_total_cache_accesses = 11390279
L2_total_cache_misses = 9438208
L2_total_cache_miss_rate = 0.8286
L2_total_cache_pending_hits = 17951
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1409832
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17951
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1048832
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3146496
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17951
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 524288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1310720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3932160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5623111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5767168
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.121
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=11390279
icnt_total_pkts_simt_to_mem=11390279
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 11390279
Req_Network_cycles = 2134088
Req_Network_injected_packets_per_cycle =       5.3373 
Req_Network_conflicts_per_cycle =       1.2679
Req_Network_conflicts_per_cycle_util =       1.3454
Req_Bank_Level_Parallism =       5.6636
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.9101
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       2.2081

Reply_Network_injected_packets_num = 11390279
Reply_Network_cycles = 2134088
Reply_Network_injected_packets_per_cycle =        5.3373
Reply_Network_conflicts_per_cycle =        4.0083
Reply_Network_conflicts_per_cycle_util =       4.2016
Reply_Bank_Level_Parallism =       5.5948
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       4.7034
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1779
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 7 hrs, 23 min, 47 sec (26627 sec)
gpgpu_simulation_rate = 65500 (inst/sec)
gpgpu_simulation_rate = 80 (cycle/sec)
gpgpu_silicon_slowdown = 17062500x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd537bf168..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd537bf160..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd537bf158..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd537bf150..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd537bf148..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd537bf140..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd537bf210..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd537bf218..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd537bf13c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd537bf138..

GPGPU-Sim PTX: cudaLaunch for 0x0x55e978c5d151 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z11srad_cuda_2PfS_S_S_S_S_iiff 
GPGPU-Sim PTX: pushing kernel '_Z11srad_cuda_2PfS_S_S_S_S_iiff' to stream 0, gridDim= (128,128,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
Simulation cycle for kernel 3 is = 10000
Simulation cycle for kernel 3 is = 15000
Simulation cycle for kernel 3 is = 20000
Simulation cycle for kernel 3 is = 25000
Simulation cycle for kernel 3 is = 30000
Simulation cycle for kernel 3 is = 35000
Simulation cycle for kernel 3 is = 40000
Simulation cycle for kernel 3 is = 45000
Simulation cycle for kernel 3 is = 50000
Simulation cycle for kernel 3 is = 55000
Simulation cycle for kernel 3 is = 60000
Simulation cycle for kernel 3 is = 65000
Simulation cycle for kernel 3 is = 70000
Simulation cycle for kernel 3 is = 75000
Simulation cycle for kernel 3 is = 80000
Simulation cycle for kernel 3 is = 85000
Simulation cycle for kernel 3 is = 90000
Simulation cycle for kernel 3 is = 95000
Simulation cycle for kernel 3 is = 100000
Simulation cycle for kernel 3 is = 105000
Simulation cycle for kernel 3 is = 110000
Simulation cycle for kernel 3 is = 115000
Simulation cycle for kernel 3 is = 120000
Simulation cycle for kernel 3 is = 125000
Simulation cycle for kernel 3 is = 130000
Simulation cycle for kernel 3 is = 135000
Simulation cycle for kernel 3 is = 140000
Simulation cycle for kernel 3 is = 145000
Simulation cycle for kernel 3 is = 150000
Simulation cycle for kernel 3 is = 155000
Simulation cycle for kernel 3 is = 160000
Simulation cycle for kernel 3 is = 165000
Simulation cycle for kernel 3 is = 170000
Simulation cycle for kernel 3 is = 175000
Simulation cycle for kernel 3 is = 180000
Simulation cycle for kernel 3 is = 185000
Simulation cycle for kernel 3 is = 190000
Simulation cycle for kernel 3 is = 195000
Simulation cycle for kernel 3 is = 200000
Simulation cycle for kernel 3 is = 205000
Simulation cycle for kernel 3 is = 210000
Simulation cycle for kernel 3 is = 215000
Simulation cycle for kernel 3 is = 220000
Simulation cycle for kernel 3 is = 225000
Simulation cycle for kernel 3 is = 230000
Simulation cycle for kernel 3 is = 235000
Simulation cycle for kernel 3 is = 240000
Simulation cycle for kernel 3 is = 245000
Simulation cycle for kernel 3 is = 250000
Simulation cycle for kernel 3 is = 255000
Simulation cycle for kernel 3 is = 260000
Simulation cycle for kernel 3 is = 265000
Simulation cycle for kernel 3 is = 270000
Simulation cycle for kernel 3 is = 275000
Simulation cycle for kernel 3 is = 280000
Simulation cycle for kernel 3 is = 285000
Simulation cycle for kernel 3 is = 290000
Simulation cycle for kernel 3 is = 295000
Simulation cycle for kernel 3 is = 300000
Simulation cycle for kernel 3 is = 305000
Simulation cycle for kernel 3 is = 310000
Simulation cycle for kernel 3 is = 315000
Simulation cycle for kernel 3 is = 320000
Simulation cycle for kernel 3 is = 325000
Simulation cycle for kernel 3 is = 330000
Simulation cycle for kernel 3 is = 335000
Simulation cycle for kernel 3 is = 340000
Simulation cycle for kernel 3 is = 345000
Simulation cycle for kernel 3 is = 350000
Simulation cycle for kernel 3 is = 355000
Simulation cycle for kernel 3 is = 360000
Simulation cycle for kernel 3 is = 365000
Simulation cycle for kernel 3 is = 370000
Simulation cycle for kernel 3 is = 375000
Simulation cycle for kernel 3 is = 380000
Simulation cycle for kernel 3 is = 385000
Simulation cycle for kernel 3 is = 390000
Simulation cycle for kernel 3 is = 395000
Simulation cycle for kernel 3 is = 400000
Simulation cycle for kernel 3 is = 405000
Simulation cycle for kernel 3 is = 410000
Simulation cycle for kernel 3 is = 415000
Simulation cycle for kernel 3 is = 420000
Simulation cycle for kernel 3 is = 425000
Simulation cycle for kernel 3 is = 430000
Simulation cycle for kernel 3 is = 435000
Simulation cycle for kernel 3 is = 440000
Simulation cycle for kernel 3 is = 445000
Simulation cycle for kernel 3 is = 450000
Simulation cycle for kernel 3 is = 455000
Simulation cycle for kernel 3 is = 460000
Simulation cycle for kernel 3 is = 465000
Simulation cycle for kernel 3 is = 470000
Simulation cycle for kernel 3 is = 475000
Simulation cycle for kernel 3 is = 480000
Simulation cycle for kernel 3 is = 485000
Simulation cycle for kernel 3 is = 490000
Simulation cycle for kernel 3 is = 495000
Simulation cycle for kernel 3 is = 500000
Simulation cycle for kernel 3 is = 505000
Simulation cycle for kernel 3 is = 510000
Simulation cycle for kernel 3 is = 515000
Simulation cycle for kernel 3 is = 520000
Simulation cycle for kernel 3 is = 525000
Simulation cycle for kernel 3 is = 530000
Simulation cycle for kernel 3 is = 535000
Simulation cycle for kernel 3 is = 540000
Simulation cycle for kernel 3 is = 545000
Simulation cycle for kernel 3 is = 550000
Simulation cycle for kernel 3 is = 555000
Simulation cycle for kernel 3 is = 560000
Simulation cycle for kernel 3 is = 565000
Simulation cycle for kernel 3 is = 570000
Simulation cycle for kernel 3 is = 575000
Simulation cycle for kernel 3 is = 580000
Simulation cycle for kernel 3 is = 585000
Simulation cycle for kernel 3 is = 590000
Simulation cycle for kernel 3 is = 595000
Simulation cycle for kernel 3 is = 600000
Simulation cycle for kernel 3 is = 605000
Simulation cycle for kernel 3 is = 610000
Simulation cycle for kernel 3 is = 615000
Simulation cycle for kernel 3 is = 620000
Simulation cycle for kernel 3 is = 625000
Simulation cycle for kernel 3 is = 630000
Simulation cycle for kernel 3 is = 635000
Simulation cycle for kernel 3 is = 640000
Simulation cycle for kernel 3 is = 645000
Destroy streams for kernel 4: size 0
kernel_name = _Z11srad_cuda_2PfS_S_S_S_S_iiff 
kernel_launch_uid = 4 
gpu_sim_cycle = 645282
gpu_sim_insn = 441450496
gpu_ipc =     684.1203
gpu_tot_sim_cycle = 2779370
gpu_tot_sim_insn = 2185542452
gpu_tot_ipc =     786.3445
gpu_tot_issued_cta = 65536
gpu_occupancy = 99.3609% 
gpu_tot_occupancy = 99.3908% 
max_total_param_size = 0
gpu_stall_dramfull = 866822
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.1290
partiton_level_parallism_total  =       5.5211
partiton_level_parallism_util =       6.2168
partiton_level_parallism_util_total  =       5.7896
L2_BW  =     267.7151 GB/Sec
L2_BW_total  =     241.1622 GB/Sec
gpu_total_sim_rate=64246

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 557808, Miss = 502028, Miss_rate = 0.900, Pending_hits = 45093, Reservation_fails = 134415
	L1D_cache_core[1]: Access = 560064, Miss = 505193, Miss_rate = 0.902, Pending_hits = 45473, Reservation_fails = 134657
	L1D_cache_core[2]: Access = 559824, Miss = 503870, Miss_rate = 0.900, Pending_hits = 45573, Reservation_fails = 131859
	L1D_cache_core[3]: Access = 560384, Miss = 503991, Miss_rate = 0.899, Pending_hits = 45195, Reservation_fails = 136187
	L1D_cache_core[4]: Access = 560240, Miss = 504086, Miss_rate = 0.900, Pending_hits = 45381, Reservation_fails = 136889
	L1D_cache_core[5]: Access = 557856, Miss = 501342, Miss_rate = 0.899, Pending_hits = 45100, Reservation_fails = 129136
	L1D_cache_core[6]: Access = 560128, Miss = 504642, Miss_rate = 0.901, Pending_hits = 45517, Reservation_fails = 130186
	L1D_cache_core[7]: Access = 560368, Miss = 504276, Miss_rate = 0.900, Pending_hits = 45483, Reservation_fails = 133361
	L1D_cache_core[8]: Access = 561152, Miss = 506331, Miss_rate = 0.902, Pending_hits = 45524, Reservation_fails = 132715
	L1D_cache_core[9]: Access = 561168, Miss = 505796, Miss_rate = 0.901, Pending_hits = 45418, Reservation_fails = 129609
	L1D_cache_core[10]: Access = 558112, Miss = 502506, Miss_rate = 0.900, Pending_hits = 45310, Reservation_fails = 130833
	L1D_cache_core[11]: Access = 559152, Miss = 503221, Miss_rate = 0.900, Pending_hits = 45156, Reservation_fails = 137622
	L1D_cache_core[12]: Access = 560128, Miss = 504351, Miss_rate = 0.900, Pending_hits = 45428, Reservation_fails = 129610
	L1D_cache_core[13]: Access = 558720, Miss = 502560, Miss_rate = 0.899, Pending_hits = 45311, Reservation_fails = 133467
	L1D_cache_core[14]: Access = 561248, Miss = 505664, Miss_rate = 0.901, Pending_hits = 45471, Reservation_fails = 135487
	L1D_cache_core[15]: Access = 559904, Miss = 503265, Miss_rate = 0.899, Pending_hits = 45319, Reservation_fails = 131822
	L1D_cache_core[16]: Access = 559520, Miss = 503185, Miss_rate = 0.899, Pending_hits = 45511, Reservation_fails = 132993
	L1D_cache_core[17]: Access = 565088, Miss = 509410, Miss_rate = 0.901, Pending_hits = 45569, Reservation_fails = 132230
	L1D_cache_core[18]: Access = 561344, Miss = 506475, Miss_rate = 0.902, Pending_hits = 45358, Reservation_fails = 129977
	L1D_cache_core[19]: Access = 559776, Miss = 503851, Miss_rate = 0.900, Pending_hits = 45504, Reservation_fails = 135090
	L1D_cache_core[20]: Access = 564016, Miss = 508877, Miss_rate = 0.902, Pending_hits = 45740, Reservation_fails = 133379
	L1D_cache_core[21]: Access = 560528, Miss = 504679, Miss_rate = 0.900, Pending_hits = 45378, Reservation_fails = 134772
	L1D_cache_core[22]: Access = 559152, Miss = 502865, Miss_rate = 0.899, Pending_hits = 45277, Reservation_fails = 129878
	L1D_cache_core[23]: Access = 557296, Miss = 500457, Miss_rate = 0.898, Pending_hits = 45188, Reservation_fails = 135556
	L1D_cache_core[24]: Access = 559456, Miss = 503870, Miss_rate = 0.901, Pending_hits = 45437, Reservation_fails = 128300
	L1D_cache_core[25]: Access = 558016, Miss = 502422, Miss_rate = 0.900, Pending_hits = 45287, Reservation_fails = 134433
	L1D_cache_core[26]: Access = 559312, Miss = 503508, Miss_rate = 0.900, Pending_hits = 45281, Reservation_fails = 132848
	L1D_cache_core[27]: Access = 562560, Miss = 507571, Miss_rate = 0.902, Pending_hits = 45597, Reservation_fails = 133583
	L1D_cache_core[28]: Access = 556400, Miss = 500974, Miss_rate = 0.900, Pending_hits = 45147, Reservation_fails = 131666
	L1D_cache_core[29]: Access = 563072, Miss = 505844, Miss_rate = 0.898, Pending_hits = 45771, Reservation_fails = 140784
	L1D_total_cache_accesses = 16801792
	L1D_total_cache_misses = 15127110
	L1D_total_cache_miss_rate = 0.9003
	L1D_total_cache_pending_hits = 1361797
	L1D_total_cache_reservation_fails = 3993344
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.110
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 94777
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1361797
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4427159
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1653063
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4626603
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1361797
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 218108
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2989201
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2340281
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3084147
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10510336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6291456

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1011
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1652052
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2340281
ctas_completed 65536, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
84341, 78382, 78391, 78382, 78382, 78391, 78382, 85693, 84326, 78361, 78355, 78352, 78349, 78361, 78364, 85678, 84746, 78768, 78771, 78765, 78777, 78780, 78762, 86114, 84988, 78985, 78991, 78991, 78973, 78979, 78982, 86347, 
gpgpu_n_tot_thrd_icount = 2477169600
gpgpu_n_tot_w_icount = 77411550
gpgpu_n_stall_shd_mem = 6324658
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9053762
gpgpu_n_mem_write_global = 6291456
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 109445120
gpgpu_n_store_insn = 50331648
gpgpu_n_shmem_insn = 184942592
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 134217728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 819200
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5505458
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:54370238	W0_Idle:1227448	W0_Scoreboard:197240024	W1:1588108	W2:2344371	W3:106092	W4:111882	W5:102663	W6:86808	W7:69164	W8:52286	W9:38163	W10:26429	W11:18032	W12:11416	W13:7390	W14:725434	W15:724012	W16:35128	W17:2494	W18:3262	W19:5015	W20:7674	W21:12043	W22:17631	W23:25447	W24:34859	W25:46111	W26:57872	W27:68442	W28:664412	W29:136264	W30:3332386	W31:326920	W32:66623340
single_issue_nums: WS0:19672338	WS1:18951385	WS2:18951667	WS3:19836160	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 72430096 {8:9053762,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 251658240 {40:6291456,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 362150480 {40:9053762,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 50331648 {8:6291456,}
maxmflatency = 2824 
max_icnt2mem_latency = 1195 
maxmrqlatency = 2071 
max_icnt2sh_latency = 889 
averagemflatency = 374 
avg_icnt2mem_latency = 63 
avg_mrq_latency = 63 
avg_icnt2sh_latency = 18 
mrq_lat_table:2866799 	161676 	269720 	526365 	1389907 	1320224 	1090146 	777626 	382473 	102259 	18212 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3006950 	10735299 	1539848 	62460 	661 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	11602033 	2834999 	563199 	294534 	49971 	482 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9206210 	2110561 	1279805 	869393 	674002 	630589 	425489 	140912 	8257 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	23 	2620 	110 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     16991     17124     22269     22141     21954     21939     26270     26773     26743     26778     26746     26777     27059     26528     11888     11936 
dram[1]:     16896     17131     22122     22412     21999     22051     26599     26969     26979     26961     26991     26972     26980     26962     11702     11931 
dram[2]:     17215     17079     22269     22491     22212     22188     26745     26537     27137     27085     27140     27094     26857     27097     11848     11928 
dram[3]:     17112     17197     22439     22356     22086     22130     26499     26745     27106     26744     27125     27150     26974     27151     11862     11890 
dram[4]:     17112     17173     22262     22141     22278     22149     26737     26767     26738     26768     26293     26314     27050     26792     11912     11980 
dram[5]:     17158     17295     22125     22414     22132     22322     26971     26964     26980     26962     26469     26530     27537     26927     11721     11958 
dram[6]:     17328     17471     22271     22505     22281     22348     27132     27083     27138     27090     26485     26625     26282     26124     11876     11936 
dram[7]:     17266     17272     22432     22357     22349     22352     27110     26739     27109     26754     26650     26668     26353     27019     11891     11903 
dram[8]:     17409     17291     22263     22145     21789     21677     26735     26768     26747     26779     26745     26776     28962     26812     11910     11957 
dram[9]:     17386     17331     22121     22411     21685     21763     26972     26964     26982     26975     26804     26970     27952     26927     11722     11952 
dram[10]:     17353     17457     22268     22490     21808     21948     27133     27086     27136     27084     26885     26972     27141     27096     11869     11940 
dram[11]:     17420     17491     22433     22353     21984     22016     27113     26747     27116     26743     26897     26897     27126     27148     11890     11898 
average row accesses per activate:
dram[0]:  4.346158  4.266679  4.631884  4.559658  3.100354  3.081425  4.887297  4.823285  4.609577  4.513180  2.885789  2.813771  4.403195  4.357203  4.463622  4.343993 
dram[1]:  4.226470  4.237087  4.497046  4.534375  3.039605  3.031533  4.755560  4.789430  4.518894  4.506167  2.837722  2.792239  4.353517  4.333146  4.375177  4.395938 
dram[2]:  4.224547  4.301557  4.511904  4.573032  3.097252  3.103047  4.715447  4.777103  4.549020  4.578194  2.845214  2.834077  4.354744  4.384849  4.376004  4.403042 
dram[3]:  4.252610  4.255132  4.517074  4.550818  3.102840  3.061449  4.763860  4.728903  4.531250  4.513180  2.856615  2.800846  4.389837  4.294565  4.398025  4.302034 
dram[4]:  4.367099  4.311142  4.622461  4.549089  3.147525  3.082326  4.907456  4.793884  4.659303  4.594159  3.046686  2.989098  4.502528  4.445042  4.580129  4.526429 
dram[5]:  4.239978  4.271088  4.544387  4.524264  3.054678  3.066244  4.752151  4.716885  4.575232  4.581104  3.002851  2.994507  4.412847  4.419586  4.467072  4.495682 
dram[6]:  4.294090  4.336197  4.539943  4.592483  3.096925  3.098372  4.800331  4.825793  4.593802  4.666331  3.017322  3.025795  4.421274  4.465619  4.501798  4.472246 
dram[7]:  4.285675  4.273539  4.555785  4.548839  3.104380  3.086358  4.797353  4.788936  4.612066  4.572076  3.041087  2.973941  4.497717  4.392752  4.509247  4.485236 
dram[8]:  4.434670  4.359309  4.637435  4.563145  2.933106  2.897959  4.859148  4.771208  4.590878  4.532135  2.977381  2.928084  4.454878  4.381944  4.434999  4.407573 
dram[9]:  4.348380  4.348693  4.547253  4.515658  2.859351  2.851686  4.717844  4.705883  4.536123  4.545455  2.926604  2.907140  4.360486  4.343715  4.368093  4.385875 
dram[10]:  4.350417  4.381110  4.551264  4.576836  2.881415  2.920194  4.757998  4.832326  4.576839  4.605002  2.952150  2.940348  4.386095  4.406128  4.428216  4.390863 
dram[11]:  4.356854  4.359812  4.537725  4.553050  2.910493  2.880280  4.773171  4.757998  4.589969  4.566480  2.940908  2.903315  4.455735  4.363362  4.427793  4.360693 
average row locality = 8905408/2233012 = 3.988070
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     38272     38272     38272     38272     38296     38296     38272     38272     38272     38272     38192     38192     38144     38144     38160     38160 
dram[1]:     38272     38272     38272     38272     38296     38296     38272     38272     38272     38272     38192     38192     38144     38144     38160     38160 
dram[2]:     38272     38272     38272     38272     38296     38296     38272     38272     38272     38272     38192     38192     38144     38144     38160     38160 
dram[3]:     38272     38272     38272     38272     38296     38296     38272     38272     38272     38272     38192     38192     38144     38144     38160     38160 
dram[4]:     38272     38272     38272     38272     38288     38288     38272     38272     38272     38272     38184     38184     38144     38144     38168     38168 
dram[5]:     38272     38272     38272     38272     38288     38288     38272     38272     38272     38272     38184     38184     38144     38144     38168     38168 
dram[6]:     38272     38272     38272     38272     38288     38288     38272     38272     38272     38272     38184     38184     38144     38144     38168     38168 
dram[7]:     38272     38272     38272     38272     38288     38288     38272     38272     38272     38272     38184     38184     38144     38144     38168     38168 
dram[8]:     38272     38272     38272     38272     38296     38296     38272     38272     38272     38272     38184     38184     38144     38144     38168     38168 
dram[9]:     38272     38272     38272     38272     38296     38296     38272     38272     38272     38272     38184     38184     38144     38144     38168     38168 
dram[10]:     38272     38272     38272     38272     38296     38296     38272     38272     38272     38272     38184     38184     38144     38144     38168     38168 
dram[11]:     38272     38272     38272     38272     38296     38296     38272     38272     38272     38272     38184     38184     38144     38144     38168     38168 
total dram reads = 7341056
bank skew: 38296/38144 = 1.00
chip skew: 611760/611744 = 1.00
number of total write accesses:
dram[0]:     32632     32632     32632     32636     32552     32552     32512     32512     32512     32512     32592     32592     32640     32640     32636     32640 
dram[1]:     32640     32632     32640     32640     32548     32552     32512     32512     32512     32512     32592     32592     32640     32640     32640     32640 
dram[2]:     32640     32636     32640     32632     32552     32552     32512     32512     32512     32512     32592     32592     32640     32640     32640     32640 
dram[3]:     32632     32640     32636     32640     32552     32548     32512     32512     32512     32512     32592     32592     32640     32640     32640     32640 
dram[4]:     32636     32636     32624     32624     32552     32552     32512     32512     32520     32516     32600     32600     32640     32640     32640     32640 
dram[5]:     32640     32636     32632     32624     32548     32552     32512     32512     32520     32520     32600     32600     32640     32640     32640     32640 
dram[6]:     32640     32640     32632     32632     32552     32552     32512     32512     32520     32520     32600     32600     32640     32640     32640     32640 
dram[7]:     32636     32640     32624     32632     32552     32548     32512     32512     32520     32520     32600     32600     32640     32640     32640     32640 
dram[8]:     32636     32636     32632     32632     32552     32552     32512     32512     32512     32512     32600     32600     32640     32640     32640     32640 
dram[9]:     32640     32636     32640     32632     32548     32552     32512     32512     32512     32512     32600     32600     32640     32640     32640     32640 
dram[10]:     32640     32636     32640     32640     32552     32552     32512     32512     32512     32512     32600     32600     32640     32640     32640     32640 
dram[11]:     32636     32640     32632     32640     32552     32548     32512     32512     32512     32512     32600     32600     32640     32640     32640     32640 
total dram writes = 6257408
bank skew: 32640/32512 = 1.00
chip skew: 521472/521424 = 1.00
average mf latency per bank:
dram[0]:        426       425       422       422       444       443       417       417       423       423       437       436       418       419       426       426
dram[1]:        417       418       412       416       433       435       409       412       415       417       429       432       410       412       418       422
dram[2]:        417       420       414       417       435       437       409       412       416       418       430       433       411       413       420       422
dram[3]:        423       421       418       417       441       439       415       413       421       420       436       434       416       414       426       423
dram[4]:        426       426       421       421       439       439       416       416       421       423       435       436       417       417       426       429
dram[5]:        417       419       412       416       431       433       408       411       414       417       427       430       410       412       420       423
dram[6]:        418       420       414       416       432       433       409       411       415       418       430       431       411       413       423       425
dram[7]:        424       420       419       416       437       435       414       412       421       419       435       433       417       414       427       426
dram[8]:        424       422       422       421       442       441       415       415       420       421       438       437       415       417       427       427
dram[9]:        414       417       412       415       432       435       408       410       414       416       430       433       409       411       419       422
dram[10]:        415       415       414       414       433       433       410       410       415       417       431       432       411       411       421       422
dram[11]:        420       417       419       417       440       438       415       413       420       419       436       436       416       414       426       425
maximum mf latency per bank:
dram[0]:       2036      2167      2003      1943      2001      2373      1980      2353      2015      2133      2133      2255      1926      2115      1920      2125
dram[1]:       2163      2101      1970      2153      2308      2195      2081      2063      2082      2040      2095      2528      2081      2138      1956      2173
dram[2]:       1865      2286      1876      1993      2224      2308      2074      1817      2060      2016      2115      2288      1887      2012      1891      1942
dram[3]:       1966      2214      1685      2010      2203      2204      1916      2156      1912      2156      2364      2142      1948      2169      1941      2110
dram[4]:       2204      2035      1944      2096      2190      2275      1940      2129      1946      2094      2191      2236      1924      1924      1963      2270
dram[5]:       2177      2395      1796      2128      1975      2005      2111      1977      1741      1993      2155      2476      2129      2382      1977      2116
dram[6]:       2262      2220      1971      1940      2144      2041      1966      1908      2010      1902      2063      2378      1825      2070      1793      2057
dram[7]:       2000      2095      1768      1896      2098      2153      1779      2044      1738      2048      2286      2017      1902      1970      1897      2055
dram[8]:       2027      1991      2040      1787      2194      2101      1910      2115      1924      2110      2720      2184      1899      2182      2106      2176
dram[9]:       1760      1835      1785      1984      2116      2463      2070      2062      1944      2052      2109      2824      1951      2281      1973      2164
dram[10]:       2028      2012      1864      1970      2026      2101      2137      2055      2072      1957      2191      2288      1920      2084      1924      2069
dram[11]:       2012      2043      1937      1952      2095      2149      2065      2150      1946      2142      2115      2209      2119      2211      2008      2226

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7127600 n_nop=5658029 n_act=186003 n_pre=185987 n_ref_event=4572360550251980812 n_req=742116 n_rd=611760 n_rd_L2_A=0 n_write=0 n_wr_bk=521424 bw_util=0.6359
n_activity=5865861 dram_eff=0.7727
bk0: 38272a 4731803i bk1: 38272a 4714655i bk2: 38272a 4790929i bk3: 38272a 4755804i bk4: 38296a 4363214i bk5: 38296a 4334777i bk6: 38272a 4901030i bk7: 38272a 4870001i bk8: 38272a 4819482i bk9: 38272a 4785676i bk10: 38192a 4250335i bk11: 38192a 4214022i bk12: 38144a 4771063i bk13: 38144a 4755030i bk14: 38160a 4779149i bk15: 38160a 4750188i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.749380
Row_Buffer_Locality_read = 0.811617
Row_Buffer_Locality_write = 0.457302
Bank_Level_Parallism = 7.215298
Bank_Level_Parallism_Col = 6.077458
Bank_Level_Parallism_Ready = 3.302841
write_to_read_ratio_blp_rw_average = 0.482546
GrpLevelPara = 3.044489 

BW Util details:
bwutil = 0.635941 
total_CMD = 7127600 
util_bw = 4532736 
Wasted_Col = 926340 
Wasted_Row = 165604 
Idle = 1502920 

BW Util Bottlenecks: 
RCDc_limit = 585391 
RCDWRc_limit = 176993 
WTRc_limit = 897288 
RTWc_limit = 970580 
CCDLc_limit = 568501 
rwq = 0 
CCDLc_limit_alone = 419656 
WTRc_limit_alone = 829912 
RTWc_limit_alone = 889111 

Commands details: 
total_CMD = 7127600 
n_nop = 5658029 
Read = 611760 
Write = 0 
L2_Alloc = 0 
L2_WB = 521424 
n_act = 186003 
n_pre = 185987 
n_ref = 4572360550251980812 
n_req = 742116 
total_req = 1133184 

Dual Bus Interface Util: 
issued_total_row = 371990 
issued_total_col = 1133184 
Row_Bus_Util =  0.052190 
CoL_Bus_Util = 0.158985 
Either_Row_CoL_Bus_Util = 0.206180 
Issued_on_Two_Bus_Simul_Util = 0.004995 
issued_two_Eff = 0.024227 
queue_avg = 17.262732 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.2627
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7127600 n_nop=5652949 n_act=188498 n_pre=188482 n_ref_event=0 n_req=742121 n_rd=611760 n_rd_L2_A=0 n_write=0 n_wr_bk=521444 bw_util=0.636
n_activity=5907565 dram_eff=0.7673
bk0: 38272a 4798240i bk1: 38272a 4769646i bk2: 38272a 4847182i bk3: 38272a 4803712i bk4: 38296a 4421621i bk5: 38296a 4401545i bk6: 38272a 4930520i bk7: 38272a 4931596i bk8: 38272a 4859024i bk9: 38272a 4853445i bk10: 38192a 4297462i bk11: 38192a 4247355i bk12: 38144a 4809545i bk13: 38144a 4819202i bk14: 38160a 4805963i bk15: 38160a 4771024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.746020
Row_Buffer_Locality_read = 0.809636
Row_Buffer_Locality_write = 0.447480
Bank_Level_Parallism = 7.027621
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 3.203825
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.635953 
total_CMD = 7127600 
util_bw = 4532816 
Wasted_Col = 950208 
Wasted_Row = 180344 
Idle = 1464232 

BW Util Bottlenecks: 
RCDc_limit = 588730 
RCDWRc_limit = 192254 
WTRc_limit = 898366 
RTWc_limit = 968470 
CCDLc_limit = 579412 
rwq = 0 
CCDLc_limit_alone = 432337 
WTRc_limit_alone = 830214 
RTWc_limit_alone = 889547 

Commands details: 
total_CMD = 7127600 
n_nop = 5652949 
Read = 611760 
Write = 0 
L2_Alloc = 0 
L2_WB = 521444 
n_act = 188498 
n_pre = 188482 
n_ref = 0 
n_req = 742121 
total_req = 1133204 

Dual Bus Interface Util: 
issued_total_row = 376980 
issued_total_col = 1133204 
Row_Bus_Util =  0.052890 
CoL_Bus_Util = 0.158988 
Either_Row_CoL_Bus_Util = 0.206893 
Issued_on_Two_Bus_Simul_Util = 0.004985 
issued_two_Eff = 0.024096 
queue_avg = 16.234356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.2344
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7127600 n_nop=5655559 n_act=187023 n_pre=187007 n_ref_event=0 n_req=742121 n_rd=611760 n_rd_L2_A=0 n_write=0 n_wr_bk=521444 bw_util=0.636
n_activity=5889995 dram_eff=0.7696
bk0: 38272a 4768223i bk1: 38272a 4740810i bk2: 38272a 4832028i bk3: 38272a 4802697i bk4: 38296a 4411056i bk5: 38296a 4376622i bk6: 38272a 4914572i bk7: 38272a 4895986i bk8: 38272a 4849944i bk9: 38272a 4843332i bk10: 38192a 4303950i bk11: 38192a 4267180i bk12: 38144a 4813358i bk13: 38144a 4815919i bk14: 38160a 4787398i bk15: 38160a 4784083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.748007
Row_Buffer_Locality_read = 0.811840
Row_Buffer_Locality_write = 0.448455
Bank_Level_Parallism = 7.079462
Bank_Level_Parallism_Col = 5.935835
Bank_Level_Parallism_Ready = 3.206193
write_to_read_ratio_blp_rw_average = 0.484172
GrpLevelPara = 3.017223 

BW Util details:
bwutil = 0.635953 
total_CMD = 7127600 
util_bw = 4532816 
Wasted_Col = 937825 
Wasted_Row = 174035 
Idle = 1482924 

BW Util Bottlenecks: 
RCDc_limit = 579505 
RCDWRc_limit = 186048 
WTRc_limit = 891583 
RTWc_limit = 967954 
CCDLc_limit = 571228 
rwq = 0 
CCDLc_limit_alone = 424604 
WTRc_limit_alone = 824610 
RTWc_limit_alone = 888303 

Commands details: 
total_CMD = 7127600 
n_nop = 5655559 
Read = 611760 
Write = 0 
L2_Alloc = 0 
L2_WB = 521444 
n_act = 187023 
n_pre = 187007 
n_ref = 0 
n_req = 742121 
total_req = 1133204 

Dual Bus Interface Util: 
issued_total_row = 374030 
issued_total_col = 1133204 
Row_Bus_Util =  0.052476 
CoL_Bus_Util = 0.158988 
Either_Row_CoL_Bus_Util = 0.206527 
Issued_on_Two_Bus_Simul_Util = 0.004938 
issued_two_Eff = 0.023908 
queue_avg = 16.618753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.6188
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7127600 n_nop=5654656 n_act=187927 n_pre=187911 n_ref_event=0 n_req=742120 n_rd=611760 n_rd_L2_A=0 n_write=0 n_wr_bk=521440 bw_util=0.636
n_activity=5878633 dram_eff=0.7711
bk0: 38272a 4722383i bk1: 38272a 4714811i bk2: 38272a 4827928i bk3: 38272a 4791747i bk4: 38296a 4374632i bk5: 38296a 4354800i bk6: 38272a 4897564i bk7: 38272a 4886622i bk8: 38272a 4844867i bk9: 38272a 4798056i bk10: 38192a 4269560i bk11: 38192a 4234110i bk12: 38144a 4801803i bk13: 38144a 4783756i bk14: 38160a 4764196i bk15: 38160a 4742597i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.746789
Row_Buffer_Locality_read = 0.809979
Row_Buffer_Locality_write = 0.450245
Bank_Level_Parallism = 7.152975
Bank_Level_Parallism_Col = 5.995533
Bank_Level_Parallism_Ready = 3.229767
write_to_read_ratio_blp_rw_average = 0.481153
GrpLevelPara = 3.027782 

BW Util details:
bwutil = 0.635950 
total_CMD = 7127600 
util_bw = 4532800 
Wasted_Col = 935406 
Wasted_Row = 173004 
Idle = 1486390 

BW Util Bottlenecks: 
RCDc_limit = 586205 
RCDWRc_limit = 183669 
WTRc_limit = 910629 
RTWc_limit = 975718 
CCDLc_limit = 576779 
rwq = 0 
CCDLc_limit_alone = 428123 
WTRc_limit_alone = 841939 
RTWc_limit_alone = 895752 

Commands details: 
total_CMD = 7127600 
n_nop = 5654656 
Read = 611760 
Write = 0 
L2_Alloc = 0 
L2_WB = 521440 
n_act = 187927 
n_pre = 187911 
n_ref = 0 
n_req = 742120 
total_req = 1133200 

Dual Bus Interface Util: 
issued_total_row = 375838 
issued_total_col = 1133200 
Row_Bus_Util =  0.052730 
CoL_Bus_Util = 0.158988 
Either_Row_CoL_Bus_Util = 0.206654 
Issued_on_Two_Bus_Simul_Util = 0.005064 
issued_two_Eff = 0.024505 
queue_avg = 17.105619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.1056
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7127600 n_nop=5664077 n_act=182431 n_pre=182415 n_ref_event=0 n_req=742105 n_rd=611744 n_rd_L2_A=0 n_write=0 n_wr_bk=521444 bw_util=0.6359
n_activity=5870459 dram_eff=0.7721
bk0: 38272a 4714998i bk1: 38272a 4696712i bk2: 38272a 4808600i bk3: 38272a 4778650i bk4: 38288a 4378657i bk5: 38288a 4354700i bk6: 38272a 4923430i bk7: 38272a 4889340i bk8: 38272a 4856189i bk9: 38272a 4818193i bk10: 38184a 4321780i bk11: 38184a 4278209i bk12: 38144a 4806869i bk13: 38144a 4794034i bk14: 38168a 4790501i bk15: 38168a 4757373i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.754190
Row_Buffer_Locality_read = 0.814426
Row_Buffer_Locality_write = 0.471521
Bank_Level_Parallism = 7.142605
Bank_Level_Parallism_Col = 6.031552
Bank_Level_Parallism_Ready = 3.264941
write_to_read_ratio_blp_rw_average = 0.477395
GrpLevelPara = 3.036404 

BW Util details:
bwutil = 0.635944 
total_CMD = 7127600 
util_bw = 4532752 
Wasted_Col = 925137 
Wasted_Row = 170609 
Idle = 1499102 

BW Util Bottlenecks: 
RCDc_limit = 573960 
RCDWRc_limit = 175960 
WTRc_limit = 906596 
RTWc_limit = 938638 
CCDLc_limit = 566515 
rwq = 0 
CCDLc_limit_alone = 422423 
WTRc_limit_alone = 837944 
RTWc_limit_alone = 863198 

Commands details: 
total_CMD = 7127600 
n_nop = 5664077 
Read = 611744 
Write = 0 
L2_Alloc = 0 
L2_WB = 521444 
n_act = 182431 
n_pre = 182415 
n_ref = 0 
n_req = 742105 
total_req = 1133188 

Dual Bus Interface Util: 
issued_total_row = 364846 
issued_total_col = 1133188 
Row_Bus_Util =  0.051188 
CoL_Bus_Util = 0.158986 
Either_Row_CoL_Bus_Util = 0.205332 
Issued_on_Two_Bus_Simul_Util = 0.004842 
issued_two_Eff = 0.023581 
queue_avg = 17.319241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.3192
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7127600 n_nop=5659066 n_act=185075 n_pre=185059 n_ref_event=0 n_req=742108 n_rd=611744 n_rd_L2_A=0 n_write=0 n_wr_bk=521456 bw_util=0.636
n_activity=5906182 dram_eff=0.7675
bk0: 38272a 4767612i bk1: 38272a 4778831i bk2: 38272a 4866813i bk3: 38272a 4821205i bk4: 38288a 4409241i bk5: 38288a 4402437i bk6: 38272a 4931937i bk7: 38272a 4909894i bk8: 38272a 4882477i bk9: 38272a 4848180i bk10: 38184a 4385647i bk11: 38184a 4346883i bk12: 38144a 4818791i bk13: 38144a 4814003i bk14: 38168a 4829549i bk15: 38168a 4786737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750628
Row_Buffer_Locality_read = 0.812858
Row_Buffer_Locality_write = 0.458608
Bank_Level_Parallism = 6.995170
Bank_Level_Parallism_Col = 5.872989
Bank_Level_Parallism_Ready = 3.179750
write_to_read_ratio_blp_rw_average = 0.485774
GrpLevelPara = 2.998428 

BW Util details:
bwutil = 0.635950 
total_CMD = 7127600 
util_bw = 4532800 
Wasted_Col = 949674 
Wasted_Row = 174866 
Idle = 1470260 

BW Util Bottlenecks: 
RCDc_limit = 576903 
RCDWRc_limit = 188242 
WTRc_limit = 904317 
RTWc_limit = 969037 
CCDLc_limit = 590108 
rwq = 0 
CCDLc_limit_alone = 441911 
WTRc_limit_alone = 835636 
RTWc_limit_alone = 889521 

Commands details: 
total_CMD = 7127600 
n_nop = 5659066 
Read = 611744 
Write = 0 
L2_Alloc = 0 
L2_WB = 521456 
n_act = 185075 
n_pre = 185059 
n_ref = 0 
n_req = 742108 
total_req = 1133200 

Dual Bus Interface Util: 
issued_total_row = 370134 
issued_total_col = 1133200 
Row_Bus_Util =  0.051930 
CoL_Bus_Util = 0.158988 
Either_Row_CoL_Bus_Util = 0.206035 
Issued_on_Two_Bus_Simul_Util = 0.004882 
issued_two_Eff = 0.023697 
queue_avg = 16.300318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.3003
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7127600 n_nop=5662411 n_act=183334 n_pre=183318 n_ref_event=0 n_req=742112 n_rd=611744 n_rd_L2_A=0 n_write=0 n_wr_bk=521472 bw_util=0.636
n_activity=5887687 dram_eff=0.7699
bk0: 38272a 4755423i bk1: 38272a 4736424i bk2: 38272a 4831144i bk3: 38272a 4809070i bk4: 38288a 4387564i bk5: 38288a 4365904i bk6: 38272a 4920820i bk7: 38272a 4910552i bk8: 38272a 4866966i bk9: 38272a 4853643i bk10: 38184a 4351723i bk11: 38184a 4325022i bk12: 38144a 4813266i bk13: 38144a 4811800i bk14: 38168a 4793433i bk15: 38168a 4793569i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.752975
Row_Buffer_Locality_read = 0.815236
Row_Buffer_Locality_write = 0.460819
Bank_Level_Parallism = 7.061332
Bank_Level_Parallism_Col = 5.951998
Bank_Level_Parallism_Ready = 3.230111
write_to_read_ratio_blp_rw_average = 0.483511
GrpLevelPara = 3.014616 

BW Util details:
bwutil = 0.635959 
total_CMD = 7127600 
util_bw = 4532864 
Wasted_Col = 935229 
Wasted_Row = 174866 
Idle = 1484641 

BW Util Bottlenecks: 
RCDc_limit = 569365 
RCDWRc_limit = 185329 
WTRc_limit = 893998 
RTWc_limit = 957574 
CCDLc_limit = 577298 
rwq = 0 
CCDLc_limit_alone = 430641 
WTRc_limit_alone = 825814 
RTWc_limit_alone = 879101 

Commands details: 
total_CMD = 7127600 
n_nop = 5662411 
Read = 611744 
Write = 0 
L2_Alloc = 0 
L2_WB = 521472 
n_act = 183334 
n_pre = 183318 
n_ref = 0 
n_req = 742112 
total_req = 1133216 

Dual Bus Interface Util: 
issued_total_row = 366652 
issued_total_col = 1133216 
Row_Bus_Util =  0.051441 
CoL_Bus_Util = 0.158990 
Either_Row_CoL_Bus_Util = 0.205566 
Issued_on_Two_Bus_Simul_Util = 0.004865 
issued_two_Eff = 0.023669 
queue_avg = 16.732450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.7325
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7127600 n_nop=5661429 n_act=183934 n_pre=183918 n_ref_event=0 n_req=742108 n_rd=611744 n_rd_L2_A=0 n_write=0 n_wr_bk=521456 bw_util=0.636
n_activity=5874668 dram_eff=0.7716
bk0: 38272a 4718991i bk1: 38272a 4723713i bk2: 38272a 4818230i bk3: 38272a 4794239i bk4: 38288a 4402126i bk5: 38288a 4351225i bk6: 38272a 4894731i bk7: 38272a 4909794i bk8: 38272a 4869140i bk9: 38272a 4816428i bk10: 38184a 4334073i bk11: 38184a 4303408i bk12: 38144a 4812736i bk13: 38144a 4793783i bk14: 38168a 4787596i bk15: 38168a 4760723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.752165
Row_Buffer_Locality_read = 0.812920
Row_Buffer_Locality_write = 0.467069
Bank_Level_Parallism = 7.111660
Bank_Level_Parallism_Col = 5.988680
Bank_Level_Parallism_Ready = 3.244309
write_to_read_ratio_blp_rw_average = 0.482487
GrpLevelPara = 3.022000 

BW Util details:
bwutil = 0.635950 
total_CMD = 7127600 
util_bw = 4532800 
Wasted_Col = 933084 
Wasted_Row = 169044 
Idle = 1492672 

BW Util Bottlenecks: 
RCDc_limit = 577720 
RCDWRc_limit = 178835 
WTRc_limit = 910966 
RTWc_limit = 962190 
CCDLc_limit = 581028 
rwq = 0 
CCDLc_limit_alone = 432313 
WTRc_limit_alone = 840536 
RTWc_limit_alone = 883905 

Commands details: 
total_CMD = 7127600 
n_nop = 5661429 
Read = 611744 
Write = 0 
L2_Alloc = 0 
L2_WB = 521456 
n_act = 183934 
n_pre = 183918 
n_ref = 0 
n_req = 742108 
total_req = 1133200 

Dual Bus Interface Util: 
issued_total_row = 367852 
issued_total_col = 1133200 
Row_Bus_Util =  0.051610 
CoL_Bus_Util = 0.158988 
Either_Row_CoL_Bus_Util = 0.205703 
Issued_on_Two_Bus_Simul_Util = 0.004894 
issued_two_Eff = 0.023791 
queue_avg = 17.075838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.0758
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7127600 n_nop=5658321 n_act=186099 n_pre=186083 n_ref_event=0 n_req=742122 n_rd=611760 n_rd_L2_A=0 n_write=0 n_wr_bk=521448 bw_util=0.636
n_activity=5869330 dram_eff=0.7723
bk0: 38272a 4758718i bk1: 38272a 4740480i bk2: 38272a 4801241i bk3: 38272a 4761731i bk4: 38296a 4267967i bk5: 38296a 4231125i bk6: 38272a 4917986i bk7: 38272a 4889702i bk8: 38272a 4841608i bk9: 38272a 4813823i bk10: 38184a 4280858i bk11: 38184a 4269426i bk12: 38144a 4815832i bk13: 38144a 4778425i bk14: 38168a 4768446i bk15: 38168a 4748240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.749253
Row_Buffer_Locality_read = 0.811120
Row_Buffer_Locality_write = 0.458922
Bank_Level_Parallism = 7.194945
Bank_Level_Parallism_Col = 6.037878
Bank_Level_Parallism_Ready = 3.275432
write_to_read_ratio_blp_rw_average = 0.480838
GrpLevelPara = 3.036294 

BW Util details:
bwutil = 0.635955 
total_CMD = 7127600 
util_bw = 4532832 
Wasted_Col = 927620 
Wasted_Row = 166918 
Idle = 1500230 

BW Util Bottlenecks: 
RCDc_limit = 581489 
RCDWRc_limit = 177933 
WTRc_limit = 905851 
RTWc_limit = 961947 
CCDLc_limit = 569734 
rwq = 0 
CCDLc_limit_alone = 422583 
WTRc_limit_alone = 837312 
RTWc_limit_alone = 883335 

Commands details: 
total_CMD = 7127600 
n_nop = 5658321 
Read = 611760 
Write = 0 
L2_Alloc = 0 
L2_WB = 521448 
n_act = 186099 
n_pre = 186083 
n_ref = 0 
n_req = 742122 
total_req = 1133208 

Dual Bus Interface Util: 
issued_total_row = 372182 
issued_total_col = 1133208 
Row_Bus_Util =  0.052217 
CoL_Bus_Util = 0.158989 
Either_Row_CoL_Bus_Util = 0.206139 
Issued_on_Two_Bus_Simul_Util = 0.005066 
issued_two_Eff = 0.024577 
queue_avg = 17.194780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.1948
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7127600 n_nop=5652637 n_act=188734 n_pre=188718 n_ref_event=0 n_req=742124 n_rd=611760 n_rd_L2_A=0 n_write=0 n_wr_bk=521456 bw_util=0.636
n_activity=5910158 dram_eff=0.767
bk0: 38272a 4813619i bk1: 38272a 4790910i bk2: 38272a 4867877i bk3: 38272a 4834104i bk4: 38296a 4322455i bk5: 38296a 4311683i bk6: 38272a 4922160i bk7: 38272a 4933374i bk8: 38272a 4876628i bk9: 38272a 4863471i bk10: 38184a 4340197i bk11: 38184a 4308142i bk12: 38144a 4846587i bk13: 38144a 4834103i bk14: 38168a 4807948i bk15: 38168a 4787363i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.745703
Row_Buffer_Locality_read = 0.809218
Row_Buffer_Locality_write = 0.447647
Bank_Level_Parallism = 7.008209
Bank_Level_Parallism_Col = 5.852572
Bank_Level_Parallism_Ready = 3.161480
write_to_read_ratio_blp_rw_average = 0.483501
GrpLevelPara = 2.994615 

BW Util details:
bwutil = 0.635959 
total_CMD = 7127600 
util_bw = 4532864 
Wasted_Col = 956830 
Wasted_Row = 175724 
Idle = 1462182 

BW Util Bottlenecks: 
RCDc_limit = 595636 
RCDWRc_limit = 192160 
WTRc_limit = 907969 
RTWc_limit = 968118 
CCDLc_limit = 591742 
rwq = 0 
CCDLc_limit_alone = 442231 
WTRc_limit_alone = 838365 
RTWc_limit_alone = 888211 

Commands details: 
total_CMD = 7127600 
n_nop = 5652637 
Read = 611760 
Write = 0 
L2_Alloc = 0 
L2_WB = 521456 
n_act = 188734 
n_pre = 188718 
n_ref = 0 
n_req = 742124 
total_req = 1133216 

Dual Bus Interface Util: 
issued_total_row = 377452 
issued_total_col = 1133216 
Row_Bus_Util =  0.052956 
CoL_Bus_Util = 0.158990 
Either_Row_CoL_Bus_Util = 0.206937 
Issued_on_Two_Bus_Simul_Util = 0.005009 
issued_two_Eff = 0.024207 
queue_avg = 16.228840 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.2288
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7127600 n_nop=5656331 n_act=186748 n_pre=186732 n_ref_event=0 n_req=742127 n_rd=611760 n_rd_L2_A=0 n_write=0 n_wr_bk=521468 bw_util=0.636
n_activity=5894614 dram_eff=0.769
bk0: 38272a 4802362i bk1: 38272a 4789728i bk2: 38272a 4833116i bk3: 38272a 4797990i bk4: 38296a 4295654i bk5: 38296a 4291326i bk6: 38272a 4892374i bk7: 38272a 4906220i bk8: 38272a 4870161i bk9: 38272a 4837607i bk10: 38184a 4340828i bk11: 38184a 4315920i bk12: 38144a 4809156i bk13: 38144a 4818665i bk14: 38168a 4797178i bk15: 38168a 4771970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.748380
Row_Buffer_Locality_read = 0.812067
Row_Buffer_Locality_write = 0.449523
Bank_Level_Parallism = 7.073830
Bank_Level_Parallism_Col = 5.935091
Bank_Level_Parallism_Ready = 3.202506
write_to_read_ratio_blp_rw_average = 0.484368
GrpLevelPara = 3.017920 

BW Util details:
bwutil = 0.635966 
total_CMD = 7127600 
util_bw = 4532912 
Wasted_Col = 942671 
Wasted_Row = 177276 
Idle = 1474741 

BW Util Bottlenecks: 
RCDc_limit = 580835 
RCDWRc_limit = 189288 
WTRc_limit = 900691 
RTWc_limit = 973349 
CCDLc_limit = 580608 
rwq = 0 
CCDLc_limit_alone = 432182 
WTRc_limit_alone = 831624 
RTWc_limit_alone = 893990 

Commands details: 
total_CMD = 7127600 
n_nop = 5656331 
Read = 611760 
Write = 0 
L2_Alloc = 0 
L2_WB = 521468 
n_act = 186748 
n_pre = 186732 
n_ref = 0 
n_req = 742127 
total_req = 1133228 

Dual Bus Interface Util: 
issued_total_row = 373480 
issued_total_col = 1133228 
Row_Bus_Util =  0.052399 
CoL_Bus_Util = 0.158992 
Either_Row_CoL_Bus_Util = 0.206419 
Issued_on_Two_Bus_Simul_Util = 0.004972 
issued_two_Eff = 0.024087 
queue_avg = 16.742765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.7428
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7127600 n_nop=5655565 n_act=187374 n_pre=187358 n_ref_event=0 n_req=742124 n_rd=611760 n_rd_L2_A=0 n_write=0 n_wr_bk=521456 bw_util=0.636
n_activity=5872857 dram_eff=0.7718
bk0: 38272a 4765394i bk1: 38272a 4765452i bk2: 38272a 4828349i bk3: 38272a 4777652i bk4: 38296a 4290429i bk5: 38296a 4260760i bk6: 38272a 4889388i bk7: 38272a 4879156i bk8: 38272a 4851469i bk9: 38272a 4809992i bk10: 38184a 4302634i bk11: 38184a 4274257i bk12: 38144a 4824000i bk13: 38144a 4798294i bk14: 38168a 4789590i bk15: 38168a 4751462i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.747535
Row_Buffer_Locality_read = 0.809831
Row_Buffer_Locality_write = 0.455202
Bank_Level_Parallism = 7.152011
Bank_Level_Parallism_Col = 5.994201
Bank_Level_Parallism_Ready = 3.231203
write_to_read_ratio_blp_rw_average = 0.480664
GrpLevelPara = 3.028744 

BW Util details:
bwutil = 0.635959 
total_CMD = 7127600 
util_bw = 4532864 
Wasted_Col = 933600 
Wasted_Row = 168898 
Idle = 1492238 

BW Util Bottlenecks: 
RCDc_limit = 590119 
RCDWRc_limit = 179823 
WTRc_limit = 911608 
RTWc_limit = 969664 
CCDLc_limit = 578656 
rwq = 0 
CCDLc_limit_alone = 429398 
WTRc_limit_alone = 842254 
RTWc_limit_alone = 889760 

Commands details: 
total_CMD = 7127600 
n_nop = 5655565 
Read = 611760 
Write = 0 
L2_Alloc = 0 
L2_WB = 521456 
n_act = 187374 
n_pre = 187358 
n_ref = 0 
n_req = 742124 
total_req = 1133216 

Dual Bus Interface Util: 
issued_total_row = 374732 
issued_total_col = 1133216 
Row_Bus_Util =  0.052575 
CoL_Bus_Util = 0.158990 
Either_Row_CoL_Bus_Util = 0.206526 
Issued_on_Two_Bus_Simul_Util = 0.005039 
issued_two_Eff = 0.024397 
queue_avg = 17.026033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.026

========= L2 cache stats =========
L2_cache_bank[0]: Access = 639527, Miss = 524328, Miss_rate = 0.820, Pending_hits = 1103, Reservation_fails = 0
L2_cache_bank[1]: Access = 639415, Miss = 524328, Miss_rate = 0.820, Pending_hits = 561, Reservation_fails = 0
L2_cache_bank[2]: Access = 639435, Miss = 524328, Miss_rate = 0.820, Pending_hits = 1265, Reservation_fails = 0
L2_cache_bank[3]: Access = 639208, Miss = 524328, Miss_rate = 0.820, Pending_hits = 649, Reservation_fails = 0
L2_cache_bank[4]: Access = 639297, Miss = 524328, Miss_rate = 0.820, Pending_hits = 1016, Reservation_fails = 0
L2_cache_bank[5]: Access = 639428, Miss = 524328, Miss_rate = 0.820, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[6]: Access = 639343, Miss = 524328, Miss_rate = 0.820, Pending_hits = 982, Reservation_fails = 0
L2_cache_bank[7]: Access = 639486, Miss = 524328, Miss_rate = 0.820, Pending_hits = 503, Reservation_fails = 0
L2_cache_bank[8]: Access = 639544, Miss = 524328, Miss_rate = 0.820, Pending_hits = 1084, Reservation_fails = 0
L2_cache_bank[9]: Access = 639402, Miss = 524328, Miss_rate = 0.820, Pending_hits = 581, Reservation_fails = 0
L2_cache_bank[10]: Access = 639463, Miss = 524328, Miss_rate = 0.820, Pending_hits = 1248, Reservation_fails = 0
L2_cache_bank[11]: Access = 639181, Miss = 524328, Miss_rate = 0.820, Pending_hits = 649, Reservation_fails = 0
L2_cache_bank[12]: Access = 639216, Miss = 524328, Miss_rate = 0.820, Pending_hits = 1074, Reservation_fails = 80
L2_cache_bank[13]: Access = 639412, Miss = 524328, Miss_rate = 0.820, Pending_hits = 620, Reservation_fails = 0
L2_cache_bank[14]: Access = 639310, Miss = 524328, Miss_rate = 0.820, Pending_hits = 1023, Reservation_fails = 0
L2_cache_bank[15]: Access = 639467, Miss = 524328, Miss_rate = 0.820, Pending_hits = 510, Reservation_fails = 0
L2_cache_bank[16]: Access = 639519, Miss = 524336, Miss_rate = 0.820, Pending_hits = 1118, Reservation_fails = 0
L2_cache_bank[17]: Access = 639408, Miss = 524336, Miss_rate = 0.820, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[18]: Access = 639427, Miss = 524336, Miss_rate = 0.820, Pending_hits = 1216, Reservation_fails = 0
L2_cache_bank[19]: Access = 639219, Miss = 524336, Miss_rate = 0.820, Pending_hits = 643, Reservation_fails = 0
L2_cache_bank[20]: Access = 639276, Miss = 524336, Miss_rate = 0.820, Pending_hits = 1057, Reservation_fails = 0
L2_cache_bank[21]: Access = 639396, Miss = 524336, Miss_rate = 0.820, Pending_hits = 616, Reservation_fails = 0
L2_cache_bank[22]: Access = 639366, Miss = 524336, Miss_rate = 0.820, Pending_hits = 977, Reservation_fails = 0
L2_cache_bank[23]: Access = 639473, Miss = 524336, Miss_rate = 0.820, Pending_hits = 530, Reservation_fails = 0
L2_total_cache_accesses = 15345218
L2_total_cache_misses = 12583936
L2_total_cache_miss_rate = 0.8201
L2_total_cache_pending_hits = 20186
L2_total_cache_reservation_fails = 80
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1692520
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20186
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1835264
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 80
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5505792
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 20186
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1048576
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1310720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3932160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9053762
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6291456
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 80
L2_cache_data_port_util = 0.105
L2_cache_fill_port_util = 0.110

icnt_total_pkts_mem_to_simt=15345218
icnt_total_pkts_simt_to_mem=15345218
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 15345218
Req_Network_cycles = 2779370
Req_Network_injected_packets_per_cycle =       5.5211 
Req_Network_conflicts_per_cycle =       1.3145
Req_Network_conflicts_per_cycle_util =       1.3801
Req_Bank_Level_Parallism =       5.7967
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.6353
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       1.7589

Reply_Network_injected_packets_num = 15345218
Reply_Network_cycles = 2779370
Reply_Network_injected_packets_per_cycle =        5.5211
Reply_Network_conflicts_per_cycle =        3.7221
Reply_Network_conflicts_per_cycle_util =       3.8686
Reply_Bank_Level_Parallism =       5.7383
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       3.7244
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1840
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 9 hrs, 26 min, 58 sec (34018 sec)
gpgpu_simulation_rate = 64246 (inst/sec)
gpgpu_simulation_rate = 81 (cycle/sec)
gpgpu_silicon_slowdown = 16851851x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Computation Done
GPGPU-Sim: *** exit detected ***
