{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Web Edition " "Info: Version 8.0 Build 215 05/29/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 05 11:53:41 2009 " "Info: Processing started: Fri Jun 05 11:53:41 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MIC2 -c MIC2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MIC2 -c MIC2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ROM:inst3\|NEXT_INSTRUCT\[18\] register DATA_PATH:DP\|Registrador:OPC\|guarda\[23\] 42.36 MHz 23.608 ns Internal " "Info: Clock \"clk\" has Internal fmax of 42.36 MHz between source register \"ROM:inst3\|NEXT_INSTRUCT\[18\]\" and destination register \"DATA_PATH:DP\|Registrador:OPC\|guarda\[23\]\" (period= 23.608 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.624 ns + Longest register register " "Info: + Longest register to register delay is 11.624 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ROM:inst3\|NEXT_INSTRUCT\[18\] 1 REG LCFF_X18_Y15_N23 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y15_N23; Fanout = 25; REG Node = 'ROM:inst3\|NEXT_INSTRUCT\[18\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM:inst3|NEXT_INSTRUCT[18] } "NODE_NAME" } } { "ROM.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ROM.sv" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.415 ns) + CELL(0.366 ns) 1.781 ns DATA_PATH:DP\|DecodificadorA:DecA\|Decoder0~1491 2 COMB LCCOMB_X18_Y15_N20 33 " "Info: 2: + IC(1.415 ns) + CELL(0.366 ns) = 1.781 ns; Loc. = LCCOMB_X18_Y15_N20; Fanout = 33; COMB Node = 'DATA_PATH:DP\|DecodificadorA:DecA\|Decoder0~1491'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.781 ns" { ROM:inst3|NEXT_INSTRUCT[18] DATA_PATH:DP|DecodificadorA:DecA|Decoder0~1491 } "NODE_NAME" } } { "DecodificadorA.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/DecodificadorA.sv" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.659 ns) + CELL(0.346 ns) 3.786 ns DATA_PATH:DP\|MDR:mdr\|A\[13\]~5708 3 COMB LCCOMB_X23_Y18_N18 3 " "Info: 3: + IC(1.659 ns) + CELL(0.346 ns) = 3.786 ns; Loc. = LCCOMB_X23_Y18_N18; Fanout = 3; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[13\]~5708'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.005 ns" { DATA_PATH:DP|DecodificadorA:DecA|Decoder0~1491 DATA_PATH:DP|MDR:mdr|A[13]~5708 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.272 ns) 4.306 ns DATA_PATH:DP\|MDR:mdr\|A\[13\]~5712DUPLICATE 4 COMB LCCOMB_X23_Y18_N22 5 " "Info: 4: + IC(0.248 ns) + CELL(0.272 ns) = 4.306 ns; Loc. = LCCOMB_X23_Y18_N22; Fanout = 5; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[13\]~5712DUPLICATE'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.520 ns" { DATA_PATH:DP|MDR:mdr|A[13]~5708 DATA_PATH:DP|MDR:mdr|A[13]~5712DUPLICATE } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.309 ns) 5.449 ns DATA_PATH:DP\|ALU:ULA\|Add0~502 5 COMB LCCOMB_X21_Y15_N26 2 " "Info: 5: + IC(0.834 ns) + CELL(0.309 ns) = 5.449 ns; Loc. = LCCOMB_X21_Y15_N26; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~502'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.143 ns" { DATA_PATH:DP|MDR:mdr|A[13]~5712DUPLICATE DATA_PATH:DP|ALU:ULA|Add0~502 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.484 ns DATA_PATH:DP\|ALU:ULA\|Add0~506 6 COMB LCCOMB_X21_Y15_N28 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 5.484 ns; Loc. = LCCOMB_X21_Y15_N28; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~506'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~502 DATA_PATH:DP|ALU:ULA|Add0~506 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.168 ns) 5.652 ns DATA_PATH:DP\|ALU:ULA\|Add0~510 7 COMB LCCOMB_X21_Y15_N30 2 " "Info: 7: + IC(0.000 ns) + CELL(0.168 ns) = 5.652 ns; Loc. = LCCOMB_X21_Y15_N30; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~510'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.168 ns" { DATA_PATH:DP|ALU:ULA|Add0~506 DATA_PATH:DP|ALU:ULA|Add0~510 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.687 ns DATA_PATH:DP\|ALU:ULA\|Add0~514 8 COMB LCCOMB_X21_Y14_N0 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 5.687 ns; Loc. = LCCOMB_X21_Y14_N0; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~514'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~510 DATA_PATH:DP|ALU:ULA|Add0~514 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.722 ns DATA_PATH:DP\|ALU:ULA\|Add0~518 9 COMB LCCOMB_X21_Y14_N2 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 5.722 ns; Loc. = LCCOMB_X21_Y14_N2; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~518'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~514 DATA_PATH:DP|ALU:ULA|Add0~518 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.757 ns DATA_PATH:DP\|ALU:ULA\|Add0~522 10 COMB LCCOMB_X21_Y14_N4 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 5.757 ns; Loc. = LCCOMB_X21_Y14_N4; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~522'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~518 DATA_PATH:DP|ALU:ULA|Add0~522 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.792 ns DATA_PATH:DP\|ALU:ULA\|Add0~526 11 COMB LCCOMB_X21_Y14_N6 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 5.792 ns; Loc. = LCCOMB_X21_Y14_N6; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~526'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~522 DATA_PATH:DP|ALU:ULA|Add0~526 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.827 ns DATA_PATH:DP\|ALU:ULA\|Add0~530 12 COMB LCCOMB_X21_Y14_N8 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 5.827 ns; Loc. = LCCOMB_X21_Y14_N8; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~530'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~526 DATA_PATH:DP|ALU:ULA|Add0~530 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 5.952 ns DATA_PATH:DP\|ALU:ULA\|Add0~533 13 COMB LCCOMB_X21_Y14_N10 2 " "Info: 13: + IC(0.000 ns) + CELL(0.125 ns) = 5.952 ns; Loc. = LCCOMB_X21_Y14_N10; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~533'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add0~530 DATA_PATH:DP|ALU:ULA|Add0~533 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.601 ns) + CELL(0.053 ns) 6.606 ns DATA_PATH:DP\|ALU:ULA\|Add1~9109 14 COMB LCCOMB_X17_Y14_N22 2 " "Info: 14: + IC(0.601 ns) + CELL(0.053 ns) = 6.606 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9109'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { DATA_PATH:DP|ALU:ULA|Add0~533 DATA_PATH:DP|ALU:ULA|Add1~9109 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.350 ns) 7.770 ns DATA_PATH:DP\|ALU:ULA\|Add1~9222 15 COMB LCCOMB_X22_Y16_N12 2 " "Info: 15: + IC(0.814 ns) + CELL(0.350 ns) = 7.770 ns; Loc. = LCCOMB_X22_Y16_N12; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9222'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { DATA_PATH:DP|ALU:ULA|Add1~9109 DATA_PATH:DP|ALU:ULA|Add1~9222 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.209 ns) 7.979 ns DATA_PATH:DP\|ALU:ULA\|Add1~9226 16 COMB LCCOMB_X22_Y16_N14 2 " "Info: 16: + IC(0.000 ns) + CELL(0.209 ns) = 7.979 ns; Loc. = LCCOMB_X22_Y16_N14; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9226'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.209 ns" { DATA_PATH:DP|ALU:ULA|Add1~9222 DATA_PATH:DP|ALU:ULA|Add1~9226 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 8.104 ns DATA_PATH:DP\|ALU:ULA\|Add1~9229 17 COMB LCCOMB_X22_Y15_N0 1 " "Info: 17: + IC(0.000 ns) + CELL(0.125 ns) = 8.104 ns; Loc. = LCCOMB_X22_Y15_N0; Fanout = 1; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9229'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add1~9226 DATA_PATH:DP|ALU:ULA|Add1~9229 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.576 ns) + CELL(0.053 ns) 8.733 ns DATA_PATH:DP\|ALU:ULA\|R\[23\]~14065 18 COMB LCCOMB_X22_Y14_N2 7 " "Info: 18: + IC(0.576 ns) + CELL(0.053 ns) = 8.733 ns; Loc. = LCCOMB_X22_Y14_N2; Fanout = 7; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|R\[23\]~14065'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { DATA_PATH:DP|ALU:ULA|Add1~9229 DATA_PATH:DP|ALU:ULA|R[23]~14065 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.530 ns) + CELL(0.154 ns) 9.417 ns DATA_PATH:DP\|Deslocador:DESLOC\|Selector7~28 19 COMB LCCOMB_X23_Y14_N20 5 " "Info: 19: + IC(0.530 ns) + CELL(0.154 ns) = 9.417 ns; Loc. = LCCOMB_X23_Y14_N20; Fanout = 5; COMB Node = 'DATA_PATH:DP\|Deslocador:DESLOC\|Selector7~28'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { DATA_PATH:DP|ALU:ULA|R[23]~14065 DATA_PATH:DP|Deslocador:DESLOC|Selector7~28 } "NODE_NAME" } } { "Deslocador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Deslocador.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.224 ns) + CELL(0.053 ns) 10.694 ns DATA_PATH:DP\|Registrador:H\|guarda~1197 20 COMB LCCOMB_X18_Y13_N24 8 " "Info: 20: + IC(1.224 ns) + CELL(0.053 ns) = 10.694 ns; Loc. = LCCOMB_X18_Y13_N24; Fanout = 8; COMB Node = 'DATA_PATH:DP\|Registrador:H\|guarda~1197'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { DATA_PATH:DP|Deslocador:DESLOC|Selector7~28 DATA_PATH:DP|Registrador:H|guarda~1197 } "NODE_NAME" } } { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Registrador.sv" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.621 ns) + CELL(0.309 ns) 11.624 ns DATA_PATH:DP\|Registrador:OPC\|guarda\[23\] 21 REG LCFF_X18_Y14_N7 2 " "Info: 21: + IC(0.621 ns) + CELL(0.309 ns) = 11.624 ns; Loc. = LCFF_X18_Y14_N7; Fanout = 2; REG Node = 'DATA_PATH:DP\|Registrador:OPC\|guarda\[23\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { DATA_PATH:DP|Registrador:H|guarda~1197 DATA_PATH:DP|Registrador:OPC|guarda[23] } "NODE_NAME" } } { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.102 ns ( 26.69 % ) " "Info: Total cell delay = 3.102 ns ( 26.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.522 ns ( 73.31 % ) " "Info: Total interconnect delay = 8.522 ns ( 73.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "11.624 ns" { ROM:inst3|NEXT_INSTRUCT[18] DATA_PATH:DP|DecodificadorA:DecA|Decoder0~1491 DATA_PATH:DP|MDR:mdr|A[13]~5708 DATA_PATH:DP|MDR:mdr|A[13]~5712DUPLICATE DATA_PATH:DP|ALU:ULA|Add0~502 DATA_PATH:DP|ALU:ULA|Add0~506 DATA_PATH:DP|ALU:ULA|Add0~510 DATA_PATH:DP|ALU:ULA|Add0~514 DATA_PATH:DP|ALU:ULA|Add0~518 DATA_PATH:DP|ALU:ULA|Add0~522 DATA_PATH:DP|ALU:ULA|Add0~526 DATA_PATH:DP|ALU:ULA|Add0~530 DATA_PATH:DP|ALU:ULA|Add0~533 DATA_PATH:DP|ALU:ULA|Add1~9109 DATA_PATH:DP|ALU:ULA|Add1~9222 DATA_PATH:DP|ALU:ULA|Add1~9226 DATA_PATH:DP|ALU:ULA|Add1~9229 DATA_PATH:DP|ALU:ULA|R[23]~14065 DATA_PATH:DP|Deslocador:DESLOC|Selector7~28 DATA_PATH:DP|Registrador:H|guarda~1197 DATA_PATH:DP|Registrador:OPC|guarda[23] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "11.624 ns" { ROM:inst3|NEXT_INSTRUCT[18] {} DATA_PATH:DP|DecodificadorA:DecA|Decoder0~1491 {} DATA_PATH:DP|MDR:mdr|A[13]~5708 {} DATA_PATH:DP|MDR:mdr|A[13]~5712DUPLICATE {} DATA_PATH:DP|ALU:ULA|Add0~502 {} DATA_PATH:DP|ALU:ULA|Add0~506 {} DATA_PATH:DP|ALU:ULA|Add0~510 {} DATA_PATH:DP|ALU:ULA|Add0~514 {} DATA_PATH:DP|ALU:ULA|Add0~518 {} DATA_PATH:DP|ALU:ULA|Add0~522 {} DATA_PATH:DP|ALU:ULA|Add0~526 {} DATA_PATH:DP|ALU:ULA|Add0~530 {} DATA_PATH:DP|ALU:ULA|Add0~533 {} DATA_PATH:DP|ALU:ULA|Add1~9109 {} DATA_PATH:DP|ALU:ULA|Add1~9222 {} DATA_PATH:DP|ALU:ULA|Add1~9226 {} DATA_PATH:DP|ALU:ULA|Add1~9229 {} DATA_PATH:DP|ALU:ULA|R[23]~14065 {} DATA_PATH:DP|Deslocador:DESLOC|Selector7~28 {} DATA_PATH:DP|Registrador:H|guarda~1197 {} DATA_PATH:DP|Registrador:OPC|guarda[23] {} } { 0.000ns 1.415ns 1.659ns 0.248ns 0.834ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.601ns 0.814ns 0.000ns 0.000ns 0.576ns 0.530ns 1.224ns 0.621ns } { 0.000ns 0.366ns 0.346ns 0.272ns 0.309ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.350ns 0.209ns 0.125ns 0.053ns 0.154ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.004 ns - Smallest " "Info: - Smallest clock skew is 0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.467 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1505 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1505; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns DATA_PATH:DP\|Registrador:OPC\|guarda\[23\] 3 REG LCFF_X18_Y14_N7 2 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X18_Y14_N7; Fanout = 2; REG Node = 'DATA_PATH:DP\|Registrador:OPC\|guarda\[23\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { clk~clkctrl DATA_PATH:DP|Registrador:OPC|guarda[23] } "NODE_NAME" } } { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl DATA_PATH:DP|Registrador:OPC|guarda[23] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|Registrador:OPC|guarda[23] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.463 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1505 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1505; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.618 ns) 2.463 ns ROM:inst3\|NEXT_INSTRUCT\[18\] 3 REG LCFF_X18_Y15_N23 25 " "Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X18_Y15_N23; Fanout = 25; REG Node = 'ROM:inst3\|NEXT_INSTRUCT\[18\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { clk~clkctrl ROM:inst3|NEXT_INSTRUCT[18] } "NODE_NAME" } } { "ROM.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ROM.sv" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.76 % ) " "Info: Total cell delay = 1.472 ns ( 59.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 40.24 % ) " "Info: Total interconnect delay = 0.991 ns ( 40.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clk clk~clkctrl ROM:inst3|NEXT_INSTRUCT[18] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clk {} clk~combout {} clk~clkctrl {} ROM:inst3|NEXT_INSTRUCT[18] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl DATA_PATH:DP|Registrador:OPC|guarda[23] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|Registrador:OPC|guarda[23] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clk clk~clkctrl ROM:inst3|NEXT_INSTRUCT[18] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clk {} clk~combout {} clk~clkctrl {} ROM:inst3|NEXT_INSTRUCT[18] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "ROM.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ROM.sv" 90 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ROM.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ROM.sv" 90 -1 0 } } { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "11.624 ns" { ROM:inst3|NEXT_INSTRUCT[18] DATA_PATH:DP|DecodificadorA:DecA|Decoder0~1491 DATA_PATH:DP|MDR:mdr|A[13]~5708 DATA_PATH:DP|MDR:mdr|A[13]~5712DUPLICATE DATA_PATH:DP|ALU:ULA|Add0~502 DATA_PATH:DP|ALU:ULA|Add0~506 DATA_PATH:DP|ALU:ULA|Add0~510 DATA_PATH:DP|ALU:ULA|Add0~514 DATA_PATH:DP|ALU:ULA|Add0~518 DATA_PATH:DP|ALU:ULA|Add0~522 DATA_PATH:DP|ALU:ULA|Add0~526 DATA_PATH:DP|ALU:ULA|Add0~530 DATA_PATH:DP|ALU:ULA|Add0~533 DATA_PATH:DP|ALU:ULA|Add1~9109 DATA_PATH:DP|ALU:ULA|Add1~9222 DATA_PATH:DP|ALU:ULA|Add1~9226 DATA_PATH:DP|ALU:ULA|Add1~9229 DATA_PATH:DP|ALU:ULA|R[23]~14065 DATA_PATH:DP|Deslocador:DESLOC|Selector7~28 DATA_PATH:DP|Registrador:H|guarda~1197 DATA_PATH:DP|Registrador:OPC|guarda[23] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "11.624 ns" { ROM:inst3|NEXT_INSTRUCT[18] {} DATA_PATH:DP|DecodificadorA:DecA|Decoder0~1491 {} DATA_PATH:DP|MDR:mdr|A[13]~5708 {} DATA_PATH:DP|MDR:mdr|A[13]~5712DUPLICATE {} DATA_PATH:DP|ALU:ULA|Add0~502 {} DATA_PATH:DP|ALU:ULA|Add0~506 {} DATA_PATH:DP|ALU:ULA|Add0~510 {} DATA_PATH:DP|ALU:ULA|Add0~514 {} DATA_PATH:DP|ALU:ULA|Add0~518 {} DATA_PATH:DP|ALU:ULA|Add0~522 {} DATA_PATH:DP|ALU:ULA|Add0~526 {} DATA_PATH:DP|ALU:ULA|Add0~530 {} DATA_PATH:DP|ALU:ULA|Add0~533 {} DATA_PATH:DP|ALU:ULA|Add1~9109 {} DATA_PATH:DP|ALU:ULA|Add1~9222 {} DATA_PATH:DP|ALU:ULA|Add1~9226 {} DATA_PATH:DP|ALU:ULA|Add1~9229 {} DATA_PATH:DP|ALU:ULA|R[23]~14065 {} DATA_PATH:DP|Deslocador:DESLOC|Selector7~28 {} DATA_PATH:DP|Registrador:H|guarda~1197 {} DATA_PATH:DP|Registrador:OPC|guarda[23] {} } { 0.000ns 1.415ns 1.659ns 0.248ns 0.834ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.601ns 0.814ns 0.000ns 0.000ns 0.576ns 0.530ns 1.224ns 0.621ns } { 0.000ns 0.366ns 0.346ns 0.272ns 0.309ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.350ns 0.209ns 0.125ns 0.053ns 0.154ns 0.053ns 0.309ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl DATA_PATH:DP|Registrador:OPC|guarda[23] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|Registrador:OPC|guarda[23] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clk clk~clkctrl ROM:inst3|NEXT_INSTRUCT[18] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clk {} clk~combout {} clk~clkctrl {} ROM:inst3|NEXT_INSTRUCT[18] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "DATA_PATH:DP\|Registrador:CPP\|guarda\[12\] reset clk 14.201 ns register " "Info: tsu for register \"DATA_PATH:DP\|Registrador:CPP\|guarda\[12\]\" (data pin = \"reset\", clock pin = \"clk\") is 14.201 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.563 ns + Longest pin register " "Info: + Longest pin to register delay is 16.563 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns reset 1 PIN PIN_N4 182 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N4; Fanout = 182; PIN Node = 'reset'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 520 2840 2856 688 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.776 ns) + CELL(0.228 ns) 6.858 ns DATA_PATH:DP\|MDR:mdr\|B\[31\]~31 2 COMB LCCOMB_X18_Y16_N20 37 " "Info: 2: + IC(5.776 ns) + CELL(0.228 ns) = 6.858 ns; Loc. = LCCOMB_X18_Y16_N20; Fanout = 37; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|B\[31\]~31'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.004 ns" { reset DATA_PATH:DP|MDR:mdr|B[31]~31 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MDR.sv" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.492 ns) + CELL(0.053 ns) 8.403 ns DATA_PATH:DP\|PC:pc\|B\[3\]~6298DUPLICATE 3 COMB LCCOMB_X17_Y17_N22 4 " "Info: 3: + IC(1.492 ns) + CELL(0.053 ns) = 8.403 ns; Loc. = LCCOMB_X17_Y17_N22; Fanout = 4; COMB Node = 'DATA_PATH:DP\|PC:pc\|B\[3\]~6298DUPLICATE'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { DATA_PATH:DP|MDR:mdr|B[31]~31 DATA_PATH:DP|PC:pc|B[3]~6298DUPLICATE } "NODE_NAME" } } { "PC.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.371 ns) 9.887 ns DATA_PATH:DP\|ALU:ULA\|Add0~461 4 COMB LCCOMB_X21_Y15_N6 2 " "Info: 4: + IC(1.113 ns) + CELL(0.371 ns) = 9.887 ns; Loc. = LCCOMB_X21_Y15_N6; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~461'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { DATA_PATH:DP|PC:pc|B[3]~6298DUPLICATE DATA_PATH:DP|ALU:ULA|Add0~461 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.053 ns) 10.795 ns DATA_PATH:DP\|ALU:ULA\|Add1~9127 5 COMB LCCOMB_X17_Y17_N8 2 " "Info: 5: + IC(0.855 ns) + CELL(0.053 ns) = 10.795 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9127'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.908 ns" { DATA_PATH:DP|ALU:ULA|Add0~461 DATA_PATH:DP|ALU:ULA|Add1~9127 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.309 ns) 11.841 ns DATA_PATH:DP\|ALU:ULA\|Add1~9150 6 COMB LCCOMB_X22_Y17_N8 2 " "Info: 6: + IC(0.737 ns) + CELL(0.309 ns) = 11.841 ns; Loc. = LCCOMB_X22_Y17_N8; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9150'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { DATA_PATH:DP|ALU:ULA|Add1~9127 DATA_PATH:DP|ALU:ULA|Add1~9150 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.876 ns DATA_PATH:DP\|ALU:ULA\|Add1~9154 7 COMB LCCOMB_X22_Y17_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 11.876 ns; Loc. = LCCOMB_X22_Y17_N10; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9154'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9150 DATA_PATH:DP|ALU:ULA|Add1~9154 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.911 ns DATA_PATH:DP\|ALU:ULA\|Add1~9158 8 COMB LCCOMB_X22_Y17_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 11.911 ns; Loc. = LCCOMB_X22_Y17_N12; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9158'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9154 DATA_PATH:DP|ALU:ULA|Add1~9158 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 12.007 ns DATA_PATH:DP\|ALU:ULA\|Add1~9162 9 COMB LCCOMB_X22_Y17_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 12.007 ns; Loc. = LCCOMB_X22_Y17_N14; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9162'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { DATA_PATH:DP|ALU:ULA|Add1~9158 DATA_PATH:DP|ALU:ULA|Add1~9162 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.042 ns DATA_PATH:DP\|ALU:ULA\|Add1~9166 10 COMB LCCOMB_X22_Y17_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 12.042 ns; Loc. = LCCOMB_X22_Y17_N16; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9166'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9162 DATA_PATH:DP|ALU:ULA|Add1~9166 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.077 ns DATA_PATH:DP\|ALU:ULA\|Add1~9170 11 COMB LCCOMB_X22_Y17_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 12.077 ns; Loc. = LCCOMB_X22_Y17_N18; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9170'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9166 DATA_PATH:DP|ALU:ULA|Add1~9170 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.112 ns DATA_PATH:DP\|ALU:ULA\|Add1~9174 12 COMB LCCOMB_X22_Y17_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 12.112 ns; Loc. = LCCOMB_X22_Y17_N20; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9174'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9170 DATA_PATH:DP|ALU:ULA|Add1~9174 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.147 ns DATA_PATH:DP\|ALU:ULA\|Add1~9178 13 COMB LCCOMB_X22_Y17_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 12.147 ns; Loc. = LCCOMB_X22_Y17_N22; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9178'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9174 DATA_PATH:DP|ALU:ULA|Add1~9178 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.182 ns DATA_PATH:DP\|ALU:ULA\|Add1~9182 14 COMB LCCOMB_X22_Y17_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 12.182 ns; Loc. = LCCOMB_X22_Y17_N24; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9182'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9178 DATA_PATH:DP|ALU:ULA|Add1~9182 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.217 ns DATA_PATH:DP\|ALU:ULA\|Add1~9186 15 COMB LCCOMB_X22_Y17_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 12.217 ns; Loc. = LCCOMB_X22_Y17_N26; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9186'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9182 DATA_PATH:DP|ALU:ULA|Add1~9186 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 12.342 ns DATA_PATH:DP\|ALU:ULA\|Add1~9189 16 COMB LCCOMB_X22_Y17_N28 1 " "Info: 16: + IC(0.000 ns) + CELL(0.125 ns) = 12.342 ns; Loc. = LCCOMB_X22_Y17_N28; Fanout = 1; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9189'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add1~9186 DATA_PATH:DP|ALU:ULA|Add1~9189 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.053 ns) 13.401 ns DATA_PATH:DP\|ALU:ULA\|R\[13\]~14101 17 COMB LCCOMB_X22_Y14_N22 4 " "Info: 17: + IC(1.006 ns) + CELL(0.053 ns) = 13.401 ns; Loc. = LCCOMB_X22_Y14_N22; Fanout = 4; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|R\[13\]~14101'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { DATA_PATH:DP|ALU:ULA|Add1~9189 DATA_PATH:DP|ALU:ULA|R[13]~14101 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.806 ns) + CELL(0.053 ns) 14.260 ns DATA_PATH:DP\|Deslocador:DESLOC\|Selector18~94 18 COMB LCCOMB_X25_Y16_N18 5 " "Info: 18: + IC(0.806 ns) + CELL(0.053 ns) = 14.260 ns; Loc. = LCCOMB_X25_Y16_N18; Fanout = 5; COMB Node = 'DATA_PATH:DP\|Deslocador:DESLOC\|Selector18~94'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { DATA_PATH:DP|ALU:ULA|R[13]~14101 DATA_PATH:DP|Deslocador:DESLOC|Selector18~94 } "NODE_NAME" } } { "Deslocador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Deslocador.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.053 ns) 15.474 ns DATA_PATH:DP\|Registrador:H\|guarda~1208 19 COMB LCCOMB_X21_Y18_N10 8 " "Info: 19: + IC(1.161 ns) + CELL(0.053 ns) = 15.474 ns; Loc. = LCCOMB_X21_Y18_N10; Fanout = 8; COMB Node = 'DATA_PATH:DP\|Registrador:H\|guarda~1208'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { DATA_PATH:DP|Deslocador:DESLOC|Selector18~94 DATA_PATH:DP|Registrador:H|guarda~1208 } "NODE_NAME" } } { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Registrador.sv" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.309 ns) 16.563 ns DATA_PATH:DP\|Registrador:CPP\|guarda\[12\] 20 REG LCFF_X17_Y18_N9 2 " "Info: 20: + IC(0.780 ns) + CELL(0.309 ns) = 16.563 ns; Loc. = LCFF_X17_Y18_N9; Fanout = 2; REG Node = 'DATA_PATH:DP\|Registrador:CPP\|guarda\[12\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.089 ns" { DATA_PATH:DP|Registrador:H|guarda~1208 DATA_PATH:DP|Registrador:CPP|guarda[12] } "NODE_NAME" } } { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.837 ns ( 17.13 % ) " "Info: Total cell delay = 2.837 ns ( 17.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.726 ns ( 82.87 % ) " "Info: Total interconnect delay = 13.726 ns ( 82.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "16.563 ns" { reset DATA_PATH:DP|MDR:mdr|B[31]~31 DATA_PATH:DP|PC:pc|B[3]~6298DUPLICATE DATA_PATH:DP|ALU:ULA|Add0~461 DATA_PATH:DP|ALU:ULA|Add1~9127 DATA_PATH:DP|ALU:ULA|Add1~9150 DATA_PATH:DP|ALU:ULA|Add1~9154 DATA_PATH:DP|ALU:ULA|Add1~9158 DATA_PATH:DP|ALU:ULA|Add1~9162 DATA_PATH:DP|ALU:ULA|Add1~9166 DATA_PATH:DP|ALU:ULA|Add1~9170 DATA_PATH:DP|ALU:ULA|Add1~9174 DATA_PATH:DP|ALU:ULA|Add1~9178 DATA_PATH:DP|ALU:ULA|Add1~9182 DATA_PATH:DP|ALU:ULA|Add1~9186 DATA_PATH:DP|ALU:ULA|Add1~9189 DATA_PATH:DP|ALU:ULA|R[13]~14101 DATA_PATH:DP|Deslocador:DESLOC|Selector18~94 DATA_PATH:DP|Registrador:H|guarda~1208 DATA_PATH:DP|Registrador:CPP|guarda[12] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "16.563 ns" { reset {} reset~combout {} DATA_PATH:DP|MDR:mdr|B[31]~31 {} DATA_PATH:DP|PC:pc|B[3]~6298DUPLICATE {} DATA_PATH:DP|ALU:ULA|Add0~461 {} DATA_PATH:DP|ALU:ULA|Add1~9127 {} DATA_PATH:DP|ALU:ULA|Add1~9150 {} DATA_PATH:DP|ALU:ULA|Add1~9154 {} DATA_PATH:DP|ALU:ULA|Add1~9158 {} DATA_PATH:DP|ALU:ULA|Add1~9162 {} DATA_PATH:DP|ALU:ULA|Add1~9166 {} DATA_PATH:DP|ALU:ULA|Add1~9170 {} DATA_PATH:DP|ALU:ULA|Add1~9174 {} DATA_PATH:DP|ALU:ULA|Add1~9178 {} DATA_PATH:DP|ALU:ULA|Add1~9182 {} DATA_PATH:DP|ALU:ULA|Add1~9186 {} DATA_PATH:DP|ALU:ULA|Add1~9189 {} DATA_PATH:DP|ALU:ULA|R[13]~14101 {} DATA_PATH:DP|Deslocador:DESLOC|Selector18~94 {} DATA_PATH:DP|Registrador:H|guarda~1208 {} DATA_PATH:DP|Registrador:CPP|guarda[12] {} } { 0.000ns 0.000ns 5.776ns 1.492ns 1.113ns 0.855ns 0.737ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.006ns 0.806ns 1.161ns 0.780ns } { 0.000ns 0.854ns 0.228ns 0.053ns 0.371ns 0.053ns 0.309ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.053ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.452 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1505 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1505; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.618 ns) 2.452 ns DATA_PATH:DP\|Registrador:CPP\|guarda\[12\] 3 REG LCFF_X17_Y18_N9 2 " "Info: 3: + IC(0.637 ns) + CELL(0.618 ns) = 2.452 ns; Loc. = LCFF_X17_Y18_N9; Fanout = 2; REG Node = 'DATA_PATH:DP\|Registrador:CPP\|guarda\[12\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { clk~clkctrl DATA_PATH:DP|Registrador:CPP|guarda[12] } "NODE_NAME" } } { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 60.03 % ) " "Info: Total cell delay = 1.472 ns ( 60.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.980 ns ( 39.97 % ) " "Info: Total interconnect delay = 0.980 ns ( 39.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.452 ns" { clk clk~clkctrl DATA_PATH:DP|Registrador:CPP|guarda[12] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.452 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|Registrador:CPP|guarda[12] {} } { 0.000ns 0.000ns 0.343ns 0.637ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "16.563 ns" { reset DATA_PATH:DP|MDR:mdr|B[31]~31 DATA_PATH:DP|PC:pc|B[3]~6298DUPLICATE DATA_PATH:DP|ALU:ULA|Add0~461 DATA_PATH:DP|ALU:ULA|Add1~9127 DATA_PATH:DP|ALU:ULA|Add1~9150 DATA_PATH:DP|ALU:ULA|Add1~9154 DATA_PATH:DP|ALU:ULA|Add1~9158 DATA_PATH:DP|ALU:ULA|Add1~9162 DATA_PATH:DP|ALU:ULA|Add1~9166 DATA_PATH:DP|ALU:ULA|Add1~9170 DATA_PATH:DP|ALU:ULA|Add1~9174 DATA_PATH:DP|ALU:ULA|Add1~9178 DATA_PATH:DP|ALU:ULA|Add1~9182 DATA_PATH:DP|ALU:ULA|Add1~9186 DATA_PATH:DP|ALU:ULA|Add1~9189 DATA_PATH:DP|ALU:ULA|R[13]~14101 DATA_PATH:DP|Deslocador:DESLOC|Selector18~94 DATA_PATH:DP|Registrador:H|guarda~1208 DATA_PATH:DP|Registrador:CPP|guarda[12] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "16.563 ns" { reset {} reset~combout {} DATA_PATH:DP|MDR:mdr|B[31]~31 {} DATA_PATH:DP|PC:pc|B[3]~6298DUPLICATE {} DATA_PATH:DP|ALU:ULA|Add0~461 {} DATA_PATH:DP|ALU:ULA|Add1~9127 {} DATA_PATH:DP|ALU:ULA|Add1~9150 {} DATA_PATH:DP|ALU:ULA|Add1~9154 {} DATA_PATH:DP|ALU:ULA|Add1~9158 {} DATA_PATH:DP|ALU:ULA|Add1~9162 {} DATA_PATH:DP|ALU:ULA|Add1~9166 {} DATA_PATH:DP|ALU:ULA|Add1~9170 {} DATA_PATH:DP|ALU:ULA|Add1~9174 {} DATA_PATH:DP|ALU:ULA|Add1~9178 {} DATA_PATH:DP|ALU:ULA|Add1~9182 {} DATA_PATH:DP|ALU:ULA|Add1~9186 {} DATA_PATH:DP|ALU:ULA|Add1~9189 {} DATA_PATH:DP|ALU:ULA|R[13]~14101 {} DATA_PATH:DP|Deslocador:DESLOC|Selector18~94 {} DATA_PATH:DP|Registrador:H|guarda~1208 {} DATA_PATH:DP|Registrador:CPP|guarda[12] {} } { 0.000ns 0.000ns 5.776ns 1.492ns 1.113ns 0.855ns 0.737ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.006ns 0.806ns 1.161ns 0.780ns } { 0.000ns 0.854ns 0.228ns 0.053ns 0.371ns 0.053ns 0.309ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.053ns 0.053ns 0.309ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.452 ns" { clk clk~clkctrl DATA_PATH:DP|Registrador:CPP|guarda[12] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.452 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|Registrador:CPP|guarda[12] {} } { 0.000ns 0.000ns 0.343ns 0.637ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Z ROM:inst3\|NEXT_INSTRUCT\[18\] 17.511 ns register " "Info: tco from clock \"clk\" to destination pin \"Z\" through register \"ROM:inst3\|NEXT_INSTRUCT\[18\]\" is 17.511 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.463 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1505 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1505; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.618 ns) 2.463 ns ROM:inst3\|NEXT_INSTRUCT\[18\] 3 REG LCFF_X18_Y15_N23 25 " "Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X18_Y15_N23; Fanout = 25; REG Node = 'ROM:inst3\|NEXT_INSTRUCT\[18\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { clk~clkctrl ROM:inst3|NEXT_INSTRUCT[18] } "NODE_NAME" } } { "ROM.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ROM.sv" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.76 % ) " "Info: Total cell delay = 1.472 ns ( 59.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 40.24 % ) " "Info: Total interconnect delay = 0.991 ns ( 40.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clk clk~clkctrl ROM:inst3|NEXT_INSTRUCT[18] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clk {} clk~combout {} clk~clkctrl {} ROM:inst3|NEXT_INSTRUCT[18] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "ROM.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ROM.sv" 90 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.954 ns + Longest register pin " "Info: + Longest register to pin delay is 14.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ROM:inst3\|NEXT_INSTRUCT\[18\] 1 REG LCFF_X18_Y15_N23 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y15_N23; Fanout = 25; REG Node = 'ROM:inst3\|NEXT_INSTRUCT\[18\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM:inst3|NEXT_INSTRUCT[18] } "NODE_NAME" } } { "ROM.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ROM.sv" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.415 ns) + CELL(0.366 ns) 1.781 ns DATA_PATH:DP\|DecodificadorA:DecA\|Decoder0~1491 2 COMB LCCOMB_X18_Y15_N20 33 " "Info: 2: + IC(1.415 ns) + CELL(0.366 ns) = 1.781 ns; Loc. = LCCOMB_X18_Y15_N20; Fanout = 33; COMB Node = 'DATA_PATH:DP\|DecodificadorA:DecA\|Decoder0~1491'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.781 ns" { ROM:inst3|NEXT_INSTRUCT[18] DATA_PATH:DP|DecodificadorA:DecA|Decoder0~1491 } "NODE_NAME" } } { "DecodificadorA.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/DecodificadorA.sv" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.659 ns) + CELL(0.346 ns) 3.786 ns DATA_PATH:DP\|MDR:mdr\|A\[27\]~5638 3 COMB LCCOMB_X23_Y18_N16 1 " "Info: 3: + IC(1.659 ns) + CELL(0.346 ns) = 3.786 ns; Loc. = LCCOMB_X23_Y18_N16; Fanout = 1; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[27\]~5638'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.005 ns" { DATA_PATH:DP|DecodificadorA:DecA|Decoder0~1491 DATA_PATH:DP|MDR:mdr|A[27]~5638 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.225 ns) 4.751 ns DATA_PATH:DP\|MDR:mdr\|A\[27\]~5641 4 COMB LCCOMB_X26_Y16_N18 2 " "Info: 4: + IC(0.740 ns) + CELL(0.225 ns) = 4.751 ns; Loc. = LCCOMB_X26_Y16_N18; Fanout = 2; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[27\]~5641'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.965 ns" { DATA_PATH:DP|MDR:mdr|A[27]~5638 DATA_PATH:DP|MDR:mdr|A[27]~5641 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.225 ns) 5.208 ns DATA_PATH:DP\|MDR:mdr\|A\[27\]~5642 5 COMB LCCOMB_X26_Y16_N6 7 " "Info: 5: + IC(0.232 ns) + CELL(0.225 ns) = 5.208 ns; Loc. = LCCOMB_X26_Y16_N6; Fanout = 7; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[27\]~5642'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.457 ns" { DATA_PATH:DP|MDR:mdr|A[27]~5641 DATA_PATH:DP|MDR:mdr|A[27]~5642 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.371 ns) 6.411 ns DATA_PATH:DP\|ALU:ULA\|Add0~557 6 COMB LCCOMB_X21_Y14_N22 2 " "Info: 6: + IC(0.832 ns) + CELL(0.371 ns) = 6.411 ns; Loc. = LCCOMB_X21_Y14_N22; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~557'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.203 ns" { DATA_PATH:DP|MDR:mdr|A[27]~5642 DATA_PATH:DP|ALU:ULA|Add0~557 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.792 ns) + CELL(0.225 ns) 7.428 ns DATA_PATH:DP\|ALU:ULA\|Add1~9103 7 COMB LCCOMB_X26_Y16_N24 2 " "Info: 7: + IC(0.792 ns) + CELL(0.225 ns) = 7.428 ns; Loc. = LCCOMB_X26_Y16_N24; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9103'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.017 ns" { DATA_PATH:DP|ALU:ULA|Add0~557 DATA_PATH:DP|ALU:ULA|Add1~9103 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.788 ns) + CELL(0.309 ns) 8.525 ns DATA_PATH:DP\|ALU:ULA\|Add1~9246 8 COMB LCCOMB_X22_Y15_N8 2 " "Info: 8: + IC(0.788 ns) + CELL(0.309 ns) = 8.525 ns; Loc. = LCCOMB_X22_Y15_N8; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9246'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.097 ns" { DATA_PATH:DP|ALU:ULA|Add1~9103 DATA_PATH:DP|ALU:ULA|Add1~9246 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.560 ns DATA_PATH:DP\|ALU:ULA\|Add1~9251 9 COMB LCCOMB_X22_Y15_N10 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 8.560 ns; Loc. = LCCOMB_X22_Y15_N10; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9251'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9246 DATA_PATH:DP|ALU:ULA|Add1~9251 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.595 ns DATA_PATH:DP\|ALU:ULA\|Add1~9258 10 COMB LCCOMB_X22_Y15_N12 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 8.595 ns; Loc. = LCCOMB_X22_Y15_N12; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9258'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9251 DATA_PATH:DP|ALU:ULA|Add1~9258 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 8.720 ns DATA_PATH:DP\|ALU:ULA\|Add1~9261 11 COMB LCCOMB_X22_Y15_N14 2 " "Info: 11: + IC(0.000 ns) + CELL(0.125 ns) = 8.720 ns; Loc. = LCCOMB_X22_Y15_N14; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9261'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add1~9258 DATA_PATH:DP|ALU:ULA|Add1~9261 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.272 ns) 9.887 ns DATA_PATH:DP\|ALU:ULA\|Equal0~146 12 COMB LCCOMB_X21_Y13_N4 1 " "Info: 12: + IC(0.895 ns) + CELL(0.272 ns) = 9.887 ns; Loc. = LCCOMB_X21_Y13_N4; Fanout = 1; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Equal0~146'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { DATA_PATH:DP|ALU:ULA|Add1~9261 DATA_PATH:DP|ALU:ULA|Equal0~146 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.541 ns) + CELL(0.272 ns) 10.700 ns DATA_PATH:DP\|ALU:ULA\|Equal0~152 13 COMB LCCOMB_X23_Y13_N6 2 " "Info: 13: + IC(0.541 ns) + CELL(0.272 ns) = 10.700 ns; Loc. = LCCOMB_X23_Y13_N6; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Equal0~152'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { DATA_PATH:DP|ALU:ULA|Equal0~146 DATA_PATH:DP|ALU:ULA|Equal0~152 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.120 ns) + CELL(2.134 ns) 14.954 ns Z 14 PIN PIN_R18 0 " "Info: 14: + IC(2.120 ns) + CELL(2.134 ns) = 14.954 ns; Loc. = PIN_R18; Fanout = 0; PIN Node = 'Z'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.254 ns" { DATA_PATH:DP|ALU:ULA|Equal0~152 Z } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 1208 3720 3736 1384 "Z" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.940 ns ( 33.03 % ) " "Info: Total cell delay = 4.940 ns ( 33.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.014 ns ( 66.97 % ) " "Info: Total interconnect delay = 10.014 ns ( 66.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "14.954 ns" { ROM:inst3|NEXT_INSTRUCT[18] DATA_PATH:DP|DecodificadorA:DecA|Decoder0~1491 DATA_PATH:DP|MDR:mdr|A[27]~5638 DATA_PATH:DP|MDR:mdr|A[27]~5641 DATA_PATH:DP|MDR:mdr|A[27]~5642 DATA_PATH:DP|ALU:ULA|Add0~557 DATA_PATH:DP|ALU:ULA|Add1~9103 DATA_PATH:DP|ALU:ULA|Add1~9246 DATA_PATH:DP|ALU:ULA|Add1~9251 DATA_PATH:DP|ALU:ULA|Add1~9258 DATA_PATH:DP|ALU:ULA|Add1~9261 DATA_PATH:DP|ALU:ULA|Equal0~146 DATA_PATH:DP|ALU:ULA|Equal0~152 Z } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "14.954 ns" { ROM:inst3|NEXT_INSTRUCT[18] {} DATA_PATH:DP|DecodificadorA:DecA|Decoder0~1491 {} DATA_PATH:DP|MDR:mdr|A[27]~5638 {} DATA_PATH:DP|MDR:mdr|A[27]~5641 {} DATA_PATH:DP|MDR:mdr|A[27]~5642 {} DATA_PATH:DP|ALU:ULA|Add0~557 {} DATA_PATH:DP|ALU:ULA|Add1~9103 {} DATA_PATH:DP|ALU:ULA|Add1~9246 {} DATA_PATH:DP|ALU:ULA|Add1~9251 {} DATA_PATH:DP|ALU:ULA|Add1~9258 {} DATA_PATH:DP|ALU:ULA|Add1~9261 {} DATA_PATH:DP|ALU:ULA|Equal0~146 {} DATA_PATH:DP|ALU:ULA|Equal0~152 {} Z {} } { 0.000ns 1.415ns 1.659ns 0.740ns 0.232ns 0.832ns 0.792ns 0.788ns 0.000ns 0.000ns 0.000ns 0.895ns 0.541ns 2.120ns } { 0.000ns 0.366ns 0.346ns 0.225ns 0.225ns 0.371ns 0.225ns 0.309ns 0.035ns 0.035ns 0.125ns 0.272ns 0.272ns 2.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clk clk~clkctrl ROM:inst3|NEXT_INSTRUCT[18] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clk {} clk~combout {} clk~clkctrl {} ROM:inst3|NEXT_INSTRUCT[18] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "14.954 ns" { ROM:inst3|NEXT_INSTRUCT[18] DATA_PATH:DP|DecodificadorA:DecA|Decoder0~1491 DATA_PATH:DP|MDR:mdr|A[27]~5638 DATA_PATH:DP|MDR:mdr|A[27]~5641 DATA_PATH:DP|MDR:mdr|A[27]~5642 DATA_PATH:DP|ALU:ULA|Add0~557 DATA_PATH:DP|ALU:ULA|Add1~9103 DATA_PATH:DP|ALU:ULA|Add1~9246 DATA_PATH:DP|ALU:ULA|Add1~9251 DATA_PATH:DP|ALU:ULA|Add1~9258 DATA_PATH:DP|ALU:ULA|Add1~9261 DATA_PATH:DP|ALU:ULA|Equal0~146 DATA_PATH:DP|ALU:ULA|Equal0~152 Z } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "14.954 ns" { ROM:inst3|NEXT_INSTRUCT[18] {} DATA_PATH:DP|DecodificadorA:DecA|Decoder0~1491 {} DATA_PATH:DP|MDR:mdr|A[27]~5638 {} DATA_PATH:DP|MDR:mdr|A[27]~5641 {} DATA_PATH:DP|MDR:mdr|A[27]~5642 {} DATA_PATH:DP|ALU:ULA|Add0~557 {} DATA_PATH:DP|ALU:ULA|Add1~9103 {} DATA_PATH:DP|ALU:ULA|Add1~9246 {} DATA_PATH:DP|ALU:ULA|Add1~9251 {} DATA_PATH:DP|ALU:ULA|Add1~9258 {} DATA_PATH:DP|ALU:ULA|Add1~9261 {} DATA_PATH:DP|ALU:ULA|Equal0~146 {} DATA_PATH:DP|ALU:ULA|Equal0~152 {} Z {} } { 0.000ns 1.415ns 1.659ns 0.740ns 0.232ns 0.832ns 0.792ns 0.788ns 0.000ns 0.000ns 0.000ns 0.895ns 0.541ns 2.120ns } { 0.000ns 0.366ns 0.346ns 0.225ns 0.225ns 0.371ns 0.225ns 0.309ns 0.035ns 0.035ns 0.125ns 0.272ns 0.272ns 2.134ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "reset Z 19.932 ns Longest " "Info: Longest tpd from source pin \"reset\" to destination pin \"Z\" is 19.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns reset 1 PIN PIN_N4 182 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N4; Fanout = 182; PIN Node = 'reset'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 520 2840 2856 688 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.776 ns) + CELL(0.228 ns) 6.858 ns DATA_PATH:DP\|MDR:mdr\|B\[31\]~31 2 COMB LCCOMB_X18_Y16_N20 37 " "Info: 2: + IC(5.776 ns) + CELL(0.228 ns) = 6.858 ns; Loc. = LCCOMB_X18_Y16_N20; Fanout = 37; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|B\[31\]~31'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.004 ns" { reset DATA_PATH:DP|MDR:mdr|B[31]~31 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MDR.sv" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.492 ns) + CELL(0.053 ns) 8.403 ns DATA_PATH:DP\|PC:pc\|B\[3\]~6298DUPLICATE 3 COMB LCCOMB_X17_Y17_N22 4 " "Info: 3: + IC(1.492 ns) + CELL(0.053 ns) = 8.403 ns; Loc. = LCCOMB_X17_Y17_N22; Fanout = 4; COMB Node = 'DATA_PATH:DP\|PC:pc\|B\[3\]~6298DUPLICATE'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { DATA_PATH:DP|MDR:mdr|B[31]~31 DATA_PATH:DP|PC:pc|B[3]~6298DUPLICATE } "NODE_NAME" } } { "PC.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.371 ns) 9.887 ns DATA_PATH:DP\|ALU:ULA\|Add0~461 4 COMB LCCOMB_X21_Y15_N6 2 " "Info: 4: + IC(1.113 ns) + CELL(0.371 ns) = 9.887 ns; Loc. = LCCOMB_X21_Y15_N6; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~461'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { DATA_PATH:DP|PC:pc|B[3]~6298DUPLICATE DATA_PATH:DP|ALU:ULA|Add0~461 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.053 ns) 10.795 ns DATA_PATH:DP\|ALU:ULA\|Add1~9127 5 COMB LCCOMB_X17_Y17_N8 2 " "Info: 5: + IC(0.855 ns) + CELL(0.053 ns) = 10.795 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9127'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.908 ns" { DATA_PATH:DP|ALU:ULA|Add0~461 DATA_PATH:DP|ALU:ULA|Add1~9127 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.309 ns) 11.841 ns DATA_PATH:DP\|ALU:ULA\|Add1~9150 6 COMB LCCOMB_X22_Y17_N8 2 " "Info: 6: + IC(0.737 ns) + CELL(0.309 ns) = 11.841 ns; Loc. = LCCOMB_X22_Y17_N8; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9150'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { DATA_PATH:DP|ALU:ULA|Add1~9127 DATA_PATH:DP|ALU:ULA|Add1~9150 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.876 ns DATA_PATH:DP\|ALU:ULA\|Add1~9154 7 COMB LCCOMB_X22_Y17_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 11.876 ns; Loc. = LCCOMB_X22_Y17_N10; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9154'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9150 DATA_PATH:DP|ALU:ULA|Add1~9154 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.911 ns DATA_PATH:DP\|ALU:ULA\|Add1~9158 8 COMB LCCOMB_X22_Y17_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 11.911 ns; Loc. = LCCOMB_X22_Y17_N12; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9158'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9154 DATA_PATH:DP|ALU:ULA|Add1~9158 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 12.007 ns DATA_PATH:DP\|ALU:ULA\|Add1~9162 9 COMB LCCOMB_X22_Y17_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 12.007 ns; Loc. = LCCOMB_X22_Y17_N14; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9162'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { DATA_PATH:DP|ALU:ULA|Add1~9158 DATA_PATH:DP|ALU:ULA|Add1~9162 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.042 ns DATA_PATH:DP\|ALU:ULA\|Add1~9166 10 COMB LCCOMB_X22_Y17_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 12.042 ns; Loc. = LCCOMB_X22_Y17_N16; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9166'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9162 DATA_PATH:DP|ALU:ULA|Add1~9166 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.077 ns DATA_PATH:DP\|ALU:ULA\|Add1~9170 11 COMB LCCOMB_X22_Y17_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 12.077 ns; Loc. = LCCOMB_X22_Y17_N18; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9170'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9166 DATA_PATH:DP|ALU:ULA|Add1~9170 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.112 ns DATA_PATH:DP\|ALU:ULA\|Add1~9174 12 COMB LCCOMB_X22_Y17_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 12.112 ns; Loc. = LCCOMB_X22_Y17_N20; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9174'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9170 DATA_PATH:DP|ALU:ULA|Add1~9174 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.147 ns DATA_PATH:DP\|ALU:ULA\|Add1~9178 13 COMB LCCOMB_X22_Y17_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 12.147 ns; Loc. = LCCOMB_X22_Y17_N22; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9178'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9174 DATA_PATH:DP|ALU:ULA|Add1~9178 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.182 ns DATA_PATH:DP\|ALU:ULA\|Add1~9182 14 COMB LCCOMB_X22_Y17_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 12.182 ns; Loc. = LCCOMB_X22_Y17_N24; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9182'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9178 DATA_PATH:DP|ALU:ULA|Add1~9182 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.217 ns DATA_PATH:DP\|ALU:ULA\|Add1~9186 15 COMB LCCOMB_X22_Y17_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 12.217 ns; Loc. = LCCOMB_X22_Y17_N26; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9186'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9182 DATA_PATH:DP|ALU:ULA|Add1~9186 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.252 ns DATA_PATH:DP\|ALU:ULA\|Add1~9190 16 COMB LCCOMB_X22_Y17_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 12.252 ns; Loc. = LCCOMB_X22_Y17_N28; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9190'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9186 DATA_PATH:DP|ALU:ULA|Add1~9190 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 12.452 ns DATA_PATH:DP\|ALU:ULA\|Add1~9194 17 COMB LCCOMB_X22_Y17_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.200 ns) = 12.452 ns; Loc. = LCCOMB_X22_Y17_N30; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9194'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { DATA_PATH:DP|ALU:ULA|Add1~9190 DATA_PATH:DP|ALU:ULA|Add1~9194 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 12.577 ns DATA_PATH:DP\|ALU:ULA\|Add1~9197 18 COMB LCCOMB_X22_Y16_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.125 ns) = 12.577 ns; Loc. = LCCOMB_X22_Y16_N0; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9197'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add1~9194 DATA_PATH:DP|ALU:ULA|Add1~9197 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.183 ns) + CELL(0.225 ns) 13.985 ns DATA_PATH:DP\|ALU:ULA\|Equal0~147 19 COMB LCCOMB_X19_Y11_N16 1 " "Info: 19: + IC(1.183 ns) + CELL(0.225 ns) = 13.985 ns; Loc. = LCCOMB_X19_Y11_N16; Fanout = 1; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Equal0~147'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.408 ns" { DATA_PATH:DP|ALU:ULA|Add1~9197 DATA_PATH:DP|ALU:ULA|Equal0~147 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.053 ns) 14.847 ns DATA_PATH:DP\|ALU:ULA\|Equal0~153 20 COMB LCCOMB_X23_Y13_N26 1 " "Info: 20: + IC(0.809 ns) + CELL(0.053 ns) = 14.847 ns; Loc. = LCCOMB_X23_Y13_N26; Fanout = 1; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Equal0~153'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { DATA_PATH:DP|ALU:ULA|Equal0~147 DATA_PATH:DP|ALU:ULA|Equal0~153 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.228 ns) 15.320 ns DATA_PATH:DP\|ALU:ULA\|Equal0~156 21 COMB LCCOMB_X23_Y13_N8 1 " "Info: 21: + IC(0.245 ns) + CELL(0.228 ns) = 15.320 ns; Loc. = LCCOMB_X23_Y13_N8; Fanout = 1; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Equal0~156'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { DATA_PATH:DP|ALU:ULA|Equal0~153 DATA_PATH:DP|ALU:ULA|Equal0~156 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.204 ns) + CELL(0.154 ns) 15.678 ns DATA_PATH:DP\|ALU:ULA\|Equal0~152 22 COMB LCCOMB_X23_Y13_N6 2 " "Info: 22: + IC(0.204 ns) + CELL(0.154 ns) = 15.678 ns; Loc. = LCCOMB_X23_Y13_N6; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Equal0~152'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { DATA_PATH:DP|ALU:ULA|Equal0~156 DATA_PATH:DP|ALU:ULA|Equal0~152 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.120 ns) + CELL(2.134 ns) 19.932 ns Z 23 PIN PIN_R18 0 " "Info: 23: + IC(2.120 ns) + CELL(2.134 ns) = 19.932 ns; Loc. = PIN_R18; Fanout = 0; PIN Node = 'Z'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.254 ns" { DATA_PATH:DP|ALU:ULA|Equal0~152 Z } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 1208 3720 3736 1384 "Z" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.398 ns ( 27.08 % ) " "Info: Total cell delay = 5.398 ns ( 27.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.534 ns ( 72.92 % ) " "Info: Total interconnect delay = 14.534 ns ( 72.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "19.932 ns" { reset DATA_PATH:DP|MDR:mdr|B[31]~31 DATA_PATH:DP|PC:pc|B[3]~6298DUPLICATE DATA_PATH:DP|ALU:ULA|Add0~461 DATA_PATH:DP|ALU:ULA|Add1~9127 DATA_PATH:DP|ALU:ULA|Add1~9150 DATA_PATH:DP|ALU:ULA|Add1~9154 DATA_PATH:DP|ALU:ULA|Add1~9158 DATA_PATH:DP|ALU:ULA|Add1~9162 DATA_PATH:DP|ALU:ULA|Add1~9166 DATA_PATH:DP|ALU:ULA|Add1~9170 DATA_PATH:DP|ALU:ULA|Add1~9174 DATA_PATH:DP|ALU:ULA|Add1~9178 DATA_PATH:DP|ALU:ULA|Add1~9182 DATA_PATH:DP|ALU:ULA|Add1~9186 DATA_PATH:DP|ALU:ULA|Add1~9190 DATA_PATH:DP|ALU:ULA|Add1~9194 DATA_PATH:DP|ALU:ULA|Add1~9197 DATA_PATH:DP|ALU:ULA|Equal0~147 DATA_PATH:DP|ALU:ULA|Equal0~153 DATA_PATH:DP|ALU:ULA|Equal0~156 DATA_PATH:DP|ALU:ULA|Equal0~152 Z } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "19.932 ns" { reset {} reset~combout {} DATA_PATH:DP|MDR:mdr|B[31]~31 {} DATA_PATH:DP|PC:pc|B[3]~6298DUPLICATE {} DATA_PATH:DP|ALU:ULA|Add0~461 {} DATA_PATH:DP|ALU:ULA|Add1~9127 {} DATA_PATH:DP|ALU:ULA|Add1~9150 {} DATA_PATH:DP|ALU:ULA|Add1~9154 {} DATA_PATH:DP|ALU:ULA|Add1~9158 {} DATA_PATH:DP|ALU:ULA|Add1~9162 {} DATA_PATH:DP|ALU:ULA|Add1~9166 {} DATA_PATH:DP|ALU:ULA|Add1~9170 {} DATA_PATH:DP|ALU:ULA|Add1~9174 {} DATA_PATH:DP|ALU:ULA|Add1~9178 {} DATA_PATH:DP|ALU:ULA|Add1~9182 {} DATA_PATH:DP|ALU:ULA|Add1~9186 {} DATA_PATH:DP|ALU:ULA|Add1~9190 {} DATA_PATH:DP|ALU:ULA|Add1~9194 {} DATA_PATH:DP|ALU:ULA|Add1~9197 {} DATA_PATH:DP|ALU:ULA|Equal0~147 {} DATA_PATH:DP|ALU:ULA|Equal0~153 {} DATA_PATH:DP|ALU:ULA|Equal0~156 {} DATA_PATH:DP|ALU:ULA|Equal0~152 {} Z {} } { 0.000ns 0.000ns 5.776ns 1.492ns 1.113ns 0.855ns 0.737ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.183ns 0.809ns 0.245ns 0.204ns 2.120ns } { 0.000ns 0.854ns 0.228ns 0.053ns 0.371ns 0.053ns 0.309ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.200ns 0.125ns 0.225ns 0.053ns 0.228ns 0.154ns 2.134ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "DATA_PATH:DP\|PC:pc\|guarda\[6\] reset clk -2.739 ns register " "Info: th for register \"DATA_PATH:DP\|PC:pc\|guarda\[6\]\" (data pin = \"reset\", clock pin = \"clk\") is -2.739 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.484 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1505 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1505; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 2.484 ns DATA_PATH:DP\|PC:pc\|guarda\[6\] 3 REG LCFF_X23_Y11_N3 2 " "Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X23_Y11_N3; Fanout = 2; REG Node = 'DATA_PATH:DP\|PC:pc\|guarda\[6\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { clk~clkctrl DATA_PATH:DP|PC:pc|guarda[6] } "NODE_NAME" } } { "PC.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/PC.sv" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.26 % ) " "Info: Total cell delay = 1.472 ns ( 59.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 40.74 % ) " "Info: Total interconnect delay = 1.012 ns ( 40.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clk clk~clkctrl DATA_PATH:DP|PC:pc|guarda[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|PC:pc|guarda[6] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "PC.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/PC.sv" 35 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.372 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.372 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns reset 1 PIN PIN_N4 182 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N4; Fanout = 182; PIN Node = 'reset'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 520 2840 2856 688 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.121 ns) + CELL(0.397 ns) 5.372 ns DATA_PATH:DP\|PC:pc\|guarda\[6\] 2 REG LCFF_X23_Y11_N3 2 " "Info: 2: + IC(4.121 ns) + CELL(0.397 ns) = 5.372 ns; Loc. = LCFF_X23_Y11_N3; Fanout = 2; REG Node = 'DATA_PATH:DP\|PC:pc\|guarda\[6\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.518 ns" { reset DATA_PATH:DP|PC:pc|guarda[6] } "NODE_NAME" } } { "PC.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/PC.sv" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.251 ns ( 23.29 % ) " "Info: Total cell delay = 1.251 ns ( 23.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.121 ns ( 76.71 % ) " "Info: Total interconnect delay = 4.121 ns ( 76.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.372 ns" { reset DATA_PATH:DP|PC:pc|guarda[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.372 ns" { reset {} reset~combout {} DATA_PATH:DP|PC:pc|guarda[6] {} } { 0.000ns 0.000ns 4.121ns } { 0.000ns 0.854ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clk clk~clkctrl DATA_PATH:DP|PC:pc|guarda[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|PC:pc|guarda[6] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.372 ns" { reset DATA_PATH:DP|PC:pc|guarda[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.372 ns" { reset {} reset~combout {} DATA_PATH:DP|PC:pc|guarda[6] {} } { 0.000ns 0.000ns 4.121ns } { 0.000ns 0.854ns 0.397ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 05 11:53:45 2009 " "Info: Processing ended: Fri Jun 05 11:53:45 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
