Classic Timing Analyzer report for ProjetoCPU
Thu Oct 17 22:37:19 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                        ;
+------------------------------+-------+---------------+----------------------------------+------------------------------+--------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                         ; To                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------------------------+--------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 14.220 ns                        ; Controle:inst4|ALUControl[2] ; S[31]                          ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 104.91 MHz ( period = 9.532 ns ) ; Controle:inst4|ALUControl[2] ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                              ;                                ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------------------------+--------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F672C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                           ; To                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 104.91 MHz ( period = 9.532 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.356 ns                ;
; N/A                                     ; 104.96 MHz ( period = 9.527 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.351 ns                ;
; N/A                                     ; 106.13 MHz ( period = 9.422 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.247 ns                ;
; N/A                                     ; 106.19 MHz ( period = 9.417 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.242 ns                ;
; N/A                                     ; 106.58 MHz ( period = 9.383 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.209 ns                ;
; N/A                                     ; 106.63 MHz ( period = 9.378 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.204 ns                ;
; N/A                                     ; 106.79 MHz ( period = 9.364 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.187 ns                ;
; N/A                                     ; 106.95 MHz ( period = 9.350 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.174 ns                ;
; N/A                                     ; 107.00 MHz ( period = 9.346 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.171 ns                ;
; N/A                                     ; 107.01 MHz ( period = 9.345 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.169 ns                ;
; N/A                                     ; 107.05 MHz ( period = 9.341 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.166 ns                ;
; N/A                                     ; 107.22 MHz ( period = 9.327 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 9.150 ns                ;
; N/A                                     ; 107.24 MHz ( period = 9.325 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 9.148 ns                ;
; N/A                                     ; 107.28 MHz ( period = 9.321 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.156 ns                ;
; N/A                                     ; 107.34 MHz ( period = 9.316 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.151 ns                ;
; N/A                                     ; 107.37 MHz ( period = 9.314 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.134 ns                ;
; N/A                                     ; 107.42 MHz ( period = 9.309 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.129 ns                ;
; N/A                                     ; 108.06 MHz ( period = 9.254 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.078 ns                ;
; N/A                                     ; 108.15 MHz ( period = 9.246 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg19[0] ; clk        ; clk      ; None                        ; None                      ; 9.060 ns                ;
; N/A                                     ; 108.17 MHz ( period = 9.245 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 9.059 ns                ;
; N/A                                     ; 108.21 MHz ( period = 9.241 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 9.059 ns                ;
; N/A                                     ; 108.23 MHz ( period = 9.240 ns )                    ; Registrador:B_Control|Saida[1] ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.058 ns                ;
; N/A                                     ; 108.28 MHz ( period = 9.235 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg23[0] ; clk        ; clk      ; None                        ; None                      ; 9.049 ns                ;
; N/A                                     ; 108.28 MHz ( period = 9.235 ns )                    ; Registrador:B_Control|Saida[1] ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.053 ns                ;
; N/A                                     ; 108.39 MHz ( period = 9.226 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2] ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.056 ns                ;
; N/A                                     ; 108.42 MHz ( period = 9.223 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 9.040 ns                ;
; N/A                                     ; 108.44 MHz ( period = 9.222 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 9.043 ns                ;
; N/A                                     ; 108.45 MHz ( period = 9.221 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 9.038 ns                ;
; N/A                                     ; 108.45 MHz ( period = 9.221 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2] ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.051 ns                ;
; N/A                                     ; 108.45 MHz ( period = 9.221 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 9.042 ns                ;
; N/A                                     ; 108.46 MHz ( period = 9.220 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 9.037 ns                ;
; N/A                                     ; 108.50 MHz ( period = 9.217 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 9.041 ns                ;
; N/A                                     ; 108.52 MHz ( period = 9.215 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.040 ns                ;
; N/A                                     ; 108.52 MHz ( period = 9.215 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 9.039 ns                ;
; N/A                                     ; 108.61 MHz ( period = 9.207 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.036 ns                ;
; N/A                                     ; 108.62 MHz ( period = 9.206 ns )                    ; Registrador:A_Control|Saida[0] ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.031 ns                ;
; N/A                                     ; 108.67 MHz ( period = 9.202 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.031 ns                ;
; N/A                                     ; 108.68 MHz ( period = 9.201 ns )                    ; Registrador:A_Control|Saida[0] ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.026 ns                ;
; N/A                                     ; 108.81 MHz ( period = 9.190 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 9.014 ns                ;
; N/A                                     ; 108.87 MHz ( period = 9.185 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 9.006 ns                ;
; N/A                                     ; 108.91 MHz ( period = 9.182 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.005 ns                ;
; N/A                                     ; 108.96 MHz ( period = 9.178 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 9.003 ns                ;
; N/A                                     ; 108.96 MHz ( period = 9.178 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.002 ns                ;
; N/A                                     ; 108.98 MHz ( period = 9.176 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 9.001 ns                ;
; N/A                                     ; 109.13 MHz ( period = 9.163 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 8.987 ns                ;
; N/A                                     ; 109.15 MHz ( period = 9.162 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 8.986 ns                ;
; N/A                                     ; 109.16 MHz ( period = 9.161 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 8.985 ns                ;
; N/A                                     ; 109.25 MHz ( period = 9.153 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 8.987 ns                ;
; N/A                                     ; 109.34 MHz ( period = 9.146 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 8.965 ns                ;
; N/A                                     ; 109.35 MHz ( period = 9.145 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 8.968 ns                ;
; N/A                                     ; 109.37 MHz ( period = 9.143 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 8.966 ns                ;
; N/A                                     ; 109.40 MHz ( period = 9.141 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 8.965 ns                ;
; N/A                                     ; 109.41 MHz ( period = 9.140 ns )                    ; Registrador:B_Control|Saida[2] ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 8.970 ns                ;
; N/A                                     ; 109.42 MHz ( period = 9.139 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 8.963 ns                ;
; N/A                                     ; 109.45 MHz ( period = 9.137 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 8.955 ns                ;
; N/A                                     ; 109.46 MHz ( period = 9.136 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg19[0] ; clk        ; clk      ; None                        ; None                      ; 8.951 ns                ;
; N/A                                     ; 109.46 MHz ( period = 9.136 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 8.954 ns                ;
; N/A                                     ; 109.47 MHz ( period = 9.135 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 8.950 ns                ;
; N/A                                     ; 109.47 MHz ( period = 9.135 ns )                    ; Registrador:B_Control|Saida[2] ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 8.965 ns                ;
; N/A                                     ; 109.52 MHz ( period = 9.131 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 8.950 ns                ;
; N/A                                     ; 109.52 MHz ( period = 9.131 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 8.952 ns                ;
; N/A                                     ; 109.53 MHz ( period = 9.130 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 8.951 ns                ;
; N/A                                     ; 109.54 MHz ( period = 9.129 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 8.950 ns                ;
; N/A                                     ; 109.59 MHz ( period = 9.125 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg23[0] ; clk        ; clk      ; None                        ; None                      ; 8.940 ns                ;
; N/A                                     ; 109.69 MHz ( period = 9.117 ns )                    ; Registrador:PCWrite|Saida[1]   ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 8.945 ns                ;
; N/A                                     ; 109.70 MHz ( period = 9.116 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 8.950 ns                ;
; N/A                                     ; 109.72 MHz ( period = 9.114 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 8.948 ns                ;
; N/A                                     ; 109.73 MHz ( period = 9.113 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 8.931 ns                ;
; N/A                                     ; 109.75 MHz ( period = 9.112 ns )                    ; Registrador:PCWrite|Saida[1]   ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 8.940 ns                ;
; N/A                                     ; 109.75 MHz ( period = 9.112 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 8.934 ns                ;
; N/A                                     ; 109.76 MHz ( period = 9.111 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 8.929 ns                ;
; N/A                                     ; 109.76 MHz ( period = 9.111 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 8.933 ns                ;
; N/A                                     ; 109.77 MHz ( period = 9.110 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 8.928 ns                ;
; N/A                                     ; 109.78 MHz ( period = 9.109 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 8.928 ns                ;
; N/A                                     ; 109.81 MHz ( period = 9.107 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 8.926 ns                ;
; N/A                                     ; 109.93 MHz ( period = 9.097 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg19[0] ; clk        ; clk      ; None                        ; None                      ; 8.913 ns                ;
; N/A                                     ; 109.94 MHz ( period = 9.096 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 8.912 ns                ;
; N/A                                     ; 109.99 MHz ( period = 9.092 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 8.912 ns                ;
; N/A                                     ; 109.99 MHz ( period = 9.092 ns )                    ; Registrador:B_Control|Saida[3] ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 8.914 ns                ;
; N/A                                     ; 110.05 MHz ( period = 9.087 ns )                    ; Registrador:B_Control|Saida[3] ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 8.909 ns                ;
; N/A                                     ; 110.06 MHz ( period = 9.086 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg23[0] ; clk        ; clk      ; None                        ; None                      ; 8.902 ns                ;
; N/A                                     ; 110.13 MHz ( period = 9.080 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg17[0] ; clk        ; clk      ; None                        ; None                      ; 8.893 ns                ;
; N/A                                     ; 110.13 MHz ( period = 9.080 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 8.905 ns                ;
; N/A                                     ; 110.19 MHz ( period = 9.075 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 8.897 ns                ;
; N/A                                     ; 110.20 MHz ( period = 9.074 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 8.893 ns                ;
; N/A                                     ; 110.22 MHz ( period = 9.073 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 8.896 ns                ;
; N/A                                     ; 110.23 MHz ( period = 9.072 ns )                    ; Registrador:B_Control|Saida[1] ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 8.889 ns                ;
; N/A                                     ; 110.23 MHz ( period = 9.072 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 8.891 ns                ;
; N/A                                     ; 110.23 MHz ( period = 9.072 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 8.895 ns                ;
; N/A                                     ; 110.24 MHz ( period = 9.071 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 8.890 ns                ;
; N/A                                     ; 110.33 MHz ( period = 9.064 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg19[0] ; clk        ; clk      ; None                        ; None                      ; 8.878 ns                ;
; N/A                                     ; 110.34 MHz ( period = 9.063 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 8.877 ns                ;
; N/A                                     ; 110.38 MHz ( period = 9.060 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg19[0] ; clk        ; clk      ; None                        ; None                      ; 8.875 ns                ;
; N/A                                     ; 110.39 MHz ( period = 9.059 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 8.874 ns                ;
; N/A                                     ; 110.39 MHz ( period = 9.059 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 8.877 ns                ;
; N/A                                     ; 110.40 MHz ( period = 9.058 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2] ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 8.887 ns                ;
; N/A                                     ; 110.44 MHz ( period = 9.055 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 8.874 ns                ;
; N/A                                     ; 110.46 MHz ( period = 9.053 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg23[0] ; clk        ; clk      ; None                        ; None                      ; 8.867 ns                ;
; N/A                                     ; 110.46 MHz ( period = 9.053 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 8.878 ns                ;
; N/A                                     ; 110.47 MHz ( period = 9.052 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 8.877 ns                ;
; N/A                                     ; 110.49 MHz ( period = 9.051 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 8.876 ns                ;
; N/A                                     ; 110.51 MHz ( period = 9.049 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg23[0] ; clk        ; clk      ; None                        ; None                      ; 8.864 ns                ;
; N/A                                     ; 110.61 MHz ( period = 9.041 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 8.858 ns                ;
; N/A                                     ; 110.61 MHz ( period = 9.041 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 8.867 ns                ;
; N/A                                     ; 110.62 MHz ( period = 9.040 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 8.861 ns                ;
; N/A                                     ; 110.63 MHz ( period = 9.039 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 8.867 ns                ;
; N/A                                     ; 110.63 MHz ( period = 9.039 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 8.856 ns                ;
; N/A                                     ; 110.63 MHz ( period = 9.039 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 8.860 ns                ;
; N/A                                     ; 110.64 MHz ( period = 9.038 ns )                    ; Registrador:A_Control|Saida[0] ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 8.862 ns                ;
; N/A                                     ; 110.64 MHz ( period = 9.038 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 8.855 ns                ;
; N/A                                     ; 110.66 MHz ( period = 9.037 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 8.855 ns                ;
; N/A                                     ; 110.67 MHz ( period = 9.036 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 8.858 ns                ;
; N/A                                     ; 110.67 MHz ( period = 9.036 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 8.859 ns                ;
; N/A                                     ; 110.68 MHz ( period = 9.035 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg19[0] ; clk        ; clk      ; None                        ; None                      ; 8.860 ns                ;
; N/A                                     ; 110.68 MHz ( period = 9.035 ns )                    ; Registrador:B_Control|Saida[1] ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 8.852 ns                ;
; N/A                                     ; 110.68 MHz ( period = 9.035 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 8.853 ns                ;
; N/A                                     ; 110.68 MHz ( period = 9.035 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 8.857 ns                ;
; N/A                                     ; 110.69 MHz ( period = 9.034 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 8.859 ns                ;
; N/A                                     ; 110.69 MHz ( period = 9.034 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 8.852 ns                ;
; N/A                                     ; 110.71 MHz ( period = 9.033 ns )                    ; Registrador:B_Control|Saida[1] ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 8.850 ns                ;
; N/A                                     ; 110.74 MHz ( period = 9.030 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 8.859 ns                ;
; N/A                                     ; 110.77 MHz ( period = 9.028 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg19[0] ; clk        ; clk      ; None                        ; None                      ; 8.838 ns                ;
; N/A                                     ; 110.78 MHz ( period = 9.027 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 8.837 ns                ;
; N/A                                     ; 110.78 MHz ( period = 9.027 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 8.846 ns                ;
; N/A                                     ; 110.78 MHz ( period = 9.027 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 8.852 ns                ;
; N/A                                     ; 110.79 MHz ( period = 9.026 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 8.845 ns                ;
; N/A                                     ; 110.80 MHz ( period = 9.025 ns )                    ; Registrador:B_Control|Saida[5] ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 8.855 ns                ;
; N/A                                     ; 110.82 MHz ( period = 9.024 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg23[0] ; clk        ; clk      ; None                        ; None                      ; 8.849 ns                ;
; N/A                                     ; 110.83 MHz ( period = 9.023 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 8.837 ns                ;
; N/A                                     ; 110.84 MHz ( period = 9.022 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 8.847 ns                ;
; N/A                                     ; 110.85 MHz ( period = 9.021 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2] ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 8.850 ns                ;
; N/A                                     ; 110.85 MHz ( period = 9.021 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 8.843 ns                ;
; N/A                                     ; 110.86 MHz ( period = 9.020 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 8.842 ns                ;
; N/A                                     ; 110.86 MHz ( period = 9.020 ns )                    ; Registrador:B_Control|Saida[5] ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 8.850 ns                ;
; N/A                                     ; 110.88 MHz ( period = 9.019 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2] ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 8.848 ns                ;
; N/A                                     ; 110.88 MHz ( period = 9.019 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 8.841 ns                ;
; N/A                                     ; 110.90 MHz ( period = 9.017 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg23[0] ; clk        ; clk      ; None                        ; None                      ; 8.827 ns                ;
; N/A                                     ; 110.94 MHz ( period = 9.014 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 8.840 ns                ;
; N/A                                     ; 110.95 MHz ( period = 9.013 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 8.839 ns                ;
; N/A                                     ; 110.96 MHz ( period = 9.012 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 8.840 ns                ;
; N/A                                     ; 110.96 MHz ( period = 9.012 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 8.838 ns                ;
; N/A                                     ; 110.98 MHz ( period = 9.011 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 8.843 ns                ;
; N/A                                     ; 110.99 MHz ( period = 9.010 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 8.838 ns                ;
; N/A                                     ; 110.99 MHz ( period = 9.010 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 8.842 ns                ;
; N/A                                     ; 111.00 MHz ( period = 9.009 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 8.837 ns                ;
; N/A                                     ; 111.01 MHz ( period = 9.008 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 8.832 ns                ;
; N/A                                     ; 111.05 MHz ( period = 9.005 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 8.818 ns                ;
; N/A                                     ; 111.06 MHz ( period = 9.004 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 8.829 ns                ;
; N/A                                     ; 111.06 MHz ( period = 9.004 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 8.821 ns                ;
; N/A                                     ; 111.07 MHz ( period = 9.003 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 8.816 ns                ;
; N/A                                     ; 111.07 MHz ( period = 9.003 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 8.820 ns                ;
; N/A                                     ; 111.07 MHz ( period = 9.003 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 8.824 ns                ;
; N/A                                     ; 111.09 MHz ( period = 9.002 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 8.830 ns                ;
; N/A                                     ; 111.09 MHz ( period = 9.002 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 8.815 ns                ;
; N/A                                     ; 111.10 MHz ( period = 9.001 ns )                    ; Registrador:A_Control|Saida[0] ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 8.825 ns                ;
; N/A                                     ; 111.11 MHz ( period = 9.000 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 8.828 ns                ;
; N/A                                     ; 111.12 MHz ( period = 8.999 ns )                    ; Registrador:A_Control|Saida[0] ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 8.823 ns                ;
; N/A                                     ; 111.12 MHz ( period = 8.999 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 8.821 ns                ;
; N/A                                     ; 111.16 MHz ( period = 8.996 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 8.809 ns                ;
; N/A                                     ; 111.17 MHz ( period = 8.995 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg5[0]  ; clk        ; clk      ; None                        ; None                      ; 8.808 ns                ;
; N/A                                     ; 111.26 MHz ( period = 8.988 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 8.808 ns                ;
; N/A                                     ; 111.27 MHz ( period = 8.987 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 8.807 ns                ;
; N/A                                     ; 111.30 MHz ( period = 8.985 ns )                    ; Instr_Reg:IRWrite|Instr15_0[9] ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 8.808 ns                ;
; N/A                                     ; 111.33 MHz ( period = 8.982 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 8.805 ns                ;
; N/A                                     ; 111.35 MHz ( period = 8.981 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 8.804 ns                ;
; N/A                                     ; 111.35 MHz ( period = 8.981 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 8.805 ns                ;
; N/A                                     ; 111.36 MHz ( period = 8.980 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 8.803 ns                ;
; N/A                                     ; 111.36 MHz ( period = 8.980 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 8.804 ns                ;
; N/A                                     ; 111.36 MHz ( period = 8.980 ns )                    ; Instr_Reg:IRWrite|Instr15_0[9] ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 8.803 ns                ;
; N/A                                     ; 111.37 MHz ( period = 8.979 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 8.814 ns                ;
; N/A                                     ; 111.37 MHz ( period = 8.979 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 8.803 ns                ;
; N/A                                     ; 111.40 MHz ( period = 8.977 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 8.802 ns                ;
; N/A                                     ; 111.41 MHz ( period = 8.976 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4] ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 8.806 ns                ;
; N/A                                     ; 111.41 MHz ( period = 8.976 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 8.801 ns                ;
; N/A                                     ; 111.42 MHz ( period = 8.975 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 8.800 ns                ;
; N/A                                     ; 111.43 MHz ( period = 8.974 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 8.806 ns                ;
; N/A                                     ; 111.46 MHz ( period = 8.972 ns )                    ; Registrador:B_Control|Saida[2] ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 8.801 ns                ;
; N/A                                     ; 111.46 MHz ( period = 8.972 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 8.792 ns                ;
; N/A                                     ; 111.47 MHz ( period = 8.971 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 8.793 ns                ;
; N/A                                     ; 111.47 MHz ( period = 8.971 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4] ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 8.801 ns                ;
; N/A                                     ; 111.48 MHz ( period = 8.970 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg17[0] ; clk        ; clk      ; None                        ; None                      ; 8.784 ns                ;
; N/A                                     ; 111.52 MHz ( period = 8.967 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 8.784 ns                ;
; N/A                                     ; 111.53 MHz ( period = 8.966 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 8.788 ns                ;
; N/A                                     ; 111.67 MHz ( period = 8.955 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 8.773 ns                ;
; N/A                                     ; 111.68 MHz ( period = 8.954 ns )                    ; Registrador:B_Control|Saida[1] ; Banco_reg:Reg_Control|Reg19[0] ; clk        ; clk      ; None                        ; None                      ; 8.762 ns                ;
; N/A                                     ; 111.68 MHz ( period = 8.954 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 8.772 ns                ;
; N/A                                     ; 111.69 MHz ( period = 8.953 ns )                    ; Registrador:B_Control|Saida[1] ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 8.761 ns                ;
; N/A                                     ; 111.71 MHz ( period = 8.952 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 8.787 ns                ;
; N/A                                     ; 111.72 MHz ( period = 8.951 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 8.770 ns                ;
; N/A                                     ; 111.72 MHz ( period = 8.951 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 8.786 ns                ;
; N/A                                     ; 111.73 MHz ( period = 8.950 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 8.769 ns                ;
; N/A                                     ; 111.73 MHz ( period = 8.950 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 8.785 ns                ;
; N/A                                     ; 111.74 MHz ( period = 8.949 ns )                    ; Registrador:PCWrite|Saida[1]   ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 8.776 ns                ;
; N/A                                     ; 111.74 MHz ( period = 8.949 ns )                    ; Registrador:B_Control|Saida[1] ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 8.761 ns                ;
; N/A                                     ; 111.74 MHz ( period = 8.949 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 8.770 ns                ;
; N/A                                     ; 111.76 MHz ( period = 8.948 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 8.769 ns                ;
; N/A                                     ; 111.77 MHz ( period = 8.947 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 8.768 ns                ;
; N/A                                     ; 111.79 MHz ( period = 8.945 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 8.767 ns                ;
; N/A                                     ; 111.79 MHz ( period = 8.945 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 8.765 ns                ;
; N/A                                     ; 111.81 MHz ( period = 8.944 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 8.766 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                ;                                ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------+-----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                     ; To        ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------+-----------+------------+
; N/A                                     ; None                                                ; 14.220 ns  ; Controle:inst4|ALUControl[2]             ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.110 ns  ; Instr_Reg:IRWrite|Instr15_0[0]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.071 ns  ; Controle:inst4|ALUSrcB[0]                ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.038 ns  ; Controle:inst4|ALUControl[1]             ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.034 ns  ; Registrador:PCWrite|Saida[0]             ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.009 ns  ; Controle:inst4|ALUSrcA[0]                ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.002 ns  ; Controle:inst4|ALUControl[0]             ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 13.928 ns  ; Registrador:B_Control|Saida[1]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 13.914 ns  ; Instr_Reg:IRWrite|Instr15_0[2]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 13.911 ns  ; Controle:inst4|ALUControl[2]             ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 13.895 ns  ; Controle:inst4|ALUSrcB[1]                ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 13.894 ns  ; Registrador:A_Control|Saida[0]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 13.828 ns  ; Registrador:B_Control|Saida[2]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 13.805 ns  ; Registrador:PCWrite|Saida[1]             ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 13.801 ns  ; Instr_Reg:IRWrite|Instr15_0[0]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 13.780 ns  ; Registrador:B_Control|Saida[3]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 13.762 ns  ; Controle:inst4|ALUSrcB[0]                ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 13.729 ns  ; Controle:inst4|ALUControl[1]             ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 13.725 ns  ; Registrador:PCWrite|Saida[0]             ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 13.715 ns  ; Registrador:B_Control|Saida[0]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 13.713 ns  ; Registrador:B_Control|Saida[5]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 13.700 ns  ; Controle:inst4|ALUSrcA[0]                ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 13.693 ns  ; Controle:inst4|ALUControl[0]             ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 13.673 ns  ; Instr_Reg:IRWrite|Instr15_0[9]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 13.664 ns  ; Instr_Reg:IRWrite|Instr15_0[4]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 13.659 ns  ; Instr_Reg:IRWrite|Instr15_0[3]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 13.636 ns  ; Controle:inst4|ALUControl[2]             ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 13.628 ns  ; Registrador:B_Control|Saida[4]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 13.627 ns  ; Instr_Reg:IRWrite|Instr15_0[8]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 13.624 ns  ; Registrador:PCWrite|Saida[3]~DUPLICATE   ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 13.621 ns  ; Registrador:A_Control|Saida[1]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 13.620 ns  ; Instr_Reg:IRWrite|Instr15_0[1]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 13.619 ns  ; Registrador:B_Control|Saida[1]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 13.605 ns  ; Instr_Reg:IRWrite|Instr15_0[2]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 13.604 ns  ; Instr_Reg:IRWrite|Instr15_0[5]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 13.586 ns  ; Controle:inst4|ALUSrcB[1]                ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 13.585 ns  ; Registrador:A_Control|Saida[0]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 13.544 ns  ; Registrador:PCWrite|Saida[2]~DUPLICATE   ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 13.543 ns  ; Registrador:PCWrite|Saida[7]             ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 13.526 ns  ; Instr_Reg:IRWrite|Instr15_0[0]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 13.519 ns  ; Registrador:B_Control|Saida[2]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 13.515 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]     ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 13.513 ns  ; Instr_Reg:IRWrite|Instr15_0[6]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 13.496 ns  ; Registrador:PCWrite|Saida[1]             ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 13.487 ns  ; Controle:inst4|ALUSrcB[0]                ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 13.471 ns  ; Registrador:B_Control|Saida[3]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 13.459 ns  ; Registrador:B_Control|Saida[6]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 13.454 ns  ; Controle:inst4|ALUControl[1]             ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 13.450 ns  ; Registrador:PCWrite|Saida[0]             ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 13.440 ns  ; ShiftLeft2de32pra32:inst|outputSL[5]     ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 13.425 ns  ; Registrador:B_Control|Saida[8]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 13.425 ns  ; Controle:inst4|ALUSrcA[0]                ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 13.418 ns  ; Controle:inst4|ALUControl[0]             ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 13.412 ns  ; Registrador:A_Control|Saida[2]~DUPLICATE ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 13.406 ns  ; Registrador:B_Control|Saida[0]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 13.404 ns  ; Registrador:B_Control|Saida[5]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 13.380 ns  ; Instr_Reg:IRWrite|Instr15_0[7]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 13.378 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]     ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 13.364 ns  ; Instr_Reg:IRWrite|Instr15_0[9]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 13.364 ns  ; Registrador:B_Control|Saida[7]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 13.355 ns  ; Instr_Reg:IRWrite|Instr15_0[4]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 13.350 ns  ; Instr_Reg:IRWrite|Instr15_0[3]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 13.345 ns  ; Controle:inst4|ALUControl[2]             ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 13.344 ns  ; Registrador:B_Control|Saida[1]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 13.338 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]     ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 13.330 ns  ; Instr_Reg:IRWrite|Instr15_0[2]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 13.319 ns  ; Registrador:B_Control|Saida[4]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 13.318 ns  ; Instr_Reg:IRWrite|Instr15_0[8]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 13.317 ns  ; Controle:inst4|ALUControl[2]             ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 13.315 ns  ; Registrador:PCWrite|Saida[3]~DUPLICATE   ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 13.312 ns  ; Registrador:A_Control|Saida[1]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 13.311 ns  ; Instr_Reg:IRWrite|Instr15_0[1]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 13.311 ns  ; Controle:inst4|ALUSrcB[1]                ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 13.310 ns  ; Registrador:A_Control|Saida[0]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 13.295 ns  ; Instr_Reg:IRWrite|Instr15_0[5]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 13.292 ns  ; Registrador:PCWrite|Saida[6]             ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 13.273 ns  ; Registrador:A_Control|Saida[3]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 13.260 ns  ; Registrador:B_Control|Saida[9]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 13.259 ns  ; Controle:inst4|ALUControl[2]             ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 13.244 ns  ; Registrador:B_Control|Saida[2]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 13.235 ns  ; Instr_Reg:IRWrite|Instr15_0[0]           ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 13.235 ns  ; Registrador:PCWrite|Saida[2]~DUPLICATE   ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 13.234 ns  ; Registrador:PCWrite|Saida[7]             ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 13.221 ns  ; Registrador:PCWrite|Saida[1]             ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 13.207 ns  ; Instr_Reg:IRWrite|Instr15_0[0]           ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 13.206 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]     ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 13.204 ns  ; Instr_Reg:IRWrite|Instr15_0[6]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 13.198 ns  ; Registrador:PCWrite|Saida[5]~DUPLICATE   ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 13.196 ns  ; Controle:inst4|ALUSrcB[0]                ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 13.196 ns  ; Registrador:B_Control|Saida[3]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 13.168 ns  ; Controle:inst4|ALUSrcB[0]                ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 13.163 ns  ; Controle:inst4|ALUControl[1]             ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 13.159 ns  ; Registrador:PCWrite|Saida[0]             ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 13.153 ns  ; Registrador:B_Control|Saida[15]          ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 13.150 ns  ; Registrador:B_Control|Saida[6]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 13.149 ns  ; Instr_Reg:IRWrite|Instr15_0[0]           ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 13.135 ns  ; Controle:inst4|ALUControl[1]             ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 13.134 ns  ; Controle:inst4|ALUSrcA[0]                ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 13.131 ns  ; Registrador:PCWrite|Saida[0]             ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 13.131 ns  ; ShiftLeft2de32pra32:inst|outputSL[5]     ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 13.131 ns  ; Registrador:B_Control|Saida[0]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 13.129 ns  ; Registrador:B_Control|Saida[5]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 13.127 ns  ; Controle:inst4|ALUControl[0]             ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 13.116 ns  ; Registrador:B_Control|Saida[8]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 13.110 ns  ; Controle:inst4|ALUSrcB[0]                ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 13.106 ns  ; Controle:inst4|ALUSrcA[0]                ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 13.103 ns  ; Registrador:A_Control|Saida[2]~DUPLICATE ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 13.099 ns  ; Controle:inst4|ALUControl[0]             ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 13.089 ns  ; Instr_Reg:IRWrite|Instr15_0[9]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 13.080 ns  ; Instr_Reg:IRWrite|Instr15_0[4]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 13.077 ns  ; Controle:inst4|ALUControl[1]             ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 13.077 ns  ; Registrador:B_Control|Saida[11]          ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 13.075 ns  ; Instr_Reg:IRWrite|Instr15_0[3]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 13.073 ns  ; Registrador:PCWrite|Saida[0]             ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 13.073 ns  ; ShiftLeft2de32pra32:inst|outputSL[7]     ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 13.071 ns  ; Instr_Reg:IRWrite|Instr15_0[7]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 13.069 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]     ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 13.055 ns  ; Registrador:B_Control|Saida[7]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 13.053 ns  ; Registrador:B_Control|Saida[1]           ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 13.048 ns  ; Controle:inst4|ALUSrcA[0]                ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 13.044 ns  ; Registrador:B_Control|Saida[4]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 13.043 ns  ; Instr_Reg:IRWrite|Instr15_0[8]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 13.041 ns  ; Controle:inst4|ALUControl[0]             ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 13.040 ns  ; Registrador:PCWrite|Saida[3]~DUPLICATE   ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 13.039 ns  ; Instr_Reg:IRWrite|Instr15_0[2]           ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 13.037 ns  ; Registrador:A_Control|Saida[1]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 13.036 ns  ; Instr_Reg:IRWrite|Instr15_0[1]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 13.031 ns  ; Registrador:A_Control|Saida[5]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 13.029 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]     ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 13.029 ns  ; Instr_Reg:IRWrite|Instr15_0[11]          ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 13.025 ns  ; Registrador:B_Control|Saida[1]           ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 13.022 ns  ; Controle:inst4|ALUControl[2]             ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 13.020 ns  ; Controle:inst4|ALUSrcB[1]                ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 13.020 ns  ; Registrador:PCWrite|Saida[4]             ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 13.020 ns  ; Instr_Reg:IRWrite|Instr15_0[5]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 13.019 ns  ; Registrador:A_Control|Saida[0]           ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 13.011 ns  ; Instr_Reg:IRWrite|Instr15_0[2]           ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 13.007 ns  ; Registrador:A_Control|Saida[7]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 13.004 ns  ; Registrador:B_Control|Saida[10]          ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 12.992 ns  ; Controle:inst4|ALUSrcB[1]                ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 12.991 ns  ; Registrador:A_Control|Saida[0]           ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 12.983 ns  ; Registrador:PCWrite|Saida[6]             ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 12.971 ns  ; ShiftLeft2de32pra32:inst|outputSL[9]     ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 12.967 ns  ; Registrador:B_Control|Saida[1]           ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 12.964 ns  ; Registrador:A_Control|Saida[3]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 12.960 ns  ; Registrador:PCWrite|Saida[2]~DUPLICATE   ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 12.959 ns  ; Registrador:PCWrite|Saida[7]             ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 12.953 ns  ; Registrador:B_Control|Saida[2]           ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 12.953 ns  ; Instr_Reg:IRWrite|Instr15_0[2]           ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 12.951 ns  ; Registrador:B_Control|Saida[9]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 12.934 ns  ; Controle:inst4|ALUSrcB[1]                ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 12.933 ns  ; Registrador:A_Control|Saida[0]           ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 12.931 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]     ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 12.930 ns  ; Registrador:PCWrite|Saida[1]             ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 12.929 ns  ; Instr_Reg:IRWrite|Instr15_0[6]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 12.925 ns  ; Registrador:B_Control|Saida[2]           ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 12.920 ns  ; Instr_Reg:IRWrite|Instr15_0[15]          ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 12.912 ns  ; Instr_Reg:IRWrite|Instr15_0[0]           ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 12.905 ns  ; Registrador:B_Control|Saida[3]           ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 12.902 ns  ; Registrador:PCWrite|Saida[1]             ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 12.889 ns  ; Registrador:PCWrite|Saida[5]~DUPLICATE   ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 12.888 ns  ; Controle:inst4|ALUControl[2]             ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 12.888 ns  ; Registrador:PCWrite|Saida[9]             ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 12.884 ns  ; Registrador:B_Control|Saida[22]          ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 12.883 ns  ; Registrador:A_Control|Saida[4]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 12.879 ns  ; Registrador:A_Control|Saida[6]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 12.877 ns  ; Registrador:B_Control|Saida[3]           ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 12.877 ns  ; ShiftLeft2de32pra32:inst|outputSL[8]     ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 12.875 ns  ; Registrador:B_Control|Saida[6]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 12.873 ns  ; Controle:inst4|ALUSrcB[0]                ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 12.867 ns  ; Registrador:B_Control|Saida[2]           ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 12.856 ns  ; ShiftLeft2de32pra32:inst|outputSL[5]     ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 12.844 ns  ; Registrador:PCWrite|Saida[1]             ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 12.844 ns  ; Registrador:B_Control|Saida[15]          ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 12.841 ns  ; Registrador:B_Control|Saida[8]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 12.840 ns  ; Registrador:B_Control|Saida[0]           ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 12.840 ns  ; Controle:inst4|ALUControl[1]             ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 12.838 ns  ; Registrador:B_Control|Saida[5]           ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 12.838 ns  ; Registrador:A_Control|Saida[9]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 12.836 ns  ; Registrador:PCWrite|Saida[0]             ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 12.828 ns  ; Registrador:A_Control|Saida[2]~DUPLICATE ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 12.819 ns  ; Registrador:B_Control|Saida[3]           ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 12.812 ns  ; Registrador:B_Control|Saida[0]           ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 12.811 ns  ; Controle:inst4|ALUSrcA[0]                ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 12.810 ns  ; Registrador:B_Control|Saida[5]           ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 12.804 ns  ; Controle:inst4|ALUControl[0]             ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 12.798 ns  ; Instr_Reg:IRWrite|Instr15_0[9]           ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 12.796 ns  ; Instr_Reg:IRWrite|Instr15_0[7]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 12.795 ns  ; ShiftLeft2de32pra32:inst|outputSL[6]     ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 12.794 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]     ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 12.789 ns  ; Instr_Reg:IRWrite|Instr15_0[4]           ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 12.789 ns  ; Registrador:PCWrite|Saida[8]             ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 12.784 ns  ; Instr_Reg:IRWrite|Instr15_0[3]           ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 12.780 ns  ; Registrador:B_Control|Saida[7]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 12.778 ns  ; Instr_Reg:IRWrite|Instr15_0[0]           ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 12.770 ns  ; Instr_Reg:IRWrite|Instr15_0[9]           ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 12.768 ns  ; Registrador:B_Control|Saida[11]          ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 12.764 ns  ; ShiftLeft2de32pra32:inst|outputSL[7]     ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 12.761 ns  ; Instr_Reg:IRWrite|Instr15_0[4]           ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 12.756 ns  ; Instr_Reg:IRWrite|Instr15_0[3]           ; S[27]     ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                          ;           ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------+-----------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Oct 17 22:37:19 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 104.91 MHz between source register "Controle:inst4|ALUControl[2]" and destination register "Banco_reg:Reg_Control|Reg26[0]" (period= 9.532 ns)
    Info: + Longest register to register delay is 9.356 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y9_N17; Fanout = 38; REG Node = 'Controle:inst4|ALUControl[2]'
        Info: 2: + IC(0.587 ns) + CELL(0.228 ns) = 0.815 ns; Loc. = LCCOMB_X26_Y10_N18; Fanout = 36; COMB Node = 'Ula32:ALUControl|Mux38~0'
        Info: 3: + IC(0.389 ns) + CELL(0.053 ns) = 1.257 ns; Loc. = LCCOMB_X26_Y10_N22; Fanout = 2; COMB Node = 'Ula32:ALUControl|Mux62~0'
        Info: 4: + IC(0.263 ns) + CELL(0.346 ns) = 1.866 ns; Loc. = LCCOMB_X26_Y10_N16; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[1]~2'
        Info: 5: + IC(0.229 ns) + CELL(0.053 ns) = 2.148 ns; Loc. = LCCOMB_X26_Y10_N14; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[3]~21'
        Info: 6: + IC(0.210 ns) + CELL(0.053 ns) = 2.411 ns; Loc. = LCCOMB_X26_Y10_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[3]~3'
        Info: 7: + IC(0.220 ns) + CELL(0.053 ns) = 2.684 ns; Loc. = LCCOMB_X26_Y10_N26; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[5]~4'
        Info: 8: + IC(0.213 ns) + CELL(0.053 ns) = 2.950 ns; Loc. = LCCOMB_X26_Y10_N30; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[7]~5'
        Info: 9: + IC(0.216 ns) + CELL(0.053 ns) = 3.219 ns; Loc. = LCCOMB_X26_Y10_N4; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[9]~6'
        Info: 10: + IC(0.229 ns) + CELL(0.053 ns) = 3.501 ns; Loc. = LCCOMB_X26_Y10_N8; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[11]~7'
        Info: 11: + IC(0.777 ns) + CELL(0.053 ns) = 4.331 ns; Loc. = LCCOMB_X22_Y12_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[13]~8'
        Info: 12: + IC(0.219 ns) + CELL(0.053 ns) = 4.603 ns; Loc. = LCCOMB_X22_Y12_N20; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[15]~9'
        Info: 13: + IC(0.217 ns) + CELL(0.053 ns) = 4.873 ns; Loc. = LCCOMB_X22_Y12_N26; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[17]~10'
        Info: 14: + IC(0.222 ns) + CELL(0.053 ns) = 5.148 ns; Loc. = LCCOMB_X22_Y12_N30; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[19]~11'
        Info: 15: + IC(0.231 ns) + CELL(0.053 ns) = 5.432 ns; Loc. = LCCOMB_X22_Y12_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[21]~12'
        Info: 16: + IC(0.219 ns) + CELL(0.053 ns) = 5.704 ns; Loc. = LCCOMB_X22_Y12_N4; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[23]~13'
        Info: 17: + IC(0.206 ns) + CELL(0.053 ns) = 5.963 ns; Loc. = LCCOMB_X22_Y12_N8; Fanout = 6; COMB Node = 'Ula32:ALUControl|carry_temp[25]~14'
        Info: 18: + IC(0.481 ns) + CELL(0.053 ns) = 6.497 ns; Loc. = LCCOMB_X25_Y12_N20; Fanout = 6; COMB Node = 'Ula32:ALUControl|carry_temp[27]~15'
        Info: 19: + IC(0.223 ns) + CELL(0.053 ns) = 6.773 ns; Loc. = LCCOMB_X25_Y12_N24; Fanout = 6; COMB Node = 'Ula32:ALUControl|carry_temp[29]~16'
        Info: 20: + IC(0.330 ns) + CELL(0.053 ns) = 7.156 ns; Loc. = LCCOMB_X25_Y12_N0; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[30]~18'
        Info: 21: + IC(0.340 ns) + CELL(0.272 ns) = 7.768 ns; Loc. = LCCOMB_X26_Y12_N0; Fanout = 1; COMB Node = 'DataSrc:inst3|Mux31~1'
        Info: 22: + IC(0.209 ns) + CELL(0.053 ns) = 8.030 ns; Loc. = LCCOMB_X26_Y12_N22; Fanout = 32; COMB Node = 'DataSrc:inst3|Mux31~2'
        Info: 23: + IC(1.017 ns) + CELL(0.309 ns) = 9.356 ns; Loc. = LCFF_X27_Y13_N1; Fanout = 2; REG Node = 'Banco_reg:Reg_Control|Reg26[0]'
        Info: Total cell delay = 2.109 ns ( 22.54 % )
        Info: Total interconnect delay = 7.247 ns ( 77.46 % )
    Info: - Smallest clock skew is 0.008 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.491 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1471; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X27_Y13_N1; Fanout = 2; REG Node = 'Banco_reg:Reg_Control|Reg26[0]'
            Info: Total cell delay = 1.472 ns ( 59.09 % )
            Info: Total interconnect delay = 1.019 ns ( 40.91 % )
        Info: - Longest clock path from clock "clk" to source register is 2.483 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1471; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X27_Y9_N17; Fanout = 38; REG Node = 'Controle:inst4|ALUControl[2]'
            Info: Total cell delay = 1.472 ns ( 59.28 % )
            Info: Total interconnect delay = 1.011 ns ( 40.72 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: tco from clock "clk" to destination pin "S[31]" through register "Controle:inst4|ALUControl[2]" is 14.220 ns
    Info: + Longest clock path from clock "clk" to source register is 2.483 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1471; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X27_Y9_N17; Fanout = 38; REG Node = 'Controle:inst4|ALUControl[2]'
        Info: Total cell delay = 1.472 ns ( 59.28 % )
        Info: Total interconnect delay = 1.011 ns ( 40.72 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 11.643 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y9_N17; Fanout = 38; REG Node = 'Controle:inst4|ALUControl[2]'
        Info: 2: + IC(0.587 ns) + CELL(0.228 ns) = 0.815 ns; Loc. = LCCOMB_X26_Y10_N18; Fanout = 36; COMB Node = 'Ula32:ALUControl|Mux38~0'
        Info: 3: + IC(0.389 ns) + CELL(0.053 ns) = 1.257 ns; Loc. = LCCOMB_X26_Y10_N22; Fanout = 2; COMB Node = 'Ula32:ALUControl|Mux62~0'
        Info: 4: + IC(0.263 ns) + CELL(0.346 ns) = 1.866 ns; Loc. = LCCOMB_X26_Y10_N16; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[1]~2'
        Info: 5: + IC(0.229 ns) + CELL(0.053 ns) = 2.148 ns; Loc. = LCCOMB_X26_Y10_N14; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[3]~21'
        Info: 6: + IC(0.210 ns) + CELL(0.053 ns) = 2.411 ns; Loc. = LCCOMB_X26_Y10_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[3]~3'
        Info: 7: + IC(0.220 ns) + CELL(0.053 ns) = 2.684 ns; Loc. = LCCOMB_X26_Y10_N26; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[5]~4'
        Info: 8: + IC(0.213 ns) + CELL(0.053 ns) = 2.950 ns; Loc. = LCCOMB_X26_Y10_N30; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[7]~5'
        Info: 9: + IC(0.216 ns) + CELL(0.053 ns) = 3.219 ns; Loc. = LCCOMB_X26_Y10_N4; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[9]~6'
        Info: 10: + IC(0.229 ns) + CELL(0.053 ns) = 3.501 ns; Loc. = LCCOMB_X26_Y10_N8; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[11]~7'
        Info: 11: + IC(0.777 ns) + CELL(0.053 ns) = 4.331 ns; Loc. = LCCOMB_X22_Y12_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[13]~8'
        Info: 12: + IC(0.219 ns) + CELL(0.053 ns) = 4.603 ns; Loc. = LCCOMB_X22_Y12_N20; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[15]~9'
        Info: 13: + IC(0.217 ns) + CELL(0.053 ns) = 4.873 ns; Loc. = LCCOMB_X22_Y12_N26; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[17]~10'
        Info: 14: + IC(0.222 ns) + CELL(0.053 ns) = 5.148 ns; Loc. = LCCOMB_X22_Y12_N30; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[19]~11'
        Info: 15: + IC(0.231 ns) + CELL(0.053 ns) = 5.432 ns; Loc. = LCCOMB_X22_Y12_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[21]~12'
        Info: 16: + IC(0.219 ns) + CELL(0.053 ns) = 5.704 ns; Loc. = LCCOMB_X22_Y12_N4; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[23]~13'
        Info: 17: + IC(0.206 ns) + CELL(0.053 ns) = 5.963 ns; Loc. = LCCOMB_X22_Y12_N8; Fanout = 6; COMB Node = 'Ula32:ALUControl|carry_temp[25]~14'
        Info: 18: + IC(0.481 ns) + CELL(0.053 ns) = 6.497 ns; Loc. = LCCOMB_X25_Y12_N20; Fanout = 6; COMB Node = 'Ula32:ALUControl|carry_temp[27]~15'
        Info: 19: + IC(0.223 ns) + CELL(0.053 ns) = 6.773 ns; Loc. = LCCOMB_X25_Y12_N24; Fanout = 6; COMB Node = 'Ula32:ALUControl|carry_temp[29]~16'
        Info: 20: + IC(0.538 ns) + CELL(0.053 ns) = 7.364 ns; Loc. = LCCOMB_X23_Y12_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl|Mux0~1'
        Info: 21: + IC(2.135 ns) + CELL(2.144 ns) = 11.643 ns; Loc. = PIN_H23; Fanout = 0; PIN Node = 'S[31]'
        Info: Total cell delay = 3.619 ns ( 31.08 % )
        Info: Total interconnect delay = 8.024 ns ( 68.92 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 194 megabytes
    Info: Processing ended: Thu Oct 17 22:37:19 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


