============================================================
   Tang Dynasty, V4.6.14314
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.6.2/bin/td.exe
   Built at =   11:20:06 Sep 19 2019
   Run by =     lenovo
   Run Date =   Sat Nov 23 00:49:53 2019

   Run on =     LAPTOP-PJMQ6JE7
============================================================
RUN-1002 : start command "open_project mc8051_top.al"
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1003 : finish command "open_project mc8051_top.al" in  1.123112s wall, 0.468750s user + 0.171875s system = 0.640625s CPU (57.0%)

RUN-1004 : used memory is 41 MB, reserved memory is 23 MB, peak memory is 41 MB
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
HDL-1007 : analyze VHDL file ../../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy.vhd(85)
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy.vhd(159)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy.vhd(85)
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy.vhd(115)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core.vhd(76)
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core.vhd(91)
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core.vhd(142)
HDL-1007 : analyze VHDL file ../vhdl/alucore.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore.vhd(73)
HDL-1007 : analyze architecture rtl in ../vhdl/alucore.vhd(94)
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore.vhd(191)
HDL-1007 : analyze VHDL file ../vhdl/alumux.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/alumux.vhd(125)
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux.vhd(494)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider.vhd(82)
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider.vhd(130)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr.vhd(82)
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr.vhd(104)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm.vhd(74)
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm.vhd(126)
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm.vhd(2231)
HDL-1007 : analyze VHDL file ../vhdl/control_mem.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem.vhd(75)
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem.vhd(206)
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem.vhd(1285)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust.vhd(90)
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust.vhd(168)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu.vhd(104)
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu.vhd(235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control.vhd(142)
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control.vhd(344)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu.vhd(92)
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu.vhd(1235)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr.vhd(96)
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr.vhd(797)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core.vhd(121)
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core.vhd(276)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top.vhd(104)
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top.vhd(200)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=25,CLKC1_DIV=27,CLKC2_DIV=50,CLKC3_DIV=100,CLKC4_DIV=128,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=26,CLKC2_CPHASE=49,CLKC3_CPHASE=99,CLKC4_CPHASE=127,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(119)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm.vhd(2223)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(833)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(932)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(938)
HDL-1007 : others clause is never selected in ../vhdl/control_mem.vhd(1250)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(816)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu.vhd(1215)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(541)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr.vhd(784)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : switch to vlog to elaborate module mc8051_rom in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate module mc8051_rom in al_ip/mc8051_rom.v(1)
HDL-1007 : elaborate module mc8051_rom_td in al_ip/mc8051_rom_td.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=11,ADDR_WIDTH_B=11,DATA_DEPTH_A=1516,DATA_DEPTH_B=1516,MODE="SP",INIT_FILE="../../tools/keil/hand80.mif") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 11 for port 'addra' in al_ip/mc8051_rom.v(9)
HDL-1007 : back to vhdl to elaborate in ../vhdl/mc8051_top.vhd(181)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(119)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  2.386857s wall, 2.406250s user + 0.218750s system = 2.625000s CPU (110.0%)

RUN-1004 : used memory is 162 MB, reserved memory is 130 MB, peak memory is 227 MB
RUN-1002 : start command "read_adc MC8051DEMO.adc"
RUN-1002 : start command "set_pin_assignment  GPIO_0   LOCATION = A13; "
RUN-1002 : start command "set_pin_assignment  GPIO_1   LOCATION = D8;  "
RUN-1002 : start command "set_pin_assignment  GPIO_2   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  GPIO_3   LOCATION = B8;  "
RUN-1002 : start command "set_pin_assignment  GPIO_4   LOCATION = B6; "
RUN-1002 : start command "set_pin_assignment  GPIO_5   LOCATION = C6; "
RUN-1002 : start command "set_pin_assignment  GPIO_6   LOCATION = B10; "
RUN-1002 : start command "set_pin_assignment  GPIO_7   LOCATION = B16; "
RUN-1002 : start command "set_pin_assignment  GPIO_8   LOCATION = C16; "
RUN-1002 : start command "set_pin_assignment  GPIO_9   LOCATION = C15;  "
RUN-1002 : start command "set_pin_assignment  GPIO_10  LOCATION = C5;  "
RUN-1002 : start command "set_pin_assignment  GPIO_11  LOCATION = C7;  "
RUN-1002 : start command "set_pin_assignment  GPIO_12  LOCATION = C9;  "
RUN-1002 : start command "set_pin_assignment  GPIO_13  LOCATION = A11; "
RUN-1002 : start command "set_pin_assignment  GPIO_14  LOCATION = C11; "
RUN-1002 : start command "set_pin_assignment  GPIO_15  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment  key   LOCATION = T4; "
RUN-1002 : start command "set_pin_assignment  key_0   LOCATION = N6; "
RUN-1002 : start command "set_pin_assignment  key_1   LOCATION = P8; "
RUN-1002 : start command "set_pin_assignment  key_2   LOCATION = N8;"
RUN-1002 : start command "set_pin_assignment  key_3   LOCATION = R9; "
RUN-1002 : start command "set_pin_assignment  key_4   LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment  key_5   LOCATION = N9; "
RUN-1002 : start command "set_pin_assignment  key_6   LOCATION = T14; "
RUN-1002 : start command "set_pin_assignment  key_7   LOCATION = R14; "
RUN-1002 : start command "set_pin_assignment  key_8   LOCATION = T15; "
RUN-1002 : start command "set_pin_assignment  key_9   LOCATION = R15; "
RUN-1002 : start command "set_pin_assignment  key_10  LOCATION = A7;  "
RUN-1002 : start command "set_pin_assignment  key_11  LOCATION = A8;  "
RUN-1002 : start command "set_pin_assignment  key_12  LOCATION = A10; "
RUN-1002 : start command "set_pin_assignment  key_13  LOCATION = A6;  "
RUN-1002 : start command "set_pin_assignment  key_14  LOCATION = A4;  "
RUN-1002 : start command "set_pin_assignment  key_15  LOCATION = A12; "
RUN-1002 : start command "set_pin_assignment  pllclk   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  sysclk   LOCATION = K14; "
USR-6010 WARNING: ADC constraints: pin keyled has no constraint.
USR-6010 WARNING: ADC constraints: pin led has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "mc8051_rom_td"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "led" in MC8051OnBoard.v(42)
SYN-5014 WARNING: the net's pin: pin "led" in MC8051OnBoard.v(42)
SYN-5013 WARNING: Undriven net: model "MC8051OnBoard" / net "pllclk" in MC8051OnBoard.v(40)
SYN-5014 WARNING: the net's pin: pin "pllclk" in MC8051OnBoard.v(40)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1011 : Flatten model mc8051_rom_td
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 26 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6369/469 useful/useless nets, 6093/405 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h1_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h2_reg[0]
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/s_int0_h3_reg[0]
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 143 onehot mux instances.
SYN-1020 : Optimized 1628 distributor mux.
SYN-1016 : Merged 3271 instances.
SYN-1015 : Optimize round 1, 5965 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5859/131 useful/useless nets, 5599/2477 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 2560 better
SYN-1014 : Optimize round 3
SYN-1032 : 5822/40 useful/useless nets, 5562/39 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 79 better
SYN-1014 : Optimize round 4
SYN-1032 : 5803/1 useful/useless nets, 5543/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 4, 17 better
SYN-1014 : Optimize round 5
SYN-1032 : 5799/0 useful/useless nets, 5539/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.239590s wall, 4.375000s user + 0.218750s system = 4.593750s CPU (87.7%)

RUN-1004 : used memory is 308 MB, reserved memory is 281 MB, peak memory is 312 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    37
  #input               18
  #output              19
  #inout                0

Gate Statistics
#Basic gates         3972
  #and               1753
  #nand                 0
  #or                 358
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                360
  #bufif1               0
  #MX21               978
  #FADD                 0
  #DFF                508
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1259

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3464   |508    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  2.672784s wall, 2.218750s user + 0.421875s system = 2.640625s CPU (98.8%)

RUN-1004 : used memory is 378 MB, reserved memory is 356 MB, peak memory is 378 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 37 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/u_rom/inst"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/u_rom/inst" init file "C:/Users\lenovo\Desktop\MC8051_Version1_6_TDV5\MC8051_Version1_6_TDV5\tools\keil\hand80.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5820/0 useful/useless nets, 5569/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7976/0 useful/useless nets, 7725/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3304 better
SYN-2501 : Optimize round 2
SYN-1032 : 6392/0 useful/useless nets, 6141/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18802/9 useful/useless nets, 18551/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4322 (3.31), #lev = 41 (31.22)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   4.99 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17594 instances into 4143 LUTs, name keeping = 19%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5307/6 useful/useless nets, 5059/6 useful/useless insts
SYN-1015 : Optimize round 1, 12 better
SYN-1014 : Optimize round 2
SYN-1032 : 5307/0 useful/useless nets, 5059/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 491 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4138 LUT to BLE ...
SYN-4008 : Packed 4138 LUT and 468 SEQ to BLE.
SYN-4003 : Packing 19 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (19 nodes)...
SYN-4004 : #1: Packed 17 SEQ (21 nodes)...
SYN-4005 : Packed 17 SEQ with LUT/SLICE
SYN-4006 : 3653 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 4140/4354 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    37
  #input               18
  #output              19
  #inout                0

Utilization Statistics
#lut                 4456   out of  19600   22.73%
#reg                  491   out of  19600    2.51%
#le                  4458
  #lut only          3967   out of   4458   88.99%
  #reg only             2   out of   4458    0.04%
  #lut&reg            489   out of   4458   10.97%
#dsp                    2   out of     29    6.90%
#bram                  11   out of     64   17.19%
  #bram9k              11
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   37   out of    188   19.68%
  #ireg                16
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4458  |4456  |491   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  19.477580s wall, 19.218750s user + 0.187500s system = 19.406250s CPU (99.6%)

RUN-1004 : used memory is 409 MB, reserved memory is 385 MB, peak memory is 432 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  3.591122s wall, 2.921875s user + 0.546875s system = 3.468750s CPU (96.6%)

RUN-1004 : used memory is 466 MB, reserved memory is 445 MB, peak memory is 476 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2285 instances
RUN-1001 : 1115 mslices, 1115 lslices, 37 pads, 11 brams, 2 dsps
RUN-1001 : There are total 4648 nets
RUN-1001 : 3054 nets have 2 pins
RUN-1001 : 830 nets have [3 - 5] pins
RUN-1001 : 517 nets have [6 - 10] pins
RUN-1001 : 152 nets have [11 - 20] pins
RUN-1001 : 89 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2283 instances, 2230 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 37, tpin num: 19726, tnet num: 4646, tinst num: 2283, tnode num: 20784, tedge num: 31267.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 139 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  2.291257s wall, 2.250000s user + 0.015625s system = 2.265625s CPU (98.9%)

RUN-1004 : used memory is 495 MB, reserved memory is 474 MB, peak memory is 495 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4646 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 1000 clock pins, and constraint 1058 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.507296s wall, 2.468750s user + 0.046875s system = 2.515625s CPU (100.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.38984e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.11381e+06, overlap = 29.25
PHY-3002 : Step(2): len = 962351, overlap = 24.75
PHY-3002 : Step(3): len = 880328, overlap = 30.75
PHY-3002 : Step(4): len = 818555, overlap = 45.25
PHY-3002 : Step(5): len = 762034, overlap = 56
PHY-3002 : Step(6): len = 712494, overlap = 66.5
PHY-3002 : Step(7): len = 668695, overlap = 76.5
PHY-3002 : Step(8): len = 624459, overlap = 92.5
PHY-3002 : Step(9): len = 584599, overlap = 102.25
PHY-3002 : Step(10): len = 549010, overlap = 123.5
PHY-3002 : Step(11): len = 514128, overlap = 137.25
PHY-3002 : Step(12): len = 478917, overlap = 151.25
PHY-3002 : Step(13): len = 448002, overlap = 165.25
PHY-3002 : Step(14): len = 421365, overlap = 179
PHY-3002 : Step(15): len = 391829, overlap = 186.25
PHY-3002 : Step(16): len = 357716, overlap = 203.75
PHY-3002 : Step(17): len = 336276, overlap = 216
PHY-3002 : Step(18): len = 316052, overlap = 229.25
PHY-3002 : Step(19): len = 280686, overlap = 250.75
PHY-3002 : Step(20): len = 258468, overlap = 268.5
PHY-3002 : Step(21): len = 244965, overlap = 278.5
PHY-3002 : Step(22): len = 208826, overlap = 303
PHY-3002 : Step(23): len = 180872, overlap = 324.25
PHY-3002 : Step(24): len = 171624, overlap = 332
PHY-3002 : Step(25): len = 154953, overlap = 345.25
PHY-3002 : Step(26): len = 112099, overlap = 380.75
PHY-3002 : Step(27): len = 104984, overlap = 387.25
PHY-3002 : Step(28): len = 99312.3, overlap = 394.5
PHY-3002 : Step(29): len = 76072.5, overlap = 419
PHY-3002 : Step(30): len = 71320.2, overlap = 423.75
PHY-3002 : Step(31): len = 64689.6, overlap = 430.5
PHY-3002 : Step(32): len = 62411, overlap = 433.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.7209e-06
PHY-3002 : Step(33): len = 60965.6, overlap = 433.75
PHY-3002 : Step(34): len = 61098.5, overlap = 430.25
PHY-3002 : Step(35): len = 62642.9, overlap = 429.5
PHY-3002 : Step(36): len = 68868.7, overlap = 424
PHY-3002 : Step(37): len = 78810.8, overlap = 408.25
PHY-3002 : Step(38): len = 79169.3, overlap = 401
PHY-3002 : Step(39): len = 79089.6, overlap = 399.5
PHY-3002 : Step(40): len = 80437.9, overlap = 400
PHY-3002 : Step(41): len = 85633.4, overlap = 393
PHY-3002 : Step(42): len = 87487.8, overlap = 386.25
PHY-3002 : Step(43): len = 88688.5, overlap = 380.75
PHY-3002 : Step(44): len = 89542.7, overlap = 373.75
PHY-3002 : Step(45): len = 91267.2, overlap = 362.5
PHY-3002 : Step(46): len = 92003.3, overlap = 353.25
PHY-3002 : Step(47): len = 93797, overlap = 342
PHY-3002 : Step(48): len = 95458.1, overlap = 328.25
PHY-3002 : Step(49): len = 95182, overlap = 319.25
PHY-3002 : Step(50): len = 94782.3, overlap = 313
PHY-3002 : Step(51): len = 95153.5, overlap = 304.75
PHY-3002 : Step(52): len = 95059.3, overlap = 295.25
PHY-3002 : Step(53): len = 94098.6, overlap = 299
PHY-3002 : Step(54): len = 93752.6, overlap = 304
PHY-3002 : Step(55): len = 92416.2, overlap = 303.75
PHY-3002 : Step(56): len = 92105.2, overlap = 306.25
PHY-3002 : Step(57): len = 90691.8, overlap = 307.25
PHY-3002 : Step(58): len = 90177.8, overlap = 307.25
PHY-3002 : Step(59): len = 89806.5, overlap = 306.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.44181e-06
PHY-3002 : Step(60): len = 89097.5, overlap = 306.25
PHY-3002 : Step(61): len = 89354.2, overlap = 306
PHY-3002 : Step(62): len = 89588.8, overlap = 303
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.34698e-06
PHY-3002 : Step(63): len = 90090.2, overlap = 298.75
PHY-3002 : Step(64): len = 95115.6, overlap = 287.5
PHY-3002 : Step(65): len = 96279, overlap = 275.5
PHY-3002 : Step(66): len = 96140, overlap = 272.75
PHY-3002 : Step(67): len = 97844.5, overlap = 271
PHY-3002 : Step(68): len = 103581, overlap = 259
PHY-3002 : Step(69): len = 104177, overlap = 254.5
PHY-3002 : Step(70): len = 104442, overlap = 250.5
PHY-3002 : Step(71): len = 104895, overlap = 246.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.0694e-05
PHY-3002 : Step(72): len = 106481, overlap = 242.25
PHY-3002 : Step(73): len = 109414, overlap = 227.75
PHY-3002 : Step(74): len = 109416, overlap = 224
PHY-3002 : Step(75): len = 110100, overlap = 221.25
PHY-3002 : Step(76): len = 114078, overlap = 194.75
PHY-3002 : Step(77): len = 117493, overlap = 184
PHY-3002 : Step(78): len = 118565, overlap = 174.25
PHY-3002 : Step(79): len = 118780, overlap = 171.5
PHY-3002 : Step(80): len = 119278, overlap = 170.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.13879e-05
PHY-3002 : Step(81): len = 120966, overlap = 171.75
PHY-3002 : Step(82): len = 126264, overlap = 163.75
PHY-3002 : Step(83): len = 126886, overlap = 156
PHY-3002 : Step(84): len = 127094, overlap = 153.5
PHY-3002 : Step(85): len = 128348, overlap = 151.25
PHY-3002 : Step(86): len = 129756, overlap = 150
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.18083e-05
PHY-3002 : Step(87): len = 132368, overlap = 150
PHY-3002 : Step(88): len = 136260, overlap = 146.75
PHY-3002 : Step(89): len = 139259, overlap = 145.75
PHY-3002 : Step(90): len = 141130, overlap = 143
PHY-3002 : Step(91): len = 142450, overlap = 138.25
PHY-3002 : Step(92): len = 143715, overlap = 142
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.36167e-05
PHY-3002 : Step(93): len = 144509, overlap = 136.25
PHY-3002 : Step(94): len = 146033, overlap = 136.75
PHY-3002 : Step(95): len = 146716, overlap = 137.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000161818
PHY-3002 : Step(96): len = 149127, overlap = 131
PHY-3002 : Step(97): len = 152449, overlap = 123.5
PHY-3002 : Step(98): len = 153385, overlap = 122.25
PHY-3002 : Step(99): len = 153918, overlap = 117.25
PHY-3002 : Step(100): len = 154112, overlap = 116
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000304527
PHY-3002 : Step(101): len = 155934, overlap = 116.75
PHY-3002 : Step(102): len = 157459, overlap = 112
PHY-3002 : Step(103): len = 160252, overlap = 99
PHY-3002 : Step(104): len = 160185, overlap = 98
PHY-3002 : Step(105): len = 159982, overlap = 97.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012688s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (123.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.39724e-06
PHY-3002 : Step(106): len = 146910, overlap = 182.75
PHY-3002 : Step(107): len = 141306, overlap = 189.5
PHY-3002 : Step(108): len = 137623, overlap = 194.75
PHY-3002 : Step(109): len = 134704, overlap = 196.75
PHY-3002 : Step(110): len = 132475, overlap = 199.25
PHY-3002 : Step(111): len = 130721, overlap = 201.5
PHY-3002 : Step(112): len = 128977, overlap = 203.75
PHY-3002 : Step(113): len = 127367, overlap = 208.5
PHY-3002 : Step(114): len = 125764, overlap = 213.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.07945e-05
PHY-3002 : Step(115): len = 125596, overlap = 212.25
PHY-3002 : Step(116): len = 125972, overlap = 211
PHY-3002 : Step(117): len = 126733, overlap = 210
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.85836e-05
PHY-3002 : Step(118): len = 129247, overlap = 207.25
PHY-3002 : Step(119): len = 134244, overlap = 198.25
PHY-3002 : Step(120): len = 134389, overlap = 196.5
PHY-3002 : Step(121): len = 134749, overlap = 197
PHY-3002 : Step(122): len = 135629, overlap = 194.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.32842e-05
PHY-3002 : Step(123): len = 139600, overlap = 182.25
PHY-3002 : Step(124): len = 147501, overlap = 172.5
PHY-3002 : Step(125): len = 147144, overlap = 169.25
PHY-3002 : Step(126): len = 147429, overlap = 169.75
PHY-3002 : Step(127): len = 148313, overlap = 169.25
PHY-3002 : Step(128): len = 149983, overlap = 172.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.44608e-05
PHY-3002 : Step(129): len = 153002, overlap = 166.25
PHY-3002 : Step(130): len = 159418, overlap = 162
PHY-3002 : Step(131): len = 160133, overlap = 157.75
PHY-3002 : Step(132): len = 161555, overlap = 151.5
PHY-3002 : Step(133): len = 163146, overlap = 139.75
PHY-3002 : Step(134): len = 163856, overlap = 131
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000123388
PHY-3002 : Step(135): len = 168169, overlap = 114.75
PHY-3002 : Step(136): len = 172689, overlap = 106
PHY-3002 : Step(137): len = 174357, overlap = 98.25
PHY-3002 : Step(138): len = 175600, overlap = 92
PHY-3002 : Step(139): len = 175905, overlap = 90
PHY-3002 : Step(140): len = 176375, overlap = 85.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000246776
PHY-3002 : Step(141): len = 179698, overlap = 80.5
PHY-3002 : Step(142): len = 182167, overlap = 74
PHY-3002 : Step(143): len = 183368, overlap = 67.25
PHY-3002 : Step(144): len = 183304, overlap = 62.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000493553
PHY-3002 : Step(145): len = 185172, overlap = 59.75
PHY-3002 : Step(146): len = 186379, overlap = 58
PHY-3002 : Step(147): len = 186979, overlap = 55.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.52778e-05
PHY-3002 : Step(148): len = 185875, overlap = 121.25
PHY-3002 : Step(149): len = 184387, overlap = 110.25
PHY-3002 : Step(150): len = 182334, overlap = 107
PHY-3002 : Step(151): len = 179564, overlap = 95.25
PHY-3002 : Step(152): len = 175753, overlap = 102.25
PHY-3002 : Step(153): len = 171644, overlap = 100.25
PHY-3002 : Step(154): len = 168126, overlap = 109.5
PHY-3002 : Step(155): len = 165282, overlap = 112
PHY-3002 : Step(156): len = 163511, overlap = 122.25
PHY-3002 : Step(157): len = 161950, overlap = 126.75
PHY-3002 : Step(158): len = 161009, overlap = 134.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000150556
PHY-3002 : Step(159): len = 165675, overlap = 123.25
PHY-3002 : Step(160): len = 169774, overlap = 103.75
PHY-3002 : Step(161): len = 171214, overlap = 96.75
PHY-3002 : Step(162): len = 172535, overlap = 90.25
PHY-3002 : Step(163): len = 173634, overlap = 89.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000284351
PHY-3002 : Step(164): len = 176924, overlap = 81.5
PHY-3002 : Step(165): len = 179577, overlap = 75
PHY-3002 : Step(166): len = 182639, overlap = 70.75
PHY-3002 : Step(167): len = 183133, overlap = 68.75
PHY-3002 : Step(168): len = 183220, overlap = 68.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000568701
PHY-3002 : Step(169): len = 185564, overlap = 60.25
PHY-3002 : Step(170): len = 187213, overlap = 61.25
PHY-3002 : Step(171): len = 188478, overlap = 60.25
PHY-3002 : Step(172): len = 189577, overlap = 58.75
PHY-3002 : Step(173): len = 190328, overlap = 57.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.546619s wall, 0.515625s user + 0.359375s system = 0.875000s CPU (160.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00028614
PHY-3002 : Step(174): len = 200802, overlap = 16.75
PHY-3002 : Step(175): len = 196752, overlap = 24.5
PHY-3002 : Step(176): len = 192352, overlap = 37.75
PHY-3002 : Step(177): len = 188826, overlap = 46
PHY-3002 : Step(178): len = 187252, overlap = 54
PHY-3002 : Step(179): len = 186199, overlap = 55.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000572281
PHY-3002 : Step(180): len = 188054, overlap = 53.5
PHY-3002 : Step(181): len = 189279, overlap = 52.25
PHY-3002 : Step(182): len = 190324, overlap = 52.5
PHY-3002 : Step(183): len = 190958, overlap = 49.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00114456
PHY-3002 : Step(184): len = 192070, overlap = 49.5
PHY-3002 : Step(185): len = 193348, overlap = 46.5
PHY-3002 : Step(186): len = 194685, overlap = 47.5
PHY-3002 : Step(187): len = 194854, overlap = 47.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025063s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (124.7%)

PHY-3001 : Legalized: Len = 202270, Over = 0
PHY-3001 : Final: Len = 202270, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 581440, over cnt = 67(0%), over = 71, worst = 2
PHY-1002 : len = 581712, over cnt = 42(0%), over = 45, worst = 2
PHY-1002 : len = 581712, over cnt = 19(0%), over = 20, worst = 2
PHY-1002 : len = 581536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.149914s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (156.3%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 37 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2232 has valid locations, 76 needs to be replaced
PHY-3001 : design contains 2348 instances, 2295 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 37, tpin num: 20199, tnet num: 4711, tinst num: 2348, tnode num: 21271, tedge num: 31869.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 139 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.788000s wall, 1.781250s user + 0.000000s system = 1.781250s CPU (99.6%)

RUN-1004 : used memory is 530 MB, reserved memory is 510 MB, peak memory is 552 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4711 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 1014 clock pins, and constraint 1072 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.008122s wall, 2.000000s user + 0.000000s system = 2.000000s CPU (99.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 214085
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 23%, beta_incr = 0.859490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(188): len = 213306, overlap = 1
PHY-3002 : Step(189): len = 213306, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00514175
PHY-3002 : Step(190): len = 212997, overlap = 0
PHY-3002 : Step(191): len = 213010, overlap = 0
PHY-3002 : Step(192): len = 213025, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004996s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.859490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.23903e-05
PHY-3002 : Step(193): len = 212343, overlap = 2.75
PHY-3002 : Step(194): len = 212203, overlap = 2.5
PHY-3002 : Step(195): len = 212203, overlap = 2.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.859490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000232625
PHY-3002 : Step(196): len = 212309, overlap = 8
PHY-3002 : Step(197): len = 212309, overlap = 8
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000465249
PHY-3002 : Step(198): len = 212275, overlap = 7.5
PHY-3002 : Step(199): len = 212275, overlap = 7.5
PHY-3002 : Step(200): len = 212268, overlap = 7.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000756623
PHY-3002 : Step(201): len = 212587, overlap = 5.5
PHY-3002 : Step(202): len = 212675, overlap = 6
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.050311s wall, 0.062500s user + 0.093750s system = 0.156250s CPU (310.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.859490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000746467
PHY-3002 : Step(203): len = 212702, overlap = 1.5
PHY-3002 : Step(204): len = 212668, overlap = 2
PHY-3002 : Step(205): len = 212674, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007496s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (416.9%)

PHY-3001 : Legalized: Len = 213013, Over = 0
PHY-3001 : Final: Len = 213013, Over = 0
RUN-1003 : finish command "place -eco" in  2.812398s wall, 3.203125s user + 0.375000s system = 3.578125s CPU (127.2%)

RUN-1004 : used memory is 553 MB, reserved memory is 534 MB, peak memory is 553 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  16.901662s wall, 33.265625s user + 3.859375s system = 37.125000s CPU (219.7%)

RUN-1004 : used memory is 523 MB, reserved memory is 505 MB, peak memory is 553 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2970 to 2062
PHY-1001 : Pin misalignment score is improved from 2062 to 2019
PHY-1001 : Pin misalignment score is improved from 2019 to 2015
PHY-1001 : Pin misalignment score is improved from 2015 to 2012
PHY-1001 : Pin misalignment score is improved from 2012 to 2012
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2350 instances
RUN-1001 : 1135 mslices, 1160 lslices, 37 pads, 11 brams, 2 dsps
RUN-1001 : There are total 4713 nets
RUN-1001 : 3027 nets have 2 pins
RUN-1001 : 827 nets have [3 - 5] pins
RUN-1001 : 538 nets have [6 - 10] pins
RUN-1001 : 206 nets have [11 - 20] pins
RUN-1001 : 113 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 551688, over cnt = 88(0%), over = 90, worst = 2
PHY-1002 : len = 551928, over cnt = 50(0%), over = 52, worst = 2
PHY-1002 : len = 551744, over cnt = 19(0%), over = 20, worst = 2
PHY-1002 : len = 551512, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 551472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.161035s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (126.1%)

PHY-1001 : End global routing;  0.392925s wall, 0.421875s user + 0.046875s system = 0.468750s CPU (119.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.022261s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (70.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000076s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 75% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 786632, over cnt = 118(0%), over = 118, worst = 1
PHY-1001 : End Routed; 15.211613s wall, 24.671875s user + 0.265625s system = 24.937500s CPU (163.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 783584, over cnt = 23(0%), over = 23, worst = 1
PHY-1001 : End DR Iter 1; 0.186498s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (100.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 783256, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.125151s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (99.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 783288, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 783288
PHY-1001 : End DR Iter 3; 0.043279s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (108.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  22.990103s wall, 32.281250s user + 0.484375s system = 32.765625s CPU (142.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  24.534928s wall, 33.890625s user + 0.562500s system = 34.453125s CPU (140.4%)

RUN-1004 : used memory is 638 MB, reserved memory is 625 MB, peak memory is 906 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                    37
  #input               18
  #output              19
  #inout                0

Utilization Statistics
#lut                 4586   out of  19600   23.40%
#reg                  498   out of  19600    2.54%
#le                  4588
  #lut only          4090   out of   4588   89.15%
  #reg only             2   out of   4588    0.04%
  #lut&reg            496   out of   4588   10.81%
#dsp                    2   out of     29    6.90%
#bram                  11   out of     64   17.19%
  #bram9k              11
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   36   out of    188   19.15%
  #ireg                16
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  5.031951s wall, 3.515625s user + 0.734375s system = 4.250000s CPU (84.5%)

RUN-1004 : used memory is 617 MB, reserved memory is 602 MB, peak memory is 906 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000101011100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2350
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4713, pip num: 50341
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1721 valid insts, and 144777 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000101011100000000000000000" in  11.281576s wall, 35.703125s user + 0.140625s system = 35.843750s CPU (317.7%)

RUN-1004 : used memory is 645 MB, reserved memory is 630 MB, peak memory is 906 MB
