# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do BitStuffErrorBock_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Verilog/BitStuffErrorBock {C:/Verilog/BitStuffErrorBock/BitStuffErrorBock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:37 on Nov 09,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Verilog/BitStuffErrorBock" C:/Verilog/BitStuffErrorBock/BitStuffErrorBock.v 
# -- Compiling module BitStuffErrorBock
# 
# Top level modules:
# 	BitStuffErrorBock
# End time: 00:23:37 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Verilog/BitStuffErrorBock/bitStuff_TB.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:46 on Nov 09,2017
# vlog -reportprogress 300 -work work C:/Verilog/BitStuffErrorBock/bitStuff_TB.v 
# -- Compiling module bitStuff_TB
# 
# Top level modules:
# 	bitStuff_TB
# End time: 00:23:46 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.bitStuff_TB
# vsim work.bitStuff_TB 
# Start time: 00:23:50 on Nov 09,2017
# Loading work.bitStuff_TB
# Loading work.BitStuffErrorBock
add wave -position end  sim:/bitStuff_TB/reset
add wave -position end  sim:/bitStuff_TB/SP
add wave -position end  sim:/bitStuff_TB/RX
add wave -position end  sim:/bitStuff_TB/F_STF
add wave -position end  sim:/bitStuff_TB/STF_ERR
run -all
#  
# Always entry   0
# Sample point 0
# Estado   x
# Contador   0
# Previous bit x
#  
#  
# Always entry   1
# Sample point 1
# Estado   0
# Contador   0
# Previous bit x
#  
#  
# Always entry   2
# Sample point 1
# Estado   1
# Contador   0
# Previous bit x
#  
#  
# Always entry   3
# Sample point 1
# Estado   1
# Contador   0
# Previous bit 0
#  
#  
# Always entry   4
# Sample point 1
# Estado   1
# Contador   1
# Previous bit 0
#  
#  
# Always entry   5
# Sample point 1
# Estado   1
# Contador   2
# Previous bit 0
#  
#  
# Always entry   6
# Sample point 1
# Estado   1
# Contador   3
# Previous bit 0
#  
#  
# Always entry   7
# Sample point 1
# Estado   1
# Contador   0
# Previous bit 1
#  
#  
# Always entry   8
# Sample point 1
# Estado   1
# Contador   0
# Previous bit 0
#  
# 
# End time: 00:25:34 on Nov 09,2017, Elapsed time: 0:01:44
# Errors: 0, Warnings: 0
