
dht11.oled.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008830  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c40  08008940  08008940  00009940  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009580  08009580  0000b1e8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009580  08009580  0000a580  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009588  08009588  0000b1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009588  08009588  0000a588  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800958c  0800958c  0000a58c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  08009590  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006c4  200001e8  08009778  0000b1e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200008ac  08009778  0000b8ac  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b1e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001170f  00000000  00000000  0000b211  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000028c4  00000000  00000000  0001c920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011c0  00000000  00000000  0001f1e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000dfe  00000000  00000000  000203a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019cf5  00000000  00000000  000211a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000152a2  00000000  00000000  0003ae9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00093f42  00000000  00000000  0005013d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e407f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005dc4  00000000  00000000  000e40c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000037  00000000  00000000  000e9e88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e8 	.word	0x200001e8
 800012c:	00000000 	.word	0x00000000
 8000130:	08008928 	.word	0x08008928

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001ec 	.word	0x200001ec
 800014c:	08008928 	.word	0x08008928

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	@ 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <microDelay>:
float tCelsius = 0;
float RH = 0;
char strCopy[15];

void microDelay (uint16_t delay)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b083      	sub	sp, #12
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	80fb      	strh	r3, [r7, #6]
  __HAL_TIM_SET_COUNTER(&htim1, 0);
 8000d4e:	4b08      	ldr	r3, [pc, #32]	@ (8000d70 <microDelay+0x2c>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	2200      	movs	r2, #0
 8000d54:	625a      	str	r2, [r3, #36]	@ 0x24
  while (__HAL_TIM_GET_COUNTER(&htim1) < delay);
 8000d56:	bf00      	nop
 8000d58:	4b05      	ldr	r3, [pc, #20]	@ (8000d70 <microDelay+0x2c>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000d5e:	88fb      	ldrh	r3, [r7, #6]
 8000d60:	429a      	cmp	r2, r3
 8000d62:	d3f9      	bcc.n	8000d58 <microDelay+0x14>
}
 8000d64:	bf00      	nop
 8000d66:	bf00      	nop
 8000d68:	370c      	adds	r7, #12
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bc80      	pop	{r7}
 8000d6e:	4770      	bx	lr
 8000d70:	20000288 	.word	0x20000288

08000d74 <DHT11_Start>:

uint8_t DHT11_Start (void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b086      	sub	sp, #24
 8000d78:	af00      	add	r7, sp, #0
  uint8_t Response = 0;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	75fb      	strb	r3, [r7, #23]
  GPIO_InitTypeDef GPIO_InitStructPrivate = {0};
 8000d7e:	1d3b      	adds	r3, r7, #4
 8000d80:	2200      	movs	r2, #0
 8000d82:	601a      	str	r2, [r3, #0]
 8000d84:	605a      	str	r2, [r3, #4]
 8000d86:	609a      	str	r2, [r3, #8]
 8000d88:	60da      	str	r2, [r3, #12]
  GPIO_InitStructPrivate.Pin = DHT11_PIN;
 8000d8a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000d8e:	607b      	str	r3, [r7, #4]
  GPIO_InitStructPrivate.Mode = GPIO_MODE_OUTPUT_PP;
 8000d90:	2301      	movs	r3, #1
 8000d92:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructPrivate.Speed = GPIO_SPEED_FREQ_LOW;
 8000d94:	2302      	movs	r3, #2
 8000d96:	613b      	str	r3, [r7, #16]
  GPIO_InitStructPrivate.Pull = GPIO_NOPULL;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStructPrivate); // set the pin as output
 8000d9c:	1d3b      	adds	r3, r7, #4
 8000d9e:	4619      	mov	r1, r3
 8000da0:	482c      	ldr	r0, [pc, #176]	@ (8000e54 <DHT11_Start+0xe0>)
 8000da2:	f002 f8a5 	bl	8002ef0 <HAL_GPIO_Init>
  HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 0);   // pull the pin low
 8000da6:	2200      	movs	r2, #0
 8000da8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000dac:	4829      	ldr	r0, [pc, #164]	@ (8000e54 <DHT11_Start+0xe0>)
 8000dae:	f002 fa3a 	bl	8003226 <HAL_GPIO_WritePin>
  HAL_Delay(20);   // wait for 20ms
 8000db2:	2014      	movs	r0, #20
 8000db4:	f001 fa8c 	bl	80022d0 <HAL_Delay>
  HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 1);   // pull the pin high
 8000db8:	2201      	movs	r2, #1
 8000dba:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000dbe:	4825      	ldr	r0, [pc, #148]	@ (8000e54 <DHT11_Start+0xe0>)
 8000dc0:	f002 fa31 	bl	8003226 <HAL_GPIO_WritePin>
  microDelay (30);   // wait for 30us
 8000dc4:	201e      	movs	r0, #30
 8000dc6:	f7ff ffbd 	bl	8000d44 <microDelay>
  GPIO_InitStructPrivate.Mode = GPIO_MODE_INPUT;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructPrivate.Pull = GPIO_PULLUP;
 8000dce:	2301      	movs	r3, #1
 8000dd0:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStructPrivate); // set the pin as input
 8000dd2:	1d3b      	adds	r3, r7, #4
 8000dd4:	4619      	mov	r1, r3
 8000dd6:	481f      	ldr	r0, [pc, #124]	@ (8000e54 <DHT11_Start+0xe0>)
 8000dd8:	f002 f88a 	bl	8002ef0 <HAL_GPIO_Init>
  microDelay (40);
 8000ddc:	2028      	movs	r0, #40	@ 0x28
 8000dde:	f7ff ffb1 	bl	8000d44 <microDelay>
  if (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))
 8000de2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000de6:	481b      	ldr	r0, [pc, #108]	@ (8000e54 <DHT11_Start+0xe0>)
 8000de8:	f002 fa06 	bl	80031f8 <HAL_GPIO_ReadPin>
 8000dec:	4603      	mov	r3, r0
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d10c      	bne.n	8000e0c <DHT11_Start+0x98>
  {
    microDelay (80);
 8000df2:	2050      	movs	r0, #80	@ 0x50
 8000df4:	f7ff ffa6 	bl	8000d44 <microDelay>
    if ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN))) Response = 1;
 8000df8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000dfc:	4815      	ldr	r0, [pc, #84]	@ (8000e54 <DHT11_Start+0xe0>)
 8000dfe:	f002 f9fb 	bl	80031f8 <HAL_GPIO_ReadPin>
 8000e02:	4603      	mov	r3, r0
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d001      	beq.n	8000e0c <DHT11_Start+0x98>
 8000e08:	2301      	movs	r3, #1
 8000e0a:	75fb      	strb	r3, [r7, #23]
  }
  pMillis = HAL_GetTick();
 8000e0c:	f001 fa56 	bl	80022bc <HAL_GetTick>
 8000e10:	4603      	mov	r3, r0
 8000e12:	4a11      	ldr	r2, [pc, #68]	@ (8000e58 <DHT11_Start+0xe4>)
 8000e14:	6013      	str	r3, [r2, #0]
  cMillis = HAL_GetTick();
 8000e16:	f001 fa51 	bl	80022bc <HAL_GetTick>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	4a0f      	ldr	r2, [pc, #60]	@ (8000e5c <DHT11_Start+0xe8>)
 8000e1e:	6013      	str	r3, [r2, #0]
  while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 8000e20:	e004      	b.n	8000e2c <DHT11_Start+0xb8>
  {
    cMillis = HAL_GetTick();
 8000e22:	f001 fa4b 	bl	80022bc <HAL_GetTick>
 8000e26:	4603      	mov	r3, r0
 8000e28:	4a0c      	ldr	r2, [pc, #48]	@ (8000e5c <DHT11_Start+0xe8>)
 8000e2a:	6013      	str	r3, [r2, #0]
  while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 8000e2c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e30:	4808      	ldr	r0, [pc, #32]	@ (8000e54 <DHT11_Start+0xe0>)
 8000e32:	f002 f9e1 	bl	80031f8 <HAL_GPIO_ReadPin>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d006      	beq.n	8000e4a <DHT11_Start+0xd6>
 8000e3c:	4b06      	ldr	r3, [pc, #24]	@ (8000e58 <DHT11_Start+0xe4>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	1c9a      	adds	r2, r3, #2
 8000e42:	4b06      	ldr	r3, [pc, #24]	@ (8000e5c <DHT11_Start+0xe8>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	429a      	cmp	r2, r3
 8000e48:	d8eb      	bhi.n	8000e22 <DHT11_Start+0xae>
  }
  return Response;
 8000e4a:	7dfb      	ldrb	r3, [r7, #23]
}
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	3718      	adds	r7, #24
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	40010c00 	.word	0x40010c00
 8000e58:	20000330 	.word	0x20000330
 8000e5c:	20000334 	.word	0x20000334

08000e60 <DHT11_Read>:

uint8_t DHT11_Read (void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b082      	sub	sp, #8
 8000e64:	af00      	add	r7, sp, #0
  uint8_t a,b;
  for (a=0;a<8;a++)
 8000e66:	2300      	movs	r3, #0
 8000e68:	71fb      	strb	r3, [r7, #7]
 8000e6a:	e066      	b.n	8000f3a <DHT11_Read+0xda>
  {
    pMillis = HAL_GetTick();
 8000e6c:	f001 fa26 	bl	80022bc <HAL_GetTick>
 8000e70:	4603      	mov	r3, r0
 8000e72:	4a36      	ldr	r2, [pc, #216]	@ (8000f4c <DHT11_Read+0xec>)
 8000e74:	6013      	str	r3, [r2, #0]
    cMillis = HAL_GetTick();
 8000e76:	f001 fa21 	bl	80022bc <HAL_GetTick>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	4a34      	ldr	r2, [pc, #208]	@ (8000f50 <DHT11_Read+0xf0>)
 8000e7e:	6013      	str	r3, [r2, #0]
    while (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 8000e80:	e004      	b.n	8000e8c <DHT11_Read+0x2c>
    {  // wait for the pin to go high
      cMillis = HAL_GetTick();
 8000e82:	f001 fa1b 	bl	80022bc <HAL_GetTick>
 8000e86:	4603      	mov	r3, r0
 8000e88:	4a31      	ldr	r2, [pc, #196]	@ (8000f50 <DHT11_Read+0xf0>)
 8000e8a:	6013      	str	r3, [r2, #0]
    while (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 8000e8c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e90:	4830      	ldr	r0, [pc, #192]	@ (8000f54 <DHT11_Read+0xf4>)
 8000e92:	f002 f9b1 	bl	80031f8 <HAL_GPIO_ReadPin>
 8000e96:	4603      	mov	r3, r0
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d106      	bne.n	8000eaa <DHT11_Read+0x4a>
 8000e9c:	4b2b      	ldr	r3, [pc, #172]	@ (8000f4c <DHT11_Read+0xec>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	1c9a      	adds	r2, r3, #2
 8000ea2:	4b2b      	ldr	r3, [pc, #172]	@ (8000f50 <DHT11_Read+0xf0>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	429a      	cmp	r2, r3
 8000ea8:	d8eb      	bhi.n	8000e82 <DHT11_Read+0x22>
    }
    microDelay (40);   // wait for 40 us
 8000eaa:	2028      	movs	r0, #40	@ 0x28
 8000eac:	f7ff ff4a 	bl	8000d44 <microDelay>
    if (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))   // if the pin is low
 8000eb0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000eb4:	4827      	ldr	r0, [pc, #156]	@ (8000f54 <DHT11_Read+0xf4>)
 8000eb6:	f002 f99f 	bl	80031f8 <HAL_GPIO_ReadPin>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d10e      	bne.n	8000ede <DHT11_Read+0x7e>
      b&= ~(1<<(7-a));
 8000ec0:	79fb      	ldrb	r3, [r7, #7]
 8000ec2:	f1c3 0307 	rsb	r3, r3, #7
 8000ec6:	2201      	movs	r2, #1
 8000ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ecc:	b25b      	sxtb	r3, r3
 8000ece:	43db      	mvns	r3, r3
 8000ed0:	b25a      	sxtb	r2, r3
 8000ed2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000ed6:	4013      	ands	r3, r2
 8000ed8:	b25b      	sxtb	r3, r3
 8000eda:	71bb      	strb	r3, [r7, #6]
 8000edc:	e00b      	b.n	8000ef6 <DHT11_Read+0x96>
    else
      b|= (1<<(7-a));
 8000ede:	79fb      	ldrb	r3, [r7, #7]
 8000ee0:	f1c3 0307 	rsb	r3, r3, #7
 8000ee4:	2201      	movs	r2, #1
 8000ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eea:	b25a      	sxtb	r2, r3
 8000eec:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000ef0:	4313      	orrs	r3, r2
 8000ef2:	b25b      	sxtb	r3, r3
 8000ef4:	71bb      	strb	r3, [r7, #6]
    pMillis = HAL_GetTick();
 8000ef6:	f001 f9e1 	bl	80022bc <HAL_GetTick>
 8000efa:	4603      	mov	r3, r0
 8000efc:	4a13      	ldr	r2, [pc, #76]	@ (8000f4c <DHT11_Read+0xec>)
 8000efe:	6013      	str	r3, [r2, #0]
    cMillis = HAL_GetTick();
 8000f00:	f001 f9dc 	bl	80022bc <HAL_GetTick>
 8000f04:	4603      	mov	r3, r0
 8000f06:	4a12      	ldr	r2, [pc, #72]	@ (8000f50 <DHT11_Read+0xf0>)
 8000f08:	6013      	str	r3, [r2, #0]
    while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 8000f0a:	e004      	b.n	8000f16 <DHT11_Read+0xb6>
    {  // wait for the pin to go low
      cMillis = HAL_GetTick();
 8000f0c:	f001 f9d6 	bl	80022bc <HAL_GetTick>
 8000f10:	4603      	mov	r3, r0
 8000f12:	4a0f      	ldr	r2, [pc, #60]	@ (8000f50 <DHT11_Read+0xf0>)
 8000f14:	6013      	str	r3, [r2, #0]
    while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 8000f16:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f1a:	480e      	ldr	r0, [pc, #56]	@ (8000f54 <DHT11_Read+0xf4>)
 8000f1c:	f002 f96c 	bl	80031f8 <HAL_GPIO_ReadPin>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d006      	beq.n	8000f34 <DHT11_Read+0xd4>
 8000f26:	4b09      	ldr	r3, [pc, #36]	@ (8000f4c <DHT11_Read+0xec>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	1c9a      	adds	r2, r3, #2
 8000f2c:	4b08      	ldr	r3, [pc, #32]	@ (8000f50 <DHT11_Read+0xf0>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	429a      	cmp	r2, r3
 8000f32:	d8eb      	bhi.n	8000f0c <DHT11_Read+0xac>
  for (a=0;a<8;a++)
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	3301      	adds	r3, #1
 8000f38:	71fb      	strb	r3, [r7, #7]
 8000f3a:	79fb      	ldrb	r3, [r7, #7]
 8000f3c:	2b07      	cmp	r3, #7
 8000f3e:	d995      	bls.n	8000e6c <DHT11_Read+0xc>
    }
  }
  return b;
 8000f40:	79bb      	ldrb	r3, [r7, #6]
}
 8000f42:	4618      	mov	r0, r3
 8000f44:	3708      	adds	r7, #8
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	20000330 	.word	0x20000330
 8000f50:	20000334 	.word	0x20000334
 8000f54:	40010c00 	.word	0x40010c00

08000f58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f58:	b5b0      	push	{r4, r5, r7, lr}
 8000f5a:	b0a0      	sub	sp, #128	@ 0x80
 8000f5c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f5e:	f001 f955 	bl	800220c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f62:	f000 f95b 	bl	800121c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f66:	f000 fa9b 	bl	80014a0 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000f6a:	f000 f9f1 	bl	8001350 <MX_I2C1_Init>
  MX_TIM1_Init();
 8000f6e:	f000 fa1d 	bl	80013ac <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8000f72:	f000 fa6b 	bl	800144c <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8000f76:	f000 f9ad 	bl	80012d4 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);
 8000f7a:	488d      	ldr	r0, [pc, #564]	@ (80011b0 <main+0x258>)
 8000f7c:	f003 fd02 	bl	8004984 <HAL_TIM_Base_Start>
   SSD1306_Init();
 8000f80:	f000 fc48 	bl	8001814 <SSD1306_Init>
   HAL_UART_Receive_IT(&huart1, &rxBuffer[rxIndex], 1);  // nhận từng byte qua ngắt
 8000f84:	4b8b      	ldr	r3, [pc, #556]	@ (80011b4 <main+0x25c>)
 8000f86:	781b      	ldrb	r3, [r3, #0]
 8000f88:	461a      	mov	r2, r3
 8000f8a:	4b8b      	ldr	r3, [pc, #556]	@ (80011b8 <main+0x260>)
 8000f8c:	4413      	add	r3, r2
 8000f8e:	2201      	movs	r2, #1
 8000f90:	4619      	mov	r1, r3
 8000f92:	488a      	ldr	r0, [pc, #552]	@ (80011bc <main+0x264>)
 8000f94:	f004 f845 	bl	8005022 <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  if (measure_enable) // chỉ đo nếu được bật
 8000f98:	4b89      	ldr	r3, [pc, #548]	@ (80011c0 <main+0x268>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	f000 8101 	beq.w	80011a4 <main+0x24c>
	    {
	      if(DHT11_Start())
 8000fa2:	f7ff fee7 	bl	8000d74 <DHT11_Start>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	f000 80fb 	beq.w	80011a4 <main+0x24c>
	      {
	        // --- đo nhiệt độ, độ ẩm ---
	        RHI = DHT11_Read(); RHD = DHT11_Read();
 8000fae:	f7ff ff57 	bl	8000e60 <DHT11_Read>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	461a      	mov	r2, r3
 8000fb6:	4b83      	ldr	r3, [pc, #524]	@ (80011c4 <main+0x26c>)
 8000fb8:	701a      	strb	r2, [r3, #0]
 8000fba:	f7ff ff51 	bl	8000e60 <DHT11_Read>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	461a      	mov	r2, r3
 8000fc2:	4b81      	ldr	r3, [pc, #516]	@ (80011c8 <main+0x270>)
 8000fc4:	701a      	strb	r2, [r3, #0]
	        TCI = DHT11_Read(); TCD = DHT11_Read();
 8000fc6:	f7ff ff4b 	bl	8000e60 <DHT11_Read>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	461a      	mov	r2, r3
 8000fce:	4b7f      	ldr	r3, [pc, #508]	@ (80011cc <main+0x274>)
 8000fd0:	701a      	strb	r2, [r3, #0]
 8000fd2:	f7ff ff45 	bl	8000e60 <DHT11_Read>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	461a      	mov	r2, r3
 8000fda:	4b7d      	ldr	r3, [pc, #500]	@ (80011d0 <main+0x278>)
 8000fdc:	701a      	strb	r2, [r3, #0]
	        SUM = DHT11_Read();
 8000fde:	f7ff ff3f 	bl	8000e60 <DHT11_Read>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	461a      	mov	r2, r3
 8000fe6:	4b7b      	ldr	r3, [pc, #492]	@ (80011d4 <main+0x27c>)
 8000fe8:	701a      	strb	r2, [r3, #0]
	        if (RHI + RHD + TCI + TCD == SUM)
 8000fea:	4b76      	ldr	r3, [pc, #472]	@ (80011c4 <main+0x26c>)
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	461a      	mov	r2, r3
 8000ff0:	4b75      	ldr	r3, [pc, #468]	@ (80011c8 <main+0x270>)
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	4413      	add	r3, r2
 8000ff6:	4a75      	ldr	r2, [pc, #468]	@ (80011cc <main+0x274>)
 8000ff8:	7812      	ldrb	r2, [r2, #0]
 8000ffa:	4413      	add	r3, r2
 8000ffc:	4a74      	ldr	r2, [pc, #464]	@ (80011d0 <main+0x278>)
 8000ffe:	7812      	ldrb	r2, [r2, #0]
 8001000:	4413      	add	r3, r2
 8001002:	4a74      	ldr	r2, [pc, #464]	@ (80011d4 <main+0x27c>)
 8001004:	7812      	ldrb	r2, [r2, #0]
 8001006:	4293      	cmp	r3, r2
 8001008:	f040 80cc 	bne.w	80011a4 <main+0x24c>
	        {
	          tCelsius = (float)TCI + (float)(TCD/10.0);
 800100c:	4b6f      	ldr	r3, [pc, #444]	@ (80011cc <main+0x274>)
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	4618      	mov	r0, r3
 8001012:	f7ff fe3f 	bl	8000c94 <__aeabi_ui2f>
 8001016:	4604      	mov	r4, r0
 8001018:	4b6d      	ldr	r3, [pc, #436]	@ (80011d0 <main+0x278>)
 800101a:	781b      	ldrb	r3, [r3, #0]
 800101c:	4618      	mov	r0, r3
 800101e:	f7ff f9f1 	bl	8000404 <__aeabi_i2d>
 8001022:	f04f 0200 	mov.w	r2, #0
 8001026:	4b6c      	ldr	r3, [pc, #432]	@ (80011d8 <main+0x280>)
 8001028:	f7ff fb80 	bl	800072c <__aeabi_ddiv>
 800102c:	4602      	mov	r2, r0
 800102e:	460b      	mov	r3, r1
 8001030:	4610      	mov	r0, r2
 8001032:	4619      	mov	r1, r3
 8001034:	f7ff fd28 	bl	8000a88 <__aeabi_d2f>
 8001038:	4603      	mov	r3, r0
 800103a:	4619      	mov	r1, r3
 800103c:	4620      	mov	r0, r4
 800103e:	f7ff fd79 	bl	8000b34 <__addsf3>
 8001042:	4603      	mov	r3, r0
 8001044:	461a      	mov	r2, r3
 8001046:	4b65      	ldr	r3, [pc, #404]	@ (80011dc <main+0x284>)
 8001048:	601a      	str	r2, [r3, #0]
	          RH = (float)RHI + (float)(RHD/10.0);
 800104a:	4b5e      	ldr	r3, [pc, #376]	@ (80011c4 <main+0x26c>)
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	4618      	mov	r0, r3
 8001050:	f7ff fe20 	bl	8000c94 <__aeabi_ui2f>
 8001054:	4604      	mov	r4, r0
 8001056:	4b5c      	ldr	r3, [pc, #368]	@ (80011c8 <main+0x270>)
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	4618      	mov	r0, r3
 800105c:	f7ff f9d2 	bl	8000404 <__aeabi_i2d>
 8001060:	f04f 0200 	mov.w	r2, #0
 8001064:	4b5c      	ldr	r3, [pc, #368]	@ (80011d8 <main+0x280>)
 8001066:	f7ff fb61 	bl	800072c <__aeabi_ddiv>
 800106a:	4602      	mov	r2, r0
 800106c:	460b      	mov	r3, r1
 800106e:	4610      	mov	r0, r2
 8001070:	4619      	mov	r1, r3
 8001072:	f7ff fd09 	bl	8000a88 <__aeabi_d2f>
 8001076:	4603      	mov	r3, r0
 8001078:	4619      	mov	r1, r3
 800107a:	4620      	mov	r0, r4
 800107c:	f7ff fd5a 	bl	8000b34 <__addsf3>
 8001080:	4603      	mov	r3, r0
 8001082:	461a      	mov	r2, r3
 8001084:	4b56      	ldr	r3, [pc, #344]	@ (80011e0 <main+0x288>)
 8001086:	601a      	str	r2, [r3, #0]

	          // OLED hiển thị
	          SSD1306_GotoXY(0, 0);
 8001088:	2100      	movs	r1, #0
 800108a:	2000      	movs	r0, #0
 800108c:	f000 fd2a 	bl	8001ae4 <SSD1306_GotoXY>
	          SSD1306_Puts("Temp: ", &Font_7x10, 1);
 8001090:	2201      	movs	r2, #1
 8001092:	4954      	ldr	r1, [pc, #336]	@ (80011e4 <main+0x28c>)
 8001094:	4854      	ldr	r0, [pc, #336]	@ (80011e8 <main+0x290>)
 8001096:	f000 fdb9 	bl	8001c0c <SSD1306_Puts>
	          sprintf(strCopy, "%d.%d C", TCI, TCD);
 800109a:	4b4c      	ldr	r3, [pc, #304]	@ (80011cc <main+0x274>)
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	461a      	mov	r2, r3
 80010a0:	4b4b      	ldr	r3, [pc, #300]	@ (80011d0 <main+0x278>)
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	4951      	ldr	r1, [pc, #324]	@ (80011ec <main+0x294>)
 80010a6:	4852      	ldr	r0, [pc, #328]	@ (80011f0 <main+0x298>)
 80010a8:	f005 faee 	bl	8006688 <siprintf>
	          SSD1306_Puts(strCopy, &Font_7x10, 1);
 80010ac:	2201      	movs	r2, #1
 80010ae:	494d      	ldr	r1, [pc, #308]	@ (80011e4 <main+0x28c>)
 80010b0:	484f      	ldr	r0, [pc, #316]	@ (80011f0 <main+0x298>)
 80010b2:	f000 fdab 	bl	8001c0c <SSD1306_Puts>

	          SSD1306_GotoXY(0, 16);
 80010b6:	2110      	movs	r1, #16
 80010b8:	2000      	movs	r0, #0
 80010ba:	f000 fd13 	bl	8001ae4 <SSD1306_GotoXY>
	          SSD1306_Puts("Humi: ", &Font_7x10, 1);
 80010be:	2201      	movs	r2, #1
 80010c0:	4948      	ldr	r1, [pc, #288]	@ (80011e4 <main+0x28c>)
 80010c2:	484c      	ldr	r0, [pc, #304]	@ (80011f4 <main+0x29c>)
 80010c4:	f000 fda2 	bl	8001c0c <SSD1306_Puts>
	          sprintf(strCopy, "%d.%d %%", RHI, RHD);
 80010c8:	4b3e      	ldr	r3, [pc, #248]	@ (80011c4 <main+0x26c>)
 80010ca:	781b      	ldrb	r3, [r3, #0]
 80010cc:	461a      	mov	r2, r3
 80010ce:	4b3e      	ldr	r3, [pc, #248]	@ (80011c8 <main+0x270>)
 80010d0:	781b      	ldrb	r3, [r3, #0]
 80010d2:	4949      	ldr	r1, [pc, #292]	@ (80011f8 <main+0x2a0>)
 80010d4:	4846      	ldr	r0, [pc, #280]	@ (80011f0 <main+0x298>)
 80010d6:	f005 fad7 	bl	8006688 <siprintf>
	          SSD1306_Puts(strCopy, &Font_7x10, 1);
 80010da:	2201      	movs	r2, #1
 80010dc:	4941      	ldr	r1, [pc, #260]	@ (80011e4 <main+0x28c>)
 80010de:	4844      	ldr	r0, [pc, #272]	@ (80011f0 <main+0x298>)
 80010e0:	f000 fd94 	bl	8001c0c <SSD1306_Puts>

	          // Đọc MQ2
	          HAL_ADC_Start(&hadc1);
 80010e4:	4845      	ldr	r0, [pc, #276]	@ (80011fc <main+0x2a4>)
 80010e6:	f001 f9ef 	bl	80024c8 <HAL_ADC_Start>
	          HAL_ADC_PollForConversion(&hadc1, 100);
 80010ea:	2164      	movs	r1, #100	@ 0x64
 80010ec:	4843      	ldr	r0, [pc, #268]	@ (80011fc <main+0x2a4>)
 80010ee:	f001 fa99 	bl	8002624 <HAL_ADC_PollForConversion>
	          mq2_value = HAL_ADC_GetValue(&hadc1);
 80010f2:	4842      	ldr	r0, [pc, #264]	@ (80011fc <main+0x2a4>)
 80010f4:	f001 fb9c 	bl	8002830 <HAL_ADC_GetValue>
 80010f8:	4603      	mov	r3, r0
 80010fa:	4a41      	ldr	r2, [pc, #260]	@ (8001200 <main+0x2a8>)
 80010fc:	6013      	str	r3, [r2, #0]

	          SSD1306_GotoXY(0, 32);
 80010fe:	2120      	movs	r1, #32
 8001100:	2000      	movs	r0, #0
 8001102:	f000 fcef 	bl	8001ae4 <SSD1306_GotoXY>
	          SSD1306_Puts("MQ2: ", &Font_7x10, 1);
 8001106:	2201      	movs	r2, #1
 8001108:	4936      	ldr	r1, [pc, #216]	@ (80011e4 <main+0x28c>)
 800110a:	483e      	ldr	r0, [pc, #248]	@ (8001204 <main+0x2ac>)
 800110c:	f000 fd7e 	bl	8001c0c <SSD1306_Puts>
	          sprintf(strCopy, "%lu", mq2_value);
 8001110:	4b3b      	ldr	r3, [pc, #236]	@ (8001200 <main+0x2a8>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	461a      	mov	r2, r3
 8001116:	493c      	ldr	r1, [pc, #240]	@ (8001208 <main+0x2b0>)
 8001118:	4835      	ldr	r0, [pc, #212]	@ (80011f0 <main+0x298>)
 800111a:	f005 fab5 	bl	8006688 <siprintf>
	          SSD1306_Puts(strCopy, &Font_7x10, 1);
 800111e:	2201      	movs	r2, #1
 8001120:	4930      	ldr	r1, [pc, #192]	@ (80011e4 <main+0x28c>)
 8001122:	4833      	ldr	r0, [pc, #204]	@ (80011f0 <main+0x298>)
 8001124:	f000 fd72 	bl	8001c0c <SSD1306_Puts>

	          SSD1306_UpdateScreen();
 8001128:	f000 fc38 	bl	800199c <SSD1306_UpdateScreen>

	          // Gửi UART nếu debug
	          if (debug) {
 800112c:	4b37      	ldr	r3, [pc, #220]	@ (800120c <main+0x2b4>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	2b00      	cmp	r3, #0
 8001132:	d037      	beq.n	80011a4 <main+0x24c>
	            char msg[64];
	            sprintf(msg, "Temp: %.1f C, Humi: %.1f %%\r\n", tCelsius, RH);
 8001134:	4b29      	ldr	r3, [pc, #164]	@ (80011dc <main+0x284>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4618      	mov	r0, r3
 800113a:	f7ff f975 	bl	8000428 <__aeabi_f2d>
 800113e:	4604      	mov	r4, r0
 8001140:	460d      	mov	r5, r1
 8001142:	4b27      	ldr	r3, [pc, #156]	@ (80011e0 <main+0x288>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	4618      	mov	r0, r3
 8001148:	f7ff f96e 	bl	8000428 <__aeabi_f2d>
 800114c:	4602      	mov	r2, r0
 800114e:	460b      	mov	r3, r1
 8001150:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 8001154:	e9cd 2300 	strd	r2, r3, [sp]
 8001158:	4622      	mov	r2, r4
 800115a:	462b      	mov	r3, r5
 800115c:	492c      	ldr	r1, [pc, #176]	@ (8001210 <main+0x2b8>)
 800115e:	f005 fa93 	bl	8006688 <siprintf>
	            HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001162:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001166:	4618      	mov	r0, r3
 8001168:	f7fe fff2 	bl	8000150 <strlen>
 800116c:	4603      	mov	r3, r0
 800116e:	b29a      	uxth	r2, r3
 8001170:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8001174:	f04f 33ff 	mov.w	r3, #4294967295
 8001178:	4810      	ldr	r0, [pc, #64]	@ (80011bc <main+0x264>)
 800117a:	f003 fec7 	bl	8004f0c <HAL_UART_Transmit>

	            char mq2msg[50];
	            sprintf(mq2msg, "MQ2: %lu\r\n", mq2_value);
 800117e:	4b20      	ldr	r3, [pc, #128]	@ (8001200 <main+0x2a8>)
 8001180:	681a      	ldr	r2, [r3, #0]
 8001182:	1d3b      	adds	r3, r7, #4
 8001184:	4923      	ldr	r1, [pc, #140]	@ (8001214 <main+0x2bc>)
 8001186:	4618      	mov	r0, r3
 8001188:	f005 fa7e 	bl	8006688 <siprintf>
	            HAL_UART_Transmit(&huart1, (uint8_t*)mq2msg, strlen(mq2msg), HAL_MAX_DELAY);
 800118c:	1d3b      	adds	r3, r7, #4
 800118e:	4618      	mov	r0, r3
 8001190:	f7fe ffde 	bl	8000150 <strlen>
 8001194:	4603      	mov	r3, r0
 8001196:	b29a      	uxth	r2, r3
 8001198:	1d39      	adds	r1, r7, #4
 800119a:	f04f 33ff 	mov.w	r3, #4294967295
 800119e:	4807      	ldr	r0, [pc, #28]	@ (80011bc <main+0x264>)
 80011a0:	f003 feb4 	bl	8004f0c <HAL_UART_Transmit>
	          }
	        }
	      }
	    }

	    HAL_Delay(read_delay);
 80011a4:	4b1c      	ldr	r3, [pc, #112]	@ (8001218 <main+0x2c0>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	4618      	mov	r0, r3
 80011aa:	f001 f891 	bl	80022d0 <HAL_Delay>
	  if (measure_enable) // chỉ đo nếu được bật
 80011ae:	e6f3      	b.n	8000f98 <main+0x40>
 80011b0:	20000288 	.word	0x20000288
 80011b4:	20000322 	.word	0x20000322
 80011b8:	20000318 	.word	0x20000318
 80011bc:	200002d0 	.word	0x200002d0
 80011c0:	20000010 	.word	0x20000010
 80011c4:	20000328 	.word	0x20000328
 80011c8:	20000329 	.word	0x20000329
 80011cc:	2000032a 	.word	0x2000032a
 80011d0:	2000032b 	.word	0x2000032b
 80011d4:	2000032c 	.word	0x2000032c
 80011d8:	40240000 	.word	0x40240000
 80011dc:	20000338 	.word	0x20000338
 80011e0:	2000033c 	.word	0x2000033c
 80011e4:	20000000 	.word	0x20000000
 80011e8:	08008940 	.word	0x08008940
 80011ec:	08008948 	.word	0x08008948
 80011f0:	20000340 	.word	0x20000340
 80011f4:	08008950 	.word	0x08008950
 80011f8:	08008958 	.word	0x08008958
 80011fc:	20000204 	.word	0x20000204
 8001200:	20000324 	.word	0x20000324
 8001204:	08008964 	.word	0x08008964
 8001208:	0800896c 	.word	0x0800896c
 800120c:	2000000c 	.word	0x2000000c
 8001210:	08008970 	.word	0x08008970
 8001214:	08008990 	.word	0x08008990
 8001218:	20000008 	.word	0x20000008

0800121c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b094      	sub	sp, #80	@ 0x50
 8001220:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001222:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001226:	2228      	movs	r2, #40	@ 0x28
 8001228:	2100      	movs	r1, #0
 800122a:	4618      	mov	r0, r3
 800122c:	f005 fa91 	bl	8006752 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001230:	f107 0314 	add.w	r3, r7, #20
 8001234:	2200      	movs	r2, #0
 8001236:	601a      	str	r2, [r3, #0]
 8001238:	605a      	str	r2, [r3, #4]
 800123a:	609a      	str	r2, [r3, #8]
 800123c:	60da      	str	r2, [r3, #12]
 800123e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001240:	1d3b      	adds	r3, r7, #4
 8001242:	2200      	movs	r2, #0
 8001244:	601a      	str	r2, [r3, #0]
 8001246:	605a      	str	r2, [r3, #4]
 8001248:	609a      	str	r2, [r3, #8]
 800124a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800124c:	2301      	movs	r3, #1
 800124e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001250:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001254:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001256:	2300      	movs	r3, #0
 8001258:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800125a:	2301      	movs	r3, #1
 800125c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800125e:	2302      	movs	r3, #2
 8001260:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001262:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001266:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001268:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800126c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800126e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001272:	4618      	mov	r0, r3
 8001274:	f002 fdba 	bl	8003dec <HAL_RCC_OscConfig>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d001      	beq.n	8001282 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800127e:	f000 fac3 	bl	8001808 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001282:	230f      	movs	r3, #15
 8001284:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001286:	2302      	movs	r3, #2
 8001288:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800128a:	2300      	movs	r3, #0
 800128c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800128e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001292:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001294:	2300      	movs	r3, #0
 8001296:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001298:	f107 0314 	add.w	r3, r7, #20
 800129c:	2102      	movs	r1, #2
 800129e:	4618      	mov	r0, r3
 80012a0:	f003 f826 	bl	80042f0 <HAL_RCC_ClockConfig>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d001      	beq.n	80012ae <SystemClock_Config+0x92>
  {
    Error_Handler();
 80012aa:	f000 faad 	bl	8001808 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80012ae:	2302      	movs	r3, #2
 80012b0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80012b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80012b6:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012b8:	1d3b      	adds	r3, r7, #4
 80012ba:	4618      	mov	r0, r3
 80012bc:	f003 f9a6 	bl	800460c <HAL_RCCEx_PeriphCLKConfig>
 80012c0:	4603      	mov	r3, r0
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d001      	beq.n	80012ca <SystemClock_Config+0xae>
  {
    Error_Handler();
 80012c6:	f000 fa9f 	bl	8001808 <Error_Handler>
  }
}
 80012ca:	bf00      	nop
 80012cc:	3750      	adds	r7, #80	@ 0x50
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
	...

080012d4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b084      	sub	sp, #16
 80012d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80012da:	1d3b      	adds	r3, r7, #4
 80012dc:	2200      	movs	r2, #0
 80012de:	601a      	str	r2, [r3, #0]
 80012e0:	605a      	str	r2, [r3, #4]
 80012e2:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80012e4:	4b18      	ldr	r3, [pc, #96]	@ (8001348 <MX_ADC1_Init+0x74>)
 80012e6:	4a19      	ldr	r2, [pc, #100]	@ (800134c <MX_ADC1_Init+0x78>)
 80012e8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80012ea:	4b17      	ldr	r3, [pc, #92]	@ (8001348 <MX_ADC1_Init+0x74>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80012f0:	4b15      	ldr	r3, [pc, #84]	@ (8001348 <MX_ADC1_Init+0x74>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012f6:	4b14      	ldr	r3, [pc, #80]	@ (8001348 <MX_ADC1_Init+0x74>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012fc:	4b12      	ldr	r3, [pc, #72]	@ (8001348 <MX_ADC1_Init+0x74>)
 80012fe:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001302:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001304:	4b10      	ldr	r3, [pc, #64]	@ (8001348 <MX_ADC1_Init+0x74>)
 8001306:	2200      	movs	r2, #0
 8001308:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800130a:	4b0f      	ldr	r3, [pc, #60]	@ (8001348 <MX_ADC1_Init+0x74>)
 800130c:	2201      	movs	r2, #1
 800130e:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001310:	480d      	ldr	r0, [pc, #52]	@ (8001348 <MX_ADC1_Init+0x74>)
 8001312:	f001 f801 	bl	8002318 <HAL_ADC_Init>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 800131c:	f000 fa74 	bl	8001808 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001320:	2301      	movs	r3, #1
 8001322:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001324:	2301      	movs	r3, #1
 8001326:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001328:	2300      	movs	r3, #0
 800132a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800132c:	1d3b      	adds	r3, r7, #4
 800132e:	4619      	mov	r1, r3
 8001330:	4805      	ldr	r0, [pc, #20]	@ (8001348 <MX_ADC1_Init+0x74>)
 8001332:	f001 fa89 	bl	8002848 <HAL_ADC_ConfigChannel>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 800133c:	f000 fa64 	bl	8001808 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001340:	bf00      	nop
 8001342:	3710      	adds	r7, #16
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}
 8001348:	20000204 	.word	0x20000204
 800134c:	40012400 	.word	0x40012400

08001350 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001354:	4b12      	ldr	r3, [pc, #72]	@ (80013a0 <MX_I2C1_Init+0x50>)
 8001356:	4a13      	ldr	r2, [pc, #76]	@ (80013a4 <MX_I2C1_Init+0x54>)
 8001358:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800135a:	4b11      	ldr	r3, [pc, #68]	@ (80013a0 <MX_I2C1_Init+0x50>)
 800135c:	4a12      	ldr	r2, [pc, #72]	@ (80013a8 <MX_I2C1_Init+0x58>)
 800135e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001360:	4b0f      	ldr	r3, [pc, #60]	@ (80013a0 <MX_I2C1_Init+0x50>)
 8001362:	2200      	movs	r2, #0
 8001364:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001366:	4b0e      	ldr	r3, [pc, #56]	@ (80013a0 <MX_I2C1_Init+0x50>)
 8001368:	2200      	movs	r2, #0
 800136a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800136c:	4b0c      	ldr	r3, [pc, #48]	@ (80013a0 <MX_I2C1_Init+0x50>)
 800136e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001372:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001374:	4b0a      	ldr	r3, [pc, #40]	@ (80013a0 <MX_I2C1_Init+0x50>)
 8001376:	2200      	movs	r2, #0
 8001378:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800137a:	4b09      	ldr	r3, [pc, #36]	@ (80013a0 <MX_I2C1_Init+0x50>)
 800137c:	2200      	movs	r2, #0
 800137e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001380:	4b07      	ldr	r3, [pc, #28]	@ (80013a0 <MX_I2C1_Init+0x50>)
 8001382:	2200      	movs	r2, #0
 8001384:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001386:	4b06      	ldr	r3, [pc, #24]	@ (80013a0 <MX_I2C1_Init+0x50>)
 8001388:	2200      	movs	r2, #0
 800138a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800138c:	4804      	ldr	r0, [pc, #16]	@ (80013a0 <MX_I2C1_Init+0x50>)
 800138e:	f001 ff63 	bl	8003258 <HAL_I2C_Init>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d001      	beq.n	800139c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001398:	f000 fa36 	bl	8001808 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800139c:	bf00      	nop
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	20000234 	.word	0x20000234
 80013a4:	40005400 	.word	0x40005400
 80013a8:	00061a80 	.word	0x00061a80

080013ac <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b086      	sub	sp, #24
 80013b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013b2:	f107 0308 	add.w	r3, r7, #8
 80013b6:	2200      	movs	r2, #0
 80013b8:	601a      	str	r2, [r3, #0]
 80013ba:	605a      	str	r2, [r3, #4]
 80013bc:	609a      	str	r2, [r3, #8]
 80013be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013c0:	463b      	mov	r3, r7
 80013c2:	2200      	movs	r2, #0
 80013c4:	601a      	str	r2, [r3, #0]
 80013c6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80013c8:	4b1e      	ldr	r3, [pc, #120]	@ (8001444 <MX_TIM1_Init+0x98>)
 80013ca:	4a1f      	ldr	r2, [pc, #124]	@ (8001448 <MX_TIM1_Init+0x9c>)
 80013cc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 80013ce:	4b1d      	ldr	r3, [pc, #116]	@ (8001444 <MX_TIM1_Init+0x98>)
 80013d0:	2247      	movs	r2, #71	@ 0x47
 80013d2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013d4:	4b1b      	ldr	r3, [pc, #108]	@ (8001444 <MX_TIM1_Init+0x98>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80013da:	4b1a      	ldr	r3, [pc, #104]	@ (8001444 <MX_TIM1_Init+0x98>)
 80013dc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80013e0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013e2:	4b18      	ldr	r3, [pc, #96]	@ (8001444 <MX_TIM1_Init+0x98>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80013e8:	4b16      	ldr	r3, [pc, #88]	@ (8001444 <MX_TIM1_Init+0x98>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013ee:	4b15      	ldr	r3, [pc, #84]	@ (8001444 <MX_TIM1_Init+0x98>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80013f4:	4813      	ldr	r0, [pc, #76]	@ (8001444 <MX_TIM1_Init+0x98>)
 80013f6:	f003 fa75 	bl	80048e4 <HAL_TIM_Base_Init>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d001      	beq.n	8001404 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001400:	f000 fa02 	bl	8001808 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001404:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001408:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800140a:	f107 0308 	add.w	r3, r7, #8
 800140e:	4619      	mov	r1, r3
 8001410:	480c      	ldr	r0, [pc, #48]	@ (8001444 <MX_TIM1_Init+0x98>)
 8001412:	f003 fb01 	bl	8004a18 <HAL_TIM_ConfigClockSource>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d001      	beq.n	8001420 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 800141c:	f000 f9f4 	bl	8001808 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001420:	2300      	movs	r3, #0
 8001422:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001424:	2300      	movs	r3, #0
 8001426:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001428:	463b      	mov	r3, r7
 800142a:	4619      	mov	r1, r3
 800142c:	4805      	ldr	r0, [pc, #20]	@ (8001444 <MX_TIM1_Init+0x98>)
 800142e:	f003 fcbf 	bl	8004db0 <HAL_TIMEx_MasterConfigSynchronization>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d001      	beq.n	800143c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001438:	f000 f9e6 	bl	8001808 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800143c:	bf00      	nop
 800143e:	3718      	adds	r7, #24
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}
 8001444:	20000288 	.word	0x20000288
 8001448:	40012c00 	.word	0x40012c00

0800144c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001450:	4b11      	ldr	r3, [pc, #68]	@ (8001498 <MX_USART1_UART_Init+0x4c>)
 8001452:	4a12      	ldr	r2, [pc, #72]	@ (800149c <MX_USART1_UART_Init+0x50>)
 8001454:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001456:	4b10      	ldr	r3, [pc, #64]	@ (8001498 <MX_USART1_UART_Init+0x4c>)
 8001458:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800145c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800145e:	4b0e      	ldr	r3, [pc, #56]	@ (8001498 <MX_USART1_UART_Init+0x4c>)
 8001460:	2200      	movs	r2, #0
 8001462:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001464:	4b0c      	ldr	r3, [pc, #48]	@ (8001498 <MX_USART1_UART_Init+0x4c>)
 8001466:	2200      	movs	r2, #0
 8001468:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800146a:	4b0b      	ldr	r3, [pc, #44]	@ (8001498 <MX_USART1_UART_Init+0x4c>)
 800146c:	2200      	movs	r2, #0
 800146e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001470:	4b09      	ldr	r3, [pc, #36]	@ (8001498 <MX_USART1_UART_Init+0x4c>)
 8001472:	220c      	movs	r2, #12
 8001474:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001476:	4b08      	ldr	r3, [pc, #32]	@ (8001498 <MX_USART1_UART_Init+0x4c>)
 8001478:	2200      	movs	r2, #0
 800147a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800147c:	4b06      	ldr	r3, [pc, #24]	@ (8001498 <MX_USART1_UART_Init+0x4c>)
 800147e:	2200      	movs	r2, #0
 8001480:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001482:	4805      	ldr	r0, [pc, #20]	@ (8001498 <MX_USART1_UART_Init+0x4c>)
 8001484:	f003 fcf2 	bl	8004e6c <HAL_UART_Init>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d001      	beq.n	8001492 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800148e:	f000 f9bb 	bl	8001808 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001492:	bf00      	nop
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	200002d0 	.word	0x200002d0
 800149c:	40013800 	.word	0x40013800

080014a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b088      	sub	sp, #32
 80014a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014a6:	f107 0310 	add.w	r3, r7, #16
 80014aa:	2200      	movs	r2, #0
 80014ac:	601a      	str	r2, [r3, #0]
 80014ae:	605a      	str	r2, [r3, #4]
 80014b0:	609a      	str	r2, [r3, #8]
 80014b2:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014b4:	4b2b      	ldr	r3, [pc, #172]	@ (8001564 <MX_GPIO_Init+0xc4>)
 80014b6:	699b      	ldr	r3, [r3, #24]
 80014b8:	4a2a      	ldr	r2, [pc, #168]	@ (8001564 <MX_GPIO_Init+0xc4>)
 80014ba:	f043 0320 	orr.w	r3, r3, #32
 80014be:	6193      	str	r3, [r2, #24]
 80014c0:	4b28      	ldr	r3, [pc, #160]	@ (8001564 <MX_GPIO_Init+0xc4>)
 80014c2:	699b      	ldr	r3, [r3, #24]
 80014c4:	f003 0320 	and.w	r3, r3, #32
 80014c8:	60fb      	str	r3, [r7, #12]
 80014ca:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014cc:	4b25      	ldr	r3, [pc, #148]	@ (8001564 <MX_GPIO_Init+0xc4>)
 80014ce:	699b      	ldr	r3, [r3, #24]
 80014d0:	4a24      	ldr	r2, [pc, #144]	@ (8001564 <MX_GPIO_Init+0xc4>)
 80014d2:	f043 0304 	orr.w	r3, r3, #4
 80014d6:	6193      	str	r3, [r2, #24]
 80014d8:	4b22      	ldr	r3, [pc, #136]	@ (8001564 <MX_GPIO_Init+0xc4>)
 80014da:	699b      	ldr	r3, [r3, #24]
 80014dc:	f003 0304 	and.w	r3, r3, #4
 80014e0:	60bb      	str	r3, [r7, #8]
 80014e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014e4:	4b1f      	ldr	r3, [pc, #124]	@ (8001564 <MX_GPIO_Init+0xc4>)
 80014e6:	699b      	ldr	r3, [r3, #24]
 80014e8:	4a1e      	ldr	r2, [pc, #120]	@ (8001564 <MX_GPIO_Init+0xc4>)
 80014ea:	f043 0308 	orr.w	r3, r3, #8
 80014ee:	6193      	str	r3, [r2, #24]
 80014f0:	4b1c      	ldr	r3, [pc, #112]	@ (8001564 <MX_GPIO_Init+0xc4>)
 80014f2:	699b      	ldr	r3, [r3, #24]
 80014f4:	f003 0308 	and.w	r3, r3, #8
 80014f8:	607b      	str	r3, [r7, #4]
 80014fa:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 80014fc:	2200      	movs	r2, #0
 80014fe:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001502:	4819      	ldr	r0, [pc, #100]	@ (8001568 <MX_GPIO_Init+0xc8>)
 8001504:	f001 fe8f 	bl	8003226 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001508:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800150c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800150e:	2301      	movs	r3, #1
 8001510:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001512:	2300      	movs	r3, #0
 8001514:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001516:	2302      	movs	r3, #2
 8001518:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800151a:	f107 0310 	add.w	r3, r7, #16
 800151e:	4619      	mov	r1, r3
 8001520:	4811      	ldr	r0, [pc, #68]	@ (8001568 <MX_GPIO_Init+0xc8>)
 8001522:	f001 fce5 	bl	8002ef0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;     // PA9 = TX
 8001526:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800152a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800152c:	2302      	movs	r3, #2
 800152e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001530:	2303      	movs	r3, #3
 8001532:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001534:	f107 0310 	add.w	r3, r7, #16
 8001538:	4619      	mov	r1, r3
 800153a:	480c      	ldr	r0, [pc, #48]	@ (800156c <MX_GPIO_Init+0xcc>)
 800153c:	f001 fcd8 	bl	8002ef0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_10;    // PA10 = RX
 8001540:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001544:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001546:	2300      	movs	r3, #0
 8001548:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154a:	2300      	movs	r3, #0
 800154c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800154e:	f107 0310 	add.w	r3, r7, #16
 8001552:	4619      	mov	r1, r3
 8001554:	4805      	ldr	r0, [pc, #20]	@ (800156c <MX_GPIO_Init+0xcc>)
 8001556:	f001 fccb 	bl	8002ef0 <HAL_GPIO_Init>
  /* USER CODE END MX_GPIO_Init_2 */
}
 800155a:	bf00      	nop
 800155c:	3720      	adds	r7, #32
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	40021000 	.word	0x40021000
 8001568:	40010c00 	.word	0x40010c00
 800156c:	40010800 	.word	0x40010800

08001570 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001570:	b5b0      	push	{r4, r5, r7, lr}
 8001572:	b0a6      	sub	sp, #152	@ 0x98
 8001574:	af02      	add	r7, sp, #8
 8001576:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4a90      	ldr	r2, [pc, #576]	@ (80017c0 <HAL_UART_RxCpltCallback+0x250>)
 800157e:	4293      	cmp	r3, r2
 8001580:	f040 8119 	bne.w	80017b6 <HAL_UART_RxCpltCallback+0x246>
	  {
	    if (rxBuffer[rxIndex] == '\n' || rxBuffer[rxIndex] == '\r' || rxIndex >= 9)
 8001584:	4b8f      	ldr	r3, [pc, #572]	@ (80017c4 <HAL_UART_RxCpltCallback+0x254>)
 8001586:	781b      	ldrb	r3, [r3, #0]
 8001588:	461a      	mov	r2, r3
 800158a:	4b8f      	ldr	r3, [pc, #572]	@ (80017c8 <HAL_UART_RxCpltCallback+0x258>)
 800158c:	5c9b      	ldrb	r3, [r3, r2]
 800158e:	2b0a      	cmp	r3, #10
 8001590:	d00b      	beq.n	80015aa <HAL_UART_RxCpltCallback+0x3a>
 8001592:	4b8c      	ldr	r3, [pc, #560]	@ (80017c4 <HAL_UART_RxCpltCallback+0x254>)
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	461a      	mov	r2, r3
 8001598:	4b8b      	ldr	r3, [pc, #556]	@ (80017c8 <HAL_UART_RxCpltCallback+0x258>)
 800159a:	5c9b      	ldrb	r3, [r3, r2]
 800159c:	2b0d      	cmp	r3, #13
 800159e:	d004      	beq.n	80015aa <HAL_UART_RxCpltCallback+0x3a>
 80015a0:	4b88      	ldr	r3, [pc, #544]	@ (80017c4 <HAL_UART_RxCpltCallback+0x254>)
 80015a2:	781b      	ldrb	r3, [r3, #0]
 80015a4:	2b08      	cmp	r3, #8
 80015a6:	f240 80f6 	bls.w	8001796 <HAL_UART_RxCpltCallback+0x226>
	    {
	      rxBuffer[rxIndex] = 0;
 80015aa:	4b86      	ldr	r3, [pc, #536]	@ (80017c4 <HAL_UART_RxCpltCallback+0x254>)
 80015ac:	781b      	ldrb	r3, [r3, #0]
 80015ae:	461a      	mov	r2, r3
 80015b0:	4b85      	ldr	r3, [pc, #532]	@ (80017c8 <HAL_UART_RxCpltCallback+0x258>)
 80015b2:	2100      	movs	r1, #0
 80015b4:	5499      	strb	r1, [r3, r2]

	      if (strncmp((char*)rxBuffer, "STATUS", 6) == 0)
 80015b6:	2206      	movs	r2, #6
 80015b8:	4984      	ldr	r1, [pc, #528]	@ (80017cc <HAL_UART_RxCpltCallback+0x25c>)
 80015ba:	4883      	ldr	r0, [pc, #524]	@ (80017c8 <HAL_UART_RxCpltCallback+0x258>)
 80015bc:	f005 f8d1 	bl	8006762 <strncmp>
 80015c0:	4603      	mov	r3, r0
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d13b      	bne.n	800163e <HAL_UART_RxCpltCallback+0xce>
	      {
	        char msg[128];
	        sprintf(msg, "Temp: %.1f C, Humi: %.1f %%\r\n", tCelsius, RH);
 80015c6:	4b82      	ldr	r3, [pc, #520]	@ (80017d0 <HAL_UART_RxCpltCallback+0x260>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	4618      	mov	r0, r3
 80015cc:	f7fe ff2c 	bl	8000428 <__aeabi_f2d>
 80015d0:	4604      	mov	r4, r0
 80015d2:	460d      	mov	r5, r1
 80015d4:	4b7f      	ldr	r3, [pc, #508]	@ (80017d4 <HAL_UART_RxCpltCallback+0x264>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	4618      	mov	r0, r3
 80015da:	f7fe ff25 	bl	8000428 <__aeabi_f2d>
 80015de:	4602      	mov	r2, r0
 80015e0:	460b      	mov	r3, r1
 80015e2:	f107 000c 	add.w	r0, r7, #12
 80015e6:	e9cd 2300 	strd	r2, r3, [sp]
 80015ea:	4622      	mov	r2, r4
 80015ec:	462b      	mov	r3, r5
 80015ee:	497a      	ldr	r1, [pc, #488]	@ (80017d8 <HAL_UART_RxCpltCallback+0x268>)
 80015f0:	f005 f84a 	bl	8006688 <siprintf>
	        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80015f4:	f107 030c 	add.w	r3, r7, #12
 80015f8:	4618      	mov	r0, r3
 80015fa:	f7fe fda9 	bl	8000150 <strlen>
 80015fe:	4603      	mov	r3, r0
 8001600:	b29a      	uxth	r2, r3
 8001602:	f107 010c 	add.w	r1, r7, #12
 8001606:	f04f 33ff 	mov.w	r3, #4294967295
 800160a:	4874      	ldr	r0, [pc, #464]	@ (80017dc <HAL_UART_RxCpltCallback+0x26c>)
 800160c:	f003 fc7e 	bl	8004f0c <HAL_UART_Transmit>

	        sprintf(msg, "MQ2: %lu\r\n", mq2_value);
 8001610:	4b73      	ldr	r3, [pc, #460]	@ (80017e0 <HAL_UART_RxCpltCallback+0x270>)
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	f107 030c 	add.w	r3, r7, #12
 8001618:	4972      	ldr	r1, [pc, #456]	@ (80017e4 <HAL_UART_RxCpltCallback+0x274>)
 800161a:	4618      	mov	r0, r3
 800161c:	f005 f834 	bl	8006688 <siprintf>
	        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001620:	f107 030c 	add.w	r3, r7, #12
 8001624:	4618      	mov	r0, r3
 8001626:	f7fe fd93 	bl	8000150 <strlen>
 800162a:	4603      	mov	r3, r0
 800162c:	b29a      	uxth	r2, r3
 800162e:	f107 010c 	add.w	r1, r7, #12
 8001632:	f04f 33ff 	mov.w	r3, #4294967295
 8001636:	4869      	ldr	r0, [pc, #420]	@ (80017dc <HAL_UART_RxCpltCallback+0x26c>)
 8001638:	f003 fc68 	bl	8004f0c <HAL_UART_Transmit>
 800163c:	e098      	b.n	8001770 <HAL_UART_RxCpltCallback+0x200>
	      }
	      else if (strncmp((char*)rxBuffer, "OFF", 3) == 0)
 800163e:	2203      	movs	r2, #3
 8001640:	4969      	ldr	r1, [pc, #420]	@ (80017e8 <HAL_UART_RxCpltCallback+0x278>)
 8001642:	4861      	ldr	r0, [pc, #388]	@ (80017c8 <HAL_UART_RxCpltCallback+0x258>)
 8001644:	f005 f88d 	bl	8006762 <strncmp>
 8001648:	4603      	mov	r3, r0
 800164a:	2b00      	cmp	r3, #0
 800164c:	d11d      	bne.n	800168a <HAL_UART_RxCpltCallback+0x11a>
	      {
	        measure_enable = 0;
 800164e:	4b67      	ldr	r3, [pc, #412]	@ (80017ec <HAL_UART_RxCpltCallback+0x27c>)
 8001650:	2200      	movs	r2, #0
 8001652:	601a      	str	r2, [r3, #0]
	        char msg[] = "Đã tắt chế độ đo liên tục\r\n";
 8001654:	4b66      	ldr	r3, [pc, #408]	@ (80017f0 <HAL_UART_RxCpltCallback+0x280>)
 8001656:	f107 040c 	add.w	r4, r7, #12
 800165a:	461d      	mov	r5, r3
 800165c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800165e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001660:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001662:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001664:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001668:	c403      	stmia	r4!, {r0, r1}
 800166a:	7022      	strb	r2, [r4, #0]
	        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800166c:	f107 030c 	add.w	r3, r7, #12
 8001670:	4618      	mov	r0, r3
 8001672:	f7fe fd6d 	bl	8000150 <strlen>
 8001676:	4603      	mov	r3, r0
 8001678:	b29a      	uxth	r2, r3
 800167a:	f107 010c 	add.w	r1, r7, #12
 800167e:	f04f 33ff 	mov.w	r3, #4294967295
 8001682:	4856      	ldr	r0, [pc, #344]	@ (80017dc <HAL_UART_RxCpltCallback+0x26c>)
 8001684:	f003 fc42 	bl	8004f0c <HAL_UART_Transmit>
 8001688:	e072      	b.n	8001770 <HAL_UART_RxCpltCallback+0x200>
	      }
	      else if (strncmp((char*)rxBuffer, "ON", 2) == 0)
 800168a:	2202      	movs	r2, #2
 800168c:	4959      	ldr	r1, [pc, #356]	@ (80017f4 <HAL_UART_RxCpltCallback+0x284>)
 800168e:	484e      	ldr	r0, [pc, #312]	@ (80017c8 <HAL_UART_RxCpltCallback+0x258>)
 8001690:	f005 f867 	bl	8006762 <strncmp>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d120      	bne.n	80016dc <HAL_UART_RxCpltCallback+0x16c>
	      {
	        measure_enable = 1;
 800169a:	4b54      	ldr	r3, [pc, #336]	@ (80017ec <HAL_UART_RxCpltCallback+0x27c>)
 800169c:	2201      	movs	r2, #1
 800169e:	601a      	str	r2, [r3, #0]
	        char msg[] = "Đã bật lại chế độ đo liên tục\r\n";
 80016a0:	4b55      	ldr	r3, [pc, #340]	@ (80017f8 <HAL_UART_RxCpltCallback+0x288>)
 80016a2:	f107 040c 	add.w	r4, r7, #12
 80016a6:	461d      	mov	r5, r3
 80016a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80016aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80016ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80016ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80016b0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80016b4:	c407      	stmia	r4!, {r0, r1, r2}
 80016b6:	8023      	strh	r3, [r4, #0]
 80016b8:	3402      	adds	r4, #2
 80016ba:	0c1b      	lsrs	r3, r3, #16
 80016bc:	7023      	strb	r3, [r4, #0]
	        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80016be:	f107 030c 	add.w	r3, r7, #12
 80016c2:	4618      	mov	r0, r3
 80016c4:	f7fe fd44 	bl	8000150 <strlen>
 80016c8:	4603      	mov	r3, r0
 80016ca:	b29a      	uxth	r2, r3
 80016cc:	f107 010c 	add.w	r1, r7, #12
 80016d0:	f04f 33ff 	mov.w	r3, #4294967295
 80016d4:	4841      	ldr	r0, [pc, #260]	@ (80017dc <HAL_UART_RxCpltCallback+0x26c>)
 80016d6:	f003 fc19 	bl	8004f0c <HAL_UART_Transmit>
 80016da:	e049      	b.n	8001770 <HAL_UART_RxCpltCallback+0x200>
	      }
	      else
	      {
	        uint32_t new_delay = atoi((char*)rxBuffer) * 1000;
 80016dc:	483a      	ldr	r0, [pc, #232]	@ (80017c8 <HAL_UART_RxCpltCallback+0x258>)
 80016de:	f004 fa2f 	bl	8005b40 <atoi>
 80016e2:	4603      	mov	r3, r0
 80016e4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80016e8:	fb02 f303 	mul.w	r3, r2, r3
 80016ec:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	        if (new_delay >= 500 && new_delay <= 10000) {
 80016f0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80016f4:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80016f8:	d320      	bcc.n	800173c <HAL_UART_RxCpltCallback+0x1cc>
 80016fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80016fe:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001702:	4293      	cmp	r3, r2
 8001704:	d81a      	bhi.n	800173c <HAL_UART_RxCpltCallback+0x1cc>
	          read_delay = new_delay;
 8001706:	4a3d      	ldr	r2, [pc, #244]	@ (80017fc <HAL_UART_RxCpltCallback+0x28c>)
 8001708:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800170c:	6013      	str	r3, [r2, #0]
	          char msg[50];
	          sprintf(msg, "Đã đặt chu kỳ đọc: %lu ms\r\n", read_delay);
 800170e:	4b3b      	ldr	r3, [pc, #236]	@ (80017fc <HAL_UART_RxCpltCallback+0x28c>)
 8001710:	681a      	ldr	r2, [r3, #0]
 8001712:	f107 030c 	add.w	r3, r7, #12
 8001716:	493a      	ldr	r1, [pc, #232]	@ (8001800 <HAL_UART_RxCpltCallback+0x290>)
 8001718:	4618      	mov	r0, r3
 800171a:	f004 ffb5 	bl	8006688 <siprintf>
	          HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800171e:	f107 030c 	add.w	r3, r7, #12
 8001722:	4618      	mov	r0, r3
 8001724:	f7fe fd14 	bl	8000150 <strlen>
 8001728:	4603      	mov	r3, r0
 800172a:	b29a      	uxth	r2, r3
 800172c:	f107 010c 	add.w	r1, r7, #12
 8001730:	f04f 33ff 	mov.w	r3, #4294967295
 8001734:	4829      	ldr	r0, [pc, #164]	@ (80017dc <HAL_UART_RxCpltCallback+0x26c>)
 8001736:	f003 fbe9 	bl	8004f0c <HAL_UART_Transmit>
	        if (new_delay >= 500 && new_delay <= 10000) {
 800173a:	e019      	b.n	8001770 <HAL_UART_RxCpltCallback+0x200>
	        } else {
	          char msg[] = "Lỗi: Chu kỳ phải từ 500 đến 10000 ms\r\n";
 800173c:	4b31      	ldr	r3, [pc, #196]	@ (8001804 <HAL_UART_RxCpltCallback+0x294>)
 800173e:	f107 040c 	add.w	r4, r7, #12
 8001742:	461d      	mov	r5, r3
 8001744:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001746:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001748:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800174a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800174c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800174e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001750:	682b      	ldr	r3, [r5, #0]
 8001752:	8023      	strh	r3, [r4, #0]
	          HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001754:	f107 030c 	add.w	r3, r7, #12
 8001758:	4618      	mov	r0, r3
 800175a:	f7fe fcf9 	bl	8000150 <strlen>
 800175e:	4603      	mov	r3, r0
 8001760:	b29a      	uxth	r2, r3
 8001762:	f107 010c 	add.w	r1, r7, #12
 8001766:	f04f 33ff 	mov.w	r3, #4294967295
 800176a:	481c      	ldr	r0, [pc, #112]	@ (80017dc <HAL_UART_RxCpltCallback+0x26c>)
 800176c:	f003 fbce 	bl	8004f0c <HAL_UART_Transmit>
	        }
	      }

	      rxIndex = 0;
 8001770:	4b14      	ldr	r3, [pc, #80]	@ (80017c4 <HAL_UART_RxCpltCallback+0x254>)
 8001772:	2200      	movs	r2, #0
 8001774:	701a      	strb	r2, [r3, #0]
	      memset(rxBuffer, 0, sizeof(rxBuffer));
 8001776:	220a      	movs	r2, #10
 8001778:	2100      	movs	r1, #0
 800177a:	4813      	ldr	r0, [pc, #76]	@ (80017c8 <HAL_UART_RxCpltCallback+0x258>)
 800177c:	f004 ffe9 	bl	8006752 <memset>
	      HAL_UART_Receive_IT(&huart1, &rxBuffer[rxIndex], 1);
 8001780:	4b10      	ldr	r3, [pc, #64]	@ (80017c4 <HAL_UART_RxCpltCallback+0x254>)
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	461a      	mov	r2, r3
 8001786:	4b10      	ldr	r3, [pc, #64]	@ (80017c8 <HAL_UART_RxCpltCallback+0x258>)
 8001788:	4413      	add	r3, r2
 800178a:	2201      	movs	r2, #1
 800178c:	4619      	mov	r1, r3
 800178e:	4813      	ldr	r0, [pc, #76]	@ (80017dc <HAL_UART_RxCpltCallback+0x26c>)
 8001790:	f003 fc47 	bl	8005022 <HAL_UART_Receive_IT>
	    {
	      rxIndex++;
	      HAL_UART_Receive_IT(&huart1, &rxBuffer[rxIndex], 1);
	    }
	  }
	}
 8001794:	e00f      	b.n	80017b6 <HAL_UART_RxCpltCallback+0x246>
	      rxIndex++;
 8001796:	4b0b      	ldr	r3, [pc, #44]	@ (80017c4 <HAL_UART_RxCpltCallback+0x254>)
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	3301      	adds	r3, #1
 800179c:	b2da      	uxtb	r2, r3
 800179e:	4b09      	ldr	r3, [pc, #36]	@ (80017c4 <HAL_UART_RxCpltCallback+0x254>)
 80017a0:	701a      	strb	r2, [r3, #0]
	      HAL_UART_Receive_IT(&huart1, &rxBuffer[rxIndex], 1);
 80017a2:	4b08      	ldr	r3, [pc, #32]	@ (80017c4 <HAL_UART_RxCpltCallback+0x254>)
 80017a4:	781b      	ldrb	r3, [r3, #0]
 80017a6:	461a      	mov	r2, r3
 80017a8:	4b07      	ldr	r3, [pc, #28]	@ (80017c8 <HAL_UART_RxCpltCallback+0x258>)
 80017aa:	4413      	add	r3, r2
 80017ac:	2201      	movs	r2, #1
 80017ae:	4619      	mov	r1, r3
 80017b0:	480a      	ldr	r0, [pc, #40]	@ (80017dc <HAL_UART_RxCpltCallback+0x26c>)
 80017b2:	f003 fc36 	bl	8005022 <HAL_UART_Receive_IT>
	}
 80017b6:	bf00      	nop
 80017b8:	3790      	adds	r7, #144	@ 0x90
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bdb0      	pop	{r4, r5, r7, pc}
 80017be:	bf00      	nop
 80017c0:	40013800 	.word	0x40013800
 80017c4:	20000322 	.word	0x20000322
 80017c8:	20000318 	.word	0x20000318
 80017cc:	0800899c 	.word	0x0800899c
 80017d0:	20000338 	.word	0x20000338
 80017d4:	2000033c 	.word	0x2000033c
 80017d8:	08008970 	.word	0x08008970
 80017dc:	200002d0 	.word	0x200002d0
 80017e0:	20000324 	.word	0x20000324
 80017e4:	08008990 	.word	0x08008990
 80017e8:	080089a4 	.word	0x080089a4
 80017ec:	20000010 	.word	0x20000010
 80017f0:	080089d4 	.word	0x080089d4
 80017f4:	080089a8 	.word	0x080089a8
 80017f8:	08008a00 	.word	0x08008a00
 80017fc:	20000008 	.word	0x20000008
 8001800:	080089ac 	.word	0x080089ac
 8001804:	08008a30 	.word	0x08008a30

08001808 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800180c:	b672      	cpsid	i
}
 800180e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
		  /* User can add his own implementation to report the HAL error return state */
		  __disable_irq();
		  while (1)
 8001810:	bf00      	nop
 8001812:	e7fd      	b.n	8001810 <Error_Handler+0x8>

08001814 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 800181a:	f000 fa1d 	bl	8001c58 <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 800181e:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8001822:	2201      	movs	r2, #1
 8001824:	2178      	movs	r1, #120	@ 0x78
 8001826:	485b      	ldr	r0, [pc, #364]	@ (8001994 <SSD1306_Init+0x180>)
 8001828:	f001 ff58 	bl	80036dc <HAL_I2C_IsDeviceReady>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	d001      	beq.n	8001836 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8001832:	2300      	movs	r3, #0
 8001834:	e0a9      	b.n	800198a <SSD1306_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 2500;
 8001836:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 800183a:	607b      	str	r3, [r7, #4]
	while(p>0)
 800183c:	e002      	b.n	8001844 <SSD1306_Init+0x30>
		p--;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	3b01      	subs	r3, #1
 8001842:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d1f9      	bne.n	800183e <SSD1306_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 800184a:	22ae      	movs	r2, #174	@ 0xae
 800184c:	2100      	movs	r1, #0
 800184e:	2078      	movs	r0, #120	@ 0x78
 8001850:	f000 fa7c 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 8001854:	2220      	movs	r2, #32
 8001856:	2100      	movs	r1, #0
 8001858:	2078      	movs	r0, #120	@ 0x78
 800185a:	f000 fa77 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 800185e:	2210      	movs	r2, #16
 8001860:	2100      	movs	r1, #0
 8001862:	2078      	movs	r0, #120	@ 0x78
 8001864:	f000 fa72 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001868:	22b0      	movs	r2, #176	@ 0xb0
 800186a:	2100      	movs	r1, #0
 800186c:	2078      	movs	r0, #120	@ 0x78
 800186e:	f000 fa6d 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8001872:	22c8      	movs	r2, #200	@ 0xc8
 8001874:	2100      	movs	r1, #0
 8001876:	2078      	movs	r0, #120	@ 0x78
 8001878:	f000 fa68 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 800187c:	2200      	movs	r2, #0
 800187e:	2100      	movs	r1, #0
 8001880:	2078      	movs	r0, #120	@ 0x78
 8001882:	f000 fa63 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8001886:	2210      	movs	r2, #16
 8001888:	2100      	movs	r1, #0
 800188a:	2078      	movs	r0, #120	@ 0x78
 800188c:	f000 fa5e 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8001890:	2240      	movs	r2, #64	@ 0x40
 8001892:	2100      	movs	r1, #0
 8001894:	2078      	movs	r0, #120	@ 0x78
 8001896:	f000 fa59 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 800189a:	2281      	movs	r2, #129	@ 0x81
 800189c:	2100      	movs	r1, #0
 800189e:	2078      	movs	r0, #120	@ 0x78
 80018a0:	f000 fa54 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 80018a4:	22ff      	movs	r2, #255	@ 0xff
 80018a6:	2100      	movs	r1, #0
 80018a8:	2078      	movs	r0, #120	@ 0x78
 80018aa:	f000 fa4f 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 80018ae:	22a1      	movs	r2, #161	@ 0xa1
 80018b0:	2100      	movs	r1, #0
 80018b2:	2078      	movs	r0, #120	@ 0x78
 80018b4:	f000 fa4a 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 80018b8:	22a6      	movs	r2, #166	@ 0xa6
 80018ba:	2100      	movs	r1, #0
 80018bc:	2078      	movs	r0, #120	@ 0x78
 80018be:	f000 fa45 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 80018c2:	22a8      	movs	r2, #168	@ 0xa8
 80018c4:	2100      	movs	r1, #0
 80018c6:	2078      	movs	r0, #120	@ 0x78
 80018c8:	f000 fa40 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 80018cc:	223f      	movs	r2, #63	@ 0x3f
 80018ce:	2100      	movs	r1, #0
 80018d0:	2078      	movs	r0, #120	@ 0x78
 80018d2:	f000 fa3b 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80018d6:	22a4      	movs	r2, #164	@ 0xa4
 80018d8:	2100      	movs	r1, #0
 80018da:	2078      	movs	r0, #120	@ 0x78
 80018dc:	f000 fa36 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 80018e0:	22d3      	movs	r2, #211	@ 0xd3
 80018e2:	2100      	movs	r1, #0
 80018e4:	2078      	movs	r0, #120	@ 0x78
 80018e6:	f000 fa31 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 80018ea:	2200      	movs	r2, #0
 80018ec:	2100      	movs	r1, #0
 80018ee:	2078      	movs	r0, #120	@ 0x78
 80018f0:	f000 fa2c 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 80018f4:	22d5      	movs	r2, #213	@ 0xd5
 80018f6:	2100      	movs	r1, #0
 80018f8:	2078      	movs	r0, #120	@ 0x78
 80018fa:	f000 fa27 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 80018fe:	22f0      	movs	r2, #240	@ 0xf0
 8001900:	2100      	movs	r1, #0
 8001902:	2078      	movs	r0, #120	@ 0x78
 8001904:	f000 fa22 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8001908:	22d9      	movs	r2, #217	@ 0xd9
 800190a:	2100      	movs	r1, #0
 800190c:	2078      	movs	r0, #120	@ 0x78
 800190e:	f000 fa1d 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8001912:	2222      	movs	r2, #34	@ 0x22
 8001914:	2100      	movs	r1, #0
 8001916:	2078      	movs	r0, #120	@ 0x78
 8001918:	f000 fa18 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 800191c:	22da      	movs	r2, #218	@ 0xda
 800191e:	2100      	movs	r1, #0
 8001920:	2078      	movs	r0, #120	@ 0x78
 8001922:	f000 fa13 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8001926:	2212      	movs	r2, #18
 8001928:	2100      	movs	r1, #0
 800192a:	2078      	movs	r0, #120	@ 0x78
 800192c:	f000 fa0e 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8001930:	22db      	movs	r2, #219	@ 0xdb
 8001932:	2100      	movs	r1, #0
 8001934:	2078      	movs	r0, #120	@ 0x78
 8001936:	f000 fa09 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 800193a:	2220      	movs	r2, #32
 800193c:	2100      	movs	r1, #0
 800193e:	2078      	movs	r0, #120	@ 0x78
 8001940:	f000 fa04 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8001944:	228d      	movs	r2, #141	@ 0x8d
 8001946:	2100      	movs	r1, #0
 8001948:	2078      	movs	r0, #120	@ 0x78
 800194a:	f000 f9ff 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 800194e:	2214      	movs	r2, #20
 8001950:	2100      	movs	r1, #0
 8001952:	2078      	movs	r0, #120	@ 0x78
 8001954:	f000 f9fa 	bl	8001d4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8001958:	22af      	movs	r2, #175	@ 0xaf
 800195a:	2100      	movs	r1, #0
 800195c:	2078      	movs	r0, #120	@ 0x78
 800195e:	f000 f9f5 	bl	8001d4c <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8001962:	222e      	movs	r2, #46	@ 0x2e
 8001964:	2100      	movs	r1, #0
 8001966:	2078      	movs	r0, #120	@ 0x78
 8001968:	f000 f9f0 	bl	8001d4c <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 800196c:	2000      	movs	r0, #0
 800196e:	f000 f843 	bl	80019f8 <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 8001972:	f000 f813 	bl	800199c <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 8001976:	4b08      	ldr	r3, [pc, #32]	@ (8001998 <SSD1306_Init+0x184>)
 8001978:	2200      	movs	r2, #0
 800197a:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 800197c:	4b06      	ldr	r3, [pc, #24]	@ (8001998 <SSD1306_Init+0x184>)
 800197e:	2200      	movs	r2, #0
 8001980:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 8001982:	4b05      	ldr	r3, [pc, #20]	@ (8001998 <SSD1306_Init+0x184>)
 8001984:	2201      	movs	r2, #1
 8001986:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 8001988:	2301      	movs	r3, #1
}
 800198a:	4618      	mov	r0, r3
 800198c:	3708      	adds	r7, #8
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	20000234 	.word	0x20000234
 8001998:	20000750 	.word	0x20000750

0800199c <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 800199c:	b580      	push	{r7, lr}
 800199e:	b082      	sub	sp, #8
 80019a0:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 80019a2:	2300      	movs	r3, #0
 80019a4:	71fb      	strb	r3, [r7, #7]
 80019a6:	e01d      	b.n	80019e4 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 80019a8:	79fb      	ldrb	r3, [r7, #7]
 80019aa:	3b50      	subs	r3, #80	@ 0x50
 80019ac:	b2db      	uxtb	r3, r3
 80019ae:	461a      	mov	r2, r3
 80019b0:	2100      	movs	r1, #0
 80019b2:	2078      	movs	r0, #120	@ 0x78
 80019b4:	f000 f9ca 	bl	8001d4c <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 80019b8:	2200      	movs	r2, #0
 80019ba:	2100      	movs	r1, #0
 80019bc:	2078      	movs	r0, #120	@ 0x78
 80019be:	f000 f9c5 	bl	8001d4c <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 80019c2:	2210      	movs	r2, #16
 80019c4:	2100      	movs	r1, #0
 80019c6:	2078      	movs	r0, #120	@ 0x78
 80019c8:	f000 f9c0 	bl	8001d4c <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 80019cc:	79fb      	ldrb	r3, [r7, #7]
 80019ce:	01db      	lsls	r3, r3, #7
 80019d0:	4a08      	ldr	r2, [pc, #32]	@ (80019f4 <SSD1306_UpdateScreen+0x58>)
 80019d2:	441a      	add	r2, r3
 80019d4:	2380      	movs	r3, #128	@ 0x80
 80019d6:	2140      	movs	r1, #64	@ 0x40
 80019d8:	2078      	movs	r0, #120	@ 0x78
 80019da:	f000 f951 	bl	8001c80 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 80019de:	79fb      	ldrb	r3, [r7, #7]
 80019e0:	3301      	adds	r3, #1
 80019e2:	71fb      	strb	r3, [r7, #7]
 80019e4:	79fb      	ldrb	r3, [r7, #7]
 80019e6:	2b07      	cmp	r3, #7
 80019e8:	d9de      	bls.n	80019a8 <SSD1306_UpdateScreen+0xc>
	}
}
 80019ea:	bf00      	nop
 80019ec:	bf00      	nop
 80019ee:	3708      	adds	r7, #8
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	20000350 	.word	0x20000350

080019f8 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b082      	sub	sp, #8
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	4603      	mov	r3, r0
 8001a00:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001a02:	79fb      	ldrb	r3, [r7, #7]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d101      	bne.n	8001a0c <SSD1306_Fill+0x14>
 8001a08:	2300      	movs	r3, #0
 8001a0a:	e000      	b.n	8001a0e <SSD1306_Fill+0x16>
 8001a0c:	23ff      	movs	r3, #255	@ 0xff
 8001a0e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a12:	4619      	mov	r1, r3
 8001a14:	4803      	ldr	r0, [pc, #12]	@ (8001a24 <SSD1306_Fill+0x2c>)
 8001a16:	f004 fe9c 	bl	8006752 <memset>
}
 8001a1a:	bf00      	nop
 8001a1c:	3708      	adds	r7, #8
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	20000350 	.word	0x20000350

08001a28 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8001a28:	b480      	push	{r7}
 8001a2a:	b083      	sub	sp, #12
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	4603      	mov	r3, r0
 8001a30:	80fb      	strh	r3, [r7, #6]
 8001a32:	460b      	mov	r3, r1
 8001a34:	80bb      	strh	r3, [r7, #4]
 8001a36:	4613      	mov	r3, r2
 8001a38:	70fb      	strb	r3, [r7, #3]
	if (
 8001a3a:	88fb      	ldrh	r3, [r7, #6]
 8001a3c:	2b7f      	cmp	r3, #127	@ 0x7f
 8001a3e:	d848      	bhi.n	8001ad2 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8001a40:	88bb      	ldrh	r3, [r7, #4]
 8001a42:	2b3f      	cmp	r3, #63	@ 0x3f
 8001a44:	d845      	bhi.n	8001ad2 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8001a46:	4b25      	ldr	r3, [pc, #148]	@ (8001adc <SSD1306_DrawPixel+0xb4>)
 8001a48:	791b      	ldrb	r3, [r3, #4]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d006      	beq.n	8001a5c <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8001a4e:	78fb      	ldrb	r3, [r7, #3]
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	bf0c      	ite	eq
 8001a54:	2301      	moveq	r3, #1
 8001a56:	2300      	movne	r3, #0
 8001a58:	b2db      	uxtb	r3, r3
 8001a5a:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8001a5c:	78fb      	ldrb	r3, [r7, #3]
 8001a5e:	2b01      	cmp	r3, #1
 8001a60:	d11a      	bne.n	8001a98 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001a62:	88fa      	ldrh	r2, [r7, #6]
 8001a64:	88bb      	ldrh	r3, [r7, #4]
 8001a66:	08db      	lsrs	r3, r3, #3
 8001a68:	b298      	uxth	r0, r3
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	01db      	lsls	r3, r3, #7
 8001a6e:	4413      	add	r3, r2
 8001a70:	4a1b      	ldr	r2, [pc, #108]	@ (8001ae0 <SSD1306_DrawPixel+0xb8>)
 8001a72:	5cd3      	ldrb	r3, [r2, r3]
 8001a74:	b25a      	sxtb	r2, r3
 8001a76:	88bb      	ldrh	r3, [r7, #4]
 8001a78:	f003 0307 	and.w	r3, r3, #7
 8001a7c:	2101      	movs	r1, #1
 8001a7e:	fa01 f303 	lsl.w	r3, r1, r3
 8001a82:	b25b      	sxtb	r3, r3
 8001a84:	4313      	orrs	r3, r2
 8001a86:	b259      	sxtb	r1, r3
 8001a88:	88fa      	ldrh	r2, [r7, #6]
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	01db      	lsls	r3, r3, #7
 8001a8e:	4413      	add	r3, r2
 8001a90:	b2c9      	uxtb	r1, r1
 8001a92:	4a13      	ldr	r2, [pc, #76]	@ (8001ae0 <SSD1306_DrawPixel+0xb8>)
 8001a94:	54d1      	strb	r1, [r2, r3]
 8001a96:	e01d      	b.n	8001ad4 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001a98:	88fa      	ldrh	r2, [r7, #6]
 8001a9a:	88bb      	ldrh	r3, [r7, #4]
 8001a9c:	08db      	lsrs	r3, r3, #3
 8001a9e:	b298      	uxth	r0, r3
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	01db      	lsls	r3, r3, #7
 8001aa4:	4413      	add	r3, r2
 8001aa6:	4a0e      	ldr	r2, [pc, #56]	@ (8001ae0 <SSD1306_DrawPixel+0xb8>)
 8001aa8:	5cd3      	ldrb	r3, [r2, r3]
 8001aaa:	b25a      	sxtb	r2, r3
 8001aac:	88bb      	ldrh	r3, [r7, #4]
 8001aae:	f003 0307 	and.w	r3, r3, #7
 8001ab2:	2101      	movs	r1, #1
 8001ab4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ab8:	b25b      	sxtb	r3, r3
 8001aba:	43db      	mvns	r3, r3
 8001abc:	b25b      	sxtb	r3, r3
 8001abe:	4013      	ands	r3, r2
 8001ac0:	b259      	sxtb	r1, r3
 8001ac2:	88fa      	ldrh	r2, [r7, #6]
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	01db      	lsls	r3, r3, #7
 8001ac8:	4413      	add	r3, r2
 8001aca:	b2c9      	uxtb	r1, r1
 8001acc:	4a04      	ldr	r2, [pc, #16]	@ (8001ae0 <SSD1306_DrawPixel+0xb8>)
 8001ace:	54d1      	strb	r1, [r2, r3]
 8001ad0:	e000      	b.n	8001ad4 <SSD1306_DrawPixel+0xac>
		return;
 8001ad2:	bf00      	nop
	}
}
 8001ad4:	370c      	adds	r7, #12
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bc80      	pop	{r7}
 8001ada:	4770      	bx	lr
 8001adc:	20000750 	.word	0x20000750
 8001ae0:	20000350 	.word	0x20000350

08001ae4 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8001ae4:	b480      	push	{r7}
 8001ae6:	b083      	sub	sp, #12
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	4603      	mov	r3, r0
 8001aec:	460a      	mov	r2, r1
 8001aee:	80fb      	strh	r3, [r7, #6]
 8001af0:	4613      	mov	r3, r2
 8001af2:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8001af4:	4a05      	ldr	r2, [pc, #20]	@ (8001b0c <SSD1306_GotoXY+0x28>)
 8001af6:	88fb      	ldrh	r3, [r7, #6]
 8001af8:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8001afa:	4a04      	ldr	r2, [pc, #16]	@ (8001b0c <SSD1306_GotoXY+0x28>)
 8001afc:	88bb      	ldrh	r3, [r7, #4]
 8001afe:	8053      	strh	r3, [r2, #2]
}
 8001b00:	bf00      	nop
 8001b02:	370c      	adds	r7, #12
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bc80      	pop	{r7}
 8001b08:	4770      	bx	lr
 8001b0a:	bf00      	nop
 8001b0c:	20000750 	.word	0x20000750

08001b10 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b086      	sub	sp, #24
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	4603      	mov	r3, r0
 8001b18:	6039      	str	r1, [r7, #0]
 8001b1a:	71fb      	strb	r3, [r7, #7]
 8001b1c:	4613      	mov	r3, r2
 8001b1e:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001b20:	4b39      	ldr	r3, [pc, #228]	@ (8001c08 <SSD1306_Putc+0xf8>)
 8001b22:	881b      	ldrh	r3, [r3, #0]
 8001b24:	461a      	mov	r2, r3
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	781b      	ldrb	r3, [r3, #0]
 8001b2a:	4413      	add	r3, r2
	if (
 8001b2c:	2b7f      	cmp	r3, #127	@ 0x7f
 8001b2e:	dc07      	bgt.n	8001b40 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8001b30:	4b35      	ldr	r3, [pc, #212]	@ (8001c08 <SSD1306_Putc+0xf8>)
 8001b32:	885b      	ldrh	r3, [r3, #2]
 8001b34:	461a      	mov	r2, r3
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	785b      	ldrb	r3, [r3, #1]
 8001b3a:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001b3c:	2b3f      	cmp	r3, #63	@ 0x3f
 8001b3e:	dd01      	ble.n	8001b44 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8001b40:	2300      	movs	r3, #0
 8001b42:	e05d      	b.n	8001c00 <SSD1306_Putc+0xf0>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8001b44:	2300      	movs	r3, #0
 8001b46:	617b      	str	r3, [r7, #20]
 8001b48:	e04b      	b.n	8001be2 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	685a      	ldr	r2, [r3, #4]
 8001b4e:	79fb      	ldrb	r3, [r7, #7]
 8001b50:	3b20      	subs	r3, #32
 8001b52:	6839      	ldr	r1, [r7, #0]
 8001b54:	7849      	ldrb	r1, [r1, #1]
 8001b56:	fb01 f303 	mul.w	r3, r1, r3
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	697b      	ldr	r3, [r7, #20]
 8001b5e:	440b      	add	r3, r1
 8001b60:	005b      	lsls	r3, r3, #1
 8001b62:	4413      	add	r3, r2
 8001b64:	881b      	ldrh	r3, [r3, #0]
 8001b66:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8001b68:	2300      	movs	r3, #0
 8001b6a:	613b      	str	r3, [r7, #16]
 8001b6c:	e030      	b.n	8001bd0 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8001b6e:	68fa      	ldr	r2, [r7, #12]
 8001b70:	693b      	ldr	r3, [r7, #16]
 8001b72:	fa02 f303 	lsl.w	r3, r2, r3
 8001b76:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d010      	beq.n	8001ba0 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8001b7e:	4b22      	ldr	r3, [pc, #136]	@ (8001c08 <SSD1306_Putc+0xf8>)
 8001b80:	881a      	ldrh	r2, [r3, #0]
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	b29b      	uxth	r3, r3
 8001b86:	4413      	add	r3, r2
 8001b88:	b298      	uxth	r0, r3
 8001b8a:	4b1f      	ldr	r3, [pc, #124]	@ (8001c08 <SSD1306_Putc+0xf8>)
 8001b8c:	885a      	ldrh	r2, [r3, #2]
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	b29b      	uxth	r3, r3
 8001b92:	4413      	add	r3, r2
 8001b94:	b29b      	uxth	r3, r3
 8001b96:	79ba      	ldrb	r2, [r7, #6]
 8001b98:	4619      	mov	r1, r3
 8001b9a:	f7ff ff45 	bl	8001a28 <SSD1306_DrawPixel>
 8001b9e:	e014      	b.n	8001bca <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8001ba0:	4b19      	ldr	r3, [pc, #100]	@ (8001c08 <SSD1306_Putc+0xf8>)
 8001ba2:	881a      	ldrh	r2, [r3, #0]
 8001ba4:	693b      	ldr	r3, [r7, #16]
 8001ba6:	b29b      	uxth	r3, r3
 8001ba8:	4413      	add	r3, r2
 8001baa:	b298      	uxth	r0, r3
 8001bac:	4b16      	ldr	r3, [pc, #88]	@ (8001c08 <SSD1306_Putc+0xf8>)
 8001bae:	885a      	ldrh	r2, [r3, #2]
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	b29b      	uxth	r3, r3
 8001bb4:	4413      	add	r3, r2
 8001bb6:	b299      	uxth	r1, r3
 8001bb8:	79bb      	ldrb	r3, [r7, #6]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	bf0c      	ite	eq
 8001bbe:	2301      	moveq	r3, #1
 8001bc0:	2300      	movne	r3, #0
 8001bc2:	b2db      	uxtb	r3, r3
 8001bc4:	461a      	mov	r2, r3
 8001bc6:	f7ff ff2f 	bl	8001a28 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8001bca:	693b      	ldr	r3, [r7, #16]
 8001bcc:	3301      	adds	r3, #1
 8001bce:	613b      	str	r3, [r7, #16]
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	781b      	ldrb	r3, [r3, #0]
 8001bd4:	461a      	mov	r2, r3
 8001bd6:	693b      	ldr	r3, [r7, #16]
 8001bd8:	4293      	cmp	r3, r2
 8001bda:	d3c8      	bcc.n	8001b6e <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	3301      	adds	r3, #1
 8001be0:	617b      	str	r3, [r7, #20]
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	785b      	ldrb	r3, [r3, #1]
 8001be6:	461a      	mov	r2, r3
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d3ad      	bcc.n	8001b4a <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8001bee:	4b06      	ldr	r3, [pc, #24]	@ (8001c08 <SSD1306_Putc+0xf8>)
 8001bf0:	881b      	ldrh	r3, [r3, #0]
 8001bf2:	683a      	ldr	r2, [r7, #0]
 8001bf4:	7812      	ldrb	r2, [r2, #0]
 8001bf6:	4413      	add	r3, r2
 8001bf8:	b29a      	uxth	r2, r3
 8001bfa:	4b03      	ldr	r3, [pc, #12]	@ (8001c08 <SSD1306_Putc+0xf8>)
 8001bfc:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 8001bfe:	79fb      	ldrb	r3, [r7, #7]
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	3718      	adds	r7, #24
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd80      	pop	{r7, pc}
 8001c08:	20000750 	.word	0x20000750

08001c0c <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b084      	sub	sp, #16
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	60f8      	str	r0, [r7, #12]
 8001c14:	60b9      	str	r1, [r7, #8]
 8001c16:	4613      	mov	r3, r2
 8001c18:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8001c1a:	e012      	b.n	8001c42 <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	781b      	ldrb	r3, [r3, #0]
 8001c20:	79fa      	ldrb	r2, [r7, #7]
 8001c22:	68b9      	ldr	r1, [r7, #8]
 8001c24:	4618      	mov	r0, r3
 8001c26:	f7ff ff73 	bl	8001b10 <SSD1306_Putc>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	461a      	mov	r2, r3
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	781b      	ldrb	r3, [r3, #0]
 8001c32:	429a      	cmp	r2, r3
 8001c34:	d002      	beq.n	8001c3c <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	781b      	ldrb	r3, [r3, #0]
 8001c3a:	e008      	b.n	8001c4e <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	3301      	adds	r3, #1
 8001c40:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	781b      	ldrb	r3, [r3, #0]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d1e8      	bne.n	8001c1c <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	781b      	ldrb	r3, [r3, #0]
}
 8001c4e:	4618      	mov	r0, r3
 8001c50:	3710      	adds	r7, #16
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}
	...

08001c58 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8001c58:	b480      	push	{r7}
 8001c5a:	b083      	sub	sp, #12
 8001c5c:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8001c5e:	4b07      	ldr	r3, [pc, #28]	@ (8001c7c <ssd1306_I2C_Init+0x24>)
 8001c60:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001c62:	e002      	b.n	8001c6a <ssd1306_I2C_Init+0x12>
		p--;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	3b01      	subs	r3, #1
 8001c68:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d1f9      	bne.n	8001c64 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8001c70:	bf00      	nop
 8001c72:	bf00      	nop
 8001c74:	370c      	adds	r7, #12
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bc80      	pop	{r7}
 8001c7a:	4770      	bx	lr
 8001c7c:	0003d090 	.word	0x0003d090

08001c80 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8001c80:	b590      	push	{r4, r7, lr}
 8001c82:	b0c7      	sub	sp, #284	@ 0x11c
 8001c84:	af02      	add	r7, sp, #8
 8001c86:	4604      	mov	r4, r0
 8001c88:	4608      	mov	r0, r1
 8001c8a:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 8001c8e:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 8001c92:	600a      	str	r2, [r1, #0]
 8001c94:	4619      	mov	r1, r3
 8001c96:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001c9a:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8001c9e:	4622      	mov	r2, r4
 8001ca0:	701a      	strb	r2, [r3, #0]
 8001ca2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001ca6:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8001caa:	4602      	mov	r2, r0
 8001cac:	701a      	strb	r2, [r3, #0]
 8001cae:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001cb2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001cb6:	460a      	mov	r2, r1
 8001cb8:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8001cba:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001cbe:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001cc2:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001cc6:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 8001cca:	7812      	ldrb	r2, [r2, #0]
 8001ccc:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8001cce:	2300      	movs	r3, #0
 8001cd0:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8001cd4:	e015      	b.n	8001d02 <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 8001cd6:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001cda:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001cde:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8001ce2:	6812      	ldr	r2, [r2, #0]
 8001ce4:	441a      	add	r2, r3
 8001ce6:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001cea:	3301      	adds	r3, #1
 8001cec:	7811      	ldrb	r1, [r2, #0]
 8001cee:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001cf2:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8001cf6:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8001cf8:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001cfc:	3301      	adds	r3, #1
 8001cfe:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8001d02:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001d06:	b29b      	uxth	r3, r3
 8001d08:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001d0c:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8001d10:	8812      	ldrh	r2, [r2, #0]
 8001d12:	429a      	cmp	r2, r3
 8001d14:	d8df      	bhi.n	8001cd6 <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8001d16:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001d1a:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8001d1e:	781b      	ldrb	r3, [r3, #0]
 8001d20:	b299      	uxth	r1, r3
 8001d22:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001d26:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001d2a:	881b      	ldrh	r3, [r3, #0]
 8001d2c:	3301      	adds	r3, #1
 8001d2e:	b29b      	uxth	r3, r3
 8001d30:	f107 020c 	add.w	r2, r7, #12
 8001d34:	200a      	movs	r0, #10
 8001d36:	9000      	str	r0, [sp, #0]
 8001d38:	4803      	ldr	r0, [pc, #12]	@ (8001d48 <ssd1306_I2C_WriteMulti+0xc8>)
 8001d3a:	f001 fbd1 	bl	80034e0 <HAL_I2C_Master_Transmit>
}
 8001d3e:	bf00      	nop
 8001d40:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd90      	pop	{r4, r7, pc}
 8001d48:	20000234 	.word	0x20000234

08001d4c <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b086      	sub	sp, #24
 8001d50:	af02      	add	r7, sp, #8
 8001d52:	4603      	mov	r3, r0
 8001d54:	71fb      	strb	r3, [r7, #7]
 8001d56:	460b      	mov	r3, r1
 8001d58:	71bb      	strb	r3, [r7, #6]
 8001d5a:	4613      	mov	r3, r2
 8001d5c:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8001d5e:	79bb      	ldrb	r3, [r7, #6]
 8001d60:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8001d62:	797b      	ldrb	r3, [r7, #5]
 8001d64:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8001d66:	79fb      	ldrb	r3, [r7, #7]
 8001d68:	b299      	uxth	r1, r3
 8001d6a:	f107 020c 	add.w	r2, r7, #12
 8001d6e:	230a      	movs	r3, #10
 8001d70:	9300      	str	r3, [sp, #0]
 8001d72:	2302      	movs	r3, #2
 8001d74:	4803      	ldr	r0, [pc, #12]	@ (8001d84 <ssd1306_I2C_Write+0x38>)
 8001d76:	f001 fbb3 	bl	80034e0 <HAL_I2C_Master_Transmit>
}
 8001d7a:	bf00      	nop
 8001d7c:	3710      	adds	r7, #16
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	20000234 	.word	0x20000234

08001d88 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b085      	sub	sp, #20
 8001d8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001d8e:	4b15      	ldr	r3, [pc, #84]	@ (8001de4 <HAL_MspInit+0x5c>)
 8001d90:	699b      	ldr	r3, [r3, #24]
 8001d92:	4a14      	ldr	r2, [pc, #80]	@ (8001de4 <HAL_MspInit+0x5c>)
 8001d94:	f043 0301 	orr.w	r3, r3, #1
 8001d98:	6193      	str	r3, [r2, #24]
 8001d9a:	4b12      	ldr	r3, [pc, #72]	@ (8001de4 <HAL_MspInit+0x5c>)
 8001d9c:	699b      	ldr	r3, [r3, #24]
 8001d9e:	f003 0301 	and.w	r3, r3, #1
 8001da2:	60bb      	str	r3, [r7, #8]
 8001da4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001da6:	4b0f      	ldr	r3, [pc, #60]	@ (8001de4 <HAL_MspInit+0x5c>)
 8001da8:	69db      	ldr	r3, [r3, #28]
 8001daa:	4a0e      	ldr	r2, [pc, #56]	@ (8001de4 <HAL_MspInit+0x5c>)
 8001dac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001db0:	61d3      	str	r3, [r2, #28]
 8001db2:	4b0c      	ldr	r3, [pc, #48]	@ (8001de4 <HAL_MspInit+0x5c>)
 8001db4:	69db      	ldr	r3, [r3, #28]
 8001db6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dba:	607b      	str	r3, [r7, #4]
 8001dbc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001dbe:	4b0a      	ldr	r3, [pc, #40]	@ (8001de8 <HAL_MspInit+0x60>)
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	60fb      	str	r3, [r7, #12]
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001dca:	60fb      	str	r3, [r7, #12]
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001dd2:	60fb      	str	r3, [r7, #12]
 8001dd4:	4a04      	ldr	r2, [pc, #16]	@ (8001de8 <HAL_MspInit+0x60>)
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dda:	bf00      	nop
 8001ddc:	3714      	adds	r7, #20
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bc80      	pop	{r7}
 8001de2:	4770      	bx	lr
 8001de4:	40021000 	.word	0x40021000
 8001de8:	40010000 	.word	0x40010000

08001dec <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b088      	sub	sp, #32
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001df4:	f107 0310 	add.w	r3, r7, #16
 8001df8:	2200      	movs	r2, #0
 8001dfa:	601a      	str	r2, [r3, #0]
 8001dfc:	605a      	str	r2, [r3, #4]
 8001dfe:	609a      	str	r2, [r3, #8]
 8001e00:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4a14      	ldr	r2, [pc, #80]	@ (8001e58 <HAL_ADC_MspInit+0x6c>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d121      	bne.n	8001e50 <HAL_ADC_MspInit+0x64>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001e0c:	4b13      	ldr	r3, [pc, #76]	@ (8001e5c <HAL_ADC_MspInit+0x70>)
 8001e0e:	699b      	ldr	r3, [r3, #24]
 8001e10:	4a12      	ldr	r2, [pc, #72]	@ (8001e5c <HAL_ADC_MspInit+0x70>)
 8001e12:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e16:	6193      	str	r3, [r2, #24]
 8001e18:	4b10      	ldr	r3, [pc, #64]	@ (8001e5c <HAL_ADC_MspInit+0x70>)
 8001e1a:	699b      	ldr	r3, [r3, #24]
 8001e1c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001e20:	60fb      	str	r3, [r7, #12]
 8001e22:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e24:	4b0d      	ldr	r3, [pc, #52]	@ (8001e5c <HAL_ADC_MspInit+0x70>)
 8001e26:	699b      	ldr	r3, [r3, #24]
 8001e28:	4a0c      	ldr	r2, [pc, #48]	@ (8001e5c <HAL_ADC_MspInit+0x70>)
 8001e2a:	f043 0304 	orr.w	r3, r3, #4
 8001e2e:	6193      	str	r3, [r2, #24]
 8001e30:	4b0a      	ldr	r3, [pc, #40]	@ (8001e5c <HAL_ADC_MspInit+0x70>)
 8001e32:	699b      	ldr	r3, [r3, #24]
 8001e34:	f003 0304 	and.w	r3, r3, #4
 8001e38:	60bb      	str	r3, [r7, #8]
 8001e3a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001e3c:	2302      	movs	r3, #2
 8001e3e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e40:	2303      	movs	r3, #3
 8001e42:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e44:	f107 0310 	add.w	r3, r7, #16
 8001e48:	4619      	mov	r1, r3
 8001e4a:	4805      	ldr	r0, [pc, #20]	@ (8001e60 <HAL_ADC_MspInit+0x74>)
 8001e4c:	f001 f850 	bl	8002ef0 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001e50:	bf00      	nop
 8001e52:	3720      	adds	r7, #32
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	40012400 	.word	0x40012400
 8001e5c:	40021000 	.word	0x40021000
 8001e60:	40010800 	.word	0x40010800

08001e64 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b088      	sub	sp, #32
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e6c:	f107 0310 	add.w	r3, r7, #16
 8001e70:	2200      	movs	r2, #0
 8001e72:	601a      	str	r2, [r3, #0]
 8001e74:	605a      	str	r2, [r3, #4]
 8001e76:	609a      	str	r2, [r3, #8]
 8001e78:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4a15      	ldr	r2, [pc, #84]	@ (8001ed4 <HAL_I2C_MspInit+0x70>)
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d123      	bne.n	8001ecc <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e84:	4b14      	ldr	r3, [pc, #80]	@ (8001ed8 <HAL_I2C_MspInit+0x74>)
 8001e86:	699b      	ldr	r3, [r3, #24]
 8001e88:	4a13      	ldr	r2, [pc, #76]	@ (8001ed8 <HAL_I2C_MspInit+0x74>)
 8001e8a:	f043 0308 	orr.w	r3, r3, #8
 8001e8e:	6193      	str	r3, [r2, #24]
 8001e90:	4b11      	ldr	r3, [pc, #68]	@ (8001ed8 <HAL_I2C_MspInit+0x74>)
 8001e92:	699b      	ldr	r3, [r3, #24]
 8001e94:	f003 0308 	and.w	r3, r3, #8
 8001e98:	60fb      	str	r3, [r7, #12]
 8001e9a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001e9c:	23c0      	movs	r3, #192	@ 0xc0
 8001e9e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ea0:	2312      	movs	r3, #18
 8001ea2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ea4:	2303      	movs	r3, #3
 8001ea6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ea8:	f107 0310 	add.w	r3, r7, #16
 8001eac:	4619      	mov	r1, r3
 8001eae:	480b      	ldr	r0, [pc, #44]	@ (8001edc <HAL_I2C_MspInit+0x78>)
 8001eb0:	f001 f81e 	bl	8002ef0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001eb4:	4b08      	ldr	r3, [pc, #32]	@ (8001ed8 <HAL_I2C_MspInit+0x74>)
 8001eb6:	69db      	ldr	r3, [r3, #28]
 8001eb8:	4a07      	ldr	r2, [pc, #28]	@ (8001ed8 <HAL_I2C_MspInit+0x74>)
 8001eba:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001ebe:	61d3      	str	r3, [r2, #28]
 8001ec0:	4b05      	ldr	r3, [pc, #20]	@ (8001ed8 <HAL_I2C_MspInit+0x74>)
 8001ec2:	69db      	ldr	r3, [r3, #28]
 8001ec4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ec8:	60bb      	str	r3, [r7, #8]
 8001eca:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001ecc:	bf00      	nop
 8001ece:	3720      	adds	r7, #32
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}
 8001ed4:	40005400 	.word	0x40005400
 8001ed8:	40021000 	.word	0x40021000
 8001edc:	40010c00 	.word	0x40010c00

08001ee0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b085      	sub	sp, #20
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a09      	ldr	r2, [pc, #36]	@ (8001f14 <HAL_TIM_Base_MspInit+0x34>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d10b      	bne.n	8001f0a <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001ef2:	4b09      	ldr	r3, [pc, #36]	@ (8001f18 <HAL_TIM_Base_MspInit+0x38>)
 8001ef4:	699b      	ldr	r3, [r3, #24]
 8001ef6:	4a08      	ldr	r2, [pc, #32]	@ (8001f18 <HAL_TIM_Base_MspInit+0x38>)
 8001ef8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001efc:	6193      	str	r3, [r2, #24]
 8001efe:	4b06      	ldr	r3, [pc, #24]	@ (8001f18 <HAL_TIM_Base_MspInit+0x38>)
 8001f00:	699b      	ldr	r3, [r3, #24]
 8001f02:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001f06:	60fb      	str	r3, [r7, #12]
 8001f08:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001f0a:	bf00      	nop
 8001f0c:	3714      	adds	r7, #20
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bc80      	pop	{r7}
 8001f12:	4770      	bx	lr
 8001f14:	40012c00 	.word	0x40012c00
 8001f18:	40021000 	.word	0x40021000

08001f1c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b088      	sub	sp, #32
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f24:	f107 0310 	add.w	r3, r7, #16
 8001f28:	2200      	movs	r2, #0
 8001f2a:	601a      	str	r2, [r3, #0]
 8001f2c:	605a      	str	r2, [r3, #4]
 8001f2e:	609a      	str	r2, [r3, #8]
 8001f30:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4a20      	ldr	r2, [pc, #128]	@ (8001fb8 <HAL_UART_MspInit+0x9c>)
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d139      	bne.n	8001fb0 <HAL_UART_MspInit+0x94>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f3c:	4b1f      	ldr	r3, [pc, #124]	@ (8001fbc <HAL_UART_MspInit+0xa0>)
 8001f3e:	699b      	ldr	r3, [r3, #24]
 8001f40:	4a1e      	ldr	r2, [pc, #120]	@ (8001fbc <HAL_UART_MspInit+0xa0>)
 8001f42:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f46:	6193      	str	r3, [r2, #24]
 8001f48:	4b1c      	ldr	r3, [pc, #112]	@ (8001fbc <HAL_UART_MspInit+0xa0>)
 8001f4a:	699b      	ldr	r3, [r3, #24]
 8001f4c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f50:	60fb      	str	r3, [r7, #12]
 8001f52:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f54:	4b19      	ldr	r3, [pc, #100]	@ (8001fbc <HAL_UART_MspInit+0xa0>)
 8001f56:	699b      	ldr	r3, [r3, #24]
 8001f58:	4a18      	ldr	r2, [pc, #96]	@ (8001fbc <HAL_UART_MspInit+0xa0>)
 8001f5a:	f043 0304 	orr.w	r3, r3, #4
 8001f5e:	6193      	str	r3, [r2, #24]
 8001f60:	4b16      	ldr	r3, [pc, #88]	@ (8001fbc <HAL_UART_MspInit+0xa0>)
 8001f62:	699b      	ldr	r3, [r3, #24]
 8001f64:	f003 0304 	and.w	r3, r3, #4
 8001f68:	60bb      	str	r3, [r7, #8]
 8001f6a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001f6c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001f70:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f72:	2302      	movs	r3, #2
 8001f74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f76:	2303      	movs	r3, #3
 8001f78:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f7a:	f107 0310 	add.w	r3, r7, #16
 8001f7e:	4619      	mov	r1, r3
 8001f80:	480f      	ldr	r0, [pc, #60]	@ (8001fc0 <HAL_UART_MspInit+0xa4>)
 8001f82:	f000 ffb5 	bl	8002ef0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001f86:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001f8a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f90:	2300      	movs	r3, #0
 8001f92:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f94:	f107 0310 	add.w	r3, r7, #16
 8001f98:	4619      	mov	r1, r3
 8001f9a:	4809      	ldr	r0, [pc, #36]	@ (8001fc0 <HAL_UART_MspInit+0xa4>)
 8001f9c:	f000 ffa8 	bl	8002ef0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	2100      	movs	r1, #0
 8001fa4:	2025      	movs	r0, #37	@ 0x25
 8001fa6:	f000 feba 	bl	8002d1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001faa:	2025      	movs	r0, #37	@ 0x25
 8001fac:	f000 fed3 	bl	8002d56 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001fb0:	bf00      	nop
 8001fb2:	3720      	adds	r7, #32
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}
 8001fb8:	40013800 	.word	0x40013800
 8001fbc:	40021000 	.word	0x40021000
 8001fc0:	40010800 	.word	0x40010800

08001fc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001fc8:	bf00      	nop
 8001fca:	e7fd      	b.n	8001fc8 <NMI_Handler+0x4>

08001fcc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fd0:	bf00      	nop
 8001fd2:	e7fd      	b.n	8001fd0 <HardFault_Handler+0x4>

08001fd4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fd8:	bf00      	nop
 8001fda:	e7fd      	b.n	8001fd8 <MemManage_Handler+0x4>

08001fdc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fe0:	bf00      	nop
 8001fe2:	e7fd      	b.n	8001fe0 <BusFault_Handler+0x4>

08001fe4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fe8:	bf00      	nop
 8001fea:	e7fd      	b.n	8001fe8 <UsageFault_Handler+0x4>

08001fec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fec:	b480      	push	{r7}
 8001fee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ff0:	bf00      	nop
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bc80      	pop	{r7}
 8001ff6:	4770      	bx	lr

08001ff8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ffc:	bf00      	nop
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bc80      	pop	{r7}
 8002002:	4770      	bx	lr

08002004 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002004:	b480      	push	{r7}
 8002006:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002008:	bf00      	nop
 800200a:	46bd      	mov	sp, r7
 800200c:	bc80      	pop	{r7}
 800200e:	4770      	bx	lr

08002010 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002014:	f000 f940 	bl	8002298 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002018:	bf00      	nop
 800201a:	bd80      	pop	{r7, pc}

0800201c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002020:	4802      	ldr	r0, [pc, #8]	@ (800202c <USART1_IRQHandler+0x10>)
 8002022:	f003 f823 	bl	800506c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002026:	bf00      	nop
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	200002d0 	.word	0x200002d0

08002030 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002030:	b480      	push	{r7}
 8002032:	af00      	add	r7, sp, #0
  return 1;
 8002034:	2301      	movs	r3, #1
}
 8002036:	4618      	mov	r0, r3
 8002038:	46bd      	mov	sp, r7
 800203a:	bc80      	pop	{r7}
 800203c:	4770      	bx	lr

0800203e <_kill>:

int _kill(int pid, int sig)
{
 800203e:	b580      	push	{r7, lr}
 8002040:	b082      	sub	sp, #8
 8002042:	af00      	add	r7, sp, #0
 8002044:	6078      	str	r0, [r7, #4]
 8002046:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002048:	f004 fbe8 	bl	800681c <__errno>
 800204c:	4603      	mov	r3, r0
 800204e:	2216      	movs	r2, #22
 8002050:	601a      	str	r2, [r3, #0]
  return -1;
 8002052:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002056:	4618      	mov	r0, r3
 8002058:	3708      	adds	r7, #8
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}

0800205e <_exit>:

void _exit (int status)
{
 800205e:	b580      	push	{r7, lr}
 8002060:	b082      	sub	sp, #8
 8002062:	af00      	add	r7, sp, #0
 8002064:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002066:	f04f 31ff 	mov.w	r1, #4294967295
 800206a:	6878      	ldr	r0, [r7, #4]
 800206c:	f7ff ffe7 	bl	800203e <_kill>
  while (1) {}    /* Make sure we hang here */
 8002070:	bf00      	nop
 8002072:	e7fd      	b.n	8002070 <_exit+0x12>

08002074 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b086      	sub	sp, #24
 8002078:	af00      	add	r7, sp, #0
 800207a:	60f8      	str	r0, [r7, #12]
 800207c:	60b9      	str	r1, [r7, #8]
 800207e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002080:	2300      	movs	r3, #0
 8002082:	617b      	str	r3, [r7, #20]
 8002084:	e00a      	b.n	800209c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002086:	f3af 8000 	nop.w
 800208a:	4601      	mov	r1, r0
 800208c:	68bb      	ldr	r3, [r7, #8]
 800208e:	1c5a      	adds	r2, r3, #1
 8002090:	60ba      	str	r2, [r7, #8]
 8002092:	b2ca      	uxtb	r2, r1
 8002094:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002096:	697b      	ldr	r3, [r7, #20]
 8002098:	3301      	adds	r3, #1
 800209a:	617b      	str	r3, [r7, #20]
 800209c:	697a      	ldr	r2, [r7, #20]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	429a      	cmp	r2, r3
 80020a2:	dbf0      	blt.n	8002086 <_read+0x12>
  }

  return len;
 80020a4:	687b      	ldr	r3, [r7, #4]
}
 80020a6:	4618      	mov	r0, r3
 80020a8:	3718      	adds	r7, #24
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}

080020ae <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80020ae:	b580      	push	{r7, lr}
 80020b0:	b086      	sub	sp, #24
 80020b2:	af00      	add	r7, sp, #0
 80020b4:	60f8      	str	r0, [r7, #12]
 80020b6:	60b9      	str	r1, [r7, #8]
 80020b8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020ba:	2300      	movs	r3, #0
 80020bc:	617b      	str	r3, [r7, #20]
 80020be:	e009      	b.n	80020d4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80020c0:	68bb      	ldr	r3, [r7, #8]
 80020c2:	1c5a      	adds	r2, r3, #1
 80020c4:	60ba      	str	r2, [r7, #8]
 80020c6:	781b      	ldrb	r3, [r3, #0]
 80020c8:	4618      	mov	r0, r3
 80020ca:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020ce:	697b      	ldr	r3, [r7, #20]
 80020d0:	3301      	adds	r3, #1
 80020d2:	617b      	str	r3, [r7, #20]
 80020d4:	697a      	ldr	r2, [r7, #20]
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	429a      	cmp	r2, r3
 80020da:	dbf1      	blt.n	80020c0 <_write+0x12>
  }
  return len;
 80020dc:	687b      	ldr	r3, [r7, #4]
}
 80020de:	4618      	mov	r0, r3
 80020e0:	3718      	adds	r7, #24
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}

080020e6 <_close>:

int _close(int file)
{
 80020e6:	b480      	push	{r7}
 80020e8:	b083      	sub	sp, #12
 80020ea:	af00      	add	r7, sp, #0
 80020ec:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80020ee:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	370c      	adds	r7, #12
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bc80      	pop	{r7}
 80020fa:	4770      	bx	lr

080020fc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b083      	sub	sp, #12
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
 8002104:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800210c:	605a      	str	r2, [r3, #4]
  return 0;
 800210e:	2300      	movs	r3, #0
}
 8002110:	4618      	mov	r0, r3
 8002112:	370c      	adds	r7, #12
 8002114:	46bd      	mov	sp, r7
 8002116:	bc80      	pop	{r7}
 8002118:	4770      	bx	lr

0800211a <_isatty>:

int _isatty(int file)
{
 800211a:	b480      	push	{r7}
 800211c:	b083      	sub	sp, #12
 800211e:	af00      	add	r7, sp, #0
 8002120:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002122:	2301      	movs	r3, #1
}
 8002124:	4618      	mov	r0, r3
 8002126:	370c      	adds	r7, #12
 8002128:	46bd      	mov	sp, r7
 800212a:	bc80      	pop	{r7}
 800212c:	4770      	bx	lr

0800212e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800212e:	b480      	push	{r7}
 8002130:	b085      	sub	sp, #20
 8002132:	af00      	add	r7, sp, #0
 8002134:	60f8      	str	r0, [r7, #12]
 8002136:	60b9      	str	r1, [r7, #8]
 8002138:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800213a:	2300      	movs	r3, #0
}
 800213c:	4618      	mov	r0, r3
 800213e:	3714      	adds	r7, #20
 8002140:	46bd      	mov	sp, r7
 8002142:	bc80      	pop	{r7}
 8002144:	4770      	bx	lr
	...

08002148 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b086      	sub	sp, #24
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002150:	4a14      	ldr	r2, [pc, #80]	@ (80021a4 <_sbrk+0x5c>)
 8002152:	4b15      	ldr	r3, [pc, #84]	@ (80021a8 <_sbrk+0x60>)
 8002154:	1ad3      	subs	r3, r2, r3
 8002156:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002158:	697b      	ldr	r3, [r7, #20]
 800215a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800215c:	4b13      	ldr	r3, [pc, #76]	@ (80021ac <_sbrk+0x64>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d102      	bne.n	800216a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002164:	4b11      	ldr	r3, [pc, #68]	@ (80021ac <_sbrk+0x64>)
 8002166:	4a12      	ldr	r2, [pc, #72]	@ (80021b0 <_sbrk+0x68>)
 8002168:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800216a:	4b10      	ldr	r3, [pc, #64]	@ (80021ac <_sbrk+0x64>)
 800216c:	681a      	ldr	r2, [r3, #0]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	4413      	add	r3, r2
 8002172:	693a      	ldr	r2, [r7, #16]
 8002174:	429a      	cmp	r2, r3
 8002176:	d207      	bcs.n	8002188 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002178:	f004 fb50 	bl	800681c <__errno>
 800217c:	4603      	mov	r3, r0
 800217e:	220c      	movs	r2, #12
 8002180:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002182:	f04f 33ff 	mov.w	r3, #4294967295
 8002186:	e009      	b.n	800219c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002188:	4b08      	ldr	r3, [pc, #32]	@ (80021ac <_sbrk+0x64>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800218e:	4b07      	ldr	r3, [pc, #28]	@ (80021ac <_sbrk+0x64>)
 8002190:	681a      	ldr	r2, [r3, #0]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	4413      	add	r3, r2
 8002196:	4a05      	ldr	r2, [pc, #20]	@ (80021ac <_sbrk+0x64>)
 8002198:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800219a:	68fb      	ldr	r3, [r7, #12]
}
 800219c:	4618      	mov	r0, r3
 800219e:	3718      	adds	r7, #24
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bd80      	pop	{r7, pc}
 80021a4:	20005000 	.word	0x20005000
 80021a8:	00000400 	.word	0x00000400
 80021ac:	20000758 	.word	0x20000758
 80021b0:	200008b0 	.word	0x200008b0

080021b4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80021b4:	b480      	push	{r7}
 80021b6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021b8:	bf00      	nop
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bc80      	pop	{r7}
 80021be:	4770      	bx	lr

080021c0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80021c0:	f7ff fff8 	bl	80021b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80021c4:	480b      	ldr	r0, [pc, #44]	@ (80021f4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80021c6:	490c      	ldr	r1, [pc, #48]	@ (80021f8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80021c8:	4a0c      	ldr	r2, [pc, #48]	@ (80021fc <LoopFillZerobss+0x16>)
  movs r3, #0
 80021ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021cc:	e002      	b.n	80021d4 <LoopCopyDataInit>

080021ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021d2:	3304      	adds	r3, #4

080021d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021d8:	d3f9      	bcc.n	80021ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021da:	4a09      	ldr	r2, [pc, #36]	@ (8002200 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80021dc:	4c09      	ldr	r4, [pc, #36]	@ (8002204 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80021de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021e0:	e001      	b.n	80021e6 <LoopFillZerobss>

080021e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021e4:	3204      	adds	r2, #4

080021e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021e8:	d3fb      	bcc.n	80021e2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80021ea:	f004 fb1d 	bl	8006828 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80021ee:	f7fe feb3 	bl	8000f58 <main>
  bx lr
 80021f2:	4770      	bx	lr
  ldr r0, =_sdata
 80021f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021f8:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 80021fc:	08009590 	.word	0x08009590
  ldr r2, =_sbss
 8002200:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8002204:	200008ac 	.word	0x200008ac

08002208 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002208:	e7fe      	b.n	8002208 <ADC1_2_IRQHandler>
	...

0800220c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002210:	4b08      	ldr	r3, [pc, #32]	@ (8002234 <HAL_Init+0x28>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a07      	ldr	r2, [pc, #28]	@ (8002234 <HAL_Init+0x28>)
 8002216:	f043 0310 	orr.w	r3, r3, #16
 800221a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800221c:	2003      	movs	r0, #3
 800221e:	f000 fd73 	bl	8002d08 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002222:	200f      	movs	r0, #15
 8002224:	f000 f808 	bl	8002238 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002228:	f7ff fdae 	bl	8001d88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800222c:	2300      	movs	r3, #0
}
 800222e:	4618      	mov	r0, r3
 8002230:	bd80      	pop	{r7, pc}
 8002232:	bf00      	nop
 8002234:	40022000 	.word	0x40022000

08002238 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b082      	sub	sp, #8
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002240:	4b12      	ldr	r3, [pc, #72]	@ (800228c <HAL_InitTick+0x54>)
 8002242:	681a      	ldr	r2, [r3, #0]
 8002244:	4b12      	ldr	r3, [pc, #72]	@ (8002290 <HAL_InitTick+0x58>)
 8002246:	781b      	ldrb	r3, [r3, #0]
 8002248:	4619      	mov	r1, r3
 800224a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800224e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002252:	fbb2 f3f3 	udiv	r3, r2, r3
 8002256:	4618      	mov	r0, r3
 8002258:	f000 fd8b 	bl	8002d72 <HAL_SYSTICK_Config>
 800225c:	4603      	mov	r3, r0
 800225e:	2b00      	cmp	r3, #0
 8002260:	d001      	beq.n	8002266 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	e00e      	b.n	8002284 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2b0f      	cmp	r3, #15
 800226a:	d80a      	bhi.n	8002282 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800226c:	2200      	movs	r2, #0
 800226e:	6879      	ldr	r1, [r7, #4]
 8002270:	f04f 30ff 	mov.w	r0, #4294967295
 8002274:	f000 fd53 	bl	8002d1e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002278:	4a06      	ldr	r2, [pc, #24]	@ (8002294 <HAL_InitTick+0x5c>)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800227e:	2300      	movs	r3, #0
 8002280:	e000      	b.n	8002284 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002282:	2301      	movs	r3, #1
}
 8002284:	4618      	mov	r0, r3
 8002286:	3708      	adds	r7, #8
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}
 800228c:	20000014 	.word	0x20000014
 8002290:	2000001c 	.word	0x2000001c
 8002294:	20000018 	.word	0x20000018

08002298 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002298:	b480      	push	{r7}
 800229a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800229c:	4b05      	ldr	r3, [pc, #20]	@ (80022b4 <HAL_IncTick+0x1c>)
 800229e:	781b      	ldrb	r3, [r3, #0]
 80022a0:	461a      	mov	r2, r3
 80022a2:	4b05      	ldr	r3, [pc, #20]	@ (80022b8 <HAL_IncTick+0x20>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4413      	add	r3, r2
 80022a8:	4a03      	ldr	r2, [pc, #12]	@ (80022b8 <HAL_IncTick+0x20>)
 80022aa:	6013      	str	r3, [r2, #0]
}
 80022ac:	bf00      	nop
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bc80      	pop	{r7}
 80022b2:	4770      	bx	lr
 80022b4:	2000001c 	.word	0x2000001c
 80022b8:	2000075c 	.word	0x2000075c

080022bc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022bc:	b480      	push	{r7}
 80022be:	af00      	add	r7, sp, #0
  return uwTick;
 80022c0:	4b02      	ldr	r3, [pc, #8]	@ (80022cc <HAL_GetTick+0x10>)
 80022c2:	681b      	ldr	r3, [r3, #0]
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bc80      	pop	{r7}
 80022ca:	4770      	bx	lr
 80022cc:	2000075c 	.word	0x2000075c

080022d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b084      	sub	sp, #16
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80022d8:	f7ff fff0 	bl	80022bc <HAL_GetTick>
 80022dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022e8:	d005      	beq.n	80022f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80022ea:	4b0a      	ldr	r3, [pc, #40]	@ (8002314 <HAL_Delay+0x44>)
 80022ec:	781b      	ldrb	r3, [r3, #0]
 80022ee:	461a      	mov	r2, r3
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	4413      	add	r3, r2
 80022f4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80022f6:	bf00      	nop
 80022f8:	f7ff ffe0 	bl	80022bc <HAL_GetTick>
 80022fc:	4602      	mov	r2, r0
 80022fe:	68bb      	ldr	r3, [r7, #8]
 8002300:	1ad3      	subs	r3, r2, r3
 8002302:	68fa      	ldr	r2, [r7, #12]
 8002304:	429a      	cmp	r2, r3
 8002306:	d8f7      	bhi.n	80022f8 <HAL_Delay+0x28>
  {
  }
}
 8002308:	bf00      	nop
 800230a:	bf00      	nop
 800230c:	3710      	adds	r7, #16
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop
 8002314:	2000001c 	.word	0x2000001c

08002318 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b086      	sub	sp, #24
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002320:	2300      	movs	r3, #0
 8002322:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002324:	2300      	movs	r3, #0
 8002326:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002328:	2300      	movs	r3, #0
 800232a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800232c:	2300      	movs	r3, #0
 800232e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d101      	bne.n	800233a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002336:	2301      	movs	r3, #1
 8002338:	e0be      	b.n	80024b8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	689b      	ldr	r3, [r3, #8]
 800233e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002344:	2b00      	cmp	r3, #0
 8002346:	d109      	bne.n	800235c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2200      	movs	r2, #0
 800234c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2200      	movs	r2, #0
 8002352:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002356:	6878      	ldr	r0, [r7, #4]
 8002358:	f7ff fd48 	bl	8001dec <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800235c:	6878      	ldr	r0, [r7, #4]
 800235e:	f000 fbc5 	bl	8002aec <ADC_ConversionStop_Disable>
 8002362:	4603      	mov	r3, r0
 8002364:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800236a:	f003 0310 	and.w	r3, r3, #16
 800236e:	2b00      	cmp	r3, #0
 8002370:	f040 8099 	bne.w	80024a6 <HAL_ADC_Init+0x18e>
 8002374:	7dfb      	ldrb	r3, [r7, #23]
 8002376:	2b00      	cmp	r3, #0
 8002378:	f040 8095 	bne.w	80024a6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002380:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002384:	f023 0302 	bic.w	r3, r3, #2
 8002388:	f043 0202 	orr.w	r2, r3, #2
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002398:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	7b1b      	ldrb	r3, [r3, #12]
 800239e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80023a0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80023a2:	68ba      	ldr	r2, [r7, #8]
 80023a4:	4313      	orrs	r3, r2
 80023a6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	689b      	ldr	r3, [r3, #8]
 80023ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80023b0:	d003      	beq.n	80023ba <HAL_ADC_Init+0xa2>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	689b      	ldr	r3, [r3, #8]
 80023b6:	2b01      	cmp	r3, #1
 80023b8:	d102      	bne.n	80023c0 <HAL_ADC_Init+0xa8>
 80023ba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80023be:	e000      	b.n	80023c2 <HAL_ADC_Init+0xaa>
 80023c0:	2300      	movs	r3, #0
 80023c2:	693a      	ldr	r2, [r7, #16]
 80023c4:	4313      	orrs	r3, r2
 80023c6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	7d1b      	ldrb	r3, [r3, #20]
 80023cc:	2b01      	cmp	r3, #1
 80023ce:	d119      	bne.n	8002404 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	7b1b      	ldrb	r3, [r3, #12]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d109      	bne.n	80023ec <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	699b      	ldr	r3, [r3, #24]
 80023dc:	3b01      	subs	r3, #1
 80023de:	035a      	lsls	r2, r3, #13
 80023e0:	693b      	ldr	r3, [r7, #16]
 80023e2:	4313      	orrs	r3, r2
 80023e4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80023e8:	613b      	str	r3, [r7, #16]
 80023ea:	e00b      	b.n	8002404 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023f0:	f043 0220 	orr.w	r2, r3, #32
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023fc:	f043 0201 	orr.w	r2, r3, #1
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	693a      	ldr	r2, [r7, #16]
 8002414:	430a      	orrs	r2, r1
 8002416:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	689a      	ldr	r2, [r3, #8]
 800241e:	4b28      	ldr	r3, [pc, #160]	@ (80024c0 <HAL_ADC_Init+0x1a8>)
 8002420:	4013      	ands	r3, r2
 8002422:	687a      	ldr	r2, [r7, #4]
 8002424:	6812      	ldr	r2, [r2, #0]
 8002426:	68b9      	ldr	r1, [r7, #8]
 8002428:	430b      	orrs	r3, r1
 800242a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	689b      	ldr	r3, [r3, #8]
 8002430:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002434:	d003      	beq.n	800243e <HAL_ADC_Init+0x126>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	689b      	ldr	r3, [r3, #8]
 800243a:	2b01      	cmp	r3, #1
 800243c:	d104      	bne.n	8002448 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	691b      	ldr	r3, [r3, #16]
 8002442:	3b01      	subs	r3, #1
 8002444:	051b      	lsls	r3, r3, #20
 8002446:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800244e:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	68fa      	ldr	r2, [r7, #12]
 8002458:	430a      	orrs	r2, r1
 800245a:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	689a      	ldr	r2, [r3, #8]
 8002462:	4b18      	ldr	r3, [pc, #96]	@ (80024c4 <HAL_ADC_Init+0x1ac>)
 8002464:	4013      	ands	r3, r2
 8002466:	68ba      	ldr	r2, [r7, #8]
 8002468:	429a      	cmp	r2, r3
 800246a:	d10b      	bne.n	8002484 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2200      	movs	r2, #0
 8002470:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002476:	f023 0303 	bic.w	r3, r3, #3
 800247a:	f043 0201 	orr.w	r2, r3, #1
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002482:	e018      	b.n	80024b6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002488:	f023 0312 	bic.w	r3, r3, #18
 800248c:	f043 0210 	orr.w	r2, r3, #16
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002498:	f043 0201 	orr.w	r2, r3, #1
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80024a0:	2301      	movs	r3, #1
 80024a2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80024a4:	e007      	b.n	80024b6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024aa:	f043 0210 	orr.w	r2, r3, #16
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 80024b2:	2301      	movs	r3, #1
 80024b4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80024b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	3718      	adds	r7, #24
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}
 80024c0:	ffe1f7fd 	.word	0xffe1f7fd
 80024c4:	ff1f0efe 	.word	0xff1f0efe

080024c8 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b084      	sub	sp, #16
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024d0:	2300      	movs	r3, #0
 80024d2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80024da:	2b01      	cmp	r3, #1
 80024dc:	d101      	bne.n	80024e2 <HAL_ADC_Start+0x1a>
 80024de:	2302      	movs	r3, #2
 80024e0:	e098      	b.n	8002614 <HAL_ADC_Start+0x14c>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2201      	movs	r2, #1
 80024e6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80024ea:	6878      	ldr	r0, [r7, #4]
 80024ec:	f000 faa4 	bl	8002a38 <ADC_Enable>
 80024f0:	4603      	mov	r3, r0
 80024f2:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80024f4:	7bfb      	ldrb	r3, [r7, #15]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	f040 8087 	bne.w	800260a <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002500:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002504:	f023 0301 	bic.w	r3, r3, #1
 8002508:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4a41      	ldr	r2, [pc, #260]	@ (800261c <HAL_ADC_Start+0x154>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d105      	bne.n	8002526 <HAL_ADC_Start+0x5e>
 800251a:	4b41      	ldr	r3, [pc, #260]	@ (8002620 <HAL_ADC_Start+0x158>)
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002522:	2b00      	cmp	r3, #0
 8002524:	d115      	bne.n	8002552 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800252a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800253c:	2b00      	cmp	r3, #0
 800253e:	d026      	beq.n	800258e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002544:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002548:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002550:	e01d      	b.n	800258e <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002556:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a2f      	ldr	r2, [pc, #188]	@ (8002620 <HAL_ADC_Start+0x158>)
 8002564:	4293      	cmp	r3, r2
 8002566:	d004      	beq.n	8002572 <HAL_ADC_Start+0xaa>
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a2b      	ldr	r2, [pc, #172]	@ (800261c <HAL_ADC_Start+0x154>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d10d      	bne.n	800258e <HAL_ADC_Start+0xc6>
 8002572:	4b2b      	ldr	r3, [pc, #172]	@ (8002620 <HAL_ADC_Start+0x158>)
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800257a:	2b00      	cmp	r3, #0
 800257c:	d007      	beq.n	800258e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002582:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002586:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002592:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002596:	2b00      	cmp	r3, #0
 8002598:	d006      	beq.n	80025a8 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800259e:	f023 0206 	bic.w	r2, r3, #6
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80025a6:	e002      	b.n	80025ae <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2200      	movs	r2, #0
 80025ac:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2200      	movs	r2, #0
 80025b2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f06f 0202 	mvn.w	r2, #2
 80025be:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	689b      	ldr	r3, [r3, #8]
 80025c6:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80025ca:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80025ce:	d113      	bne.n	80025f8 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80025d4:	4a11      	ldr	r2, [pc, #68]	@ (800261c <HAL_ADC_Start+0x154>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d105      	bne.n	80025e6 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80025da:	4b11      	ldr	r3, [pc, #68]	@ (8002620 <HAL_ADC_Start+0x158>)
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d108      	bne.n	80025f8 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	689a      	ldr	r2, [r3, #8]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80025f4:	609a      	str	r2, [r3, #8]
 80025f6:	e00c      	b.n	8002612 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	689a      	ldr	r2, [r3, #8]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8002606:	609a      	str	r2, [r3, #8]
 8002608:	e003      	b.n	8002612 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2200      	movs	r2, #0
 800260e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002612:	7bfb      	ldrb	r3, [r7, #15]
}
 8002614:	4618      	mov	r0, r3
 8002616:	3710      	adds	r7, #16
 8002618:	46bd      	mov	sp, r7
 800261a:	bd80      	pop	{r7, pc}
 800261c:	40012800 	.word	0x40012800
 8002620:	40012400 	.word	0x40012400

08002624 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002624:	b590      	push	{r4, r7, lr}
 8002626:	b087      	sub	sp, #28
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
 800262c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800262e:	2300      	movs	r3, #0
 8002630:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8002632:	2300      	movs	r3, #0
 8002634:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8002636:	2300      	movs	r3, #0
 8002638:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800263a:	f7ff fe3f 	bl	80022bc <HAL_GetTick>
 800263e:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	689b      	ldr	r3, [r3, #8]
 8002646:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800264a:	2b00      	cmp	r3, #0
 800264c:	d00b      	beq.n	8002666 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002652:	f043 0220 	orr.w	r2, r3, #32
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2200      	movs	r2, #0
 800265e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	e0d3      	b.n	800280e <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002670:	2b00      	cmp	r3, #0
 8002672:	d131      	bne.n	80026d8 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800267a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800267e:	2b00      	cmp	r3, #0
 8002680:	d12a      	bne.n	80026d8 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002682:	e021      	b.n	80026c8 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	f1b3 3fff 	cmp.w	r3, #4294967295
 800268a:	d01d      	beq.n	80026c8 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d007      	beq.n	80026a2 <HAL_ADC_PollForConversion+0x7e>
 8002692:	f7ff fe13 	bl	80022bc <HAL_GetTick>
 8002696:	4602      	mov	r2, r0
 8002698:	697b      	ldr	r3, [r7, #20]
 800269a:	1ad3      	subs	r3, r2, r3
 800269c:	683a      	ldr	r2, [r7, #0]
 800269e:	429a      	cmp	r2, r3
 80026a0:	d212      	bcs.n	80026c8 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f003 0302 	and.w	r3, r3, #2
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d10b      	bne.n	80026c8 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026b4:	f043 0204 	orr.w	r2, r3, #4
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2200      	movs	r2, #0
 80026c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 80026c4:	2303      	movs	r3, #3
 80026c6:	e0a2      	b.n	800280e <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f003 0302 	and.w	r3, r3, #2
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d0d6      	beq.n	8002684 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80026d6:	e070      	b.n	80027ba <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80026d8:	4b4f      	ldr	r3, [pc, #316]	@ (8002818 <HAL_ADC_PollForConversion+0x1f4>)
 80026da:	681c      	ldr	r4, [r3, #0]
 80026dc:	2002      	movs	r0, #2
 80026de:	f002 f84b 	bl	8004778 <HAL_RCCEx_GetPeriphCLKFreq>
 80026e2:	4603      	mov	r3, r0
 80026e4:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	6919      	ldr	r1, [r3, #16]
 80026ee:	4b4b      	ldr	r3, [pc, #300]	@ (800281c <HAL_ADC_PollForConversion+0x1f8>)
 80026f0:	400b      	ands	r3, r1
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d118      	bne.n	8002728 <HAL_ADC_PollForConversion+0x104>
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	68d9      	ldr	r1, [r3, #12]
 80026fc:	4b48      	ldr	r3, [pc, #288]	@ (8002820 <HAL_ADC_PollForConversion+0x1fc>)
 80026fe:	400b      	ands	r3, r1
 8002700:	2b00      	cmp	r3, #0
 8002702:	d111      	bne.n	8002728 <HAL_ADC_PollForConversion+0x104>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	6919      	ldr	r1, [r3, #16]
 800270a:	4b46      	ldr	r3, [pc, #280]	@ (8002824 <HAL_ADC_PollForConversion+0x200>)
 800270c:	400b      	ands	r3, r1
 800270e:	2b00      	cmp	r3, #0
 8002710:	d108      	bne.n	8002724 <HAL_ADC_PollForConversion+0x100>
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	68d9      	ldr	r1, [r3, #12]
 8002718:	4b43      	ldr	r3, [pc, #268]	@ (8002828 <HAL_ADC_PollForConversion+0x204>)
 800271a:	400b      	ands	r3, r1
 800271c:	2b00      	cmp	r3, #0
 800271e:	d101      	bne.n	8002724 <HAL_ADC_PollForConversion+0x100>
 8002720:	2314      	movs	r3, #20
 8002722:	e020      	b.n	8002766 <HAL_ADC_PollForConversion+0x142>
 8002724:	2329      	movs	r3, #41	@ 0x29
 8002726:	e01e      	b.n	8002766 <HAL_ADC_PollForConversion+0x142>
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	6919      	ldr	r1, [r3, #16]
 800272e:	4b3d      	ldr	r3, [pc, #244]	@ (8002824 <HAL_ADC_PollForConversion+0x200>)
 8002730:	400b      	ands	r3, r1
 8002732:	2b00      	cmp	r3, #0
 8002734:	d106      	bne.n	8002744 <HAL_ADC_PollForConversion+0x120>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	68d9      	ldr	r1, [r3, #12]
 800273c:	4b3a      	ldr	r3, [pc, #232]	@ (8002828 <HAL_ADC_PollForConversion+0x204>)
 800273e:	400b      	ands	r3, r1
 8002740:	2b00      	cmp	r3, #0
 8002742:	d00d      	beq.n	8002760 <HAL_ADC_PollForConversion+0x13c>
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	6919      	ldr	r1, [r3, #16]
 800274a:	4b38      	ldr	r3, [pc, #224]	@ (800282c <HAL_ADC_PollForConversion+0x208>)
 800274c:	400b      	ands	r3, r1
 800274e:	2b00      	cmp	r3, #0
 8002750:	d108      	bne.n	8002764 <HAL_ADC_PollForConversion+0x140>
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	68d9      	ldr	r1, [r3, #12]
 8002758:	4b34      	ldr	r3, [pc, #208]	@ (800282c <HAL_ADC_PollForConversion+0x208>)
 800275a:	400b      	ands	r3, r1
 800275c:	2b00      	cmp	r3, #0
 800275e:	d101      	bne.n	8002764 <HAL_ADC_PollForConversion+0x140>
 8002760:	2354      	movs	r3, #84	@ 0x54
 8002762:	e000      	b.n	8002766 <HAL_ADC_PollForConversion+0x142>
 8002764:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8002766:	fb02 f303 	mul.w	r3, r2, r3
 800276a:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800276c:	e021      	b.n	80027b2 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002774:	d01a      	beq.n	80027ac <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d007      	beq.n	800278c <HAL_ADC_PollForConversion+0x168>
 800277c:	f7ff fd9e 	bl	80022bc <HAL_GetTick>
 8002780:	4602      	mov	r2, r0
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	1ad3      	subs	r3, r2, r3
 8002786:	683a      	ldr	r2, [r7, #0]
 8002788:	429a      	cmp	r2, r3
 800278a:	d20f      	bcs.n	80027ac <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	693a      	ldr	r2, [r7, #16]
 8002790:	429a      	cmp	r2, r3
 8002792:	d90b      	bls.n	80027ac <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002798:	f043 0204 	orr.w	r2, r3, #4
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2200      	movs	r2, #0
 80027a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 80027a8:	2303      	movs	r3, #3
 80027aa:	e030      	b.n	800280e <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	3301      	adds	r3, #1
 80027b0:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	693a      	ldr	r2, [r7, #16]
 80027b6:	429a      	cmp	r2, r3
 80027b8:	d8d9      	bhi.n	800276e <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f06f 0212 	mvn.w	r2, #18
 80027c2:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027c8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	689b      	ldr	r3, [r3, #8]
 80027d6:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80027da:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80027de:	d115      	bne.n	800280c <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d111      	bne.n	800280c <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027ec:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027f8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d105      	bne.n	800280c <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002804:	f043 0201 	orr.w	r2, r3, #1
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800280c:	2300      	movs	r3, #0
}
 800280e:	4618      	mov	r0, r3
 8002810:	371c      	adds	r7, #28
 8002812:	46bd      	mov	sp, r7
 8002814:	bd90      	pop	{r4, r7, pc}
 8002816:	bf00      	nop
 8002818:	20000014 	.word	0x20000014
 800281c:	24924924 	.word	0x24924924
 8002820:	00924924 	.word	0x00924924
 8002824:	12492492 	.word	0x12492492
 8002828:	00492492 	.word	0x00492492
 800282c:	00249249 	.word	0x00249249

08002830 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800283e:	4618      	mov	r0, r3
 8002840:	370c      	adds	r7, #12
 8002842:	46bd      	mov	sp, r7
 8002844:	bc80      	pop	{r7}
 8002846:	4770      	bx	lr

08002848 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002848:	b480      	push	{r7}
 800284a:	b085      	sub	sp, #20
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
 8002850:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002852:	2300      	movs	r3, #0
 8002854:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002856:	2300      	movs	r3, #0
 8002858:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002860:	2b01      	cmp	r3, #1
 8002862:	d101      	bne.n	8002868 <HAL_ADC_ConfigChannel+0x20>
 8002864:	2302      	movs	r3, #2
 8002866:	e0dc      	b.n	8002a22 <HAL_ADC_ConfigChannel+0x1da>
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2201      	movs	r2, #1
 800286c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	2b06      	cmp	r3, #6
 8002876:	d81c      	bhi.n	80028b2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	685a      	ldr	r2, [r3, #4]
 8002882:	4613      	mov	r3, r2
 8002884:	009b      	lsls	r3, r3, #2
 8002886:	4413      	add	r3, r2
 8002888:	3b05      	subs	r3, #5
 800288a:	221f      	movs	r2, #31
 800288c:	fa02 f303 	lsl.w	r3, r2, r3
 8002890:	43db      	mvns	r3, r3
 8002892:	4019      	ands	r1, r3
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	6818      	ldr	r0, [r3, #0]
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	685a      	ldr	r2, [r3, #4]
 800289c:	4613      	mov	r3, r2
 800289e:	009b      	lsls	r3, r3, #2
 80028a0:	4413      	add	r3, r2
 80028a2:	3b05      	subs	r3, #5
 80028a4:	fa00 f203 	lsl.w	r2, r0, r3
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	430a      	orrs	r2, r1
 80028ae:	635a      	str	r2, [r3, #52]	@ 0x34
 80028b0:	e03c      	b.n	800292c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	2b0c      	cmp	r3, #12
 80028b8:	d81c      	bhi.n	80028f4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	685a      	ldr	r2, [r3, #4]
 80028c4:	4613      	mov	r3, r2
 80028c6:	009b      	lsls	r3, r3, #2
 80028c8:	4413      	add	r3, r2
 80028ca:	3b23      	subs	r3, #35	@ 0x23
 80028cc:	221f      	movs	r2, #31
 80028ce:	fa02 f303 	lsl.w	r3, r2, r3
 80028d2:	43db      	mvns	r3, r3
 80028d4:	4019      	ands	r1, r3
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	6818      	ldr	r0, [r3, #0]
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	685a      	ldr	r2, [r3, #4]
 80028de:	4613      	mov	r3, r2
 80028e0:	009b      	lsls	r3, r3, #2
 80028e2:	4413      	add	r3, r2
 80028e4:	3b23      	subs	r3, #35	@ 0x23
 80028e6:	fa00 f203 	lsl.w	r2, r0, r3
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	430a      	orrs	r2, r1
 80028f0:	631a      	str	r2, [r3, #48]	@ 0x30
 80028f2:	e01b      	b.n	800292c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	685a      	ldr	r2, [r3, #4]
 80028fe:	4613      	mov	r3, r2
 8002900:	009b      	lsls	r3, r3, #2
 8002902:	4413      	add	r3, r2
 8002904:	3b41      	subs	r3, #65	@ 0x41
 8002906:	221f      	movs	r2, #31
 8002908:	fa02 f303 	lsl.w	r3, r2, r3
 800290c:	43db      	mvns	r3, r3
 800290e:	4019      	ands	r1, r3
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	6818      	ldr	r0, [r3, #0]
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	685a      	ldr	r2, [r3, #4]
 8002918:	4613      	mov	r3, r2
 800291a:	009b      	lsls	r3, r3, #2
 800291c:	4413      	add	r3, r2
 800291e:	3b41      	subs	r3, #65	@ 0x41
 8002920:	fa00 f203 	lsl.w	r2, r0, r3
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	430a      	orrs	r2, r1
 800292a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	2b09      	cmp	r3, #9
 8002932:	d91c      	bls.n	800296e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	68d9      	ldr	r1, [r3, #12]
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	681a      	ldr	r2, [r3, #0]
 800293e:	4613      	mov	r3, r2
 8002940:	005b      	lsls	r3, r3, #1
 8002942:	4413      	add	r3, r2
 8002944:	3b1e      	subs	r3, #30
 8002946:	2207      	movs	r2, #7
 8002948:	fa02 f303 	lsl.w	r3, r2, r3
 800294c:	43db      	mvns	r3, r3
 800294e:	4019      	ands	r1, r3
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	6898      	ldr	r0, [r3, #8]
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	681a      	ldr	r2, [r3, #0]
 8002958:	4613      	mov	r3, r2
 800295a:	005b      	lsls	r3, r3, #1
 800295c:	4413      	add	r3, r2
 800295e:	3b1e      	subs	r3, #30
 8002960:	fa00 f203 	lsl.w	r2, r0, r3
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	430a      	orrs	r2, r1
 800296a:	60da      	str	r2, [r3, #12]
 800296c:	e019      	b.n	80029a2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	6919      	ldr	r1, [r3, #16]
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	681a      	ldr	r2, [r3, #0]
 8002978:	4613      	mov	r3, r2
 800297a:	005b      	lsls	r3, r3, #1
 800297c:	4413      	add	r3, r2
 800297e:	2207      	movs	r2, #7
 8002980:	fa02 f303 	lsl.w	r3, r2, r3
 8002984:	43db      	mvns	r3, r3
 8002986:	4019      	ands	r1, r3
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	6898      	ldr	r0, [r3, #8]
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	681a      	ldr	r2, [r3, #0]
 8002990:	4613      	mov	r3, r2
 8002992:	005b      	lsls	r3, r3, #1
 8002994:	4413      	add	r3, r2
 8002996:	fa00 f203 	lsl.w	r2, r0, r3
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	430a      	orrs	r2, r1
 80029a0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	2b10      	cmp	r3, #16
 80029a8:	d003      	beq.n	80029b2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80029ae:	2b11      	cmp	r3, #17
 80029b0:	d132      	bne.n	8002a18 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4a1d      	ldr	r2, [pc, #116]	@ (8002a2c <HAL_ADC_ConfigChannel+0x1e4>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d125      	bne.n	8002a08 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	689b      	ldr	r3, [r3, #8]
 80029c2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d126      	bne.n	8002a18 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	689a      	ldr	r2, [r3, #8]
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80029d8:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	2b10      	cmp	r3, #16
 80029e0:	d11a      	bne.n	8002a18 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80029e2:	4b13      	ldr	r3, [pc, #76]	@ (8002a30 <HAL_ADC_ConfigChannel+0x1e8>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4a13      	ldr	r2, [pc, #76]	@ (8002a34 <HAL_ADC_ConfigChannel+0x1ec>)
 80029e8:	fba2 2303 	umull	r2, r3, r2, r3
 80029ec:	0c9a      	lsrs	r2, r3, #18
 80029ee:	4613      	mov	r3, r2
 80029f0:	009b      	lsls	r3, r3, #2
 80029f2:	4413      	add	r3, r2
 80029f4:	005b      	lsls	r3, r3, #1
 80029f6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80029f8:	e002      	b.n	8002a00 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80029fa:	68bb      	ldr	r3, [r7, #8]
 80029fc:	3b01      	subs	r3, #1
 80029fe:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002a00:	68bb      	ldr	r3, [r7, #8]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d1f9      	bne.n	80029fa <HAL_ADC_ConfigChannel+0x1b2>
 8002a06:	e007      	b.n	8002a18 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a0c:	f043 0220 	orr.w	r2, r3, #32
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002a14:	2301      	movs	r3, #1
 8002a16:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002a20:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a22:	4618      	mov	r0, r3
 8002a24:	3714      	adds	r7, #20
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bc80      	pop	{r7}
 8002a2a:	4770      	bx	lr
 8002a2c:	40012400 	.word	0x40012400
 8002a30:	20000014 	.word	0x20000014
 8002a34:	431bde83 	.word	0x431bde83

08002a38 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b084      	sub	sp, #16
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002a40:	2300      	movs	r3, #0
 8002a42:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002a44:	2300      	movs	r3, #0
 8002a46:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	689b      	ldr	r3, [r3, #8]
 8002a4e:	f003 0301 	and.w	r3, r3, #1
 8002a52:	2b01      	cmp	r3, #1
 8002a54:	d040      	beq.n	8002ad8 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	689a      	ldr	r2, [r3, #8]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f042 0201 	orr.w	r2, r2, #1
 8002a64:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002a66:	4b1f      	ldr	r3, [pc, #124]	@ (8002ae4 <ADC_Enable+0xac>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4a1f      	ldr	r2, [pc, #124]	@ (8002ae8 <ADC_Enable+0xb0>)
 8002a6c:	fba2 2303 	umull	r2, r3, r2, r3
 8002a70:	0c9b      	lsrs	r3, r3, #18
 8002a72:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002a74:	e002      	b.n	8002a7c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002a76:	68bb      	ldr	r3, [r7, #8]
 8002a78:	3b01      	subs	r3, #1
 8002a7a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002a7c:	68bb      	ldr	r3, [r7, #8]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d1f9      	bne.n	8002a76 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002a82:	f7ff fc1b 	bl	80022bc <HAL_GetTick>
 8002a86:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002a88:	e01f      	b.n	8002aca <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002a8a:	f7ff fc17 	bl	80022bc <HAL_GetTick>
 8002a8e:	4602      	mov	r2, r0
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	1ad3      	subs	r3, r2, r3
 8002a94:	2b02      	cmp	r3, #2
 8002a96:	d918      	bls.n	8002aca <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	f003 0301 	and.w	r3, r3, #1
 8002aa2:	2b01      	cmp	r3, #1
 8002aa4:	d011      	beq.n	8002aca <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aaa:	f043 0210 	orr.w	r2, r3, #16
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ab6:	f043 0201 	orr.w	r2, r3, #1
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	e007      	b.n	8002ada <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	689b      	ldr	r3, [r3, #8]
 8002ad0:	f003 0301 	and.w	r3, r3, #1
 8002ad4:	2b01      	cmp	r3, #1
 8002ad6:	d1d8      	bne.n	8002a8a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002ad8:	2300      	movs	r3, #0
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	3710      	adds	r7, #16
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}
 8002ae2:	bf00      	nop
 8002ae4:	20000014 	.word	0x20000014
 8002ae8:	431bde83 	.word	0x431bde83

08002aec <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b084      	sub	sp, #16
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002af4:	2300      	movs	r3, #0
 8002af6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	689b      	ldr	r3, [r3, #8]
 8002afe:	f003 0301 	and.w	r3, r3, #1
 8002b02:	2b01      	cmp	r3, #1
 8002b04:	d12e      	bne.n	8002b64 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	689a      	ldr	r2, [r3, #8]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f022 0201 	bic.w	r2, r2, #1
 8002b14:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002b16:	f7ff fbd1 	bl	80022bc <HAL_GetTick>
 8002b1a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002b1c:	e01b      	b.n	8002b56 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002b1e:	f7ff fbcd 	bl	80022bc <HAL_GetTick>
 8002b22:	4602      	mov	r2, r0
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	1ad3      	subs	r3, r2, r3
 8002b28:	2b02      	cmp	r3, #2
 8002b2a:	d914      	bls.n	8002b56 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	689b      	ldr	r3, [r3, #8]
 8002b32:	f003 0301 	and.w	r3, r3, #1
 8002b36:	2b01      	cmp	r3, #1
 8002b38:	d10d      	bne.n	8002b56 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b3e:	f043 0210 	orr.w	r2, r3, #16
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b4a:	f043 0201 	orr.w	r2, r3, #1
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002b52:	2301      	movs	r3, #1
 8002b54:	e007      	b.n	8002b66 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	689b      	ldr	r3, [r3, #8]
 8002b5c:	f003 0301 	and.w	r3, r3, #1
 8002b60:	2b01      	cmp	r3, #1
 8002b62:	d0dc      	beq.n	8002b1e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002b64:	2300      	movs	r3, #0
}
 8002b66:	4618      	mov	r0, r3
 8002b68:	3710      	adds	r7, #16
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bd80      	pop	{r7, pc}
	...

08002b70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b70:	b480      	push	{r7}
 8002b72:	b085      	sub	sp, #20
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	f003 0307 	and.w	r3, r3, #7
 8002b7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b80:	4b0c      	ldr	r3, [pc, #48]	@ (8002bb4 <__NVIC_SetPriorityGrouping+0x44>)
 8002b82:	68db      	ldr	r3, [r3, #12]
 8002b84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b86:	68ba      	ldr	r2, [r7, #8]
 8002b88:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b94:	68bb      	ldr	r3, [r7, #8]
 8002b96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b98:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002b9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ba0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ba2:	4a04      	ldr	r2, [pc, #16]	@ (8002bb4 <__NVIC_SetPriorityGrouping+0x44>)
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	60d3      	str	r3, [r2, #12]
}
 8002ba8:	bf00      	nop
 8002baa:	3714      	adds	r7, #20
 8002bac:	46bd      	mov	sp, r7
 8002bae:	bc80      	pop	{r7}
 8002bb0:	4770      	bx	lr
 8002bb2:	bf00      	nop
 8002bb4:	e000ed00 	.word	0xe000ed00

08002bb8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002bbc:	4b04      	ldr	r3, [pc, #16]	@ (8002bd0 <__NVIC_GetPriorityGrouping+0x18>)
 8002bbe:	68db      	ldr	r3, [r3, #12]
 8002bc0:	0a1b      	lsrs	r3, r3, #8
 8002bc2:	f003 0307 	and.w	r3, r3, #7
}
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bc80      	pop	{r7}
 8002bcc:	4770      	bx	lr
 8002bce:	bf00      	nop
 8002bd0:	e000ed00 	.word	0xe000ed00

08002bd4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b083      	sub	sp, #12
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	4603      	mov	r3, r0
 8002bdc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	db0b      	blt.n	8002bfe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002be6:	79fb      	ldrb	r3, [r7, #7]
 8002be8:	f003 021f 	and.w	r2, r3, #31
 8002bec:	4906      	ldr	r1, [pc, #24]	@ (8002c08 <__NVIC_EnableIRQ+0x34>)
 8002bee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bf2:	095b      	lsrs	r3, r3, #5
 8002bf4:	2001      	movs	r0, #1
 8002bf6:	fa00 f202 	lsl.w	r2, r0, r2
 8002bfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002bfe:	bf00      	nop
 8002c00:	370c      	adds	r7, #12
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bc80      	pop	{r7}
 8002c06:	4770      	bx	lr
 8002c08:	e000e100 	.word	0xe000e100

08002c0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b083      	sub	sp, #12
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	4603      	mov	r3, r0
 8002c14:	6039      	str	r1, [r7, #0]
 8002c16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	db0a      	blt.n	8002c36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	b2da      	uxtb	r2, r3
 8002c24:	490c      	ldr	r1, [pc, #48]	@ (8002c58 <__NVIC_SetPriority+0x4c>)
 8002c26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c2a:	0112      	lsls	r2, r2, #4
 8002c2c:	b2d2      	uxtb	r2, r2
 8002c2e:	440b      	add	r3, r1
 8002c30:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c34:	e00a      	b.n	8002c4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	b2da      	uxtb	r2, r3
 8002c3a:	4908      	ldr	r1, [pc, #32]	@ (8002c5c <__NVIC_SetPriority+0x50>)
 8002c3c:	79fb      	ldrb	r3, [r7, #7]
 8002c3e:	f003 030f 	and.w	r3, r3, #15
 8002c42:	3b04      	subs	r3, #4
 8002c44:	0112      	lsls	r2, r2, #4
 8002c46:	b2d2      	uxtb	r2, r2
 8002c48:	440b      	add	r3, r1
 8002c4a:	761a      	strb	r2, [r3, #24]
}
 8002c4c:	bf00      	nop
 8002c4e:	370c      	adds	r7, #12
 8002c50:	46bd      	mov	sp, r7
 8002c52:	bc80      	pop	{r7}
 8002c54:	4770      	bx	lr
 8002c56:	bf00      	nop
 8002c58:	e000e100 	.word	0xe000e100
 8002c5c:	e000ed00 	.word	0xe000ed00

08002c60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c60:	b480      	push	{r7}
 8002c62:	b089      	sub	sp, #36	@ 0x24
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	60f8      	str	r0, [r7, #12]
 8002c68:	60b9      	str	r1, [r7, #8]
 8002c6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	f003 0307 	and.w	r3, r3, #7
 8002c72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c74:	69fb      	ldr	r3, [r7, #28]
 8002c76:	f1c3 0307 	rsb	r3, r3, #7
 8002c7a:	2b04      	cmp	r3, #4
 8002c7c:	bf28      	it	cs
 8002c7e:	2304      	movcs	r3, #4
 8002c80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c82:	69fb      	ldr	r3, [r7, #28]
 8002c84:	3304      	adds	r3, #4
 8002c86:	2b06      	cmp	r3, #6
 8002c88:	d902      	bls.n	8002c90 <NVIC_EncodePriority+0x30>
 8002c8a:	69fb      	ldr	r3, [r7, #28]
 8002c8c:	3b03      	subs	r3, #3
 8002c8e:	e000      	b.n	8002c92 <NVIC_EncodePriority+0x32>
 8002c90:	2300      	movs	r3, #0
 8002c92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c94:	f04f 32ff 	mov.w	r2, #4294967295
 8002c98:	69bb      	ldr	r3, [r7, #24]
 8002c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9e:	43da      	mvns	r2, r3
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	401a      	ands	r2, r3
 8002ca4:	697b      	ldr	r3, [r7, #20]
 8002ca6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ca8:	f04f 31ff 	mov.w	r1, #4294967295
 8002cac:	697b      	ldr	r3, [r7, #20]
 8002cae:	fa01 f303 	lsl.w	r3, r1, r3
 8002cb2:	43d9      	mvns	r1, r3
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cb8:	4313      	orrs	r3, r2
         );
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	3724      	adds	r7, #36	@ 0x24
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bc80      	pop	{r7}
 8002cc2:	4770      	bx	lr

08002cc4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b082      	sub	sp, #8
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	3b01      	subs	r3, #1
 8002cd0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002cd4:	d301      	bcc.n	8002cda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e00f      	b.n	8002cfa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002cda:	4a0a      	ldr	r2, [pc, #40]	@ (8002d04 <SysTick_Config+0x40>)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	3b01      	subs	r3, #1
 8002ce0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ce2:	210f      	movs	r1, #15
 8002ce4:	f04f 30ff 	mov.w	r0, #4294967295
 8002ce8:	f7ff ff90 	bl	8002c0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002cec:	4b05      	ldr	r3, [pc, #20]	@ (8002d04 <SysTick_Config+0x40>)
 8002cee:	2200      	movs	r2, #0
 8002cf0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002cf2:	4b04      	ldr	r3, [pc, #16]	@ (8002d04 <SysTick_Config+0x40>)
 8002cf4:	2207      	movs	r2, #7
 8002cf6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002cf8:	2300      	movs	r3, #0
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	3708      	adds	r7, #8
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	bf00      	nop
 8002d04:	e000e010 	.word	0xe000e010

08002d08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b082      	sub	sp, #8
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d10:	6878      	ldr	r0, [r7, #4]
 8002d12:	f7ff ff2d 	bl	8002b70 <__NVIC_SetPriorityGrouping>
}
 8002d16:	bf00      	nop
 8002d18:	3708      	adds	r7, #8
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}

08002d1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d1e:	b580      	push	{r7, lr}
 8002d20:	b086      	sub	sp, #24
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	4603      	mov	r3, r0
 8002d26:	60b9      	str	r1, [r7, #8]
 8002d28:	607a      	str	r2, [r7, #4]
 8002d2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d30:	f7ff ff42 	bl	8002bb8 <__NVIC_GetPriorityGrouping>
 8002d34:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d36:	687a      	ldr	r2, [r7, #4]
 8002d38:	68b9      	ldr	r1, [r7, #8]
 8002d3a:	6978      	ldr	r0, [r7, #20]
 8002d3c:	f7ff ff90 	bl	8002c60 <NVIC_EncodePriority>
 8002d40:	4602      	mov	r2, r0
 8002d42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d46:	4611      	mov	r1, r2
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f7ff ff5f 	bl	8002c0c <__NVIC_SetPriority>
}
 8002d4e:	bf00      	nop
 8002d50:	3718      	adds	r7, #24
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd80      	pop	{r7, pc}

08002d56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d56:	b580      	push	{r7, lr}
 8002d58:	b082      	sub	sp, #8
 8002d5a:	af00      	add	r7, sp, #0
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d64:	4618      	mov	r0, r3
 8002d66:	f7ff ff35 	bl	8002bd4 <__NVIC_EnableIRQ>
}
 8002d6a:	bf00      	nop
 8002d6c:	3708      	adds	r7, #8
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}

08002d72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d72:	b580      	push	{r7, lr}
 8002d74:	b082      	sub	sp, #8
 8002d76:	af00      	add	r7, sp, #0
 8002d78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d7a:	6878      	ldr	r0, [r7, #4]
 8002d7c:	f7ff ffa2 	bl	8002cc4 <SysTick_Config>
 8002d80:	4603      	mov	r3, r0
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	3708      	adds	r7, #8
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}

08002d8a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002d8a:	b480      	push	{r7}
 8002d8c:	b085      	sub	sp, #20
 8002d8e:	af00      	add	r7, sp, #0
 8002d90:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d92:	2300      	movs	r3, #0
 8002d94:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002d9c:	b2db      	uxtb	r3, r3
 8002d9e:	2b02      	cmp	r3, #2
 8002da0:	d008      	beq.n	8002db4 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2204      	movs	r2, #4
 8002da6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2200      	movs	r2, #0
 8002dac:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002db0:	2301      	movs	r3, #1
 8002db2:	e020      	b.n	8002df6 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f022 020e 	bic.w	r2, r2, #14
 8002dc2:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f022 0201 	bic.w	r2, r2, #1
 8002dd2:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ddc:	2101      	movs	r1, #1
 8002dde:	fa01 f202 	lsl.w	r2, r1, r2
 8002de2:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2201      	movs	r2, #1
 8002de8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2200      	movs	r2, #0
 8002df0:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002df4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002df6:	4618      	mov	r0, r3
 8002df8:	3714      	adds	r7, #20
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bc80      	pop	{r7}
 8002dfe:	4770      	bx	lr

08002e00 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b084      	sub	sp, #16
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e08:	2300      	movs	r3, #0
 8002e0a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002e12:	b2db      	uxtb	r3, r3
 8002e14:	2b02      	cmp	r3, #2
 8002e16:	d005      	beq.n	8002e24 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2204      	movs	r2, #4
 8002e1c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	73fb      	strb	r3, [r7, #15]
 8002e22:	e051      	b.n	8002ec8 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f022 020e 	bic.w	r2, r2, #14
 8002e32:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	681a      	ldr	r2, [r3, #0]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f022 0201 	bic.w	r2, r2, #1
 8002e42:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4a22      	ldr	r2, [pc, #136]	@ (8002ed4 <HAL_DMA_Abort_IT+0xd4>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d029      	beq.n	8002ea2 <HAL_DMA_Abort_IT+0xa2>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	4a21      	ldr	r2, [pc, #132]	@ (8002ed8 <HAL_DMA_Abort_IT+0xd8>)
 8002e54:	4293      	cmp	r3, r2
 8002e56:	d022      	beq.n	8002e9e <HAL_DMA_Abort_IT+0x9e>
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4a1f      	ldr	r2, [pc, #124]	@ (8002edc <HAL_DMA_Abort_IT+0xdc>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d01a      	beq.n	8002e98 <HAL_DMA_Abort_IT+0x98>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	4a1e      	ldr	r2, [pc, #120]	@ (8002ee0 <HAL_DMA_Abort_IT+0xe0>)
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d012      	beq.n	8002e92 <HAL_DMA_Abort_IT+0x92>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	4a1c      	ldr	r2, [pc, #112]	@ (8002ee4 <HAL_DMA_Abort_IT+0xe4>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d00a      	beq.n	8002e8c <HAL_DMA_Abort_IT+0x8c>
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	4a1b      	ldr	r2, [pc, #108]	@ (8002ee8 <HAL_DMA_Abort_IT+0xe8>)
 8002e7c:	4293      	cmp	r3, r2
 8002e7e:	d102      	bne.n	8002e86 <HAL_DMA_Abort_IT+0x86>
 8002e80:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002e84:	e00e      	b.n	8002ea4 <HAL_DMA_Abort_IT+0xa4>
 8002e86:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002e8a:	e00b      	b.n	8002ea4 <HAL_DMA_Abort_IT+0xa4>
 8002e8c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002e90:	e008      	b.n	8002ea4 <HAL_DMA_Abort_IT+0xa4>
 8002e92:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002e96:	e005      	b.n	8002ea4 <HAL_DMA_Abort_IT+0xa4>
 8002e98:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002e9c:	e002      	b.n	8002ea4 <HAL_DMA_Abort_IT+0xa4>
 8002e9e:	2310      	movs	r3, #16
 8002ea0:	e000      	b.n	8002ea4 <HAL_DMA_Abort_IT+0xa4>
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	4a11      	ldr	r2, [pc, #68]	@ (8002eec <HAL_DMA_Abort_IT+0xec>)
 8002ea6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2201      	movs	r2, #1
 8002eac:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d003      	beq.n	8002ec8 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ec4:	6878      	ldr	r0, [r7, #4]
 8002ec6:	4798      	blx	r3
    } 
  }
  return status;
 8002ec8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002eca:	4618      	mov	r0, r3
 8002ecc:	3710      	adds	r7, #16
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bd80      	pop	{r7, pc}
 8002ed2:	bf00      	nop
 8002ed4:	40020008 	.word	0x40020008
 8002ed8:	4002001c 	.word	0x4002001c
 8002edc:	40020030 	.word	0x40020030
 8002ee0:	40020044 	.word	0x40020044
 8002ee4:	40020058 	.word	0x40020058
 8002ee8:	4002006c 	.word	0x4002006c
 8002eec:	40020000 	.word	0x40020000

08002ef0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b08b      	sub	sp, #44	@ 0x2c
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
 8002ef8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002efa:	2300      	movs	r3, #0
 8002efc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002efe:	2300      	movs	r3, #0
 8002f00:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f02:	e169      	b.n	80031d8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002f04:	2201      	movs	r2, #1
 8002f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f08:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	69fa      	ldr	r2, [r7, #28]
 8002f14:	4013      	ands	r3, r2
 8002f16:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002f18:	69ba      	ldr	r2, [r7, #24]
 8002f1a:	69fb      	ldr	r3, [r7, #28]
 8002f1c:	429a      	cmp	r2, r3
 8002f1e:	f040 8158 	bne.w	80031d2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	4a9a      	ldr	r2, [pc, #616]	@ (8003190 <HAL_GPIO_Init+0x2a0>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d05e      	beq.n	8002fea <HAL_GPIO_Init+0xfa>
 8002f2c:	4a98      	ldr	r2, [pc, #608]	@ (8003190 <HAL_GPIO_Init+0x2a0>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d875      	bhi.n	800301e <HAL_GPIO_Init+0x12e>
 8002f32:	4a98      	ldr	r2, [pc, #608]	@ (8003194 <HAL_GPIO_Init+0x2a4>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d058      	beq.n	8002fea <HAL_GPIO_Init+0xfa>
 8002f38:	4a96      	ldr	r2, [pc, #600]	@ (8003194 <HAL_GPIO_Init+0x2a4>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d86f      	bhi.n	800301e <HAL_GPIO_Init+0x12e>
 8002f3e:	4a96      	ldr	r2, [pc, #600]	@ (8003198 <HAL_GPIO_Init+0x2a8>)
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d052      	beq.n	8002fea <HAL_GPIO_Init+0xfa>
 8002f44:	4a94      	ldr	r2, [pc, #592]	@ (8003198 <HAL_GPIO_Init+0x2a8>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d869      	bhi.n	800301e <HAL_GPIO_Init+0x12e>
 8002f4a:	4a94      	ldr	r2, [pc, #592]	@ (800319c <HAL_GPIO_Init+0x2ac>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d04c      	beq.n	8002fea <HAL_GPIO_Init+0xfa>
 8002f50:	4a92      	ldr	r2, [pc, #584]	@ (800319c <HAL_GPIO_Init+0x2ac>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d863      	bhi.n	800301e <HAL_GPIO_Init+0x12e>
 8002f56:	4a92      	ldr	r2, [pc, #584]	@ (80031a0 <HAL_GPIO_Init+0x2b0>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d046      	beq.n	8002fea <HAL_GPIO_Init+0xfa>
 8002f5c:	4a90      	ldr	r2, [pc, #576]	@ (80031a0 <HAL_GPIO_Init+0x2b0>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d85d      	bhi.n	800301e <HAL_GPIO_Init+0x12e>
 8002f62:	2b12      	cmp	r3, #18
 8002f64:	d82a      	bhi.n	8002fbc <HAL_GPIO_Init+0xcc>
 8002f66:	2b12      	cmp	r3, #18
 8002f68:	d859      	bhi.n	800301e <HAL_GPIO_Init+0x12e>
 8002f6a:	a201      	add	r2, pc, #4	@ (adr r2, 8002f70 <HAL_GPIO_Init+0x80>)
 8002f6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f70:	08002feb 	.word	0x08002feb
 8002f74:	08002fc5 	.word	0x08002fc5
 8002f78:	08002fd7 	.word	0x08002fd7
 8002f7c:	08003019 	.word	0x08003019
 8002f80:	0800301f 	.word	0x0800301f
 8002f84:	0800301f 	.word	0x0800301f
 8002f88:	0800301f 	.word	0x0800301f
 8002f8c:	0800301f 	.word	0x0800301f
 8002f90:	0800301f 	.word	0x0800301f
 8002f94:	0800301f 	.word	0x0800301f
 8002f98:	0800301f 	.word	0x0800301f
 8002f9c:	0800301f 	.word	0x0800301f
 8002fa0:	0800301f 	.word	0x0800301f
 8002fa4:	0800301f 	.word	0x0800301f
 8002fa8:	0800301f 	.word	0x0800301f
 8002fac:	0800301f 	.word	0x0800301f
 8002fb0:	0800301f 	.word	0x0800301f
 8002fb4:	08002fcd 	.word	0x08002fcd
 8002fb8:	08002fe1 	.word	0x08002fe1
 8002fbc:	4a79      	ldr	r2, [pc, #484]	@ (80031a4 <HAL_GPIO_Init+0x2b4>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d013      	beq.n	8002fea <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002fc2:	e02c      	b.n	800301e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	68db      	ldr	r3, [r3, #12]
 8002fc8:	623b      	str	r3, [r7, #32]
          break;
 8002fca:	e029      	b.n	8003020 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	68db      	ldr	r3, [r3, #12]
 8002fd0:	3304      	adds	r3, #4
 8002fd2:	623b      	str	r3, [r7, #32]
          break;
 8002fd4:	e024      	b.n	8003020 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	68db      	ldr	r3, [r3, #12]
 8002fda:	3308      	adds	r3, #8
 8002fdc:	623b      	str	r3, [r7, #32]
          break;
 8002fde:	e01f      	b.n	8003020 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	68db      	ldr	r3, [r3, #12]
 8002fe4:	330c      	adds	r3, #12
 8002fe6:	623b      	str	r3, [r7, #32]
          break;
 8002fe8:	e01a      	b.n	8003020 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	689b      	ldr	r3, [r3, #8]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d102      	bne.n	8002ff8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002ff2:	2304      	movs	r3, #4
 8002ff4:	623b      	str	r3, [r7, #32]
          break;
 8002ff6:	e013      	b.n	8003020 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	689b      	ldr	r3, [r3, #8]
 8002ffc:	2b01      	cmp	r3, #1
 8002ffe:	d105      	bne.n	800300c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003000:	2308      	movs	r3, #8
 8003002:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	69fa      	ldr	r2, [r7, #28]
 8003008:	611a      	str	r2, [r3, #16]
          break;
 800300a:	e009      	b.n	8003020 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800300c:	2308      	movs	r3, #8
 800300e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	69fa      	ldr	r2, [r7, #28]
 8003014:	615a      	str	r2, [r3, #20]
          break;
 8003016:	e003      	b.n	8003020 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003018:	2300      	movs	r3, #0
 800301a:	623b      	str	r3, [r7, #32]
          break;
 800301c:	e000      	b.n	8003020 <HAL_GPIO_Init+0x130>
          break;
 800301e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003020:	69bb      	ldr	r3, [r7, #24]
 8003022:	2bff      	cmp	r3, #255	@ 0xff
 8003024:	d801      	bhi.n	800302a <HAL_GPIO_Init+0x13a>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	e001      	b.n	800302e <HAL_GPIO_Init+0x13e>
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	3304      	adds	r3, #4
 800302e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003030:	69bb      	ldr	r3, [r7, #24]
 8003032:	2bff      	cmp	r3, #255	@ 0xff
 8003034:	d802      	bhi.n	800303c <HAL_GPIO_Init+0x14c>
 8003036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003038:	009b      	lsls	r3, r3, #2
 800303a:	e002      	b.n	8003042 <HAL_GPIO_Init+0x152>
 800303c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800303e:	3b08      	subs	r3, #8
 8003040:	009b      	lsls	r3, r3, #2
 8003042:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003044:	697b      	ldr	r3, [r7, #20]
 8003046:	681a      	ldr	r2, [r3, #0]
 8003048:	210f      	movs	r1, #15
 800304a:	693b      	ldr	r3, [r7, #16]
 800304c:	fa01 f303 	lsl.w	r3, r1, r3
 8003050:	43db      	mvns	r3, r3
 8003052:	401a      	ands	r2, r3
 8003054:	6a39      	ldr	r1, [r7, #32]
 8003056:	693b      	ldr	r3, [r7, #16]
 8003058:	fa01 f303 	lsl.w	r3, r1, r3
 800305c:	431a      	orrs	r2, r3
 800305e:	697b      	ldr	r3, [r7, #20]
 8003060:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800306a:	2b00      	cmp	r3, #0
 800306c:	f000 80b1 	beq.w	80031d2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003070:	4b4d      	ldr	r3, [pc, #308]	@ (80031a8 <HAL_GPIO_Init+0x2b8>)
 8003072:	699b      	ldr	r3, [r3, #24]
 8003074:	4a4c      	ldr	r2, [pc, #304]	@ (80031a8 <HAL_GPIO_Init+0x2b8>)
 8003076:	f043 0301 	orr.w	r3, r3, #1
 800307a:	6193      	str	r3, [r2, #24]
 800307c:	4b4a      	ldr	r3, [pc, #296]	@ (80031a8 <HAL_GPIO_Init+0x2b8>)
 800307e:	699b      	ldr	r3, [r3, #24]
 8003080:	f003 0301 	and.w	r3, r3, #1
 8003084:	60bb      	str	r3, [r7, #8]
 8003086:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003088:	4a48      	ldr	r2, [pc, #288]	@ (80031ac <HAL_GPIO_Init+0x2bc>)
 800308a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800308c:	089b      	lsrs	r3, r3, #2
 800308e:	3302      	adds	r3, #2
 8003090:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003094:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003098:	f003 0303 	and.w	r3, r3, #3
 800309c:	009b      	lsls	r3, r3, #2
 800309e:	220f      	movs	r2, #15
 80030a0:	fa02 f303 	lsl.w	r3, r2, r3
 80030a4:	43db      	mvns	r3, r3
 80030a6:	68fa      	ldr	r2, [r7, #12]
 80030a8:	4013      	ands	r3, r2
 80030aa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	4a40      	ldr	r2, [pc, #256]	@ (80031b0 <HAL_GPIO_Init+0x2c0>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d013      	beq.n	80030dc <HAL_GPIO_Init+0x1ec>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	4a3f      	ldr	r2, [pc, #252]	@ (80031b4 <HAL_GPIO_Init+0x2c4>)
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d00d      	beq.n	80030d8 <HAL_GPIO_Init+0x1e8>
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	4a3e      	ldr	r2, [pc, #248]	@ (80031b8 <HAL_GPIO_Init+0x2c8>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d007      	beq.n	80030d4 <HAL_GPIO_Init+0x1e4>
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	4a3d      	ldr	r2, [pc, #244]	@ (80031bc <HAL_GPIO_Init+0x2cc>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d101      	bne.n	80030d0 <HAL_GPIO_Init+0x1e0>
 80030cc:	2303      	movs	r3, #3
 80030ce:	e006      	b.n	80030de <HAL_GPIO_Init+0x1ee>
 80030d0:	2304      	movs	r3, #4
 80030d2:	e004      	b.n	80030de <HAL_GPIO_Init+0x1ee>
 80030d4:	2302      	movs	r3, #2
 80030d6:	e002      	b.n	80030de <HAL_GPIO_Init+0x1ee>
 80030d8:	2301      	movs	r3, #1
 80030da:	e000      	b.n	80030de <HAL_GPIO_Init+0x1ee>
 80030dc:	2300      	movs	r3, #0
 80030de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030e0:	f002 0203 	and.w	r2, r2, #3
 80030e4:	0092      	lsls	r2, r2, #2
 80030e6:	4093      	lsls	r3, r2
 80030e8:	68fa      	ldr	r2, [r7, #12]
 80030ea:	4313      	orrs	r3, r2
 80030ec:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80030ee:	492f      	ldr	r1, [pc, #188]	@ (80031ac <HAL_GPIO_Init+0x2bc>)
 80030f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030f2:	089b      	lsrs	r3, r3, #2
 80030f4:	3302      	adds	r3, #2
 80030f6:	68fa      	ldr	r2, [r7, #12]
 80030f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003104:	2b00      	cmp	r3, #0
 8003106:	d006      	beq.n	8003116 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003108:	4b2d      	ldr	r3, [pc, #180]	@ (80031c0 <HAL_GPIO_Init+0x2d0>)
 800310a:	689a      	ldr	r2, [r3, #8]
 800310c:	492c      	ldr	r1, [pc, #176]	@ (80031c0 <HAL_GPIO_Init+0x2d0>)
 800310e:	69bb      	ldr	r3, [r7, #24]
 8003110:	4313      	orrs	r3, r2
 8003112:	608b      	str	r3, [r1, #8]
 8003114:	e006      	b.n	8003124 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003116:	4b2a      	ldr	r3, [pc, #168]	@ (80031c0 <HAL_GPIO_Init+0x2d0>)
 8003118:	689a      	ldr	r2, [r3, #8]
 800311a:	69bb      	ldr	r3, [r7, #24]
 800311c:	43db      	mvns	r3, r3
 800311e:	4928      	ldr	r1, [pc, #160]	@ (80031c0 <HAL_GPIO_Init+0x2d0>)
 8003120:	4013      	ands	r3, r2
 8003122:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800312c:	2b00      	cmp	r3, #0
 800312e:	d006      	beq.n	800313e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003130:	4b23      	ldr	r3, [pc, #140]	@ (80031c0 <HAL_GPIO_Init+0x2d0>)
 8003132:	68da      	ldr	r2, [r3, #12]
 8003134:	4922      	ldr	r1, [pc, #136]	@ (80031c0 <HAL_GPIO_Init+0x2d0>)
 8003136:	69bb      	ldr	r3, [r7, #24]
 8003138:	4313      	orrs	r3, r2
 800313a:	60cb      	str	r3, [r1, #12]
 800313c:	e006      	b.n	800314c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800313e:	4b20      	ldr	r3, [pc, #128]	@ (80031c0 <HAL_GPIO_Init+0x2d0>)
 8003140:	68da      	ldr	r2, [r3, #12]
 8003142:	69bb      	ldr	r3, [r7, #24]
 8003144:	43db      	mvns	r3, r3
 8003146:	491e      	ldr	r1, [pc, #120]	@ (80031c0 <HAL_GPIO_Init+0x2d0>)
 8003148:	4013      	ands	r3, r2
 800314a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003154:	2b00      	cmp	r3, #0
 8003156:	d006      	beq.n	8003166 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003158:	4b19      	ldr	r3, [pc, #100]	@ (80031c0 <HAL_GPIO_Init+0x2d0>)
 800315a:	685a      	ldr	r2, [r3, #4]
 800315c:	4918      	ldr	r1, [pc, #96]	@ (80031c0 <HAL_GPIO_Init+0x2d0>)
 800315e:	69bb      	ldr	r3, [r7, #24]
 8003160:	4313      	orrs	r3, r2
 8003162:	604b      	str	r3, [r1, #4]
 8003164:	e006      	b.n	8003174 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003166:	4b16      	ldr	r3, [pc, #88]	@ (80031c0 <HAL_GPIO_Init+0x2d0>)
 8003168:	685a      	ldr	r2, [r3, #4]
 800316a:	69bb      	ldr	r3, [r7, #24]
 800316c:	43db      	mvns	r3, r3
 800316e:	4914      	ldr	r1, [pc, #80]	@ (80031c0 <HAL_GPIO_Init+0x2d0>)
 8003170:	4013      	ands	r3, r2
 8003172:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800317c:	2b00      	cmp	r3, #0
 800317e:	d021      	beq.n	80031c4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003180:	4b0f      	ldr	r3, [pc, #60]	@ (80031c0 <HAL_GPIO_Init+0x2d0>)
 8003182:	681a      	ldr	r2, [r3, #0]
 8003184:	490e      	ldr	r1, [pc, #56]	@ (80031c0 <HAL_GPIO_Init+0x2d0>)
 8003186:	69bb      	ldr	r3, [r7, #24]
 8003188:	4313      	orrs	r3, r2
 800318a:	600b      	str	r3, [r1, #0]
 800318c:	e021      	b.n	80031d2 <HAL_GPIO_Init+0x2e2>
 800318e:	bf00      	nop
 8003190:	10320000 	.word	0x10320000
 8003194:	10310000 	.word	0x10310000
 8003198:	10220000 	.word	0x10220000
 800319c:	10210000 	.word	0x10210000
 80031a0:	10120000 	.word	0x10120000
 80031a4:	10110000 	.word	0x10110000
 80031a8:	40021000 	.word	0x40021000
 80031ac:	40010000 	.word	0x40010000
 80031b0:	40010800 	.word	0x40010800
 80031b4:	40010c00 	.word	0x40010c00
 80031b8:	40011000 	.word	0x40011000
 80031bc:	40011400 	.word	0x40011400
 80031c0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80031c4:	4b0b      	ldr	r3, [pc, #44]	@ (80031f4 <HAL_GPIO_Init+0x304>)
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	69bb      	ldr	r3, [r7, #24]
 80031ca:	43db      	mvns	r3, r3
 80031cc:	4909      	ldr	r1, [pc, #36]	@ (80031f4 <HAL_GPIO_Init+0x304>)
 80031ce:	4013      	ands	r3, r2
 80031d0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80031d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031d4:	3301      	adds	r3, #1
 80031d6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	681a      	ldr	r2, [r3, #0]
 80031dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031de:	fa22 f303 	lsr.w	r3, r2, r3
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	f47f ae8e 	bne.w	8002f04 <HAL_GPIO_Init+0x14>
  }
}
 80031e8:	bf00      	nop
 80031ea:	bf00      	nop
 80031ec:	372c      	adds	r7, #44	@ 0x2c
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bc80      	pop	{r7}
 80031f2:	4770      	bx	lr
 80031f4:	40010400 	.word	0x40010400

080031f8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80031f8:	b480      	push	{r7}
 80031fa:	b085      	sub	sp, #20
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
 8003200:	460b      	mov	r3, r1
 8003202:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	689a      	ldr	r2, [r3, #8]
 8003208:	887b      	ldrh	r3, [r7, #2]
 800320a:	4013      	ands	r3, r2
 800320c:	2b00      	cmp	r3, #0
 800320e:	d002      	beq.n	8003216 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003210:	2301      	movs	r3, #1
 8003212:	73fb      	strb	r3, [r7, #15]
 8003214:	e001      	b.n	800321a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003216:	2300      	movs	r3, #0
 8003218:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800321a:	7bfb      	ldrb	r3, [r7, #15]
}
 800321c:	4618      	mov	r0, r3
 800321e:	3714      	adds	r7, #20
 8003220:	46bd      	mov	sp, r7
 8003222:	bc80      	pop	{r7}
 8003224:	4770      	bx	lr

08003226 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003226:	b480      	push	{r7}
 8003228:	b083      	sub	sp, #12
 800322a:	af00      	add	r7, sp, #0
 800322c:	6078      	str	r0, [r7, #4]
 800322e:	460b      	mov	r3, r1
 8003230:	807b      	strh	r3, [r7, #2]
 8003232:	4613      	mov	r3, r2
 8003234:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003236:	787b      	ldrb	r3, [r7, #1]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d003      	beq.n	8003244 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800323c:	887a      	ldrh	r2, [r7, #2]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003242:	e003      	b.n	800324c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003244:	887b      	ldrh	r3, [r7, #2]
 8003246:	041a      	lsls	r2, r3, #16
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	611a      	str	r2, [r3, #16]
}
 800324c:	bf00      	nop
 800324e:	370c      	adds	r7, #12
 8003250:	46bd      	mov	sp, r7
 8003252:	bc80      	pop	{r7}
 8003254:	4770      	bx	lr
	...

08003258 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b084      	sub	sp, #16
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d101      	bne.n	800326a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003266:	2301      	movs	r3, #1
 8003268:	e12b      	b.n	80034c2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003270:	b2db      	uxtb	r3, r3
 8003272:	2b00      	cmp	r3, #0
 8003274:	d106      	bne.n	8003284 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2200      	movs	r2, #0
 800327a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800327e:	6878      	ldr	r0, [r7, #4]
 8003280:	f7fe fdf0 	bl	8001e64 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2224      	movs	r2, #36	@ 0x24
 8003288:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	681a      	ldr	r2, [r3, #0]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f022 0201 	bic.w	r2, r2, #1
 800329a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	681a      	ldr	r2, [r3, #0]
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80032aa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	681a      	ldr	r2, [r3, #0]
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80032ba:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80032bc:	f001 f960 	bl	8004580 <HAL_RCC_GetPCLK1Freq>
 80032c0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	4a81      	ldr	r2, [pc, #516]	@ (80034cc <HAL_I2C_Init+0x274>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d807      	bhi.n	80032dc <HAL_I2C_Init+0x84>
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	4a80      	ldr	r2, [pc, #512]	@ (80034d0 <HAL_I2C_Init+0x278>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	bf94      	ite	ls
 80032d4:	2301      	movls	r3, #1
 80032d6:	2300      	movhi	r3, #0
 80032d8:	b2db      	uxtb	r3, r3
 80032da:	e006      	b.n	80032ea <HAL_I2C_Init+0x92>
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	4a7d      	ldr	r2, [pc, #500]	@ (80034d4 <HAL_I2C_Init+0x27c>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	bf94      	ite	ls
 80032e4:	2301      	movls	r3, #1
 80032e6:	2300      	movhi	r3, #0
 80032e8:	b2db      	uxtb	r3, r3
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d001      	beq.n	80032f2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80032ee:	2301      	movs	r3, #1
 80032f0:	e0e7      	b.n	80034c2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	4a78      	ldr	r2, [pc, #480]	@ (80034d8 <HAL_I2C_Init+0x280>)
 80032f6:	fba2 2303 	umull	r2, r3, r2, r3
 80032fa:	0c9b      	lsrs	r3, r3, #18
 80032fc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	68ba      	ldr	r2, [r7, #8]
 800330e:	430a      	orrs	r2, r1
 8003310:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	6a1b      	ldr	r3, [r3, #32]
 8003318:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	4a6a      	ldr	r2, [pc, #424]	@ (80034cc <HAL_I2C_Init+0x274>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d802      	bhi.n	800332c <HAL_I2C_Init+0xd4>
 8003326:	68bb      	ldr	r3, [r7, #8]
 8003328:	3301      	adds	r3, #1
 800332a:	e009      	b.n	8003340 <HAL_I2C_Init+0xe8>
 800332c:	68bb      	ldr	r3, [r7, #8]
 800332e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003332:	fb02 f303 	mul.w	r3, r2, r3
 8003336:	4a69      	ldr	r2, [pc, #420]	@ (80034dc <HAL_I2C_Init+0x284>)
 8003338:	fba2 2303 	umull	r2, r3, r2, r3
 800333c:	099b      	lsrs	r3, r3, #6
 800333e:	3301      	adds	r3, #1
 8003340:	687a      	ldr	r2, [r7, #4]
 8003342:	6812      	ldr	r2, [r2, #0]
 8003344:	430b      	orrs	r3, r1
 8003346:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	69db      	ldr	r3, [r3, #28]
 800334e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003352:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	495c      	ldr	r1, [pc, #368]	@ (80034cc <HAL_I2C_Init+0x274>)
 800335c:	428b      	cmp	r3, r1
 800335e:	d819      	bhi.n	8003394 <HAL_I2C_Init+0x13c>
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	1e59      	subs	r1, r3, #1
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	005b      	lsls	r3, r3, #1
 800336a:	fbb1 f3f3 	udiv	r3, r1, r3
 800336e:	1c59      	adds	r1, r3, #1
 8003370:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003374:	400b      	ands	r3, r1
 8003376:	2b00      	cmp	r3, #0
 8003378:	d00a      	beq.n	8003390 <HAL_I2C_Init+0x138>
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	1e59      	subs	r1, r3, #1
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	005b      	lsls	r3, r3, #1
 8003384:	fbb1 f3f3 	udiv	r3, r1, r3
 8003388:	3301      	adds	r3, #1
 800338a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800338e:	e051      	b.n	8003434 <HAL_I2C_Init+0x1dc>
 8003390:	2304      	movs	r3, #4
 8003392:	e04f      	b.n	8003434 <HAL_I2C_Init+0x1dc>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	689b      	ldr	r3, [r3, #8]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d111      	bne.n	80033c0 <HAL_I2C_Init+0x168>
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	1e58      	subs	r0, r3, #1
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6859      	ldr	r1, [r3, #4]
 80033a4:	460b      	mov	r3, r1
 80033a6:	005b      	lsls	r3, r3, #1
 80033a8:	440b      	add	r3, r1
 80033aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80033ae:	3301      	adds	r3, #1
 80033b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	bf0c      	ite	eq
 80033b8:	2301      	moveq	r3, #1
 80033ba:	2300      	movne	r3, #0
 80033bc:	b2db      	uxtb	r3, r3
 80033be:	e012      	b.n	80033e6 <HAL_I2C_Init+0x18e>
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	1e58      	subs	r0, r3, #1
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6859      	ldr	r1, [r3, #4]
 80033c8:	460b      	mov	r3, r1
 80033ca:	009b      	lsls	r3, r3, #2
 80033cc:	440b      	add	r3, r1
 80033ce:	0099      	lsls	r1, r3, #2
 80033d0:	440b      	add	r3, r1
 80033d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80033d6:	3301      	adds	r3, #1
 80033d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033dc:	2b00      	cmp	r3, #0
 80033de:	bf0c      	ite	eq
 80033e0:	2301      	moveq	r3, #1
 80033e2:	2300      	movne	r3, #0
 80033e4:	b2db      	uxtb	r3, r3
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d001      	beq.n	80033ee <HAL_I2C_Init+0x196>
 80033ea:	2301      	movs	r3, #1
 80033ec:	e022      	b.n	8003434 <HAL_I2C_Init+0x1dc>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	689b      	ldr	r3, [r3, #8]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d10e      	bne.n	8003414 <HAL_I2C_Init+0x1bc>
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	1e58      	subs	r0, r3, #1
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6859      	ldr	r1, [r3, #4]
 80033fe:	460b      	mov	r3, r1
 8003400:	005b      	lsls	r3, r3, #1
 8003402:	440b      	add	r3, r1
 8003404:	fbb0 f3f3 	udiv	r3, r0, r3
 8003408:	3301      	adds	r3, #1
 800340a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800340e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003412:	e00f      	b.n	8003434 <HAL_I2C_Init+0x1dc>
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	1e58      	subs	r0, r3, #1
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6859      	ldr	r1, [r3, #4]
 800341c:	460b      	mov	r3, r1
 800341e:	009b      	lsls	r3, r3, #2
 8003420:	440b      	add	r3, r1
 8003422:	0099      	lsls	r1, r3, #2
 8003424:	440b      	add	r3, r1
 8003426:	fbb0 f3f3 	udiv	r3, r0, r3
 800342a:	3301      	adds	r3, #1
 800342c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003430:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003434:	6879      	ldr	r1, [r7, #4]
 8003436:	6809      	ldr	r1, [r1, #0]
 8003438:	4313      	orrs	r3, r2
 800343a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	69da      	ldr	r2, [r3, #28]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6a1b      	ldr	r3, [r3, #32]
 800344e:	431a      	orrs	r2, r3
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	430a      	orrs	r2, r1
 8003456:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	689b      	ldr	r3, [r3, #8]
 800345e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003462:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003466:	687a      	ldr	r2, [r7, #4]
 8003468:	6911      	ldr	r1, [r2, #16]
 800346a:	687a      	ldr	r2, [r7, #4]
 800346c:	68d2      	ldr	r2, [r2, #12]
 800346e:	4311      	orrs	r1, r2
 8003470:	687a      	ldr	r2, [r7, #4]
 8003472:	6812      	ldr	r2, [r2, #0]
 8003474:	430b      	orrs	r3, r1
 8003476:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	68db      	ldr	r3, [r3, #12]
 800347e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	695a      	ldr	r2, [r3, #20]
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	699b      	ldr	r3, [r3, #24]
 800348a:	431a      	orrs	r2, r3
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	430a      	orrs	r2, r1
 8003492:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	681a      	ldr	r2, [r3, #0]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f042 0201 	orr.w	r2, r2, #1
 80034a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2200      	movs	r2, #0
 80034a8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2220      	movs	r2, #32
 80034ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2200      	movs	r2, #0
 80034b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2200      	movs	r2, #0
 80034bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80034c0:	2300      	movs	r3, #0
}
 80034c2:	4618      	mov	r0, r3
 80034c4:	3710      	adds	r7, #16
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}
 80034ca:	bf00      	nop
 80034cc:	000186a0 	.word	0x000186a0
 80034d0:	001e847f 	.word	0x001e847f
 80034d4:	003d08ff 	.word	0x003d08ff
 80034d8:	431bde83 	.word	0x431bde83
 80034dc:	10624dd3 	.word	0x10624dd3

080034e0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b088      	sub	sp, #32
 80034e4:	af02      	add	r7, sp, #8
 80034e6:	60f8      	str	r0, [r7, #12]
 80034e8:	607a      	str	r2, [r7, #4]
 80034ea:	461a      	mov	r2, r3
 80034ec:	460b      	mov	r3, r1
 80034ee:	817b      	strh	r3, [r7, #10]
 80034f0:	4613      	mov	r3, r2
 80034f2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80034f4:	f7fe fee2 	bl	80022bc <HAL_GetTick>
 80034f8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003500:	b2db      	uxtb	r3, r3
 8003502:	2b20      	cmp	r3, #32
 8003504:	f040 80e0 	bne.w	80036c8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003508:	697b      	ldr	r3, [r7, #20]
 800350a:	9300      	str	r3, [sp, #0]
 800350c:	2319      	movs	r3, #25
 800350e:	2201      	movs	r2, #1
 8003510:	4970      	ldr	r1, [pc, #448]	@ (80036d4 <HAL_I2C_Master_Transmit+0x1f4>)
 8003512:	68f8      	ldr	r0, [r7, #12]
 8003514:	f000 fa92 	bl	8003a3c <I2C_WaitOnFlagUntilTimeout>
 8003518:	4603      	mov	r3, r0
 800351a:	2b00      	cmp	r3, #0
 800351c:	d001      	beq.n	8003522 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800351e:	2302      	movs	r3, #2
 8003520:	e0d3      	b.n	80036ca <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003528:	2b01      	cmp	r3, #1
 800352a:	d101      	bne.n	8003530 <HAL_I2C_Master_Transmit+0x50>
 800352c:	2302      	movs	r3, #2
 800352e:	e0cc      	b.n	80036ca <HAL_I2C_Master_Transmit+0x1ea>
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	2201      	movs	r2, #1
 8003534:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f003 0301 	and.w	r3, r3, #1
 8003542:	2b01      	cmp	r3, #1
 8003544:	d007      	beq.n	8003556 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	681a      	ldr	r2, [r3, #0]
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f042 0201 	orr.w	r2, r2, #1
 8003554:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	681a      	ldr	r2, [r3, #0]
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003564:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	2221      	movs	r2, #33	@ 0x21
 800356a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2210      	movs	r2, #16
 8003572:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	2200      	movs	r2, #0
 800357a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	687a      	ldr	r2, [r7, #4]
 8003580:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	893a      	ldrh	r2, [r7, #8]
 8003586:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800358c:	b29a      	uxth	r2, r3
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	4a50      	ldr	r2, [pc, #320]	@ (80036d8 <HAL_I2C_Master_Transmit+0x1f8>)
 8003596:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003598:	8979      	ldrh	r1, [r7, #10]
 800359a:	697b      	ldr	r3, [r7, #20]
 800359c:	6a3a      	ldr	r2, [r7, #32]
 800359e:	68f8      	ldr	r0, [r7, #12]
 80035a0:	f000 f9ca 	bl	8003938 <I2C_MasterRequestWrite>
 80035a4:	4603      	mov	r3, r0
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d001      	beq.n	80035ae <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80035aa:	2301      	movs	r3, #1
 80035ac:	e08d      	b.n	80036ca <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035ae:	2300      	movs	r3, #0
 80035b0:	613b      	str	r3, [r7, #16]
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	695b      	ldr	r3, [r3, #20]
 80035b8:	613b      	str	r3, [r7, #16]
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	699b      	ldr	r3, [r3, #24]
 80035c0:	613b      	str	r3, [r7, #16]
 80035c2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80035c4:	e066      	b.n	8003694 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035c6:	697a      	ldr	r2, [r7, #20]
 80035c8:	6a39      	ldr	r1, [r7, #32]
 80035ca:	68f8      	ldr	r0, [r7, #12]
 80035cc:	f000 fb50 	bl	8003c70 <I2C_WaitOnTXEFlagUntilTimeout>
 80035d0:	4603      	mov	r3, r0
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d00d      	beq.n	80035f2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035da:	2b04      	cmp	r3, #4
 80035dc:	d107      	bne.n	80035ee <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	681a      	ldr	r2, [r3, #0]
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035ec:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	e06b      	b.n	80036ca <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035f6:	781a      	ldrb	r2, [r3, #0]
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003602:	1c5a      	adds	r2, r3, #1
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800360c:	b29b      	uxth	r3, r3
 800360e:	3b01      	subs	r3, #1
 8003610:	b29a      	uxth	r2, r3
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800361a:	3b01      	subs	r3, #1
 800361c:	b29a      	uxth	r2, r3
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	695b      	ldr	r3, [r3, #20]
 8003628:	f003 0304 	and.w	r3, r3, #4
 800362c:	2b04      	cmp	r3, #4
 800362e:	d11b      	bne.n	8003668 <HAL_I2C_Master_Transmit+0x188>
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003634:	2b00      	cmp	r3, #0
 8003636:	d017      	beq.n	8003668 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800363c:	781a      	ldrb	r2, [r3, #0]
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003648:	1c5a      	adds	r2, r3, #1
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003652:	b29b      	uxth	r3, r3
 8003654:	3b01      	subs	r3, #1
 8003656:	b29a      	uxth	r2, r3
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003660:	3b01      	subs	r3, #1
 8003662:	b29a      	uxth	r2, r3
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003668:	697a      	ldr	r2, [r7, #20]
 800366a:	6a39      	ldr	r1, [r7, #32]
 800366c:	68f8      	ldr	r0, [r7, #12]
 800366e:	f000 fb47 	bl	8003d00 <I2C_WaitOnBTFFlagUntilTimeout>
 8003672:	4603      	mov	r3, r0
 8003674:	2b00      	cmp	r3, #0
 8003676:	d00d      	beq.n	8003694 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800367c:	2b04      	cmp	r3, #4
 800367e:	d107      	bne.n	8003690 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	681a      	ldr	r2, [r3, #0]
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800368e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003690:	2301      	movs	r3, #1
 8003692:	e01a      	b.n	80036ca <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003698:	2b00      	cmp	r3, #0
 800369a:	d194      	bne.n	80035c6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	681a      	ldr	r2, [r3, #0]
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036aa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	2220      	movs	r2, #32
 80036b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	2200      	movs	r2, #0
 80036b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	2200      	movs	r2, #0
 80036c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80036c4:	2300      	movs	r3, #0
 80036c6:	e000      	b.n	80036ca <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80036c8:	2302      	movs	r3, #2
  }
}
 80036ca:	4618      	mov	r0, r3
 80036cc:	3718      	adds	r7, #24
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}
 80036d2:	bf00      	nop
 80036d4:	00100002 	.word	0x00100002
 80036d8:	ffff0000 	.word	0xffff0000

080036dc <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b08a      	sub	sp, #40	@ 0x28
 80036e0:	af02      	add	r7, sp, #8
 80036e2:	60f8      	str	r0, [r7, #12]
 80036e4:	607a      	str	r2, [r7, #4]
 80036e6:	603b      	str	r3, [r7, #0]
 80036e8:	460b      	mov	r3, r1
 80036ea:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80036ec:	f7fe fde6 	bl	80022bc <HAL_GetTick>
 80036f0:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80036f2:	2300      	movs	r3, #0
 80036f4:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036fc:	b2db      	uxtb	r3, r3
 80036fe:	2b20      	cmp	r3, #32
 8003700:	f040 8111 	bne.w	8003926 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003704:	69fb      	ldr	r3, [r7, #28]
 8003706:	9300      	str	r3, [sp, #0]
 8003708:	2319      	movs	r3, #25
 800370a:	2201      	movs	r2, #1
 800370c:	4988      	ldr	r1, [pc, #544]	@ (8003930 <HAL_I2C_IsDeviceReady+0x254>)
 800370e:	68f8      	ldr	r0, [r7, #12]
 8003710:	f000 f994 	bl	8003a3c <I2C_WaitOnFlagUntilTimeout>
 8003714:	4603      	mov	r3, r0
 8003716:	2b00      	cmp	r3, #0
 8003718:	d001      	beq.n	800371e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800371a:	2302      	movs	r3, #2
 800371c:	e104      	b.n	8003928 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003724:	2b01      	cmp	r3, #1
 8003726:	d101      	bne.n	800372c <HAL_I2C_IsDeviceReady+0x50>
 8003728:	2302      	movs	r3, #2
 800372a:	e0fd      	b.n	8003928 <HAL_I2C_IsDeviceReady+0x24c>
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	2201      	movs	r2, #1
 8003730:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f003 0301 	and.w	r3, r3, #1
 800373e:	2b01      	cmp	r3, #1
 8003740:	d007      	beq.n	8003752 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	681a      	ldr	r2, [r3, #0]
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f042 0201 	orr.w	r2, r2, #1
 8003750:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	681a      	ldr	r2, [r3, #0]
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003760:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	2224      	movs	r2, #36	@ 0x24
 8003766:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	2200      	movs	r2, #0
 800376e:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	4a70      	ldr	r2, [pc, #448]	@ (8003934 <HAL_I2C_IsDeviceReady+0x258>)
 8003774:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	681a      	ldr	r2, [r3, #0]
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003784:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003786:	69fb      	ldr	r3, [r7, #28]
 8003788:	9300      	str	r3, [sp, #0]
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	2200      	movs	r2, #0
 800378e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003792:	68f8      	ldr	r0, [r7, #12]
 8003794:	f000 f952 	bl	8003a3c <I2C_WaitOnFlagUntilTimeout>
 8003798:	4603      	mov	r3, r0
 800379a:	2b00      	cmp	r3, #0
 800379c:	d00d      	beq.n	80037ba <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80037ac:	d103      	bne.n	80037b6 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80037b4:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 80037b6:	2303      	movs	r3, #3
 80037b8:	e0b6      	b.n	8003928 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80037ba:	897b      	ldrh	r3, [r7, #10]
 80037bc:	b2db      	uxtb	r3, r3
 80037be:	461a      	mov	r2, r3
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80037c8:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80037ca:	f7fe fd77 	bl	80022bc <HAL_GetTick>
 80037ce:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	695b      	ldr	r3, [r3, #20]
 80037d6:	f003 0302 	and.w	r3, r3, #2
 80037da:	2b02      	cmp	r3, #2
 80037dc:	bf0c      	ite	eq
 80037de:	2301      	moveq	r3, #1
 80037e0:	2300      	movne	r3, #0
 80037e2:	b2db      	uxtb	r3, r3
 80037e4:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	695b      	ldr	r3, [r3, #20]
 80037ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037f4:	bf0c      	ite	eq
 80037f6:	2301      	moveq	r3, #1
 80037f8:	2300      	movne	r3, #0
 80037fa:	b2db      	uxtb	r3, r3
 80037fc:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80037fe:	e025      	b.n	800384c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003800:	f7fe fd5c 	bl	80022bc <HAL_GetTick>
 8003804:	4602      	mov	r2, r0
 8003806:	69fb      	ldr	r3, [r7, #28]
 8003808:	1ad3      	subs	r3, r2, r3
 800380a:	683a      	ldr	r2, [r7, #0]
 800380c:	429a      	cmp	r2, r3
 800380e:	d302      	bcc.n	8003816 <HAL_I2C_IsDeviceReady+0x13a>
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d103      	bne.n	800381e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	22a0      	movs	r2, #160	@ 0xa0
 800381a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	695b      	ldr	r3, [r3, #20]
 8003824:	f003 0302 	and.w	r3, r3, #2
 8003828:	2b02      	cmp	r3, #2
 800382a:	bf0c      	ite	eq
 800382c:	2301      	moveq	r3, #1
 800382e:	2300      	movne	r3, #0
 8003830:	b2db      	uxtb	r3, r3
 8003832:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	695b      	ldr	r3, [r3, #20]
 800383a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800383e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003842:	bf0c      	ite	eq
 8003844:	2301      	moveq	r3, #1
 8003846:	2300      	movne	r3, #0
 8003848:	b2db      	uxtb	r3, r3
 800384a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003852:	b2db      	uxtb	r3, r3
 8003854:	2ba0      	cmp	r3, #160	@ 0xa0
 8003856:	d005      	beq.n	8003864 <HAL_I2C_IsDeviceReady+0x188>
 8003858:	7dfb      	ldrb	r3, [r7, #23]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d102      	bne.n	8003864 <HAL_I2C_IsDeviceReady+0x188>
 800385e:	7dbb      	ldrb	r3, [r7, #22]
 8003860:	2b00      	cmp	r3, #0
 8003862:	d0cd      	beq.n	8003800 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	2220      	movs	r2, #32
 8003868:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	695b      	ldr	r3, [r3, #20]
 8003872:	f003 0302 	and.w	r3, r3, #2
 8003876:	2b02      	cmp	r3, #2
 8003878:	d129      	bne.n	80038ce <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	681a      	ldr	r2, [r3, #0]
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003888:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800388a:	2300      	movs	r3, #0
 800388c:	613b      	str	r3, [r7, #16]
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	695b      	ldr	r3, [r3, #20]
 8003894:	613b      	str	r3, [r7, #16]
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	699b      	ldr	r3, [r3, #24]
 800389c:	613b      	str	r3, [r7, #16]
 800389e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80038a0:	69fb      	ldr	r3, [r7, #28]
 80038a2:	9300      	str	r3, [sp, #0]
 80038a4:	2319      	movs	r3, #25
 80038a6:	2201      	movs	r2, #1
 80038a8:	4921      	ldr	r1, [pc, #132]	@ (8003930 <HAL_I2C_IsDeviceReady+0x254>)
 80038aa:	68f8      	ldr	r0, [r7, #12]
 80038ac:	f000 f8c6 	bl	8003a3c <I2C_WaitOnFlagUntilTimeout>
 80038b0:	4603      	mov	r3, r0
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d001      	beq.n	80038ba <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	e036      	b.n	8003928 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	2220      	movs	r2, #32
 80038be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	2200      	movs	r2, #0
 80038c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 80038ca:	2300      	movs	r3, #0
 80038cc:	e02c      	b.n	8003928 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	681a      	ldr	r2, [r3, #0]
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038dc:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80038e6:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80038e8:	69fb      	ldr	r3, [r7, #28]
 80038ea:	9300      	str	r3, [sp, #0]
 80038ec:	2319      	movs	r3, #25
 80038ee:	2201      	movs	r2, #1
 80038f0:	490f      	ldr	r1, [pc, #60]	@ (8003930 <HAL_I2C_IsDeviceReady+0x254>)
 80038f2:	68f8      	ldr	r0, [r7, #12]
 80038f4:	f000 f8a2 	bl	8003a3c <I2C_WaitOnFlagUntilTimeout>
 80038f8:	4603      	mov	r3, r0
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d001      	beq.n	8003902 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80038fe:	2301      	movs	r3, #1
 8003900:	e012      	b.n	8003928 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003902:	69bb      	ldr	r3, [r7, #24]
 8003904:	3301      	adds	r3, #1
 8003906:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003908:	69ba      	ldr	r2, [r7, #24]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	429a      	cmp	r2, r3
 800390e:	f4ff af32 	bcc.w	8003776 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	2220      	movs	r2, #32
 8003916:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	2200      	movs	r2, #0
 800391e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003922:	2301      	movs	r3, #1
 8003924:	e000      	b.n	8003928 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003926:	2302      	movs	r3, #2
  }
}
 8003928:	4618      	mov	r0, r3
 800392a:	3720      	adds	r7, #32
 800392c:	46bd      	mov	sp, r7
 800392e:	bd80      	pop	{r7, pc}
 8003930:	00100002 	.word	0x00100002
 8003934:	ffff0000 	.word	0xffff0000

08003938 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b088      	sub	sp, #32
 800393c:	af02      	add	r7, sp, #8
 800393e:	60f8      	str	r0, [r7, #12]
 8003940:	607a      	str	r2, [r7, #4]
 8003942:	603b      	str	r3, [r7, #0]
 8003944:	460b      	mov	r3, r1
 8003946:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800394c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800394e:	697b      	ldr	r3, [r7, #20]
 8003950:	2b08      	cmp	r3, #8
 8003952:	d006      	beq.n	8003962 <I2C_MasterRequestWrite+0x2a>
 8003954:	697b      	ldr	r3, [r7, #20]
 8003956:	2b01      	cmp	r3, #1
 8003958:	d003      	beq.n	8003962 <I2C_MasterRequestWrite+0x2a>
 800395a:	697b      	ldr	r3, [r7, #20]
 800395c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003960:	d108      	bne.n	8003974 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	681a      	ldr	r2, [r3, #0]
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003970:	601a      	str	r2, [r3, #0]
 8003972:	e00b      	b.n	800398c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003978:	2b12      	cmp	r3, #18
 800397a:	d107      	bne.n	800398c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	681a      	ldr	r2, [r3, #0]
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800398a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	9300      	str	r3, [sp, #0]
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2200      	movs	r2, #0
 8003994:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003998:	68f8      	ldr	r0, [r7, #12]
 800399a:	f000 f84f 	bl	8003a3c <I2C_WaitOnFlagUntilTimeout>
 800399e:	4603      	mov	r3, r0
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d00d      	beq.n	80039c0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80039b2:	d103      	bne.n	80039bc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80039ba:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80039bc:	2303      	movs	r3, #3
 80039be:	e035      	b.n	8003a2c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	691b      	ldr	r3, [r3, #16]
 80039c4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80039c8:	d108      	bne.n	80039dc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80039ca:	897b      	ldrh	r3, [r7, #10]
 80039cc:	b2db      	uxtb	r3, r3
 80039ce:	461a      	mov	r2, r3
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80039d8:	611a      	str	r2, [r3, #16]
 80039da:	e01b      	b.n	8003a14 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80039dc:	897b      	ldrh	r3, [r7, #10]
 80039de:	11db      	asrs	r3, r3, #7
 80039e0:	b2db      	uxtb	r3, r3
 80039e2:	f003 0306 	and.w	r3, r3, #6
 80039e6:	b2db      	uxtb	r3, r3
 80039e8:	f063 030f 	orn	r3, r3, #15
 80039ec:	b2da      	uxtb	r2, r3
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	687a      	ldr	r2, [r7, #4]
 80039f8:	490e      	ldr	r1, [pc, #56]	@ (8003a34 <I2C_MasterRequestWrite+0xfc>)
 80039fa:	68f8      	ldr	r0, [r7, #12]
 80039fc:	f000 f898 	bl	8003b30 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a00:	4603      	mov	r3, r0
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d001      	beq.n	8003a0a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	e010      	b.n	8003a2c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003a0a:	897b      	ldrh	r3, [r7, #10]
 8003a0c:	b2da      	uxtb	r2, r3
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	687a      	ldr	r2, [r7, #4]
 8003a18:	4907      	ldr	r1, [pc, #28]	@ (8003a38 <I2C_MasterRequestWrite+0x100>)
 8003a1a:	68f8      	ldr	r0, [r7, #12]
 8003a1c:	f000 f888 	bl	8003b30 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a20:	4603      	mov	r3, r0
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d001      	beq.n	8003a2a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003a26:	2301      	movs	r3, #1
 8003a28:	e000      	b.n	8003a2c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003a2a:	2300      	movs	r3, #0
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	3718      	adds	r7, #24
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd80      	pop	{r7, pc}
 8003a34:	00010008 	.word	0x00010008
 8003a38:	00010002 	.word	0x00010002

08003a3c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b084      	sub	sp, #16
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	60f8      	str	r0, [r7, #12]
 8003a44:	60b9      	str	r1, [r7, #8]
 8003a46:	603b      	str	r3, [r7, #0]
 8003a48:	4613      	mov	r3, r2
 8003a4a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a4c:	e048      	b.n	8003ae0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a54:	d044      	beq.n	8003ae0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a56:	f7fe fc31 	bl	80022bc <HAL_GetTick>
 8003a5a:	4602      	mov	r2, r0
 8003a5c:	69bb      	ldr	r3, [r7, #24]
 8003a5e:	1ad3      	subs	r3, r2, r3
 8003a60:	683a      	ldr	r2, [r7, #0]
 8003a62:	429a      	cmp	r2, r3
 8003a64:	d302      	bcc.n	8003a6c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d139      	bne.n	8003ae0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003a6c:	68bb      	ldr	r3, [r7, #8]
 8003a6e:	0c1b      	lsrs	r3, r3, #16
 8003a70:	b2db      	uxtb	r3, r3
 8003a72:	2b01      	cmp	r3, #1
 8003a74:	d10d      	bne.n	8003a92 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	695b      	ldr	r3, [r3, #20]
 8003a7c:	43da      	mvns	r2, r3
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	4013      	ands	r3, r2
 8003a82:	b29b      	uxth	r3, r3
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	bf0c      	ite	eq
 8003a88:	2301      	moveq	r3, #1
 8003a8a:	2300      	movne	r3, #0
 8003a8c:	b2db      	uxtb	r3, r3
 8003a8e:	461a      	mov	r2, r3
 8003a90:	e00c      	b.n	8003aac <I2C_WaitOnFlagUntilTimeout+0x70>
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	699b      	ldr	r3, [r3, #24]
 8003a98:	43da      	mvns	r2, r3
 8003a9a:	68bb      	ldr	r3, [r7, #8]
 8003a9c:	4013      	ands	r3, r2
 8003a9e:	b29b      	uxth	r3, r3
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	bf0c      	ite	eq
 8003aa4:	2301      	moveq	r3, #1
 8003aa6:	2300      	movne	r3, #0
 8003aa8:	b2db      	uxtb	r3, r3
 8003aaa:	461a      	mov	r2, r3
 8003aac:	79fb      	ldrb	r3, [r7, #7]
 8003aae:	429a      	cmp	r2, r3
 8003ab0:	d116      	bne.n	8003ae0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	2220      	movs	r2, #32
 8003abc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003acc:	f043 0220 	orr.w	r2, r3, #32
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003adc:	2301      	movs	r3, #1
 8003ade:	e023      	b.n	8003b28 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ae0:	68bb      	ldr	r3, [r7, #8]
 8003ae2:	0c1b      	lsrs	r3, r3, #16
 8003ae4:	b2db      	uxtb	r3, r3
 8003ae6:	2b01      	cmp	r3, #1
 8003ae8:	d10d      	bne.n	8003b06 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	695b      	ldr	r3, [r3, #20]
 8003af0:	43da      	mvns	r2, r3
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	4013      	ands	r3, r2
 8003af6:	b29b      	uxth	r3, r3
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	bf0c      	ite	eq
 8003afc:	2301      	moveq	r3, #1
 8003afe:	2300      	movne	r3, #0
 8003b00:	b2db      	uxtb	r3, r3
 8003b02:	461a      	mov	r2, r3
 8003b04:	e00c      	b.n	8003b20 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	699b      	ldr	r3, [r3, #24]
 8003b0c:	43da      	mvns	r2, r3
 8003b0e:	68bb      	ldr	r3, [r7, #8]
 8003b10:	4013      	ands	r3, r2
 8003b12:	b29b      	uxth	r3, r3
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	bf0c      	ite	eq
 8003b18:	2301      	moveq	r3, #1
 8003b1a:	2300      	movne	r3, #0
 8003b1c:	b2db      	uxtb	r3, r3
 8003b1e:	461a      	mov	r2, r3
 8003b20:	79fb      	ldrb	r3, [r7, #7]
 8003b22:	429a      	cmp	r2, r3
 8003b24:	d093      	beq.n	8003a4e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b26:	2300      	movs	r3, #0
}
 8003b28:	4618      	mov	r0, r3
 8003b2a:	3710      	adds	r7, #16
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	bd80      	pop	{r7, pc}

08003b30 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b084      	sub	sp, #16
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	60f8      	str	r0, [r7, #12]
 8003b38:	60b9      	str	r1, [r7, #8]
 8003b3a:	607a      	str	r2, [r7, #4]
 8003b3c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003b3e:	e071      	b.n	8003c24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	695b      	ldr	r3, [r3, #20]
 8003b46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b4e:	d123      	bne.n	8003b98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	681a      	ldr	r2, [r3, #0]
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b5e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003b68:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	2220      	movs	r2, #32
 8003b74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b84:	f043 0204 	orr.w	r2, r3, #4
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003b94:	2301      	movs	r3, #1
 8003b96:	e067      	b.n	8003c68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b9e:	d041      	beq.n	8003c24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ba0:	f7fe fb8c 	bl	80022bc <HAL_GetTick>
 8003ba4:	4602      	mov	r2, r0
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	1ad3      	subs	r3, r2, r3
 8003baa:	687a      	ldr	r2, [r7, #4]
 8003bac:	429a      	cmp	r2, r3
 8003bae:	d302      	bcc.n	8003bb6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d136      	bne.n	8003c24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	0c1b      	lsrs	r3, r3, #16
 8003bba:	b2db      	uxtb	r3, r3
 8003bbc:	2b01      	cmp	r3, #1
 8003bbe:	d10c      	bne.n	8003bda <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	695b      	ldr	r3, [r3, #20]
 8003bc6:	43da      	mvns	r2, r3
 8003bc8:	68bb      	ldr	r3, [r7, #8]
 8003bca:	4013      	ands	r3, r2
 8003bcc:	b29b      	uxth	r3, r3
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	bf14      	ite	ne
 8003bd2:	2301      	movne	r3, #1
 8003bd4:	2300      	moveq	r3, #0
 8003bd6:	b2db      	uxtb	r3, r3
 8003bd8:	e00b      	b.n	8003bf2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	699b      	ldr	r3, [r3, #24]
 8003be0:	43da      	mvns	r2, r3
 8003be2:	68bb      	ldr	r3, [r7, #8]
 8003be4:	4013      	ands	r3, r2
 8003be6:	b29b      	uxth	r3, r3
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	bf14      	ite	ne
 8003bec:	2301      	movne	r3, #1
 8003bee:	2300      	moveq	r3, #0
 8003bf0:	b2db      	uxtb	r3, r3
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d016      	beq.n	8003c24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	2220      	movs	r2, #32
 8003c00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	2200      	movs	r2, #0
 8003c08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c10:	f043 0220 	orr.w	r2, r3, #32
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003c20:	2301      	movs	r3, #1
 8003c22:	e021      	b.n	8003c68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c24:	68bb      	ldr	r3, [r7, #8]
 8003c26:	0c1b      	lsrs	r3, r3, #16
 8003c28:	b2db      	uxtb	r3, r3
 8003c2a:	2b01      	cmp	r3, #1
 8003c2c:	d10c      	bne.n	8003c48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	695b      	ldr	r3, [r3, #20]
 8003c34:	43da      	mvns	r2, r3
 8003c36:	68bb      	ldr	r3, [r7, #8]
 8003c38:	4013      	ands	r3, r2
 8003c3a:	b29b      	uxth	r3, r3
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	bf14      	ite	ne
 8003c40:	2301      	movne	r3, #1
 8003c42:	2300      	moveq	r3, #0
 8003c44:	b2db      	uxtb	r3, r3
 8003c46:	e00b      	b.n	8003c60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	699b      	ldr	r3, [r3, #24]
 8003c4e:	43da      	mvns	r2, r3
 8003c50:	68bb      	ldr	r3, [r7, #8]
 8003c52:	4013      	ands	r3, r2
 8003c54:	b29b      	uxth	r3, r3
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	bf14      	ite	ne
 8003c5a:	2301      	movne	r3, #1
 8003c5c:	2300      	moveq	r3, #0
 8003c5e:	b2db      	uxtb	r3, r3
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	f47f af6d 	bne.w	8003b40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003c66:	2300      	movs	r3, #0
}
 8003c68:	4618      	mov	r0, r3
 8003c6a:	3710      	adds	r7, #16
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bd80      	pop	{r7, pc}

08003c70 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b084      	sub	sp, #16
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	60f8      	str	r0, [r7, #12]
 8003c78:	60b9      	str	r1, [r7, #8]
 8003c7a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003c7c:	e034      	b.n	8003ce8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003c7e:	68f8      	ldr	r0, [r7, #12]
 8003c80:	f000 f886 	bl	8003d90 <I2C_IsAcknowledgeFailed>
 8003c84:	4603      	mov	r3, r0
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d001      	beq.n	8003c8e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e034      	b.n	8003cf8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c8e:	68bb      	ldr	r3, [r7, #8]
 8003c90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c94:	d028      	beq.n	8003ce8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c96:	f7fe fb11 	bl	80022bc <HAL_GetTick>
 8003c9a:	4602      	mov	r2, r0
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	1ad3      	subs	r3, r2, r3
 8003ca0:	68ba      	ldr	r2, [r7, #8]
 8003ca2:	429a      	cmp	r2, r3
 8003ca4:	d302      	bcc.n	8003cac <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003ca6:	68bb      	ldr	r3, [r7, #8]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d11d      	bne.n	8003ce8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	695b      	ldr	r3, [r3, #20]
 8003cb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cb6:	2b80      	cmp	r3, #128	@ 0x80
 8003cb8:	d016      	beq.n	8003ce8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	2220      	movs	r2, #32
 8003cc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	2200      	movs	r2, #0
 8003ccc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cd4:	f043 0220 	orr.w	r2, r3, #32
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	2200      	movs	r2, #0
 8003ce0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	e007      	b.n	8003cf8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	695b      	ldr	r3, [r3, #20]
 8003cee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cf2:	2b80      	cmp	r3, #128	@ 0x80
 8003cf4:	d1c3      	bne.n	8003c7e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003cf6:	2300      	movs	r3, #0
}
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	3710      	adds	r7, #16
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	bd80      	pop	{r7, pc}

08003d00 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b084      	sub	sp, #16
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	60f8      	str	r0, [r7, #12]
 8003d08:	60b9      	str	r1, [r7, #8]
 8003d0a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003d0c:	e034      	b.n	8003d78 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003d0e:	68f8      	ldr	r0, [r7, #12]
 8003d10:	f000 f83e 	bl	8003d90 <I2C_IsAcknowledgeFailed>
 8003d14:	4603      	mov	r3, r0
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d001      	beq.n	8003d1e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	e034      	b.n	8003d88 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d1e:	68bb      	ldr	r3, [r7, #8]
 8003d20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d24:	d028      	beq.n	8003d78 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d26:	f7fe fac9 	bl	80022bc <HAL_GetTick>
 8003d2a:	4602      	mov	r2, r0
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	1ad3      	subs	r3, r2, r3
 8003d30:	68ba      	ldr	r2, [r7, #8]
 8003d32:	429a      	cmp	r2, r3
 8003d34:	d302      	bcc.n	8003d3c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003d36:	68bb      	ldr	r3, [r7, #8]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d11d      	bne.n	8003d78 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	695b      	ldr	r3, [r3, #20]
 8003d42:	f003 0304 	and.w	r3, r3, #4
 8003d46:	2b04      	cmp	r3, #4
 8003d48:	d016      	beq.n	8003d78 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	2220      	movs	r2, #32
 8003d54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d64:	f043 0220 	orr.w	r2, r3, #32
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	2200      	movs	r2, #0
 8003d70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003d74:	2301      	movs	r3, #1
 8003d76:	e007      	b.n	8003d88 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	695b      	ldr	r3, [r3, #20]
 8003d7e:	f003 0304 	and.w	r3, r3, #4
 8003d82:	2b04      	cmp	r3, #4
 8003d84:	d1c3      	bne.n	8003d0e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003d86:	2300      	movs	r3, #0
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	3710      	adds	r7, #16
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}

08003d90 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003d90:	b480      	push	{r7}
 8003d92:	b083      	sub	sp, #12
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	695b      	ldr	r3, [r3, #20]
 8003d9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003da2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003da6:	d11b      	bne.n	8003de0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003db0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2200      	movs	r2, #0
 8003db6:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2220      	movs	r2, #32
 8003dbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dcc:	f043 0204 	orr.w	r2, r3, #4
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	e000      	b.n	8003de2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003de0:	2300      	movs	r3, #0
}
 8003de2:	4618      	mov	r0, r3
 8003de4:	370c      	adds	r7, #12
 8003de6:	46bd      	mov	sp, r7
 8003de8:	bc80      	pop	{r7}
 8003dea:	4770      	bx	lr

08003dec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b086      	sub	sp, #24
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d101      	bne.n	8003dfe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	e272      	b.n	80042e4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f003 0301 	and.w	r3, r3, #1
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	f000 8087 	beq.w	8003f1a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003e0c:	4b92      	ldr	r3, [pc, #584]	@ (8004058 <HAL_RCC_OscConfig+0x26c>)
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	f003 030c 	and.w	r3, r3, #12
 8003e14:	2b04      	cmp	r3, #4
 8003e16:	d00c      	beq.n	8003e32 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003e18:	4b8f      	ldr	r3, [pc, #572]	@ (8004058 <HAL_RCC_OscConfig+0x26c>)
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	f003 030c 	and.w	r3, r3, #12
 8003e20:	2b08      	cmp	r3, #8
 8003e22:	d112      	bne.n	8003e4a <HAL_RCC_OscConfig+0x5e>
 8003e24:	4b8c      	ldr	r3, [pc, #560]	@ (8004058 <HAL_RCC_OscConfig+0x26c>)
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e30:	d10b      	bne.n	8003e4a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e32:	4b89      	ldr	r3, [pc, #548]	@ (8004058 <HAL_RCC_OscConfig+0x26c>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d06c      	beq.n	8003f18 <HAL_RCC_OscConfig+0x12c>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d168      	bne.n	8003f18 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003e46:	2301      	movs	r3, #1
 8003e48:	e24c      	b.n	80042e4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	685b      	ldr	r3, [r3, #4]
 8003e4e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e52:	d106      	bne.n	8003e62 <HAL_RCC_OscConfig+0x76>
 8003e54:	4b80      	ldr	r3, [pc, #512]	@ (8004058 <HAL_RCC_OscConfig+0x26c>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4a7f      	ldr	r2, [pc, #508]	@ (8004058 <HAL_RCC_OscConfig+0x26c>)
 8003e5a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e5e:	6013      	str	r3, [r2, #0]
 8003e60:	e02e      	b.n	8003ec0 <HAL_RCC_OscConfig+0xd4>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d10c      	bne.n	8003e84 <HAL_RCC_OscConfig+0x98>
 8003e6a:	4b7b      	ldr	r3, [pc, #492]	@ (8004058 <HAL_RCC_OscConfig+0x26c>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a7a      	ldr	r2, [pc, #488]	@ (8004058 <HAL_RCC_OscConfig+0x26c>)
 8003e70:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e74:	6013      	str	r3, [r2, #0]
 8003e76:	4b78      	ldr	r3, [pc, #480]	@ (8004058 <HAL_RCC_OscConfig+0x26c>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	4a77      	ldr	r2, [pc, #476]	@ (8004058 <HAL_RCC_OscConfig+0x26c>)
 8003e7c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e80:	6013      	str	r3, [r2, #0]
 8003e82:	e01d      	b.n	8003ec0 <HAL_RCC_OscConfig+0xd4>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	685b      	ldr	r3, [r3, #4]
 8003e88:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003e8c:	d10c      	bne.n	8003ea8 <HAL_RCC_OscConfig+0xbc>
 8003e8e:	4b72      	ldr	r3, [pc, #456]	@ (8004058 <HAL_RCC_OscConfig+0x26c>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a71      	ldr	r2, [pc, #452]	@ (8004058 <HAL_RCC_OscConfig+0x26c>)
 8003e94:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003e98:	6013      	str	r3, [r2, #0]
 8003e9a:	4b6f      	ldr	r3, [pc, #444]	@ (8004058 <HAL_RCC_OscConfig+0x26c>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4a6e      	ldr	r2, [pc, #440]	@ (8004058 <HAL_RCC_OscConfig+0x26c>)
 8003ea0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ea4:	6013      	str	r3, [r2, #0]
 8003ea6:	e00b      	b.n	8003ec0 <HAL_RCC_OscConfig+0xd4>
 8003ea8:	4b6b      	ldr	r3, [pc, #428]	@ (8004058 <HAL_RCC_OscConfig+0x26c>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4a6a      	ldr	r2, [pc, #424]	@ (8004058 <HAL_RCC_OscConfig+0x26c>)
 8003eae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003eb2:	6013      	str	r3, [r2, #0]
 8003eb4:	4b68      	ldr	r3, [pc, #416]	@ (8004058 <HAL_RCC_OscConfig+0x26c>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4a67      	ldr	r2, [pc, #412]	@ (8004058 <HAL_RCC_OscConfig+0x26c>)
 8003eba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ebe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d013      	beq.n	8003ef0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ec8:	f7fe f9f8 	bl	80022bc <HAL_GetTick>
 8003ecc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ece:	e008      	b.n	8003ee2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ed0:	f7fe f9f4 	bl	80022bc <HAL_GetTick>
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	693b      	ldr	r3, [r7, #16]
 8003ed8:	1ad3      	subs	r3, r2, r3
 8003eda:	2b64      	cmp	r3, #100	@ 0x64
 8003edc:	d901      	bls.n	8003ee2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003ede:	2303      	movs	r3, #3
 8003ee0:	e200      	b.n	80042e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ee2:	4b5d      	ldr	r3, [pc, #372]	@ (8004058 <HAL_RCC_OscConfig+0x26c>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d0f0      	beq.n	8003ed0 <HAL_RCC_OscConfig+0xe4>
 8003eee:	e014      	b.n	8003f1a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ef0:	f7fe f9e4 	bl	80022bc <HAL_GetTick>
 8003ef4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ef6:	e008      	b.n	8003f0a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ef8:	f7fe f9e0 	bl	80022bc <HAL_GetTick>
 8003efc:	4602      	mov	r2, r0
 8003efe:	693b      	ldr	r3, [r7, #16]
 8003f00:	1ad3      	subs	r3, r2, r3
 8003f02:	2b64      	cmp	r3, #100	@ 0x64
 8003f04:	d901      	bls.n	8003f0a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003f06:	2303      	movs	r3, #3
 8003f08:	e1ec      	b.n	80042e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f0a:	4b53      	ldr	r3, [pc, #332]	@ (8004058 <HAL_RCC_OscConfig+0x26c>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d1f0      	bne.n	8003ef8 <HAL_RCC_OscConfig+0x10c>
 8003f16:	e000      	b.n	8003f1a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f003 0302 	and.w	r3, r3, #2
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d063      	beq.n	8003fee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003f26:	4b4c      	ldr	r3, [pc, #304]	@ (8004058 <HAL_RCC_OscConfig+0x26c>)
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	f003 030c 	and.w	r3, r3, #12
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d00b      	beq.n	8003f4a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003f32:	4b49      	ldr	r3, [pc, #292]	@ (8004058 <HAL_RCC_OscConfig+0x26c>)
 8003f34:	685b      	ldr	r3, [r3, #4]
 8003f36:	f003 030c 	and.w	r3, r3, #12
 8003f3a:	2b08      	cmp	r3, #8
 8003f3c:	d11c      	bne.n	8003f78 <HAL_RCC_OscConfig+0x18c>
 8003f3e:	4b46      	ldr	r3, [pc, #280]	@ (8004058 <HAL_RCC_OscConfig+0x26c>)
 8003f40:	685b      	ldr	r3, [r3, #4]
 8003f42:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d116      	bne.n	8003f78 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f4a:	4b43      	ldr	r3, [pc, #268]	@ (8004058 <HAL_RCC_OscConfig+0x26c>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f003 0302 	and.w	r3, r3, #2
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d005      	beq.n	8003f62 <HAL_RCC_OscConfig+0x176>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	691b      	ldr	r3, [r3, #16]
 8003f5a:	2b01      	cmp	r3, #1
 8003f5c:	d001      	beq.n	8003f62 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	e1c0      	b.n	80042e4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f62:	4b3d      	ldr	r3, [pc, #244]	@ (8004058 <HAL_RCC_OscConfig+0x26c>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	695b      	ldr	r3, [r3, #20]
 8003f6e:	00db      	lsls	r3, r3, #3
 8003f70:	4939      	ldr	r1, [pc, #228]	@ (8004058 <HAL_RCC_OscConfig+0x26c>)
 8003f72:	4313      	orrs	r3, r2
 8003f74:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f76:	e03a      	b.n	8003fee <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	691b      	ldr	r3, [r3, #16]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d020      	beq.n	8003fc2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f80:	4b36      	ldr	r3, [pc, #216]	@ (800405c <HAL_RCC_OscConfig+0x270>)
 8003f82:	2201      	movs	r2, #1
 8003f84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f86:	f7fe f999 	bl	80022bc <HAL_GetTick>
 8003f8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f8c:	e008      	b.n	8003fa0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f8e:	f7fe f995 	bl	80022bc <HAL_GetTick>
 8003f92:	4602      	mov	r2, r0
 8003f94:	693b      	ldr	r3, [r7, #16]
 8003f96:	1ad3      	subs	r3, r2, r3
 8003f98:	2b02      	cmp	r3, #2
 8003f9a:	d901      	bls.n	8003fa0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003f9c:	2303      	movs	r3, #3
 8003f9e:	e1a1      	b.n	80042e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fa0:	4b2d      	ldr	r3, [pc, #180]	@ (8004058 <HAL_RCC_OscConfig+0x26c>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f003 0302 	and.w	r3, r3, #2
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d0f0      	beq.n	8003f8e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fac:	4b2a      	ldr	r3, [pc, #168]	@ (8004058 <HAL_RCC_OscConfig+0x26c>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	695b      	ldr	r3, [r3, #20]
 8003fb8:	00db      	lsls	r3, r3, #3
 8003fba:	4927      	ldr	r1, [pc, #156]	@ (8004058 <HAL_RCC_OscConfig+0x26c>)
 8003fbc:	4313      	orrs	r3, r2
 8003fbe:	600b      	str	r3, [r1, #0]
 8003fc0:	e015      	b.n	8003fee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003fc2:	4b26      	ldr	r3, [pc, #152]	@ (800405c <HAL_RCC_OscConfig+0x270>)
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fc8:	f7fe f978 	bl	80022bc <HAL_GetTick>
 8003fcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fce:	e008      	b.n	8003fe2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fd0:	f7fe f974 	bl	80022bc <HAL_GetTick>
 8003fd4:	4602      	mov	r2, r0
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	1ad3      	subs	r3, r2, r3
 8003fda:	2b02      	cmp	r3, #2
 8003fdc:	d901      	bls.n	8003fe2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003fde:	2303      	movs	r3, #3
 8003fe0:	e180      	b.n	80042e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fe2:	4b1d      	ldr	r3, [pc, #116]	@ (8004058 <HAL_RCC_OscConfig+0x26c>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f003 0302 	and.w	r3, r3, #2
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d1f0      	bne.n	8003fd0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f003 0308 	and.w	r3, r3, #8
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d03a      	beq.n	8004070 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	699b      	ldr	r3, [r3, #24]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d019      	beq.n	8004036 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004002:	4b17      	ldr	r3, [pc, #92]	@ (8004060 <HAL_RCC_OscConfig+0x274>)
 8004004:	2201      	movs	r2, #1
 8004006:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004008:	f7fe f958 	bl	80022bc <HAL_GetTick>
 800400c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800400e:	e008      	b.n	8004022 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004010:	f7fe f954 	bl	80022bc <HAL_GetTick>
 8004014:	4602      	mov	r2, r0
 8004016:	693b      	ldr	r3, [r7, #16]
 8004018:	1ad3      	subs	r3, r2, r3
 800401a:	2b02      	cmp	r3, #2
 800401c:	d901      	bls.n	8004022 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800401e:	2303      	movs	r3, #3
 8004020:	e160      	b.n	80042e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004022:	4b0d      	ldr	r3, [pc, #52]	@ (8004058 <HAL_RCC_OscConfig+0x26c>)
 8004024:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004026:	f003 0302 	and.w	r3, r3, #2
 800402a:	2b00      	cmp	r3, #0
 800402c:	d0f0      	beq.n	8004010 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800402e:	2001      	movs	r0, #1
 8004030:	f000 face 	bl	80045d0 <RCC_Delay>
 8004034:	e01c      	b.n	8004070 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004036:	4b0a      	ldr	r3, [pc, #40]	@ (8004060 <HAL_RCC_OscConfig+0x274>)
 8004038:	2200      	movs	r2, #0
 800403a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800403c:	f7fe f93e 	bl	80022bc <HAL_GetTick>
 8004040:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004042:	e00f      	b.n	8004064 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004044:	f7fe f93a 	bl	80022bc <HAL_GetTick>
 8004048:	4602      	mov	r2, r0
 800404a:	693b      	ldr	r3, [r7, #16]
 800404c:	1ad3      	subs	r3, r2, r3
 800404e:	2b02      	cmp	r3, #2
 8004050:	d908      	bls.n	8004064 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004052:	2303      	movs	r3, #3
 8004054:	e146      	b.n	80042e4 <HAL_RCC_OscConfig+0x4f8>
 8004056:	bf00      	nop
 8004058:	40021000 	.word	0x40021000
 800405c:	42420000 	.word	0x42420000
 8004060:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004064:	4b92      	ldr	r3, [pc, #584]	@ (80042b0 <HAL_RCC_OscConfig+0x4c4>)
 8004066:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004068:	f003 0302 	and.w	r3, r3, #2
 800406c:	2b00      	cmp	r3, #0
 800406e:	d1e9      	bne.n	8004044 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f003 0304 	and.w	r3, r3, #4
 8004078:	2b00      	cmp	r3, #0
 800407a:	f000 80a6 	beq.w	80041ca <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800407e:	2300      	movs	r3, #0
 8004080:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004082:	4b8b      	ldr	r3, [pc, #556]	@ (80042b0 <HAL_RCC_OscConfig+0x4c4>)
 8004084:	69db      	ldr	r3, [r3, #28]
 8004086:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800408a:	2b00      	cmp	r3, #0
 800408c:	d10d      	bne.n	80040aa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800408e:	4b88      	ldr	r3, [pc, #544]	@ (80042b0 <HAL_RCC_OscConfig+0x4c4>)
 8004090:	69db      	ldr	r3, [r3, #28]
 8004092:	4a87      	ldr	r2, [pc, #540]	@ (80042b0 <HAL_RCC_OscConfig+0x4c4>)
 8004094:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004098:	61d3      	str	r3, [r2, #28]
 800409a:	4b85      	ldr	r3, [pc, #532]	@ (80042b0 <HAL_RCC_OscConfig+0x4c4>)
 800409c:	69db      	ldr	r3, [r3, #28]
 800409e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040a2:	60bb      	str	r3, [r7, #8]
 80040a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80040a6:	2301      	movs	r3, #1
 80040a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040aa:	4b82      	ldr	r3, [pc, #520]	@ (80042b4 <HAL_RCC_OscConfig+0x4c8>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d118      	bne.n	80040e8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80040b6:	4b7f      	ldr	r3, [pc, #508]	@ (80042b4 <HAL_RCC_OscConfig+0x4c8>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4a7e      	ldr	r2, [pc, #504]	@ (80042b4 <HAL_RCC_OscConfig+0x4c8>)
 80040bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80040c2:	f7fe f8fb 	bl	80022bc <HAL_GetTick>
 80040c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040c8:	e008      	b.n	80040dc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040ca:	f7fe f8f7 	bl	80022bc <HAL_GetTick>
 80040ce:	4602      	mov	r2, r0
 80040d0:	693b      	ldr	r3, [r7, #16]
 80040d2:	1ad3      	subs	r3, r2, r3
 80040d4:	2b64      	cmp	r3, #100	@ 0x64
 80040d6:	d901      	bls.n	80040dc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80040d8:	2303      	movs	r3, #3
 80040da:	e103      	b.n	80042e4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040dc:	4b75      	ldr	r3, [pc, #468]	@ (80042b4 <HAL_RCC_OscConfig+0x4c8>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d0f0      	beq.n	80040ca <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	68db      	ldr	r3, [r3, #12]
 80040ec:	2b01      	cmp	r3, #1
 80040ee:	d106      	bne.n	80040fe <HAL_RCC_OscConfig+0x312>
 80040f0:	4b6f      	ldr	r3, [pc, #444]	@ (80042b0 <HAL_RCC_OscConfig+0x4c4>)
 80040f2:	6a1b      	ldr	r3, [r3, #32]
 80040f4:	4a6e      	ldr	r2, [pc, #440]	@ (80042b0 <HAL_RCC_OscConfig+0x4c4>)
 80040f6:	f043 0301 	orr.w	r3, r3, #1
 80040fa:	6213      	str	r3, [r2, #32]
 80040fc:	e02d      	b.n	800415a <HAL_RCC_OscConfig+0x36e>
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	68db      	ldr	r3, [r3, #12]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d10c      	bne.n	8004120 <HAL_RCC_OscConfig+0x334>
 8004106:	4b6a      	ldr	r3, [pc, #424]	@ (80042b0 <HAL_RCC_OscConfig+0x4c4>)
 8004108:	6a1b      	ldr	r3, [r3, #32]
 800410a:	4a69      	ldr	r2, [pc, #420]	@ (80042b0 <HAL_RCC_OscConfig+0x4c4>)
 800410c:	f023 0301 	bic.w	r3, r3, #1
 8004110:	6213      	str	r3, [r2, #32]
 8004112:	4b67      	ldr	r3, [pc, #412]	@ (80042b0 <HAL_RCC_OscConfig+0x4c4>)
 8004114:	6a1b      	ldr	r3, [r3, #32]
 8004116:	4a66      	ldr	r2, [pc, #408]	@ (80042b0 <HAL_RCC_OscConfig+0x4c4>)
 8004118:	f023 0304 	bic.w	r3, r3, #4
 800411c:	6213      	str	r3, [r2, #32]
 800411e:	e01c      	b.n	800415a <HAL_RCC_OscConfig+0x36e>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	68db      	ldr	r3, [r3, #12]
 8004124:	2b05      	cmp	r3, #5
 8004126:	d10c      	bne.n	8004142 <HAL_RCC_OscConfig+0x356>
 8004128:	4b61      	ldr	r3, [pc, #388]	@ (80042b0 <HAL_RCC_OscConfig+0x4c4>)
 800412a:	6a1b      	ldr	r3, [r3, #32]
 800412c:	4a60      	ldr	r2, [pc, #384]	@ (80042b0 <HAL_RCC_OscConfig+0x4c4>)
 800412e:	f043 0304 	orr.w	r3, r3, #4
 8004132:	6213      	str	r3, [r2, #32]
 8004134:	4b5e      	ldr	r3, [pc, #376]	@ (80042b0 <HAL_RCC_OscConfig+0x4c4>)
 8004136:	6a1b      	ldr	r3, [r3, #32]
 8004138:	4a5d      	ldr	r2, [pc, #372]	@ (80042b0 <HAL_RCC_OscConfig+0x4c4>)
 800413a:	f043 0301 	orr.w	r3, r3, #1
 800413e:	6213      	str	r3, [r2, #32]
 8004140:	e00b      	b.n	800415a <HAL_RCC_OscConfig+0x36e>
 8004142:	4b5b      	ldr	r3, [pc, #364]	@ (80042b0 <HAL_RCC_OscConfig+0x4c4>)
 8004144:	6a1b      	ldr	r3, [r3, #32]
 8004146:	4a5a      	ldr	r2, [pc, #360]	@ (80042b0 <HAL_RCC_OscConfig+0x4c4>)
 8004148:	f023 0301 	bic.w	r3, r3, #1
 800414c:	6213      	str	r3, [r2, #32]
 800414e:	4b58      	ldr	r3, [pc, #352]	@ (80042b0 <HAL_RCC_OscConfig+0x4c4>)
 8004150:	6a1b      	ldr	r3, [r3, #32]
 8004152:	4a57      	ldr	r2, [pc, #348]	@ (80042b0 <HAL_RCC_OscConfig+0x4c4>)
 8004154:	f023 0304 	bic.w	r3, r3, #4
 8004158:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	68db      	ldr	r3, [r3, #12]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d015      	beq.n	800418e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004162:	f7fe f8ab 	bl	80022bc <HAL_GetTick>
 8004166:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004168:	e00a      	b.n	8004180 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800416a:	f7fe f8a7 	bl	80022bc <HAL_GetTick>
 800416e:	4602      	mov	r2, r0
 8004170:	693b      	ldr	r3, [r7, #16]
 8004172:	1ad3      	subs	r3, r2, r3
 8004174:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004178:	4293      	cmp	r3, r2
 800417a:	d901      	bls.n	8004180 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800417c:	2303      	movs	r3, #3
 800417e:	e0b1      	b.n	80042e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004180:	4b4b      	ldr	r3, [pc, #300]	@ (80042b0 <HAL_RCC_OscConfig+0x4c4>)
 8004182:	6a1b      	ldr	r3, [r3, #32]
 8004184:	f003 0302 	and.w	r3, r3, #2
 8004188:	2b00      	cmp	r3, #0
 800418a:	d0ee      	beq.n	800416a <HAL_RCC_OscConfig+0x37e>
 800418c:	e014      	b.n	80041b8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800418e:	f7fe f895 	bl	80022bc <HAL_GetTick>
 8004192:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004194:	e00a      	b.n	80041ac <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004196:	f7fe f891 	bl	80022bc <HAL_GetTick>
 800419a:	4602      	mov	r2, r0
 800419c:	693b      	ldr	r3, [r7, #16]
 800419e:	1ad3      	subs	r3, r2, r3
 80041a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d901      	bls.n	80041ac <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80041a8:	2303      	movs	r3, #3
 80041aa:	e09b      	b.n	80042e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041ac:	4b40      	ldr	r3, [pc, #256]	@ (80042b0 <HAL_RCC_OscConfig+0x4c4>)
 80041ae:	6a1b      	ldr	r3, [r3, #32]
 80041b0:	f003 0302 	and.w	r3, r3, #2
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d1ee      	bne.n	8004196 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80041b8:	7dfb      	ldrb	r3, [r7, #23]
 80041ba:	2b01      	cmp	r3, #1
 80041bc:	d105      	bne.n	80041ca <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041be:	4b3c      	ldr	r3, [pc, #240]	@ (80042b0 <HAL_RCC_OscConfig+0x4c4>)
 80041c0:	69db      	ldr	r3, [r3, #28]
 80041c2:	4a3b      	ldr	r2, [pc, #236]	@ (80042b0 <HAL_RCC_OscConfig+0x4c4>)
 80041c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80041c8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	69db      	ldr	r3, [r3, #28]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	f000 8087 	beq.w	80042e2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80041d4:	4b36      	ldr	r3, [pc, #216]	@ (80042b0 <HAL_RCC_OscConfig+0x4c4>)
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	f003 030c 	and.w	r3, r3, #12
 80041dc:	2b08      	cmp	r3, #8
 80041de:	d061      	beq.n	80042a4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	69db      	ldr	r3, [r3, #28]
 80041e4:	2b02      	cmp	r3, #2
 80041e6:	d146      	bne.n	8004276 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041e8:	4b33      	ldr	r3, [pc, #204]	@ (80042b8 <HAL_RCC_OscConfig+0x4cc>)
 80041ea:	2200      	movs	r2, #0
 80041ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041ee:	f7fe f865 	bl	80022bc <HAL_GetTick>
 80041f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041f4:	e008      	b.n	8004208 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041f6:	f7fe f861 	bl	80022bc <HAL_GetTick>
 80041fa:	4602      	mov	r2, r0
 80041fc:	693b      	ldr	r3, [r7, #16]
 80041fe:	1ad3      	subs	r3, r2, r3
 8004200:	2b02      	cmp	r3, #2
 8004202:	d901      	bls.n	8004208 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004204:	2303      	movs	r3, #3
 8004206:	e06d      	b.n	80042e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004208:	4b29      	ldr	r3, [pc, #164]	@ (80042b0 <HAL_RCC_OscConfig+0x4c4>)
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004210:	2b00      	cmp	r3, #0
 8004212:	d1f0      	bne.n	80041f6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6a1b      	ldr	r3, [r3, #32]
 8004218:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800421c:	d108      	bne.n	8004230 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800421e:	4b24      	ldr	r3, [pc, #144]	@ (80042b0 <HAL_RCC_OscConfig+0x4c4>)
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	689b      	ldr	r3, [r3, #8]
 800422a:	4921      	ldr	r1, [pc, #132]	@ (80042b0 <HAL_RCC_OscConfig+0x4c4>)
 800422c:	4313      	orrs	r3, r2
 800422e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004230:	4b1f      	ldr	r3, [pc, #124]	@ (80042b0 <HAL_RCC_OscConfig+0x4c4>)
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6a19      	ldr	r1, [r3, #32]
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004240:	430b      	orrs	r3, r1
 8004242:	491b      	ldr	r1, [pc, #108]	@ (80042b0 <HAL_RCC_OscConfig+0x4c4>)
 8004244:	4313      	orrs	r3, r2
 8004246:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004248:	4b1b      	ldr	r3, [pc, #108]	@ (80042b8 <HAL_RCC_OscConfig+0x4cc>)
 800424a:	2201      	movs	r2, #1
 800424c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800424e:	f7fe f835 	bl	80022bc <HAL_GetTick>
 8004252:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004254:	e008      	b.n	8004268 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004256:	f7fe f831 	bl	80022bc <HAL_GetTick>
 800425a:	4602      	mov	r2, r0
 800425c:	693b      	ldr	r3, [r7, #16]
 800425e:	1ad3      	subs	r3, r2, r3
 8004260:	2b02      	cmp	r3, #2
 8004262:	d901      	bls.n	8004268 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004264:	2303      	movs	r3, #3
 8004266:	e03d      	b.n	80042e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004268:	4b11      	ldr	r3, [pc, #68]	@ (80042b0 <HAL_RCC_OscConfig+0x4c4>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004270:	2b00      	cmp	r3, #0
 8004272:	d0f0      	beq.n	8004256 <HAL_RCC_OscConfig+0x46a>
 8004274:	e035      	b.n	80042e2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004276:	4b10      	ldr	r3, [pc, #64]	@ (80042b8 <HAL_RCC_OscConfig+0x4cc>)
 8004278:	2200      	movs	r2, #0
 800427a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800427c:	f7fe f81e 	bl	80022bc <HAL_GetTick>
 8004280:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004282:	e008      	b.n	8004296 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004284:	f7fe f81a 	bl	80022bc <HAL_GetTick>
 8004288:	4602      	mov	r2, r0
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	1ad3      	subs	r3, r2, r3
 800428e:	2b02      	cmp	r3, #2
 8004290:	d901      	bls.n	8004296 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004292:	2303      	movs	r3, #3
 8004294:	e026      	b.n	80042e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004296:	4b06      	ldr	r3, [pc, #24]	@ (80042b0 <HAL_RCC_OscConfig+0x4c4>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d1f0      	bne.n	8004284 <HAL_RCC_OscConfig+0x498>
 80042a2:	e01e      	b.n	80042e2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	69db      	ldr	r3, [r3, #28]
 80042a8:	2b01      	cmp	r3, #1
 80042aa:	d107      	bne.n	80042bc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80042ac:	2301      	movs	r3, #1
 80042ae:	e019      	b.n	80042e4 <HAL_RCC_OscConfig+0x4f8>
 80042b0:	40021000 	.word	0x40021000
 80042b4:	40007000 	.word	0x40007000
 80042b8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80042bc:	4b0b      	ldr	r3, [pc, #44]	@ (80042ec <HAL_RCC_OscConfig+0x500>)
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6a1b      	ldr	r3, [r3, #32]
 80042cc:	429a      	cmp	r2, r3
 80042ce:	d106      	bne.n	80042de <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042da:	429a      	cmp	r2, r3
 80042dc:	d001      	beq.n	80042e2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80042de:	2301      	movs	r3, #1
 80042e0:	e000      	b.n	80042e4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80042e2:	2300      	movs	r3, #0
}
 80042e4:	4618      	mov	r0, r3
 80042e6:	3718      	adds	r7, #24
 80042e8:	46bd      	mov	sp, r7
 80042ea:	bd80      	pop	{r7, pc}
 80042ec:	40021000 	.word	0x40021000

080042f0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b084      	sub	sp, #16
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
 80042f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d101      	bne.n	8004304 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004300:	2301      	movs	r3, #1
 8004302:	e0d0      	b.n	80044a6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004304:	4b6a      	ldr	r3, [pc, #424]	@ (80044b0 <HAL_RCC_ClockConfig+0x1c0>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f003 0307 	and.w	r3, r3, #7
 800430c:	683a      	ldr	r2, [r7, #0]
 800430e:	429a      	cmp	r2, r3
 8004310:	d910      	bls.n	8004334 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004312:	4b67      	ldr	r3, [pc, #412]	@ (80044b0 <HAL_RCC_ClockConfig+0x1c0>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f023 0207 	bic.w	r2, r3, #7
 800431a:	4965      	ldr	r1, [pc, #404]	@ (80044b0 <HAL_RCC_ClockConfig+0x1c0>)
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	4313      	orrs	r3, r2
 8004320:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004322:	4b63      	ldr	r3, [pc, #396]	@ (80044b0 <HAL_RCC_ClockConfig+0x1c0>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f003 0307 	and.w	r3, r3, #7
 800432a:	683a      	ldr	r2, [r7, #0]
 800432c:	429a      	cmp	r2, r3
 800432e:	d001      	beq.n	8004334 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004330:	2301      	movs	r3, #1
 8004332:	e0b8      	b.n	80044a6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f003 0302 	and.w	r3, r3, #2
 800433c:	2b00      	cmp	r3, #0
 800433e:	d020      	beq.n	8004382 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f003 0304 	and.w	r3, r3, #4
 8004348:	2b00      	cmp	r3, #0
 800434a:	d005      	beq.n	8004358 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800434c:	4b59      	ldr	r3, [pc, #356]	@ (80044b4 <HAL_RCC_ClockConfig+0x1c4>)
 800434e:	685b      	ldr	r3, [r3, #4]
 8004350:	4a58      	ldr	r2, [pc, #352]	@ (80044b4 <HAL_RCC_ClockConfig+0x1c4>)
 8004352:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004356:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f003 0308 	and.w	r3, r3, #8
 8004360:	2b00      	cmp	r3, #0
 8004362:	d005      	beq.n	8004370 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004364:	4b53      	ldr	r3, [pc, #332]	@ (80044b4 <HAL_RCC_ClockConfig+0x1c4>)
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	4a52      	ldr	r2, [pc, #328]	@ (80044b4 <HAL_RCC_ClockConfig+0x1c4>)
 800436a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800436e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004370:	4b50      	ldr	r3, [pc, #320]	@ (80044b4 <HAL_RCC_ClockConfig+0x1c4>)
 8004372:	685b      	ldr	r3, [r3, #4]
 8004374:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	689b      	ldr	r3, [r3, #8]
 800437c:	494d      	ldr	r1, [pc, #308]	@ (80044b4 <HAL_RCC_ClockConfig+0x1c4>)
 800437e:	4313      	orrs	r3, r2
 8004380:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f003 0301 	and.w	r3, r3, #1
 800438a:	2b00      	cmp	r3, #0
 800438c:	d040      	beq.n	8004410 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	685b      	ldr	r3, [r3, #4]
 8004392:	2b01      	cmp	r3, #1
 8004394:	d107      	bne.n	80043a6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004396:	4b47      	ldr	r3, [pc, #284]	@ (80044b4 <HAL_RCC_ClockConfig+0x1c4>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d115      	bne.n	80043ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043a2:	2301      	movs	r3, #1
 80043a4:	e07f      	b.n	80044a6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	2b02      	cmp	r3, #2
 80043ac:	d107      	bne.n	80043be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043ae:	4b41      	ldr	r3, [pc, #260]	@ (80044b4 <HAL_RCC_ClockConfig+0x1c4>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d109      	bne.n	80043ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	e073      	b.n	80044a6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043be:	4b3d      	ldr	r3, [pc, #244]	@ (80044b4 <HAL_RCC_ClockConfig+0x1c4>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f003 0302 	and.w	r3, r3, #2
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d101      	bne.n	80043ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043ca:	2301      	movs	r3, #1
 80043cc:	e06b      	b.n	80044a6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80043ce:	4b39      	ldr	r3, [pc, #228]	@ (80044b4 <HAL_RCC_ClockConfig+0x1c4>)
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	f023 0203 	bic.w	r2, r3, #3
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	4936      	ldr	r1, [pc, #216]	@ (80044b4 <HAL_RCC_ClockConfig+0x1c4>)
 80043dc:	4313      	orrs	r3, r2
 80043de:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80043e0:	f7fd ff6c 	bl	80022bc <HAL_GetTick>
 80043e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043e6:	e00a      	b.n	80043fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043e8:	f7fd ff68 	bl	80022bc <HAL_GetTick>
 80043ec:	4602      	mov	r2, r0
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	1ad3      	subs	r3, r2, r3
 80043f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d901      	bls.n	80043fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80043fa:	2303      	movs	r3, #3
 80043fc:	e053      	b.n	80044a6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043fe:	4b2d      	ldr	r3, [pc, #180]	@ (80044b4 <HAL_RCC_ClockConfig+0x1c4>)
 8004400:	685b      	ldr	r3, [r3, #4]
 8004402:	f003 020c 	and.w	r2, r3, #12
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	009b      	lsls	r3, r3, #2
 800440c:	429a      	cmp	r2, r3
 800440e:	d1eb      	bne.n	80043e8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004410:	4b27      	ldr	r3, [pc, #156]	@ (80044b0 <HAL_RCC_ClockConfig+0x1c0>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f003 0307 	and.w	r3, r3, #7
 8004418:	683a      	ldr	r2, [r7, #0]
 800441a:	429a      	cmp	r2, r3
 800441c:	d210      	bcs.n	8004440 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800441e:	4b24      	ldr	r3, [pc, #144]	@ (80044b0 <HAL_RCC_ClockConfig+0x1c0>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f023 0207 	bic.w	r2, r3, #7
 8004426:	4922      	ldr	r1, [pc, #136]	@ (80044b0 <HAL_RCC_ClockConfig+0x1c0>)
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	4313      	orrs	r3, r2
 800442c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800442e:	4b20      	ldr	r3, [pc, #128]	@ (80044b0 <HAL_RCC_ClockConfig+0x1c0>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f003 0307 	and.w	r3, r3, #7
 8004436:	683a      	ldr	r2, [r7, #0]
 8004438:	429a      	cmp	r2, r3
 800443a:	d001      	beq.n	8004440 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800443c:	2301      	movs	r3, #1
 800443e:	e032      	b.n	80044a6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f003 0304 	and.w	r3, r3, #4
 8004448:	2b00      	cmp	r3, #0
 800444a:	d008      	beq.n	800445e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800444c:	4b19      	ldr	r3, [pc, #100]	@ (80044b4 <HAL_RCC_ClockConfig+0x1c4>)
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	68db      	ldr	r3, [r3, #12]
 8004458:	4916      	ldr	r1, [pc, #88]	@ (80044b4 <HAL_RCC_ClockConfig+0x1c4>)
 800445a:	4313      	orrs	r3, r2
 800445c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f003 0308 	and.w	r3, r3, #8
 8004466:	2b00      	cmp	r3, #0
 8004468:	d009      	beq.n	800447e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800446a:	4b12      	ldr	r3, [pc, #72]	@ (80044b4 <HAL_RCC_ClockConfig+0x1c4>)
 800446c:	685b      	ldr	r3, [r3, #4]
 800446e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	691b      	ldr	r3, [r3, #16]
 8004476:	00db      	lsls	r3, r3, #3
 8004478:	490e      	ldr	r1, [pc, #56]	@ (80044b4 <HAL_RCC_ClockConfig+0x1c4>)
 800447a:	4313      	orrs	r3, r2
 800447c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800447e:	f000 f821 	bl	80044c4 <HAL_RCC_GetSysClockFreq>
 8004482:	4602      	mov	r2, r0
 8004484:	4b0b      	ldr	r3, [pc, #44]	@ (80044b4 <HAL_RCC_ClockConfig+0x1c4>)
 8004486:	685b      	ldr	r3, [r3, #4]
 8004488:	091b      	lsrs	r3, r3, #4
 800448a:	f003 030f 	and.w	r3, r3, #15
 800448e:	490a      	ldr	r1, [pc, #40]	@ (80044b8 <HAL_RCC_ClockConfig+0x1c8>)
 8004490:	5ccb      	ldrb	r3, [r1, r3]
 8004492:	fa22 f303 	lsr.w	r3, r2, r3
 8004496:	4a09      	ldr	r2, [pc, #36]	@ (80044bc <HAL_RCC_ClockConfig+0x1cc>)
 8004498:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800449a:	4b09      	ldr	r3, [pc, #36]	@ (80044c0 <HAL_RCC_ClockConfig+0x1d0>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4618      	mov	r0, r3
 80044a0:	f7fd feca 	bl	8002238 <HAL_InitTick>

  return HAL_OK;
 80044a4:	2300      	movs	r3, #0
}
 80044a6:	4618      	mov	r0, r3
 80044a8:	3710      	adds	r7, #16
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}
 80044ae:	bf00      	nop
 80044b0:	40022000 	.word	0x40022000
 80044b4:	40021000 	.word	0x40021000
 80044b8:	080091d0 	.word	0x080091d0
 80044bc:	20000014 	.word	0x20000014
 80044c0:	20000018 	.word	0x20000018

080044c4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80044c4:	b480      	push	{r7}
 80044c6:	b087      	sub	sp, #28
 80044c8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80044ca:	2300      	movs	r3, #0
 80044cc:	60fb      	str	r3, [r7, #12]
 80044ce:	2300      	movs	r3, #0
 80044d0:	60bb      	str	r3, [r7, #8]
 80044d2:	2300      	movs	r3, #0
 80044d4:	617b      	str	r3, [r7, #20]
 80044d6:	2300      	movs	r3, #0
 80044d8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80044da:	2300      	movs	r3, #0
 80044dc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80044de:	4b1e      	ldr	r3, [pc, #120]	@ (8004558 <HAL_RCC_GetSysClockFreq+0x94>)
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	f003 030c 	and.w	r3, r3, #12
 80044ea:	2b04      	cmp	r3, #4
 80044ec:	d002      	beq.n	80044f4 <HAL_RCC_GetSysClockFreq+0x30>
 80044ee:	2b08      	cmp	r3, #8
 80044f0:	d003      	beq.n	80044fa <HAL_RCC_GetSysClockFreq+0x36>
 80044f2:	e027      	b.n	8004544 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80044f4:	4b19      	ldr	r3, [pc, #100]	@ (800455c <HAL_RCC_GetSysClockFreq+0x98>)
 80044f6:	613b      	str	r3, [r7, #16]
      break;
 80044f8:	e027      	b.n	800454a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	0c9b      	lsrs	r3, r3, #18
 80044fe:	f003 030f 	and.w	r3, r3, #15
 8004502:	4a17      	ldr	r2, [pc, #92]	@ (8004560 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004504:	5cd3      	ldrb	r3, [r2, r3]
 8004506:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800450e:	2b00      	cmp	r3, #0
 8004510:	d010      	beq.n	8004534 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004512:	4b11      	ldr	r3, [pc, #68]	@ (8004558 <HAL_RCC_GetSysClockFreq+0x94>)
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	0c5b      	lsrs	r3, r3, #17
 8004518:	f003 0301 	and.w	r3, r3, #1
 800451c:	4a11      	ldr	r2, [pc, #68]	@ (8004564 <HAL_RCC_GetSysClockFreq+0xa0>)
 800451e:	5cd3      	ldrb	r3, [r2, r3]
 8004520:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	4a0d      	ldr	r2, [pc, #52]	@ (800455c <HAL_RCC_GetSysClockFreq+0x98>)
 8004526:	fb03 f202 	mul.w	r2, r3, r2
 800452a:	68bb      	ldr	r3, [r7, #8]
 800452c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004530:	617b      	str	r3, [r7, #20]
 8004532:	e004      	b.n	800453e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	4a0c      	ldr	r2, [pc, #48]	@ (8004568 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004538:	fb02 f303 	mul.w	r3, r2, r3
 800453c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	613b      	str	r3, [r7, #16]
      break;
 8004542:	e002      	b.n	800454a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004544:	4b05      	ldr	r3, [pc, #20]	@ (800455c <HAL_RCC_GetSysClockFreq+0x98>)
 8004546:	613b      	str	r3, [r7, #16]
      break;
 8004548:	bf00      	nop
    }
  }
  return sysclockfreq;
 800454a:	693b      	ldr	r3, [r7, #16]
}
 800454c:	4618      	mov	r0, r3
 800454e:	371c      	adds	r7, #28
 8004550:	46bd      	mov	sp, r7
 8004552:	bc80      	pop	{r7}
 8004554:	4770      	bx	lr
 8004556:	bf00      	nop
 8004558:	40021000 	.word	0x40021000
 800455c:	007a1200 	.word	0x007a1200
 8004560:	080091e8 	.word	0x080091e8
 8004564:	080091f8 	.word	0x080091f8
 8004568:	003d0900 	.word	0x003d0900

0800456c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800456c:	b480      	push	{r7}
 800456e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004570:	4b02      	ldr	r3, [pc, #8]	@ (800457c <HAL_RCC_GetHCLKFreq+0x10>)
 8004572:	681b      	ldr	r3, [r3, #0]
}
 8004574:	4618      	mov	r0, r3
 8004576:	46bd      	mov	sp, r7
 8004578:	bc80      	pop	{r7}
 800457a:	4770      	bx	lr
 800457c:	20000014 	.word	0x20000014

08004580 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004584:	f7ff fff2 	bl	800456c <HAL_RCC_GetHCLKFreq>
 8004588:	4602      	mov	r2, r0
 800458a:	4b05      	ldr	r3, [pc, #20]	@ (80045a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	0a1b      	lsrs	r3, r3, #8
 8004590:	f003 0307 	and.w	r3, r3, #7
 8004594:	4903      	ldr	r1, [pc, #12]	@ (80045a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004596:	5ccb      	ldrb	r3, [r1, r3]
 8004598:	fa22 f303 	lsr.w	r3, r2, r3
}
 800459c:	4618      	mov	r0, r3
 800459e:	bd80      	pop	{r7, pc}
 80045a0:	40021000 	.word	0x40021000
 80045a4:	080091e0 	.word	0x080091e0

080045a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80045ac:	f7ff ffde 	bl	800456c <HAL_RCC_GetHCLKFreq>
 80045b0:	4602      	mov	r2, r0
 80045b2:	4b05      	ldr	r3, [pc, #20]	@ (80045c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80045b4:	685b      	ldr	r3, [r3, #4]
 80045b6:	0adb      	lsrs	r3, r3, #11
 80045b8:	f003 0307 	and.w	r3, r3, #7
 80045bc:	4903      	ldr	r1, [pc, #12]	@ (80045cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80045be:	5ccb      	ldrb	r3, [r1, r3]
 80045c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045c4:	4618      	mov	r0, r3
 80045c6:	bd80      	pop	{r7, pc}
 80045c8:	40021000 	.word	0x40021000
 80045cc:	080091e0 	.word	0x080091e0

080045d0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80045d0:	b480      	push	{r7}
 80045d2:	b085      	sub	sp, #20
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80045d8:	4b0a      	ldr	r3, [pc, #40]	@ (8004604 <RCC_Delay+0x34>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4a0a      	ldr	r2, [pc, #40]	@ (8004608 <RCC_Delay+0x38>)
 80045de:	fba2 2303 	umull	r2, r3, r2, r3
 80045e2:	0a5b      	lsrs	r3, r3, #9
 80045e4:	687a      	ldr	r2, [r7, #4]
 80045e6:	fb02 f303 	mul.w	r3, r2, r3
 80045ea:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80045ec:	bf00      	nop
  }
  while (Delay --);
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	1e5a      	subs	r2, r3, #1
 80045f2:	60fa      	str	r2, [r7, #12]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d1f9      	bne.n	80045ec <RCC_Delay+0x1c>
}
 80045f8:	bf00      	nop
 80045fa:	bf00      	nop
 80045fc:	3714      	adds	r7, #20
 80045fe:	46bd      	mov	sp, r7
 8004600:	bc80      	pop	{r7}
 8004602:	4770      	bx	lr
 8004604:	20000014 	.word	0x20000014
 8004608:	10624dd3 	.word	0x10624dd3

0800460c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b086      	sub	sp, #24
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004614:	2300      	movs	r3, #0
 8004616:	613b      	str	r3, [r7, #16]
 8004618:	2300      	movs	r3, #0
 800461a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f003 0301 	and.w	r3, r3, #1
 8004624:	2b00      	cmp	r3, #0
 8004626:	d07d      	beq.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004628:	2300      	movs	r3, #0
 800462a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800462c:	4b4f      	ldr	r3, [pc, #316]	@ (800476c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800462e:	69db      	ldr	r3, [r3, #28]
 8004630:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004634:	2b00      	cmp	r3, #0
 8004636:	d10d      	bne.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004638:	4b4c      	ldr	r3, [pc, #304]	@ (800476c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800463a:	69db      	ldr	r3, [r3, #28]
 800463c:	4a4b      	ldr	r2, [pc, #300]	@ (800476c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800463e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004642:	61d3      	str	r3, [r2, #28]
 8004644:	4b49      	ldr	r3, [pc, #292]	@ (800476c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004646:	69db      	ldr	r3, [r3, #28]
 8004648:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800464c:	60bb      	str	r3, [r7, #8]
 800464e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004650:	2301      	movs	r3, #1
 8004652:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004654:	4b46      	ldr	r3, [pc, #280]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800465c:	2b00      	cmp	r3, #0
 800465e:	d118      	bne.n	8004692 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004660:	4b43      	ldr	r3, [pc, #268]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4a42      	ldr	r2, [pc, #264]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004666:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800466a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800466c:	f7fd fe26 	bl	80022bc <HAL_GetTick>
 8004670:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004672:	e008      	b.n	8004686 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004674:	f7fd fe22 	bl	80022bc <HAL_GetTick>
 8004678:	4602      	mov	r2, r0
 800467a:	693b      	ldr	r3, [r7, #16]
 800467c:	1ad3      	subs	r3, r2, r3
 800467e:	2b64      	cmp	r3, #100	@ 0x64
 8004680:	d901      	bls.n	8004686 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004682:	2303      	movs	r3, #3
 8004684:	e06d      	b.n	8004762 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004686:	4b3a      	ldr	r3, [pc, #232]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800468e:	2b00      	cmp	r3, #0
 8004690:	d0f0      	beq.n	8004674 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004692:	4b36      	ldr	r3, [pc, #216]	@ (800476c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004694:	6a1b      	ldr	r3, [r3, #32]
 8004696:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800469a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d02e      	beq.n	8004700 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	685b      	ldr	r3, [r3, #4]
 80046a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046aa:	68fa      	ldr	r2, [r7, #12]
 80046ac:	429a      	cmp	r2, r3
 80046ae:	d027      	beq.n	8004700 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80046b0:	4b2e      	ldr	r3, [pc, #184]	@ (800476c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046b2:	6a1b      	ldr	r3, [r3, #32]
 80046b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046b8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80046ba:	4b2e      	ldr	r3, [pc, #184]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80046bc:	2201      	movs	r2, #1
 80046be:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80046c0:	4b2c      	ldr	r3, [pc, #176]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80046c2:	2200      	movs	r2, #0
 80046c4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80046c6:	4a29      	ldr	r2, [pc, #164]	@ (800476c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	f003 0301 	and.w	r3, r3, #1
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d014      	beq.n	8004700 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046d6:	f7fd fdf1 	bl	80022bc <HAL_GetTick>
 80046da:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046dc:	e00a      	b.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046de:	f7fd fded 	bl	80022bc <HAL_GetTick>
 80046e2:	4602      	mov	r2, r0
 80046e4:	693b      	ldr	r3, [r7, #16]
 80046e6:	1ad3      	subs	r3, r2, r3
 80046e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d901      	bls.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80046f0:	2303      	movs	r3, #3
 80046f2:	e036      	b.n	8004762 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046f4:	4b1d      	ldr	r3, [pc, #116]	@ (800476c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046f6:	6a1b      	ldr	r3, [r3, #32]
 80046f8:	f003 0302 	and.w	r3, r3, #2
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d0ee      	beq.n	80046de <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004700:	4b1a      	ldr	r3, [pc, #104]	@ (800476c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004702:	6a1b      	ldr	r3, [r3, #32]
 8004704:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	685b      	ldr	r3, [r3, #4]
 800470c:	4917      	ldr	r1, [pc, #92]	@ (800476c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800470e:	4313      	orrs	r3, r2
 8004710:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004712:	7dfb      	ldrb	r3, [r7, #23]
 8004714:	2b01      	cmp	r3, #1
 8004716:	d105      	bne.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004718:	4b14      	ldr	r3, [pc, #80]	@ (800476c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800471a:	69db      	ldr	r3, [r3, #28]
 800471c:	4a13      	ldr	r2, [pc, #76]	@ (800476c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800471e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004722:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f003 0302 	and.w	r3, r3, #2
 800472c:	2b00      	cmp	r3, #0
 800472e:	d008      	beq.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004730:	4b0e      	ldr	r3, [pc, #56]	@ (800476c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004732:	685b      	ldr	r3, [r3, #4]
 8004734:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	689b      	ldr	r3, [r3, #8]
 800473c:	490b      	ldr	r1, [pc, #44]	@ (800476c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800473e:	4313      	orrs	r3, r2
 8004740:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f003 0310 	and.w	r3, r3, #16
 800474a:	2b00      	cmp	r3, #0
 800474c:	d008      	beq.n	8004760 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800474e:	4b07      	ldr	r3, [pc, #28]	@ (800476c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004750:	685b      	ldr	r3, [r3, #4]
 8004752:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	68db      	ldr	r3, [r3, #12]
 800475a:	4904      	ldr	r1, [pc, #16]	@ (800476c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800475c:	4313      	orrs	r3, r2
 800475e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004760:	2300      	movs	r3, #0
}
 8004762:	4618      	mov	r0, r3
 8004764:	3718      	adds	r7, #24
 8004766:	46bd      	mov	sp, r7
 8004768:	bd80      	pop	{r7, pc}
 800476a:	bf00      	nop
 800476c:	40021000 	.word	0x40021000
 8004770:	40007000 	.word	0x40007000
 8004774:	42420440 	.word	0x42420440

08004778 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b088      	sub	sp, #32
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004780:	2300      	movs	r3, #0
 8004782:	617b      	str	r3, [r7, #20]
 8004784:	2300      	movs	r3, #0
 8004786:	61fb      	str	r3, [r7, #28]
 8004788:	2300      	movs	r3, #0
 800478a:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800478c:	2300      	movs	r3, #0
 800478e:	60fb      	str	r3, [r7, #12]
 8004790:	2300      	movs	r3, #0
 8004792:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2b10      	cmp	r3, #16
 8004798:	d00a      	beq.n	80047b0 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2b10      	cmp	r3, #16
 800479e:	f200 808a 	bhi.w	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2b01      	cmp	r3, #1
 80047a6:	d045      	beq.n	8004834 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2b02      	cmp	r3, #2
 80047ac:	d075      	beq.n	800489a <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80047ae:	e082      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 80047b0:	4b46      	ldr	r3, [pc, #280]	@ (80048cc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80047b6:	4b45      	ldr	r3, [pc, #276]	@ (80048cc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d07b      	beq.n	80048ba <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	0c9b      	lsrs	r3, r3, #18
 80047c6:	f003 030f 	and.w	r3, r3, #15
 80047ca:	4a41      	ldr	r2, [pc, #260]	@ (80048d0 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 80047cc:	5cd3      	ldrb	r3, [r2, r3]
 80047ce:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d015      	beq.n	8004806 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80047da:	4b3c      	ldr	r3, [pc, #240]	@ (80048cc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	0c5b      	lsrs	r3, r3, #17
 80047e0:	f003 0301 	and.w	r3, r3, #1
 80047e4:	4a3b      	ldr	r2, [pc, #236]	@ (80048d4 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 80047e6:	5cd3      	ldrb	r3, [r2, r3]
 80047e8:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d00d      	beq.n	8004810 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80047f4:	4a38      	ldr	r2, [pc, #224]	@ (80048d8 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80047f6:	697b      	ldr	r3, [r7, #20]
 80047f8:	fbb2 f2f3 	udiv	r2, r2, r3
 80047fc:	693b      	ldr	r3, [r7, #16]
 80047fe:	fb02 f303 	mul.w	r3, r2, r3
 8004802:	61fb      	str	r3, [r7, #28]
 8004804:	e004      	b.n	8004810 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004806:	693b      	ldr	r3, [r7, #16]
 8004808:	4a34      	ldr	r2, [pc, #208]	@ (80048dc <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 800480a:	fb02 f303 	mul.w	r3, r2, r3
 800480e:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004810:	4b2e      	ldr	r3, [pc, #184]	@ (80048cc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004812:	685b      	ldr	r3, [r3, #4]
 8004814:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004818:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800481c:	d102      	bne.n	8004824 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 800481e:	69fb      	ldr	r3, [r7, #28]
 8004820:	61bb      	str	r3, [r7, #24]
      break;
 8004822:	e04a      	b.n	80048ba <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8004824:	69fb      	ldr	r3, [r7, #28]
 8004826:	005b      	lsls	r3, r3, #1
 8004828:	4a2d      	ldr	r2, [pc, #180]	@ (80048e0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800482a:	fba2 2303 	umull	r2, r3, r2, r3
 800482e:	085b      	lsrs	r3, r3, #1
 8004830:	61bb      	str	r3, [r7, #24]
      break;
 8004832:	e042      	b.n	80048ba <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8004834:	4b25      	ldr	r3, [pc, #148]	@ (80048cc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004836:	6a1b      	ldr	r3, [r3, #32]
 8004838:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004840:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004844:	d108      	bne.n	8004858 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	f003 0302 	and.w	r3, r3, #2
 800484c:	2b00      	cmp	r3, #0
 800484e:	d003      	beq.n	8004858 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8004850:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004854:	61bb      	str	r3, [r7, #24]
 8004856:	e01f      	b.n	8004898 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800485e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004862:	d109      	bne.n	8004878 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8004864:	4b19      	ldr	r3, [pc, #100]	@ (80048cc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004866:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004868:	f003 0302 	and.w	r3, r3, #2
 800486c:	2b00      	cmp	r3, #0
 800486e:	d003      	beq.n	8004878 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8004870:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8004874:	61bb      	str	r3, [r7, #24]
 8004876:	e00f      	b.n	8004898 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800487e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004882:	d11c      	bne.n	80048be <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004884:	4b11      	ldr	r3, [pc, #68]	@ (80048cc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800488c:	2b00      	cmp	r3, #0
 800488e:	d016      	beq.n	80048be <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8004890:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8004894:	61bb      	str	r3, [r7, #24]
      break;
 8004896:	e012      	b.n	80048be <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004898:	e011      	b.n	80048be <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800489a:	f7ff fe85 	bl	80045a8 <HAL_RCC_GetPCLK2Freq>
 800489e:	4602      	mov	r2, r0
 80048a0:	4b0a      	ldr	r3, [pc, #40]	@ (80048cc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	0b9b      	lsrs	r3, r3, #14
 80048a6:	f003 0303 	and.w	r3, r3, #3
 80048aa:	3301      	adds	r3, #1
 80048ac:	005b      	lsls	r3, r3, #1
 80048ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80048b2:	61bb      	str	r3, [r7, #24]
      break;
 80048b4:	e004      	b.n	80048c0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80048b6:	bf00      	nop
 80048b8:	e002      	b.n	80048c0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80048ba:	bf00      	nop
 80048bc:	e000      	b.n	80048c0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80048be:	bf00      	nop
    }
  }
  return (frequency);
 80048c0:	69bb      	ldr	r3, [r7, #24]
}
 80048c2:	4618      	mov	r0, r3
 80048c4:	3720      	adds	r7, #32
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bd80      	pop	{r7, pc}
 80048ca:	bf00      	nop
 80048cc:	40021000 	.word	0x40021000
 80048d0:	080091fc 	.word	0x080091fc
 80048d4:	0800920c 	.word	0x0800920c
 80048d8:	007a1200 	.word	0x007a1200
 80048dc:	003d0900 	.word	0x003d0900
 80048e0:	aaaaaaab 	.word	0xaaaaaaab

080048e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b082      	sub	sp, #8
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d101      	bne.n	80048f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80048f2:	2301      	movs	r3, #1
 80048f4:	e041      	b.n	800497a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048fc:	b2db      	uxtb	r3, r3
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d106      	bne.n	8004910 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2200      	movs	r2, #0
 8004906:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800490a:	6878      	ldr	r0, [r7, #4]
 800490c:	f7fd fae8 	bl	8001ee0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2202      	movs	r2, #2
 8004914:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681a      	ldr	r2, [r3, #0]
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	3304      	adds	r3, #4
 8004920:	4619      	mov	r1, r3
 8004922:	4610      	mov	r0, r2
 8004924:	f000 f940 	bl	8004ba8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2201      	movs	r2, #1
 800492c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2201      	movs	r2, #1
 8004934:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2201      	movs	r2, #1
 800493c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2201      	movs	r2, #1
 8004944:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2201      	movs	r2, #1
 800494c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2201      	movs	r2, #1
 8004954:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2201      	movs	r2, #1
 800495c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2201      	movs	r2, #1
 8004964:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2201      	movs	r2, #1
 800496c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2201      	movs	r2, #1
 8004974:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004978:	2300      	movs	r3, #0
}
 800497a:	4618      	mov	r0, r3
 800497c:	3708      	adds	r7, #8
 800497e:	46bd      	mov	sp, r7
 8004980:	bd80      	pop	{r7, pc}
	...

08004984 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004984:	b480      	push	{r7}
 8004986:	b085      	sub	sp, #20
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004992:	b2db      	uxtb	r3, r3
 8004994:	2b01      	cmp	r3, #1
 8004996:	d001      	beq.n	800499c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004998:	2301      	movs	r3, #1
 800499a:	e032      	b.n	8004a02 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2202      	movs	r2, #2
 80049a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	4a18      	ldr	r2, [pc, #96]	@ (8004a0c <HAL_TIM_Base_Start+0x88>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d00e      	beq.n	80049cc <HAL_TIM_Base_Start+0x48>
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049b6:	d009      	beq.n	80049cc <HAL_TIM_Base_Start+0x48>
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	4a14      	ldr	r2, [pc, #80]	@ (8004a10 <HAL_TIM_Base_Start+0x8c>)
 80049be:	4293      	cmp	r3, r2
 80049c0:	d004      	beq.n	80049cc <HAL_TIM_Base_Start+0x48>
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	4a13      	ldr	r2, [pc, #76]	@ (8004a14 <HAL_TIM_Base_Start+0x90>)
 80049c8:	4293      	cmp	r3, r2
 80049ca:	d111      	bne.n	80049f0 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	689b      	ldr	r3, [r3, #8]
 80049d2:	f003 0307 	and.w	r3, r3, #7
 80049d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	2b06      	cmp	r3, #6
 80049dc:	d010      	beq.n	8004a00 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	681a      	ldr	r2, [r3, #0]
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f042 0201 	orr.w	r2, r2, #1
 80049ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049ee:	e007      	b.n	8004a00 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	681a      	ldr	r2, [r3, #0]
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f042 0201 	orr.w	r2, r2, #1
 80049fe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004a00:	2300      	movs	r3, #0
}
 8004a02:	4618      	mov	r0, r3
 8004a04:	3714      	adds	r7, #20
 8004a06:	46bd      	mov	sp, r7
 8004a08:	bc80      	pop	{r7}
 8004a0a:	4770      	bx	lr
 8004a0c:	40012c00 	.word	0x40012c00
 8004a10:	40000400 	.word	0x40000400
 8004a14:	40000800 	.word	0x40000800

08004a18 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b084      	sub	sp, #16
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
 8004a20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a22:	2300      	movs	r3, #0
 8004a24:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a2c:	2b01      	cmp	r3, #1
 8004a2e:	d101      	bne.n	8004a34 <HAL_TIM_ConfigClockSource+0x1c>
 8004a30:	2302      	movs	r3, #2
 8004a32:	e0b4      	b.n	8004b9e <HAL_TIM_ConfigClockSource+0x186>
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2201      	movs	r2, #1
 8004a38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2202      	movs	r2, #2
 8004a40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	689b      	ldr	r3, [r3, #8]
 8004a4a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004a4c:	68bb      	ldr	r3, [r7, #8]
 8004a4e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004a52:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a54:	68bb      	ldr	r3, [r7, #8]
 8004a56:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004a5a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	68ba      	ldr	r2, [r7, #8]
 8004a62:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a6c:	d03e      	beq.n	8004aec <HAL_TIM_ConfigClockSource+0xd4>
 8004a6e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a72:	f200 8087 	bhi.w	8004b84 <HAL_TIM_ConfigClockSource+0x16c>
 8004a76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a7a:	f000 8086 	beq.w	8004b8a <HAL_TIM_ConfigClockSource+0x172>
 8004a7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a82:	d87f      	bhi.n	8004b84 <HAL_TIM_ConfigClockSource+0x16c>
 8004a84:	2b70      	cmp	r3, #112	@ 0x70
 8004a86:	d01a      	beq.n	8004abe <HAL_TIM_ConfigClockSource+0xa6>
 8004a88:	2b70      	cmp	r3, #112	@ 0x70
 8004a8a:	d87b      	bhi.n	8004b84 <HAL_TIM_ConfigClockSource+0x16c>
 8004a8c:	2b60      	cmp	r3, #96	@ 0x60
 8004a8e:	d050      	beq.n	8004b32 <HAL_TIM_ConfigClockSource+0x11a>
 8004a90:	2b60      	cmp	r3, #96	@ 0x60
 8004a92:	d877      	bhi.n	8004b84 <HAL_TIM_ConfigClockSource+0x16c>
 8004a94:	2b50      	cmp	r3, #80	@ 0x50
 8004a96:	d03c      	beq.n	8004b12 <HAL_TIM_ConfigClockSource+0xfa>
 8004a98:	2b50      	cmp	r3, #80	@ 0x50
 8004a9a:	d873      	bhi.n	8004b84 <HAL_TIM_ConfigClockSource+0x16c>
 8004a9c:	2b40      	cmp	r3, #64	@ 0x40
 8004a9e:	d058      	beq.n	8004b52 <HAL_TIM_ConfigClockSource+0x13a>
 8004aa0:	2b40      	cmp	r3, #64	@ 0x40
 8004aa2:	d86f      	bhi.n	8004b84 <HAL_TIM_ConfigClockSource+0x16c>
 8004aa4:	2b30      	cmp	r3, #48	@ 0x30
 8004aa6:	d064      	beq.n	8004b72 <HAL_TIM_ConfigClockSource+0x15a>
 8004aa8:	2b30      	cmp	r3, #48	@ 0x30
 8004aaa:	d86b      	bhi.n	8004b84 <HAL_TIM_ConfigClockSource+0x16c>
 8004aac:	2b20      	cmp	r3, #32
 8004aae:	d060      	beq.n	8004b72 <HAL_TIM_ConfigClockSource+0x15a>
 8004ab0:	2b20      	cmp	r3, #32
 8004ab2:	d867      	bhi.n	8004b84 <HAL_TIM_ConfigClockSource+0x16c>
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d05c      	beq.n	8004b72 <HAL_TIM_ConfigClockSource+0x15a>
 8004ab8:	2b10      	cmp	r3, #16
 8004aba:	d05a      	beq.n	8004b72 <HAL_TIM_ConfigClockSource+0x15a>
 8004abc:	e062      	b.n	8004b84 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004ace:	f000 f950 	bl	8004d72 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	689b      	ldr	r3, [r3, #8]
 8004ad8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004ada:	68bb      	ldr	r3, [r7, #8]
 8004adc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004ae0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	68ba      	ldr	r2, [r7, #8]
 8004ae8:	609a      	str	r2, [r3, #8]
      break;
 8004aea:	e04f      	b.n	8004b8c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004afc:	f000 f939 	bl	8004d72 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	689a      	ldr	r2, [r3, #8]
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004b0e:	609a      	str	r2, [r3, #8]
      break;
 8004b10:	e03c      	b.n	8004b8c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b1e:	461a      	mov	r2, r3
 8004b20:	f000 f8b0 	bl	8004c84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	2150      	movs	r1, #80	@ 0x50
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	f000 f907 	bl	8004d3e <TIM_ITRx_SetConfig>
      break;
 8004b30:	e02c      	b.n	8004b8c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b3e:	461a      	mov	r2, r3
 8004b40:	f000 f8ce 	bl	8004ce0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	2160      	movs	r1, #96	@ 0x60
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	f000 f8f7 	bl	8004d3e <TIM_ITRx_SetConfig>
      break;
 8004b50:	e01c      	b.n	8004b8c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b5e:	461a      	mov	r2, r3
 8004b60:	f000 f890 	bl	8004c84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	2140      	movs	r1, #64	@ 0x40
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	f000 f8e7 	bl	8004d3e <TIM_ITRx_SetConfig>
      break;
 8004b70:	e00c      	b.n	8004b8c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681a      	ldr	r2, [r3, #0]
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4619      	mov	r1, r3
 8004b7c:	4610      	mov	r0, r2
 8004b7e:	f000 f8de 	bl	8004d3e <TIM_ITRx_SetConfig>
      break;
 8004b82:	e003      	b.n	8004b8c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004b84:	2301      	movs	r3, #1
 8004b86:	73fb      	strb	r3, [r7, #15]
      break;
 8004b88:	e000      	b.n	8004b8c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004b8a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2201      	movs	r2, #1
 8004b90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2200      	movs	r2, #0
 8004b98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004b9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	3710      	adds	r7, #16
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bd80      	pop	{r7, pc}
	...

08004ba8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004ba8:	b480      	push	{r7}
 8004baa:	b085      	sub	sp, #20
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
 8004bb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	4a2f      	ldr	r2, [pc, #188]	@ (8004c78 <TIM_Base_SetConfig+0xd0>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d00b      	beq.n	8004bd8 <TIM_Base_SetConfig+0x30>
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bc6:	d007      	beq.n	8004bd8 <TIM_Base_SetConfig+0x30>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	4a2c      	ldr	r2, [pc, #176]	@ (8004c7c <TIM_Base_SetConfig+0xd4>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d003      	beq.n	8004bd8 <TIM_Base_SetConfig+0x30>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	4a2b      	ldr	r2, [pc, #172]	@ (8004c80 <TIM_Base_SetConfig+0xd8>)
 8004bd4:	4293      	cmp	r3, r2
 8004bd6:	d108      	bne.n	8004bea <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bde:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	68fa      	ldr	r2, [r7, #12]
 8004be6:	4313      	orrs	r3, r2
 8004be8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	4a22      	ldr	r2, [pc, #136]	@ (8004c78 <TIM_Base_SetConfig+0xd0>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d00b      	beq.n	8004c0a <TIM_Base_SetConfig+0x62>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bf8:	d007      	beq.n	8004c0a <TIM_Base_SetConfig+0x62>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	4a1f      	ldr	r2, [pc, #124]	@ (8004c7c <TIM_Base_SetConfig+0xd4>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d003      	beq.n	8004c0a <TIM_Base_SetConfig+0x62>
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	4a1e      	ldr	r2, [pc, #120]	@ (8004c80 <TIM_Base_SetConfig+0xd8>)
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d108      	bne.n	8004c1c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	68db      	ldr	r3, [r3, #12]
 8004c16:	68fa      	ldr	r2, [r7, #12]
 8004c18:	4313      	orrs	r3, r2
 8004c1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	695b      	ldr	r3, [r3, #20]
 8004c26:	4313      	orrs	r3, r2
 8004c28:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	68fa      	ldr	r2, [r7, #12]
 8004c2e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	689a      	ldr	r2, [r3, #8]
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c38:	683b      	ldr	r3, [r7, #0]
 8004c3a:	681a      	ldr	r2, [r3, #0]
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	4a0d      	ldr	r2, [pc, #52]	@ (8004c78 <TIM_Base_SetConfig+0xd0>)
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d103      	bne.n	8004c50 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	691a      	ldr	r2, [r3, #16]
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2201      	movs	r2, #1
 8004c54:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	691b      	ldr	r3, [r3, #16]
 8004c5a:	f003 0301 	and.w	r3, r3, #1
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d005      	beq.n	8004c6e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	691b      	ldr	r3, [r3, #16]
 8004c66:	f023 0201 	bic.w	r2, r3, #1
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	611a      	str	r2, [r3, #16]
  }
}
 8004c6e:	bf00      	nop
 8004c70:	3714      	adds	r7, #20
 8004c72:	46bd      	mov	sp, r7
 8004c74:	bc80      	pop	{r7}
 8004c76:	4770      	bx	lr
 8004c78:	40012c00 	.word	0x40012c00
 8004c7c:	40000400 	.word	0x40000400
 8004c80:	40000800 	.word	0x40000800

08004c84 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c84:	b480      	push	{r7}
 8004c86:	b087      	sub	sp, #28
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	60f8      	str	r0, [r7, #12]
 8004c8c:	60b9      	str	r1, [r7, #8]
 8004c8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	6a1b      	ldr	r3, [r3, #32]
 8004c94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	6a1b      	ldr	r3, [r3, #32]
 8004c9a:	f023 0201 	bic.w	r2, r3, #1
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	699b      	ldr	r3, [r3, #24]
 8004ca6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ca8:	693b      	ldr	r3, [r7, #16]
 8004caa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004cae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	011b      	lsls	r3, r3, #4
 8004cb4:	693a      	ldr	r2, [r7, #16]
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004cba:	697b      	ldr	r3, [r7, #20]
 8004cbc:	f023 030a 	bic.w	r3, r3, #10
 8004cc0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004cc2:	697a      	ldr	r2, [r7, #20]
 8004cc4:	68bb      	ldr	r3, [r7, #8]
 8004cc6:	4313      	orrs	r3, r2
 8004cc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	693a      	ldr	r2, [r7, #16]
 8004cce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	697a      	ldr	r2, [r7, #20]
 8004cd4:	621a      	str	r2, [r3, #32]
}
 8004cd6:	bf00      	nop
 8004cd8:	371c      	adds	r7, #28
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	bc80      	pop	{r7}
 8004cde:	4770      	bx	lr

08004ce0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ce0:	b480      	push	{r7}
 8004ce2:	b087      	sub	sp, #28
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	60f8      	str	r0, [r7, #12]
 8004ce8:	60b9      	str	r1, [r7, #8]
 8004cea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	6a1b      	ldr	r3, [r3, #32]
 8004cf0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	6a1b      	ldr	r3, [r3, #32]
 8004cf6:	f023 0210 	bic.w	r2, r3, #16
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	699b      	ldr	r3, [r3, #24]
 8004d02:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004d04:	693b      	ldr	r3, [r7, #16]
 8004d06:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004d0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	031b      	lsls	r3, r3, #12
 8004d10:	693a      	ldr	r2, [r7, #16]
 8004d12:	4313      	orrs	r3, r2
 8004d14:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004d16:	697b      	ldr	r3, [r7, #20]
 8004d18:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004d1c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004d1e:	68bb      	ldr	r3, [r7, #8]
 8004d20:	011b      	lsls	r3, r3, #4
 8004d22:	697a      	ldr	r2, [r7, #20]
 8004d24:	4313      	orrs	r3, r2
 8004d26:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	693a      	ldr	r2, [r7, #16]
 8004d2c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	697a      	ldr	r2, [r7, #20]
 8004d32:	621a      	str	r2, [r3, #32]
}
 8004d34:	bf00      	nop
 8004d36:	371c      	adds	r7, #28
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	bc80      	pop	{r7}
 8004d3c:	4770      	bx	lr

08004d3e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004d3e:	b480      	push	{r7}
 8004d40:	b085      	sub	sp, #20
 8004d42:	af00      	add	r7, sp, #0
 8004d44:	6078      	str	r0, [r7, #4]
 8004d46:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	689b      	ldr	r3, [r3, #8]
 8004d4c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d54:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004d56:	683a      	ldr	r2, [r7, #0]
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	4313      	orrs	r3, r2
 8004d5c:	f043 0307 	orr.w	r3, r3, #7
 8004d60:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	68fa      	ldr	r2, [r7, #12]
 8004d66:	609a      	str	r2, [r3, #8]
}
 8004d68:	bf00      	nop
 8004d6a:	3714      	adds	r7, #20
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	bc80      	pop	{r7}
 8004d70:	4770      	bx	lr

08004d72 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004d72:	b480      	push	{r7}
 8004d74:	b087      	sub	sp, #28
 8004d76:	af00      	add	r7, sp, #0
 8004d78:	60f8      	str	r0, [r7, #12]
 8004d7a:	60b9      	str	r1, [r7, #8]
 8004d7c:	607a      	str	r2, [r7, #4]
 8004d7e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	689b      	ldr	r3, [r3, #8]
 8004d84:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d86:	697b      	ldr	r3, [r7, #20]
 8004d88:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004d8c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	021a      	lsls	r2, r3, #8
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	431a      	orrs	r2, r3
 8004d96:	68bb      	ldr	r3, [r7, #8]
 8004d98:	4313      	orrs	r3, r2
 8004d9a:	697a      	ldr	r2, [r7, #20]
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	697a      	ldr	r2, [r7, #20]
 8004da4:	609a      	str	r2, [r3, #8]
}
 8004da6:	bf00      	nop
 8004da8:	371c      	adds	r7, #28
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bc80      	pop	{r7}
 8004dae:	4770      	bx	lr

08004db0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004db0:	b480      	push	{r7}
 8004db2:	b085      	sub	sp, #20
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
 8004db8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004dc0:	2b01      	cmp	r3, #1
 8004dc2:	d101      	bne.n	8004dc8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004dc4:	2302      	movs	r3, #2
 8004dc6:	e046      	b.n	8004e56 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2201      	movs	r2, #1
 8004dcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2202      	movs	r2, #2
 8004dd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	685b      	ldr	r3, [r3, #4]
 8004dde:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	689b      	ldr	r3, [r3, #8]
 8004de6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004dee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	68fa      	ldr	r2, [r7, #12]
 8004df6:	4313      	orrs	r3, r2
 8004df8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	68fa      	ldr	r2, [r7, #12]
 8004e00:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4a16      	ldr	r2, [pc, #88]	@ (8004e60 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d00e      	beq.n	8004e2a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e14:	d009      	beq.n	8004e2a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4a12      	ldr	r2, [pc, #72]	@ (8004e64 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d004      	beq.n	8004e2a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a10      	ldr	r2, [pc, #64]	@ (8004e68 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d10c      	bne.n	8004e44 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004e2a:	68bb      	ldr	r3, [r7, #8]
 8004e2c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e30:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	685b      	ldr	r3, [r3, #4]
 8004e36:	68ba      	ldr	r2, [r7, #8]
 8004e38:	4313      	orrs	r3, r2
 8004e3a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	68ba      	ldr	r2, [r7, #8]
 8004e42:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2201      	movs	r2, #1
 8004e48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2200      	movs	r2, #0
 8004e50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004e54:	2300      	movs	r3, #0
}
 8004e56:	4618      	mov	r0, r3
 8004e58:	3714      	adds	r7, #20
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bc80      	pop	{r7}
 8004e5e:	4770      	bx	lr
 8004e60:	40012c00 	.word	0x40012c00
 8004e64:	40000400 	.word	0x40000400
 8004e68:	40000800 	.word	0x40000800

08004e6c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b082      	sub	sp, #8
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d101      	bne.n	8004e7e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e7a:	2301      	movs	r3, #1
 8004e7c:	e042      	b.n	8004f04 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e84:	b2db      	uxtb	r3, r3
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d106      	bne.n	8004e98 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e92:	6878      	ldr	r0, [r7, #4]
 8004e94:	f7fd f842 	bl	8001f1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2224      	movs	r2, #36	@ 0x24
 8004e9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	68da      	ldr	r2, [r3, #12]
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004eae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004eb0:	6878      	ldr	r0, [r7, #4]
 8004eb2:	f000 fdb7 	bl	8005a24 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	691a      	ldr	r2, [r3, #16]
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004ec4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	695a      	ldr	r2, [r3, #20]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004ed4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	68da      	ldr	r2, [r3, #12]
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004ee4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2200      	movs	r2, #0
 8004eea:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2220      	movs	r2, #32
 8004ef0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2220      	movs	r2, #32
 8004ef8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2200      	movs	r2, #0
 8004f00:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004f02:	2300      	movs	r3, #0
}
 8004f04:	4618      	mov	r0, r3
 8004f06:	3708      	adds	r7, #8
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	bd80      	pop	{r7, pc}

08004f0c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b08a      	sub	sp, #40	@ 0x28
 8004f10:	af02      	add	r7, sp, #8
 8004f12:	60f8      	str	r0, [r7, #12]
 8004f14:	60b9      	str	r1, [r7, #8]
 8004f16:	603b      	str	r3, [r7, #0]
 8004f18:	4613      	mov	r3, r2
 8004f1a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f26:	b2db      	uxtb	r3, r3
 8004f28:	2b20      	cmp	r3, #32
 8004f2a:	d175      	bne.n	8005018 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f2c:	68bb      	ldr	r3, [r7, #8]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d002      	beq.n	8004f38 <HAL_UART_Transmit+0x2c>
 8004f32:	88fb      	ldrh	r3, [r7, #6]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d101      	bne.n	8004f3c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004f38:	2301      	movs	r3, #1
 8004f3a:	e06e      	b.n	800501a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	2221      	movs	r2, #33	@ 0x21
 8004f46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004f4a:	f7fd f9b7 	bl	80022bc <HAL_GetTick>
 8004f4e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	88fa      	ldrh	r2, [r7, #6]
 8004f54:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	88fa      	ldrh	r2, [r7, #6]
 8004f5a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	689b      	ldr	r3, [r3, #8]
 8004f60:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f64:	d108      	bne.n	8004f78 <HAL_UART_Transmit+0x6c>
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	691b      	ldr	r3, [r3, #16]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d104      	bne.n	8004f78 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004f6e:	2300      	movs	r3, #0
 8004f70:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004f72:	68bb      	ldr	r3, [r7, #8]
 8004f74:	61bb      	str	r3, [r7, #24]
 8004f76:	e003      	b.n	8004f80 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004f78:	68bb      	ldr	r3, [r7, #8]
 8004f7a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004f80:	e02e      	b.n	8004fe0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	9300      	str	r3, [sp, #0]
 8004f86:	697b      	ldr	r3, [r7, #20]
 8004f88:	2200      	movs	r2, #0
 8004f8a:	2180      	movs	r1, #128	@ 0x80
 8004f8c:	68f8      	ldr	r0, [r7, #12]
 8004f8e:	f000 fb1c 	bl	80055ca <UART_WaitOnFlagUntilTimeout>
 8004f92:	4603      	mov	r3, r0
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d005      	beq.n	8004fa4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	2220      	movs	r2, #32
 8004f9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004fa0:	2303      	movs	r3, #3
 8004fa2:	e03a      	b.n	800501a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004fa4:	69fb      	ldr	r3, [r7, #28]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d10b      	bne.n	8004fc2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004faa:	69bb      	ldr	r3, [r7, #24]
 8004fac:	881b      	ldrh	r3, [r3, #0]
 8004fae:	461a      	mov	r2, r3
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004fb8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004fba:	69bb      	ldr	r3, [r7, #24]
 8004fbc:	3302      	adds	r3, #2
 8004fbe:	61bb      	str	r3, [r7, #24]
 8004fc0:	e007      	b.n	8004fd2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004fc2:	69fb      	ldr	r3, [r7, #28]
 8004fc4:	781a      	ldrb	r2, [r3, #0]
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004fcc:	69fb      	ldr	r3, [r7, #28]
 8004fce:	3301      	adds	r3, #1
 8004fd0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004fd6:	b29b      	uxth	r3, r3
 8004fd8:	3b01      	subs	r3, #1
 8004fda:	b29a      	uxth	r2, r3
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004fe4:	b29b      	uxth	r3, r3
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d1cb      	bne.n	8004f82 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	9300      	str	r3, [sp, #0]
 8004fee:	697b      	ldr	r3, [r7, #20]
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	2140      	movs	r1, #64	@ 0x40
 8004ff4:	68f8      	ldr	r0, [r7, #12]
 8004ff6:	f000 fae8 	bl	80055ca <UART_WaitOnFlagUntilTimeout>
 8004ffa:	4603      	mov	r3, r0
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d005      	beq.n	800500c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	2220      	movs	r2, #32
 8005004:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005008:	2303      	movs	r3, #3
 800500a:	e006      	b.n	800501a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	2220      	movs	r2, #32
 8005010:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005014:	2300      	movs	r3, #0
 8005016:	e000      	b.n	800501a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005018:	2302      	movs	r3, #2
  }
}
 800501a:	4618      	mov	r0, r3
 800501c:	3720      	adds	r7, #32
 800501e:	46bd      	mov	sp, r7
 8005020:	bd80      	pop	{r7, pc}

08005022 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005022:	b580      	push	{r7, lr}
 8005024:	b084      	sub	sp, #16
 8005026:	af00      	add	r7, sp, #0
 8005028:	60f8      	str	r0, [r7, #12]
 800502a:	60b9      	str	r1, [r7, #8]
 800502c:	4613      	mov	r3, r2
 800502e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005036:	b2db      	uxtb	r3, r3
 8005038:	2b20      	cmp	r3, #32
 800503a:	d112      	bne.n	8005062 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800503c:	68bb      	ldr	r3, [r7, #8]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d002      	beq.n	8005048 <HAL_UART_Receive_IT+0x26>
 8005042:	88fb      	ldrh	r3, [r7, #6]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d101      	bne.n	800504c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005048:	2301      	movs	r3, #1
 800504a:	e00b      	b.n	8005064 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	2200      	movs	r2, #0
 8005050:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005052:	88fb      	ldrh	r3, [r7, #6]
 8005054:	461a      	mov	r2, r3
 8005056:	68b9      	ldr	r1, [r7, #8]
 8005058:	68f8      	ldr	r0, [r7, #12]
 800505a:	f000 fb0f 	bl	800567c <UART_Start_Receive_IT>
 800505e:	4603      	mov	r3, r0
 8005060:	e000      	b.n	8005064 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005062:	2302      	movs	r3, #2
  }
}
 8005064:	4618      	mov	r0, r3
 8005066:	3710      	adds	r7, #16
 8005068:	46bd      	mov	sp, r7
 800506a:	bd80      	pop	{r7, pc}

0800506c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b0ba      	sub	sp, #232	@ 0xe8
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	68db      	ldr	r3, [r3, #12]
 8005084:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	695b      	ldr	r3, [r3, #20]
 800508e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005092:	2300      	movs	r3, #0
 8005094:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005098:	2300      	movs	r3, #0
 800509a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800509e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050a2:	f003 030f 	and.w	r3, r3, #15
 80050a6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80050aa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d10f      	bne.n	80050d2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80050b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050b6:	f003 0320 	and.w	r3, r3, #32
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d009      	beq.n	80050d2 <HAL_UART_IRQHandler+0x66>
 80050be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80050c2:	f003 0320 	and.w	r3, r3, #32
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d003      	beq.n	80050d2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80050ca:	6878      	ldr	r0, [r7, #4]
 80050cc:	f000 fbec 	bl	80058a8 <UART_Receive_IT>
      return;
 80050d0:	e25b      	b.n	800558a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80050d2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	f000 80de 	beq.w	8005298 <HAL_UART_IRQHandler+0x22c>
 80050dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80050e0:	f003 0301 	and.w	r3, r3, #1
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d106      	bne.n	80050f6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80050e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80050ec:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	f000 80d1 	beq.w	8005298 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80050f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050fa:	f003 0301 	and.w	r3, r3, #1
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d00b      	beq.n	800511a <HAL_UART_IRQHandler+0xae>
 8005102:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005106:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800510a:	2b00      	cmp	r3, #0
 800510c:	d005      	beq.n	800511a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005112:	f043 0201 	orr.w	r2, r3, #1
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800511a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800511e:	f003 0304 	and.w	r3, r3, #4
 8005122:	2b00      	cmp	r3, #0
 8005124:	d00b      	beq.n	800513e <HAL_UART_IRQHandler+0xd2>
 8005126:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800512a:	f003 0301 	and.w	r3, r3, #1
 800512e:	2b00      	cmp	r3, #0
 8005130:	d005      	beq.n	800513e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005136:	f043 0202 	orr.w	r2, r3, #2
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800513e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005142:	f003 0302 	and.w	r3, r3, #2
 8005146:	2b00      	cmp	r3, #0
 8005148:	d00b      	beq.n	8005162 <HAL_UART_IRQHandler+0xf6>
 800514a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800514e:	f003 0301 	and.w	r3, r3, #1
 8005152:	2b00      	cmp	r3, #0
 8005154:	d005      	beq.n	8005162 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800515a:	f043 0204 	orr.w	r2, r3, #4
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005162:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005166:	f003 0308 	and.w	r3, r3, #8
 800516a:	2b00      	cmp	r3, #0
 800516c:	d011      	beq.n	8005192 <HAL_UART_IRQHandler+0x126>
 800516e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005172:	f003 0320 	and.w	r3, r3, #32
 8005176:	2b00      	cmp	r3, #0
 8005178:	d105      	bne.n	8005186 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800517a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800517e:	f003 0301 	and.w	r3, r3, #1
 8005182:	2b00      	cmp	r3, #0
 8005184:	d005      	beq.n	8005192 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800518a:	f043 0208 	orr.w	r2, r3, #8
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005196:	2b00      	cmp	r3, #0
 8005198:	f000 81f2 	beq.w	8005580 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800519c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051a0:	f003 0320 	and.w	r3, r3, #32
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d008      	beq.n	80051ba <HAL_UART_IRQHandler+0x14e>
 80051a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80051ac:	f003 0320 	and.w	r3, r3, #32
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d002      	beq.n	80051ba <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80051b4:	6878      	ldr	r0, [r7, #4]
 80051b6:	f000 fb77 	bl	80058a8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	695b      	ldr	r3, [r3, #20]
 80051c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	bf14      	ite	ne
 80051c8:	2301      	movne	r3, #1
 80051ca:	2300      	moveq	r3, #0
 80051cc:	b2db      	uxtb	r3, r3
 80051ce:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051d6:	f003 0308 	and.w	r3, r3, #8
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d103      	bne.n	80051e6 <HAL_UART_IRQHandler+0x17a>
 80051de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d04f      	beq.n	8005286 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80051e6:	6878      	ldr	r0, [r7, #4]
 80051e8:	f000 fa81 	bl	80056ee <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	695b      	ldr	r3, [r3, #20]
 80051f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d041      	beq.n	800527e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	3314      	adds	r3, #20
 8005200:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005204:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005208:	e853 3f00 	ldrex	r3, [r3]
 800520c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005210:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005214:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005218:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	3314      	adds	r3, #20
 8005222:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005226:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800522a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800522e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005232:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005236:	e841 2300 	strex	r3, r2, [r1]
 800523a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800523e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005242:	2b00      	cmp	r3, #0
 8005244:	d1d9      	bne.n	80051fa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800524a:	2b00      	cmp	r3, #0
 800524c:	d013      	beq.n	8005276 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005252:	4a7e      	ldr	r2, [pc, #504]	@ (800544c <HAL_UART_IRQHandler+0x3e0>)
 8005254:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800525a:	4618      	mov	r0, r3
 800525c:	f7fd fdd0 	bl	8002e00 <HAL_DMA_Abort_IT>
 8005260:	4603      	mov	r3, r0
 8005262:	2b00      	cmp	r3, #0
 8005264:	d016      	beq.n	8005294 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800526a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800526c:	687a      	ldr	r2, [r7, #4]
 800526e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005270:	4610      	mov	r0, r2
 8005272:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005274:	e00e      	b.n	8005294 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005276:	6878      	ldr	r0, [r7, #4]
 8005278:	f000 f993 	bl	80055a2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800527c:	e00a      	b.n	8005294 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800527e:	6878      	ldr	r0, [r7, #4]
 8005280:	f000 f98f 	bl	80055a2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005284:	e006      	b.n	8005294 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005286:	6878      	ldr	r0, [r7, #4]
 8005288:	f000 f98b 	bl	80055a2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2200      	movs	r2, #0
 8005290:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005292:	e175      	b.n	8005580 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005294:	bf00      	nop
    return;
 8005296:	e173      	b.n	8005580 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800529c:	2b01      	cmp	r3, #1
 800529e:	f040 814f 	bne.w	8005540 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80052a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052a6:	f003 0310 	and.w	r3, r3, #16
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	f000 8148 	beq.w	8005540 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80052b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052b4:	f003 0310 	and.w	r3, r3, #16
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	f000 8141 	beq.w	8005540 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80052be:	2300      	movs	r3, #0
 80052c0:	60bb      	str	r3, [r7, #8]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	60bb      	str	r3, [r7, #8]
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	685b      	ldr	r3, [r3, #4]
 80052d0:	60bb      	str	r3, [r7, #8]
 80052d2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	695b      	ldr	r3, [r3, #20]
 80052da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052de:	2b00      	cmp	r3, #0
 80052e0:	f000 80b6 	beq.w	8005450 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	685b      	ldr	r3, [r3, #4]
 80052ec:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80052f0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	f000 8145 	beq.w	8005584 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80052fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005302:	429a      	cmp	r2, r3
 8005304:	f080 813e 	bcs.w	8005584 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800530e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005314:	699b      	ldr	r3, [r3, #24]
 8005316:	2b20      	cmp	r3, #32
 8005318:	f000 8088 	beq.w	800542c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	330c      	adds	r3, #12
 8005322:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005326:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800532a:	e853 3f00 	ldrex	r3, [r3]
 800532e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005332:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005336:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800533a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	330c      	adds	r3, #12
 8005344:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005348:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800534c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005350:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005354:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005358:	e841 2300 	strex	r3, r2, [r1]
 800535c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005360:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005364:	2b00      	cmp	r3, #0
 8005366:	d1d9      	bne.n	800531c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	3314      	adds	r3, #20
 800536e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005370:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005372:	e853 3f00 	ldrex	r3, [r3]
 8005376:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005378:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800537a:	f023 0301 	bic.w	r3, r3, #1
 800537e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	3314      	adds	r3, #20
 8005388:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800538c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005390:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005392:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005394:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005398:	e841 2300 	strex	r3, r2, [r1]
 800539c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800539e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d1e1      	bne.n	8005368 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	3314      	adds	r3, #20
 80053aa:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053ac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80053ae:	e853 3f00 	ldrex	r3, [r3]
 80053b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80053b4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80053b6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80053ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	3314      	adds	r3, #20
 80053c4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80053c8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80053ca:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053cc:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80053ce:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80053d0:	e841 2300 	strex	r3, r2, [r1]
 80053d4:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80053d6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d1e3      	bne.n	80053a4 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2220      	movs	r2, #32
 80053e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2200      	movs	r2, #0
 80053e8:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	330c      	adds	r3, #12
 80053f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80053f4:	e853 3f00 	ldrex	r3, [r3]
 80053f8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80053fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80053fc:	f023 0310 	bic.w	r3, r3, #16
 8005400:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	330c      	adds	r3, #12
 800540a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800540e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005410:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005412:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005414:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005416:	e841 2300 	strex	r3, r2, [r1]
 800541a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800541c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800541e:	2b00      	cmp	r3, #0
 8005420:	d1e3      	bne.n	80053ea <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005426:	4618      	mov	r0, r3
 8005428:	f7fd fcaf 	bl	8002d8a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2202      	movs	r2, #2
 8005430:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800543a:	b29b      	uxth	r3, r3
 800543c:	1ad3      	subs	r3, r2, r3
 800543e:	b29b      	uxth	r3, r3
 8005440:	4619      	mov	r1, r3
 8005442:	6878      	ldr	r0, [r7, #4]
 8005444:	f000 f8b6 	bl	80055b4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005448:	e09c      	b.n	8005584 <HAL_UART_IRQHandler+0x518>
 800544a:	bf00      	nop
 800544c:	080057b3 	.word	0x080057b3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005458:	b29b      	uxth	r3, r3
 800545a:	1ad3      	subs	r3, r2, r3
 800545c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005464:	b29b      	uxth	r3, r3
 8005466:	2b00      	cmp	r3, #0
 8005468:	f000 808e 	beq.w	8005588 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800546c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005470:	2b00      	cmp	r3, #0
 8005472:	f000 8089 	beq.w	8005588 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	330c      	adds	r3, #12
 800547c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800547e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005480:	e853 3f00 	ldrex	r3, [r3]
 8005484:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005486:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005488:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800548c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	330c      	adds	r3, #12
 8005496:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800549a:	647a      	str	r2, [r7, #68]	@ 0x44
 800549c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800549e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80054a0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80054a2:	e841 2300 	strex	r3, r2, [r1]
 80054a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80054a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d1e3      	bne.n	8005476 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	3314      	adds	r3, #20
 80054b4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054b8:	e853 3f00 	ldrex	r3, [r3]
 80054bc:	623b      	str	r3, [r7, #32]
   return(result);
 80054be:	6a3b      	ldr	r3, [r7, #32]
 80054c0:	f023 0301 	bic.w	r3, r3, #1
 80054c4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	3314      	adds	r3, #20
 80054ce:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80054d2:	633a      	str	r2, [r7, #48]	@ 0x30
 80054d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80054d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80054da:	e841 2300 	strex	r3, r2, [r1]
 80054de:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80054e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d1e3      	bne.n	80054ae <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2220      	movs	r2, #32
 80054ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2200      	movs	r2, #0
 80054f2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	330c      	adds	r3, #12
 80054fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054fc:	693b      	ldr	r3, [r7, #16]
 80054fe:	e853 3f00 	ldrex	r3, [r3]
 8005502:	60fb      	str	r3, [r7, #12]
   return(result);
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	f023 0310 	bic.w	r3, r3, #16
 800550a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	330c      	adds	r3, #12
 8005514:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005518:	61fa      	str	r2, [r7, #28]
 800551a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800551c:	69b9      	ldr	r1, [r7, #24]
 800551e:	69fa      	ldr	r2, [r7, #28]
 8005520:	e841 2300 	strex	r3, r2, [r1]
 8005524:	617b      	str	r3, [r7, #20]
   return(result);
 8005526:	697b      	ldr	r3, [r7, #20]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d1e3      	bne.n	80054f4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2202      	movs	r2, #2
 8005530:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005532:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005536:	4619      	mov	r1, r3
 8005538:	6878      	ldr	r0, [r7, #4]
 800553a:	f000 f83b 	bl	80055b4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800553e:	e023      	b.n	8005588 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005540:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005544:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005548:	2b00      	cmp	r3, #0
 800554a:	d009      	beq.n	8005560 <HAL_UART_IRQHandler+0x4f4>
 800554c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005550:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005554:	2b00      	cmp	r3, #0
 8005556:	d003      	beq.n	8005560 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005558:	6878      	ldr	r0, [r7, #4]
 800555a:	f000 f93e 	bl	80057da <UART_Transmit_IT>
    return;
 800555e:	e014      	b.n	800558a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005560:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005564:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005568:	2b00      	cmp	r3, #0
 800556a:	d00e      	beq.n	800558a <HAL_UART_IRQHandler+0x51e>
 800556c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005570:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005574:	2b00      	cmp	r3, #0
 8005576:	d008      	beq.n	800558a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005578:	6878      	ldr	r0, [r7, #4]
 800557a:	f000 f97d 	bl	8005878 <UART_EndTransmit_IT>
    return;
 800557e:	e004      	b.n	800558a <HAL_UART_IRQHandler+0x51e>
    return;
 8005580:	bf00      	nop
 8005582:	e002      	b.n	800558a <HAL_UART_IRQHandler+0x51e>
      return;
 8005584:	bf00      	nop
 8005586:	e000      	b.n	800558a <HAL_UART_IRQHandler+0x51e>
      return;
 8005588:	bf00      	nop
  }
}
 800558a:	37e8      	adds	r7, #232	@ 0xe8
 800558c:	46bd      	mov	sp, r7
 800558e:	bd80      	pop	{r7, pc}

08005590 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005590:	b480      	push	{r7}
 8005592:	b083      	sub	sp, #12
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005598:	bf00      	nop
 800559a:	370c      	adds	r7, #12
 800559c:	46bd      	mov	sp, r7
 800559e:	bc80      	pop	{r7}
 80055a0:	4770      	bx	lr

080055a2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80055a2:	b480      	push	{r7}
 80055a4:	b083      	sub	sp, #12
 80055a6:	af00      	add	r7, sp, #0
 80055a8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80055aa:	bf00      	nop
 80055ac:	370c      	adds	r7, #12
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bc80      	pop	{r7}
 80055b2:	4770      	bx	lr

080055b4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80055b4:	b480      	push	{r7}
 80055b6:	b083      	sub	sp, #12
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
 80055bc:	460b      	mov	r3, r1
 80055be:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80055c0:	bf00      	nop
 80055c2:	370c      	adds	r7, #12
 80055c4:	46bd      	mov	sp, r7
 80055c6:	bc80      	pop	{r7}
 80055c8:	4770      	bx	lr

080055ca <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80055ca:	b580      	push	{r7, lr}
 80055cc:	b086      	sub	sp, #24
 80055ce:	af00      	add	r7, sp, #0
 80055d0:	60f8      	str	r0, [r7, #12]
 80055d2:	60b9      	str	r1, [r7, #8]
 80055d4:	603b      	str	r3, [r7, #0]
 80055d6:	4613      	mov	r3, r2
 80055d8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055da:	e03b      	b.n	8005654 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055dc:	6a3b      	ldr	r3, [r7, #32]
 80055de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055e2:	d037      	beq.n	8005654 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055e4:	f7fc fe6a 	bl	80022bc <HAL_GetTick>
 80055e8:	4602      	mov	r2, r0
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	1ad3      	subs	r3, r2, r3
 80055ee:	6a3a      	ldr	r2, [r7, #32]
 80055f0:	429a      	cmp	r2, r3
 80055f2:	d302      	bcc.n	80055fa <UART_WaitOnFlagUntilTimeout+0x30>
 80055f4:	6a3b      	ldr	r3, [r7, #32]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d101      	bne.n	80055fe <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80055fa:	2303      	movs	r3, #3
 80055fc:	e03a      	b.n	8005674 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	68db      	ldr	r3, [r3, #12]
 8005604:	f003 0304 	and.w	r3, r3, #4
 8005608:	2b00      	cmp	r3, #0
 800560a:	d023      	beq.n	8005654 <UART_WaitOnFlagUntilTimeout+0x8a>
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	2b80      	cmp	r3, #128	@ 0x80
 8005610:	d020      	beq.n	8005654 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005612:	68bb      	ldr	r3, [r7, #8]
 8005614:	2b40      	cmp	r3, #64	@ 0x40
 8005616:	d01d      	beq.n	8005654 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f003 0308 	and.w	r3, r3, #8
 8005622:	2b08      	cmp	r3, #8
 8005624:	d116      	bne.n	8005654 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005626:	2300      	movs	r3, #0
 8005628:	617b      	str	r3, [r7, #20]
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	617b      	str	r3, [r7, #20]
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	685b      	ldr	r3, [r3, #4]
 8005638:	617b      	str	r3, [r7, #20]
 800563a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800563c:	68f8      	ldr	r0, [r7, #12]
 800563e:	f000 f856 	bl	80056ee <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	2208      	movs	r2, #8
 8005646:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	2200      	movs	r2, #0
 800564c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005650:	2301      	movs	r3, #1
 8005652:	e00f      	b.n	8005674 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	681a      	ldr	r2, [r3, #0]
 800565a:	68bb      	ldr	r3, [r7, #8]
 800565c:	4013      	ands	r3, r2
 800565e:	68ba      	ldr	r2, [r7, #8]
 8005660:	429a      	cmp	r2, r3
 8005662:	bf0c      	ite	eq
 8005664:	2301      	moveq	r3, #1
 8005666:	2300      	movne	r3, #0
 8005668:	b2db      	uxtb	r3, r3
 800566a:	461a      	mov	r2, r3
 800566c:	79fb      	ldrb	r3, [r7, #7]
 800566e:	429a      	cmp	r2, r3
 8005670:	d0b4      	beq.n	80055dc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005672:	2300      	movs	r3, #0
}
 8005674:	4618      	mov	r0, r3
 8005676:	3718      	adds	r7, #24
 8005678:	46bd      	mov	sp, r7
 800567a:	bd80      	pop	{r7, pc}

0800567c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800567c:	b480      	push	{r7}
 800567e:	b085      	sub	sp, #20
 8005680:	af00      	add	r7, sp, #0
 8005682:	60f8      	str	r0, [r7, #12]
 8005684:	60b9      	str	r1, [r7, #8]
 8005686:	4613      	mov	r3, r2
 8005688:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	68ba      	ldr	r2, [r7, #8]
 800568e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	88fa      	ldrh	r2, [r7, #6]
 8005694:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	88fa      	ldrh	r2, [r7, #6]
 800569a:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	2200      	movs	r2, #0
 80056a0:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	2222      	movs	r2, #34	@ 0x22
 80056a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	691b      	ldr	r3, [r3, #16]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d007      	beq.n	80056c2 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	68da      	ldr	r2, [r3, #12]
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80056c0:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	695a      	ldr	r2, [r3, #20]
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f042 0201 	orr.w	r2, r2, #1
 80056d0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	68da      	ldr	r2, [r3, #12]
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f042 0220 	orr.w	r2, r2, #32
 80056e0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80056e2:	2300      	movs	r3, #0
}
 80056e4:	4618      	mov	r0, r3
 80056e6:	3714      	adds	r7, #20
 80056e8:	46bd      	mov	sp, r7
 80056ea:	bc80      	pop	{r7}
 80056ec:	4770      	bx	lr

080056ee <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80056ee:	b480      	push	{r7}
 80056f0:	b095      	sub	sp, #84	@ 0x54
 80056f2:	af00      	add	r7, sp, #0
 80056f4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	330c      	adds	r3, #12
 80056fc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005700:	e853 3f00 	ldrex	r3, [r3]
 8005704:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005706:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005708:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800570c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	330c      	adds	r3, #12
 8005714:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005716:	643a      	str	r2, [r7, #64]	@ 0x40
 8005718:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800571a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800571c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800571e:	e841 2300 	strex	r3, r2, [r1]
 8005722:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005724:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005726:	2b00      	cmp	r3, #0
 8005728:	d1e5      	bne.n	80056f6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	3314      	adds	r3, #20
 8005730:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005732:	6a3b      	ldr	r3, [r7, #32]
 8005734:	e853 3f00 	ldrex	r3, [r3]
 8005738:	61fb      	str	r3, [r7, #28]
   return(result);
 800573a:	69fb      	ldr	r3, [r7, #28]
 800573c:	f023 0301 	bic.w	r3, r3, #1
 8005740:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	3314      	adds	r3, #20
 8005748:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800574a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800574c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800574e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005750:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005752:	e841 2300 	strex	r3, r2, [r1]
 8005756:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005758:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800575a:	2b00      	cmp	r3, #0
 800575c:	d1e5      	bne.n	800572a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005762:	2b01      	cmp	r3, #1
 8005764:	d119      	bne.n	800579a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	330c      	adds	r3, #12
 800576c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	e853 3f00 	ldrex	r3, [r3]
 8005774:	60bb      	str	r3, [r7, #8]
   return(result);
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	f023 0310 	bic.w	r3, r3, #16
 800577c:	647b      	str	r3, [r7, #68]	@ 0x44
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	330c      	adds	r3, #12
 8005784:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005786:	61ba      	str	r2, [r7, #24]
 8005788:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800578a:	6979      	ldr	r1, [r7, #20]
 800578c:	69ba      	ldr	r2, [r7, #24]
 800578e:	e841 2300 	strex	r3, r2, [r1]
 8005792:	613b      	str	r3, [r7, #16]
   return(result);
 8005794:	693b      	ldr	r3, [r7, #16]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d1e5      	bne.n	8005766 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	2220      	movs	r2, #32
 800579e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	2200      	movs	r2, #0
 80057a6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80057a8:	bf00      	nop
 80057aa:	3754      	adds	r7, #84	@ 0x54
 80057ac:	46bd      	mov	sp, r7
 80057ae:	bc80      	pop	{r7}
 80057b0:	4770      	bx	lr

080057b2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80057b2:	b580      	push	{r7, lr}
 80057b4:	b084      	sub	sp, #16
 80057b6:	af00      	add	r7, sp, #0
 80057b8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057be:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	2200      	movs	r2, #0
 80057c4:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	2200      	movs	r2, #0
 80057ca:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80057cc:	68f8      	ldr	r0, [r7, #12]
 80057ce:	f7ff fee8 	bl	80055a2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80057d2:	bf00      	nop
 80057d4:	3710      	adds	r7, #16
 80057d6:	46bd      	mov	sp, r7
 80057d8:	bd80      	pop	{r7, pc}

080057da <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80057da:	b480      	push	{r7}
 80057dc:	b085      	sub	sp, #20
 80057de:	af00      	add	r7, sp, #0
 80057e0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80057e8:	b2db      	uxtb	r3, r3
 80057ea:	2b21      	cmp	r3, #33	@ 0x21
 80057ec:	d13e      	bne.n	800586c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	689b      	ldr	r3, [r3, #8]
 80057f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057f6:	d114      	bne.n	8005822 <UART_Transmit_IT+0x48>
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	691b      	ldr	r3, [r3, #16]
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d110      	bne.n	8005822 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6a1b      	ldr	r3, [r3, #32]
 8005804:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	881b      	ldrh	r3, [r3, #0]
 800580a:	461a      	mov	r2, r3
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005814:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6a1b      	ldr	r3, [r3, #32]
 800581a:	1c9a      	adds	r2, r3, #2
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	621a      	str	r2, [r3, #32]
 8005820:	e008      	b.n	8005834 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6a1b      	ldr	r3, [r3, #32]
 8005826:	1c59      	adds	r1, r3, #1
 8005828:	687a      	ldr	r2, [r7, #4]
 800582a:	6211      	str	r1, [r2, #32]
 800582c:	781a      	ldrb	r2, [r3, #0]
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005838:	b29b      	uxth	r3, r3
 800583a:	3b01      	subs	r3, #1
 800583c:	b29b      	uxth	r3, r3
 800583e:	687a      	ldr	r2, [r7, #4]
 8005840:	4619      	mov	r1, r3
 8005842:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005844:	2b00      	cmp	r3, #0
 8005846:	d10f      	bne.n	8005868 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	68da      	ldr	r2, [r3, #12]
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005856:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	68da      	ldr	r2, [r3, #12]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005866:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005868:	2300      	movs	r3, #0
 800586a:	e000      	b.n	800586e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800586c:	2302      	movs	r3, #2
  }
}
 800586e:	4618      	mov	r0, r3
 8005870:	3714      	adds	r7, #20
 8005872:	46bd      	mov	sp, r7
 8005874:	bc80      	pop	{r7}
 8005876:	4770      	bx	lr

08005878 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b082      	sub	sp, #8
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	68da      	ldr	r2, [r3, #12]
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800588e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2220      	movs	r2, #32
 8005894:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005898:	6878      	ldr	r0, [r7, #4]
 800589a:	f7ff fe79 	bl	8005590 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800589e:	2300      	movs	r3, #0
}
 80058a0:	4618      	mov	r0, r3
 80058a2:	3708      	adds	r7, #8
 80058a4:	46bd      	mov	sp, r7
 80058a6:	bd80      	pop	{r7, pc}

080058a8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b08c      	sub	sp, #48	@ 0x30
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80058b6:	b2db      	uxtb	r3, r3
 80058b8:	2b22      	cmp	r3, #34	@ 0x22
 80058ba:	f040 80ae 	bne.w	8005a1a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	689b      	ldr	r3, [r3, #8]
 80058c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058c6:	d117      	bne.n	80058f8 <UART_Receive_IT+0x50>
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	691b      	ldr	r3, [r3, #16]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d113      	bne.n	80058f8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80058d0:	2300      	movs	r3, #0
 80058d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058d8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	685b      	ldr	r3, [r3, #4]
 80058e0:	b29b      	uxth	r3, r3
 80058e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058e6:	b29a      	uxth	r2, r3
 80058e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058ea:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058f0:	1c9a      	adds	r2, r3, #2
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	629a      	str	r2, [r3, #40]	@ 0x28
 80058f6:	e026      	b.n	8005946 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80058fe:	2300      	movs	r3, #0
 8005900:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	689b      	ldr	r3, [r3, #8]
 8005906:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800590a:	d007      	beq.n	800591c <UART_Receive_IT+0x74>
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	689b      	ldr	r3, [r3, #8]
 8005910:	2b00      	cmp	r3, #0
 8005912:	d10a      	bne.n	800592a <UART_Receive_IT+0x82>
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	691b      	ldr	r3, [r3, #16]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d106      	bne.n	800592a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	685b      	ldr	r3, [r3, #4]
 8005922:	b2da      	uxtb	r2, r3
 8005924:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005926:	701a      	strb	r2, [r3, #0]
 8005928:	e008      	b.n	800593c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	685b      	ldr	r3, [r3, #4]
 8005930:	b2db      	uxtb	r3, r3
 8005932:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005936:	b2da      	uxtb	r2, r3
 8005938:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800593a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005940:	1c5a      	adds	r2, r3, #1
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800594a:	b29b      	uxth	r3, r3
 800594c:	3b01      	subs	r3, #1
 800594e:	b29b      	uxth	r3, r3
 8005950:	687a      	ldr	r2, [r7, #4]
 8005952:	4619      	mov	r1, r3
 8005954:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005956:	2b00      	cmp	r3, #0
 8005958:	d15d      	bne.n	8005a16 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	68da      	ldr	r2, [r3, #12]
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f022 0220 	bic.w	r2, r2, #32
 8005968:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	68da      	ldr	r2, [r3, #12]
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005978:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	695a      	ldr	r2, [r3, #20]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f022 0201 	bic.w	r2, r2, #1
 8005988:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2220      	movs	r2, #32
 800598e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2200      	movs	r2, #0
 8005996:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800599c:	2b01      	cmp	r3, #1
 800599e:	d135      	bne.n	8005a0c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2200      	movs	r2, #0
 80059a4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	330c      	adds	r3, #12
 80059ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ae:	697b      	ldr	r3, [r7, #20]
 80059b0:	e853 3f00 	ldrex	r3, [r3]
 80059b4:	613b      	str	r3, [r7, #16]
   return(result);
 80059b6:	693b      	ldr	r3, [r7, #16]
 80059b8:	f023 0310 	bic.w	r3, r3, #16
 80059bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	330c      	adds	r3, #12
 80059c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80059c6:	623a      	str	r2, [r7, #32]
 80059c8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ca:	69f9      	ldr	r1, [r7, #28]
 80059cc:	6a3a      	ldr	r2, [r7, #32]
 80059ce:	e841 2300 	strex	r3, r2, [r1]
 80059d2:	61bb      	str	r3, [r7, #24]
   return(result);
 80059d4:	69bb      	ldr	r3, [r7, #24]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d1e5      	bne.n	80059a6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f003 0310 	and.w	r3, r3, #16
 80059e4:	2b10      	cmp	r3, #16
 80059e6:	d10a      	bne.n	80059fe <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80059e8:	2300      	movs	r3, #0
 80059ea:	60fb      	str	r3, [r7, #12]
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	60fb      	str	r3, [r7, #12]
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	685b      	ldr	r3, [r3, #4]
 80059fa:	60fb      	str	r3, [r7, #12]
 80059fc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005a02:	4619      	mov	r1, r3
 8005a04:	6878      	ldr	r0, [r7, #4]
 8005a06:	f7ff fdd5 	bl	80055b4 <HAL_UARTEx_RxEventCallback>
 8005a0a:	e002      	b.n	8005a12 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005a0c:	6878      	ldr	r0, [r7, #4]
 8005a0e:	f7fb fdaf 	bl	8001570 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005a12:	2300      	movs	r3, #0
 8005a14:	e002      	b.n	8005a1c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005a16:	2300      	movs	r3, #0
 8005a18:	e000      	b.n	8005a1c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005a1a:	2302      	movs	r3, #2
  }
}
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	3730      	adds	r7, #48	@ 0x30
 8005a20:	46bd      	mov	sp, r7
 8005a22:	bd80      	pop	{r7, pc}

08005a24 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a24:	b580      	push	{r7, lr}
 8005a26:	b084      	sub	sp, #16
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	691b      	ldr	r3, [r3, #16]
 8005a32:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	68da      	ldr	r2, [r3, #12]
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	430a      	orrs	r2, r1
 8005a40:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	689a      	ldr	r2, [r3, #8]
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	691b      	ldr	r3, [r3, #16]
 8005a4a:	431a      	orrs	r2, r3
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	695b      	ldr	r3, [r3, #20]
 8005a50:	4313      	orrs	r3, r2
 8005a52:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	68db      	ldr	r3, [r3, #12]
 8005a5a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8005a5e:	f023 030c 	bic.w	r3, r3, #12
 8005a62:	687a      	ldr	r2, [r7, #4]
 8005a64:	6812      	ldr	r2, [r2, #0]
 8005a66:	68b9      	ldr	r1, [r7, #8]
 8005a68:	430b      	orrs	r3, r1
 8005a6a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	695b      	ldr	r3, [r3, #20]
 8005a72:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	699a      	ldr	r2, [r3, #24]
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	430a      	orrs	r2, r1
 8005a80:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	4a2c      	ldr	r2, [pc, #176]	@ (8005b38 <UART_SetConfig+0x114>)
 8005a88:	4293      	cmp	r3, r2
 8005a8a:	d103      	bne.n	8005a94 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005a8c:	f7fe fd8c 	bl	80045a8 <HAL_RCC_GetPCLK2Freq>
 8005a90:	60f8      	str	r0, [r7, #12]
 8005a92:	e002      	b.n	8005a9a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005a94:	f7fe fd74 	bl	8004580 <HAL_RCC_GetPCLK1Freq>
 8005a98:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005a9a:	68fa      	ldr	r2, [r7, #12]
 8005a9c:	4613      	mov	r3, r2
 8005a9e:	009b      	lsls	r3, r3, #2
 8005aa0:	4413      	add	r3, r2
 8005aa2:	009a      	lsls	r2, r3, #2
 8005aa4:	441a      	add	r2, r3
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	685b      	ldr	r3, [r3, #4]
 8005aaa:	009b      	lsls	r3, r3, #2
 8005aac:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ab0:	4a22      	ldr	r2, [pc, #136]	@ (8005b3c <UART_SetConfig+0x118>)
 8005ab2:	fba2 2303 	umull	r2, r3, r2, r3
 8005ab6:	095b      	lsrs	r3, r3, #5
 8005ab8:	0119      	lsls	r1, r3, #4
 8005aba:	68fa      	ldr	r2, [r7, #12]
 8005abc:	4613      	mov	r3, r2
 8005abe:	009b      	lsls	r3, r3, #2
 8005ac0:	4413      	add	r3, r2
 8005ac2:	009a      	lsls	r2, r3, #2
 8005ac4:	441a      	add	r2, r3
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	685b      	ldr	r3, [r3, #4]
 8005aca:	009b      	lsls	r3, r3, #2
 8005acc:	fbb2 f2f3 	udiv	r2, r2, r3
 8005ad0:	4b1a      	ldr	r3, [pc, #104]	@ (8005b3c <UART_SetConfig+0x118>)
 8005ad2:	fba3 0302 	umull	r0, r3, r3, r2
 8005ad6:	095b      	lsrs	r3, r3, #5
 8005ad8:	2064      	movs	r0, #100	@ 0x64
 8005ada:	fb00 f303 	mul.w	r3, r0, r3
 8005ade:	1ad3      	subs	r3, r2, r3
 8005ae0:	011b      	lsls	r3, r3, #4
 8005ae2:	3332      	adds	r3, #50	@ 0x32
 8005ae4:	4a15      	ldr	r2, [pc, #84]	@ (8005b3c <UART_SetConfig+0x118>)
 8005ae6:	fba2 2303 	umull	r2, r3, r2, r3
 8005aea:	095b      	lsrs	r3, r3, #5
 8005aec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005af0:	4419      	add	r1, r3
 8005af2:	68fa      	ldr	r2, [r7, #12]
 8005af4:	4613      	mov	r3, r2
 8005af6:	009b      	lsls	r3, r3, #2
 8005af8:	4413      	add	r3, r2
 8005afa:	009a      	lsls	r2, r3, #2
 8005afc:	441a      	add	r2, r3
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	685b      	ldr	r3, [r3, #4]
 8005b02:	009b      	lsls	r3, r3, #2
 8005b04:	fbb2 f2f3 	udiv	r2, r2, r3
 8005b08:	4b0c      	ldr	r3, [pc, #48]	@ (8005b3c <UART_SetConfig+0x118>)
 8005b0a:	fba3 0302 	umull	r0, r3, r3, r2
 8005b0e:	095b      	lsrs	r3, r3, #5
 8005b10:	2064      	movs	r0, #100	@ 0x64
 8005b12:	fb00 f303 	mul.w	r3, r0, r3
 8005b16:	1ad3      	subs	r3, r2, r3
 8005b18:	011b      	lsls	r3, r3, #4
 8005b1a:	3332      	adds	r3, #50	@ 0x32
 8005b1c:	4a07      	ldr	r2, [pc, #28]	@ (8005b3c <UART_SetConfig+0x118>)
 8005b1e:	fba2 2303 	umull	r2, r3, r2, r3
 8005b22:	095b      	lsrs	r3, r3, #5
 8005b24:	f003 020f 	and.w	r2, r3, #15
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	440a      	add	r2, r1
 8005b2e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005b30:	bf00      	nop
 8005b32:	3710      	adds	r7, #16
 8005b34:	46bd      	mov	sp, r7
 8005b36:	bd80      	pop	{r7, pc}
 8005b38:	40013800 	.word	0x40013800
 8005b3c:	51eb851f 	.word	0x51eb851f

08005b40 <atoi>:
 8005b40:	220a      	movs	r2, #10
 8005b42:	2100      	movs	r1, #0
 8005b44:	f000 b87a 	b.w	8005c3c <strtol>

08005b48 <_strtol_l.isra.0>:
 8005b48:	2b24      	cmp	r3, #36	@ 0x24
 8005b4a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b4e:	4686      	mov	lr, r0
 8005b50:	4690      	mov	r8, r2
 8005b52:	d801      	bhi.n	8005b58 <_strtol_l.isra.0+0x10>
 8005b54:	2b01      	cmp	r3, #1
 8005b56:	d106      	bne.n	8005b66 <_strtol_l.isra.0+0x1e>
 8005b58:	f000 fe60 	bl	800681c <__errno>
 8005b5c:	2316      	movs	r3, #22
 8005b5e:	6003      	str	r3, [r0, #0]
 8005b60:	2000      	movs	r0, #0
 8005b62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b66:	460d      	mov	r5, r1
 8005b68:	4833      	ldr	r0, [pc, #204]	@ (8005c38 <_strtol_l.isra.0+0xf0>)
 8005b6a:	462a      	mov	r2, r5
 8005b6c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005b70:	5d06      	ldrb	r6, [r0, r4]
 8005b72:	f016 0608 	ands.w	r6, r6, #8
 8005b76:	d1f8      	bne.n	8005b6a <_strtol_l.isra.0+0x22>
 8005b78:	2c2d      	cmp	r4, #45	@ 0x2d
 8005b7a:	d110      	bne.n	8005b9e <_strtol_l.isra.0+0x56>
 8005b7c:	2601      	movs	r6, #1
 8005b7e:	782c      	ldrb	r4, [r5, #0]
 8005b80:	1c95      	adds	r5, r2, #2
 8005b82:	f033 0210 	bics.w	r2, r3, #16
 8005b86:	d115      	bne.n	8005bb4 <_strtol_l.isra.0+0x6c>
 8005b88:	2c30      	cmp	r4, #48	@ 0x30
 8005b8a:	d10d      	bne.n	8005ba8 <_strtol_l.isra.0+0x60>
 8005b8c:	782a      	ldrb	r2, [r5, #0]
 8005b8e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8005b92:	2a58      	cmp	r2, #88	@ 0x58
 8005b94:	d108      	bne.n	8005ba8 <_strtol_l.isra.0+0x60>
 8005b96:	786c      	ldrb	r4, [r5, #1]
 8005b98:	3502      	adds	r5, #2
 8005b9a:	2310      	movs	r3, #16
 8005b9c:	e00a      	b.n	8005bb4 <_strtol_l.isra.0+0x6c>
 8005b9e:	2c2b      	cmp	r4, #43	@ 0x2b
 8005ba0:	bf04      	itt	eq
 8005ba2:	782c      	ldrbeq	r4, [r5, #0]
 8005ba4:	1c95      	addeq	r5, r2, #2
 8005ba6:	e7ec      	b.n	8005b82 <_strtol_l.isra.0+0x3a>
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d1f6      	bne.n	8005b9a <_strtol_l.isra.0+0x52>
 8005bac:	2c30      	cmp	r4, #48	@ 0x30
 8005bae:	bf14      	ite	ne
 8005bb0:	230a      	movne	r3, #10
 8005bb2:	2308      	moveq	r3, #8
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8005bba:	f10c 3cff 	add.w	ip, ip, #4294967295
 8005bbe:	fbbc f9f3 	udiv	r9, ip, r3
 8005bc2:	4610      	mov	r0, r2
 8005bc4:	fb03 ca19 	mls	sl, r3, r9, ip
 8005bc8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8005bcc:	2f09      	cmp	r7, #9
 8005bce:	d80f      	bhi.n	8005bf0 <_strtol_l.isra.0+0xa8>
 8005bd0:	463c      	mov	r4, r7
 8005bd2:	42a3      	cmp	r3, r4
 8005bd4:	dd1b      	ble.n	8005c0e <_strtol_l.isra.0+0xc6>
 8005bd6:	1c57      	adds	r7, r2, #1
 8005bd8:	d007      	beq.n	8005bea <_strtol_l.isra.0+0xa2>
 8005bda:	4581      	cmp	r9, r0
 8005bdc:	d314      	bcc.n	8005c08 <_strtol_l.isra.0+0xc0>
 8005bde:	d101      	bne.n	8005be4 <_strtol_l.isra.0+0x9c>
 8005be0:	45a2      	cmp	sl, r4
 8005be2:	db11      	blt.n	8005c08 <_strtol_l.isra.0+0xc0>
 8005be4:	2201      	movs	r2, #1
 8005be6:	fb00 4003 	mla	r0, r0, r3, r4
 8005bea:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005bee:	e7eb      	b.n	8005bc8 <_strtol_l.isra.0+0x80>
 8005bf0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8005bf4:	2f19      	cmp	r7, #25
 8005bf6:	d801      	bhi.n	8005bfc <_strtol_l.isra.0+0xb4>
 8005bf8:	3c37      	subs	r4, #55	@ 0x37
 8005bfa:	e7ea      	b.n	8005bd2 <_strtol_l.isra.0+0x8a>
 8005bfc:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8005c00:	2f19      	cmp	r7, #25
 8005c02:	d804      	bhi.n	8005c0e <_strtol_l.isra.0+0xc6>
 8005c04:	3c57      	subs	r4, #87	@ 0x57
 8005c06:	e7e4      	b.n	8005bd2 <_strtol_l.isra.0+0x8a>
 8005c08:	f04f 32ff 	mov.w	r2, #4294967295
 8005c0c:	e7ed      	b.n	8005bea <_strtol_l.isra.0+0xa2>
 8005c0e:	1c53      	adds	r3, r2, #1
 8005c10:	d108      	bne.n	8005c24 <_strtol_l.isra.0+0xdc>
 8005c12:	2322      	movs	r3, #34	@ 0x22
 8005c14:	4660      	mov	r0, ip
 8005c16:	f8ce 3000 	str.w	r3, [lr]
 8005c1a:	f1b8 0f00 	cmp.w	r8, #0
 8005c1e:	d0a0      	beq.n	8005b62 <_strtol_l.isra.0+0x1a>
 8005c20:	1e69      	subs	r1, r5, #1
 8005c22:	e006      	b.n	8005c32 <_strtol_l.isra.0+0xea>
 8005c24:	b106      	cbz	r6, 8005c28 <_strtol_l.isra.0+0xe0>
 8005c26:	4240      	negs	r0, r0
 8005c28:	f1b8 0f00 	cmp.w	r8, #0
 8005c2c:	d099      	beq.n	8005b62 <_strtol_l.isra.0+0x1a>
 8005c2e:	2a00      	cmp	r2, #0
 8005c30:	d1f6      	bne.n	8005c20 <_strtol_l.isra.0+0xd8>
 8005c32:	f8c8 1000 	str.w	r1, [r8]
 8005c36:	e794      	b.n	8005b62 <_strtol_l.isra.0+0x1a>
 8005c38:	0800920f 	.word	0x0800920f

08005c3c <strtol>:
 8005c3c:	4613      	mov	r3, r2
 8005c3e:	460a      	mov	r2, r1
 8005c40:	4601      	mov	r1, r0
 8005c42:	4802      	ldr	r0, [pc, #8]	@ (8005c4c <strtol+0x10>)
 8005c44:	6800      	ldr	r0, [r0, #0]
 8005c46:	f7ff bf7f 	b.w	8005b48 <_strtol_l.isra.0>
 8005c4a:	bf00      	nop
 8005c4c:	2000002c 	.word	0x2000002c

08005c50 <__cvt>:
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c56:	461d      	mov	r5, r3
 8005c58:	bfbb      	ittet	lt
 8005c5a:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8005c5e:	461d      	movlt	r5, r3
 8005c60:	2300      	movge	r3, #0
 8005c62:	232d      	movlt	r3, #45	@ 0x2d
 8005c64:	b088      	sub	sp, #32
 8005c66:	4614      	mov	r4, r2
 8005c68:	bfb8      	it	lt
 8005c6a:	4614      	movlt	r4, r2
 8005c6c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005c6e:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8005c70:	7013      	strb	r3, [r2, #0]
 8005c72:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005c74:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8005c78:	f023 0820 	bic.w	r8, r3, #32
 8005c7c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005c80:	d005      	beq.n	8005c8e <__cvt+0x3e>
 8005c82:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005c86:	d100      	bne.n	8005c8a <__cvt+0x3a>
 8005c88:	3601      	adds	r6, #1
 8005c8a:	2302      	movs	r3, #2
 8005c8c:	e000      	b.n	8005c90 <__cvt+0x40>
 8005c8e:	2303      	movs	r3, #3
 8005c90:	aa07      	add	r2, sp, #28
 8005c92:	9204      	str	r2, [sp, #16]
 8005c94:	aa06      	add	r2, sp, #24
 8005c96:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005c9a:	e9cd 3600 	strd	r3, r6, [sp]
 8005c9e:	4622      	mov	r2, r4
 8005ca0:	462b      	mov	r3, r5
 8005ca2:	f000 fe81 	bl	80069a8 <_dtoa_r>
 8005ca6:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005caa:	4607      	mov	r7, r0
 8005cac:	d119      	bne.n	8005ce2 <__cvt+0x92>
 8005cae:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005cb0:	07db      	lsls	r3, r3, #31
 8005cb2:	d50e      	bpl.n	8005cd2 <__cvt+0x82>
 8005cb4:	eb00 0906 	add.w	r9, r0, r6
 8005cb8:	2200      	movs	r2, #0
 8005cba:	2300      	movs	r3, #0
 8005cbc:	4620      	mov	r0, r4
 8005cbe:	4629      	mov	r1, r5
 8005cc0:	f7fa fe72 	bl	80009a8 <__aeabi_dcmpeq>
 8005cc4:	b108      	cbz	r0, 8005cca <__cvt+0x7a>
 8005cc6:	f8cd 901c 	str.w	r9, [sp, #28]
 8005cca:	2230      	movs	r2, #48	@ 0x30
 8005ccc:	9b07      	ldr	r3, [sp, #28]
 8005cce:	454b      	cmp	r3, r9
 8005cd0:	d31e      	bcc.n	8005d10 <__cvt+0xc0>
 8005cd2:	4638      	mov	r0, r7
 8005cd4:	9b07      	ldr	r3, [sp, #28]
 8005cd6:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8005cd8:	1bdb      	subs	r3, r3, r7
 8005cda:	6013      	str	r3, [r2, #0]
 8005cdc:	b008      	add	sp, #32
 8005cde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ce2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005ce6:	eb00 0906 	add.w	r9, r0, r6
 8005cea:	d1e5      	bne.n	8005cb8 <__cvt+0x68>
 8005cec:	7803      	ldrb	r3, [r0, #0]
 8005cee:	2b30      	cmp	r3, #48	@ 0x30
 8005cf0:	d10a      	bne.n	8005d08 <__cvt+0xb8>
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	4620      	mov	r0, r4
 8005cf8:	4629      	mov	r1, r5
 8005cfa:	f7fa fe55 	bl	80009a8 <__aeabi_dcmpeq>
 8005cfe:	b918      	cbnz	r0, 8005d08 <__cvt+0xb8>
 8005d00:	f1c6 0601 	rsb	r6, r6, #1
 8005d04:	f8ca 6000 	str.w	r6, [sl]
 8005d08:	f8da 3000 	ldr.w	r3, [sl]
 8005d0c:	4499      	add	r9, r3
 8005d0e:	e7d3      	b.n	8005cb8 <__cvt+0x68>
 8005d10:	1c59      	adds	r1, r3, #1
 8005d12:	9107      	str	r1, [sp, #28]
 8005d14:	701a      	strb	r2, [r3, #0]
 8005d16:	e7d9      	b.n	8005ccc <__cvt+0x7c>

08005d18 <__exponent>:
 8005d18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005d1a:	2900      	cmp	r1, #0
 8005d1c:	bfb6      	itet	lt
 8005d1e:	232d      	movlt	r3, #45	@ 0x2d
 8005d20:	232b      	movge	r3, #43	@ 0x2b
 8005d22:	4249      	neglt	r1, r1
 8005d24:	2909      	cmp	r1, #9
 8005d26:	7002      	strb	r2, [r0, #0]
 8005d28:	7043      	strb	r3, [r0, #1]
 8005d2a:	dd29      	ble.n	8005d80 <__exponent+0x68>
 8005d2c:	f10d 0307 	add.w	r3, sp, #7
 8005d30:	461d      	mov	r5, r3
 8005d32:	270a      	movs	r7, #10
 8005d34:	fbb1 f6f7 	udiv	r6, r1, r7
 8005d38:	461a      	mov	r2, r3
 8005d3a:	fb07 1416 	mls	r4, r7, r6, r1
 8005d3e:	3430      	adds	r4, #48	@ 0x30
 8005d40:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005d44:	460c      	mov	r4, r1
 8005d46:	2c63      	cmp	r4, #99	@ 0x63
 8005d48:	4631      	mov	r1, r6
 8005d4a:	f103 33ff 	add.w	r3, r3, #4294967295
 8005d4e:	dcf1      	bgt.n	8005d34 <__exponent+0x1c>
 8005d50:	3130      	adds	r1, #48	@ 0x30
 8005d52:	1e94      	subs	r4, r2, #2
 8005d54:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005d58:	4623      	mov	r3, r4
 8005d5a:	1c41      	adds	r1, r0, #1
 8005d5c:	42ab      	cmp	r3, r5
 8005d5e:	d30a      	bcc.n	8005d76 <__exponent+0x5e>
 8005d60:	f10d 0309 	add.w	r3, sp, #9
 8005d64:	1a9b      	subs	r3, r3, r2
 8005d66:	42ac      	cmp	r4, r5
 8005d68:	bf88      	it	hi
 8005d6a:	2300      	movhi	r3, #0
 8005d6c:	3302      	adds	r3, #2
 8005d6e:	4403      	add	r3, r0
 8005d70:	1a18      	subs	r0, r3, r0
 8005d72:	b003      	add	sp, #12
 8005d74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d76:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005d7a:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005d7e:	e7ed      	b.n	8005d5c <__exponent+0x44>
 8005d80:	2330      	movs	r3, #48	@ 0x30
 8005d82:	3130      	adds	r1, #48	@ 0x30
 8005d84:	7083      	strb	r3, [r0, #2]
 8005d86:	70c1      	strb	r1, [r0, #3]
 8005d88:	1d03      	adds	r3, r0, #4
 8005d8a:	e7f1      	b.n	8005d70 <__exponent+0x58>

08005d8c <_printf_float>:
 8005d8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d90:	b091      	sub	sp, #68	@ 0x44
 8005d92:	460c      	mov	r4, r1
 8005d94:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8005d98:	4616      	mov	r6, r2
 8005d9a:	461f      	mov	r7, r3
 8005d9c:	4605      	mov	r5, r0
 8005d9e:	f000 fcf3 	bl	8006788 <_localeconv_r>
 8005da2:	6803      	ldr	r3, [r0, #0]
 8005da4:	4618      	mov	r0, r3
 8005da6:	9308      	str	r3, [sp, #32]
 8005da8:	f7fa f9d2 	bl	8000150 <strlen>
 8005dac:	2300      	movs	r3, #0
 8005dae:	930e      	str	r3, [sp, #56]	@ 0x38
 8005db0:	f8d8 3000 	ldr.w	r3, [r8]
 8005db4:	9009      	str	r0, [sp, #36]	@ 0x24
 8005db6:	3307      	adds	r3, #7
 8005db8:	f023 0307 	bic.w	r3, r3, #7
 8005dbc:	f103 0208 	add.w	r2, r3, #8
 8005dc0:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005dc4:	f8d4 b000 	ldr.w	fp, [r4]
 8005dc8:	f8c8 2000 	str.w	r2, [r8]
 8005dcc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005dd0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005dd4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005dd6:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8005dda:	f04f 32ff 	mov.w	r2, #4294967295
 8005dde:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005de2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005de6:	4b9c      	ldr	r3, [pc, #624]	@ (8006058 <_printf_float+0x2cc>)
 8005de8:	f7fa fe10 	bl	8000a0c <__aeabi_dcmpun>
 8005dec:	bb70      	cbnz	r0, 8005e4c <_printf_float+0xc0>
 8005dee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005df2:	f04f 32ff 	mov.w	r2, #4294967295
 8005df6:	4b98      	ldr	r3, [pc, #608]	@ (8006058 <_printf_float+0x2cc>)
 8005df8:	f7fa fdea 	bl	80009d0 <__aeabi_dcmple>
 8005dfc:	bb30      	cbnz	r0, 8005e4c <_printf_float+0xc0>
 8005dfe:	2200      	movs	r2, #0
 8005e00:	2300      	movs	r3, #0
 8005e02:	4640      	mov	r0, r8
 8005e04:	4649      	mov	r1, r9
 8005e06:	f7fa fdd9 	bl	80009bc <__aeabi_dcmplt>
 8005e0a:	b110      	cbz	r0, 8005e12 <_printf_float+0x86>
 8005e0c:	232d      	movs	r3, #45	@ 0x2d
 8005e0e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005e12:	4a92      	ldr	r2, [pc, #584]	@ (800605c <_printf_float+0x2d0>)
 8005e14:	4b92      	ldr	r3, [pc, #584]	@ (8006060 <_printf_float+0x2d4>)
 8005e16:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005e1a:	bf8c      	ite	hi
 8005e1c:	4690      	movhi	r8, r2
 8005e1e:	4698      	movls	r8, r3
 8005e20:	2303      	movs	r3, #3
 8005e22:	f04f 0900 	mov.w	r9, #0
 8005e26:	6123      	str	r3, [r4, #16]
 8005e28:	f02b 0304 	bic.w	r3, fp, #4
 8005e2c:	6023      	str	r3, [r4, #0]
 8005e2e:	4633      	mov	r3, r6
 8005e30:	4621      	mov	r1, r4
 8005e32:	4628      	mov	r0, r5
 8005e34:	9700      	str	r7, [sp, #0]
 8005e36:	aa0f      	add	r2, sp, #60	@ 0x3c
 8005e38:	f000 f9d4 	bl	80061e4 <_printf_common>
 8005e3c:	3001      	adds	r0, #1
 8005e3e:	f040 8090 	bne.w	8005f62 <_printf_float+0x1d6>
 8005e42:	f04f 30ff 	mov.w	r0, #4294967295
 8005e46:	b011      	add	sp, #68	@ 0x44
 8005e48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e4c:	4642      	mov	r2, r8
 8005e4e:	464b      	mov	r3, r9
 8005e50:	4640      	mov	r0, r8
 8005e52:	4649      	mov	r1, r9
 8005e54:	f7fa fdda 	bl	8000a0c <__aeabi_dcmpun>
 8005e58:	b148      	cbz	r0, 8005e6e <_printf_float+0xe2>
 8005e5a:	464b      	mov	r3, r9
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	bfb8      	it	lt
 8005e60:	232d      	movlt	r3, #45	@ 0x2d
 8005e62:	4a80      	ldr	r2, [pc, #512]	@ (8006064 <_printf_float+0x2d8>)
 8005e64:	bfb8      	it	lt
 8005e66:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005e6a:	4b7f      	ldr	r3, [pc, #508]	@ (8006068 <_printf_float+0x2dc>)
 8005e6c:	e7d3      	b.n	8005e16 <_printf_float+0x8a>
 8005e6e:	6863      	ldr	r3, [r4, #4]
 8005e70:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8005e74:	1c5a      	adds	r2, r3, #1
 8005e76:	d13f      	bne.n	8005ef8 <_printf_float+0x16c>
 8005e78:	2306      	movs	r3, #6
 8005e7a:	6063      	str	r3, [r4, #4]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8005e82:	6023      	str	r3, [r4, #0]
 8005e84:	9206      	str	r2, [sp, #24]
 8005e86:	aa0e      	add	r2, sp, #56	@ 0x38
 8005e88:	e9cd a204 	strd	sl, r2, [sp, #16]
 8005e8c:	aa0d      	add	r2, sp, #52	@ 0x34
 8005e8e:	9203      	str	r2, [sp, #12]
 8005e90:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8005e94:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005e98:	6863      	ldr	r3, [r4, #4]
 8005e9a:	4642      	mov	r2, r8
 8005e9c:	9300      	str	r3, [sp, #0]
 8005e9e:	4628      	mov	r0, r5
 8005ea0:	464b      	mov	r3, r9
 8005ea2:	910a      	str	r1, [sp, #40]	@ 0x28
 8005ea4:	f7ff fed4 	bl	8005c50 <__cvt>
 8005ea8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005eaa:	4680      	mov	r8, r0
 8005eac:	2947      	cmp	r1, #71	@ 0x47
 8005eae:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8005eb0:	d128      	bne.n	8005f04 <_printf_float+0x178>
 8005eb2:	1cc8      	adds	r0, r1, #3
 8005eb4:	db02      	blt.n	8005ebc <_printf_float+0x130>
 8005eb6:	6863      	ldr	r3, [r4, #4]
 8005eb8:	4299      	cmp	r1, r3
 8005eba:	dd40      	ble.n	8005f3e <_printf_float+0x1b2>
 8005ebc:	f1aa 0a02 	sub.w	sl, sl, #2
 8005ec0:	fa5f fa8a 	uxtb.w	sl, sl
 8005ec4:	4652      	mov	r2, sl
 8005ec6:	3901      	subs	r1, #1
 8005ec8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005ecc:	910d      	str	r1, [sp, #52]	@ 0x34
 8005ece:	f7ff ff23 	bl	8005d18 <__exponent>
 8005ed2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005ed4:	4681      	mov	r9, r0
 8005ed6:	1813      	adds	r3, r2, r0
 8005ed8:	2a01      	cmp	r2, #1
 8005eda:	6123      	str	r3, [r4, #16]
 8005edc:	dc02      	bgt.n	8005ee4 <_printf_float+0x158>
 8005ede:	6822      	ldr	r2, [r4, #0]
 8005ee0:	07d2      	lsls	r2, r2, #31
 8005ee2:	d501      	bpl.n	8005ee8 <_printf_float+0x15c>
 8005ee4:	3301      	adds	r3, #1
 8005ee6:	6123      	str	r3, [r4, #16]
 8005ee8:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d09e      	beq.n	8005e2e <_printf_float+0xa2>
 8005ef0:	232d      	movs	r3, #45	@ 0x2d
 8005ef2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005ef6:	e79a      	b.n	8005e2e <_printf_float+0xa2>
 8005ef8:	2947      	cmp	r1, #71	@ 0x47
 8005efa:	d1bf      	bne.n	8005e7c <_printf_float+0xf0>
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d1bd      	bne.n	8005e7c <_printf_float+0xf0>
 8005f00:	2301      	movs	r3, #1
 8005f02:	e7ba      	b.n	8005e7a <_printf_float+0xee>
 8005f04:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005f08:	d9dc      	bls.n	8005ec4 <_printf_float+0x138>
 8005f0a:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005f0e:	d118      	bne.n	8005f42 <_printf_float+0x1b6>
 8005f10:	2900      	cmp	r1, #0
 8005f12:	6863      	ldr	r3, [r4, #4]
 8005f14:	dd0b      	ble.n	8005f2e <_printf_float+0x1a2>
 8005f16:	6121      	str	r1, [r4, #16]
 8005f18:	b913      	cbnz	r3, 8005f20 <_printf_float+0x194>
 8005f1a:	6822      	ldr	r2, [r4, #0]
 8005f1c:	07d0      	lsls	r0, r2, #31
 8005f1e:	d502      	bpl.n	8005f26 <_printf_float+0x19a>
 8005f20:	3301      	adds	r3, #1
 8005f22:	440b      	add	r3, r1
 8005f24:	6123      	str	r3, [r4, #16]
 8005f26:	f04f 0900 	mov.w	r9, #0
 8005f2a:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005f2c:	e7dc      	b.n	8005ee8 <_printf_float+0x15c>
 8005f2e:	b913      	cbnz	r3, 8005f36 <_printf_float+0x1aa>
 8005f30:	6822      	ldr	r2, [r4, #0]
 8005f32:	07d2      	lsls	r2, r2, #31
 8005f34:	d501      	bpl.n	8005f3a <_printf_float+0x1ae>
 8005f36:	3302      	adds	r3, #2
 8005f38:	e7f4      	b.n	8005f24 <_printf_float+0x198>
 8005f3a:	2301      	movs	r3, #1
 8005f3c:	e7f2      	b.n	8005f24 <_printf_float+0x198>
 8005f3e:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005f42:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005f44:	4299      	cmp	r1, r3
 8005f46:	db05      	blt.n	8005f54 <_printf_float+0x1c8>
 8005f48:	6823      	ldr	r3, [r4, #0]
 8005f4a:	6121      	str	r1, [r4, #16]
 8005f4c:	07d8      	lsls	r0, r3, #31
 8005f4e:	d5ea      	bpl.n	8005f26 <_printf_float+0x19a>
 8005f50:	1c4b      	adds	r3, r1, #1
 8005f52:	e7e7      	b.n	8005f24 <_printf_float+0x198>
 8005f54:	2900      	cmp	r1, #0
 8005f56:	bfcc      	ite	gt
 8005f58:	2201      	movgt	r2, #1
 8005f5a:	f1c1 0202 	rsble	r2, r1, #2
 8005f5e:	4413      	add	r3, r2
 8005f60:	e7e0      	b.n	8005f24 <_printf_float+0x198>
 8005f62:	6823      	ldr	r3, [r4, #0]
 8005f64:	055a      	lsls	r2, r3, #21
 8005f66:	d407      	bmi.n	8005f78 <_printf_float+0x1ec>
 8005f68:	6923      	ldr	r3, [r4, #16]
 8005f6a:	4642      	mov	r2, r8
 8005f6c:	4631      	mov	r1, r6
 8005f6e:	4628      	mov	r0, r5
 8005f70:	47b8      	blx	r7
 8005f72:	3001      	adds	r0, #1
 8005f74:	d12b      	bne.n	8005fce <_printf_float+0x242>
 8005f76:	e764      	b.n	8005e42 <_printf_float+0xb6>
 8005f78:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005f7c:	f240 80dc 	bls.w	8006138 <_printf_float+0x3ac>
 8005f80:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005f84:	2200      	movs	r2, #0
 8005f86:	2300      	movs	r3, #0
 8005f88:	f7fa fd0e 	bl	80009a8 <__aeabi_dcmpeq>
 8005f8c:	2800      	cmp	r0, #0
 8005f8e:	d033      	beq.n	8005ff8 <_printf_float+0x26c>
 8005f90:	2301      	movs	r3, #1
 8005f92:	4631      	mov	r1, r6
 8005f94:	4628      	mov	r0, r5
 8005f96:	4a35      	ldr	r2, [pc, #212]	@ (800606c <_printf_float+0x2e0>)
 8005f98:	47b8      	blx	r7
 8005f9a:	3001      	adds	r0, #1
 8005f9c:	f43f af51 	beq.w	8005e42 <_printf_float+0xb6>
 8005fa0:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8005fa4:	4543      	cmp	r3, r8
 8005fa6:	db02      	blt.n	8005fae <_printf_float+0x222>
 8005fa8:	6823      	ldr	r3, [r4, #0]
 8005faa:	07d8      	lsls	r0, r3, #31
 8005fac:	d50f      	bpl.n	8005fce <_printf_float+0x242>
 8005fae:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005fb2:	4631      	mov	r1, r6
 8005fb4:	4628      	mov	r0, r5
 8005fb6:	47b8      	blx	r7
 8005fb8:	3001      	adds	r0, #1
 8005fba:	f43f af42 	beq.w	8005e42 <_printf_float+0xb6>
 8005fbe:	f04f 0900 	mov.w	r9, #0
 8005fc2:	f108 38ff 	add.w	r8, r8, #4294967295
 8005fc6:	f104 0a1a 	add.w	sl, r4, #26
 8005fca:	45c8      	cmp	r8, r9
 8005fcc:	dc09      	bgt.n	8005fe2 <_printf_float+0x256>
 8005fce:	6823      	ldr	r3, [r4, #0]
 8005fd0:	079b      	lsls	r3, r3, #30
 8005fd2:	f100 8102 	bmi.w	80061da <_printf_float+0x44e>
 8005fd6:	68e0      	ldr	r0, [r4, #12]
 8005fd8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005fda:	4298      	cmp	r0, r3
 8005fdc:	bfb8      	it	lt
 8005fde:	4618      	movlt	r0, r3
 8005fe0:	e731      	b.n	8005e46 <_printf_float+0xba>
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	4652      	mov	r2, sl
 8005fe6:	4631      	mov	r1, r6
 8005fe8:	4628      	mov	r0, r5
 8005fea:	47b8      	blx	r7
 8005fec:	3001      	adds	r0, #1
 8005fee:	f43f af28 	beq.w	8005e42 <_printf_float+0xb6>
 8005ff2:	f109 0901 	add.w	r9, r9, #1
 8005ff6:	e7e8      	b.n	8005fca <_printf_float+0x23e>
 8005ff8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	dc38      	bgt.n	8006070 <_printf_float+0x2e4>
 8005ffe:	2301      	movs	r3, #1
 8006000:	4631      	mov	r1, r6
 8006002:	4628      	mov	r0, r5
 8006004:	4a19      	ldr	r2, [pc, #100]	@ (800606c <_printf_float+0x2e0>)
 8006006:	47b8      	blx	r7
 8006008:	3001      	adds	r0, #1
 800600a:	f43f af1a 	beq.w	8005e42 <_printf_float+0xb6>
 800600e:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8006012:	ea59 0303 	orrs.w	r3, r9, r3
 8006016:	d102      	bne.n	800601e <_printf_float+0x292>
 8006018:	6823      	ldr	r3, [r4, #0]
 800601a:	07d9      	lsls	r1, r3, #31
 800601c:	d5d7      	bpl.n	8005fce <_printf_float+0x242>
 800601e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006022:	4631      	mov	r1, r6
 8006024:	4628      	mov	r0, r5
 8006026:	47b8      	blx	r7
 8006028:	3001      	adds	r0, #1
 800602a:	f43f af0a 	beq.w	8005e42 <_printf_float+0xb6>
 800602e:	f04f 0a00 	mov.w	sl, #0
 8006032:	f104 0b1a 	add.w	fp, r4, #26
 8006036:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006038:	425b      	negs	r3, r3
 800603a:	4553      	cmp	r3, sl
 800603c:	dc01      	bgt.n	8006042 <_printf_float+0x2b6>
 800603e:	464b      	mov	r3, r9
 8006040:	e793      	b.n	8005f6a <_printf_float+0x1de>
 8006042:	2301      	movs	r3, #1
 8006044:	465a      	mov	r2, fp
 8006046:	4631      	mov	r1, r6
 8006048:	4628      	mov	r0, r5
 800604a:	47b8      	blx	r7
 800604c:	3001      	adds	r0, #1
 800604e:	f43f aef8 	beq.w	8005e42 <_printf_float+0xb6>
 8006052:	f10a 0a01 	add.w	sl, sl, #1
 8006056:	e7ee      	b.n	8006036 <_printf_float+0x2aa>
 8006058:	7fefffff 	.word	0x7fefffff
 800605c:	08009313 	.word	0x08009313
 8006060:	0800930f 	.word	0x0800930f
 8006064:	0800931b 	.word	0x0800931b
 8006068:	08009317 	.word	0x08009317
 800606c:	0800931f 	.word	0x0800931f
 8006070:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006072:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006076:	4553      	cmp	r3, sl
 8006078:	bfa8      	it	ge
 800607a:	4653      	movge	r3, sl
 800607c:	2b00      	cmp	r3, #0
 800607e:	4699      	mov	r9, r3
 8006080:	dc36      	bgt.n	80060f0 <_printf_float+0x364>
 8006082:	f04f 0b00 	mov.w	fp, #0
 8006086:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800608a:	f104 021a 	add.w	r2, r4, #26
 800608e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006090:	930a      	str	r3, [sp, #40]	@ 0x28
 8006092:	eba3 0309 	sub.w	r3, r3, r9
 8006096:	455b      	cmp	r3, fp
 8006098:	dc31      	bgt.n	80060fe <_printf_float+0x372>
 800609a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800609c:	459a      	cmp	sl, r3
 800609e:	dc3a      	bgt.n	8006116 <_printf_float+0x38a>
 80060a0:	6823      	ldr	r3, [r4, #0]
 80060a2:	07da      	lsls	r2, r3, #31
 80060a4:	d437      	bmi.n	8006116 <_printf_float+0x38a>
 80060a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80060a8:	ebaa 0903 	sub.w	r9, sl, r3
 80060ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80060ae:	ebaa 0303 	sub.w	r3, sl, r3
 80060b2:	4599      	cmp	r9, r3
 80060b4:	bfa8      	it	ge
 80060b6:	4699      	movge	r9, r3
 80060b8:	f1b9 0f00 	cmp.w	r9, #0
 80060bc:	dc33      	bgt.n	8006126 <_printf_float+0x39a>
 80060be:	f04f 0800 	mov.w	r8, #0
 80060c2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80060c6:	f104 0b1a 	add.w	fp, r4, #26
 80060ca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80060cc:	ebaa 0303 	sub.w	r3, sl, r3
 80060d0:	eba3 0309 	sub.w	r3, r3, r9
 80060d4:	4543      	cmp	r3, r8
 80060d6:	f77f af7a 	ble.w	8005fce <_printf_float+0x242>
 80060da:	2301      	movs	r3, #1
 80060dc:	465a      	mov	r2, fp
 80060de:	4631      	mov	r1, r6
 80060e0:	4628      	mov	r0, r5
 80060e2:	47b8      	blx	r7
 80060e4:	3001      	adds	r0, #1
 80060e6:	f43f aeac 	beq.w	8005e42 <_printf_float+0xb6>
 80060ea:	f108 0801 	add.w	r8, r8, #1
 80060ee:	e7ec      	b.n	80060ca <_printf_float+0x33e>
 80060f0:	4642      	mov	r2, r8
 80060f2:	4631      	mov	r1, r6
 80060f4:	4628      	mov	r0, r5
 80060f6:	47b8      	blx	r7
 80060f8:	3001      	adds	r0, #1
 80060fa:	d1c2      	bne.n	8006082 <_printf_float+0x2f6>
 80060fc:	e6a1      	b.n	8005e42 <_printf_float+0xb6>
 80060fe:	2301      	movs	r3, #1
 8006100:	4631      	mov	r1, r6
 8006102:	4628      	mov	r0, r5
 8006104:	920a      	str	r2, [sp, #40]	@ 0x28
 8006106:	47b8      	blx	r7
 8006108:	3001      	adds	r0, #1
 800610a:	f43f ae9a 	beq.w	8005e42 <_printf_float+0xb6>
 800610e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006110:	f10b 0b01 	add.w	fp, fp, #1
 8006114:	e7bb      	b.n	800608e <_printf_float+0x302>
 8006116:	4631      	mov	r1, r6
 8006118:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800611c:	4628      	mov	r0, r5
 800611e:	47b8      	blx	r7
 8006120:	3001      	adds	r0, #1
 8006122:	d1c0      	bne.n	80060a6 <_printf_float+0x31a>
 8006124:	e68d      	b.n	8005e42 <_printf_float+0xb6>
 8006126:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006128:	464b      	mov	r3, r9
 800612a:	4631      	mov	r1, r6
 800612c:	4628      	mov	r0, r5
 800612e:	4442      	add	r2, r8
 8006130:	47b8      	blx	r7
 8006132:	3001      	adds	r0, #1
 8006134:	d1c3      	bne.n	80060be <_printf_float+0x332>
 8006136:	e684      	b.n	8005e42 <_printf_float+0xb6>
 8006138:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800613c:	f1ba 0f01 	cmp.w	sl, #1
 8006140:	dc01      	bgt.n	8006146 <_printf_float+0x3ba>
 8006142:	07db      	lsls	r3, r3, #31
 8006144:	d536      	bpl.n	80061b4 <_printf_float+0x428>
 8006146:	2301      	movs	r3, #1
 8006148:	4642      	mov	r2, r8
 800614a:	4631      	mov	r1, r6
 800614c:	4628      	mov	r0, r5
 800614e:	47b8      	blx	r7
 8006150:	3001      	adds	r0, #1
 8006152:	f43f ae76 	beq.w	8005e42 <_printf_float+0xb6>
 8006156:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800615a:	4631      	mov	r1, r6
 800615c:	4628      	mov	r0, r5
 800615e:	47b8      	blx	r7
 8006160:	3001      	adds	r0, #1
 8006162:	f43f ae6e 	beq.w	8005e42 <_printf_float+0xb6>
 8006166:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800616a:	2200      	movs	r2, #0
 800616c:	2300      	movs	r3, #0
 800616e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006172:	f7fa fc19 	bl	80009a8 <__aeabi_dcmpeq>
 8006176:	b9c0      	cbnz	r0, 80061aa <_printf_float+0x41e>
 8006178:	4653      	mov	r3, sl
 800617a:	f108 0201 	add.w	r2, r8, #1
 800617e:	4631      	mov	r1, r6
 8006180:	4628      	mov	r0, r5
 8006182:	47b8      	blx	r7
 8006184:	3001      	adds	r0, #1
 8006186:	d10c      	bne.n	80061a2 <_printf_float+0x416>
 8006188:	e65b      	b.n	8005e42 <_printf_float+0xb6>
 800618a:	2301      	movs	r3, #1
 800618c:	465a      	mov	r2, fp
 800618e:	4631      	mov	r1, r6
 8006190:	4628      	mov	r0, r5
 8006192:	47b8      	blx	r7
 8006194:	3001      	adds	r0, #1
 8006196:	f43f ae54 	beq.w	8005e42 <_printf_float+0xb6>
 800619a:	f108 0801 	add.w	r8, r8, #1
 800619e:	45d0      	cmp	r8, sl
 80061a0:	dbf3      	blt.n	800618a <_printf_float+0x3fe>
 80061a2:	464b      	mov	r3, r9
 80061a4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80061a8:	e6e0      	b.n	8005f6c <_printf_float+0x1e0>
 80061aa:	f04f 0800 	mov.w	r8, #0
 80061ae:	f104 0b1a 	add.w	fp, r4, #26
 80061b2:	e7f4      	b.n	800619e <_printf_float+0x412>
 80061b4:	2301      	movs	r3, #1
 80061b6:	4642      	mov	r2, r8
 80061b8:	e7e1      	b.n	800617e <_printf_float+0x3f2>
 80061ba:	2301      	movs	r3, #1
 80061bc:	464a      	mov	r2, r9
 80061be:	4631      	mov	r1, r6
 80061c0:	4628      	mov	r0, r5
 80061c2:	47b8      	blx	r7
 80061c4:	3001      	adds	r0, #1
 80061c6:	f43f ae3c 	beq.w	8005e42 <_printf_float+0xb6>
 80061ca:	f108 0801 	add.w	r8, r8, #1
 80061ce:	68e3      	ldr	r3, [r4, #12]
 80061d0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80061d2:	1a5b      	subs	r3, r3, r1
 80061d4:	4543      	cmp	r3, r8
 80061d6:	dcf0      	bgt.n	80061ba <_printf_float+0x42e>
 80061d8:	e6fd      	b.n	8005fd6 <_printf_float+0x24a>
 80061da:	f04f 0800 	mov.w	r8, #0
 80061de:	f104 0919 	add.w	r9, r4, #25
 80061e2:	e7f4      	b.n	80061ce <_printf_float+0x442>

080061e4 <_printf_common>:
 80061e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061e8:	4616      	mov	r6, r2
 80061ea:	4698      	mov	r8, r3
 80061ec:	688a      	ldr	r2, [r1, #8]
 80061ee:	690b      	ldr	r3, [r1, #16]
 80061f0:	4607      	mov	r7, r0
 80061f2:	4293      	cmp	r3, r2
 80061f4:	bfb8      	it	lt
 80061f6:	4613      	movlt	r3, r2
 80061f8:	6033      	str	r3, [r6, #0]
 80061fa:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80061fe:	460c      	mov	r4, r1
 8006200:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006204:	b10a      	cbz	r2, 800620a <_printf_common+0x26>
 8006206:	3301      	adds	r3, #1
 8006208:	6033      	str	r3, [r6, #0]
 800620a:	6823      	ldr	r3, [r4, #0]
 800620c:	0699      	lsls	r1, r3, #26
 800620e:	bf42      	ittt	mi
 8006210:	6833      	ldrmi	r3, [r6, #0]
 8006212:	3302      	addmi	r3, #2
 8006214:	6033      	strmi	r3, [r6, #0]
 8006216:	6825      	ldr	r5, [r4, #0]
 8006218:	f015 0506 	ands.w	r5, r5, #6
 800621c:	d106      	bne.n	800622c <_printf_common+0x48>
 800621e:	f104 0a19 	add.w	sl, r4, #25
 8006222:	68e3      	ldr	r3, [r4, #12]
 8006224:	6832      	ldr	r2, [r6, #0]
 8006226:	1a9b      	subs	r3, r3, r2
 8006228:	42ab      	cmp	r3, r5
 800622a:	dc2b      	bgt.n	8006284 <_printf_common+0xa0>
 800622c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006230:	6822      	ldr	r2, [r4, #0]
 8006232:	3b00      	subs	r3, #0
 8006234:	bf18      	it	ne
 8006236:	2301      	movne	r3, #1
 8006238:	0692      	lsls	r2, r2, #26
 800623a:	d430      	bmi.n	800629e <_printf_common+0xba>
 800623c:	4641      	mov	r1, r8
 800623e:	4638      	mov	r0, r7
 8006240:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006244:	47c8      	blx	r9
 8006246:	3001      	adds	r0, #1
 8006248:	d023      	beq.n	8006292 <_printf_common+0xae>
 800624a:	6823      	ldr	r3, [r4, #0]
 800624c:	6922      	ldr	r2, [r4, #16]
 800624e:	f003 0306 	and.w	r3, r3, #6
 8006252:	2b04      	cmp	r3, #4
 8006254:	bf14      	ite	ne
 8006256:	2500      	movne	r5, #0
 8006258:	6833      	ldreq	r3, [r6, #0]
 800625a:	f04f 0600 	mov.w	r6, #0
 800625e:	bf08      	it	eq
 8006260:	68e5      	ldreq	r5, [r4, #12]
 8006262:	f104 041a 	add.w	r4, r4, #26
 8006266:	bf08      	it	eq
 8006268:	1aed      	subeq	r5, r5, r3
 800626a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800626e:	bf08      	it	eq
 8006270:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006274:	4293      	cmp	r3, r2
 8006276:	bfc4      	itt	gt
 8006278:	1a9b      	subgt	r3, r3, r2
 800627a:	18ed      	addgt	r5, r5, r3
 800627c:	42b5      	cmp	r5, r6
 800627e:	d11a      	bne.n	80062b6 <_printf_common+0xd2>
 8006280:	2000      	movs	r0, #0
 8006282:	e008      	b.n	8006296 <_printf_common+0xb2>
 8006284:	2301      	movs	r3, #1
 8006286:	4652      	mov	r2, sl
 8006288:	4641      	mov	r1, r8
 800628a:	4638      	mov	r0, r7
 800628c:	47c8      	blx	r9
 800628e:	3001      	adds	r0, #1
 8006290:	d103      	bne.n	800629a <_printf_common+0xb6>
 8006292:	f04f 30ff 	mov.w	r0, #4294967295
 8006296:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800629a:	3501      	adds	r5, #1
 800629c:	e7c1      	b.n	8006222 <_printf_common+0x3e>
 800629e:	2030      	movs	r0, #48	@ 0x30
 80062a0:	18e1      	adds	r1, r4, r3
 80062a2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80062a6:	1c5a      	adds	r2, r3, #1
 80062a8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80062ac:	4422      	add	r2, r4
 80062ae:	3302      	adds	r3, #2
 80062b0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80062b4:	e7c2      	b.n	800623c <_printf_common+0x58>
 80062b6:	2301      	movs	r3, #1
 80062b8:	4622      	mov	r2, r4
 80062ba:	4641      	mov	r1, r8
 80062bc:	4638      	mov	r0, r7
 80062be:	47c8      	blx	r9
 80062c0:	3001      	adds	r0, #1
 80062c2:	d0e6      	beq.n	8006292 <_printf_common+0xae>
 80062c4:	3601      	adds	r6, #1
 80062c6:	e7d9      	b.n	800627c <_printf_common+0x98>

080062c8 <_printf_i>:
 80062c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80062cc:	7e0f      	ldrb	r7, [r1, #24]
 80062ce:	4691      	mov	r9, r2
 80062d0:	2f78      	cmp	r7, #120	@ 0x78
 80062d2:	4680      	mov	r8, r0
 80062d4:	460c      	mov	r4, r1
 80062d6:	469a      	mov	sl, r3
 80062d8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80062da:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80062de:	d807      	bhi.n	80062f0 <_printf_i+0x28>
 80062e0:	2f62      	cmp	r7, #98	@ 0x62
 80062e2:	d80a      	bhi.n	80062fa <_printf_i+0x32>
 80062e4:	2f00      	cmp	r7, #0
 80062e6:	f000 80d1 	beq.w	800648c <_printf_i+0x1c4>
 80062ea:	2f58      	cmp	r7, #88	@ 0x58
 80062ec:	f000 80b8 	beq.w	8006460 <_printf_i+0x198>
 80062f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80062f4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80062f8:	e03a      	b.n	8006370 <_printf_i+0xa8>
 80062fa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80062fe:	2b15      	cmp	r3, #21
 8006300:	d8f6      	bhi.n	80062f0 <_printf_i+0x28>
 8006302:	a101      	add	r1, pc, #4	@ (adr r1, 8006308 <_printf_i+0x40>)
 8006304:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006308:	08006361 	.word	0x08006361
 800630c:	08006375 	.word	0x08006375
 8006310:	080062f1 	.word	0x080062f1
 8006314:	080062f1 	.word	0x080062f1
 8006318:	080062f1 	.word	0x080062f1
 800631c:	080062f1 	.word	0x080062f1
 8006320:	08006375 	.word	0x08006375
 8006324:	080062f1 	.word	0x080062f1
 8006328:	080062f1 	.word	0x080062f1
 800632c:	080062f1 	.word	0x080062f1
 8006330:	080062f1 	.word	0x080062f1
 8006334:	08006473 	.word	0x08006473
 8006338:	0800639f 	.word	0x0800639f
 800633c:	0800642d 	.word	0x0800642d
 8006340:	080062f1 	.word	0x080062f1
 8006344:	080062f1 	.word	0x080062f1
 8006348:	08006495 	.word	0x08006495
 800634c:	080062f1 	.word	0x080062f1
 8006350:	0800639f 	.word	0x0800639f
 8006354:	080062f1 	.word	0x080062f1
 8006358:	080062f1 	.word	0x080062f1
 800635c:	08006435 	.word	0x08006435
 8006360:	6833      	ldr	r3, [r6, #0]
 8006362:	1d1a      	adds	r2, r3, #4
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	6032      	str	r2, [r6, #0]
 8006368:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800636c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006370:	2301      	movs	r3, #1
 8006372:	e09c      	b.n	80064ae <_printf_i+0x1e6>
 8006374:	6833      	ldr	r3, [r6, #0]
 8006376:	6820      	ldr	r0, [r4, #0]
 8006378:	1d19      	adds	r1, r3, #4
 800637a:	6031      	str	r1, [r6, #0]
 800637c:	0606      	lsls	r6, r0, #24
 800637e:	d501      	bpl.n	8006384 <_printf_i+0xbc>
 8006380:	681d      	ldr	r5, [r3, #0]
 8006382:	e003      	b.n	800638c <_printf_i+0xc4>
 8006384:	0645      	lsls	r5, r0, #25
 8006386:	d5fb      	bpl.n	8006380 <_printf_i+0xb8>
 8006388:	f9b3 5000 	ldrsh.w	r5, [r3]
 800638c:	2d00      	cmp	r5, #0
 800638e:	da03      	bge.n	8006398 <_printf_i+0xd0>
 8006390:	232d      	movs	r3, #45	@ 0x2d
 8006392:	426d      	negs	r5, r5
 8006394:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006398:	230a      	movs	r3, #10
 800639a:	4858      	ldr	r0, [pc, #352]	@ (80064fc <_printf_i+0x234>)
 800639c:	e011      	b.n	80063c2 <_printf_i+0xfa>
 800639e:	6821      	ldr	r1, [r4, #0]
 80063a0:	6833      	ldr	r3, [r6, #0]
 80063a2:	0608      	lsls	r0, r1, #24
 80063a4:	f853 5b04 	ldr.w	r5, [r3], #4
 80063a8:	d402      	bmi.n	80063b0 <_printf_i+0xe8>
 80063aa:	0649      	lsls	r1, r1, #25
 80063ac:	bf48      	it	mi
 80063ae:	b2ad      	uxthmi	r5, r5
 80063b0:	2f6f      	cmp	r7, #111	@ 0x6f
 80063b2:	6033      	str	r3, [r6, #0]
 80063b4:	bf14      	ite	ne
 80063b6:	230a      	movne	r3, #10
 80063b8:	2308      	moveq	r3, #8
 80063ba:	4850      	ldr	r0, [pc, #320]	@ (80064fc <_printf_i+0x234>)
 80063bc:	2100      	movs	r1, #0
 80063be:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80063c2:	6866      	ldr	r6, [r4, #4]
 80063c4:	2e00      	cmp	r6, #0
 80063c6:	60a6      	str	r6, [r4, #8]
 80063c8:	db05      	blt.n	80063d6 <_printf_i+0x10e>
 80063ca:	6821      	ldr	r1, [r4, #0]
 80063cc:	432e      	orrs	r6, r5
 80063ce:	f021 0104 	bic.w	r1, r1, #4
 80063d2:	6021      	str	r1, [r4, #0]
 80063d4:	d04b      	beq.n	800646e <_printf_i+0x1a6>
 80063d6:	4616      	mov	r6, r2
 80063d8:	fbb5 f1f3 	udiv	r1, r5, r3
 80063dc:	fb03 5711 	mls	r7, r3, r1, r5
 80063e0:	5dc7      	ldrb	r7, [r0, r7]
 80063e2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80063e6:	462f      	mov	r7, r5
 80063e8:	42bb      	cmp	r3, r7
 80063ea:	460d      	mov	r5, r1
 80063ec:	d9f4      	bls.n	80063d8 <_printf_i+0x110>
 80063ee:	2b08      	cmp	r3, #8
 80063f0:	d10b      	bne.n	800640a <_printf_i+0x142>
 80063f2:	6823      	ldr	r3, [r4, #0]
 80063f4:	07df      	lsls	r7, r3, #31
 80063f6:	d508      	bpl.n	800640a <_printf_i+0x142>
 80063f8:	6923      	ldr	r3, [r4, #16]
 80063fa:	6861      	ldr	r1, [r4, #4]
 80063fc:	4299      	cmp	r1, r3
 80063fe:	bfde      	ittt	le
 8006400:	2330      	movle	r3, #48	@ 0x30
 8006402:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006406:	f106 36ff 	addle.w	r6, r6, #4294967295
 800640a:	1b92      	subs	r2, r2, r6
 800640c:	6122      	str	r2, [r4, #16]
 800640e:	464b      	mov	r3, r9
 8006410:	4621      	mov	r1, r4
 8006412:	4640      	mov	r0, r8
 8006414:	f8cd a000 	str.w	sl, [sp]
 8006418:	aa03      	add	r2, sp, #12
 800641a:	f7ff fee3 	bl	80061e4 <_printf_common>
 800641e:	3001      	adds	r0, #1
 8006420:	d14a      	bne.n	80064b8 <_printf_i+0x1f0>
 8006422:	f04f 30ff 	mov.w	r0, #4294967295
 8006426:	b004      	add	sp, #16
 8006428:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800642c:	6823      	ldr	r3, [r4, #0]
 800642e:	f043 0320 	orr.w	r3, r3, #32
 8006432:	6023      	str	r3, [r4, #0]
 8006434:	2778      	movs	r7, #120	@ 0x78
 8006436:	4832      	ldr	r0, [pc, #200]	@ (8006500 <_printf_i+0x238>)
 8006438:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800643c:	6823      	ldr	r3, [r4, #0]
 800643e:	6831      	ldr	r1, [r6, #0]
 8006440:	061f      	lsls	r7, r3, #24
 8006442:	f851 5b04 	ldr.w	r5, [r1], #4
 8006446:	d402      	bmi.n	800644e <_printf_i+0x186>
 8006448:	065f      	lsls	r7, r3, #25
 800644a:	bf48      	it	mi
 800644c:	b2ad      	uxthmi	r5, r5
 800644e:	6031      	str	r1, [r6, #0]
 8006450:	07d9      	lsls	r1, r3, #31
 8006452:	bf44      	itt	mi
 8006454:	f043 0320 	orrmi.w	r3, r3, #32
 8006458:	6023      	strmi	r3, [r4, #0]
 800645a:	b11d      	cbz	r5, 8006464 <_printf_i+0x19c>
 800645c:	2310      	movs	r3, #16
 800645e:	e7ad      	b.n	80063bc <_printf_i+0xf4>
 8006460:	4826      	ldr	r0, [pc, #152]	@ (80064fc <_printf_i+0x234>)
 8006462:	e7e9      	b.n	8006438 <_printf_i+0x170>
 8006464:	6823      	ldr	r3, [r4, #0]
 8006466:	f023 0320 	bic.w	r3, r3, #32
 800646a:	6023      	str	r3, [r4, #0]
 800646c:	e7f6      	b.n	800645c <_printf_i+0x194>
 800646e:	4616      	mov	r6, r2
 8006470:	e7bd      	b.n	80063ee <_printf_i+0x126>
 8006472:	6833      	ldr	r3, [r6, #0]
 8006474:	6825      	ldr	r5, [r4, #0]
 8006476:	1d18      	adds	r0, r3, #4
 8006478:	6961      	ldr	r1, [r4, #20]
 800647a:	6030      	str	r0, [r6, #0]
 800647c:	062e      	lsls	r6, r5, #24
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	d501      	bpl.n	8006486 <_printf_i+0x1be>
 8006482:	6019      	str	r1, [r3, #0]
 8006484:	e002      	b.n	800648c <_printf_i+0x1c4>
 8006486:	0668      	lsls	r0, r5, #25
 8006488:	d5fb      	bpl.n	8006482 <_printf_i+0x1ba>
 800648a:	8019      	strh	r1, [r3, #0]
 800648c:	2300      	movs	r3, #0
 800648e:	4616      	mov	r6, r2
 8006490:	6123      	str	r3, [r4, #16]
 8006492:	e7bc      	b.n	800640e <_printf_i+0x146>
 8006494:	6833      	ldr	r3, [r6, #0]
 8006496:	2100      	movs	r1, #0
 8006498:	1d1a      	adds	r2, r3, #4
 800649a:	6032      	str	r2, [r6, #0]
 800649c:	681e      	ldr	r6, [r3, #0]
 800649e:	6862      	ldr	r2, [r4, #4]
 80064a0:	4630      	mov	r0, r6
 80064a2:	f000 f9e8 	bl	8006876 <memchr>
 80064a6:	b108      	cbz	r0, 80064ac <_printf_i+0x1e4>
 80064a8:	1b80      	subs	r0, r0, r6
 80064aa:	6060      	str	r0, [r4, #4]
 80064ac:	6863      	ldr	r3, [r4, #4]
 80064ae:	6123      	str	r3, [r4, #16]
 80064b0:	2300      	movs	r3, #0
 80064b2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80064b6:	e7aa      	b.n	800640e <_printf_i+0x146>
 80064b8:	4632      	mov	r2, r6
 80064ba:	4649      	mov	r1, r9
 80064bc:	4640      	mov	r0, r8
 80064be:	6923      	ldr	r3, [r4, #16]
 80064c0:	47d0      	blx	sl
 80064c2:	3001      	adds	r0, #1
 80064c4:	d0ad      	beq.n	8006422 <_printf_i+0x15a>
 80064c6:	6823      	ldr	r3, [r4, #0]
 80064c8:	079b      	lsls	r3, r3, #30
 80064ca:	d413      	bmi.n	80064f4 <_printf_i+0x22c>
 80064cc:	68e0      	ldr	r0, [r4, #12]
 80064ce:	9b03      	ldr	r3, [sp, #12]
 80064d0:	4298      	cmp	r0, r3
 80064d2:	bfb8      	it	lt
 80064d4:	4618      	movlt	r0, r3
 80064d6:	e7a6      	b.n	8006426 <_printf_i+0x15e>
 80064d8:	2301      	movs	r3, #1
 80064da:	4632      	mov	r2, r6
 80064dc:	4649      	mov	r1, r9
 80064de:	4640      	mov	r0, r8
 80064e0:	47d0      	blx	sl
 80064e2:	3001      	adds	r0, #1
 80064e4:	d09d      	beq.n	8006422 <_printf_i+0x15a>
 80064e6:	3501      	adds	r5, #1
 80064e8:	68e3      	ldr	r3, [r4, #12]
 80064ea:	9903      	ldr	r1, [sp, #12]
 80064ec:	1a5b      	subs	r3, r3, r1
 80064ee:	42ab      	cmp	r3, r5
 80064f0:	dcf2      	bgt.n	80064d8 <_printf_i+0x210>
 80064f2:	e7eb      	b.n	80064cc <_printf_i+0x204>
 80064f4:	2500      	movs	r5, #0
 80064f6:	f104 0619 	add.w	r6, r4, #25
 80064fa:	e7f5      	b.n	80064e8 <_printf_i+0x220>
 80064fc:	08009321 	.word	0x08009321
 8006500:	08009332 	.word	0x08009332

08006504 <std>:
 8006504:	2300      	movs	r3, #0
 8006506:	b510      	push	{r4, lr}
 8006508:	4604      	mov	r4, r0
 800650a:	e9c0 3300 	strd	r3, r3, [r0]
 800650e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006512:	6083      	str	r3, [r0, #8]
 8006514:	8181      	strh	r1, [r0, #12]
 8006516:	6643      	str	r3, [r0, #100]	@ 0x64
 8006518:	81c2      	strh	r2, [r0, #14]
 800651a:	6183      	str	r3, [r0, #24]
 800651c:	4619      	mov	r1, r3
 800651e:	2208      	movs	r2, #8
 8006520:	305c      	adds	r0, #92	@ 0x5c
 8006522:	f000 f916 	bl	8006752 <memset>
 8006526:	4b0d      	ldr	r3, [pc, #52]	@ (800655c <std+0x58>)
 8006528:	6224      	str	r4, [r4, #32]
 800652a:	6263      	str	r3, [r4, #36]	@ 0x24
 800652c:	4b0c      	ldr	r3, [pc, #48]	@ (8006560 <std+0x5c>)
 800652e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006530:	4b0c      	ldr	r3, [pc, #48]	@ (8006564 <std+0x60>)
 8006532:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006534:	4b0c      	ldr	r3, [pc, #48]	@ (8006568 <std+0x64>)
 8006536:	6323      	str	r3, [r4, #48]	@ 0x30
 8006538:	4b0c      	ldr	r3, [pc, #48]	@ (800656c <std+0x68>)
 800653a:	429c      	cmp	r4, r3
 800653c:	d006      	beq.n	800654c <std+0x48>
 800653e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006542:	4294      	cmp	r4, r2
 8006544:	d002      	beq.n	800654c <std+0x48>
 8006546:	33d0      	adds	r3, #208	@ 0xd0
 8006548:	429c      	cmp	r4, r3
 800654a:	d105      	bne.n	8006558 <std+0x54>
 800654c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006550:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006554:	f000 b98c 	b.w	8006870 <__retarget_lock_init_recursive>
 8006558:	bd10      	pop	{r4, pc}
 800655a:	bf00      	nop
 800655c:	080066cd 	.word	0x080066cd
 8006560:	080066ef 	.word	0x080066ef
 8006564:	08006727 	.word	0x08006727
 8006568:	0800674b 	.word	0x0800674b
 800656c:	20000760 	.word	0x20000760

08006570 <stdio_exit_handler>:
 8006570:	4a02      	ldr	r2, [pc, #8]	@ (800657c <stdio_exit_handler+0xc>)
 8006572:	4903      	ldr	r1, [pc, #12]	@ (8006580 <stdio_exit_handler+0x10>)
 8006574:	4803      	ldr	r0, [pc, #12]	@ (8006584 <stdio_exit_handler+0x14>)
 8006576:	f000 b869 	b.w	800664c <_fwalk_sglue>
 800657a:	bf00      	nop
 800657c:	20000020 	.word	0x20000020
 8006580:	080081f1 	.word	0x080081f1
 8006584:	20000030 	.word	0x20000030

08006588 <cleanup_stdio>:
 8006588:	6841      	ldr	r1, [r0, #4]
 800658a:	4b0c      	ldr	r3, [pc, #48]	@ (80065bc <cleanup_stdio+0x34>)
 800658c:	b510      	push	{r4, lr}
 800658e:	4299      	cmp	r1, r3
 8006590:	4604      	mov	r4, r0
 8006592:	d001      	beq.n	8006598 <cleanup_stdio+0x10>
 8006594:	f001 fe2c 	bl	80081f0 <_fflush_r>
 8006598:	68a1      	ldr	r1, [r4, #8]
 800659a:	4b09      	ldr	r3, [pc, #36]	@ (80065c0 <cleanup_stdio+0x38>)
 800659c:	4299      	cmp	r1, r3
 800659e:	d002      	beq.n	80065a6 <cleanup_stdio+0x1e>
 80065a0:	4620      	mov	r0, r4
 80065a2:	f001 fe25 	bl	80081f0 <_fflush_r>
 80065a6:	68e1      	ldr	r1, [r4, #12]
 80065a8:	4b06      	ldr	r3, [pc, #24]	@ (80065c4 <cleanup_stdio+0x3c>)
 80065aa:	4299      	cmp	r1, r3
 80065ac:	d004      	beq.n	80065b8 <cleanup_stdio+0x30>
 80065ae:	4620      	mov	r0, r4
 80065b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065b4:	f001 be1c 	b.w	80081f0 <_fflush_r>
 80065b8:	bd10      	pop	{r4, pc}
 80065ba:	bf00      	nop
 80065bc:	20000760 	.word	0x20000760
 80065c0:	200007c8 	.word	0x200007c8
 80065c4:	20000830 	.word	0x20000830

080065c8 <global_stdio_init.part.0>:
 80065c8:	b510      	push	{r4, lr}
 80065ca:	4b0b      	ldr	r3, [pc, #44]	@ (80065f8 <global_stdio_init.part.0+0x30>)
 80065cc:	4c0b      	ldr	r4, [pc, #44]	@ (80065fc <global_stdio_init.part.0+0x34>)
 80065ce:	4a0c      	ldr	r2, [pc, #48]	@ (8006600 <global_stdio_init.part.0+0x38>)
 80065d0:	4620      	mov	r0, r4
 80065d2:	601a      	str	r2, [r3, #0]
 80065d4:	2104      	movs	r1, #4
 80065d6:	2200      	movs	r2, #0
 80065d8:	f7ff ff94 	bl	8006504 <std>
 80065dc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80065e0:	2201      	movs	r2, #1
 80065e2:	2109      	movs	r1, #9
 80065e4:	f7ff ff8e 	bl	8006504 <std>
 80065e8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80065ec:	2202      	movs	r2, #2
 80065ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065f2:	2112      	movs	r1, #18
 80065f4:	f7ff bf86 	b.w	8006504 <std>
 80065f8:	20000898 	.word	0x20000898
 80065fc:	20000760 	.word	0x20000760
 8006600:	08006571 	.word	0x08006571

08006604 <__sfp_lock_acquire>:
 8006604:	4801      	ldr	r0, [pc, #4]	@ (800660c <__sfp_lock_acquire+0x8>)
 8006606:	f000 b934 	b.w	8006872 <__retarget_lock_acquire_recursive>
 800660a:	bf00      	nop
 800660c:	200008a1 	.word	0x200008a1

08006610 <__sfp_lock_release>:
 8006610:	4801      	ldr	r0, [pc, #4]	@ (8006618 <__sfp_lock_release+0x8>)
 8006612:	f000 b92f 	b.w	8006874 <__retarget_lock_release_recursive>
 8006616:	bf00      	nop
 8006618:	200008a1 	.word	0x200008a1

0800661c <__sinit>:
 800661c:	b510      	push	{r4, lr}
 800661e:	4604      	mov	r4, r0
 8006620:	f7ff fff0 	bl	8006604 <__sfp_lock_acquire>
 8006624:	6a23      	ldr	r3, [r4, #32]
 8006626:	b11b      	cbz	r3, 8006630 <__sinit+0x14>
 8006628:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800662c:	f7ff bff0 	b.w	8006610 <__sfp_lock_release>
 8006630:	4b04      	ldr	r3, [pc, #16]	@ (8006644 <__sinit+0x28>)
 8006632:	6223      	str	r3, [r4, #32]
 8006634:	4b04      	ldr	r3, [pc, #16]	@ (8006648 <__sinit+0x2c>)
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d1f5      	bne.n	8006628 <__sinit+0xc>
 800663c:	f7ff ffc4 	bl	80065c8 <global_stdio_init.part.0>
 8006640:	e7f2      	b.n	8006628 <__sinit+0xc>
 8006642:	bf00      	nop
 8006644:	08006589 	.word	0x08006589
 8006648:	20000898 	.word	0x20000898

0800664c <_fwalk_sglue>:
 800664c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006650:	4607      	mov	r7, r0
 8006652:	4688      	mov	r8, r1
 8006654:	4614      	mov	r4, r2
 8006656:	2600      	movs	r6, #0
 8006658:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800665c:	f1b9 0901 	subs.w	r9, r9, #1
 8006660:	d505      	bpl.n	800666e <_fwalk_sglue+0x22>
 8006662:	6824      	ldr	r4, [r4, #0]
 8006664:	2c00      	cmp	r4, #0
 8006666:	d1f7      	bne.n	8006658 <_fwalk_sglue+0xc>
 8006668:	4630      	mov	r0, r6
 800666a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800666e:	89ab      	ldrh	r3, [r5, #12]
 8006670:	2b01      	cmp	r3, #1
 8006672:	d907      	bls.n	8006684 <_fwalk_sglue+0x38>
 8006674:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006678:	3301      	adds	r3, #1
 800667a:	d003      	beq.n	8006684 <_fwalk_sglue+0x38>
 800667c:	4629      	mov	r1, r5
 800667e:	4638      	mov	r0, r7
 8006680:	47c0      	blx	r8
 8006682:	4306      	orrs	r6, r0
 8006684:	3568      	adds	r5, #104	@ 0x68
 8006686:	e7e9      	b.n	800665c <_fwalk_sglue+0x10>

08006688 <siprintf>:
 8006688:	b40e      	push	{r1, r2, r3}
 800668a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800668e:	b510      	push	{r4, lr}
 8006690:	2400      	movs	r4, #0
 8006692:	b09d      	sub	sp, #116	@ 0x74
 8006694:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006696:	9002      	str	r0, [sp, #8]
 8006698:	9006      	str	r0, [sp, #24]
 800669a:	9107      	str	r1, [sp, #28]
 800669c:	9104      	str	r1, [sp, #16]
 800669e:	4809      	ldr	r0, [pc, #36]	@ (80066c4 <siprintf+0x3c>)
 80066a0:	4909      	ldr	r1, [pc, #36]	@ (80066c8 <siprintf+0x40>)
 80066a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80066a6:	9105      	str	r1, [sp, #20]
 80066a8:	6800      	ldr	r0, [r0, #0]
 80066aa:	a902      	add	r1, sp, #8
 80066ac:	9301      	str	r3, [sp, #4]
 80066ae:	941b      	str	r4, [sp, #108]	@ 0x6c
 80066b0:	f001 fc22 	bl	8007ef8 <_svfiprintf_r>
 80066b4:	9b02      	ldr	r3, [sp, #8]
 80066b6:	701c      	strb	r4, [r3, #0]
 80066b8:	b01d      	add	sp, #116	@ 0x74
 80066ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066be:	b003      	add	sp, #12
 80066c0:	4770      	bx	lr
 80066c2:	bf00      	nop
 80066c4:	2000002c 	.word	0x2000002c
 80066c8:	ffff0208 	.word	0xffff0208

080066cc <__sread>:
 80066cc:	b510      	push	{r4, lr}
 80066ce:	460c      	mov	r4, r1
 80066d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066d4:	f000 f87e 	bl	80067d4 <_read_r>
 80066d8:	2800      	cmp	r0, #0
 80066da:	bfab      	itete	ge
 80066dc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80066de:	89a3      	ldrhlt	r3, [r4, #12]
 80066e0:	181b      	addge	r3, r3, r0
 80066e2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80066e6:	bfac      	ite	ge
 80066e8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80066ea:	81a3      	strhlt	r3, [r4, #12]
 80066ec:	bd10      	pop	{r4, pc}

080066ee <__swrite>:
 80066ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066f2:	461f      	mov	r7, r3
 80066f4:	898b      	ldrh	r3, [r1, #12]
 80066f6:	4605      	mov	r5, r0
 80066f8:	05db      	lsls	r3, r3, #23
 80066fa:	460c      	mov	r4, r1
 80066fc:	4616      	mov	r6, r2
 80066fe:	d505      	bpl.n	800670c <__swrite+0x1e>
 8006700:	2302      	movs	r3, #2
 8006702:	2200      	movs	r2, #0
 8006704:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006708:	f000 f852 	bl	80067b0 <_lseek_r>
 800670c:	89a3      	ldrh	r3, [r4, #12]
 800670e:	4632      	mov	r2, r6
 8006710:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006714:	81a3      	strh	r3, [r4, #12]
 8006716:	4628      	mov	r0, r5
 8006718:	463b      	mov	r3, r7
 800671a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800671e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006722:	f000 b869 	b.w	80067f8 <_write_r>

08006726 <__sseek>:
 8006726:	b510      	push	{r4, lr}
 8006728:	460c      	mov	r4, r1
 800672a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800672e:	f000 f83f 	bl	80067b0 <_lseek_r>
 8006732:	1c43      	adds	r3, r0, #1
 8006734:	89a3      	ldrh	r3, [r4, #12]
 8006736:	bf15      	itete	ne
 8006738:	6560      	strne	r0, [r4, #84]	@ 0x54
 800673a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800673e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006742:	81a3      	strheq	r3, [r4, #12]
 8006744:	bf18      	it	ne
 8006746:	81a3      	strhne	r3, [r4, #12]
 8006748:	bd10      	pop	{r4, pc}

0800674a <__sclose>:
 800674a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800674e:	f000 b81f 	b.w	8006790 <_close_r>

08006752 <memset>:
 8006752:	4603      	mov	r3, r0
 8006754:	4402      	add	r2, r0
 8006756:	4293      	cmp	r3, r2
 8006758:	d100      	bne.n	800675c <memset+0xa>
 800675a:	4770      	bx	lr
 800675c:	f803 1b01 	strb.w	r1, [r3], #1
 8006760:	e7f9      	b.n	8006756 <memset+0x4>

08006762 <strncmp>:
 8006762:	b510      	push	{r4, lr}
 8006764:	b16a      	cbz	r2, 8006782 <strncmp+0x20>
 8006766:	3901      	subs	r1, #1
 8006768:	1884      	adds	r4, r0, r2
 800676a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800676e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8006772:	429a      	cmp	r2, r3
 8006774:	d103      	bne.n	800677e <strncmp+0x1c>
 8006776:	42a0      	cmp	r0, r4
 8006778:	d001      	beq.n	800677e <strncmp+0x1c>
 800677a:	2a00      	cmp	r2, #0
 800677c:	d1f5      	bne.n	800676a <strncmp+0x8>
 800677e:	1ad0      	subs	r0, r2, r3
 8006780:	bd10      	pop	{r4, pc}
 8006782:	4610      	mov	r0, r2
 8006784:	e7fc      	b.n	8006780 <strncmp+0x1e>
	...

08006788 <_localeconv_r>:
 8006788:	4800      	ldr	r0, [pc, #0]	@ (800678c <_localeconv_r+0x4>)
 800678a:	4770      	bx	lr
 800678c:	2000016c 	.word	0x2000016c

08006790 <_close_r>:
 8006790:	b538      	push	{r3, r4, r5, lr}
 8006792:	2300      	movs	r3, #0
 8006794:	4d05      	ldr	r5, [pc, #20]	@ (80067ac <_close_r+0x1c>)
 8006796:	4604      	mov	r4, r0
 8006798:	4608      	mov	r0, r1
 800679a:	602b      	str	r3, [r5, #0]
 800679c:	f7fb fca3 	bl	80020e6 <_close>
 80067a0:	1c43      	adds	r3, r0, #1
 80067a2:	d102      	bne.n	80067aa <_close_r+0x1a>
 80067a4:	682b      	ldr	r3, [r5, #0]
 80067a6:	b103      	cbz	r3, 80067aa <_close_r+0x1a>
 80067a8:	6023      	str	r3, [r4, #0]
 80067aa:	bd38      	pop	{r3, r4, r5, pc}
 80067ac:	2000089c 	.word	0x2000089c

080067b0 <_lseek_r>:
 80067b0:	b538      	push	{r3, r4, r5, lr}
 80067b2:	4604      	mov	r4, r0
 80067b4:	4608      	mov	r0, r1
 80067b6:	4611      	mov	r1, r2
 80067b8:	2200      	movs	r2, #0
 80067ba:	4d05      	ldr	r5, [pc, #20]	@ (80067d0 <_lseek_r+0x20>)
 80067bc:	602a      	str	r2, [r5, #0]
 80067be:	461a      	mov	r2, r3
 80067c0:	f7fb fcb5 	bl	800212e <_lseek>
 80067c4:	1c43      	adds	r3, r0, #1
 80067c6:	d102      	bne.n	80067ce <_lseek_r+0x1e>
 80067c8:	682b      	ldr	r3, [r5, #0]
 80067ca:	b103      	cbz	r3, 80067ce <_lseek_r+0x1e>
 80067cc:	6023      	str	r3, [r4, #0]
 80067ce:	bd38      	pop	{r3, r4, r5, pc}
 80067d0:	2000089c 	.word	0x2000089c

080067d4 <_read_r>:
 80067d4:	b538      	push	{r3, r4, r5, lr}
 80067d6:	4604      	mov	r4, r0
 80067d8:	4608      	mov	r0, r1
 80067da:	4611      	mov	r1, r2
 80067dc:	2200      	movs	r2, #0
 80067de:	4d05      	ldr	r5, [pc, #20]	@ (80067f4 <_read_r+0x20>)
 80067e0:	602a      	str	r2, [r5, #0]
 80067e2:	461a      	mov	r2, r3
 80067e4:	f7fb fc46 	bl	8002074 <_read>
 80067e8:	1c43      	adds	r3, r0, #1
 80067ea:	d102      	bne.n	80067f2 <_read_r+0x1e>
 80067ec:	682b      	ldr	r3, [r5, #0]
 80067ee:	b103      	cbz	r3, 80067f2 <_read_r+0x1e>
 80067f0:	6023      	str	r3, [r4, #0]
 80067f2:	bd38      	pop	{r3, r4, r5, pc}
 80067f4:	2000089c 	.word	0x2000089c

080067f8 <_write_r>:
 80067f8:	b538      	push	{r3, r4, r5, lr}
 80067fa:	4604      	mov	r4, r0
 80067fc:	4608      	mov	r0, r1
 80067fe:	4611      	mov	r1, r2
 8006800:	2200      	movs	r2, #0
 8006802:	4d05      	ldr	r5, [pc, #20]	@ (8006818 <_write_r+0x20>)
 8006804:	602a      	str	r2, [r5, #0]
 8006806:	461a      	mov	r2, r3
 8006808:	f7fb fc51 	bl	80020ae <_write>
 800680c:	1c43      	adds	r3, r0, #1
 800680e:	d102      	bne.n	8006816 <_write_r+0x1e>
 8006810:	682b      	ldr	r3, [r5, #0]
 8006812:	b103      	cbz	r3, 8006816 <_write_r+0x1e>
 8006814:	6023      	str	r3, [r4, #0]
 8006816:	bd38      	pop	{r3, r4, r5, pc}
 8006818:	2000089c 	.word	0x2000089c

0800681c <__errno>:
 800681c:	4b01      	ldr	r3, [pc, #4]	@ (8006824 <__errno+0x8>)
 800681e:	6818      	ldr	r0, [r3, #0]
 8006820:	4770      	bx	lr
 8006822:	bf00      	nop
 8006824:	2000002c 	.word	0x2000002c

08006828 <__libc_init_array>:
 8006828:	b570      	push	{r4, r5, r6, lr}
 800682a:	2600      	movs	r6, #0
 800682c:	4d0c      	ldr	r5, [pc, #48]	@ (8006860 <__libc_init_array+0x38>)
 800682e:	4c0d      	ldr	r4, [pc, #52]	@ (8006864 <__libc_init_array+0x3c>)
 8006830:	1b64      	subs	r4, r4, r5
 8006832:	10a4      	asrs	r4, r4, #2
 8006834:	42a6      	cmp	r6, r4
 8006836:	d109      	bne.n	800684c <__libc_init_array+0x24>
 8006838:	f002 f876 	bl	8008928 <_init>
 800683c:	2600      	movs	r6, #0
 800683e:	4d0a      	ldr	r5, [pc, #40]	@ (8006868 <__libc_init_array+0x40>)
 8006840:	4c0a      	ldr	r4, [pc, #40]	@ (800686c <__libc_init_array+0x44>)
 8006842:	1b64      	subs	r4, r4, r5
 8006844:	10a4      	asrs	r4, r4, #2
 8006846:	42a6      	cmp	r6, r4
 8006848:	d105      	bne.n	8006856 <__libc_init_array+0x2e>
 800684a:	bd70      	pop	{r4, r5, r6, pc}
 800684c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006850:	4798      	blx	r3
 8006852:	3601      	adds	r6, #1
 8006854:	e7ee      	b.n	8006834 <__libc_init_array+0xc>
 8006856:	f855 3b04 	ldr.w	r3, [r5], #4
 800685a:	4798      	blx	r3
 800685c:	3601      	adds	r6, #1
 800685e:	e7f2      	b.n	8006846 <__libc_init_array+0x1e>
 8006860:	08009588 	.word	0x08009588
 8006864:	08009588 	.word	0x08009588
 8006868:	08009588 	.word	0x08009588
 800686c:	0800958c 	.word	0x0800958c

08006870 <__retarget_lock_init_recursive>:
 8006870:	4770      	bx	lr

08006872 <__retarget_lock_acquire_recursive>:
 8006872:	4770      	bx	lr

08006874 <__retarget_lock_release_recursive>:
 8006874:	4770      	bx	lr

08006876 <memchr>:
 8006876:	4603      	mov	r3, r0
 8006878:	b510      	push	{r4, lr}
 800687a:	b2c9      	uxtb	r1, r1
 800687c:	4402      	add	r2, r0
 800687e:	4293      	cmp	r3, r2
 8006880:	4618      	mov	r0, r3
 8006882:	d101      	bne.n	8006888 <memchr+0x12>
 8006884:	2000      	movs	r0, #0
 8006886:	e003      	b.n	8006890 <memchr+0x1a>
 8006888:	7804      	ldrb	r4, [r0, #0]
 800688a:	3301      	adds	r3, #1
 800688c:	428c      	cmp	r4, r1
 800688e:	d1f6      	bne.n	800687e <memchr+0x8>
 8006890:	bd10      	pop	{r4, pc}

08006892 <quorem>:
 8006892:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006896:	6903      	ldr	r3, [r0, #16]
 8006898:	690c      	ldr	r4, [r1, #16]
 800689a:	4607      	mov	r7, r0
 800689c:	42a3      	cmp	r3, r4
 800689e:	db7e      	blt.n	800699e <quorem+0x10c>
 80068a0:	3c01      	subs	r4, #1
 80068a2:	00a3      	lsls	r3, r4, #2
 80068a4:	f100 0514 	add.w	r5, r0, #20
 80068a8:	f101 0814 	add.w	r8, r1, #20
 80068ac:	9300      	str	r3, [sp, #0]
 80068ae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80068b2:	9301      	str	r3, [sp, #4]
 80068b4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80068b8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80068bc:	3301      	adds	r3, #1
 80068be:	429a      	cmp	r2, r3
 80068c0:	fbb2 f6f3 	udiv	r6, r2, r3
 80068c4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80068c8:	d32e      	bcc.n	8006928 <quorem+0x96>
 80068ca:	f04f 0a00 	mov.w	sl, #0
 80068ce:	46c4      	mov	ip, r8
 80068d0:	46ae      	mov	lr, r5
 80068d2:	46d3      	mov	fp, sl
 80068d4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80068d8:	b298      	uxth	r0, r3
 80068da:	fb06 a000 	mla	r0, r6, r0, sl
 80068de:	0c1b      	lsrs	r3, r3, #16
 80068e0:	0c02      	lsrs	r2, r0, #16
 80068e2:	fb06 2303 	mla	r3, r6, r3, r2
 80068e6:	f8de 2000 	ldr.w	r2, [lr]
 80068ea:	b280      	uxth	r0, r0
 80068ec:	b292      	uxth	r2, r2
 80068ee:	1a12      	subs	r2, r2, r0
 80068f0:	445a      	add	r2, fp
 80068f2:	f8de 0000 	ldr.w	r0, [lr]
 80068f6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80068fa:	b29b      	uxth	r3, r3
 80068fc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006900:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006904:	b292      	uxth	r2, r2
 8006906:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800690a:	45e1      	cmp	r9, ip
 800690c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006910:	f84e 2b04 	str.w	r2, [lr], #4
 8006914:	d2de      	bcs.n	80068d4 <quorem+0x42>
 8006916:	9b00      	ldr	r3, [sp, #0]
 8006918:	58eb      	ldr	r3, [r5, r3]
 800691a:	b92b      	cbnz	r3, 8006928 <quorem+0x96>
 800691c:	9b01      	ldr	r3, [sp, #4]
 800691e:	3b04      	subs	r3, #4
 8006920:	429d      	cmp	r5, r3
 8006922:	461a      	mov	r2, r3
 8006924:	d32f      	bcc.n	8006986 <quorem+0xf4>
 8006926:	613c      	str	r4, [r7, #16]
 8006928:	4638      	mov	r0, r7
 800692a:	f001 f981 	bl	8007c30 <__mcmp>
 800692e:	2800      	cmp	r0, #0
 8006930:	db25      	blt.n	800697e <quorem+0xec>
 8006932:	4629      	mov	r1, r5
 8006934:	2000      	movs	r0, #0
 8006936:	f858 2b04 	ldr.w	r2, [r8], #4
 800693a:	f8d1 c000 	ldr.w	ip, [r1]
 800693e:	fa1f fe82 	uxth.w	lr, r2
 8006942:	fa1f f38c 	uxth.w	r3, ip
 8006946:	eba3 030e 	sub.w	r3, r3, lr
 800694a:	4403      	add	r3, r0
 800694c:	0c12      	lsrs	r2, r2, #16
 800694e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006952:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006956:	b29b      	uxth	r3, r3
 8006958:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800695c:	45c1      	cmp	r9, r8
 800695e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006962:	f841 3b04 	str.w	r3, [r1], #4
 8006966:	d2e6      	bcs.n	8006936 <quorem+0xa4>
 8006968:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800696c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006970:	b922      	cbnz	r2, 800697c <quorem+0xea>
 8006972:	3b04      	subs	r3, #4
 8006974:	429d      	cmp	r5, r3
 8006976:	461a      	mov	r2, r3
 8006978:	d30b      	bcc.n	8006992 <quorem+0x100>
 800697a:	613c      	str	r4, [r7, #16]
 800697c:	3601      	adds	r6, #1
 800697e:	4630      	mov	r0, r6
 8006980:	b003      	add	sp, #12
 8006982:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006986:	6812      	ldr	r2, [r2, #0]
 8006988:	3b04      	subs	r3, #4
 800698a:	2a00      	cmp	r2, #0
 800698c:	d1cb      	bne.n	8006926 <quorem+0x94>
 800698e:	3c01      	subs	r4, #1
 8006990:	e7c6      	b.n	8006920 <quorem+0x8e>
 8006992:	6812      	ldr	r2, [r2, #0]
 8006994:	3b04      	subs	r3, #4
 8006996:	2a00      	cmp	r2, #0
 8006998:	d1ef      	bne.n	800697a <quorem+0xe8>
 800699a:	3c01      	subs	r4, #1
 800699c:	e7ea      	b.n	8006974 <quorem+0xe2>
 800699e:	2000      	movs	r0, #0
 80069a0:	e7ee      	b.n	8006980 <quorem+0xee>
 80069a2:	0000      	movs	r0, r0
 80069a4:	0000      	movs	r0, r0
	...

080069a8 <_dtoa_r>:
 80069a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069ac:	4614      	mov	r4, r2
 80069ae:	461d      	mov	r5, r3
 80069b0:	69c7      	ldr	r7, [r0, #28]
 80069b2:	b097      	sub	sp, #92	@ 0x5c
 80069b4:	4681      	mov	r9, r0
 80069b6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80069ba:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80069bc:	b97f      	cbnz	r7, 80069de <_dtoa_r+0x36>
 80069be:	2010      	movs	r0, #16
 80069c0:	f000 fe0e 	bl	80075e0 <malloc>
 80069c4:	4602      	mov	r2, r0
 80069c6:	f8c9 001c 	str.w	r0, [r9, #28]
 80069ca:	b920      	cbnz	r0, 80069d6 <_dtoa_r+0x2e>
 80069cc:	21ef      	movs	r1, #239	@ 0xef
 80069ce:	4bac      	ldr	r3, [pc, #688]	@ (8006c80 <_dtoa_r+0x2d8>)
 80069d0:	48ac      	ldr	r0, [pc, #688]	@ (8006c84 <_dtoa_r+0x2dc>)
 80069d2:	f001 fc6d 	bl	80082b0 <__assert_func>
 80069d6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80069da:	6007      	str	r7, [r0, #0]
 80069dc:	60c7      	str	r7, [r0, #12]
 80069de:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80069e2:	6819      	ldr	r1, [r3, #0]
 80069e4:	b159      	cbz	r1, 80069fe <_dtoa_r+0x56>
 80069e6:	685a      	ldr	r2, [r3, #4]
 80069e8:	2301      	movs	r3, #1
 80069ea:	4093      	lsls	r3, r2
 80069ec:	604a      	str	r2, [r1, #4]
 80069ee:	608b      	str	r3, [r1, #8]
 80069f0:	4648      	mov	r0, r9
 80069f2:	f000 feeb 	bl	80077cc <_Bfree>
 80069f6:	2200      	movs	r2, #0
 80069f8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80069fc:	601a      	str	r2, [r3, #0]
 80069fe:	1e2b      	subs	r3, r5, #0
 8006a00:	bfaf      	iteee	ge
 8006a02:	2300      	movge	r3, #0
 8006a04:	2201      	movlt	r2, #1
 8006a06:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006a0a:	9307      	strlt	r3, [sp, #28]
 8006a0c:	bfa8      	it	ge
 8006a0e:	6033      	strge	r3, [r6, #0]
 8006a10:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8006a14:	4b9c      	ldr	r3, [pc, #624]	@ (8006c88 <_dtoa_r+0x2e0>)
 8006a16:	bfb8      	it	lt
 8006a18:	6032      	strlt	r2, [r6, #0]
 8006a1a:	ea33 0308 	bics.w	r3, r3, r8
 8006a1e:	d112      	bne.n	8006a46 <_dtoa_r+0x9e>
 8006a20:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006a24:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006a26:	6013      	str	r3, [r2, #0]
 8006a28:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8006a2c:	4323      	orrs	r3, r4
 8006a2e:	f000 855e 	beq.w	80074ee <_dtoa_r+0xb46>
 8006a32:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006a34:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006c8c <_dtoa_r+0x2e4>
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	f000 8560 	beq.w	80074fe <_dtoa_r+0xb56>
 8006a3e:	f10a 0303 	add.w	r3, sl, #3
 8006a42:	f000 bd5a 	b.w	80074fa <_dtoa_r+0xb52>
 8006a46:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006a4a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8006a4e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006a52:	2200      	movs	r2, #0
 8006a54:	2300      	movs	r3, #0
 8006a56:	f7f9 ffa7 	bl	80009a8 <__aeabi_dcmpeq>
 8006a5a:	4607      	mov	r7, r0
 8006a5c:	b158      	cbz	r0, 8006a76 <_dtoa_r+0xce>
 8006a5e:	2301      	movs	r3, #1
 8006a60:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006a62:	6013      	str	r3, [r2, #0]
 8006a64:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006a66:	b113      	cbz	r3, 8006a6e <_dtoa_r+0xc6>
 8006a68:	4b89      	ldr	r3, [pc, #548]	@ (8006c90 <_dtoa_r+0x2e8>)
 8006a6a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006a6c:	6013      	str	r3, [r2, #0]
 8006a6e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8006c94 <_dtoa_r+0x2ec>
 8006a72:	f000 bd44 	b.w	80074fe <_dtoa_r+0xb56>
 8006a76:	ab14      	add	r3, sp, #80	@ 0x50
 8006a78:	9301      	str	r3, [sp, #4]
 8006a7a:	ab15      	add	r3, sp, #84	@ 0x54
 8006a7c:	9300      	str	r3, [sp, #0]
 8006a7e:	4648      	mov	r0, r9
 8006a80:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8006a84:	f001 f984 	bl	8007d90 <__d2b>
 8006a88:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8006a8c:	9003      	str	r0, [sp, #12]
 8006a8e:	2e00      	cmp	r6, #0
 8006a90:	d078      	beq.n	8006b84 <_dtoa_r+0x1dc>
 8006a92:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006a96:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006a98:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006a9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006aa0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006aa4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006aa8:	9712      	str	r7, [sp, #72]	@ 0x48
 8006aaa:	4619      	mov	r1, r3
 8006aac:	2200      	movs	r2, #0
 8006aae:	4b7a      	ldr	r3, [pc, #488]	@ (8006c98 <_dtoa_r+0x2f0>)
 8006ab0:	f7f9 fb5a 	bl	8000168 <__aeabi_dsub>
 8006ab4:	a36c      	add	r3, pc, #432	@ (adr r3, 8006c68 <_dtoa_r+0x2c0>)
 8006ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006aba:	f7f9 fd0d 	bl	80004d8 <__aeabi_dmul>
 8006abe:	a36c      	add	r3, pc, #432	@ (adr r3, 8006c70 <_dtoa_r+0x2c8>)
 8006ac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ac4:	f7f9 fb52 	bl	800016c <__adddf3>
 8006ac8:	4604      	mov	r4, r0
 8006aca:	4630      	mov	r0, r6
 8006acc:	460d      	mov	r5, r1
 8006ace:	f7f9 fc99 	bl	8000404 <__aeabi_i2d>
 8006ad2:	a369      	add	r3, pc, #420	@ (adr r3, 8006c78 <_dtoa_r+0x2d0>)
 8006ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ad8:	f7f9 fcfe 	bl	80004d8 <__aeabi_dmul>
 8006adc:	4602      	mov	r2, r0
 8006ade:	460b      	mov	r3, r1
 8006ae0:	4620      	mov	r0, r4
 8006ae2:	4629      	mov	r1, r5
 8006ae4:	f7f9 fb42 	bl	800016c <__adddf3>
 8006ae8:	4604      	mov	r4, r0
 8006aea:	460d      	mov	r5, r1
 8006aec:	f7f9 ffa4 	bl	8000a38 <__aeabi_d2iz>
 8006af0:	2200      	movs	r2, #0
 8006af2:	4607      	mov	r7, r0
 8006af4:	2300      	movs	r3, #0
 8006af6:	4620      	mov	r0, r4
 8006af8:	4629      	mov	r1, r5
 8006afa:	f7f9 ff5f 	bl	80009bc <__aeabi_dcmplt>
 8006afe:	b140      	cbz	r0, 8006b12 <_dtoa_r+0x16a>
 8006b00:	4638      	mov	r0, r7
 8006b02:	f7f9 fc7f 	bl	8000404 <__aeabi_i2d>
 8006b06:	4622      	mov	r2, r4
 8006b08:	462b      	mov	r3, r5
 8006b0a:	f7f9 ff4d 	bl	80009a8 <__aeabi_dcmpeq>
 8006b0e:	b900      	cbnz	r0, 8006b12 <_dtoa_r+0x16a>
 8006b10:	3f01      	subs	r7, #1
 8006b12:	2f16      	cmp	r7, #22
 8006b14:	d854      	bhi.n	8006bc0 <_dtoa_r+0x218>
 8006b16:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006b1a:	4b60      	ldr	r3, [pc, #384]	@ (8006c9c <_dtoa_r+0x2f4>)
 8006b1c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b24:	f7f9 ff4a 	bl	80009bc <__aeabi_dcmplt>
 8006b28:	2800      	cmp	r0, #0
 8006b2a:	d04b      	beq.n	8006bc4 <_dtoa_r+0x21c>
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	3f01      	subs	r7, #1
 8006b30:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006b32:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006b34:	1b9b      	subs	r3, r3, r6
 8006b36:	1e5a      	subs	r2, r3, #1
 8006b38:	bf49      	itett	mi
 8006b3a:	f1c3 0301 	rsbmi	r3, r3, #1
 8006b3e:	2300      	movpl	r3, #0
 8006b40:	9304      	strmi	r3, [sp, #16]
 8006b42:	2300      	movmi	r3, #0
 8006b44:	9209      	str	r2, [sp, #36]	@ 0x24
 8006b46:	bf54      	ite	pl
 8006b48:	9304      	strpl	r3, [sp, #16]
 8006b4a:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8006b4c:	2f00      	cmp	r7, #0
 8006b4e:	db3b      	blt.n	8006bc8 <_dtoa_r+0x220>
 8006b50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b52:	970e      	str	r7, [sp, #56]	@ 0x38
 8006b54:	443b      	add	r3, r7
 8006b56:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b58:	2300      	movs	r3, #0
 8006b5a:	930a      	str	r3, [sp, #40]	@ 0x28
 8006b5c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006b5e:	2b09      	cmp	r3, #9
 8006b60:	d865      	bhi.n	8006c2e <_dtoa_r+0x286>
 8006b62:	2b05      	cmp	r3, #5
 8006b64:	bfc4      	itt	gt
 8006b66:	3b04      	subgt	r3, #4
 8006b68:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8006b6a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006b6c:	bfc8      	it	gt
 8006b6e:	2400      	movgt	r4, #0
 8006b70:	f1a3 0302 	sub.w	r3, r3, #2
 8006b74:	bfd8      	it	le
 8006b76:	2401      	movle	r4, #1
 8006b78:	2b03      	cmp	r3, #3
 8006b7a:	d864      	bhi.n	8006c46 <_dtoa_r+0x29e>
 8006b7c:	e8df f003 	tbb	[pc, r3]
 8006b80:	2c385553 	.word	0x2c385553
 8006b84:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006b88:	441e      	add	r6, r3
 8006b8a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006b8e:	2b20      	cmp	r3, #32
 8006b90:	bfc1      	itttt	gt
 8006b92:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006b96:	fa08 f803 	lslgt.w	r8, r8, r3
 8006b9a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006b9e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006ba2:	bfd6      	itet	le
 8006ba4:	f1c3 0320 	rsble	r3, r3, #32
 8006ba8:	ea48 0003 	orrgt.w	r0, r8, r3
 8006bac:	fa04 f003 	lslle.w	r0, r4, r3
 8006bb0:	f7f9 fc18 	bl	80003e4 <__aeabi_ui2d>
 8006bb4:	2201      	movs	r2, #1
 8006bb6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006bba:	3e01      	subs	r6, #1
 8006bbc:	9212      	str	r2, [sp, #72]	@ 0x48
 8006bbe:	e774      	b.n	8006aaa <_dtoa_r+0x102>
 8006bc0:	2301      	movs	r3, #1
 8006bc2:	e7b5      	b.n	8006b30 <_dtoa_r+0x188>
 8006bc4:	900f      	str	r0, [sp, #60]	@ 0x3c
 8006bc6:	e7b4      	b.n	8006b32 <_dtoa_r+0x18a>
 8006bc8:	9b04      	ldr	r3, [sp, #16]
 8006bca:	1bdb      	subs	r3, r3, r7
 8006bcc:	9304      	str	r3, [sp, #16]
 8006bce:	427b      	negs	r3, r7
 8006bd0:	930a      	str	r3, [sp, #40]	@ 0x28
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	930e      	str	r3, [sp, #56]	@ 0x38
 8006bd6:	e7c1      	b.n	8006b5c <_dtoa_r+0x1b4>
 8006bd8:	2301      	movs	r3, #1
 8006bda:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006bdc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006bde:	eb07 0b03 	add.w	fp, r7, r3
 8006be2:	f10b 0301 	add.w	r3, fp, #1
 8006be6:	2b01      	cmp	r3, #1
 8006be8:	9308      	str	r3, [sp, #32]
 8006bea:	bfb8      	it	lt
 8006bec:	2301      	movlt	r3, #1
 8006bee:	e006      	b.n	8006bfe <_dtoa_r+0x256>
 8006bf0:	2301      	movs	r3, #1
 8006bf2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006bf4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	dd28      	ble.n	8006c4c <_dtoa_r+0x2a4>
 8006bfa:	469b      	mov	fp, r3
 8006bfc:	9308      	str	r3, [sp, #32]
 8006bfe:	2100      	movs	r1, #0
 8006c00:	2204      	movs	r2, #4
 8006c02:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006c06:	f102 0514 	add.w	r5, r2, #20
 8006c0a:	429d      	cmp	r5, r3
 8006c0c:	d926      	bls.n	8006c5c <_dtoa_r+0x2b4>
 8006c0e:	6041      	str	r1, [r0, #4]
 8006c10:	4648      	mov	r0, r9
 8006c12:	f000 fd9b 	bl	800774c <_Balloc>
 8006c16:	4682      	mov	sl, r0
 8006c18:	2800      	cmp	r0, #0
 8006c1a:	d143      	bne.n	8006ca4 <_dtoa_r+0x2fc>
 8006c1c:	4602      	mov	r2, r0
 8006c1e:	f240 11af 	movw	r1, #431	@ 0x1af
 8006c22:	4b1f      	ldr	r3, [pc, #124]	@ (8006ca0 <_dtoa_r+0x2f8>)
 8006c24:	e6d4      	b.n	80069d0 <_dtoa_r+0x28>
 8006c26:	2300      	movs	r3, #0
 8006c28:	e7e3      	b.n	8006bf2 <_dtoa_r+0x24a>
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	e7d5      	b.n	8006bda <_dtoa_r+0x232>
 8006c2e:	2401      	movs	r4, #1
 8006c30:	2300      	movs	r3, #0
 8006c32:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006c34:	9320      	str	r3, [sp, #128]	@ 0x80
 8006c36:	f04f 3bff 	mov.w	fp, #4294967295
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	2312      	movs	r3, #18
 8006c3e:	f8cd b020 	str.w	fp, [sp, #32]
 8006c42:	9221      	str	r2, [sp, #132]	@ 0x84
 8006c44:	e7db      	b.n	8006bfe <_dtoa_r+0x256>
 8006c46:	2301      	movs	r3, #1
 8006c48:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006c4a:	e7f4      	b.n	8006c36 <_dtoa_r+0x28e>
 8006c4c:	f04f 0b01 	mov.w	fp, #1
 8006c50:	465b      	mov	r3, fp
 8006c52:	f8cd b020 	str.w	fp, [sp, #32]
 8006c56:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8006c5a:	e7d0      	b.n	8006bfe <_dtoa_r+0x256>
 8006c5c:	3101      	adds	r1, #1
 8006c5e:	0052      	lsls	r2, r2, #1
 8006c60:	e7d1      	b.n	8006c06 <_dtoa_r+0x25e>
 8006c62:	bf00      	nop
 8006c64:	f3af 8000 	nop.w
 8006c68:	636f4361 	.word	0x636f4361
 8006c6c:	3fd287a7 	.word	0x3fd287a7
 8006c70:	8b60c8b3 	.word	0x8b60c8b3
 8006c74:	3fc68a28 	.word	0x3fc68a28
 8006c78:	509f79fb 	.word	0x509f79fb
 8006c7c:	3fd34413 	.word	0x3fd34413
 8006c80:	08009350 	.word	0x08009350
 8006c84:	08009367 	.word	0x08009367
 8006c88:	7ff00000 	.word	0x7ff00000
 8006c8c:	0800934c 	.word	0x0800934c
 8006c90:	08009320 	.word	0x08009320
 8006c94:	0800931f 	.word	0x0800931f
 8006c98:	3ff80000 	.word	0x3ff80000
 8006c9c:	080094b8 	.word	0x080094b8
 8006ca0:	080093bf 	.word	0x080093bf
 8006ca4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006ca8:	6018      	str	r0, [r3, #0]
 8006caa:	9b08      	ldr	r3, [sp, #32]
 8006cac:	2b0e      	cmp	r3, #14
 8006cae:	f200 80a1 	bhi.w	8006df4 <_dtoa_r+0x44c>
 8006cb2:	2c00      	cmp	r4, #0
 8006cb4:	f000 809e 	beq.w	8006df4 <_dtoa_r+0x44c>
 8006cb8:	2f00      	cmp	r7, #0
 8006cba:	dd33      	ble.n	8006d24 <_dtoa_r+0x37c>
 8006cbc:	4b9c      	ldr	r3, [pc, #624]	@ (8006f30 <_dtoa_r+0x588>)
 8006cbe:	f007 020f 	and.w	r2, r7, #15
 8006cc2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006cc6:	05f8      	lsls	r0, r7, #23
 8006cc8:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006ccc:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8006cd0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006cd4:	d516      	bpl.n	8006d04 <_dtoa_r+0x35c>
 8006cd6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006cda:	4b96      	ldr	r3, [pc, #600]	@ (8006f34 <_dtoa_r+0x58c>)
 8006cdc:	2603      	movs	r6, #3
 8006cde:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006ce2:	f7f9 fd23 	bl	800072c <__aeabi_ddiv>
 8006ce6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006cea:	f004 040f 	and.w	r4, r4, #15
 8006cee:	4d91      	ldr	r5, [pc, #580]	@ (8006f34 <_dtoa_r+0x58c>)
 8006cf0:	b954      	cbnz	r4, 8006d08 <_dtoa_r+0x360>
 8006cf2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006cf6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006cfa:	f7f9 fd17 	bl	800072c <__aeabi_ddiv>
 8006cfe:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006d02:	e028      	b.n	8006d56 <_dtoa_r+0x3ae>
 8006d04:	2602      	movs	r6, #2
 8006d06:	e7f2      	b.n	8006cee <_dtoa_r+0x346>
 8006d08:	07e1      	lsls	r1, r4, #31
 8006d0a:	d508      	bpl.n	8006d1e <_dtoa_r+0x376>
 8006d0c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006d10:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006d14:	f7f9 fbe0 	bl	80004d8 <__aeabi_dmul>
 8006d18:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006d1c:	3601      	adds	r6, #1
 8006d1e:	1064      	asrs	r4, r4, #1
 8006d20:	3508      	adds	r5, #8
 8006d22:	e7e5      	b.n	8006cf0 <_dtoa_r+0x348>
 8006d24:	f000 80af 	beq.w	8006e86 <_dtoa_r+0x4de>
 8006d28:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006d2c:	427c      	negs	r4, r7
 8006d2e:	4b80      	ldr	r3, [pc, #512]	@ (8006f30 <_dtoa_r+0x588>)
 8006d30:	f004 020f 	and.w	r2, r4, #15
 8006d34:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d3c:	f7f9 fbcc 	bl	80004d8 <__aeabi_dmul>
 8006d40:	2602      	movs	r6, #2
 8006d42:	2300      	movs	r3, #0
 8006d44:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006d48:	4d7a      	ldr	r5, [pc, #488]	@ (8006f34 <_dtoa_r+0x58c>)
 8006d4a:	1124      	asrs	r4, r4, #4
 8006d4c:	2c00      	cmp	r4, #0
 8006d4e:	f040 808f 	bne.w	8006e70 <_dtoa_r+0x4c8>
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d1d3      	bne.n	8006cfe <_dtoa_r+0x356>
 8006d56:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8006d5a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	f000 8094 	beq.w	8006e8a <_dtoa_r+0x4e2>
 8006d62:	2200      	movs	r2, #0
 8006d64:	4620      	mov	r0, r4
 8006d66:	4629      	mov	r1, r5
 8006d68:	4b73      	ldr	r3, [pc, #460]	@ (8006f38 <_dtoa_r+0x590>)
 8006d6a:	f7f9 fe27 	bl	80009bc <__aeabi_dcmplt>
 8006d6e:	2800      	cmp	r0, #0
 8006d70:	f000 808b 	beq.w	8006e8a <_dtoa_r+0x4e2>
 8006d74:	9b08      	ldr	r3, [sp, #32]
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	f000 8087 	beq.w	8006e8a <_dtoa_r+0x4e2>
 8006d7c:	f1bb 0f00 	cmp.w	fp, #0
 8006d80:	dd34      	ble.n	8006dec <_dtoa_r+0x444>
 8006d82:	4620      	mov	r0, r4
 8006d84:	2200      	movs	r2, #0
 8006d86:	4629      	mov	r1, r5
 8006d88:	4b6c      	ldr	r3, [pc, #432]	@ (8006f3c <_dtoa_r+0x594>)
 8006d8a:	f7f9 fba5 	bl	80004d8 <__aeabi_dmul>
 8006d8e:	465c      	mov	r4, fp
 8006d90:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006d94:	f107 38ff 	add.w	r8, r7, #4294967295
 8006d98:	3601      	adds	r6, #1
 8006d9a:	4630      	mov	r0, r6
 8006d9c:	f7f9 fb32 	bl	8000404 <__aeabi_i2d>
 8006da0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006da4:	f7f9 fb98 	bl	80004d8 <__aeabi_dmul>
 8006da8:	2200      	movs	r2, #0
 8006daa:	4b65      	ldr	r3, [pc, #404]	@ (8006f40 <_dtoa_r+0x598>)
 8006dac:	f7f9 f9de 	bl	800016c <__adddf3>
 8006db0:	4605      	mov	r5, r0
 8006db2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006db6:	2c00      	cmp	r4, #0
 8006db8:	d16a      	bne.n	8006e90 <_dtoa_r+0x4e8>
 8006dba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	4b60      	ldr	r3, [pc, #384]	@ (8006f44 <_dtoa_r+0x59c>)
 8006dc2:	f7f9 f9d1 	bl	8000168 <__aeabi_dsub>
 8006dc6:	4602      	mov	r2, r0
 8006dc8:	460b      	mov	r3, r1
 8006dca:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006dce:	462a      	mov	r2, r5
 8006dd0:	4633      	mov	r3, r6
 8006dd2:	f7f9 fe11 	bl	80009f8 <__aeabi_dcmpgt>
 8006dd6:	2800      	cmp	r0, #0
 8006dd8:	f040 8298 	bne.w	800730c <_dtoa_r+0x964>
 8006ddc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006de0:	462a      	mov	r2, r5
 8006de2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006de6:	f7f9 fde9 	bl	80009bc <__aeabi_dcmplt>
 8006dea:	bb38      	cbnz	r0, 8006e3c <_dtoa_r+0x494>
 8006dec:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006df0:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8006df4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	f2c0 8157 	blt.w	80070aa <_dtoa_r+0x702>
 8006dfc:	2f0e      	cmp	r7, #14
 8006dfe:	f300 8154 	bgt.w	80070aa <_dtoa_r+0x702>
 8006e02:	4b4b      	ldr	r3, [pc, #300]	@ (8006f30 <_dtoa_r+0x588>)
 8006e04:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006e08:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006e0c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006e10:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	f280 80e5 	bge.w	8006fe2 <_dtoa_r+0x63a>
 8006e18:	9b08      	ldr	r3, [sp, #32]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	f300 80e1 	bgt.w	8006fe2 <_dtoa_r+0x63a>
 8006e20:	d10c      	bne.n	8006e3c <_dtoa_r+0x494>
 8006e22:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006e26:	2200      	movs	r2, #0
 8006e28:	4b46      	ldr	r3, [pc, #280]	@ (8006f44 <_dtoa_r+0x59c>)
 8006e2a:	f7f9 fb55 	bl	80004d8 <__aeabi_dmul>
 8006e2e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006e32:	f7f9 fdd7 	bl	80009e4 <__aeabi_dcmpge>
 8006e36:	2800      	cmp	r0, #0
 8006e38:	f000 8266 	beq.w	8007308 <_dtoa_r+0x960>
 8006e3c:	2400      	movs	r4, #0
 8006e3e:	4625      	mov	r5, r4
 8006e40:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006e42:	4656      	mov	r6, sl
 8006e44:	ea6f 0803 	mvn.w	r8, r3
 8006e48:	2700      	movs	r7, #0
 8006e4a:	4621      	mov	r1, r4
 8006e4c:	4648      	mov	r0, r9
 8006e4e:	f000 fcbd 	bl	80077cc <_Bfree>
 8006e52:	2d00      	cmp	r5, #0
 8006e54:	f000 80bd 	beq.w	8006fd2 <_dtoa_r+0x62a>
 8006e58:	b12f      	cbz	r7, 8006e66 <_dtoa_r+0x4be>
 8006e5a:	42af      	cmp	r7, r5
 8006e5c:	d003      	beq.n	8006e66 <_dtoa_r+0x4be>
 8006e5e:	4639      	mov	r1, r7
 8006e60:	4648      	mov	r0, r9
 8006e62:	f000 fcb3 	bl	80077cc <_Bfree>
 8006e66:	4629      	mov	r1, r5
 8006e68:	4648      	mov	r0, r9
 8006e6a:	f000 fcaf 	bl	80077cc <_Bfree>
 8006e6e:	e0b0      	b.n	8006fd2 <_dtoa_r+0x62a>
 8006e70:	07e2      	lsls	r2, r4, #31
 8006e72:	d505      	bpl.n	8006e80 <_dtoa_r+0x4d8>
 8006e74:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006e78:	f7f9 fb2e 	bl	80004d8 <__aeabi_dmul>
 8006e7c:	2301      	movs	r3, #1
 8006e7e:	3601      	adds	r6, #1
 8006e80:	1064      	asrs	r4, r4, #1
 8006e82:	3508      	adds	r5, #8
 8006e84:	e762      	b.n	8006d4c <_dtoa_r+0x3a4>
 8006e86:	2602      	movs	r6, #2
 8006e88:	e765      	b.n	8006d56 <_dtoa_r+0x3ae>
 8006e8a:	46b8      	mov	r8, r7
 8006e8c:	9c08      	ldr	r4, [sp, #32]
 8006e8e:	e784      	b.n	8006d9a <_dtoa_r+0x3f2>
 8006e90:	4b27      	ldr	r3, [pc, #156]	@ (8006f30 <_dtoa_r+0x588>)
 8006e92:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006e94:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006e98:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006e9c:	4454      	add	r4, sl
 8006e9e:	2900      	cmp	r1, #0
 8006ea0:	d054      	beq.n	8006f4c <_dtoa_r+0x5a4>
 8006ea2:	2000      	movs	r0, #0
 8006ea4:	4928      	ldr	r1, [pc, #160]	@ (8006f48 <_dtoa_r+0x5a0>)
 8006ea6:	f7f9 fc41 	bl	800072c <__aeabi_ddiv>
 8006eaa:	4633      	mov	r3, r6
 8006eac:	462a      	mov	r2, r5
 8006eae:	f7f9 f95b 	bl	8000168 <__aeabi_dsub>
 8006eb2:	4656      	mov	r6, sl
 8006eb4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006eb8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006ebc:	f7f9 fdbc 	bl	8000a38 <__aeabi_d2iz>
 8006ec0:	4605      	mov	r5, r0
 8006ec2:	f7f9 fa9f 	bl	8000404 <__aeabi_i2d>
 8006ec6:	4602      	mov	r2, r0
 8006ec8:	460b      	mov	r3, r1
 8006eca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006ece:	f7f9 f94b 	bl	8000168 <__aeabi_dsub>
 8006ed2:	4602      	mov	r2, r0
 8006ed4:	460b      	mov	r3, r1
 8006ed6:	3530      	adds	r5, #48	@ 0x30
 8006ed8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006edc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006ee0:	f806 5b01 	strb.w	r5, [r6], #1
 8006ee4:	f7f9 fd6a 	bl	80009bc <__aeabi_dcmplt>
 8006ee8:	2800      	cmp	r0, #0
 8006eea:	d172      	bne.n	8006fd2 <_dtoa_r+0x62a>
 8006eec:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006ef0:	2000      	movs	r0, #0
 8006ef2:	4911      	ldr	r1, [pc, #68]	@ (8006f38 <_dtoa_r+0x590>)
 8006ef4:	f7f9 f938 	bl	8000168 <__aeabi_dsub>
 8006ef8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006efc:	f7f9 fd5e 	bl	80009bc <__aeabi_dcmplt>
 8006f00:	2800      	cmp	r0, #0
 8006f02:	f040 80b4 	bne.w	800706e <_dtoa_r+0x6c6>
 8006f06:	42a6      	cmp	r6, r4
 8006f08:	f43f af70 	beq.w	8006dec <_dtoa_r+0x444>
 8006f0c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006f10:	2200      	movs	r2, #0
 8006f12:	4b0a      	ldr	r3, [pc, #40]	@ (8006f3c <_dtoa_r+0x594>)
 8006f14:	f7f9 fae0 	bl	80004d8 <__aeabi_dmul>
 8006f18:	2200      	movs	r2, #0
 8006f1a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006f1e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006f22:	4b06      	ldr	r3, [pc, #24]	@ (8006f3c <_dtoa_r+0x594>)
 8006f24:	f7f9 fad8 	bl	80004d8 <__aeabi_dmul>
 8006f28:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006f2c:	e7c4      	b.n	8006eb8 <_dtoa_r+0x510>
 8006f2e:	bf00      	nop
 8006f30:	080094b8 	.word	0x080094b8
 8006f34:	08009490 	.word	0x08009490
 8006f38:	3ff00000 	.word	0x3ff00000
 8006f3c:	40240000 	.word	0x40240000
 8006f40:	401c0000 	.word	0x401c0000
 8006f44:	40140000 	.word	0x40140000
 8006f48:	3fe00000 	.word	0x3fe00000
 8006f4c:	4631      	mov	r1, r6
 8006f4e:	4628      	mov	r0, r5
 8006f50:	f7f9 fac2 	bl	80004d8 <__aeabi_dmul>
 8006f54:	4656      	mov	r6, sl
 8006f56:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006f5a:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006f5c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006f60:	f7f9 fd6a 	bl	8000a38 <__aeabi_d2iz>
 8006f64:	4605      	mov	r5, r0
 8006f66:	f7f9 fa4d 	bl	8000404 <__aeabi_i2d>
 8006f6a:	4602      	mov	r2, r0
 8006f6c:	460b      	mov	r3, r1
 8006f6e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006f72:	f7f9 f8f9 	bl	8000168 <__aeabi_dsub>
 8006f76:	4602      	mov	r2, r0
 8006f78:	460b      	mov	r3, r1
 8006f7a:	3530      	adds	r5, #48	@ 0x30
 8006f7c:	f806 5b01 	strb.w	r5, [r6], #1
 8006f80:	42a6      	cmp	r6, r4
 8006f82:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006f86:	f04f 0200 	mov.w	r2, #0
 8006f8a:	d124      	bne.n	8006fd6 <_dtoa_r+0x62e>
 8006f8c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006f90:	4bae      	ldr	r3, [pc, #696]	@ (800724c <_dtoa_r+0x8a4>)
 8006f92:	f7f9 f8eb 	bl	800016c <__adddf3>
 8006f96:	4602      	mov	r2, r0
 8006f98:	460b      	mov	r3, r1
 8006f9a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006f9e:	f7f9 fd2b 	bl	80009f8 <__aeabi_dcmpgt>
 8006fa2:	2800      	cmp	r0, #0
 8006fa4:	d163      	bne.n	800706e <_dtoa_r+0x6c6>
 8006fa6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006faa:	2000      	movs	r0, #0
 8006fac:	49a7      	ldr	r1, [pc, #668]	@ (800724c <_dtoa_r+0x8a4>)
 8006fae:	f7f9 f8db 	bl	8000168 <__aeabi_dsub>
 8006fb2:	4602      	mov	r2, r0
 8006fb4:	460b      	mov	r3, r1
 8006fb6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006fba:	f7f9 fcff 	bl	80009bc <__aeabi_dcmplt>
 8006fbe:	2800      	cmp	r0, #0
 8006fc0:	f43f af14 	beq.w	8006dec <_dtoa_r+0x444>
 8006fc4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006fc6:	1e73      	subs	r3, r6, #1
 8006fc8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006fca:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006fce:	2b30      	cmp	r3, #48	@ 0x30
 8006fd0:	d0f8      	beq.n	8006fc4 <_dtoa_r+0x61c>
 8006fd2:	4647      	mov	r7, r8
 8006fd4:	e03b      	b.n	800704e <_dtoa_r+0x6a6>
 8006fd6:	4b9e      	ldr	r3, [pc, #632]	@ (8007250 <_dtoa_r+0x8a8>)
 8006fd8:	f7f9 fa7e 	bl	80004d8 <__aeabi_dmul>
 8006fdc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006fe0:	e7bc      	b.n	8006f5c <_dtoa_r+0x5b4>
 8006fe2:	4656      	mov	r6, sl
 8006fe4:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8006fe8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006fec:	4620      	mov	r0, r4
 8006fee:	4629      	mov	r1, r5
 8006ff0:	f7f9 fb9c 	bl	800072c <__aeabi_ddiv>
 8006ff4:	f7f9 fd20 	bl	8000a38 <__aeabi_d2iz>
 8006ff8:	4680      	mov	r8, r0
 8006ffa:	f7f9 fa03 	bl	8000404 <__aeabi_i2d>
 8006ffe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007002:	f7f9 fa69 	bl	80004d8 <__aeabi_dmul>
 8007006:	4602      	mov	r2, r0
 8007008:	460b      	mov	r3, r1
 800700a:	4620      	mov	r0, r4
 800700c:	4629      	mov	r1, r5
 800700e:	f7f9 f8ab 	bl	8000168 <__aeabi_dsub>
 8007012:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007016:	9d08      	ldr	r5, [sp, #32]
 8007018:	f806 4b01 	strb.w	r4, [r6], #1
 800701c:	eba6 040a 	sub.w	r4, r6, sl
 8007020:	42a5      	cmp	r5, r4
 8007022:	4602      	mov	r2, r0
 8007024:	460b      	mov	r3, r1
 8007026:	d133      	bne.n	8007090 <_dtoa_r+0x6e8>
 8007028:	f7f9 f8a0 	bl	800016c <__adddf3>
 800702c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007030:	4604      	mov	r4, r0
 8007032:	460d      	mov	r5, r1
 8007034:	f7f9 fce0 	bl	80009f8 <__aeabi_dcmpgt>
 8007038:	b9c0      	cbnz	r0, 800706c <_dtoa_r+0x6c4>
 800703a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800703e:	4620      	mov	r0, r4
 8007040:	4629      	mov	r1, r5
 8007042:	f7f9 fcb1 	bl	80009a8 <__aeabi_dcmpeq>
 8007046:	b110      	cbz	r0, 800704e <_dtoa_r+0x6a6>
 8007048:	f018 0f01 	tst.w	r8, #1
 800704c:	d10e      	bne.n	800706c <_dtoa_r+0x6c4>
 800704e:	4648      	mov	r0, r9
 8007050:	9903      	ldr	r1, [sp, #12]
 8007052:	f000 fbbb 	bl	80077cc <_Bfree>
 8007056:	2300      	movs	r3, #0
 8007058:	7033      	strb	r3, [r6, #0]
 800705a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800705c:	3701      	adds	r7, #1
 800705e:	601f      	str	r7, [r3, #0]
 8007060:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007062:	2b00      	cmp	r3, #0
 8007064:	f000 824b 	beq.w	80074fe <_dtoa_r+0xb56>
 8007068:	601e      	str	r6, [r3, #0]
 800706a:	e248      	b.n	80074fe <_dtoa_r+0xb56>
 800706c:	46b8      	mov	r8, r7
 800706e:	4633      	mov	r3, r6
 8007070:	461e      	mov	r6, r3
 8007072:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007076:	2a39      	cmp	r2, #57	@ 0x39
 8007078:	d106      	bne.n	8007088 <_dtoa_r+0x6e0>
 800707a:	459a      	cmp	sl, r3
 800707c:	d1f8      	bne.n	8007070 <_dtoa_r+0x6c8>
 800707e:	2230      	movs	r2, #48	@ 0x30
 8007080:	f108 0801 	add.w	r8, r8, #1
 8007084:	f88a 2000 	strb.w	r2, [sl]
 8007088:	781a      	ldrb	r2, [r3, #0]
 800708a:	3201      	adds	r2, #1
 800708c:	701a      	strb	r2, [r3, #0]
 800708e:	e7a0      	b.n	8006fd2 <_dtoa_r+0x62a>
 8007090:	2200      	movs	r2, #0
 8007092:	4b6f      	ldr	r3, [pc, #444]	@ (8007250 <_dtoa_r+0x8a8>)
 8007094:	f7f9 fa20 	bl	80004d8 <__aeabi_dmul>
 8007098:	2200      	movs	r2, #0
 800709a:	2300      	movs	r3, #0
 800709c:	4604      	mov	r4, r0
 800709e:	460d      	mov	r5, r1
 80070a0:	f7f9 fc82 	bl	80009a8 <__aeabi_dcmpeq>
 80070a4:	2800      	cmp	r0, #0
 80070a6:	d09f      	beq.n	8006fe8 <_dtoa_r+0x640>
 80070a8:	e7d1      	b.n	800704e <_dtoa_r+0x6a6>
 80070aa:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80070ac:	2a00      	cmp	r2, #0
 80070ae:	f000 80ea 	beq.w	8007286 <_dtoa_r+0x8de>
 80070b2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80070b4:	2a01      	cmp	r2, #1
 80070b6:	f300 80cd 	bgt.w	8007254 <_dtoa_r+0x8ac>
 80070ba:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80070bc:	2a00      	cmp	r2, #0
 80070be:	f000 80c1 	beq.w	8007244 <_dtoa_r+0x89c>
 80070c2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80070c6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80070c8:	9e04      	ldr	r6, [sp, #16]
 80070ca:	9a04      	ldr	r2, [sp, #16]
 80070cc:	2101      	movs	r1, #1
 80070ce:	441a      	add	r2, r3
 80070d0:	9204      	str	r2, [sp, #16]
 80070d2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80070d4:	4648      	mov	r0, r9
 80070d6:	441a      	add	r2, r3
 80070d8:	9209      	str	r2, [sp, #36]	@ 0x24
 80070da:	f000 fc2b 	bl	8007934 <__i2b>
 80070de:	4605      	mov	r5, r0
 80070e0:	b166      	cbz	r6, 80070fc <_dtoa_r+0x754>
 80070e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	dd09      	ble.n	80070fc <_dtoa_r+0x754>
 80070e8:	42b3      	cmp	r3, r6
 80070ea:	bfa8      	it	ge
 80070ec:	4633      	movge	r3, r6
 80070ee:	9a04      	ldr	r2, [sp, #16]
 80070f0:	1af6      	subs	r6, r6, r3
 80070f2:	1ad2      	subs	r2, r2, r3
 80070f4:	9204      	str	r2, [sp, #16]
 80070f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80070f8:	1ad3      	subs	r3, r2, r3
 80070fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80070fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80070fe:	b30b      	cbz	r3, 8007144 <_dtoa_r+0x79c>
 8007100:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007102:	2b00      	cmp	r3, #0
 8007104:	f000 80c6 	beq.w	8007294 <_dtoa_r+0x8ec>
 8007108:	2c00      	cmp	r4, #0
 800710a:	f000 80c0 	beq.w	800728e <_dtoa_r+0x8e6>
 800710e:	4629      	mov	r1, r5
 8007110:	4622      	mov	r2, r4
 8007112:	4648      	mov	r0, r9
 8007114:	f000 fcc6 	bl	8007aa4 <__pow5mult>
 8007118:	9a03      	ldr	r2, [sp, #12]
 800711a:	4601      	mov	r1, r0
 800711c:	4605      	mov	r5, r0
 800711e:	4648      	mov	r0, r9
 8007120:	f000 fc1e 	bl	8007960 <__multiply>
 8007124:	9903      	ldr	r1, [sp, #12]
 8007126:	4680      	mov	r8, r0
 8007128:	4648      	mov	r0, r9
 800712a:	f000 fb4f 	bl	80077cc <_Bfree>
 800712e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007130:	1b1b      	subs	r3, r3, r4
 8007132:	930a      	str	r3, [sp, #40]	@ 0x28
 8007134:	f000 80b1 	beq.w	800729a <_dtoa_r+0x8f2>
 8007138:	4641      	mov	r1, r8
 800713a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800713c:	4648      	mov	r0, r9
 800713e:	f000 fcb1 	bl	8007aa4 <__pow5mult>
 8007142:	9003      	str	r0, [sp, #12]
 8007144:	2101      	movs	r1, #1
 8007146:	4648      	mov	r0, r9
 8007148:	f000 fbf4 	bl	8007934 <__i2b>
 800714c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800714e:	4604      	mov	r4, r0
 8007150:	2b00      	cmp	r3, #0
 8007152:	f000 81d8 	beq.w	8007506 <_dtoa_r+0xb5e>
 8007156:	461a      	mov	r2, r3
 8007158:	4601      	mov	r1, r0
 800715a:	4648      	mov	r0, r9
 800715c:	f000 fca2 	bl	8007aa4 <__pow5mult>
 8007160:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007162:	4604      	mov	r4, r0
 8007164:	2b01      	cmp	r3, #1
 8007166:	f300 809f 	bgt.w	80072a8 <_dtoa_r+0x900>
 800716a:	9b06      	ldr	r3, [sp, #24]
 800716c:	2b00      	cmp	r3, #0
 800716e:	f040 8097 	bne.w	80072a0 <_dtoa_r+0x8f8>
 8007172:	9b07      	ldr	r3, [sp, #28]
 8007174:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007178:	2b00      	cmp	r3, #0
 800717a:	f040 8093 	bne.w	80072a4 <_dtoa_r+0x8fc>
 800717e:	9b07      	ldr	r3, [sp, #28]
 8007180:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007184:	0d1b      	lsrs	r3, r3, #20
 8007186:	051b      	lsls	r3, r3, #20
 8007188:	b133      	cbz	r3, 8007198 <_dtoa_r+0x7f0>
 800718a:	9b04      	ldr	r3, [sp, #16]
 800718c:	3301      	adds	r3, #1
 800718e:	9304      	str	r3, [sp, #16]
 8007190:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007192:	3301      	adds	r3, #1
 8007194:	9309      	str	r3, [sp, #36]	@ 0x24
 8007196:	2301      	movs	r3, #1
 8007198:	930a      	str	r3, [sp, #40]	@ 0x28
 800719a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800719c:	2b00      	cmp	r3, #0
 800719e:	f000 81b8 	beq.w	8007512 <_dtoa_r+0xb6a>
 80071a2:	6923      	ldr	r3, [r4, #16]
 80071a4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80071a8:	6918      	ldr	r0, [r3, #16]
 80071aa:	f000 fb77 	bl	800789c <__hi0bits>
 80071ae:	f1c0 0020 	rsb	r0, r0, #32
 80071b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071b4:	4418      	add	r0, r3
 80071b6:	f010 001f 	ands.w	r0, r0, #31
 80071ba:	f000 8082 	beq.w	80072c2 <_dtoa_r+0x91a>
 80071be:	f1c0 0320 	rsb	r3, r0, #32
 80071c2:	2b04      	cmp	r3, #4
 80071c4:	dd73      	ble.n	80072ae <_dtoa_r+0x906>
 80071c6:	9b04      	ldr	r3, [sp, #16]
 80071c8:	f1c0 001c 	rsb	r0, r0, #28
 80071cc:	4403      	add	r3, r0
 80071ce:	9304      	str	r3, [sp, #16]
 80071d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071d2:	4406      	add	r6, r0
 80071d4:	4403      	add	r3, r0
 80071d6:	9309      	str	r3, [sp, #36]	@ 0x24
 80071d8:	9b04      	ldr	r3, [sp, #16]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	dd05      	ble.n	80071ea <_dtoa_r+0x842>
 80071de:	461a      	mov	r2, r3
 80071e0:	4648      	mov	r0, r9
 80071e2:	9903      	ldr	r1, [sp, #12]
 80071e4:	f000 fcb8 	bl	8007b58 <__lshift>
 80071e8:	9003      	str	r0, [sp, #12]
 80071ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	dd05      	ble.n	80071fc <_dtoa_r+0x854>
 80071f0:	4621      	mov	r1, r4
 80071f2:	461a      	mov	r2, r3
 80071f4:	4648      	mov	r0, r9
 80071f6:	f000 fcaf 	bl	8007b58 <__lshift>
 80071fa:	4604      	mov	r4, r0
 80071fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d061      	beq.n	80072c6 <_dtoa_r+0x91e>
 8007202:	4621      	mov	r1, r4
 8007204:	9803      	ldr	r0, [sp, #12]
 8007206:	f000 fd13 	bl	8007c30 <__mcmp>
 800720a:	2800      	cmp	r0, #0
 800720c:	da5b      	bge.n	80072c6 <_dtoa_r+0x91e>
 800720e:	2300      	movs	r3, #0
 8007210:	220a      	movs	r2, #10
 8007212:	4648      	mov	r0, r9
 8007214:	9903      	ldr	r1, [sp, #12]
 8007216:	f000 fafb 	bl	8007810 <__multadd>
 800721a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800721c:	f107 38ff 	add.w	r8, r7, #4294967295
 8007220:	9003      	str	r0, [sp, #12]
 8007222:	2b00      	cmp	r3, #0
 8007224:	f000 8177 	beq.w	8007516 <_dtoa_r+0xb6e>
 8007228:	4629      	mov	r1, r5
 800722a:	2300      	movs	r3, #0
 800722c:	220a      	movs	r2, #10
 800722e:	4648      	mov	r0, r9
 8007230:	f000 faee 	bl	8007810 <__multadd>
 8007234:	f1bb 0f00 	cmp.w	fp, #0
 8007238:	4605      	mov	r5, r0
 800723a:	dc6f      	bgt.n	800731c <_dtoa_r+0x974>
 800723c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800723e:	2b02      	cmp	r3, #2
 8007240:	dc49      	bgt.n	80072d6 <_dtoa_r+0x92e>
 8007242:	e06b      	b.n	800731c <_dtoa_r+0x974>
 8007244:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007246:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800724a:	e73c      	b.n	80070c6 <_dtoa_r+0x71e>
 800724c:	3fe00000 	.word	0x3fe00000
 8007250:	40240000 	.word	0x40240000
 8007254:	9b08      	ldr	r3, [sp, #32]
 8007256:	1e5c      	subs	r4, r3, #1
 8007258:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800725a:	42a3      	cmp	r3, r4
 800725c:	db09      	blt.n	8007272 <_dtoa_r+0x8ca>
 800725e:	1b1c      	subs	r4, r3, r4
 8007260:	9b08      	ldr	r3, [sp, #32]
 8007262:	2b00      	cmp	r3, #0
 8007264:	f6bf af30 	bge.w	80070c8 <_dtoa_r+0x720>
 8007268:	9b04      	ldr	r3, [sp, #16]
 800726a:	9a08      	ldr	r2, [sp, #32]
 800726c:	1a9e      	subs	r6, r3, r2
 800726e:	2300      	movs	r3, #0
 8007270:	e72b      	b.n	80070ca <_dtoa_r+0x722>
 8007272:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007274:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007276:	1ae3      	subs	r3, r4, r3
 8007278:	441a      	add	r2, r3
 800727a:	940a      	str	r4, [sp, #40]	@ 0x28
 800727c:	9e04      	ldr	r6, [sp, #16]
 800727e:	2400      	movs	r4, #0
 8007280:	9b08      	ldr	r3, [sp, #32]
 8007282:	920e      	str	r2, [sp, #56]	@ 0x38
 8007284:	e721      	b.n	80070ca <_dtoa_r+0x722>
 8007286:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007288:	9e04      	ldr	r6, [sp, #16]
 800728a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800728c:	e728      	b.n	80070e0 <_dtoa_r+0x738>
 800728e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007292:	e751      	b.n	8007138 <_dtoa_r+0x790>
 8007294:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007296:	9903      	ldr	r1, [sp, #12]
 8007298:	e750      	b.n	800713c <_dtoa_r+0x794>
 800729a:	f8cd 800c 	str.w	r8, [sp, #12]
 800729e:	e751      	b.n	8007144 <_dtoa_r+0x79c>
 80072a0:	2300      	movs	r3, #0
 80072a2:	e779      	b.n	8007198 <_dtoa_r+0x7f0>
 80072a4:	9b06      	ldr	r3, [sp, #24]
 80072a6:	e777      	b.n	8007198 <_dtoa_r+0x7f0>
 80072a8:	2300      	movs	r3, #0
 80072aa:	930a      	str	r3, [sp, #40]	@ 0x28
 80072ac:	e779      	b.n	80071a2 <_dtoa_r+0x7fa>
 80072ae:	d093      	beq.n	80071d8 <_dtoa_r+0x830>
 80072b0:	9a04      	ldr	r2, [sp, #16]
 80072b2:	331c      	adds	r3, #28
 80072b4:	441a      	add	r2, r3
 80072b6:	9204      	str	r2, [sp, #16]
 80072b8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80072ba:	441e      	add	r6, r3
 80072bc:	441a      	add	r2, r3
 80072be:	9209      	str	r2, [sp, #36]	@ 0x24
 80072c0:	e78a      	b.n	80071d8 <_dtoa_r+0x830>
 80072c2:	4603      	mov	r3, r0
 80072c4:	e7f4      	b.n	80072b0 <_dtoa_r+0x908>
 80072c6:	9b08      	ldr	r3, [sp, #32]
 80072c8:	46b8      	mov	r8, r7
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	dc20      	bgt.n	8007310 <_dtoa_r+0x968>
 80072ce:	469b      	mov	fp, r3
 80072d0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80072d2:	2b02      	cmp	r3, #2
 80072d4:	dd1e      	ble.n	8007314 <_dtoa_r+0x96c>
 80072d6:	f1bb 0f00 	cmp.w	fp, #0
 80072da:	f47f adb1 	bne.w	8006e40 <_dtoa_r+0x498>
 80072de:	4621      	mov	r1, r4
 80072e0:	465b      	mov	r3, fp
 80072e2:	2205      	movs	r2, #5
 80072e4:	4648      	mov	r0, r9
 80072e6:	f000 fa93 	bl	8007810 <__multadd>
 80072ea:	4601      	mov	r1, r0
 80072ec:	4604      	mov	r4, r0
 80072ee:	9803      	ldr	r0, [sp, #12]
 80072f0:	f000 fc9e 	bl	8007c30 <__mcmp>
 80072f4:	2800      	cmp	r0, #0
 80072f6:	f77f ada3 	ble.w	8006e40 <_dtoa_r+0x498>
 80072fa:	4656      	mov	r6, sl
 80072fc:	2331      	movs	r3, #49	@ 0x31
 80072fe:	f108 0801 	add.w	r8, r8, #1
 8007302:	f806 3b01 	strb.w	r3, [r6], #1
 8007306:	e59f      	b.n	8006e48 <_dtoa_r+0x4a0>
 8007308:	46b8      	mov	r8, r7
 800730a:	9c08      	ldr	r4, [sp, #32]
 800730c:	4625      	mov	r5, r4
 800730e:	e7f4      	b.n	80072fa <_dtoa_r+0x952>
 8007310:	f8dd b020 	ldr.w	fp, [sp, #32]
 8007314:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007316:	2b00      	cmp	r3, #0
 8007318:	f000 8101 	beq.w	800751e <_dtoa_r+0xb76>
 800731c:	2e00      	cmp	r6, #0
 800731e:	dd05      	ble.n	800732c <_dtoa_r+0x984>
 8007320:	4629      	mov	r1, r5
 8007322:	4632      	mov	r2, r6
 8007324:	4648      	mov	r0, r9
 8007326:	f000 fc17 	bl	8007b58 <__lshift>
 800732a:	4605      	mov	r5, r0
 800732c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800732e:	2b00      	cmp	r3, #0
 8007330:	d05c      	beq.n	80073ec <_dtoa_r+0xa44>
 8007332:	4648      	mov	r0, r9
 8007334:	6869      	ldr	r1, [r5, #4]
 8007336:	f000 fa09 	bl	800774c <_Balloc>
 800733a:	4606      	mov	r6, r0
 800733c:	b928      	cbnz	r0, 800734a <_dtoa_r+0x9a2>
 800733e:	4602      	mov	r2, r0
 8007340:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007344:	4b80      	ldr	r3, [pc, #512]	@ (8007548 <_dtoa_r+0xba0>)
 8007346:	f7ff bb43 	b.w	80069d0 <_dtoa_r+0x28>
 800734a:	692a      	ldr	r2, [r5, #16]
 800734c:	f105 010c 	add.w	r1, r5, #12
 8007350:	3202      	adds	r2, #2
 8007352:	0092      	lsls	r2, r2, #2
 8007354:	300c      	adds	r0, #12
 8007356:	f000 ff9d 	bl	8008294 <memcpy>
 800735a:	2201      	movs	r2, #1
 800735c:	4631      	mov	r1, r6
 800735e:	4648      	mov	r0, r9
 8007360:	f000 fbfa 	bl	8007b58 <__lshift>
 8007364:	462f      	mov	r7, r5
 8007366:	4605      	mov	r5, r0
 8007368:	f10a 0301 	add.w	r3, sl, #1
 800736c:	9304      	str	r3, [sp, #16]
 800736e:	eb0a 030b 	add.w	r3, sl, fp
 8007372:	930a      	str	r3, [sp, #40]	@ 0x28
 8007374:	9b06      	ldr	r3, [sp, #24]
 8007376:	f003 0301 	and.w	r3, r3, #1
 800737a:	9309      	str	r3, [sp, #36]	@ 0x24
 800737c:	9b04      	ldr	r3, [sp, #16]
 800737e:	4621      	mov	r1, r4
 8007380:	9803      	ldr	r0, [sp, #12]
 8007382:	f103 3bff 	add.w	fp, r3, #4294967295
 8007386:	f7ff fa84 	bl	8006892 <quorem>
 800738a:	4603      	mov	r3, r0
 800738c:	4639      	mov	r1, r7
 800738e:	3330      	adds	r3, #48	@ 0x30
 8007390:	9006      	str	r0, [sp, #24]
 8007392:	9803      	ldr	r0, [sp, #12]
 8007394:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007396:	f000 fc4b 	bl	8007c30 <__mcmp>
 800739a:	462a      	mov	r2, r5
 800739c:	9008      	str	r0, [sp, #32]
 800739e:	4621      	mov	r1, r4
 80073a0:	4648      	mov	r0, r9
 80073a2:	f000 fc61 	bl	8007c68 <__mdiff>
 80073a6:	68c2      	ldr	r2, [r0, #12]
 80073a8:	4606      	mov	r6, r0
 80073aa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80073ac:	bb02      	cbnz	r2, 80073f0 <_dtoa_r+0xa48>
 80073ae:	4601      	mov	r1, r0
 80073b0:	9803      	ldr	r0, [sp, #12]
 80073b2:	f000 fc3d 	bl	8007c30 <__mcmp>
 80073b6:	4602      	mov	r2, r0
 80073b8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80073ba:	4631      	mov	r1, r6
 80073bc:	4648      	mov	r0, r9
 80073be:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 80073c2:	f000 fa03 	bl	80077cc <_Bfree>
 80073c6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80073c8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80073ca:	9e04      	ldr	r6, [sp, #16]
 80073cc:	ea42 0103 	orr.w	r1, r2, r3
 80073d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073d2:	4319      	orrs	r1, r3
 80073d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80073d6:	d10d      	bne.n	80073f4 <_dtoa_r+0xa4c>
 80073d8:	2b39      	cmp	r3, #57	@ 0x39
 80073da:	d027      	beq.n	800742c <_dtoa_r+0xa84>
 80073dc:	9a08      	ldr	r2, [sp, #32]
 80073de:	2a00      	cmp	r2, #0
 80073e0:	dd01      	ble.n	80073e6 <_dtoa_r+0xa3e>
 80073e2:	9b06      	ldr	r3, [sp, #24]
 80073e4:	3331      	adds	r3, #49	@ 0x31
 80073e6:	f88b 3000 	strb.w	r3, [fp]
 80073ea:	e52e      	b.n	8006e4a <_dtoa_r+0x4a2>
 80073ec:	4628      	mov	r0, r5
 80073ee:	e7b9      	b.n	8007364 <_dtoa_r+0x9bc>
 80073f0:	2201      	movs	r2, #1
 80073f2:	e7e2      	b.n	80073ba <_dtoa_r+0xa12>
 80073f4:	9908      	ldr	r1, [sp, #32]
 80073f6:	2900      	cmp	r1, #0
 80073f8:	db04      	blt.n	8007404 <_dtoa_r+0xa5c>
 80073fa:	9820      	ldr	r0, [sp, #128]	@ 0x80
 80073fc:	4301      	orrs	r1, r0
 80073fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007400:	4301      	orrs	r1, r0
 8007402:	d120      	bne.n	8007446 <_dtoa_r+0xa9e>
 8007404:	2a00      	cmp	r2, #0
 8007406:	ddee      	ble.n	80073e6 <_dtoa_r+0xa3e>
 8007408:	2201      	movs	r2, #1
 800740a:	9903      	ldr	r1, [sp, #12]
 800740c:	4648      	mov	r0, r9
 800740e:	9304      	str	r3, [sp, #16]
 8007410:	f000 fba2 	bl	8007b58 <__lshift>
 8007414:	4621      	mov	r1, r4
 8007416:	9003      	str	r0, [sp, #12]
 8007418:	f000 fc0a 	bl	8007c30 <__mcmp>
 800741c:	2800      	cmp	r0, #0
 800741e:	9b04      	ldr	r3, [sp, #16]
 8007420:	dc02      	bgt.n	8007428 <_dtoa_r+0xa80>
 8007422:	d1e0      	bne.n	80073e6 <_dtoa_r+0xa3e>
 8007424:	07da      	lsls	r2, r3, #31
 8007426:	d5de      	bpl.n	80073e6 <_dtoa_r+0xa3e>
 8007428:	2b39      	cmp	r3, #57	@ 0x39
 800742a:	d1da      	bne.n	80073e2 <_dtoa_r+0xa3a>
 800742c:	2339      	movs	r3, #57	@ 0x39
 800742e:	f88b 3000 	strb.w	r3, [fp]
 8007432:	4633      	mov	r3, r6
 8007434:	461e      	mov	r6, r3
 8007436:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800743a:	3b01      	subs	r3, #1
 800743c:	2a39      	cmp	r2, #57	@ 0x39
 800743e:	d04e      	beq.n	80074de <_dtoa_r+0xb36>
 8007440:	3201      	adds	r2, #1
 8007442:	701a      	strb	r2, [r3, #0]
 8007444:	e501      	b.n	8006e4a <_dtoa_r+0x4a2>
 8007446:	2a00      	cmp	r2, #0
 8007448:	dd03      	ble.n	8007452 <_dtoa_r+0xaaa>
 800744a:	2b39      	cmp	r3, #57	@ 0x39
 800744c:	d0ee      	beq.n	800742c <_dtoa_r+0xa84>
 800744e:	3301      	adds	r3, #1
 8007450:	e7c9      	b.n	80073e6 <_dtoa_r+0xa3e>
 8007452:	9a04      	ldr	r2, [sp, #16]
 8007454:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007456:	f802 3c01 	strb.w	r3, [r2, #-1]
 800745a:	428a      	cmp	r2, r1
 800745c:	d028      	beq.n	80074b0 <_dtoa_r+0xb08>
 800745e:	2300      	movs	r3, #0
 8007460:	220a      	movs	r2, #10
 8007462:	9903      	ldr	r1, [sp, #12]
 8007464:	4648      	mov	r0, r9
 8007466:	f000 f9d3 	bl	8007810 <__multadd>
 800746a:	42af      	cmp	r7, r5
 800746c:	9003      	str	r0, [sp, #12]
 800746e:	f04f 0300 	mov.w	r3, #0
 8007472:	f04f 020a 	mov.w	r2, #10
 8007476:	4639      	mov	r1, r7
 8007478:	4648      	mov	r0, r9
 800747a:	d107      	bne.n	800748c <_dtoa_r+0xae4>
 800747c:	f000 f9c8 	bl	8007810 <__multadd>
 8007480:	4607      	mov	r7, r0
 8007482:	4605      	mov	r5, r0
 8007484:	9b04      	ldr	r3, [sp, #16]
 8007486:	3301      	adds	r3, #1
 8007488:	9304      	str	r3, [sp, #16]
 800748a:	e777      	b.n	800737c <_dtoa_r+0x9d4>
 800748c:	f000 f9c0 	bl	8007810 <__multadd>
 8007490:	4629      	mov	r1, r5
 8007492:	4607      	mov	r7, r0
 8007494:	2300      	movs	r3, #0
 8007496:	220a      	movs	r2, #10
 8007498:	4648      	mov	r0, r9
 800749a:	f000 f9b9 	bl	8007810 <__multadd>
 800749e:	4605      	mov	r5, r0
 80074a0:	e7f0      	b.n	8007484 <_dtoa_r+0xadc>
 80074a2:	f1bb 0f00 	cmp.w	fp, #0
 80074a6:	bfcc      	ite	gt
 80074a8:	465e      	movgt	r6, fp
 80074aa:	2601      	movle	r6, #1
 80074ac:	2700      	movs	r7, #0
 80074ae:	4456      	add	r6, sl
 80074b0:	2201      	movs	r2, #1
 80074b2:	9903      	ldr	r1, [sp, #12]
 80074b4:	4648      	mov	r0, r9
 80074b6:	9304      	str	r3, [sp, #16]
 80074b8:	f000 fb4e 	bl	8007b58 <__lshift>
 80074bc:	4621      	mov	r1, r4
 80074be:	9003      	str	r0, [sp, #12]
 80074c0:	f000 fbb6 	bl	8007c30 <__mcmp>
 80074c4:	2800      	cmp	r0, #0
 80074c6:	dcb4      	bgt.n	8007432 <_dtoa_r+0xa8a>
 80074c8:	d102      	bne.n	80074d0 <_dtoa_r+0xb28>
 80074ca:	9b04      	ldr	r3, [sp, #16]
 80074cc:	07db      	lsls	r3, r3, #31
 80074ce:	d4b0      	bmi.n	8007432 <_dtoa_r+0xa8a>
 80074d0:	4633      	mov	r3, r6
 80074d2:	461e      	mov	r6, r3
 80074d4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80074d8:	2a30      	cmp	r2, #48	@ 0x30
 80074da:	d0fa      	beq.n	80074d2 <_dtoa_r+0xb2a>
 80074dc:	e4b5      	b.n	8006e4a <_dtoa_r+0x4a2>
 80074de:	459a      	cmp	sl, r3
 80074e0:	d1a8      	bne.n	8007434 <_dtoa_r+0xa8c>
 80074e2:	2331      	movs	r3, #49	@ 0x31
 80074e4:	f108 0801 	add.w	r8, r8, #1
 80074e8:	f88a 3000 	strb.w	r3, [sl]
 80074ec:	e4ad      	b.n	8006e4a <_dtoa_r+0x4a2>
 80074ee:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80074f0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800754c <_dtoa_r+0xba4>
 80074f4:	b11b      	cbz	r3, 80074fe <_dtoa_r+0xb56>
 80074f6:	f10a 0308 	add.w	r3, sl, #8
 80074fa:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80074fc:	6013      	str	r3, [r2, #0]
 80074fe:	4650      	mov	r0, sl
 8007500:	b017      	add	sp, #92	@ 0x5c
 8007502:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007506:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007508:	2b01      	cmp	r3, #1
 800750a:	f77f ae2e 	ble.w	800716a <_dtoa_r+0x7c2>
 800750e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007510:	930a      	str	r3, [sp, #40]	@ 0x28
 8007512:	2001      	movs	r0, #1
 8007514:	e64d      	b.n	80071b2 <_dtoa_r+0x80a>
 8007516:	f1bb 0f00 	cmp.w	fp, #0
 800751a:	f77f aed9 	ble.w	80072d0 <_dtoa_r+0x928>
 800751e:	4656      	mov	r6, sl
 8007520:	4621      	mov	r1, r4
 8007522:	9803      	ldr	r0, [sp, #12]
 8007524:	f7ff f9b5 	bl	8006892 <quorem>
 8007528:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800752c:	f806 3b01 	strb.w	r3, [r6], #1
 8007530:	eba6 020a 	sub.w	r2, r6, sl
 8007534:	4593      	cmp	fp, r2
 8007536:	ddb4      	ble.n	80074a2 <_dtoa_r+0xafa>
 8007538:	2300      	movs	r3, #0
 800753a:	220a      	movs	r2, #10
 800753c:	4648      	mov	r0, r9
 800753e:	9903      	ldr	r1, [sp, #12]
 8007540:	f000 f966 	bl	8007810 <__multadd>
 8007544:	9003      	str	r0, [sp, #12]
 8007546:	e7eb      	b.n	8007520 <_dtoa_r+0xb78>
 8007548:	080093bf 	.word	0x080093bf
 800754c:	08009343 	.word	0x08009343

08007550 <_free_r>:
 8007550:	b538      	push	{r3, r4, r5, lr}
 8007552:	4605      	mov	r5, r0
 8007554:	2900      	cmp	r1, #0
 8007556:	d040      	beq.n	80075da <_free_r+0x8a>
 8007558:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800755c:	1f0c      	subs	r4, r1, #4
 800755e:	2b00      	cmp	r3, #0
 8007560:	bfb8      	it	lt
 8007562:	18e4      	addlt	r4, r4, r3
 8007564:	f000 f8e6 	bl	8007734 <__malloc_lock>
 8007568:	4a1c      	ldr	r2, [pc, #112]	@ (80075dc <_free_r+0x8c>)
 800756a:	6813      	ldr	r3, [r2, #0]
 800756c:	b933      	cbnz	r3, 800757c <_free_r+0x2c>
 800756e:	6063      	str	r3, [r4, #4]
 8007570:	6014      	str	r4, [r2, #0]
 8007572:	4628      	mov	r0, r5
 8007574:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007578:	f000 b8e2 	b.w	8007740 <__malloc_unlock>
 800757c:	42a3      	cmp	r3, r4
 800757e:	d908      	bls.n	8007592 <_free_r+0x42>
 8007580:	6820      	ldr	r0, [r4, #0]
 8007582:	1821      	adds	r1, r4, r0
 8007584:	428b      	cmp	r3, r1
 8007586:	bf01      	itttt	eq
 8007588:	6819      	ldreq	r1, [r3, #0]
 800758a:	685b      	ldreq	r3, [r3, #4]
 800758c:	1809      	addeq	r1, r1, r0
 800758e:	6021      	streq	r1, [r4, #0]
 8007590:	e7ed      	b.n	800756e <_free_r+0x1e>
 8007592:	461a      	mov	r2, r3
 8007594:	685b      	ldr	r3, [r3, #4]
 8007596:	b10b      	cbz	r3, 800759c <_free_r+0x4c>
 8007598:	42a3      	cmp	r3, r4
 800759a:	d9fa      	bls.n	8007592 <_free_r+0x42>
 800759c:	6811      	ldr	r1, [r2, #0]
 800759e:	1850      	adds	r0, r2, r1
 80075a0:	42a0      	cmp	r0, r4
 80075a2:	d10b      	bne.n	80075bc <_free_r+0x6c>
 80075a4:	6820      	ldr	r0, [r4, #0]
 80075a6:	4401      	add	r1, r0
 80075a8:	1850      	adds	r0, r2, r1
 80075aa:	4283      	cmp	r3, r0
 80075ac:	6011      	str	r1, [r2, #0]
 80075ae:	d1e0      	bne.n	8007572 <_free_r+0x22>
 80075b0:	6818      	ldr	r0, [r3, #0]
 80075b2:	685b      	ldr	r3, [r3, #4]
 80075b4:	4408      	add	r0, r1
 80075b6:	6010      	str	r0, [r2, #0]
 80075b8:	6053      	str	r3, [r2, #4]
 80075ba:	e7da      	b.n	8007572 <_free_r+0x22>
 80075bc:	d902      	bls.n	80075c4 <_free_r+0x74>
 80075be:	230c      	movs	r3, #12
 80075c0:	602b      	str	r3, [r5, #0]
 80075c2:	e7d6      	b.n	8007572 <_free_r+0x22>
 80075c4:	6820      	ldr	r0, [r4, #0]
 80075c6:	1821      	adds	r1, r4, r0
 80075c8:	428b      	cmp	r3, r1
 80075ca:	bf01      	itttt	eq
 80075cc:	6819      	ldreq	r1, [r3, #0]
 80075ce:	685b      	ldreq	r3, [r3, #4]
 80075d0:	1809      	addeq	r1, r1, r0
 80075d2:	6021      	streq	r1, [r4, #0]
 80075d4:	6063      	str	r3, [r4, #4]
 80075d6:	6054      	str	r4, [r2, #4]
 80075d8:	e7cb      	b.n	8007572 <_free_r+0x22>
 80075da:	bd38      	pop	{r3, r4, r5, pc}
 80075dc:	200008a8 	.word	0x200008a8

080075e0 <malloc>:
 80075e0:	4b02      	ldr	r3, [pc, #8]	@ (80075ec <malloc+0xc>)
 80075e2:	4601      	mov	r1, r0
 80075e4:	6818      	ldr	r0, [r3, #0]
 80075e6:	f000 b825 	b.w	8007634 <_malloc_r>
 80075ea:	bf00      	nop
 80075ec:	2000002c 	.word	0x2000002c

080075f0 <sbrk_aligned>:
 80075f0:	b570      	push	{r4, r5, r6, lr}
 80075f2:	4e0f      	ldr	r6, [pc, #60]	@ (8007630 <sbrk_aligned+0x40>)
 80075f4:	460c      	mov	r4, r1
 80075f6:	6831      	ldr	r1, [r6, #0]
 80075f8:	4605      	mov	r5, r0
 80075fa:	b911      	cbnz	r1, 8007602 <sbrk_aligned+0x12>
 80075fc:	f000 fe3a 	bl	8008274 <_sbrk_r>
 8007600:	6030      	str	r0, [r6, #0]
 8007602:	4621      	mov	r1, r4
 8007604:	4628      	mov	r0, r5
 8007606:	f000 fe35 	bl	8008274 <_sbrk_r>
 800760a:	1c43      	adds	r3, r0, #1
 800760c:	d103      	bne.n	8007616 <sbrk_aligned+0x26>
 800760e:	f04f 34ff 	mov.w	r4, #4294967295
 8007612:	4620      	mov	r0, r4
 8007614:	bd70      	pop	{r4, r5, r6, pc}
 8007616:	1cc4      	adds	r4, r0, #3
 8007618:	f024 0403 	bic.w	r4, r4, #3
 800761c:	42a0      	cmp	r0, r4
 800761e:	d0f8      	beq.n	8007612 <sbrk_aligned+0x22>
 8007620:	1a21      	subs	r1, r4, r0
 8007622:	4628      	mov	r0, r5
 8007624:	f000 fe26 	bl	8008274 <_sbrk_r>
 8007628:	3001      	adds	r0, #1
 800762a:	d1f2      	bne.n	8007612 <sbrk_aligned+0x22>
 800762c:	e7ef      	b.n	800760e <sbrk_aligned+0x1e>
 800762e:	bf00      	nop
 8007630:	200008a4 	.word	0x200008a4

08007634 <_malloc_r>:
 8007634:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007638:	1ccd      	adds	r5, r1, #3
 800763a:	f025 0503 	bic.w	r5, r5, #3
 800763e:	3508      	adds	r5, #8
 8007640:	2d0c      	cmp	r5, #12
 8007642:	bf38      	it	cc
 8007644:	250c      	movcc	r5, #12
 8007646:	2d00      	cmp	r5, #0
 8007648:	4606      	mov	r6, r0
 800764a:	db01      	blt.n	8007650 <_malloc_r+0x1c>
 800764c:	42a9      	cmp	r1, r5
 800764e:	d904      	bls.n	800765a <_malloc_r+0x26>
 8007650:	230c      	movs	r3, #12
 8007652:	6033      	str	r3, [r6, #0]
 8007654:	2000      	movs	r0, #0
 8007656:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800765a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007730 <_malloc_r+0xfc>
 800765e:	f000 f869 	bl	8007734 <__malloc_lock>
 8007662:	f8d8 3000 	ldr.w	r3, [r8]
 8007666:	461c      	mov	r4, r3
 8007668:	bb44      	cbnz	r4, 80076bc <_malloc_r+0x88>
 800766a:	4629      	mov	r1, r5
 800766c:	4630      	mov	r0, r6
 800766e:	f7ff ffbf 	bl	80075f0 <sbrk_aligned>
 8007672:	1c43      	adds	r3, r0, #1
 8007674:	4604      	mov	r4, r0
 8007676:	d158      	bne.n	800772a <_malloc_r+0xf6>
 8007678:	f8d8 4000 	ldr.w	r4, [r8]
 800767c:	4627      	mov	r7, r4
 800767e:	2f00      	cmp	r7, #0
 8007680:	d143      	bne.n	800770a <_malloc_r+0xd6>
 8007682:	2c00      	cmp	r4, #0
 8007684:	d04b      	beq.n	800771e <_malloc_r+0xea>
 8007686:	6823      	ldr	r3, [r4, #0]
 8007688:	4639      	mov	r1, r7
 800768a:	4630      	mov	r0, r6
 800768c:	eb04 0903 	add.w	r9, r4, r3
 8007690:	f000 fdf0 	bl	8008274 <_sbrk_r>
 8007694:	4581      	cmp	r9, r0
 8007696:	d142      	bne.n	800771e <_malloc_r+0xea>
 8007698:	6821      	ldr	r1, [r4, #0]
 800769a:	4630      	mov	r0, r6
 800769c:	1a6d      	subs	r5, r5, r1
 800769e:	4629      	mov	r1, r5
 80076a0:	f7ff ffa6 	bl	80075f0 <sbrk_aligned>
 80076a4:	3001      	adds	r0, #1
 80076a6:	d03a      	beq.n	800771e <_malloc_r+0xea>
 80076a8:	6823      	ldr	r3, [r4, #0]
 80076aa:	442b      	add	r3, r5
 80076ac:	6023      	str	r3, [r4, #0]
 80076ae:	f8d8 3000 	ldr.w	r3, [r8]
 80076b2:	685a      	ldr	r2, [r3, #4]
 80076b4:	bb62      	cbnz	r2, 8007710 <_malloc_r+0xdc>
 80076b6:	f8c8 7000 	str.w	r7, [r8]
 80076ba:	e00f      	b.n	80076dc <_malloc_r+0xa8>
 80076bc:	6822      	ldr	r2, [r4, #0]
 80076be:	1b52      	subs	r2, r2, r5
 80076c0:	d420      	bmi.n	8007704 <_malloc_r+0xd0>
 80076c2:	2a0b      	cmp	r2, #11
 80076c4:	d917      	bls.n	80076f6 <_malloc_r+0xc2>
 80076c6:	1961      	adds	r1, r4, r5
 80076c8:	42a3      	cmp	r3, r4
 80076ca:	6025      	str	r5, [r4, #0]
 80076cc:	bf18      	it	ne
 80076ce:	6059      	strne	r1, [r3, #4]
 80076d0:	6863      	ldr	r3, [r4, #4]
 80076d2:	bf08      	it	eq
 80076d4:	f8c8 1000 	streq.w	r1, [r8]
 80076d8:	5162      	str	r2, [r4, r5]
 80076da:	604b      	str	r3, [r1, #4]
 80076dc:	4630      	mov	r0, r6
 80076de:	f000 f82f 	bl	8007740 <__malloc_unlock>
 80076e2:	f104 000b 	add.w	r0, r4, #11
 80076e6:	1d23      	adds	r3, r4, #4
 80076e8:	f020 0007 	bic.w	r0, r0, #7
 80076ec:	1ac2      	subs	r2, r0, r3
 80076ee:	bf1c      	itt	ne
 80076f0:	1a1b      	subne	r3, r3, r0
 80076f2:	50a3      	strne	r3, [r4, r2]
 80076f4:	e7af      	b.n	8007656 <_malloc_r+0x22>
 80076f6:	6862      	ldr	r2, [r4, #4]
 80076f8:	42a3      	cmp	r3, r4
 80076fa:	bf0c      	ite	eq
 80076fc:	f8c8 2000 	streq.w	r2, [r8]
 8007700:	605a      	strne	r2, [r3, #4]
 8007702:	e7eb      	b.n	80076dc <_malloc_r+0xa8>
 8007704:	4623      	mov	r3, r4
 8007706:	6864      	ldr	r4, [r4, #4]
 8007708:	e7ae      	b.n	8007668 <_malloc_r+0x34>
 800770a:	463c      	mov	r4, r7
 800770c:	687f      	ldr	r7, [r7, #4]
 800770e:	e7b6      	b.n	800767e <_malloc_r+0x4a>
 8007710:	461a      	mov	r2, r3
 8007712:	685b      	ldr	r3, [r3, #4]
 8007714:	42a3      	cmp	r3, r4
 8007716:	d1fb      	bne.n	8007710 <_malloc_r+0xdc>
 8007718:	2300      	movs	r3, #0
 800771a:	6053      	str	r3, [r2, #4]
 800771c:	e7de      	b.n	80076dc <_malloc_r+0xa8>
 800771e:	230c      	movs	r3, #12
 8007720:	4630      	mov	r0, r6
 8007722:	6033      	str	r3, [r6, #0]
 8007724:	f000 f80c 	bl	8007740 <__malloc_unlock>
 8007728:	e794      	b.n	8007654 <_malloc_r+0x20>
 800772a:	6005      	str	r5, [r0, #0]
 800772c:	e7d6      	b.n	80076dc <_malloc_r+0xa8>
 800772e:	bf00      	nop
 8007730:	200008a8 	.word	0x200008a8

08007734 <__malloc_lock>:
 8007734:	4801      	ldr	r0, [pc, #4]	@ (800773c <__malloc_lock+0x8>)
 8007736:	f7ff b89c 	b.w	8006872 <__retarget_lock_acquire_recursive>
 800773a:	bf00      	nop
 800773c:	200008a0 	.word	0x200008a0

08007740 <__malloc_unlock>:
 8007740:	4801      	ldr	r0, [pc, #4]	@ (8007748 <__malloc_unlock+0x8>)
 8007742:	f7ff b897 	b.w	8006874 <__retarget_lock_release_recursive>
 8007746:	bf00      	nop
 8007748:	200008a0 	.word	0x200008a0

0800774c <_Balloc>:
 800774c:	b570      	push	{r4, r5, r6, lr}
 800774e:	69c6      	ldr	r6, [r0, #28]
 8007750:	4604      	mov	r4, r0
 8007752:	460d      	mov	r5, r1
 8007754:	b976      	cbnz	r6, 8007774 <_Balloc+0x28>
 8007756:	2010      	movs	r0, #16
 8007758:	f7ff ff42 	bl	80075e0 <malloc>
 800775c:	4602      	mov	r2, r0
 800775e:	61e0      	str	r0, [r4, #28]
 8007760:	b920      	cbnz	r0, 800776c <_Balloc+0x20>
 8007762:	216b      	movs	r1, #107	@ 0x6b
 8007764:	4b17      	ldr	r3, [pc, #92]	@ (80077c4 <_Balloc+0x78>)
 8007766:	4818      	ldr	r0, [pc, #96]	@ (80077c8 <_Balloc+0x7c>)
 8007768:	f000 fda2 	bl	80082b0 <__assert_func>
 800776c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007770:	6006      	str	r6, [r0, #0]
 8007772:	60c6      	str	r6, [r0, #12]
 8007774:	69e6      	ldr	r6, [r4, #28]
 8007776:	68f3      	ldr	r3, [r6, #12]
 8007778:	b183      	cbz	r3, 800779c <_Balloc+0x50>
 800777a:	69e3      	ldr	r3, [r4, #28]
 800777c:	68db      	ldr	r3, [r3, #12]
 800777e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007782:	b9b8      	cbnz	r0, 80077b4 <_Balloc+0x68>
 8007784:	2101      	movs	r1, #1
 8007786:	fa01 f605 	lsl.w	r6, r1, r5
 800778a:	1d72      	adds	r2, r6, #5
 800778c:	4620      	mov	r0, r4
 800778e:	0092      	lsls	r2, r2, #2
 8007790:	f000 fdac 	bl	80082ec <_calloc_r>
 8007794:	b160      	cbz	r0, 80077b0 <_Balloc+0x64>
 8007796:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800779a:	e00e      	b.n	80077ba <_Balloc+0x6e>
 800779c:	2221      	movs	r2, #33	@ 0x21
 800779e:	2104      	movs	r1, #4
 80077a0:	4620      	mov	r0, r4
 80077a2:	f000 fda3 	bl	80082ec <_calloc_r>
 80077a6:	69e3      	ldr	r3, [r4, #28]
 80077a8:	60f0      	str	r0, [r6, #12]
 80077aa:	68db      	ldr	r3, [r3, #12]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d1e4      	bne.n	800777a <_Balloc+0x2e>
 80077b0:	2000      	movs	r0, #0
 80077b2:	bd70      	pop	{r4, r5, r6, pc}
 80077b4:	6802      	ldr	r2, [r0, #0]
 80077b6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80077ba:	2300      	movs	r3, #0
 80077bc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80077c0:	e7f7      	b.n	80077b2 <_Balloc+0x66>
 80077c2:	bf00      	nop
 80077c4:	08009350 	.word	0x08009350
 80077c8:	080093d0 	.word	0x080093d0

080077cc <_Bfree>:
 80077cc:	b570      	push	{r4, r5, r6, lr}
 80077ce:	69c6      	ldr	r6, [r0, #28]
 80077d0:	4605      	mov	r5, r0
 80077d2:	460c      	mov	r4, r1
 80077d4:	b976      	cbnz	r6, 80077f4 <_Bfree+0x28>
 80077d6:	2010      	movs	r0, #16
 80077d8:	f7ff ff02 	bl	80075e0 <malloc>
 80077dc:	4602      	mov	r2, r0
 80077de:	61e8      	str	r0, [r5, #28]
 80077e0:	b920      	cbnz	r0, 80077ec <_Bfree+0x20>
 80077e2:	218f      	movs	r1, #143	@ 0x8f
 80077e4:	4b08      	ldr	r3, [pc, #32]	@ (8007808 <_Bfree+0x3c>)
 80077e6:	4809      	ldr	r0, [pc, #36]	@ (800780c <_Bfree+0x40>)
 80077e8:	f000 fd62 	bl	80082b0 <__assert_func>
 80077ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80077f0:	6006      	str	r6, [r0, #0]
 80077f2:	60c6      	str	r6, [r0, #12]
 80077f4:	b13c      	cbz	r4, 8007806 <_Bfree+0x3a>
 80077f6:	69eb      	ldr	r3, [r5, #28]
 80077f8:	6862      	ldr	r2, [r4, #4]
 80077fa:	68db      	ldr	r3, [r3, #12]
 80077fc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007800:	6021      	str	r1, [r4, #0]
 8007802:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007806:	bd70      	pop	{r4, r5, r6, pc}
 8007808:	08009350 	.word	0x08009350
 800780c:	080093d0 	.word	0x080093d0

08007810 <__multadd>:
 8007810:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007814:	4607      	mov	r7, r0
 8007816:	460c      	mov	r4, r1
 8007818:	461e      	mov	r6, r3
 800781a:	2000      	movs	r0, #0
 800781c:	690d      	ldr	r5, [r1, #16]
 800781e:	f101 0c14 	add.w	ip, r1, #20
 8007822:	f8dc 3000 	ldr.w	r3, [ip]
 8007826:	3001      	adds	r0, #1
 8007828:	b299      	uxth	r1, r3
 800782a:	fb02 6101 	mla	r1, r2, r1, r6
 800782e:	0c1e      	lsrs	r6, r3, #16
 8007830:	0c0b      	lsrs	r3, r1, #16
 8007832:	fb02 3306 	mla	r3, r2, r6, r3
 8007836:	b289      	uxth	r1, r1
 8007838:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800783c:	4285      	cmp	r5, r0
 800783e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007842:	f84c 1b04 	str.w	r1, [ip], #4
 8007846:	dcec      	bgt.n	8007822 <__multadd+0x12>
 8007848:	b30e      	cbz	r6, 800788e <__multadd+0x7e>
 800784a:	68a3      	ldr	r3, [r4, #8]
 800784c:	42ab      	cmp	r3, r5
 800784e:	dc19      	bgt.n	8007884 <__multadd+0x74>
 8007850:	6861      	ldr	r1, [r4, #4]
 8007852:	4638      	mov	r0, r7
 8007854:	3101      	adds	r1, #1
 8007856:	f7ff ff79 	bl	800774c <_Balloc>
 800785a:	4680      	mov	r8, r0
 800785c:	b928      	cbnz	r0, 800786a <__multadd+0x5a>
 800785e:	4602      	mov	r2, r0
 8007860:	21ba      	movs	r1, #186	@ 0xba
 8007862:	4b0c      	ldr	r3, [pc, #48]	@ (8007894 <__multadd+0x84>)
 8007864:	480c      	ldr	r0, [pc, #48]	@ (8007898 <__multadd+0x88>)
 8007866:	f000 fd23 	bl	80082b0 <__assert_func>
 800786a:	6922      	ldr	r2, [r4, #16]
 800786c:	f104 010c 	add.w	r1, r4, #12
 8007870:	3202      	adds	r2, #2
 8007872:	0092      	lsls	r2, r2, #2
 8007874:	300c      	adds	r0, #12
 8007876:	f000 fd0d 	bl	8008294 <memcpy>
 800787a:	4621      	mov	r1, r4
 800787c:	4638      	mov	r0, r7
 800787e:	f7ff ffa5 	bl	80077cc <_Bfree>
 8007882:	4644      	mov	r4, r8
 8007884:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007888:	3501      	adds	r5, #1
 800788a:	615e      	str	r6, [r3, #20]
 800788c:	6125      	str	r5, [r4, #16]
 800788e:	4620      	mov	r0, r4
 8007890:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007894:	080093bf 	.word	0x080093bf
 8007898:	080093d0 	.word	0x080093d0

0800789c <__hi0bits>:
 800789c:	4603      	mov	r3, r0
 800789e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80078a2:	bf3a      	itte	cc
 80078a4:	0403      	lslcc	r3, r0, #16
 80078a6:	2010      	movcc	r0, #16
 80078a8:	2000      	movcs	r0, #0
 80078aa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80078ae:	bf3c      	itt	cc
 80078b0:	021b      	lslcc	r3, r3, #8
 80078b2:	3008      	addcc	r0, #8
 80078b4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80078b8:	bf3c      	itt	cc
 80078ba:	011b      	lslcc	r3, r3, #4
 80078bc:	3004      	addcc	r0, #4
 80078be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80078c2:	bf3c      	itt	cc
 80078c4:	009b      	lslcc	r3, r3, #2
 80078c6:	3002      	addcc	r0, #2
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	db05      	blt.n	80078d8 <__hi0bits+0x3c>
 80078cc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80078d0:	f100 0001 	add.w	r0, r0, #1
 80078d4:	bf08      	it	eq
 80078d6:	2020      	moveq	r0, #32
 80078d8:	4770      	bx	lr

080078da <__lo0bits>:
 80078da:	6803      	ldr	r3, [r0, #0]
 80078dc:	4602      	mov	r2, r0
 80078de:	f013 0007 	ands.w	r0, r3, #7
 80078e2:	d00b      	beq.n	80078fc <__lo0bits+0x22>
 80078e4:	07d9      	lsls	r1, r3, #31
 80078e6:	d421      	bmi.n	800792c <__lo0bits+0x52>
 80078e8:	0798      	lsls	r0, r3, #30
 80078ea:	bf49      	itett	mi
 80078ec:	085b      	lsrmi	r3, r3, #1
 80078ee:	089b      	lsrpl	r3, r3, #2
 80078f0:	2001      	movmi	r0, #1
 80078f2:	6013      	strmi	r3, [r2, #0]
 80078f4:	bf5c      	itt	pl
 80078f6:	2002      	movpl	r0, #2
 80078f8:	6013      	strpl	r3, [r2, #0]
 80078fa:	4770      	bx	lr
 80078fc:	b299      	uxth	r1, r3
 80078fe:	b909      	cbnz	r1, 8007904 <__lo0bits+0x2a>
 8007900:	2010      	movs	r0, #16
 8007902:	0c1b      	lsrs	r3, r3, #16
 8007904:	b2d9      	uxtb	r1, r3
 8007906:	b909      	cbnz	r1, 800790c <__lo0bits+0x32>
 8007908:	3008      	adds	r0, #8
 800790a:	0a1b      	lsrs	r3, r3, #8
 800790c:	0719      	lsls	r1, r3, #28
 800790e:	bf04      	itt	eq
 8007910:	091b      	lsreq	r3, r3, #4
 8007912:	3004      	addeq	r0, #4
 8007914:	0799      	lsls	r1, r3, #30
 8007916:	bf04      	itt	eq
 8007918:	089b      	lsreq	r3, r3, #2
 800791a:	3002      	addeq	r0, #2
 800791c:	07d9      	lsls	r1, r3, #31
 800791e:	d403      	bmi.n	8007928 <__lo0bits+0x4e>
 8007920:	085b      	lsrs	r3, r3, #1
 8007922:	f100 0001 	add.w	r0, r0, #1
 8007926:	d003      	beq.n	8007930 <__lo0bits+0x56>
 8007928:	6013      	str	r3, [r2, #0]
 800792a:	4770      	bx	lr
 800792c:	2000      	movs	r0, #0
 800792e:	4770      	bx	lr
 8007930:	2020      	movs	r0, #32
 8007932:	4770      	bx	lr

08007934 <__i2b>:
 8007934:	b510      	push	{r4, lr}
 8007936:	460c      	mov	r4, r1
 8007938:	2101      	movs	r1, #1
 800793a:	f7ff ff07 	bl	800774c <_Balloc>
 800793e:	4602      	mov	r2, r0
 8007940:	b928      	cbnz	r0, 800794e <__i2b+0x1a>
 8007942:	f240 1145 	movw	r1, #325	@ 0x145
 8007946:	4b04      	ldr	r3, [pc, #16]	@ (8007958 <__i2b+0x24>)
 8007948:	4804      	ldr	r0, [pc, #16]	@ (800795c <__i2b+0x28>)
 800794a:	f000 fcb1 	bl	80082b0 <__assert_func>
 800794e:	2301      	movs	r3, #1
 8007950:	6144      	str	r4, [r0, #20]
 8007952:	6103      	str	r3, [r0, #16]
 8007954:	bd10      	pop	{r4, pc}
 8007956:	bf00      	nop
 8007958:	080093bf 	.word	0x080093bf
 800795c:	080093d0 	.word	0x080093d0

08007960 <__multiply>:
 8007960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007964:	4617      	mov	r7, r2
 8007966:	690a      	ldr	r2, [r1, #16]
 8007968:	693b      	ldr	r3, [r7, #16]
 800796a:	4689      	mov	r9, r1
 800796c:	429a      	cmp	r2, r3
 800796e:	bfa2      	ittt	ge
 8007970:	463b      	movge	r3, r7
 8007972:	460f      	movge	r7, r1
 8007974:	4699      	movge	r9, r3
 8007976:	693d      	ldr	r5, [r7, #16]
 8007978:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800797c:	68bb      	ldr	r3, [r7, #8]
 800797e:	6879      	ldr	r1, [r7, #4]
 8007980:	eb05 060a 	add.w	r6, r5, sl
 8007984:	42b3      	cmp	r3, r6
 8007986:	b085      	sub	sp, #20
 8007988:	bfb8      	it	lt
 800798a:	3101      	addlt	r1, #1
 800798c:	f7ff fede 	bl	800774c <_Balloc>
 8007990:	b930      	cbnz	r0, 80079a0 <__multiply+0x40>
 8007992:	4602      	mov	r2, r0
 8007994:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007998:	4b40      	ldr	r3, [pc, #256]	@ (8007a9c <__multiply+0x13c>)
 800799a:	4841      	ldr	r0, [pc, #260]	@ (8007aa0 <__multiply+0x140>)
 800799c:	f000 fc88 	bl	80082b0 <__assert_func>
 80079a0:	f100 0414 	add.w	r4, r0, #20
 80079a4:	4623      	mov	r3, r4
 80079a6:	2200      	movs	r2, #0
 80079a8:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80079ac:	4573      	cmp	r3, lr
 80079ae:	d320      	bcc.n	80079f2 <__multiply+0x92>
 80079b0:	f107 0814 	add.w	r8, r7, #20
 80079b4:	f109 0114 	add.w	r1, r9, #20
 80079b8:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80079bc:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80079c0:	9302      	str	r3, [sp, #8]
 80079c2:	1beb      	subs	r3, r5, r7
 80079c4:	3b15      	subs	r3, #21
 80079c6:	f023 0303 	bic.w	r3, r3, #3
 80079ca:	3304      	adds	r3, #4
 80079cc:	3715      	adds	r7, #21
 80079ce:	42bd      	cmp	r5, r7
 80079d0:	bf38      	it	cc
 80079d2:	2304      	movcc	r3, #4
 80079d4:	9301      	str	r3, [sp, #4]
 80079d6:	9b02      	ldr	r3, [sp, #8]
 80079d8:	9103      	str	r1, [sp, #12]
 80079da:	428b      	cmp	r3, r1
 80079dc:	d80c      	bhi.n	80079f8 <__multiply+0x98>
 80079de:	2e00      	cmp	r6, #0
 80079e0:	dd03      	ble.n	80079ea <__multiply+0x8a>
 80079e2:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d055      	beq.n	8007a96 <__multiply+0x136>
 80079ea:	6106      	str	r6, [r0, #16]
 80079ec:	b005      	add	sp, #20
 80079ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079f2:	f843 2b04 	str.w	r2, [r3], #4
 80079f6:	e7d9      	b.n	80079ac <__multiply+0x4c>
 80079f8:	f8b1 a000 	ldrh.w	sl, [r1]
 80079fc:	f1ba 0f00 	cmp.w	sl, #0
 8007a00:	d01f      	beq.n	8007a42 <__multiply+0xe2>
 8007a02:	46c4      	mov	ip, r8
 8007a04:	46a1      	mov	r9, r4
 8007a06:	2700      	movs	r7, #0
 8007a08:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007a0c:	f8d9 3000 	ldr.w	r3, [r9]
 8007a10:	fa1f fb82 	uxth.w	fp, r2
 8007a14:	b29b      	uxth	r3, r3
 8007a16:	fb0a 330b 	mla	r3, sl, fp, r3
 8007a1a:	443b      	add	r3, r7
 8007a1c:	f8d9 7000 	ldr.w	r7, [r9]
 8007a20:	0c12      	lsrs	r2, r2, #16
 8007a22:	0c3f      	lsrs	r7, r7, #16
 8007a24:	fb0a 7202 	mla	r2, sl, r2, r7
 8007a28:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007a2c:	b29b      	uxth	r3, r3
 8007a2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007a32:	4565      	cmp	r5, ip
 8007a34:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007a38:	f849 3b04 	str.w	r3, [r9], #4
 8007a3c:	d8e4      	bhi.n	8007a08 <__multiply+0xa8>
 8007a3e:	9b01      	ldr	r3, [sp, #4]
 8007a40:	50e7      	str	r7, [r4, r3]
 8007a42:	9b03      	ldr	r3, [sp, #12]
 8007a44:	3104      	adds	r1, #4
 8007a46:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007a4a:	f1b9 0f00 	cmp.w	r9, #0
 8007a4e:	d020      	beq.n	8007a92 <__multiply+0x132>
 8007a50:	4647      	mov	r7, r8
 8007a52:	46a4      	mov	ip, r4
 8007a54:	f04f 0a00 	mov.w	sl, #0
 8007a58:	6823      	ldr	r3, [r4, #0]
 8007a5a:	f8b7 b000 	ldrh.w	fp, [r7]
 8007a5e:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007a62:	b29b      	uxth	r3, r3
 8007a64:	fb09 220b 	mla	r2, r9, fp, r2
 8007a68:	4452      	add	r2, sl
 8007a6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007a6e:	f84c 3b04 	str.w	r3, [ip], #4
 8007a72:	f857 3b04 	ldr.w	r3, [r7], #4
 8007a76:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007a7a:	f8bc 3000 	ldrh.w	r3, [ip]
 8007a7e:	42bd      	cmp	r5, r7
 8007a80:	fb09 330a 	mla	r3, r9, sl, r3
 8007a84:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007a88:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007a8c:	d8e5      	bhi.n	8007a5a <__multiply+0xfa>
 8007a8e:	9a01      	ldr	r2, [sp, #4]
 8007a90:	50a3      	str	r3, [r4, r2]
 8007a92:	3404      	adds	r4, #4
 8007a94:	e79f      	b.n	80079d6 <__multiply+0x76>
 8007a96:	3e01      	subs	r6, #1
 8007a98:	e7a1      	b.n	80079de <__multiply+0x7e>
 8007a9a:	bf00      	nop
 8007a9c:	080093bf 	.word	0x080093bf
 8007aa0:	080093d0 	.word	0x080093d0

08007aa4 <__pow5mult>:
 8007aa4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007aa8:	4615      	mov	r5, r2
 8007aaa:	f012 0203 	ands.w	r2, r2, #3
 8007aae:	4607      	mov	r7, r0
 8007ab0:	460e      	mov	r6, r1
 8007ab2:	d007      	beq.n	8007ac4 <__pow5mult+0x20>
 8007ab4:	4c25      	ldr	r4, [pc, #148]	@ (8007b4c <__pow5mult+0xa8>)
 8007ab6:	3a01      	subs	r2, #1
 8007ab8:	2300      	movs	r3, #0
 8007aba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007abe:	f7ff fea7 	bl	8007810 <__multadd>
 8007ac2:	4606      	mov	r6, r0
 8007ac4:	10ad      	asrs	r5, r5, #2
 8007ac6:	d03d      	beq.n	8007b44 <__pow5mult+0xa0>
 8007ac8:	69fc      	ldr	r4, [r7, #28]
 8007aca:	b97c      	cbnz	r4, 8007aec <__pow5mult+0x48>
 8007acc:	2010      	movs	r0, #16
 8007ace:	f7ff fd87 	bl	80075e0 <malloc>
 8007ad2:	4602      	mov	r2, r0
 8007ad4:	61f8      	str	r0, [r7, #28]
 8007ad6:	b928      	cbnz	r0, 8007ae4 <__pow5mult+0x40>
 8007ad8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007adc:	4b1c      	ldr	r3, [pc, #112]	@ (8007b50 <__pow5mult+0xac>)
 8007ade:	481d      	ldr	r0, [pc, #116]	@ (8007b54 <__pow5mult+0xb0>)
 8007ae0:	f000 fbe6 	bl	80082b0 <__assert_func>
 8007ae4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007ae8:	6004      	str	r4, [r0, #0]
 8007aea:	60c4      	str	r4, [r0, #12]
 8007aec:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007af0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007af4:	b94c      	cbnz	r4, 8007b0a <__pow5mult+0x66>
 8007af6:	f240 2171 	movw	r1, #625	@ 0x271
 8007afa:	4638      	mov	r0, r7
 8007afc:	f7ff ff1a 	bl	8007934 <__i2b>
 8007b00:	2300      	movs	r3, #0
 8007b02:	4604      	mov	r4, r0
 8007b04:	f8c8 0008 	str.w	r0, [r8, #8]
 8007b08:	6003      	str	r3, [r0, #0]
 8007b0a:	f04f 0900 	mov.w	r9, #0
 8007b0e:	07eb      	lsls	r3, r5, #31
 8007b10:	d50a      	bpl.n	8007b28 <__pow5mult+0x84>
 8007b12:	4631      	mov	r1, r6
 8007b14:	4622      	mov	r2, r4
 8007b16:	4638      	mov	r0, r7
 8007b18:	f7ff ff22 	bl	8007960 <__multiply>
 8007b1c:	4680      	mov	r8, r0
 8007b1e:	4631      	mov	r1, r6
 8007b20:	4638      	mov	r0, r7
 8007b22:	f7ff fe53 	bl	80077cc <_Bfree>
 8007b26:	4646      	mov	r6, r8
 8007b28:	106d      	asrs	r5, r5, #1
 8007b2a:	d00b      	beq.n	8007b44 <__pow5mult+0xa0>
 8007b2c:	6820      	ldr	r0, [r4, #0]
 8007b2e:	b938      	cbnz	r0, 8007b40 <__pow5mult+0x9c>
 8007b30:	4622      	mov	r2, r4
 8007b32:	4621      	mov	r1, r4
 8007b34:	4638      	mov	r0, r7
 8007b36:	f7ff ff13 	bl	8007960 <__multiply>
 8007b3a:	6020      	str	r0, [r4, #0]
 8007b3c:	f8c0 9000 	str.w	r9, [r0]
 8007b40:	4604      	mov	r4, r0
 8007b42:	e7e4      	b.n	8007b0e <__pow5mult+0x6a>
 8007b44:	4630      	mov	r0, r6
 8007b46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b4a:	bf00      	nop
 8007b4c:	08009480 	.word	0x08009480
 8007b50:	08009350 	.word	0x08009350
 8007b54:	080093d0 	.word	0x080093d0

08007b58 <__lshift>:
 8007b58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b5c:	460c      	mov	r4, r1
 8007b5e:	4607      	mov	r7, r0
 8007b60:	4691      	mov	r9, r2
 8007b62:	6923      	ldr	r3, [r4, #16]
 8007b64:	6849      	ldr	r1, [r1, #4]
 8007b66:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007b6a:	68a3      	ldr	r3, [r4, #8]
 8007b6c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007b70:	f108 0601 	add.w	r6, r8, #1
 8007b74:	42b3      	cmp	r3, r6
 8007b76:	db0b      	blt.n	8007b90 <__lshift+0x38>
 8007b78:	4638      	mov	r0, r7
 8007b7a:	f7ff fde7 	bl	800774c <_Balloc>
 8007b7e:	4605      	mov	r5, r0
 8007b80:	b948      	cbnz	r0, 8007b96 <__lshift+0x3e>
 8007b82:	4602      	mov	r2, r0
 8007b84:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007b88:	4b27      	ldr	r3, [pc, #156]	@ (8007c28 <__lshift+0xd0>)
 8007b8a:	4828      	ldr	r0, [pc, #160]	@ (8007c2c <__lshift+0xd4>)
 8007b8c:	f000 fb90 	bl	80082b0 <__assert_func>
 8007b90:	3101      	adds	r1, #1
 8007b92:	005b      	lsls	r3, r3, #1
 8007b94:	e7ee      	b.n	8007b74 <__lshift+0x1c>
 8007b96:	2300      	movs	r3, #0
 8007b98:	f100 0114 	add.w	r1, r0, #20
 8007b9c:	f100 0210 	add.w	r2, r0, #16
 8007ba0:	4618      	mov	r0, r3
 8007ba2:	4553      	cmp	r3, sl
 8007ba4:	db33      	blt.n	8007c0e <__lshift+0xb6>
 8007ba6:	6920      	ldr	r0, [r4, #16]
 8007ba8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007bac:	f104 0314 	add.w	r3, r4, #20
 8007bb0:	f019 091f 	ands.w	r9, r9, #31
 8007bb4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007bb8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007bbc:	d02b      	beq.n	8007c16 <__lshift+0xbe>
 8007bbe:	468a      	mov	sl, r1
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	f1c9 0e20 	rsb	lr, r9, #32
 8007bc6:	6818      	ldr	r0, [r3, #0]
 8007bc8:	fa00 f009 	lsl.w	r0, r0, r9
 8007bcc:	4310      	orrs	r0, r2
 8007bce:	f84a 0b04 	str.w	r0, [sl], #4
 8007bd2:	f853 2b04 	ldr.w	r2, [r3], #4
 8007bd6:	459c      	cmp	ip, r3
 8007bd8:	fa22 f20e 	lsr.w	r2, r2, lr
 8007bdc:	d8f3      	bhi.n	8007bc6 <__lshift+0x6e>
 8007bde:	ebac 0304 	sub.w	r3, ip, r4
 8007be2:	3b15      	subs	r3, #21
 8007be4:	f023 0303 	bic.w	r3, r3, #3
 8007be8:	3304      	adds	r3, #4
 8007bea:	f104 0015 	add.w	r0, r4, #21
 8007bee:	4560      	cmp	r0, ip
 8007bf0:	bf88      	it	hi
 8007bf2:	2304      	movhi	r3, #4
 8007bf4:	50ca      	str	r2, [r1, r3]
 8007bf6:	b10a      	cbz	r2, 8007bfc <__lshift+0xa4>
 8007bf8:	f108 0602 	add.w	r6, r8, #2
 8007bfc:	3e01      	subs	r6, #1
 8007bfe:	4638      	mov	r0, r7
 8007c00:	4621      	mov	r1, r4
 8007c02:	612e      	str	r6, [r5, #16]
 8007c04:	f7ff fde2 	bl	80077cc <_Bfree>
 8007c08:	4628      	mov	r0, r5
 8007c0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c0e:	f842 0f04 	str.w	r0, [r2, #4]!
 8007c12:	3301      	adds	r3, #1
 8007c14:	e7c5      	b.n	8007ba2 <__lshift+0x4a>
 8007c16:	3904      	subs	r1, #4
 8007c18:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c1c:	459c      	cmp	ip, r3
 8007c1e:	f841 2f04 	str.w	r2, [r1, #4]!
 8007c22:	d8f9      	bhi.n	8007c18 <__lshift+0xc0>
 8007c24:	e7ea      	b.n	8007bfc <__lshift+0xa4>
 8007c26:	bf00      	nop
 8007c28:	080093bf 	.word	0x080093bf
 8007c2c:	080093d0 	.word	0x080093d0

08007c30 <__mcmp>:
 8007c30:	4603      	mov	r3, r0
 8007c32:	690a      	ldr	r2, [r1, #16]
 8007c34:	6900      	ldr	r0, [r0, #16]
 8007c36:	b530      	push	{r4, r5, lr}
 8007c38:	1a80      	subs	r0, r0, r2
 8007c3a:	d10e      	bne.n	8007c5a <__mcmp+0x2a>
 8007c3c:	3314      	adds	r3, #20
 8007c3e:	3114      	adds	r1, #20
 8007c40:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007c44:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007c48:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007c4c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007c50:	4295      	cmp	r5, r2
 8007c52:	d003      	beq.n	8007c5c <__mcmp+0x2c>
 8007c54:	d205      	bcs.n	8007c62 <__mcmp+0x32>
 8007c56:	f04f 30ff 	mov.w	r0, #4294967295
 8007c5a:	bd30      	pop	{r4, r5, pc}
 8007c5c:	42a3      	cmp	r3, r4
 8007c5e:	d3f3      	bcc.n	8007c48 <__mcmp+0x18>
 8007c60:	e7fb      	b.n	8007c5a <__mcmp+0x2a>
 8007c62:	2001      	movs	r0, #1
 8007c64:	e7f9      	b.n	8007c5a <__mcmp+0x2a>
	...

08007c68 <__mdiff>:
 8007c68:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c6c:	4689      	mov	r9, r1
 8007c6e:	4606      	mov	r6, r0
 8007c70:	4611      	mov	r1, r2
 8007c72:	4648      	mov	r0, r9
 8007c74:	4614      	mov	r4, r2
 8007c76:	f7ff ffdb 	bl	8007c30 <__mcmp>
 8007c7a:	1e05      	subs	r5, r0, #0
 8007c7c:	d112      	bne.n	8007ca4 <__mdiff+0x3c>
 8007c7e:	4629      	mov	r1, r5
 8007c80:	4630      	mov	r0, r6
 8007c82:	f7ff fd63 	bl	800774c <_Balloc>
 8007c86:	4602      	mov	r2, r0
 8007c88:	b928      	cbnz	r0, 8007c96 <__mdiff+0x2e>
 8007c8a:	f240 2137 	movw	r1, #567	@ 0x237
 8007c8e:	4b3e      	ldr	r3, [pc, #248]	@ (8007d88 <__mdiff+0x120>)
 8007c90:	483e      	ldr	r0, [pc, #248]	@ (8007d8c <__mdiff+0x124>)
 8007c92:	f000 fb0d 	bl	80082b0 <__assert_func>
 8007c96:	2301      	movs	r3, #1
 8007c98:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007c9c:	4610      	mov	r0, r2
 8007c9e:	b003      	add	sp, #12
 8007ca0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ca4:	bfbc      	itt	lt
 8007ca6:	464b      	movlt	r3, r9
 8007ca8:	46a1      	movlt	r9, r4
 8007caa:	4630      	mov	r0, r6
 8007cac:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007cb0:	bfba      	itte	lt
 8007cb2:	461c      	movlt	r4, r3
 8007cb4:	2501      	movlt	r5, #1
 8007cb6:	2500      	movge	r5, #0
 8007cb8:	f7ff fd48 	bl	800774c <_Balloc>
 8007cbc:	4602      	mov	r2, r0
 8007cbe:	b918      	cbnz	r0, 8007cc8 <__mdiff+0x60>
 8007cc0:	f240 2145 	movw	r1, #581	@ 0x245
 8007cc4:	4b30      	ldr	r3, [pc, #192]	@ (8007d88 <__mdiff+0x120>)
 8007cc6:	e7e3      	b.n	8007c90 <__mdiff+0x28>
 8007cc8:	f100 0b14 	add.w	fp, r0, #20
 8007ccc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007cd0:	f109 0310 	add.w	r3, r9, #16
 8007cd4:	60c5      	str	r5, [r0, #12]
 8007cd6:	f04f 0c00 	mov.w	ip, #0
 8007cda:	f109 0514 	add.w	r5, r9, #20
 8007cde:	46d9      	mov	r9, fp
 8007ce0:	6926      	ldr	r6, [r4, #16]
 8007ce2:	f104 0e14 	add.w	lr, r4, #20
 8007ce6:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007cea:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007cee:	9301      	str	r3, [sp, #4]
 8007cf0:	9b01      	ldr	r3, [sp, #4]
 8007cf2:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007cf6:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007cfa:	b281      	uxth	r1, r0
 8007cfc:	9301      	str	r3, [sp, #4]
 8007cfe:	fa1f f38a 	uxth.w	r3, sl
 8007d02:	1a5b      	subs	r3, r3, r1
 8007d04:	0c00      	lsrs	r0, r0, #16
 8007d06:	4463      	add	r3, ip
 8007d08:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007d0c:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007d10:	b29b      	uxth	r3, r3
 8007d12:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007d16:	4576      	cmp	r6, lr
 8007d18:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007d1c:	f849 3b04 	str.w	r3, [r9], #4
 8007d20:	d8e6      	bhi.n	8007cf0 <__mdiff+0x88>
 8007d22:	1b33      	subs	r3, r6, r4
 8007d24:	3b15      	subs	r3, #21
 8007d26:	f023 0303 	bic.w	r3, r3, #3
 8007d2a:	3415      	adds	r4, #21
 8007d2c:	3304      	adds	r3, #4
 8007d2e:	42a6      	cmp	r6, r4
 8007d30:	bf38      	it	cc
 8007d32:	2304      	movcc	r3, #4
 8007d34:	441d      	add	r5, r3
 8007d36:	445b      	add	r3, fp
 8007d38:	461e      	mov	r6, r3
 8007d3a:	462c      	mov	r4, r5
 8007d3c:	4544      	cmp	r4, r8
 8007d3e:	d30e      	bcc.n	8007d5e <__mdiff+0xf6>
 8007d40:	f108 0103 	add.w	r1, r8, #3
 8007d44:	1b49      	subs	r1, r1, r5
 8007d46:	f021 0103 	bic.w	r1, r1, #3
 8007d4a:	3d03      	subs	r5, #3
 8007d4c:	45a8      	cmp	r8, r5
 8007d4e:	bf38      	it	cc
 8007d50:	2100      	movcc	r1, #0
 8007d52:	440b      	add	r3, r1
 8007d54:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007d58:	b199      	cbz	r1, 8007d82 <__mdiff+0x11a>
 8007d5a:	6117      	str	r7, [r2, #16]
 8007d5c:	e79e      	b.n	8007c9c <__mdiff+0x34>
 8007d5e:	46e6      	mov	lr, ip
 8007d60:	f854 1b04 	ldr.w	r1, [r4], #4
 8007d64:	fa1f fc81 	uxth.w	ip, r1
 8007d68:	44f4      	add	ip, lr
 8007d6a:	0c08      	lsrs	r0, r1, #16
 8007d6c:	4471      	add	r1, lr
 8007d6e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007d72:	b289      	uxth	r1, r1
 8007d74:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007d78:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007d7c:	f846 1b04 	str.w	r1, [r6], #4
 8007d80:	e7dc      	b.n	8007d3c <__mdiff+0xd4>
 8007d82:	3f01      	subs	r7, #1
 8007d84:	e7e6      	b.n	8007d54 <__mdiff+0xec>
 8007d86:	bf00      	nop
 8007d88:	080093bf 	.word	0x080093bf
 8007d8c:	080093d0 	.word	0x080093d0

08007d90 <__d2b>:
 8007d90:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8007d94:	2101      	movs	r1, #1
 8007d96:	4690      	mov	r8, r2
 8007d98:	4699      	mov	r9, r3
 8007d9a:	9e08      	ldr	r6, [sp, #32]
 8007d9c:	f7ff fcd6 	bl	800774c <_Balloc>
 8007da0:	4604      	mov	r4, r0
 8007da2:	b930      	cbnz	r0, 8007db2 <__d2b+0x22>
 8007da4:	4602      	mov	r2, r0
 8007da6:	f240 310f 	movw	r1, #783	@ 0x30f
 8007daa:	4b23      	ldr	r3, [pc, #140]	@ (8007e38 <__d2b+0xa8>)
 8007dac:	4823      	ldr	r0, [pc, #140]	@ (8007e3c <__d2b+0xac>)
 8007dae:	f000 fa7f 	bl	80082b0 <__assert_func>
 8007db2:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007db6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007dba:	b10d      	cbz	r5, 8007dc0 <__d2b+0x30>
 8007dbc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007dc0:	9301      	str	r3, [sp, #4]
 8007dc2:	f1b8 0300 	subs.w	r3, r8, #0
 8007dc6:	d024      	beq.n	8007e12 <__d2b+0x82>
 8007dc8:	4668      	mov	r0, sp
 8007dca:	9300      	str	r3, [sp, #0]
 8007dcc:	f7ff fd85 	bl	80078da <__lo0bits>
 8007dd0:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007dd4:	b1d8      	cbz	r0, 8007e0e <__d2b+0x7e>
 8007dd6:	f1c0 0320 	rsb	r3, r0, #32
 8007dda:	fa02 f303 	lsl.w	r3, r2, r3
 8007dde:	430b      	orrs	r3, r1
 8007de0:	40c2      	lsrs	r2, r0
 8007de2:	6163      	str	r3, [r4, #20]
 8007de4:	9201      	str	r2, [sp, #4]
 8007de6:	9b01      	ldr	r3, [sp, #4]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	bf0c      	ite	eq
 8007dec:	2201      	moveq	r2, #1
 8007dee:	2202      	movne	r2, #2
 8007df0:	61a3      	str	r3, [r4, #24]
 8007df2:	6122      	str	r2, [r4, #16]
 8007df4:	b1ad      	cbz	r5, 8007e22 <__d2b+0x92>
 8007df6:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007dfa:	4405      	add	r5, r0
 8007dfc:	6035      	str	r5, [r6, #0]
 8007dfe:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007e02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e04:	6018      	str	r0, [r3, #0]
 8007e06:	4620      	mov	r0, r4
 8007e08:	b002      	add	sp, #8
 8007e0a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8007e0e:	6161      	str	r1, [r4, #20]
 8007e10:	e7e9      	b.n	8007de6 <__d2b+0x56>
 8007e12:	a801      	add	r0, sp, #4
 8007e14:	f7ff fd61 	bl	80078da <__lo0bits>
 8007e18:	9b01      	ldr	r3, [sp, #4]
 8007e1a:	2201      	movs	r2, #1
 8007e1c:	6163      	str	r3, [r4, #20]
 8007e1e:	3020      	adds	r0, #32
 8007e20:	e7e7      	b.n	8007df2 <__d2b+0x62>
 8007e22:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007e26:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007e2a:	6030      	str	r0, [r6, #0]
 8007e2c:	6918      	ldr	r0, [r3, #16]
 8007e2e:	f7ff fd35 	bl	800789c <__hi0bits>
 8007e32:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007e36:	e7e4      	b.n	8007e02 <__d2b+0x72>
 8007e38:	080093bf 	.word	0x080093bf
 8007e3c:	080093d0 	.word	0x080093d0

08007e40 <__ssputs_r>:
 8007e40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e44:	461f      	mov	r7, r3
 8007e46:	688e      	ldr	r6, [r1, #8]
 8007e48:	4682      	mov	sl, r0
 8007e4a:	42be      	cmp	r6, r7
 8007e4c:	460c      	mov	r4, r1
 8007e4e:	4690      	mov	r8, r2
 8007e50:	680b      	ldr	r3, [r1, #0]
 8007e52:	d82d      	bhi.n	8007eb0 <__ssputs_r+0x70>
 8007e54:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007e58:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007e5c:	d026      	beq.n	8007eac <__ssputs_r+0x6c>
 8007e5e:	6965      	ldr	r5, [r4, #20]
 8007e60:	6909      	ldr	r1, [r1, #16]
 8007e62:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007e66:	eba3 0901 	sub.w	r9, r3, r1
 8007e6a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007e6e:	1c7b      	adds	r3, r7, #1
 8007e70:	444b      	add	r3, r9
 8007e72:	106d      	asrs	r5, r5, #1
 8007e74:	429d      	cmp	r5, r3
 8007e76:	bf38      	it	cc
 8007e78:	461d      	movcc	r5, r3
 8007e7a:	0553      	lsls	r3, r2, #21
 8007e7c:	d527      	bpl.n	8007ece <__ssputs_r+0x8e>
 8007e7e:	4629      	mov	r1, r5
 8007e80:	f7ff fbd8 	bl	8007634 <_malloc_r>
 8007e84:	4606      	mov	r6, r0
 8007e86:	b360      	cbz	r0, 8007ee2 <__ssputs_r+0xa2>
 8007e88:	464a      	mov	r2, r9
 8007e8a:	6921      	ldr	r1, [r4, #16]
 8007e8c:	f000 fa02 	bl	8008294 <memcpy>
 8007e90:	89a3      	ldrh	r3, [r4, #12]
 8007e92:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007e96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e9a:	81a3      	strh	r3, [r4, #12]
 8007e9c:	6126      	str	r6, [r4, #16]
 8007e9e:	444e      	add	r6, r9
 8007ea0:	6026      	str	r6, [r4, #0]
 8007ea2:	463e      	mov	r6, r7
 8007ea4:	6165      	str	r5, [r4, #20]
 8007ea6:	eba5 0509 	sub.w	r5, r5, r9
 8007eaa:	60a5      	str	r5, [r4, #8]
 8007eac:	42be      	cmp	r6, r7
 8007eae:	d900      	bls.n	8007eb2 <__ssputs_r+0x72>
 8007eb0:	463e      	mov	r6, r7
 8007eb2:	4632      	mov	r2, r6
 8007eb4:	4641      	mov	r1, r8
 8007eb6:	6820      	ldr	r0, [r4, #0]
 8007eb8:	f000 f9c2 	bl	8008240 <memmove>
 8007ebc:	2000      	movs	r0, #0
 8007ebe:	68a3      	ldr	r3, [r4, #8]
 8007ec0:	1b9b      	subs	r3, r3, r6
 8007ec2:	60a3      	str	r3, [r4, #8]
 8007ec4:	6823      	ldr	r3, [r4, #0]
 8007ec6:	4433      	add	r3, r6
 8007ec8:	6023      	str	r3, [r4, #0]
 8007eca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ece:	462a      	mov	r2, r5
 8007ed0:	f000 fa32 	bl	8008338 <_realloc_r>
 8007ed4:	4606      	mov	r6, r0
 8007ed6:	2800      	cmp	r0, #0
 8007ed8:	d1e0      	bne.n	8007e9c <__ssputs_r+0x5c>
 8007eda:	4650      	mov	r0, sl
 8007edc:	6921      	ldr	r1, [r4, #16]
 8007ede:	f7ff fb37 	bl	8007550 <_free_r>
 8007ee2:	230c      	movs	r3, #12
 8007ee4:	f8ca 3000 	str.w	r3, [sl]
 8007ee8:	89a3      	ldrh	r3, [r4, #12]
 8007eea:	f04f 30ff 	mov.w	r0, #4294967295
 8007eee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ef2:	81a3      	strh	r3, [r4, #12]
 8007ef4:	e7e9      	b.n	8007eca <__ssputs_r+0x8a>
	...

08007ef8 <_svfiprintf_r>:
 8007ef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007efc:	4698      	mov	r8, r3
 8007efe:	898b      	ldrh	r3, [r1, #12]
 8007f00:	4607      	mov	r7, r0
 8007f02:	061b      	lsls	r3, r3, #24
 8007f04:	460d      	mov	r5, r1
 8007f06:	4614      	mov	r4, r2
 8007f08:	b09d      	sub	sp, #116	@ 0x74
 8007f0a:	d510      	bpl.n	8007f2e <_svfiprintf_r+0x36>
 8007f0c:	690b      	ldr	r3, [r1, #16]
 8007f0e:	b973      	cbnz	r3, 8007f2e <_svfiprintf_r+0x36>
 8007f10:	2140      	movs	r1, #64	@ 0x40
 8007f12:	f7ff fb8f 	bl	8007634 <_malloc_r>
 8007f16:	6028      	str	r0, [r5, #0]
 8007f18:	6128      	str	r0, [r5, #16]
 8007f1a:	b930      	cbnz	r0, 8007f2a <_svfiprintf_r+0x32>
 8007f1c:	230c      	movs	r3, #12
 8007f1e:	603b      	str	r3, [r7, #0]
 8007f20:	f04f 30ff 	mov.w	r0, #4294967295
 8007f24:	b01d      	add	sp, #116	@ 0x74
 8007f26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f2a:	2340      	movs	r3, #64	@ 0x40
 8007f2c:	616b      	str	r3, [r5, #20]
 8007f2e:	2300      	movs	r3, #0
 8007f30:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f32:	2320      	movs	r3, #32
 8007f34:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007f38:	2330      	movs	r3, #48	@ 0x30
 8007f3a:	f04f 0901 	mov.w	r9, #1
 8007f3e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007f42:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80080dc <_svfiprintf_r+0x1e4>
 8007f46:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007f4a:	4623      	mov	r3, r4
 8007f4c:	469a      	mov	sl, r3
 8007f4e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f52:	b10a      	cbz	r2, 8007f58 <_svfiprintf_r+0x60>
 8007f54:	2a25      	cmp	r2, #37	@ 0x25
 8007f56:	d1f9      	bne.n	8007f4c <_svfiprintf_r+0x54>
 8007f58:	ebba 0b04 	subs.w	fp, sl, r4
 8007f5c:	d00b      	beq.n	8007f76 <_svfiprintf_r+0x7e>
 8007f5e:	465b      	mov	r3, fp
 8007f60:	4622      	mov	r2, r4
 8007f62:	4629      	mov	r1, r5
 8007f64:	4638      	mov	r0, r7
 8007f66:	f7ff ff6b 	bl	8007e40 <__ssputs_r>
 8007f6a:	3001      	adds	r0, #1
 8007f6c:	f000 80a7 	beq.w	80080be <_svfiprintf_r+0x1c6>
 8007f70:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007f72:	445a      	add	r2, fp
 8007f74:	9209      	str	r2, [sp, #36]	@ 0x24
 8007f76:	f89a 3000 	ldrb.w	r3, [sl]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	f000 809f 	beq.w	80080be <_svfiprintf_r+0x1c6>
 8007f80:	2300      	movs	r3, #0
 8007f82:	f04f 32ff 	mov.w	r2, #4294967295
 8007f86:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007f8a:	f10a 0a01 	add.w	sl, sl, #1
 8007f8e:	9304      	str	r3, [sp, #16]
 8007f90:	9307      	str	r3, [sp, #28]
 8007f92:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007f96:	931a      	str	r3, [sp, #104]	@ 0x68
 8007f98:	4654      	mov	r4, sl
 8007f9a:	2205      	movs	r2, #5
 8007f9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fa0:	484e      	ldr	r0, [pc, #312]	@ (80080dc <_svfiprintf_r+0x1e4>)
 8007fa2:	f7fe fc68 	bl	8006876 <memchr>
 8007fa6:	9a04      	ldr	r2, [sp, #16]
 8007fa8:	b9d8      	cbnz	r0, 8007fe2 <_svfiprintf_r+0xea>
 8007faa:	06d0      	lsls	r0, r2, #27
 8007fac:	bf44      	itt	mi
 8007fae:	2320      	movmi	r3, #32
 8007fb0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007fb4:	0711      	lsls	r1, r2, #28
 8007fb6:	bf44      	itt	mi
 8007fb8:	232b      	movmi	r3, #43	@ 0x2b
 8007fba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007fbe:	f89a 3000 	ldrb.w	r3, [sl]
 8007fc2:	2b2a      	cmp	r3, #42	@ 0x2a
 8007fc4:	d015      	beq.n	8007ff2 <_svfiprintf_r+0xfa>
 8007fc6:	4654      	mov	r4, sl
 8007fc8:	2000      	movs	r0, #0
 8007fca:	f04f 0c0a 	mov.w	ip, #10
 8007fce:	9a07      	ldr	r2, [sp, #28]
 8007fd0:	4621      	mov	r1, r4
 8007fd2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007fd6:	3b30      	subs	r3, #48	@ 0x30
 8007fd8:	2b09      	cmp	r3, #9
 8007fda:	d94b      	bls.n	8008074 <_svfiprintf_r+0x17c>
 8007fdc:	b1b0      	cbz	r0, 800800c <_svfiprintf_r+0x114>
 8007fde:	9207      	str	r2, [sp, #28]
 8007fe0:	e014      	b.n	800800c <_svfiprintf_r+0x114>
 8007fe2:	eba0 0308 	sub.w	r3, r0, r8
 8007fe6:	fa09 f303 	lsl.w	r3, r9, r3
 8007fea:	4313      	orrs	r3, r2
 8007fec:	46a2      	mov	sl, r4
 8007fee:	9304      	str	r3, [sp, #16]
 8007ff0:	e7d2      	b.n	8007f98 <_svfiprintf_r+0xa0>
 8007ff2:	9b03      	ldr	r3, [sp, #12]
 8007ff4:	1d19      	adds	r1, r3, #4
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	9103      	str	r1, [sp, #12]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	bfbb      	ittet	lt
 8007ffe:	425b      	neglt	r3, r3
 8008000:	f042 0202 	orrlt.w	r2, r2, #2
 8008004:	9307      	strge	r3, [sp, #28]
 8008006:	9307      	strlt	r3, [sp, #28]
 8008008:	bfb8      	it	lt
 800800a:	9204      	strlt	r2, [sp, #16]
 800800c:	7823      	ldrb	r3, [r4, #0]
 800800e:	2b2e      	cmp	r3, #46	@ 0x2e
 8008010:	d10a      	bne.n	8008028 <_svfiprintf_r+0x130>
 8008012:	7863      	ldrb	r3, [r4, #1]
 8008014:	2b2a      	cmp	r3, #42	@ 0x2a
 8008016:	d132      	bne.n	800807e <_svfiprintf_r+0x186>
 8008018:	9b03      	ldr	r3, [sp, #12]
 800801a:	3402      	adds	r4, #2
 800801c:	1d1a      	adds	r2, r3, #4
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	9203      	str	r2, [sp, #12]
 8008022:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008026:	9305      	str	r3, [sp, #20]
 8008028:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80080e0 <_svfiprintf_r+0x1e8>
 800802c:	2203      	movs	r2, #3
 800802e:	4650      	mov	r0, sl
 8008030:	7821      	ldrb	r1, [r4, #0]
 8008032:	f7fe fc20 	bl	8006876 <memchr>
 8008036:	b138      	cbz	r0, 8008048 <_svfiprintf_r+0x150>
 8008038:	2240      	movs	r2, #64	@ 0x40
 800803a:	9b04      	ldr	r3, [sp, #16]
 800803c:	eba0 000a 	sub.w	r0, r0, sl
 8008040:	4082      	lsls	r2, r0
 8008042:	4313      	orrs	r3, r2
 8008044:	3401      	adds	r4, #1
 8008046:	9304      	str	r3, [sp, #16]
 8008048:	f814 1b01 	ldrb.w	r1, [r4], #1
 800804c:	2206      	movs	r2, #6
 800804e:	4825      	ldr	r0, [pc, #148]	@ (80080e4 <_svfiprintf_r+0x1ec>)
 8008050:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008054:	f7fe fc0f 	bl	8006876 <memchr>
 8008058:	2800      	cmp	r0, #0
 800805a:	d036      	beq.n	80080ca <_svfiprintf_r+0x1d2>
 800805c:	4b22      	ldr	r3, [pc, #136]	@ (80080e8 <_svfiprintf_r+0x1f0>)
 800805e:	bb1b      	cbnz	r3, 80080a8 <_svfiprintf_r+0x1b0>
 8008060:	9b03      	ldr	r3, [sp, #12]
 8008062:	3307      	adds	r3, #7
 8008064:	f023 0307 	bic.w	r3, r3, #7
 8008068:	3308      	adds	r3, #8
 800806a:	9303      	str	r3, [sp, #12]
 800806c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800806e:	4433      	add	r3, r6
 8008070:	9309      	str	r3, [sp, #36]	@ 0x24
 8008072:	e76a      	b.n	8007f4a <_svfiprintf_r+0x52>
 8008074:	460c      	mov	r4, r1
 8008076:	2001      	movs	r0, #1
 8008078:	fb0c 3202 	mla	r2, ip, r2, r3
 800807c:	e7a8      	b.n	8007fd0 <_svfiprintf_r+0xd8>
 800807e:	2300      	movs	r3, #0
 8008080:	f04f 0c0a 	mov.w	ip, #10
 8008084:	4619      	mov	r1, r3
 8008086:	3401      	adds	r4, #1
 8008088:	9305      	str	r3, [sp, #20]
 800808a:	4620      	mov	r0, r4
 800808c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008090:	3a30      	subs	r2, #48	@ 0x30
 8008092:	2a09      	cmp	r2, #9
 8008094:	d903      	bls.n	800809e <_svfiprintf_r+0x1a6>
 8008096:	2b00      	cmp	r3, #0
 8008098:	d0c6      	beq.n	8008028 <_svfiprintf_r+0x130>
 800809a:	9105      	str	r1, [sp, #20]
 800809c:	e7c4      	b.n	8008028 <_svfiprintf_r+0x130>
 800809e:	4604      	mov	r4, r0
 80080a0:	2301      	movs	r3, #1
 80080a2:	fb0c 2101 	mla	r1, ip, r1, r2
 80080a6:	e7f0      	b.n	800808a <_svfiprintf_r+0x192>
 80080a8:	ab03      	add	r3, sp, #12
 80080aa:	9300      	str	r3, [sp, #0]
 80080ac:	462a      	mov	r2, r5
 80080ae:	4638      	mov	r0, r7
 80080b0:	4b0e      	ldr	r3, [pc, #56]	@ (80080ec <_svfiprintf_r+0x1f4>)
 80080b2:	a904      	add	r1, sp, #16
 80080b4:	f7fd fe6a 	bl	8005d8c <_printf_float>
 80080b8:	1c42      	adds	r2, r0, #1
 80080ba:	4606      	mov	r6, r0
 80080bc:	d1d6      	bne.n	800806c <_svfiprintf_r+0x174>
 80080be:	89ab      	ldrh	r3, [r5, #12]
 80080c0:	065b      	lsls	r3, r3, #25
 80080c2:	f53f af2d 	bmi.w	8007f20 <_svfiprintf_r+0x28>
 80080c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80080c8:	e72c      	b.n	8007f24 <_svfiprintf_r+0x2c>
 80080ca:	ab03      	add	r3, sp, #12
 80080cc:	9300      	str	r3, [sp, #0]
 80080ce:	462a      	mov	r2, r5
 80080d0:	4638      	mov	r0, r7
 80080d2:	4b06      	ldr	r3, [pc, #24]	@ (80080ec <_svfiprintf_r+0x1f4>)
 80080d4:	a904      	add	r1, sp, #16
 80080d6:	f7fe f8f7 	bl	80062c8 <_printf_i>
 80080da:	e7ed      	b.n	80080b8 <_svfiprintf_r+0x1c0>
 80080dc:	08009429 	.word	0x08009429
 80080e0:	0800942f 	.word	0x0800942f
 80080e4:	08009433 	.word	0x08009433
 80080e8:	08005d8d 	.word	0x08005d8d
 80080ec:	08007e41 	.word	0x08007e41

080080f0 <__sflush_r>:
 80080f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80080f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080f6:	0716      	lsls	r6, r2, #28
 80080f8:	4605      	mov	r5, r0
 80080fa:	460c      	mov	r4, r1
 80080fc:	d454      	bmi.n	80081a8 <__sflush_r+0xb8>
 80080fe:	684b      	ldr	r3, [r1, #4]
 8008100:	2b00      	cmp	r3, #0
 8008102:	dc02      	bgt.n	800810a <__sflush_r+0x1a>
 8008104:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008106:	2b00      	cmp	r3, #0
 8008108:	dd48      	ble.n	800819c <__sflush_r+0xac>
 800810a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800810c:	2e00      	cmp	r6, #0
 800810e:	d045      	beq.n	800819c <__sflush_r+0xac>
 8008110:	2300      	movs	r3, #0
 8008112:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008116:	682f      	ldr	r7, [r5, #0]
 8008118:	6a21      	ldr	r1, [r4, #32]
 800811a:	602b      	str	r3, [r5, #0]
 800811c:	d030      	beq.n	8008180 <__sflush_r+0x90>
 800811e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008120:	89a3      	ldrh	r3, [r4, #12]
 8008122:	0759      	lsls	r1, r3, #29
 8008124:	d505      	bpl.n	8008132 <__sflush_r+0x42>
 8008126:	6863      	ldr	r3, [r4, #4]
 8008128:	1ad2      	subs	r2, r2, r3
 800812a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800812c:	b10b      	cbz	r3, 8008132 <__sflush_r+0x42>
 800812e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008130:	1ad2      	subs	r2, r2, r3
 8008132:	2300      	movs	r3, #0
 8008134:	4628      	mov	r0, r5
 8008136:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008138:	6a21      	ldr	r1, [r4, #32]
 800813a:	47b0      	blx	r6
 800813c:	1c43      	adds	r3, r0, #1
 800813e:	89a3      	ldrh	r3, [r4, #12]
 8008140:	d106      	bne.n	8008150 <__sflush_r+0x60>
 8008142:	6829      	ldr	r1, [r5, #0]
 8008144:	291d      	cmp	r1, #29
 8008146:	d82b      	bhi.n	80081a0 <__sflush_r+0xb0>
 8008148:	4a28      	ldr	r2, [pc, #160]	@ (80081ec <__sflush_r+0xfc>)
 800814a:	40ca      	lsrs	r2, r1
 800814c:	07d6      	lsls	r6, r2, #31
 800814e:	d527      	bpl.n	80081a0 <__sflush_r+0xb0>
 8008150:	2200      	movs	r2, #0
 8008152:	6062      	str	r2, [r4, #4]
 8008154:	6922      	ldr	r2, [r4, #16]
 8008156:	04d9      	lsls	r1, r3, #19
 8008158:	6022      	str	r2, [r4, #0]
 800815a:	d504      	bpl.n	8008166 <__sflush_r+0x76>
 800815c:	1c42      	adds	r2, r0, #1
 800815e:	d101      	bne.n	8008164 <__sflush_r+0x74>
 8008160:	682b      	ldr	r3, [r5, #0]
 8008162:	b903      	cbnz	r3, 8008166 <__sflush_r+0x76>
 8008164:	6560      	str	r0, [r4, #84]	@ 0x54
 8008166:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008168:	602f      	str	r7, [r5, #0]
 800816a:	b1b9      	cbz	r1, 800819c <__sflush_r+0xac>
 800816c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008170:	4299      	cmp	r1, r3
 8008172:	d002      	beq.n	800817a <__sflush_r+0x8a>
 8008174:	4628      	mov	r0, r5
 8008176:	f7ff f9eb 	bl	8007550 <_free_r>
 800817a:	2300      	movs	r3, #0
 800817c:	6363      	str	r3, [r4, #52]	@ 0x34
 800817e:	e00d      	b.n	800819c <__sflush_r+0xac>
 8008180:	2301      	movs	r3, #1
 8008182:	4628      	mov	r0, r5
 8008184:	47b0      	blx	r6
 8008186:	4602      	mov	r2, r0
 8008188:	1c50      	adds	r0, r2, #1
 800818a:	d1c9      	bne.n	8008120 <__sflush_r+0x30>
 800818c:	682b      	ldr	r3, [r5, #0]
 800818e:	2b00      	cmp	r3, #0
 8008190:	d0c6      	beq.n	8008120 <__sflush_r+0x30>
 8008192:	2b1d      	cmp	r3, #29
 8008194:	d001      	beq.n	800819a <__sflush_r+0xaa>
 8008196:	2b16      	cmp	r3, #22
 8008198:	d11d      	bne.n	80081d6 <__sflush_r+0xe6>
 800819a:	602f      	str	r7, [r5, #0]
 800819c:	2000      	movs	r0, #0
 800819e:	e021      	b.n	80081e4 <__sflush_r+0xf4>
 80081a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80081a4:	b21b      	sxth	r3, r3
 80081a6:	e01a      	b.n	80081de <__sflush_r+0xee>
 80081a8:	690f      	ldr	r7, [r1, #16]
 80081aa:	2f00      	cmp	r7, #0
 80081ac:	d0f6      	beq.n	800819c <__sflush_r+0xac>
 80081ae:	0793      	lsls	r3, r2, #30
 80081b0:	bf18      	it	ne
 80081b2:	2300      	movne	r3, #0
 80081b4:	680e      	ldr	r6, [r1, #0]
 80081b6:	bf08      	it	eq
 80081b8:	694b      	ldreq	r3, [r1, #20]
 80081ba:	1bf6      	subs	r6, r6, r7
 80081bc:	600f      	str	r7, [r1, #0]
 80081be:	608b      	str	r3, [r1, #8]
 80081c0:	2e00      	cmp	r6, #0
 80081c2:	ddeb      	ble.n	800819c <__sflush_r+0xac>
 80081c4:	4633      	mov	r3, r6
 80081c6:	463a      	mov	r2, r7
 80081c8:	4628      	mov	r0, r5
 80081ca:	6a21      	ldr	r1, [r4, #32]
 80081cc:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80081d0:	47e0      	blx	ip
 80081d2:	2800      	cmp	r0, #0
 80081d4:	dc07      	bgt.n	80081e6 <__sflush_r+0xf6>
 80081d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80081de:	f04f 30ff 	mov.w	r0, #4294967295
 80081e2:	81a3      	strh	r3, [r4, #12]
 80081e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80081e6:	4407      	add	r7, r0
 80081e8:	1a36      	subs	r6, r6, r0
 80081ea:	e7e9      	b.n	80081c0 <__sflush_r+0xd0>
 80081ec:	20400001 	.word	0x20400001

080081f0 <_fflush_r>:
 80081f0:	b538      	push	{r3, r4, r5, lr}
 80081f2:	690b      	ldr	r3, [r1, #16]
 80081f4:	4605      	mov	r5, r0
 80081f6:	460c      	mov	r4, r1
 80081f8:	b913      	cbnz	r3, 8008200 <_fflush_r+0x10>
 80081fa:	2500      	movs	r5, #0
 80081fc:	4628      	mov	r0, r5
 80081fe:	bd38      	pop	{r3, r4, r5, pc}
 8008200:	b118      	cbz	r0, 800820a <_fflush_r+0x1a>
 8008202:	6a03      	ldr	r3, [r0, #32]
 8008204:	b90b      	cbnz	r3, 800820a <_fflush_r+0x1a>
 8008206:	f7fe fa09 	bl	800661c <__sinit>
 800820a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d0f3      	beq.n	80081fa <_fflush_r+0xa>
 8008212:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008214:	07d0      	lsls	r0, r2, #31
 8008216:	d404      	bmi.n	8008222 <_fflush_r+0x32>
 8008218:	0599      	lsls	r1, r3, #22
 800821a:	d402      	bmi.n	8008222 <_fflush_r+0x32>
 800821c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800821e:	f7fe fb28 	bl	8006872 <__retarget_lock_acquire_recursive>
 8008222:	4628      	mov	r0, r5
 8008224:	4621      	mov	r1, r4
 8008226:	f7ff ff63 	bl	80080f0 <__sflush_r>
 800822a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800822c:	4605      	mov	r5, r0
 800822e:	07da      	lsls	r2, r3, #31
 8008230:	d4e4      	bmi.n	80081fc <_fflush_r+0xc>
 8008232:	89a3      	ldrh	r3, [r4, #12]
 8008234:	059b      	lsls	r3, r3, #22
 8008236:	d4e1      	bmi.n	80081fc <_fflush_r+0xc>
 8008238:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800823a:	f7fe fb1b 	bl	8006874 <__retarget_lock_release_recursive>
 800823e:	e7dd      	b.n	80081fc <_fflush_r+0xc>

08008240 <memmove>:
 8008240:	4288      	cmp	r0, r1
 8008242:	b510      	push	{r4, lr}
 8008244:	eb01 0402 	add.w	r4, r1, r2
 8008248:	d902      	bls.n	8008250 <memmove+0x10>
 800824a:	4284      	cmp	r4, r0
 800824c:	4623      	mov	r3, r4
 800824e:	d807      	bhi.n	8008260 <memmove+0x20>
 8008250:	1e43      	subs	r3, r0, #1
 8008252:	42a1      	cmp	r1, r4
 8008254:	d008      	beq.n	8008268 <memmove+0x28>
 8008256:	f811 2b01 	ldrb.w	r2, [r1], #1
 800825a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800825e:	e7f8      	b.n	8008252 <memmove+0x12>
 8008260:	4601      	mov	r1, r0
 8008262:	4402      	add	r2, r0
 8008264:	428a      	cmp	r2, r1
 8008266:	d100      	bne.n	800826a <memmove+0x2a>
 8008268:	bd10      	pop	{r4, pc}
 800826a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800826e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008272:	e7f7      	b.n	8008264 <memmove+0x24>

08008274 <_sbrk_r>:
 8008274:	b538      	push	{r3, r4, r5, lr}
 8008276:	2300      	movs	r3, #0
 8008278:	4d05      	ldr	r5, [pc, #20]	@ (8008290 <_sbrk_r+0x1c>)
 800827a:	4604      	mov	r4, r0
 800827c:	4608      	mov	r0, r1
 800827e:	602b      	str	r3, [r5, #0]
 8008280:	f7f9 ff62 	bl	8002148 <_sbrk>
 8008284:	1c43      	adds	r3, r0, #1
 8008286:	d102      	bne.n	800828e <_sbrk_r+0x1a>
 8008288:	682b      	ldr	r3, [r5, #0]
 800828a:	b103      	cbz	r3, 800828e <_sbrk_r+0x1a>
 800828c:	6023      	str	r3, [r4, #0]
 800828e:	bd38      	pop	{r3, r4, r5, pc}
 8008290:	2000089c 	.word	0x2000089c

08008294 <memcpy>:
 8008294:	440a      	add	r2, r1
 8008296:	4291      	cmp	r1, r2
 8008298:	f100 33ff 	add.w	r3, r0, #4294967295
 800829c:	d100      	bne.n	80082a0 <memcpy+0xc>
 800829e:	4770      	bx	lr
 80082a0:	b510      	push	{r4, lr}
 80082a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80082a6:	4291      	cmp	r1, r2
 80082a8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80082ac:	d1f9      	bne.n	80082a2 <memcpy+0xe>
 80082ae:	bd10      	pop	{r4, pc}

080082b0 <__assert_func>:
 80082b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80082b2:	4614      	mov	r4, r2
 80082b4:	461a      	mov	r2, r3
 80082b6:	4b09      	ldr	r3, [pc, #36]	@ (80082dc <__assert_func+0x2c>)
 80082b8:	4605      	mov	r5, r0
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	68d8      	ldr	r0, [r3, #12]
 80082be:	b14c      	cbz	r4, 80082d4 <__assert_func+0x24>
 80082c0:	4b07      	ldr	r3, [pc, #28]	@ (80082e0 <__assert_func+0x30>)
 80082c2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80082c6:	9100      	str	r1, [sp, #0]
 80082c8:	462b      	mov	r3, r5
 80082ca:	4906      	ldr	r1, [pc, #24]	@ (80082e4 <__assert_func+0x34>)
 80082cc:	f000 f870 	bl	80083b0 <fiprintf>
 80082d0:	f000 f880 	bl	80083d4 <abort>
 80082d4:	4b04      	ldr	r3, [pc, #16]	@ (80082e8 <__assert_func+0x38>)
 80082d6:	461c      	mov	r4, r3
 80082d8:	e7f3      	b.n	80082c2 <__assert_func+0x12>
 80082da:	bf00      	nop
 80082dc:	2000002c 	.word	0x2000002c
 80082e0:	08009444 	.word	0x08009444
 80082e4:	08009451 	.word	0x08009451
 80082e8:	0800947f 	.word	0x0800947f

080082ec <_calloc_r>:
 80082ec:	b570      	push	{r4, r5, r6, lr}
 80082ee:	fba1 5402 	umull	r5, r4, r1, r2
 80082f2:	b934      	cbnz	r4, 8008302 <_calloc_r+0x16>
 80082f4:	4629      	mov	r1, r5
 80082f6:	f7ff f99d 	bl	8007634 <_malloc_r>
 80082fa:	4606      	mov	r6, r0
 80082fc:	b928      	cbnz	r0, 800830a <_calloc_r+0x1e>
 80082fe:	4630      	mov	r0, r6
 8008300:	bd70      	pop	{r4, r5, r6, pc}
 8008302:	220c      	movs	r2, #12
 8008304:	2600      	movs	r6, #0
 8008306:	6002      	str	r2, [r0, #0]
 8008308:	e7f9      	b.n	80082fe <_calloc_r+0x12>
 800830a:	462a      	mov	r2, r5
 800830c:	4621      	mov	r1, r4
 800830e:	f7fe fa20 	bl	8006752 <memset>
 8008312:	e7f4      	b.n	80082fe <_calloc_r+0x12>

08008314 <__ascii_mbtowc>:
 8008314:	b082      	sub	sp, #8
 8008316:	b901      	cbnz	r1, 800831a <__ascii_mbtowc+0x6>
 8008318:	a901      	add	r1, sp, #4
 800831a:	b142      	cbz	r2, 800832e <__ascii_mbtowc+0x1a>
 800831c:	b14b      	cbz	r3, 8008332 <__ascii_mbtowc+0x1e>
 800831e:	7813      	ldrb	r3, [r2, #0]
 8008320:	600b      	str	r3, [r1, #0]
 8008322:	7812      	ldrb	r2, [r2, #0]
 8008324:	1e10      	subs	r0, r2, #0
 8008326:	bf18      	it	ne
 8008328:	2001      	movne	r0, #1
 800832a:	b002      	add	sp, #8
 800832c:	4770      	bx	lr
 800832e:	4610      	mov	r0, r2
 8008330:	e7fb      	b.n	800832a <__ascii_mbtowc+0x16>
 8008332:	f06f 0001 	mvn.w	r0, #1
 8008336:	e7f8      	b.n	800832a <__ascii_mbtowc+0x16>

08008338 <_realloc_r>:
 8008338:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800833c:	4607      	mov	r7, r0
 800833e:	4614      	mov	r4, r2
 8008340:	460d      	mov	r5, r1
 8008342:	b921      	cbnz	r1, 800834e <_realloc_r+0x16>
 8008344:	4611      	mov	r1, r2
 8008346:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800834a:	f7ff b973 	b.w	8007634 <_malloc_r>
 800834e:	b92a      	cbnz	r2, 800835c <_realloc_r+0x24>
 8008350:	f7ff f8fe 	bl	8007550 <_free_r>
 8008354:	4625      	mov	r5, r4
 8008356:	4628      	mov	r0, r5
 8008358:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800835c:	f000 f841 	bl	80083e2 <_malloc_usable_size_r>
 8008360:	4284      	cmp	r4, r0
 8008362:	4606      	mov	r6, r0
 8008364:	d802      	bhi.n	800836c <_realloc_r+0x34>
 8008366:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800836a:	d8f4      	bhi.n	8008356 <_realloc_r+0x1e>
 800836c:	4621      	mov	r1, r4
 800836e:	4638      	mov	r0, r7
 8008370:	f7ff f960 	bl	8007634 <_malloc_r>
 8008374:	4680      	mov	r8, r0
 8008376:	b908      	cbnz	r0, 800837c <_realloc_r+0x44>
 8008378:	4645      	mov	r5, r8
 800837a:	e7ec      	b.n	8008356 <_realloc_r+0x1e>
 800837c:	42b4      	cmp	r4, r6
 800837e:	4622      	mov	r2, r4
 8008380:	4629      	mov	r1, r5
 8008382:	bf28      	it	cs
 8008384:	4632      	movcs	r2, r6
 8008386:	f7ff ff85 	bl	8008294 <memcpy>
 800838a:	4629      	mov	r1, r5
 800838c:	4638      	mov	r0, r7
 800838e:	f7ff f8df 	bl	8007550 <_free_r>
 8008392:	e7f1      	b.n	8008378 <_realloc_r+0x40>

08008394 <__ascii_wctomb>:
 8008394:	4603      	mov	r3, r0
 8008396:	4608      	mov	r0, r1
 8008398:	b141      	cbz	r1, 80083ac <__ascii_wctomb+0x18>
 800839a:	2aff      	cmp	r2, #255	@ 0xff
 800839c:	d904      	bls.n	80083a8 <__ascii_wctomb+0x14>
 800839e:	228a      	movs	r2, #138	@ 0x8a
 80083a0:	f04f 30ff 	mov.w	r0, #4294967295
 80083a4:	601a      	str	r2, [r3, #0]
 80083a6:	4770      	bx	lr
 80083a8:	2001      	movs	r0, #1
 80083aa:	700a      	strb	r2, [r1, #0]
 80083ac:	4770      	bx	lr
	...

080083b0 <fiprintf>:
 80083b0:	b40e      	push	{r1, r2, r3}
 80083b2:	b503      	push	{r0, r1, lr}
 80083b4:	4601      	mov	r1, r0
 80083b6:	ab03      	add	r3, sp, #12
 80083b8:	4805      	ldr	r0, [pc, #20]	@ (80083d0 <fiprintf+0x20>)
 80083ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80083be:	6800      	ldr	r0, [r0, #0]
 80083c0:	9301      	str	r3, [sp, #4]
 80083c2:	f000 f83d 	bl	8008440 <_vfiprintf_r>
 80083c6:	b002      	add	sp, #8
 80083c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80083cc:	b003      	add	sp, #12
 80083ce:	4770      	bx	lr
 80083d0:	2000002c 	.word	0x2000002c

080083d4 <abort>:
 80083d4:	2006      	movs	r0, #6
 80083d6:	b508      	push	{r3, lr}
 80083d8:	f000 fa06 	bl	80087e8 <raise>
 80083dc:	2001      	movs	r0, #1
 80083de:	f7f9 fe3e 	bl	800205e <_exit>

080083e2 <_malloc_usable_size_r>:
 80083e2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80083e6:	1f18      	subs	r0, r3, #4
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	bfbc      	itt	lt
 80083ec:	580b      	ldrlt	r3, [r1, r0]
 80083ee:	18c0      	addlt	r0, r0, r3
 80083f0:	4770      	bx	lr

080083f2 <__sfputc_r>:
 80083f2:	6893      	ldr	r3, [r2, #8]
 80083f4:	b410      	push	{r4}
 80083f6:	3b01      	subs	r3, #1
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	6093      	str	r3, [r2, #8]
 80083fc:	da07      	bge.n	800840e <__sfputc_r+0x1c>
 80083fe:	6994      	ldr	r4, [r2, #24]
 8008400:	42a3      	cmp	r3, r4
 8008402:	db01      	blt.n	8008408 <__sfputc_r+0x16>
 8008404:	290a      	cmp	r1, #10
 8008406:	d102      	bne.n	800840e <__sfputc_r+0x1c>
 8008408:	bc10      	pop	{r4}
 800840a:	f000 b931 	b.w	8008670 <__swbuf_r>
 800840e:	6813      	ldr	r3, [r2, #0]
 8008410:	1c58      	adds	r0, r3, #1
 8008412:	6010      	str	r0, [r2, #0]
 8008414:	7019      	strb	r1, [r3, #0]
 8008416:	4608      	mov	r0, r1
 8008418:	bc10      	pop	{r4}
 800841a:	4770      	bx	lr

0800841c <__sfputs_r>:
 800841c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800841e:	4606      	mov	r6, r0
 8008420:	460f      	mov	r7, r1
 8008422:	4614      	mov	r4, r2
 8008424:	18d5      	adds	r5, r2, r3
 8008426:	42ac      	cmp	r4, r5
 8008428:	d101      	bne.n	800842e <__sfputs_r+0x12>
 800842a:	2000      	movs	r0, #0
 800842c:	e007      	b.n	800843e <__sfputs_r+0x22>
 800842e:	463a      	mov	r2, r7
 8008430:	4630      	mov	r0, r6
 8008432:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008436:	f7ff ffdc 	bl	80083f2 <__sfputc_r>
 800843a:	1c43      	adds	r3, r0, #1
 800843c:	d1f3      	bne.n	8008426 <__sfputs_r+0xa>
 800843e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008440 <_vfiprintf_r>:
 8008440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008444:	460d      	mov	r5, r1
 8008446:	4614      	mov	r4, r2
 8008448:	4698      	mov	r8, r3
 800844a:	4606      	mov	r6, r0
 800844c:	b09d      	sub	sp, #116	@ 0x74
 800844e:	b118      	cbz	r0, 8008458 <_vfiprintf_r+0x18>
 8008450:	6a03      	ldr	r3, [r0, #32]
 8008452:	b90b      	cbnz	r3, 8008458 <_vfiprintf_r+0x18>
 8008454:	f7fe f8e2 	bl	800661c <__sinit>
 8008458:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800845a:	07d9      	lsls	r1, r3, #31
 800845c:	d405      	bmi.n	800846a <_vfiprintf_r+0x2a>
 800845e:	89ab      	ldrh	r3, [r5, #12]
 8008460:	059a      	lsls	r2, r3, #22
 8008462:	d402      	bmi.n	800846a <_vfiprintf_r+0x2a>
 8008464:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008466:	f7fe fa04 	bl	8006872 <__retarget_lock_acquire_recursive>
 800846a:	89ab      	ldrh	r3, [r5, #12]
 800846c:	071b      	lsls	r3, r3, #28
 800846e:	d501      	bpl.n	8008474 <_vfiprintf_r+0x34>
 8008470:	692b      	ldr	r3, [r5, #16]
 8008472:	b99b      	cbnz	r3, 800849c <_vfiprintf_r+0x5c>
 8008474:	4629      	mov	r1, r5
 8008476:	4630      	mov	r0, r6
 8008478:	f000 f938 	bl	80086ec <__swsetup_r>
 800847c:	b170      	cbz	r0, 800849c <_vfiprintf_r+0x5c>
 800847e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008480:	07dc      	lsls	r4, r3, #31
 8008482:	d504      	bpl.n	800848e <_vfiprintf_r+0x4e>
 8008484:	f04f 30ff 	mov.w	r0, #4294967295
 8008488:	b01d      	add	sp, #116	@ 0x74
 800848a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800848e:	89ab      	ldrh	r3, [r5, #12]
 8008490:	0598      	lsls	r0, r3, #22
 8008492:	d4f7      	bmi.n	8008484 <_vfiprintf_r+0x44>
 8008494:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008496:	f7fe f9ed 	bl	8006874 <__retarget_lock_release_recursive>
 800849a:	e7f3      	b.n	8008484 <_vfiprintf_r+0x44>
 800849c:	2300      	movs	r3, #0
 800849e:	9309      	str	r3, [sp, #36]	@ 0x24
 80084a0:	2320      	movs	r3, #32
 80084a2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80084a6:	2330      	movs	r3, #48	@ 0x30
 80084a8:	f04f 0901 	mov.w	r9, #1
 80084ac:	f8cd 800c 	str.w	r8, [sp, #12]
 80084b0:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800865c <_vfiprintf_r+0x21c>
 80084b4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80084b8:	4623      	mov	r3, r4
 80084ba:	469a      	mov	sl, r3
 80084bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80084c0:	b10a      	cbz	r2, 80084c6 <_vfiprintf_r+0x86>
 80084c2:	2a25      	cmp	r2, #37	@ 0x25
 80084c4:	d1f9      	bne.n	80084ba <_vfiprintf_r+0x7a>
 80084c6:	ebba 0b04 	subs.w	fp, sl, r4
 80084ca:	d00b      	beq.n	80084e4 <_vfiprintf_r+0xa4>
 80084cc:	465b      	mov	r3, fp
 80084ce:	4622      	mov	r2, r4
 80084d0:	4629      	mov	r1, r5
 80084d2:	4630      	mov	r0, r6
 80084d4:	f7ff ffa2 	bl	800841c <__sfputs_r>
 80084d8:	3001      	adds	r0, #1
 80084da:	f000 80a7 	beq.w	800862c <_vfiprintf_r+0x1ec>
 80084de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80084e0:	445a      	add	r2, fp
 80084e2:	9209      	str	r2, [sp, #36]	@ 0x24
 80084e4:	f89a 3000 	ldrb.w	r3, [sl]
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	f000 809f 	beq.w	800862c <_vfiprintf_r+0x1ec>
 80084ee:	2300      	movs	r3, #0
 80084f0:	f04f 32ff 	mov.w	r2, #4294967295
 80084f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80084f8:	f10a 0a01 	add.w	sl, sl, #1
 80084fc:	9304      	str	r3, [sp, #16]
 80084fe:	9307      	str	r3, [sp, #28]
 8008500:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008504:	931a      	str	r3, [sp, #104]	@ 0x68
 8008506:	4654      	mov	r4, sl
 8008508:	2205      	movs	r2, #5
 800850a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800850e:	4853      	ldr	r0, [pc, #332]	@ (800865c <_vfiprintf_r+0x21c>)
 8008510:	f7fe f9b1 	bl	8006876 <memchr>
 8008514:	9a04      	ldr	r2, [sp, #16]
 8008516:	b9d8      	cbnz	r0, 8008550 <_vfiprintf_r+0x110>
 8008518:	06d1      	lsls	r1, r2, #27
 800851a:	bf44      	itt	mi
 800851c:	2320      	movmi	r3, #32
 800851e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008522:	0713      	lsls	r3, r2, #28
 8008524:	bf44      	itt	mi
 8008526:	232b      	movmi	r3, #43	@ 0x2b
 8008528:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800852c:	f89a 3000 	ldrb.w	r3, [sl]
 8008530:	2b2a      	cmp	r3, #42	@ 0x2a
 8008532:	d015      	beq.n	8008560 <_vfiprintf_r+0x120>
 8008534:	4654      	mov	r4, sl
 8008536:	2000      	movs	r0, #0
 8008538:	f04f 0c0a 	mov.w	ip, #10
 800853c:	9a07      	ldr	r2, [sp, #28]
 800853e:	4621      	mov	r1, r4
 8008540:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008544:	3b30      	subs	r3, #48	@ 0x30
 8008546:	2b09      	cmp	r3, #9
 8008548:	d94b      	bls.n	80085e2 <_vfiprintf_r+0x1a2>
 800854a:	b1b0      	cbz	r0, 800857a <_vfiprintf_r+0x13a>
 800854c:	9207      	str	r2, [sp, #28]
 800854e:	e014      	b.n	800857a <_vfiprintf_r+0x13a>
 8008550:	eba0 0308 	sub.w	r3, r0, r8
 8008554:	fa09 f303 	lsl.w	r3, r9, r3
 8008558:	4313      	orrs	r3, r2
 800855a:	46a2      	mov	sl, r4
 800855c:	9304      	str	r3, [sp, #16]
 800855e:	e7d2      	b.n	8008506 <_vfiprintf_r+0xc6>
 8008560:	9b03      	ldr	r3, [sp, #12]
 8008562:	1d19      	adds	r1, r3, #4
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	9103      	str	r1, [sp, #12]
 8008568:	2b00      	cmp	r3, #0
 800856a:	bfbb      	ittet	lt
 800856c:	425b      	neglt	r3, r3
 800856e:	f042 0202 	orrlt.w	r2, r2, #2
 8008572:	9307      	strge	r3, [sp, #28]
 8008574:	9307      	strlt	r3, [sp, #28]
 8008576:	bfb8      	it	lt
 8008578:	9204      	strlt	r2, [sp, #16]
 800857a:	7823      	ldrb	r3, [r4, #0]
 800857c:	2b2e      	cmp	r3, #46	@ 0x2e
 800857e:	d10a      	bne.n	8008596 <_vfiprintf_r+0x156>
 8008580:	7863      	ldrb	r3, [r4, #1]
 8008582:	2b2a      	cmp	r3, #42	@ 0x2a
 8008584:	d132      	bne.n	80085ec <_vfiprintf_r+0x1ac>
 8008586:	9b03      	ldr	r3, [sp, #12]
 8008588:	3402      	adds	r4, #2
 800858a:	1d1a      	adds	r2, r3, #4
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	9203      	str	r2, [sp, #12]
 8008590:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008594:	9305      	str	r3, [sp, #20]
 8008596:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8008660 <_vfiprintf_r+0x220>
 800859a:	2203      	movs	r2, #3
 800859c:	4650      	mov	r0, sl
 800859e:	7821      	ldrb	r1, [r4, #0]
 80085a0:	f7fe f969 	bl	8006876 <memchr>
 80085a4:	b138      	cbz	r0, 80085b6 <_vfiprintf_r+0x176>
 80085a6:	2240      	movs	r2, #64	@ 0x40
 80085a8:	9b04      	ldr	r3, [sp, #16]
 80085aa:	eba0 000a 	sub.w	r0, r0, sl
 80085ae:	4082      	lsls	r2, r0
 80085b0:	4313      	orrs	r3, r2
 80085b2:	3401      	adds	r4, #1
 80085b4:	9304      	str	r3, [sp, #16]
 80085b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085ba:	2206      	movs	r2, #6
 80085bc:	4829      	ldr	r0, [pc, #164]	@ (8008664 <_vfiprintf_r+0x224>)
 80085be:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80085c2:	f7fe f958 	bl	8006876 <memchr>
 80085c6:	2800      	cmp	r0, #0
 80085c8:	d03f      	beq.n	800864a <_vfiprintf_r+0x20a>
 80085ca:	4b27      	ldr	r3, [pc, #156]	@ (8008668 <_vfiprintf_r+0x228>)
 80085cc:	bb1b      	cbnz	r3, 8008616 <_vfiprintf_r+0x1d6>
 80085ce:	9b03      	ldr	r3, [sp, #12]
 80085d0:	3307      	adds	r3, #7
 80085d2:	f023 0307 	bic.w	r3, r3, #7
 80085d6:	3308      	adds	r3, #8
 80085d8:	9303      	str	r3, [sp, #12]
 80085da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085dc:	443b      	add	r3, r7
 80085de:	9309      	str	r3, [sp, #36]	@ 0x24
 80085e0:	e76a      	b.n	80084b8 <_vfiprintf_r+0x78>
 80085e2:	460c      	mov	r4, r1
 80085e4:	2001      	movs	r0, #1
 80085e6:	fb0c 3202 	mla	r2, ip, r2, r3
 80085ea:	e7a8      	b.n	800853e <_vfiprintf_r+0xfe>
 80085ec:	2300      	movs	r3, #0
 80085ee:	f04f 0c0a 	mov.w	ip, #10
 80085f2:	4619      	mov	r1, r3
 80085f4:	3401      	adds	r4, #1
 80085f6:	9305      	str	r3, [sp, #20]
 80085f8:	4620      	mov	r0, r4
 80085fa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80085fe:	3a30      	subs	r2, #48	@ 0x30
 8008600:	2a09      	cmp	r2, #9
 8008602:	d903      	bls.n	800860c <_vfiprintf_r+0x1cc>
 8008604:	2b00      	cmp	r3, #0
 8008606:	d0c6      	beq.n	8008596 <_vfiprintf_r+0x156>
 8008608:	9105      	str	r1, [sp, #20]
 800860a:	e7c4      	b.n	8008596 <_vfiprintf_r+0x156>
 800860c:	4604      	mov	r4, r0
 800860e:	2301      	movs	r3, #1
 8008610:	fb0c 2101 	mla	r1, ip, r1, r2
 8008614:	e7f0      	b.n	80085f8 <_vfiprintf_r+0x1b8>
 8008616:	ab03      	add	r3, sp, #12
 8008618:	9300      	str	r3, [sp, #0]
 800861a:	462a      	mov	r2, r5
 800861c:	4630      	mov	r0, r6
 800861e:	4b13      	ldr	r3, [pc, #76]	@ (800866c <_vfiprintf_r+0x22c>)
 8008620:	a904      	add	r1, sp, #16
 8008622:	f7fd fbb3 	bl	8005d8c <_printf_float>
 8008626:	4607      	mov	r7, r0
 8008628:	1c78      	adds	r0, r7, #1
 800862a:	d1d6      	bne.n	80085da <_vfiprintf_r+0x19a>
 800862c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800862e:	07d9      	lsls	r1, r3, #31
 8008630:	d405      	bmi.n	800863e <_vfiprintf_r+0x1fe>
 8008632:	89ab      	ldrh	r3, [r5, #12]
 8008634:	059a      	lsls	r2, r3, #22
 8008636:	d402      	bmi.n	800863e <_vfiprintf_r+0x1fe>
 8008638:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800863a:	f7fe f91b 	bl	8006874 <__retarget_lock_release_recursive>
 800863e:	89ab      	ldrh	r3, [r5, #12]
 8008640:	065b      	lsls	r3, r3, #25
 8008642:	f53f af1f 	bmi.w	8008484 <_vfiprintf_r+0x44>
 8008646:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008648:	e71e      	b.n	8008488 <_vfiprintf_r+0x48>
 800864a:	ab03      	add	r3, sp, #12
 800864c:	9300      	str	r3, [sp, #0]
 800864e:	462a      	mov	r2, r5
 8008650:	4630      	mov	r0, r6
 8008652:	4b06      	ldr	r3, [pc, #24]	@ (800866c <_vfiprintf_r+0x22c>)
 8008654:	a904      	add	r1, sp, #16
 8008656:	f7fd fe37 	bl	80062c8 <_printf_i>
 800865a:	e7e4      	b.n	8008626 <_vfiprintf_r+0x1e6>
 800865c:	08009429 	.word	0x08009429
 8008660:	0800942f 	.word	0x0800942f
 8008664:	08009433 	.word	0x08009433
 8008668:	08005d8d 	.word	0x08005d8d
 800866c:	0800841d 	.word	0x0800841d

08008670 <__swbuf_r>:
 8008670:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008672:	460e      	mov	r6, r1
 8008674:	4614      	mov	r4, r2
 8008676:	4605      	mov	r5, r0
 8008678:	b118      	cbz	r0, 8008682 <__swbuf_r+0x12>
 800867a:	6a03      	ldr	r3, [r0, #32]
 800867c:	b90b      	cbnz	r3, 8008682 <__swbuf_r+0x12>
 800867e:	f7fd ffcd 	bl	800661c <__sinit>
 8008682:	69a3      	ldr	r3, [r4, #24]
 8008684:	60a3      	str	r3, [r4, #8]
 8008686:	89a3      	ldrh	r3, [r4, #12]
 8008688:	071a      	lsls	r2, r3, #28
 800868a:	d501      	bpl.n	8008690 <__swbuf_r+0x20>
 800868c:	6923      	ldr	r3, [r4, #16]
 800868e:	b943      	cbnz	r3, 80086a2 <__swbuf_r+0x32>
 8008690:	4621      	mov	r1, r4
 8008692:	4628      	mov	r0, r5
 8008694:	f000 f82a 	bl	80086ec <__swsetup_r>
 8008698:	b118      	cbz	r0, 80086a2 <__swbuf_r+0x32>
 800869a:	f04f 37ff 	mov.w	r7, #4294967295
 800869e:	4638      	mov	r0, r7
 80086a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80086a2:	6823      	ldr	r3, [r4, #0]
 80086a4:	6922      	ldr	r2, [r4, #16]
 80086a6:	b2f6      	uxtb	r6, r6
 80086a8:	1a98      	subs	r0, r3, r2
 80086aa:	6963      	ldr	r3, [r4, #20]
 80086ac:	4637      	mov	r7, r6
 80086ae:	4283      	cmp	r3, r0
 80086b0:	dc05      	bgt.n	80086be <__swbuf_r+0x4e>
 80086b2:	4621      	mov	r1, r4
 80086b4:	4628      	mov	r0, r5
 80086b6:	f7ff fd9b 	bl	80081f0 <_fflush_r>
 80086ba:	2800      	cmp	r0, #0
 80086bc:	d1ed      	bne.n	800869a <__swbuf_r+0x2a>
 80086be:	68a3      	ldr	r3, [r4, #8]
 80086c0:	3b01      	subs	r3, #1
 80086c2:	60a3      	str	r3, [r4, #8]
 80086c4:	6823      	ldr	r3, [r4, #0]
 80086c6:	1c5a      	adds	r2, r3, #1
 80086c8:	6022      	str	r2, [r4, #0]
 80086ca:	701e      	strb	r6, [r3, #0]
 80086cc:	6962      	ldr	r2, [r4, #20]
 80086ce:	1c43      	adds	r3, r0, #1
 80086d0:	429a      	cmp	r2, r3
 80086d2:	d004      	beq.n	80086de <__swbuf_r+0x6e>
 80086d4:	89a3      	ldrh	r3, [r4, #12]
 80086d6:	07db      	lsls	r3, r3, #31
 80086d8:	d5e1      	bpl.n	800869e <__swbuf_r+0x2e>
 80086da:	2e0a      	cmp	r6, #10
 80086dc:	d1df      	bne.n	800869e <__swbuf_r+0x2e>
 80086de:	4621      	mov	r1, r4
 80086e0:	4628      	mov	r0, r5
 80086e2:	f7ff fd85 	bl	80081f0 <_fflush_r>
 80086e6:	2800      	cmp	r0, #0
 80086e8:	d0d9      	beq.n	800869e <__swbuf_r+0x2e>
 80086ea:	e7d6      	b.n	800869a <__swbuf_r+0x2a>

080086ec <__swsetup_r>:
 80086ec:	b538      	push	{r3, r4, r5, lr}
 80086ee:	4b29      	ldr	r3, [pc, #164]	@ (8008794 <__swsetup_r+0xa8>)
 80086f0:	4605      	mov	r5, r0
 80086f2:	6818      	ldr	r0, [r3, #0]
 80086f4:	460c      	mov	r4, r1
 80086f6:	b118      	cbz	r0, 8008700 <__swsetup_r+0x14>
 80086f8:	6a03      	ldr	r3, [r0, #32]
 80086fa:	b90b      	cbnz	r3, 8008700 <__swsetup_r+0x14>
 80086fc:	f7fd ff8e 	bl	800661c <__sinit>
 8008700:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008704:	0719      	lsls	r1, r3, #28
 8008706:	d422      	bmi.n	800874e <__swsetup_r+0x62>
 8008708:	06da      	lsls	r2, r3, #27
 800870a:	d407      	bmi.n	800871c <__swsetup_r+0x30>
 800870c:	2209      	movs	r2, #9
 800870e:	602a      	str	r2, [r5, #0]
 8008710:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008714:	f04f 30ff 	mov.w	r0, #4294967295
 8008718:	81a3      	strh	r3, [r4, #12]
 800871a:	e033      	b.n	8008784 <__swsetup_r+0x98>
 800871c:	0758      	lsls	r0, r3, #29
 800871e:	d512      	bpl.n	8008746 <__swsetup_r+0x5a>
 8008720:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008722:	b141      	cbz	r1, 8008736 <__swsetup_r+0x4a>
 8008724:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008728:	4299      	cmp	r1, r3
 800872a:	d002      	beq.n	8008732 <__swsetup_r+0x46>
 800872c:	4628      	mov	r0, r5
 800872e:	f7fe ff0f 	bl	8007550 <_free_r>
 8008732:	2300      	movs	r3, #0
 8008734:	6363      	str	r3, [r4, #52]	@ 0x34
 8008736:	89a3      	ldrh	r3, [r4, #12]
 8008738:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800873c:	81a3      	strh	r3, [r4, #12]
 800873e:	2300      	movs	r3, #0
 8008740:	6063      	str	r3, [r4, #4]
 8008742:	6923      	ldr	r3, [r4, #16]
 8008744:	6023      	str	r3, [r4, #0]
 8008746:	89a3      	ldrh	r3, [r4, #12]
 8008748:	f043 0308 	orr.w	r3, r3, #8
 800874c:	81a3      	strh	r3, [r4, #12]
 800874e:	6923      	ldr	r3, [r4, #16]
 8008750:	b94b      	cbnz	r3, 8008766 <__swsetup_r+0x7a>
 8008752:	89a3      	ldrh	r3, [r4, #12]
 8008754:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008758:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800875c:	d003      	beq.n	8008766 <__swsetup_r+0x7a>
 800875e:	4621      	mov	r1, r4
 8008760:	4628      	mov	r0, r5
 8008762:	f000 f882 	bl	800886a <__smakebuf_r>
 8008766:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800876a:	f013 0201 	ands.w	r2, r3, #1
 800876e:	d00a      	beq.n	8008786 <__swsetup_r+0x9a>
 8008770:	2200      	movs	r2, #0
 8008772:	60a2      	str	r2, [r4, #8]
 8008774:	6962      	ldr	r2, [r4, #20]
 8008776:	4252      	negs	r2, r2
 8008778:	61a2      	str	r2, [r4, #24]
 800877a:	6922      	ldr	r2, [r4, #16]
 800877c:	b942      	cbnz	r2, 8008790 <__swsetup_r+0xa4>
 800877e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008782:	d1c5      	bne.n	8008710 <__swsetup_r+0x24>
 8008784:	bd38      	pop	{r3, r4, r5, pc}
 8008786:	0799      	lsls	r1, r3, #30
 8008788:	bf58      	it	pl
 800878a:	6962      	ldrpl	r2, [r4, #20]
 800878c:	60a2      	str	r2, [r4, #8]
 800878e:	e7f4      	b.n	800877a <__swsetup_r+0x8e>
 8008790:	2000      	movs	r0, #0
 8008792:	e7f7      	b.n	8008784 <__swsetup_r+0x98>
 8008794:	2000002c 	.word	0x2000002c

08008798 <_raise_r>:
 8008798:	291f      	cmp	r1, #31
 800879a:	b538      	push	{r3, r4, r5, lr}
 800879c:	4605      	mov	r5, r0
 800879e:	460c      	mov	r4, r1
 80087a0:	d904      	bls.n	80087ac <_raise_r+0x14>
 80087a2:	2316      	movs	r3, #22
 80087a4:	6003      	str	r3, [r0, #0]
 80087a6:	f04f 30ff 	mov.w	r0, #4294967295
 80087aa:	bd38      	pop	{r3, r4, r5, pc}
 80087ac:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80087ae:	b112      	cbz	r2, 80087b6 <_raise_r+0x1e>
 80087b0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80087b4:	b94b      	cbnz	r3, 80087ca <_raise_r+0x32>
 80087b6:	4628      	mov	r0, r5
 80087b8:	f000 f830 	bl	800881c <_getpid_r>
 80087bc:	4622      	mov	r2, r4
 80087be:	4601      	mov	r1, r0
 80087c0:	4628      	mov	r0, r5
 80087c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80087c6:	f000 b817 	b.w	80087f8 <_kill_r>
 80087ca:	2b01      	cmp	r3, #1
 80087cc:	d00a      	beq.n	80087e4 <_raise_r+0x4c>
 80087ce:	1c59      	adds	r1, r3, #1
 80087d0:	d103      	bne.n	80087da <_raise_r+0x42>
 80087d2:	2316      	movs	r3, #22
 80087d4:	6003      	str	r3, [r0, #0]
 80087d6:	2001      	movs	r0, #1
 80087d8:	e7e7      	b.n	80087aa <_raise_r+0x12>
 80087da:	2100      	movs	r1, #0
 80087dc:	4620      	mov	r0, r4
 80087de:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80087e2:	4798      	blx	r3
 80087e4:	2000      	movs	r0, #0
 80087e6:	e7e0      	b.n	80087aa <_raise_r+0x12>

080087e8 <raise>:
 80087e8:	4b02      	ldr	r3, [pc, #8]	@ (80087f4 <raise+0xc>)
 80087ea:	4601      	mov	r1, r0
 80087ec:	6818      	ldr	r0, [r3, #0]
 80087ee:	f7ff bfd3 	b.w	8008798 <_raise_r>
 80087f2:	bf00      	nop
 80087f4:	2000002c 	.word	0x2000002c

080087f8 <_kill_r>:
 80087f8:	b538      	push	{r3, r4, r5, lr}
 80087fa:	2300      	movs	r3, #0
 80087fc:	4d06      	ldr	r5, [pc, #24]	@ (8008818 <_kill_r+0x20>)
 80087fe:	4604      	mov	r4, r0
 8008800:	4608      	mov	r0, r1
 8008802:	4611      	mov	r1, r2
 8008804:	602b      	str	r3, [r5, #0]
 8008806:	f7f9 fc1a 	bl	800203e <_kill>
 800880a:	1c43      	adds	r3, r0, #1
 800880c:	d102      	bne.n	8008814 <_kill_r+0x1c>
 800880e:	682b      	ldr	r3, [r5, #0]
 8008810:	b103      	cbz	r3, 8008814 <_kill_r+0x1c>
 8008812:	6023      	str	r3, [r4, #0]
 8008814:	bd38      	pop	{r3, r4, r5, pc}
 8008816:	bf00      	nop
 8008818:	2000089c 	.word	0x2000089c

0800881c <_getpid_r>:
 800881c:	f7f9 bc08 	b.w	8002030 <_getpid>

08008820 <__swhatbuf_r>:
 8008820:	b570      	push	{r4, r5, r6, lr}
 8008822:	460c      	mov	r4, r1
 8008824:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008828:	4615      	mov	r5, r2
 800882a:	2900      	cmp	r1, #0
 800882c:	461e      	mov	r6, r3
 800882e:	b096      	sub	sp, #88	@ 0x58
 8008830:	da0c      	bge.n	800884c <__swhatbuf_r+0x2c>
 8008832:	89a3      	ldrh	r3, [r4, #12]
 8008834:	2100      	movs	r1, #0
 8008836:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800883a:	bf14      	ite	ne
 800883c:	2340      	movne	r3, #64	@ 0x40
 800883e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008842:	2000      	movs	r0, #0
 8008844:	6031      	str	r1, [r6, #0]
 8008846:	602b      	str	r3, [r5, #0]
 8008848:	b016      	add	sp, #88	@ 0x58
 800884a:	bd70      	pop	{r4, r5, r6, pc}
 800884c:	466a      	mov	r2, sp
 800884e:	f000 f849 	bl	80088e4 <_fstat_r>
 8008852:	2800      	cmp	r0, #0
 8008854:	dbed      	blt.n	8008832 <__swhatbuf_r+0x12>
 8008856:	9901      	ldr	r1, [sp, #4]
 8008858:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800885c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008860:	4259      	negs	r1, r3
 8008862:	4159      	adcs	r1, r3
 8008864:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008868:	e7eb      	b.n	8008842 <__swhatbuf_r+0x22>

0800886a <__smakebuf_r>:
 800886a:	898b      	ldrh	r3, [r1, #12]
 800886c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800886e:	079d      	lsls	r5, r3, #30
 8008870:	4606      	mov	r6, r0
 8008872:	460c      	mov	r4, r1
 8008874:	d507      	bpl.n	8008886 <__smakebuf_r+0x1c>
 8008876:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800887a:	6023      	str	r3, [r4, #0]
 800887c:	6123      	str	r3, [r4, #16]
 800887e:	2301      	movs	r3, #1
 8008880:	6163      	str	r3, [r4, #20]
 8008882:	b003      	add	sp, #12
 8008884:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008886:	466a      	mov	r2, sp
 8008888:	ab01      	add	r3, sp, #4
 800888a:	f7ff ffc9 	bl	8008820 <__swhatbuf_r>
 800888e:	9f00      	ldr	r7, [sp, #0]
 8008890:	4605      	mov	r5, r0
 8008892:	4639      	mov	r1, r7
 8008894:	4630      	mov	r0, r6
 8008896:	f7fe fecd 	bl	8007634 <_malloc_r>
 800889a:	b948      	cbnz	r0, 80088b0 <__smakebuf_r+0x46>
 800889c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088a0:	059a      	lsls	r2, r3, #22
 80088a2:	d4ee      	bmi.n	8008882 <__smakebuf_r+0x18>
 80088a4:	f023 0303 	bic.w	r3, r3, #3
 80088a8:	f043 0302 	orr.w	r3, r3, #2
 80088ac:	81a3      	strh	r3, [r4, #12]
 80088ae:	e7e2      	b.n	8008876 <__smakebuf_r+0xc>
 80088b0:	89a3      	ldrh	r3, [r4, #12]
 80088b2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80088b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80088ba:	81a3      	strh	r3, [r4, #12]
 80088bc:	9b01      	ldr	r3, [sp, #4]
 80088be:	6020      	str	r0, [r4, #0]
 80088c0:	b15b      	cbz	r3, 80088da <__smakebuf_r+0x70>
 80088c2:	4630      	mov	r0, r6
 80088c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80088c8:	f000 f81e 	bl	8008908 <_isatty_r>
 80088cc:	b128      	cbz	r0, 80088da <__smakebuf_r+0x70>
 80088ce:	89a3      	ldrh	r3, [r4, #12]
 80088d0:	f023 0303 	bic.w	r3, r3, #3
 80088d4:	f043 0301 	orr.w	r3, r3, #1
 80088d8:	81a3      	strh	r3, [r4, #12]
 80088da:	89a3      	ldrh	r3, [r4, #12]
 80088dc:	431d      	orrs	r5, r3
 80088de:	81a5      	strh	r5, [r4, #12]
 80088e0:	e7cf      	b.n	8008882 <__smakebuf_r+0x18>
	...

080088e4 <_fstat_r>:
 80088e4:	b538      	push	{r3, r4, r5, lr}
 80088e6:	2300      	movs	r3, #0
 80088e8:	4d06      	ldr	r5, [pc, #24]	@ (8008904 <_fstat_r+0x20>)
 80088ea:	4604      	mov	r4, r0
 80088ec:	4608      	mov	r0, r1
 80088ee:	4611      	mov	r1, r2
 80088f0:	602b      	str	r3, [r5, #0]
 80088f2:	f7f9 fc03 	bl	80020fc <_fstat>
 80088f6:	1c43      	adds	r3, r0, #1
 80088f8:	d102      	bne.n	8008900 <_fstat_r+0x1c>
 80088fa:	682b      	ldr	r3, [r5, #0]
 80088fc:	b103      	cbz	r3, 8008900 <_fstat_r+0x1c>
 80088fe:	6023      	str	r3, [r4, #0]
 8008900:	bd38      	pop	{r3, r4, r5, pc}
 8008902:	bf00      	nop
 8008904:	2000089c 	.word	0x2000089c

08008908 <_isatty_r>:
 8008908:	b538      	push	{r3, r4, r5, lr}
 800890a:	2300      	movs	r3, #0
 800890c:	4d05      	ldr	r5, [pc, #20]	@ (8008924 <_isatty_r+0x1c>)
 800890e:	4604      	mov	r4, r0
 8008910:	4608      	mov	r0, r1
 8008912:	602b      	str	r3, [r5, #0]
 8008914:	f7f9 fc01 	bl	800211a <_isatty>
 8008918:	1c43      	adds	r3, r0, #1
 800891a:	d102      	bne.n	8008922 <_isatty_r+0x1a>
 800891c:	682b      	ldr	r3, [r5, #0]
 800891e:	b103      	cbz	r3, 8008922 <_isatty_r+0x1a>
 8008920:	6023      	str	r3, [r4, #0]
 8008922:	bd38      	pop	{r3, r4, r5, pc}
 8008924:	2000089c 	.word	0x2000089c

08008928 <_init>:
 8008928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800892a:	bf00      	nop
 800892c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800892e:	bc08      	pop	{r3}
 8008930:	469e      	mov	lr, r3
 8008932:	4770      	bx	lr

08008934 <_fini>:
 8008934:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008936:	bf00      	nop
 8008938:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800893a:	bc08      	pop	{r3}
 800893c:	469e      	mov	lr, r3
 800893e:	4770      	bx	lr
