{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {
    "slideshow": {
     "slide_type": "skip"
    }
   },
   "outputs": [],
   "source": [
    "# helpers\n",
    "from migen.fhdl.verilog import convert\n",
    "import tempfile\n",
    "from IPython.display import SVG, display\n",
    "\n",
    "def verilog2blocsvg(vlog):\n",
    "    with open('m.v', 'w') as f:\n",
    "        f.write(str(vlog)) \n",
    "    hideoutput = !symbolator -i m.v\n",
    "    return SVG('m-top.svg')\n",
    "\n",
    "\n",
    "def module2blocsvg(module, ios):\n",
    "    return verilog2svg(convert(m, ios=ios))\n",
    "\n",
    "def str2tmpfile(s, suffix):\n",
    "    with tempfile.NamedTemporaryFile(mode='w', buffering=-1, suffix=suffix, delete=False) as f:\n",
    "        name = f.name\n",
    "        f.write(str(s))\n",
    "    return name"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "slideshow": {
     "slide_type": "slide"
    }
   },
   "source": [
    "# What are FPGA?"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "slideshow": {
     "slide_type": "fragment"
    }
   },
   "source": [
    "Field Programmable Gate Array\n",
    "\n",
    "Basically it's a whiteboard on which you can draw (nearly) any kind of logic.\n",
    "Contrary to SoC or CPUs you can buy on the market, where a single CPU runs (almost) sequentially each instruction,  everything can run in parallel in an FPGA."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "slideshow": {
     "slide_type": "slide"
    }
   },
   "source": [
    "# Hardware Description Language\n",
    "FPGA don't \"run code\", you describe the logic that runs into it.\n",
    "The toolchain then creates (one of) the configuration that fits this descrption."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "slideshow": {
     "slide_type": "slide"
    }
   },
   "source": [
    "# Workflow\n",
    "Nowadays, most toolchains uses roughly the same steps (and terminology) for building a complete FPGA configuration from an HDL code :\n",
    "1. Synthesis  \n",
    "   1.1. RTL generation: convert HDL into a machine representation made with abstract blocks (logic, registers) and connection between them. That's *Register-Transfer level*. Some reduction logic optimization are usually aplied at this stage (like truth table reduction)  \n",
    "   1.2. Technology mapping : FPGAs comprise different logic elements, or specialized elements like DSP and RAM. At this stage, the toolchain translates the RTL into configured elements, which assembled together behave like the RTL describes it.  \n",
    "   1.3. Optimization : there are plenty ways to skin a cat. Same with FPGAs, multitudes of solutions are valid for the same HDL design. Thus, the toolchain tries numerous of them at various steps in order to speed up or cut down cell usage\n",
    "2. Place & Route  \n",
    "   2.1. Packing : \"pre-place\" small parts of the design, roughly on the logic-cell level\n",
    "   2.2. Placing : attributes a physical location to each of the packed pieces. Since routing of signals between cells is limited, this has a big impact on routing quality  \n",
    "   2.3. Routing : the tool has to find a solution that makes all connections successfully, but at the same time it must respect timing criterias (shorter connection is faster)  \n",
    "   2.4. Analysis: checks that the design is valid, that the timing specs are respected  \n",
    "   \n",
    "Let's have a look how [symbiflow](https://symbiflow.readthedocs.io/en/latest/toolchain-desc/design-flow.html) does it."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 47,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "50.0\n",
      "277.77777777777777\n"
     ]
    }
   ],
   "source": [
    "Vcc=2.5\n",
    "R=50E3\n",
    "i=Vcc/R\n",
    "print(i*1e6)\n",
    "print(10/24/30/i)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "slideshow": {
     "slide_type": "subslide"
    }
   },
   "source": [
    "# Before we continue, let's install the toolchain for ECP5 / ICE40\n",
    "```\n",
    "yay boost cmake openocd\n",
    "git clone https://github.com/SymbiFlow/prjtrellis.git # ECP5 'layout' database + bitstream generation tool\n",
    "git clone https://github.com/YosysHQ/nextpnr.git # synthetizer, router \n",
    "# ICE40 'layout' database + bitstream generation tool\n",
    "git clone https://github.com/YosysHQ/yosys.git # synthetizer, router\n",
    "cd prjtrellis/libtrellis\n",
    "cmake -DCMAKE_INSTALL_PREFIX=/usr . && make\n",
    "sudo make install"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 37,
   "metadata": {
    "slideshow": {
     "slide_type": "subslide"
    }
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "/* Machine-generated using Migen */\n",
      "module top(\n",
      "\tinput start_i,\n",
      "\tinput [6:0] dividend_i,\n",
      "\tinput [6:0] divisor_i,\n",
      "\toutput ready_o,\n",
      "\toutput [6:0] quotient_o,\n",
      "\toutput [6:0] remainder_o,\n",
      "\tinput start_i_1,\n",
      "\tinput [6:0] dividend_i_1,\n",
      "\tinput [6:0] divisor_i_1,\n",
      "\toutput ready_o_1,\n",
      "\toutput [6:0] quotient_o_1,\n",
      "\toutput [6:0] remainder_o_1,\n",
      "\tinput sys_clk,\n",
      "\tinput sys_rst\n",
      ");\n",
      "\n",
      "reg [13:0] d1_qr = 14'd0;\n",
      "reg [2:0] d1_counter = 3'd0;\n",
      "reg [6:0] d1_divisor_r = 7'd0;\n",
      "wire [7:0] d1_diff;\n",
      "reg [13:0] d2_qr = 14'd0;\n",
      "reg [2:0] d2_counter = 3'd0;\n",
      "reg [6:0] d2_divisor_r = 7'd0;\n",
      "wire [7:0] d2_diff;\n",
      "reg ce = 1'd0;\n",
      "reg reset = 1'd0;\n",
      "\n",
      "// synthesis translate_off\n",
      "reg dummy_s;\n",
      "initial dummy_s <= 1'd0;\n",
      "// synthesis translate_on\n",
      "\n",
      "assign quotient_o = d1_qr[6:0];\n",
      "assign remainder_o = d1_qr[13:7];\n",
      "assign ready_o = (d1_counter == 1'd0);\n",
      "assign d1_diff = (d1_qr[13:6] - d1_divisor_r);\n",
      "assign quotient_o_1 = d2_qr[6:0];\n",
      "assign remainder_o_1 = d2_qr[13:7];\n",
      "assign ready_o_1 = (d2_counter == 1'd0);\n",
      "assign d2_diff = (d2_qr[13:6] - d2_divisor_r);\n",
      "\n",
      "always @(posedge sys_clk) begin\n",
      "\tif (ce) begin\n",
      "\t\tif (start_i) begin\n",
      "\t\t\td1_counter <= 3'd7;\n",
      "\t\t\td1_qr <= dividend_i;\n",
      "\t\t\td1_divisor_r <= divisor_i;\n",
      "\t\tend else begin\n",
      "\t\t\tif ((~ready_o)) begin\n",
      "\t\t\t\tif (d1_diff[7]) begin\n",
      "\t\t\t\t\td1_qr <= {d1_qr[12:0], 1'd0};\n",
      "\t\t\t\tend else begin\n",
      "\t\t\t\t\td1_qr <= {d1_diff[6:0], d1_qr[5:0], 1'd1};\n",
      "\t\t\t\tend\n",
      "\t\t\t\td1_counter <= (d1_counter - 1'd1);\n",
      "\t\t\tend\n",
      "\t\tend\n",
      "\t\tif (start_i_1) begin\n",
      "\t\t\td2_counter <= 3'd7;\n",
      "\t\t\td2_qr <= dividend_i_1;\n",
      "\t\t\td2_divisor_r <= divisor_i_1;\n",
      "\t\tend else begin\n",
      "\t\t\tif ((~ready_o_1)) begin\n",
      "\t\t\t\tif (d2_diff[7]) begin\n",
      "\t\t\t\t\td2_qr <= {d2_qr[12:0], 1'd0};\n",
      "\t\t\t\tend else begin\n",
      "\t\t\t\t\td2_qr <= {d2_diff[6:0], d2_qr[5:0], 1'd1};\n",
      "\t\t\t\tend\n",
      "\t\t\t\td2_counter <= (d2_counter - 1'd1);\n",
      "\t\t\tend\n",
      "\t\tend\n",
      "\tend\n",
      "\tif (reset) begin\n",
      "\t\td1_qr <= 14'd0;\n",
      "\t\td1_counter <= 3'd0;\n",
      "\t\td1_divisor_r <= 7'd0;\n",
      "\t\td2_qr <= 14'd0;\n",
      "\t\td2_counter <= 3'd0;\n",
      "\t\td2_divisor_r <= 7'd0;\n",
      "\tend\n",
      "\tif (sys_rst) begin\n",
      "\t\td1_qr <= 14'd0;\n",
      "\t\td1_counter <= 3'd0;\n",
      "\t\td1_divisor_r <= 7'd0;\n",
      "\t\td2_qr <= 14'd0;\n",
      "\t\td2_counter <= 3'd0;\n",
      "\t\td2_divisor_r <= 7'd0;\n",
      "\tend\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n",
      "\n"
     ]
    },
    {
     "data": {
      "image/svg+xml": [
       "<svg xmlns=\"http://www.w3.org/2000/svg\" xmlns:xlink=\"http://www.w3.org/1999/xlink\" xml:space=\"preserve\" width=\"378\" height=\"181\" viewBox=\"-69 -20 378.0 181.0\" version=\"1.1\">\n",
       "<style type=\"text/css\">\n",
       "<![CDATA[\n",
       ".fnt1 {fill:#000000;\n",
       "    font-family:Helvetica; font-size:12pt; font-weight:normal; font-style:normal;}\n",
       ".label {fill:#000;\n",
       "  text-anchor:middle;\n",
       "  font-size:16pt; font-weight:bold; font-family:Sans;}\n",
       ".link {fill: #0D47A1;}\n",
       ".link:hover {fill: #0D47A1; text-decoration:underline;}\n",
       ".link:visited {fill: #4A148C;}\n",
       "]]>\n",
       "</style>\n",
       "<defs>\n",
       "<marker id=\"clock\" markerWidth=\"8.0\" markerHeight=\"15.0\" viewBox=\"0 0 8.0 15.0\" refX=\"0.5\" refY=\"7.5\" orient=\"auto\" markerUnits=\"userSpaceOnUse\">\n",
       "<g transform=\"translate(0.5,7.5)\"><path d=\"M 0 -7 L 0 7 L 7 0 z\" stroke=\"#000000\" fill=\"#FFFFFF\" stroke-width=\"1\"/>\n",
       "</g>\n",
       "</marker>\n",
       "</defs>\n",
       "<rect x=\"-69\" y=\"-20\" width=\"100%\" height=\"100%\" fill=\"white\"/><g transform=\"translate(0,0)\">\n",
       "<rect x=\"0\" y=\"-15.0\" width=\"240\" height=\"170.0\" stroke=\"#000000\" fill=\"#C5DBFC\" stroke-width=\"1\"/>\n",
       "<g transform=\"translate(0,0)\">\n",
       "<line x1=\"-20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"1\"/>\n",
       "<text class=\"fnt1\" x=\"10\" y=\"0\" text-anchor=\"normal\" dy=\"3.5\">start_i</text>\n",
       "</g>\n",
       "<g transform=\"translate(0,20)\">\n",
       "<line x1=\"-20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"3\"/>\n",
       "<text class=\"fnt1\" x=\"10\" y=\"0\" text-anchor=\"normal\" dy=\"3.5\">dividend_i</text>\n",
       "<text class=\"fnt1\" x=\"-30\" y=\"0\" text-anchor=\"end\" dy=\"3.5\" style=\"fill:#969696\"> <tspan fill=\"#039BE5\">[6:0]</tspan></text>\n",
       "</g>\n",
       "<g transform=\"translate(0,40)\">\n",
       "<line x1=\"-20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"3\"/>\n",
       "<text class=\"fnt1\" x=\"10\" y=\"0\" text-anchor=\"normal\" dy=\"3.5\">divisor_i</text>\n",
       "<text class=\"fnt1\" x=\"-30\" y=\"0\" text-anchor=\"end\" dy=\"3.5\" style=\"fill:#969696\"> <tspan fill=\"#039BE5\">[6:0]</tspan></text>\n",
       "</g>\n",
       "<g transform=\"translate(0,60)\">\n",
       "<line x1=\"-20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"1\"/>\n",
       "<text class=\"fnt1\" x=\"10\" y=\"0\" text-anchor=\"normal\" dy=\"3.5\">start_i_1</text>\n",
       "</g>\n",
       "<g transform=\"translate(0,80)\">\n",
       "<line x1=\"-20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"3\"/>\n",
       "<text class=\"fnt1\" x=\"10\" y=\"0\" text-anchor=\"normal\" dy=\"3.5\">dividend_i_1</text>\n",
       "<text class=\"fnt1\" x=\"-30\" y=\"0\" text-anchor=\"end\" dy=\"3.5\" style=\"fill:#969696\"> <tspan fill=\"#039BE5\">[6:0]</tspan></text>\n",
       "</g>\n",
       "<g transform=\"translate(0,100)\">\n",
       "<line x1=\"-20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"3\"/>\n",
       "<text class=\"fnt1\" x=\"10\" y=\"0\" text-anchor=\"normal\" dy=\"3.5\">divisor_i_1</text>\n",
       "<text class=\"fnt1\" x=\"-30\" y=\"0\" text-anchor=\"end\" dy=\"3.5\" style=\"fill:#969696\"> <tspan fill=\"#039BE5\">[6:0]</tspan></text>\n",
       "</g>\n",
       "<g transform=\"translate(0,120)\">\n",
       "<line x1=\"-20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"1\" marker-end=\"url(#clock)\"/>\n",
       "<text class=\"fnt1\" x=\"10\" y=\"0\" text-anchor=\"normal\" dy=\"3.5\">sys_clk</text>\n",
       "</g>\n",
       "<g transform=\"translate(0,140)\">\n",
       "<line x1=\"-20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"1\"/>\n",
       "<text class=\"fnt1\" x=\"10\" y=\"0\" text-anchor=\"normal\" dy=\"3.5\">sys_rst</text>\n",
       "</g>\n",
       "<g transform=\"translate(240,0)\">\n",
       "<line x1=\"20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"1\"/>\n",
       "<text class=\"fnt1\" x=\"-10\" y=\"0\" text-anchor=\"end\" dy=\"3.5\">ready_o</text>\n",
       "</g>\n",
       "<g transform=\"translate(240,20)\">\n",
       "<line x1=\"20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"3\"/>\n",
       "<text class=\"fnt1\" x=\"-10\" y=\"0\" text-anchor=\"end\" dy=\"3.5\">quotient_o</text>\n",
       "<text class=\"fnt1\" x=\"30\" y=\"0\" text-anchor=\"normal\" dy=\"3.5\" style=\"fill:#969696\"> <tspan fill=\"#039BE5\">[6:0]</tspan></text>\n",
       "</g>\n",
       "<g transform=\"translate(240,40)\">\n",
       "<line x1=\"20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"3\"/>\n",
       "<text class=\"fnt1\" x=\"-10\" y=\"0\" text-anchor=\"end\" dy=\"3.5\">remainder_o</text>\n",
       "<text class=\"fnt1\" x=\"30\" y=\"0\" text-anchor=\"normal\" dy=\"3.5\" style=\"fill:#969696\"> <tspan fill=\"#039BE5\">[6:0]</tspan></text>\n",
       "</g>\n",
       "<g transform=\"translate(240,60)\">\n",
       "<line x1=\"20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"1\"/>\n",
       "<text class=\"fnt1\" x=\"-10\" y=\"0\" text-anchor=\"end\" dy=\"3.5\">ready_o_1</text>\n",
       "</g>\n",
       "<g transform=\"translate(240,80)\">\n",
       "<line x1=\"20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"3\"/>\n",
       "<text class=\"fnt1\" x=\"-10\" y=\"0\" text-anchor=\"end\" dy=\"3.5\">quotient_o_1</text>\n",
       "<text class=\"fnt1\" x=\"30\" y=\"0\" text-anchor=\"normal\" dy=\"3.5\" style=\"fill:#969696\"> <tspan fill=\"#039BE5\">[6:0]</tspan></text>\n",
       "</g>\n",
       "<g transform=\"translate(240,100)\">\n",
       "<line x1=\"20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"3\"/>\n",
       "<text class=\"fnt1\" x=\"-10\" y=\"0\" text-anchor=\"end\" dy=\"3.5\">remainder_o_1</text>\n",
       "<text class=\"fnt1\" x=\"30\" y=\"0\" text-anchor=\"normal\" dy=\"3.5\" style=\"fill:#969696\"> <tspan fill=\"#039BE5\">[6:0]</tspan></text>\n",
       "</g>\n",
       "</g>\n",
       "<rect x=\"1.0\" y=\"-14.0\" width=\"238.0\" height=\"168.0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"3\"/>\n",
       "</svg>"
      ],
      "text/plain": [
       "<IPython.core.display.SVG object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# We will create a trivial module to illustrate workflow steps\n",
    "from migen import *\n",
    "from migen.fhdl.verilog import convert\n",
    "class mul(Module):\n",
    "    def __init__(self, a, b, platform):\n",
    "        self.platform = platform\n",
    "        y = Signal(a.nbits + b.nbits)\n",
    "        self.comb += y.eq(a*b) # counter increments each sys_clk rising edge\n",
    "        self.ios = {a, b, y}\n",
    "\n",
    "a = Signal(20)\n",
    "b = Signal(6)\n",
    "m = mul(a, b, None) # module instance\n",
    "m = Example(7)\n",
    "vlog = convert(m, ios=m.ios)\n",
    "f_counter = str2tmpfile(vlog, '.v')\n",
    "print(vlog)\n",
    "display(verilog2blocsvg(vlog))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 38,
   "metadata": {
    "scrolled": true,
    "slideshow": {
     "slide_type": "subslide"
    }
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |                                                                            |\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |                                                                            |\n",
      " |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |\n",
      " |                                                                            |\n",
      " |  Permission to use, copy, modify, and/or distribute this software for any  |\n",
      " |  purpose with or without fee is hereby granted, provided that the above    |\n",
      " |  copyright notice and this permission notice appear in all copies.         |\n",
      " |                                                                            |\n",
      " |  THE SOFTWARE IS PROVIDED \"AS IS\" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |\n",
      " |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |\n",
      " |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |\n",
      " |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |\n",
      " |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |\n",
      " |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |\n",
      " |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |\n",
      " |                                                                            |\n",
      " \\----------------------------------------------------------------------------/\n",
      "\n",
      " Yosys 0.9+1706 (git sha1 c7af1b22, gcc 9.3.0-1 -fPIC -Os)\n",
      "\n",
      "\n",
      "-- Executing script file `/tmp/tmprcxszoad.ys' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: /tmp/tmp04tl9ehw.v\n",
      "Parsing Verilog input from `/tmp/tmp04tl9ehw.v' to AST representation.\n",
      "Warning: Found one of those horrible `(synopsys|synthesis) translate_off' comments.\n",
      "Yosys does support them but it is recommended to use `ifdef constructs instead!\n",
      "Generating RTLIL representation for module `\\top'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2. Generating Graphviz representation of design.\n",
      "Writing dot description to `/home/max/.yosys_show.dot'.\n",
      "Dumping module top to page 1.\n",
      "Exec: { test -f '/home/max/.yosys_show.dot.pid' && fuser -s '/home/max/.yosys_show.dot.pid' 2> /dev/null; } || ( echo $$ >&3; exec xdot '/home/max/.yosys_show.dot'; ) 3> '/home/max/.yosys_show.dot.pid' &\n",
      "\n",
      "Warnings: 1 unique messages, 1 total\n",
      "End of script. Logfile hash: 8a0e6a467e, CPU: user 0.01s system 0.01s, MEM: 67.44 MB peak\n",
      "Yosys 0.9+1706 (git sha1 c7af1b22, gcc 9.3.0-1 -fPIC -Os)\n",
      "Time spent: 75% 2x read_verilog (0 sec), 24% 1x show (0 sec)\n",
      "\n",
      "(xdot:626362): Gtk-WARNING **: 07:56:35.422: Theme parsing error: gtk.css:68:35: The style property GtkButton:child-displacement-x is deprecated and shouldn't be used anymore. It will be removed in a future version\n",
      "\n",
      "(xdot:626362): Gtk-WARNING **: 07:56:35.422: Theme parsing error: gtk.css:69:35: The style property GtkButton:child-displacement-y is deprecated and shouldn't be used anymore. It will be removed in a future version\n",
      "\n",
      "(xdot:626362): Gtk-WARNING **: 07:56:35.422: Theme parsing error: gtk.css:73:46: The style property GtkScrolledWindow:scrollbars-within-bevel is deprecated and shouldn't be used anymore. It will be removed in a future version\n"
     ]
    }
   ],
   "source": [
    "# Step 1.1 : RTL generation\n",
    "# We follow techniques from http://www.clifford.at/yosys/files/yosys_appnote_011_design_investigation.pdf\n",
    "ys = \"\"\"\n",
    "    read_verilog {}\n",
    "    show\n",
    "    \"\"\".format(f_counter)\n",
    "a = !yosys {str2tmpfile(ys, '.ys')}\n",
    "print('\\n'.join(a))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 41,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |                                                                            |\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |                                                                            |\n",
      " |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |\n",
      " |                                                                            |\n",
      " |  Permission to use, copy, modify, and/or distribute this software for any  |\n",
      " |  purpose with or without fee is hereby granted, provided that the above    |\n",
      " |  copyright notice and this permission notice appear in all copies.         |\n",
      " |                                                                            |\n",
      " |  THE SOFTWARE IS PROVIDED \"AS IS\" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |\n",
      " |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |\n",
      " |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |\n",
      " |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |\n",
      " |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |\n",
      " |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |\n",
      " |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |\n",
      " |                                                                            |\n",
      " \\----------------------------------------------------------------------------/\n",
      "\n",
      " Yosys 0.9+1706 (git sha1 c7af1b22, gcc 9.3.0-1 -fPIC -Os)\n",
      "\n",
      "\n",
      "-- Executing script file `/tmp/tmp8lc3dfb5.ys' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: /tmp/tmp04tl9ehw.v\n",
      "Parsing Verilog input from `/tmp/tmp04tl9ehw.v' to AST representation.\n",
      "Warning: Found one of those horrible `(synopsys|synthesis) translate_off' comments.\n",
      "Yosys does support them but it is recommended to use `ifdef constructs instead!\n",
      "Generating RTLIL representation for module `\\top'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Marked 4 switch rules as full_case in process $proc$/tmp/tmp04tl9ehw.v:44$5 in module top.\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 8 assignments to connections.\n",
      "\n",
      "2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "Found init rule in `\\top.$proc$/tmp/tmp04tl9ehw.v:25$15'.\n",
      "  Set init value: \\d2_divisor_r = 7'0000000\n",
      "Found init rule in `\\top.$proc$/tmp/tmp04tl9ehw.v:24$14'.\n",
      "  Set init value: \\d2_counter = 3'000\n",
      "Found init rule in `\\top.$proc$/tmp/tmp04tl9ehw.v:23$13'.\n",
      "  Set init value: \\d2_qr = 14'00000000000000\n",
      "Found init rule in `\\top.$proc$/tmp/tmp04tl9ehw.v:21$12'.\n",
      "  Set init value: \\d1_divisor_r = 7'0000000\n",
      "Found init rule in `\\top.$proc$/tmp/tmp04tl9ehw.v:20$11'.\n",
      "  Set init value: \\d1_counter = 3'000\n",
      "Found init rule in `\\top.$proc$/tmp/tmp04tl9ehw.v:19$10'.\n",
      "  Set init value: \\d1_qr = 14'00000000000000\n",
      "\n",
      "2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\top.$proc$/tmp/tmp04tl9ehw.v:28$17'.\n",
      "Creating decoders for process `\\top.$proc$/tmp/tmp04tl9ehw.v:27$16'.\n",
      "Creating decoders for process `\\top.$proc$/tmp/tmp04tl9ehw.v:25$15'.\n",
      "Creating decoders for process `\\top.$proc$/tmp/tmp04tl9ehw.v:24$14'.\n",
      "Creating decoders for process `\\top.$proc$/tmp/tmp04tl9ehw.v:23$13'.\n",
      "Creating decoders for process `\\top.$proc$/tmp/tmp04tl9ehw.v:21$12'.\n",
      "Creating decoders for process `\\top.$proc$/tmp/tmp04tl9ehw.v:20$11'.\n",
      "Creating decoders for process `\\top.$proc$/tmp/tmp04tl9ehw.v:19$10'.\n",
      "Creating decoders for process `\\top.$proc$/tmp/tmp04tl9ehw.v:44$5'.\n",
      "     1/6: $0\\d2_divisor_r[6:0]\n",
      "     2/6: $0\\d2_counter[2:0]\n",
      "     3/6: $0\\d2_qr[13:0]\n",
      "     4/6: $0\\d1_divisor_r[6:0]\n",
      "     5/6: $0\\d1_counter[2:0]\n",
      "     6/6: $0\\d1_qr[13:0]\n",
      "\n",
      "2.7. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "No latch inferred for signal `\\top.\\reset' from process `\\top.$proc$/tmp/tmp04tl9ehw.v:28$17'.\n",
      "No latch inferred for signal `\\top.\\ce' from process `\\top.$proc$/tmp/tmp04tl9ehw.v:27$16'.\n",
      "\n",
      "2.8. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "Creating register for signal `\\top.\\d1_qr' using process `\\top.$proc$/tmp/tmp04tl9ehw.v:44$5'.\n",
      "  created $dff cell `$procdff$86' with positive edge clock.\n",
      "Creating register for signal `\\top.\\d1_counter' using process `\\top.$proc$/tmp/tmp04tl9ehw.v:44$5'.\n",
      "  created $dff cell `$procdff$87' with positive edge clock.\n",
      "Creating register for signal `\\top.\\d1_divisor_r' using process `\\top.$proc$/tmp/tmp04tl9ehw.v:44$5'.\n",
      "  created $dff cell `$procdff$88' with positive edge clock.\n",
      "Creating register for signal `\\top.\\d2_qr' using process `\\top.$proc$/tmp/tmp04tl9ehw.v:44$5'.\n",
      "  created $dff cell `$procdff$89' with positive edge clock.\n",
      "Creating register for signal `\\top.\\d2_counter' using process `\\top.$proc$/tmp/tmp04tl9ehw.v:44$5'.\n",
      "  created $dff cell `$procdff$90' with positive edge clock.\n",
      "Creating register for signal `\\top.\\d2_divisor_r' using process `\\top.$proc$/tmp/tmp04tl9ehw.v:44$5'.\n",
      "  created $dff cell `$procdff$91' with positive edge clock.\n",
      "\n",
      "2.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `top.$proc$/tmp/tmp04tl9ehw.v:28$17'.\n",
      "Removing empty process `top.$proc$/tmp/tmp04tl9ehw.v:27$16'.\n",
      "Removing empty process `top.$proc$/tmp/tmp04tl9ehw.v:25$15'.\n",
      "Removing empty process `top.$proc$/tmp/tmp04tl9ehw.v:24$14'.\n",
      "Removing empty process `top.$proc$/tmp/tmp04tl9ehw.v:23$13'.\n",
      "Removing empty process `top.$proc$/tmp/tmp04tl9ehw.v:21$12'.\n",
      "Removing empty process `top.$proc$/tmp/tmp04tl9ehw.v:20$11'.\n",
      "Removing empty process `top.$proc$/tmp/tmp04tl9ehw.v:19$10'.\n",
      "Found and cleaned up 9 empty switches in `\\top.$proc$/tmp/tmp04tl9ehw.v:44$5'.\n",
      "Removing empty process `top.$proc$/tmp/tmp04tl9ehw.v:44$5'.\n",
      "Cleaned up 9 empty switches.\n",
      "\n",
      "3. Generating Graphviz representation of design.\n",
      "Writing dot description to `/home/max/.yosys_show.dot'.\n",
      "Dumping module top to page 1.\n",
      "Exec: { test -f '/home/max/.yosys_show.dot.pid' && fuser -s '/home/max/.yosys_show.dot.pid' 2> /dev/null; } || ( echo $$ >&3; exec xdot '/home/max/.yosys_show.dot'; ) 3> '/home/max/.yosys_show.dot.pid' &\n",
      "\n",
      "Warnings: 1 unique messages, 1 total\n",
      "End of script. Logfile hash: 6155a0dd1f, CPU: user 0.01s system 0.00s, MEM: 67.45 MB peak\n",
      "Yosys 0.9+1706 (git sha1 c7af1b22, gcc 9.3.0-1 -fPIC -Os)\n",
      "Time spent: 41% 2x read_verilog (0 sec), 23% 1x show (0 sec), ...\n",
      "\n",
      "(xdot:626719): Gtk-WARNING **: 07:58:48.135: Theme parsing error: gtk.css:68:35: The style property GtkButton:child-displacement-x is deprecated and shouldn't be used anymore. It will be removed in a future version\n",
      "\n",
      "(xdot:626719): Gtk-WARNING **: 07:58:48.135: Theme parsing error: gtk.css:69:35: The style property GtkButton:child-displacement-y is deprecated and shouldn't be used anymore. It will be removed in a future version\n",
      "\n",
      "(xdot:626719): Gtk-WARNING **: 07:58:48.135: Theme parsing error: gtk.css:73:46: The style property GtkScrolledWindow:scrollbars-within-bevel is deprecated and shouldn't be used anymore. It will be removed in a future version\n"
     ]
    }
   ],
   "source": [
    "# Step 1.2 : technology mapping\n",
    "ys = \"\"\"\n",
    "    read_verilog {}\n",
    "    proc\n",
    "    show\n",
    "    \"\"\".format(f_counter)\n",
    "a = !yosys {str2tmpfile(ys, '.ys')}\n",
    "print('\\n'.join(a))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 42,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |                                                                            |\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |                                                                            |\n",
      " |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |\n",
      " |                                                                            |\n",
      " |  Permission to use, copy, modify, and/or distribute this software for any  |\n",
      " |  purpose with or without fee is hereby granted, provided that the above    |\n",
      " |  copyright notice and this permission notice appear in all copies.         |\n",
      " |                                                                            |\n",
      " |  THE SOFTWARE IS PROVIDED \"AS IS\" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |\n",
      " |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |\n",
      " |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |\n",
      " |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |\n",
      " |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |\n",
      " |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |\n",
      " |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |\n",
      " |                                                                            |\n",
      " \\----------------------------------------------------------------------------/\n",
      "\n",
      " Yosys 0.9+1706 (git sha1 c7af1b22, gcc 9.3.0-1 -fPIC -Os)\n",
      "\n",
      "\n",
      "-- Executing script file `/tmp/tmpyfv87c_h.ys' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: /tmp/tmp04tl9ehw.v\n",
      "Parsing Verilog input from `/tmp/tmp04tl9ehw.v' to AST representation.\n",
      "Warning: Found one of those horrible `(synopsys|synthesis) translate_off' comments.\n",
      "Yosys does support them but it is recommended to use `ifdef constructs instead!\n",
      "Generating RTLIL representation for module `\\top'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Marked 4 switch rules as full_case in process $proc$/tmp/tmp04tl9ehw.v:44$5 in module top.\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 8 assignments to connections.\n",
      "\n",
      "2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "Found init rule in `\\top.$proc$/tmp/tmp04tl9ehw.v:25$15'.\n",
      "  Set init value: \\d2_divisor_r = 7'0000000\n",
      "Found init rule in `\\top.$proc$/tmp/tmp04tl9ehw.v:24$14'.\n",
      "  Set init value: \\d2_counter = 3'000\n",
      "Found init rule in `\\top.$proc$/tmp/tmp04tl9ehw.v:23$13'.\n",
      "  Set init value: \\d2_qr = 14'00000000000000\n",
      "Found init rule in `\\top.$proc$/tmp/tmp04tl9ehw.v:21$12'.\n",
      "  Set init value: \\d1_divisor_r = 7'0000000\n",
      "Found init rule in `\\top.$proc$/tmp/tmp04tl9ehw.v:20$11'.\n",
      "  Set init value: \\d1_counter = 3'000\n",
      "Found init rule in `\\top.$proc$/tmp/tmp04tl9ehw.v:19$10'.\n",
      "  Set init value: \\d1_qr = 14'00000000000000\n",
      "\n",
      "2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\top.$proc$/tmp/tmp04tl9ehw.v:28$17'.\n",
      "Creating decoders for process `\\top.$proc$/tmp/tmp04tl9ehw.v:27$16'.\n",
      "Creating decoders for process `\\top.$proc$/tmp/tmp04tl9ehw.v:25$15'.\n",
      "Creating decoders for process `\\top.$proc$/tmp/tmp04tl9ehw.v:24$14'.\n",
      "Creating decoders for process `\\top.$proc$/tmp/tmp04tl9ehw.v:23$13'.\n",
      "Creating decoders for process `\\top.$proc$/tmp/tmp04tl9ehw.v:21$12'.\n",
      "Creating decoders for process `\\top.$proc$/tmp/tmp04tl9ehw.v:20$11'.\n",
      "Creating decoders for process `\\top.$proc$/tmp/tmp04tl9ehw.v:19$10'.\n",
      "Creating decoders for process `\\top.$proc$/tmp/tmp04tl9ehw.v:44$5'.\n",
      "     1/6: $0\\d2_divisor_r[6:0]\n",
      "     2/6: $0\\d2_counter[2:0]\n",
      "     3/6: $0\\d2_qr[13:0]\n",
      "     4/6: $0\\d1_divisor_r[6:0]\n",
      "     5/6: $0\\d1_counter[2:0]\n",
      "     6/6: $0\\d1_qr[13:0]\n",
      "\n",
      "2.7. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "No latch inferred for signal `\\top.\\reset' from process `\\top.$proc$/tmp/tmp04tl9ehw.v:28$17'.\n",
      "No latch inferred for signal `\\top.\\ce' from process `\\top.$proc$/tmp/tmp04tl9ehw.v:27$16'.\n",
      "\n",
      "2.8. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "Creating register for signal `\\top.\\d1_qr' using process `\\top.$proc$/tmp/tmp04tl9ehw.v:44$5'.\n",
      "  created $dff cell `$procdff$86' with positive edge clock.\n",
      "Creating register for signal `\\top.\\d1_counter' using process `\\top.$proc$/tmp/tmp04tl9ehw.v:44$5'.\n",
      "  created $dff cell `$procdff$87' with positive edge clock.\n",
      "Creating register for signal `\\top.\\d1_divisor_r' using process `\\top.$proc$/tmp/tmp04tl9ehw.v:44$5'.\n",
      "  created $dff cell `$procdff$88' with positive edge clock.\n",
      "Creating register for signal `\\top.\\d2_qr' using process `\\top.$proc$/tmp/tmp04tl9ehw.v:44$5'.\n",
      "  created $dff cell `$procdff$89' with positive edge clock.\n",
      "Creating register for signal `\\top.\\d2_counter' using process `\\top.$proc$/tmp/tmp04tl9ehw.v:44$5'.\n",
      "  created $dff cell `$procdff$90' with positive edge clock.\n",
      "Creating register for signal `\\top.\\d2_divisor_r' using process `\\top.$proc$/tmp/tmp04tl9ehw.v:44$5'.\n",
      "  created $dff cell `$procdff$91' with positive edge clock.\n",
      "\n",
      "2.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `top.$proc$/tmp/tmp04tl9ehw.v:28$17'.\n",
      "Removing empty process `top.$proc$/tmp/tmp04tl9ehw.v:27$16'.\n",
      "Removing empty process `top.$proc$/tmp/tmp04tl9ehw.v:25$15'.\n",
      "Removing empty process `top.$proc$/tmp/tmp04tl9ehw.v:24$14'.\n",
      "Removing empty process `top.$proc$/tmp/tmp04tl9ehw.v:23$13'.\n",
      "Removing empty process `top.$proc$/tmp/tmp04tl9ehw.v:21$12'.\n",
      "Removing empty process `top.$proc$/tmp/tmp04tl9ehw.v:20$11'.\n",
      "Removing empty process `top.$proc$/tmp/tmp04tl9ehw.v:19$10'.\n",
      "Found and cleaned up 9 empty switches in `\\top.$proc$/tmp/tmp04tl9ehw.v:44$5'.\n",
      "Removing empty process `top.$proc$/tmp/tmp04tl9ehw.v:44$5'.\n",
      "Cleaned up 9 empty switches.\n",
      "\n",
      "3. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "3.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module top.\n",
      "<suppressed ~18 debug messages>\n",
      "\n",
      "3.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\top'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\top..\n",
      "  Creating internal representation of mux trees.\n",
      "  Evaluating internal representation of mux trees.\n",
      "  Analyzing evaluation results.\n",
      "    dead port 1/2 on $mux $procmux$78.\n",
      "    dead port 2/2 on $mux $procmux$78.\n",
      "    dead port 1/2 on $mux $procmux$75.\n",
      "    dead port 2/2 on $mux $procmux$75.\n",
      "    dead port 1/2 on $mux $procmux$64.\n",
      "    dead port 2/2 on $mux $procmux$64.\n",
      "    dead port 1/2 on $mux $procmux$61.\n",
      "    dead port 2/2 on $mux $procmux$61.\n",
      "    dead port 1/2 on $mux $procmux$73.\n",
      "    dead port 2/2 on $mux $procmux$73.\n",
      "    dead port 1/2 on $mux $procmux$53.\n",
      "    dead port 2/2 on $mux $procmux$53.\n",
      "    dead port 1/2 on $mux $procmux$44.\n",
      "    dead port 2/2 on $mux $procmux$44.\n",
      "    dead port 1/2 on $mux $procmux$41.\n",
      "    dead port 2/2 on $mux $procmux$41.\n",
      "    dead port 1/2 on $mux $procmux$39.\n",
      "    dead port 2/2 on $mux $procmux$39.\n",
      "    dead port 1/2 on $mux $procmux$30.\n",
      "    dead port 2/2 on $mux $procmux$30.\n",
      "    dead port 1/2 on $mux $procmux$27.\n",
      "    dead port 2/2 on $mux $procmux$27.\n",
      "    dead port 1/2 on $mux $procmux$19.\n",
      "    dead port 2/2 on $mux $procmux$19.\n",
      "Removed 24 multiplexer ports.\n",
      "<suppressed ~6 debug messages>\n",
      "\n",
      "3.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\top.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "3.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\top'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.6. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "Removing $procdff$88 ($dff) from module top.\n",
      "Removing $procdff$89 ($dff) from module top.\n",
      "Removing $procdff$86 ($dff) from module top.\n",
      "Removing $procdff$90 ($dff) from module top.\n",
      "Removing $procdff$91 ($dff) from module top.\n",
      "Removing $procdff$87 ($dff) from module top.\n",
      "Replaced 6 DFF cells.\n",
      "\n",
      "3.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\top..\n",
      "Removed 12 unused cells and 84 unused wires.\n",
      "<suppressed ~15 debug messages>\n",
      "\n",
      "3.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module top.\n",
      "<suppressed ~2 debug messages>\n",
      "\n",
      "3.9. Rerunning OPT passes. (Maybe there is more to do..)\n",
      "\n",
      "3.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\top..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "3.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\top.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "3.12. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\top'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "3.13. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "3.14. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\top..\n",
      "\n",
      "3.15. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module top.\n",
      "\n",
      "3.16. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "4. Generating Graphviz representation of design.\n",
      "Writing dot description to `/home/max/.yosys_show.dot'.\n",
      "Dumping module top to page 1.\n",
      "Exec: { test -f '/home/max/.yosys_show.dot.pid' && fuser -s '/home/max/.yosys_show.dot.pid' 2> /dev/null; } || ( echo $$ >&3; exec xdot '/home/max/.yosys_show.dot'; ) 3> '/home/max/.yosys_show.dot.pid' &\n",
      "\n",
      "Warnings: 1 unique messages, 1 total\n",
      "End of script. Logfile hash: 41f26d04db, CPU: user 0.02s system 0.00s, MEM: 67.45 MB peak\n",
      "Yosys 0.9+1706 (git sha1 c7af1b22, gcc 9.3.0-1 -fPIC -Os)\n",
      "Time spent: 22% 2x read_verilog (0 sec), 22% 3x opt_expr (0 sec), ...\n",
      "\n",
      "(xdot:626739): Gtk-WARNING **: 07:58:51.195: Theme parsing error: gtk.css:68:35: The style property GtkButton:child-displacement-x is deprecated and shouldn't be used anymore. It will be removed in a future version\n",
      "\n",
      "(xdot:626739): Gtk-WARNING **: 07:58:51.195: Theme parsing error: gtk.css:69:35: The style property GtkButton:child-displacement-y is deprecated and shouldn't be used anymore. It will be removed in a future version\n",
      "\n",
      "(xdot:626739): Gtk-WARNING **: 07:58:51.195: Theme parsing error: gtk.css:73:46: The style property GtkScrolledWindow:scrollbars-within-bevel is deprecated and shouldn't be used anymore. It will be removed in a future version\n"
     ]
    }
   ],
   "source": [
    "# Step 1.3 : Optimization\n",
    "ys = \"\"\"\n",
    "    read_verilog {}\n",
    "    proc\n",
    "    opt\n",
    "    show\n",
    "    \"\"\".format(f_counter)\n",
    "a = !yosys {str2tmpfile(ys, '.ys')}\n",
    "print('\\n'.join(a))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Step 2 : pack, place, route\n",
    "!nextpnr-ecp5 --gui --25k"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "slideshow": {
     "slide_type": "slide"
    }
   },
   "source": [
    "# Migen\n",
    "FHDL DSL in Python \"A Python toolbox for building complex digital hardware\"\n",
    "* More restrictive than pure Verilog / VHDL (targeted mostly at FPGA)\n",
    "* HDL itself isn't really better than any other options (except that it lets you do less mistakes)\n",
    "* The true power comes from flexibility and modularity\n",
    "* it's an HDL *generator*!\n",
    "\n",
    "`python -m pip install --user git+https://github.com/m-labs/migen.git`"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "slideshow": {
     "slide_type": "slide"
    }
   },
   "source": [
    "# Signals\n",
    "A signal carries 1 or multiple 'bits' of information.\n",
    " * Fixed size, determined before synthetisation (you know what size it should be beforehand)\n",
    " * Fixed size, determined at synthetisation (the toolchain guesses from where the signal comes from)\n",
    " * Can be signed (optional)\n",
    " * represents either an input, output, the result of a combinatory circuit, or the value of a register\n",
    "  * all of the above are automatically determined by Migen"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {
    "slideshow": {
     "slide_type": "fragment"
    }
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "c 5\n",
      "d 1\n",
      "e 3\n",
      "e 4\n"
     ]
    }
   ],
   "source": [
    "from migen import Signal\n",
    "a = Signal() # 1 bit signal\n",
    "b = Signal(2) # 2 bits signal\n",
    "c = Signal(max=32) # 5 bits signal (NOT 6!)\n",
    "print(\"c\", c.nbits)\n",
    "d = Signal(reset=3) # 2 bits signal, reset (default) value set to 3\n",
    "print(\"d\", d.nbits)\n",
    "e = Signal(name=\"mybeautyfulsignal\", max=6)\n",
    "print(\"e\", e.nbits)\n",
    "e = Signal(name=\"mybeautyfulsignedsignal\", min=-6, max=6) # sign takes 1 bit\n",
    "print(\"e\", e.nbits)\n",
    "f = Signal.like(e)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "slideshow": {
     "slide_type": "slide"
    }
   },
   "source": [
    "## Slicing\n",
    "Using python slice\n",
    "* `[2]` : select only the 3rd lowest-significant bit\n",
    "* `[0:-4]` : select 1sth lowest, to 4th highest bit\n",
    "* etc\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "s = Signal(32, reset=0xdeadbeef)\n",
    "s.nbits\n",
    "print((s[0:4]))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "slideshow": {
     "slide_type": "slide"
    }
   },
   "source": [
    "# More ressources\n",
    " * Manual : [https://m-labs.hk/migen/manual/](https://m-labs.hk/migen/manual/)\n",
    " * Examples [https://github.com/m-labs/migen/tree/master/examples/basic](https://github.com/m-labs/migen/tree/master/examples/basic)\n",
    " * "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "slideshow": {
     "slide_type": "slide"
    }
   },
   "source": [
    "# Verilog / Migen comparison\n",
    "Let's create a 'BCD to ACSII' converter as an example"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "/* Machine-generated using Migen */\n",
      "module top(\n",
      "\tinput [3:0] bcd,\n",
      "\toutput reg [7:0] char\n",
      ");\n",
      "\n",
      "\n",
      "// synthesis translate_off\n",
      "reg dummy_s;\n",
      "initial dummy_s <= 1'd0;\n",
      "// synthesis translate_on\n",
      "\n",
      "\n",
      "// synthesis translate_off\n",
      "reg dummy_d;\n",
      "// synthesis translate_on\n",
      "always @(*) begin\n",
      "\tchar <= 8'd0;\n",
      "\tchar <= 7'd120;\n",
      "\tif ((bcd == 1'd0)) begin\n",
      "\t\tchar <= 6'd48;\n",
      "\tend\n",
      "\tif ((bcd == 1'd1)) begin\n",
      "\t\tchar <= 6'd49;\n",
      "\tend\n",
      "\tif ((bcd == 2'd2)) begin\n",
      "\t\tchar <= 6'd49;\n",
      "\tend\n",
      "// synthesis translate_off\n",
      "\tdummy_d <= dummy_s;\n",
      "// synthesis translate_on\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "from migen import Module, Case\n",
    "class bcd2ascii_ifs(Module):\n",
    "    def __init__(self, bcd):\n",
    "        self.char = Signal(8)\n",
    "        self.comb += [\n",
    "            self.char.eq(ord('x')), # set the default value to 'x'\n",
    "            If(bcd == 0,\n",
    "                self.char.eq(ord('0'))\n",
    "            ),\n",
    "            If(bcd==1,\n",
    "                self.char.eq(ord('1'))\n",
    "            ),\n",
    "            If(bcd==2,\n",
    "                self.char.eq(ord('1'))\n",
    "            )\n",
    "            # and so on ...\n",
    "        ]\n",
    "\n",
    "# Let's convert this to Verilog!\n",
    "from migen.fhdl.verilog import convert\n",
    "bcd = Signal(4)    # input signal\n",
    "m = bcd2ascii_ifs(bcd) # module instance\n",
    "print(convert(m, ios={m.char, bcd}))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "/* Machine-generated using Migen */\n",
      "module top(\n",
      "\tinput [3:0] bcd,\n",
      "\toutput reg [7:0] char\n",
      ");\n",
      "\n",
      "\n",
      "// synthesis translate_off\n",
      "reg dummy_s;\n",
      "initial dummy_s <= 1'd0;\n",
      "// synthesis translate_on\n",
      "\n",
      "\n",
      "// synthesis translate_off\n",
      "reg dummy_d;\n",
      "// synthesis translate_on\n",
      "always @(*) begin\n",
      "\tchar <= 8'd0;\n",
      "\tcase (bcd)\n",
      "\t\t1'd0: begin\n",
      "\t\t\tchar <= 6'd48;\n",
      "\t\tend\n",
      "\t\t1'd1: begin\n",
      "\t\t\tchar <= 6'd49;\n",
      "\t\tend\n",
      "\t\t2'd2: begin\n",
      "\t\t\tchar <= 6'd50;\n",
      "\t\tend\n",
      "\t\t2'd3: begin\n",
      "\t\t\tchar <= 6'd51;\n",
      "\t\tend\n",
      "\t\t3'd4: begin\n",
      "\t\t\tchar <= 6'd52;\n",
      "\t\tend\n",
      "\t\t3'd5: begin\n",
      "\t\t\tchar <= 6'd53;\n",
      "\t\tend\n",
      "\t\t3'd6: begin\n",
      "\t\t\tchar <= 6'd54;\n",
      "\t\tend\n",
      "\t\t3'd7: begin\n",
      "\t\t\tchar <= 6'd55;\n",
      "\t\tend\n",
      "\t\t4'd8: begin\n",
      "\t\t\tchar <= 6'd56;\n",
      "\t\tend\n",
      "\t\t4'd9: begin\n",
      "\t\t\tchar <= 6'd57;\n",
      "\t\tend\n",
      "\t\t4'd10: begin\n",
      "\t\t\tchar <= 7'd97;\n",
      "\t\tend\n",
      "\t\t4'd11: begin\n",
      "\t\t\tchar <= 7'd98;\n",
      "\t\tend\n",
      "\t\t4'd12: begin\n",
      "\t\t\tchar <= 7'd99;\n",
      "\t\tend\n",
      "\t\t4'd13: begin\n",
      "\t\t\tchar <= 7'd100;\n",
      "\t\tend\n",
      "\t\t4'd14: begin\n",
      "\t\t\tchar <= 7'd101;\n",
      "\t\tend\n",
      "\t\t4'd15: begin\n",
      "\t\t\tchar <= 7'd102;\n",
      "\t\tend\n",
      "\tendcase\n",
      "// synthesis translate_off\n",
      "\tdummy_d <= dummy_s;\n",
      "// synthesis translate_on\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "from migen import Module, Case\n",
    "class bcd2ascii_case(Module):\n",
    "    def __init__(self, bcd):\n",
    "        self.char = Signal(8)\n",
    "        self.comb += Case(bcd, {i: self.char.eq(ord(c)) for i,c in enumerate(\"0123456789abcdef\")})\n",
    "        # If(bcd == 0, self.char.eq(ord('0'))).Elseif().Elseif()...\n",
    "\n",
    "# Let's convert this to Verilog!\n",
    "from migen.fhdl.verilog import convert\n",
    "bcd = Signal(4)      # input signal\n",
    "m = bcd2ascii_case(bcd) # module instance\n",
    "print(convert(m, ios={m.char, bcd}))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# We can also use an array defined locally if we don't want the trouble of creating a module\n",
    "bcd_ascii = Array(C(ord(c)) for c in \"0123456789abcdef\")\n",
    "\n",
    "# Let's convert this to Verilog!\n",
    "class top_bcd2ascii_array(Module):\n",
    "    def __init__(self, bcd):\n",
    "        self.char = bcd_ascii[bcd]\n",
    "    \n",
    "from migen.fhdl.verilog import convert\n",
    "bcd = Signal(4)      # input signal\n",
    "m = bcd2ascii_case(bcd) # module instance\n",
    "vlog = convert(m, ios={m.char, bcd})\n",
    "display(verilog2svg(vlog))\n",
    "print(vlog)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 35,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "image/svg+xml": [
       "<svg xmlns=\"http://www.w3.org/2000/svg\" xmlns:xlink=\"http://www.w3.org/1999/xlink\" xml:space=\"preserve\" width=\"396\" height=\"221\" viewBox=\"-78 -20 396.0 221.0\" version=\"1.1\">\n",
       "<style type=\"text/css\">\n",
       "<![CDATA[\n",
       ".fnt1 {fill:#000000;\n",
       "    font-family:Helvetica; font-size:12pt; font-weight:normal; font-style:normal;}\n",
       ".label {fill:#000;\n",
       "  text-anchor:middle;\n",
       "  font-size:16pt; font-weight:bold; font-family:Sans;}\n",
       ".link {fill: #0D47A1;}\n",
       ".link:hover {fill: #0D47A1; text-decoration:underline;}\n",
       ".link:visited {fill: #4A148C;}\n",
       "]]>\n",
       "</style>\n",
       "<defs>\n",
       "<marker id=\"clock\" markerWidth=\"8.0\" markerHeight=\"15.0\" viewBox=\"0 0 8.0 15.0\" refX=\"0.5\" refY=\"7.5\" orient=\"auto\" markerUnits=\"userSpaceOnUse\">\n",
       "<g transform=\"translate(0.5,7.5)\"><path d=\"M 0 -7 L 0 7 L 7 0 z\" stroke=\"#000000\" fill=\"#FFFFFF\" stroke-width=\"1\"/>\n",
       "</g>\n",
       "</marker>\n",
       "</defs>\n",
       "<rect x=\"-78\" y=\"-20\" width=\"100%\" height=\"100%\" fill=\"white\"/><g transform=\"translate(0,0)\">\n",
       "<rect x=\"0\" y=\"-15.0\" width=\"240\" height=\"210.0\" stroke=\"#000000\" fill=\"#C5DBFC\" stroke-width=\"1\"/>\n",
       "<g transform=\"translate(0,0)\">\n",
       "<line x1=\"-20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"1\"/>\n",
       "<text class=\"fnt1\" x=\"10\" y=\"0\" text-anchor=\"normal\" dy=\"3.5\">start_i</text>\n",
       "</g>\n",
       "<g transform=\"translate(0,20)\">\n",
       "<line x1=\"-20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"3\"/>\n",
       "<text class=\"fnt1\" x=\"10\" y=\"0\" text-anchor=\"normal\" dy=\"3.5\">dividend_i</text>\n",
       "<text class=\"fnt1\" x=\"-30\" y=\"0\" text-anchor=\"end\" dy=\"3.5\" style=\"fill:#969696\"> <tspan fill=\"#039BE5\">[15:0]</tspan></text>\n",
       "</g>\n",
       "<g transform=\"translate(0,40)\">\n",
       "<line x1=\"-20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"3\"/>\n",
       "<text class=\"fnt1\" x=\"10\" y=\"0\" text-anchor=\"normal\" dy=\"3.5\">divisor_i</text>\n",
       "<text class=\"fnt1\" x=\"-30\" y=\"0\" text-anchor=\"end\" dy=\"3.5\" style=\"fill:#969696\"> <tspan fill=\"#039BE5\">[15:0]</tspan></text>\n",
       "</g>\n",
       "<g transform=\"translate(0,60)\">\n",
       "<line x1=\"-20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"1\"/>\n",
       "<text class=\"fnt1\" x=\"10\" y=\"0\" text-anchor=\"normal\" dy=\"3.5\">start_i_1</text>\n",
       "</g>\n",
       "<g transform=\"translate(0,80)\">\n",
       "<line x1=\"-20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"3\"/>\n",
       "<text class=\"fnt1\" x=\"10\" y=\"0\" text-anchor=\"normal\" dy=\"3.5\">dividend_i_1</text>\n",
       "<text class=\"fnt1\" x=\"-30\" y=\"0\" text-anchor=\"end\" dy=\"3.5\" style=\"fill:#969696\"> <tspan fill=\"#039BE5\">[15:0]</tspan></text>\n",
       "</g>\n",
       "<g transform=\"translate(0,100)\">\n",
       "<line x1=\"-20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"3\"/>\n",
       "<text class=\"fnt1\" x=\"10\" y=\"0\" text-anchor=\"normal\" dy=\"3.5\">divisor_i_1</text>\n",
       "<text class=\"fnt1\" x=\"-30\" y=\"0\" text-anchor=\"end\" dy=\"3.5\" style=\"fill:#969696\"> <tspan fill=\"#039BE5\">[15:0]</tspan></text>\n",
       "</g>\n",
       "<g transform=\"translate(0,120)\">\n",
       "<line x1=\"-20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"1\"/>\n",
       "<text class=\"fnt1\" x=\"10\" y=\"0\" text-anchor=\"normal\" dy=\"3.5\">ce</text>\n",
       "</g>\n",
       "<g transform=\"translate(0,140)\">\n",
       "<line x1=\"-20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"1\"/>\n",
       "<text class=\"fnt1\" x=\"10\" y=\"0\" text-anchor=\"normal\" dy=\"3.5\">reset</text>\n",
       "</g>\n",
       "<g transform=\"translate(0,160)\">\n",
       "<line x1=\"-20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"1\" marker-end=\"url(#clock)\"/>\n",
       "<text class=\"fnt1\" x=\"10\" y=\"0\" text-anchor=\"normal\" dy=\"3.5\">sys_clk</text>\n",
       "</g>\n",
       "<g transform=\"translate(0,180)\">\n",
       "<line x1=\"-20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"1\"/>\n",
       "<text class=\"fnt1\" x=\"10\" y=\"0\" text-anchor=\"normal\" dy=\"3.5\">sys_rst</text>\n",
       "</g>\n",
       "<g transform=\"translate(240,0)\">\n",
       "<line x1=\"20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"1\"/>\n",
       "<text class=\"fnt1\" x=\"-10\" y=\"0\" text-anchor=\"end\" dy=\"3.5\">ready_o</text>\n",
       "</g>\n",
       "<g transform=\"translate(240,20)\">\n",
       "<line x1=\"20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"3\"/>\n",
       "<text class=\"fnt1\" x=\"-10\" y=\"0\" text-anchor=\"end\" dy=\"3.5\">quotient_o</text>\n",
       "<text class=\"fnt1\" x=\"30\" y=\"0\" text-anchor=\"normal\" dy=\"3.5\" style=\"fill:#969696\"> <tspan fill=\"#039BE5\">[15:0]</tspan></text>\n",
       "</g>\n",
       "<g transform=\"translate(240,40)\">\n",
       "<line x1=\"20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"3\"/>\n",
       "<text class=\"fnt1\" x=\"-10\" y=\"0\" text-anchor=\"end\" dy=\"3.5\">remainder_o</text>\n",
       "<text class=\"fnt1\" x=\"30\" y=\"0\" text-anchor=\"normal\" dy=\"3.5\" style=\"fill:#969696\"> <tspan fill=\"#039BE5\">[15:0]</tspan></text>\n",
       "</g>\n",
       "<g transform=\"translate(240,60)\">\n",
       "<line x1=\"20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"1\"/>\n",
       "<text class=\"fnt1\" x=\"-10\" y=\"0\" text-anchor=\"end\" dy=\"3.5\">ready_o_1</text>\n",
       "</g>\n",
       "<g transform=\"translate(240,80)\">\n",
       "<line x1=\"20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"3\"/>\n",
       "<text class=\"fnt1\" x=\"-10\" y=\"0\" text-anchor=\"end\" dy=\"3.5\">quotient_o_1</text>\n",
       "<text class=\"fnt1\" x=\"30\" y=\"0\" text-anchor=\"normal\" dy=\"3.5\" style=\"fill:#969696\"> <tspan fill=\"#039BE5\">[15:0]</tspan></text>\n",
       "</g>\n",
       "<g transform=\"translate(240,100)\">\n",
       "<line x1=\"20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"3\"/>\n",
       "<text class=\"fnt1\" x=\"-10\" y=\"0\" text-anchor=\"end\" dy=\"3.5\">remainder_o_1</text>\n",
       "<text class=\"fnt1\" x=\"30\" y=\"0\" text-anchor=\"normal\" dy=\"3.5\" style=\"fill:#969696\"> <tspan fill=\"#039BE5\">[15:0]</tspan></text>\n",
       "</g>\n",
       "</g>\n",
       "<rect x=\"1.0\" y=\"-14.0\" width=\"238.0\" height=\"208.0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"3\"/>\n",
       "</svg>"
      ],
      "text/plain": [
       "<IPython.core.display.SVG object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "/* Machine-generated using Migen */\n",
      "module top(\n",
      "\tinput start_i,\n",
      "\tinput [15:0] dividend_i,\n",
      "\tinput [15:0] divisor_i,\n",
      "\toutput ready_o,\n",
      "\toutput [15:0] quotient_o,\n",
      "\toutput [15:0] remainder_o,\n",
      "\tinput start_i_1,\n",
      "\tinput [15:0] dividend_i_1,\n",
      "\tinput [15:0] divisor_i_1,\n",
      "\toutput ready_o_1,\n",
      "\toutput [15:0] quotient_o_1,\n",
      "\toutput [15:0] remainder_o_1,\n",
      "\tinput ce,\n",
      "\tinput reset,\n",
      "\tinput sys_clk,\n",
      "\tinput sys_rst\n",
      ");\n",
      "\n",
      "reg [31:0] d1_qr = 32'd0;\n",
      "reg [4:0] d1_counter = 5'd0;\n",
      "reg [15:0] d1_divisor_r = 16'd0;\n",
      "wire [16:0] d1_diff;\n",
      "reg [31:0] d2_qr = 32'd0;\n",
      "reg [4:0] d2_counter = 5'd0;\n",
      "reg [15:0] d2_divisor_r = 16'd0;\n",
      "wire [16:0] d2_diff;\n",
      "\n",
      "// synthesis translate_off\n",
      "reg dummy_s;\n",
      "initial dummy_s <= 1'd0;\n",
      "// synthesis translate_on\n",
      "\n",
      "assign quotient_o = d1_qr[15:0];\n",
      "assign remainder_o = d1_qr[31:16];\n",
      "assign ready_o = (d1_counter == 1'd0);\n",
      "assign d1_diff = (d1_qr[31:15] - d1_divisor_r);\n",
      "assign quotient_o_1 = d2_qr[15:0];\n",
      "assign remainder_o_1 = d2_qr[31:16];\n",
      "assign ready_o_1 = (d2_counter == 1'd0);\n",
      "assign d2_diff = (d2_qr[31:15] - d2_divisor_r);\n",
      "\n",
      "always @(posedge sys_clk) begin\n",
      "\tif (ce) begin\n",
      "\t\tif (start_i) begin\n",
      "\t\t\td1_counter <= 5'd16;\n",
      "\t\t\td1_qr <= dividend_i;\n",
      "\t\t\td1_divisor_r <= divisor_i;\n",
      "\t\tend else begin\n",
      "\t\t\tif ((~ready_o)) begin\n",
      "\t\t\t\tif (d1_diff[16]) begin\n",
      "\t\t\t\t\td1_qr <= {d1_qr[30:0], 1'd0};\n",
      "\t\t\t\tend else begin\n",
      "\t\t\t\t\td1_qr <= {d1_diff[15:0], d1_qr[14:0], 1'd1};\n",
      "\t\t\t\tend\n",
      "\t\t\t\td1_counter <= (d1_counter - 1'd1);\n",
      "\t\t\tend\n",
      "\t\tend\n",
      "\t\tif (start_i_1) begin\n",
      "\t\t\td2_counter <= 5'd16;\n",
      "\t\t\td2_qr <= dividend_i_1;\n",
      "\t\t\td2_divisor_r <= divisor_i_1;\n",
      "\t\tend else begin\n",
      "\t\t\tif ((~ready_o_1)) begin\n",
      "\t\t\t\tif (d2_diff[16]) begin\n",
      "\t\t\t\t\td2_qr <= {d2_qr[30:0], 1'd0};\n",
      "\t\t\t\tend else begin\n",
      "\t\t\t\t\td2_qr <= {d2_diff[15:0], d2_qr[14:0], 1'd1};\n",
      "\t\t\t\tend\n",
      "\t\t\t\td2_counter <= (d2_counter - 1'd1);\n",
      "\t\t\tend\n",
      "\t\tend\n",
      "\tend\n",
      "\tif (reset) begin\n",
      "\t\td1_qr <= 32'd0;\n",
      "\t\td1_counter <= 5'd0;\n",
      "\t\td1_divisor_r <= 16'd0;\n",
      "\t\td2_qr <= 32'd0;\n",
      "\t\td2_counter <= 5'd0;\n",
      "\t\td2_divisor_r <= 16'd0;\n",
      "\tend\n",
      "\tif (sys_rst) begin\n",
      "\t\td1_qr <= 32'd0;\n",
      "\t\td1_counter <= 5'd0;\n",
      "\t\td1_divisor_r <= 16'd0;\n",
      "\t\td2_qr <= 32'd0;\n",
      "\t\td2_counter <= 5'd0;\n",
      "\t\td2_divisor_r <= 16'd0;\n",
      "\tend\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "from migen import *\n",
    "from migen.fhdl import verilog\n",
    "from migen.genlib import divider\n",
    "\n",
    "\n",
    "@ResetInserter()\n",
    "@CEInserter()\n",
    "class Example(Module):\n",
    "    def __init__(self, width):\n",
    "        d1 = divider.Divider(width)\n",
    "        d2 = divider.Divider(width)\n",
    "        self.submodules += d1, d2\n",
    "        self.ios = {\n",
    "            d1.ready_o, d1.quotient_o, d1.remainder_o, d1.start_i, d1.dividend_i, d1.divisor_i,\n",
    "            d2.ready_o, d2.quotient_o, d2.remainder_o, d2.start_i, d2.dividend_i, d2.divisor_i}\n",
    "\n",
    "if __name__ == \"__main__\":\n",
    "    example = Example(16)\n",
    "    vlog = verilog.convert(example, example.ios | {example.ce, example.reset})\n",
    "    display(verilog2blocsvg(vlog))\n",
    "    print(vlog)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "slideshow": {
     "slide_type": "slide"
    }
   },
   "source": [
    "# LiteX\n",
    "'System on Chip' generator\n",
    "* builds over Migen\n",
    "* provides standard building blocks, and ways to put them together (CSR, memories, streams, bus arbiter, PCIe, SATA, SD, UART, ...) in a SoC\n",
    "* generates a Verilog model of your SoC\n",
    "* generates Software headers (.c/.h/.csv) for your peripherals\n",
    "* calls the appropriate FPGA toolchain\n",
    "* can build your Software aswell\n",
    "* has tools to help you debug your SoC (like probing CSR, scoping signals)\n",
    "* helps documenting your peripherals\n",
    "\n",
    "`python -m pip install --user git+https://github.com/enjoy-digital/litex.git`"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "slideshow": {
     "slide_type": "slide"
    }
   },
   "source": [
    "![litex_netv](https://raw.githubusercontent.com/enjoy-digital/netv2/master/doc/architecture.png)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "slideshow": {
     "slide_type": "slide"
    }
   },
   "source": [
    "# ULX3S\n",
    "Simple board based on Lattice's ECP5\n",
    "* [mainpage](https://ulx3s.github.io/)\n",
    "![ulx3s](https://ulx3s.github.io/images/ulx3s-v303-ax-top_png_project-main.jpg)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "slideshow": {
     "slide_type": "slide"
    }
   },
   "source": [
    "# Litex ULX3S 'hello world'\n",
    "<strike>Install litex-boards for ULX3S support-\n",
    "\n",
    "`python -m pip install --user git+https://github.com/litex-hub/litex-boards.git`</strike> not required for ulx3s, but if yours is not natively supported in LiteX, have a look here\n",
    "\n",
    "Install `ujprog` (original work https://github.com/f32c/tools but needs patches)\n",
    "```\n",
    "git clone https://github.com/chmousset/f32c-tools.git\n",
    "cd f32c-tools/ujprog\n",
    "mkdir build ; cd build\n",
    "cmake ..\n",
    "make && make install\n",
    "```"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {
    "slideshow": {
     "slide_type": "slide"
    }
   },
   "outputs": [],
   "source": [
    "# A bit of boilerplate...\n",
    "from migen import * # the FHDL\n",
    "from litex import * # the SoC builder\n",
    "from litex.build.generic_platform import * # so we can use Pins(), etc to extend the platform\n",
    "# the Platform represents the ulx3s 'capabilities', which FPGA brand/type is uses etc\n",
    "from litex.boards.platforms.ulx3s import Platform\n",
    "\n",
    "#import os\n",
    "#os.makedirs('build')\n",
    "\n",
    "def buildplat():\n",
    "    # by default, LiteX uses Lattice's closed-source toolchain.\n",
    "    # ULX3S has 4 FPGA size variants, set 'device' accordingly\n",
    "    plat = Platform(toolchain=\"trellis\", device=\"LFE5U-85F\")\n",
    "\n",
    "    # these IOs should probably be defined by default in litex, but since it's not we have to do it\n",
    "    plat.add_extension([\n",
    "        (\"user_button\", 0, Pins(\"D6\"), IOStandard(\"LVCMOS33\")),  # BTN_PWRn (inverted logic)\n",
    "        (\"user_button\", 1, Pins(\"R1\"), IOStandard(\"LVCMOS33\")),  # FIRE1\n",
    "        (\"user_button\", 2, Pins(\"T1\"), IOStandard(\"LVCMOS33\")),  # FIRE2\n",
    "        (\"user_button\", 3, Pins(\"R18\"), IOStandard(\"LVCMOS33\")), # UP\n",
    "        (\"user_button\", 4, Pins(\"V1\"), IOStandard(\"LVCMOS33\")),  # DOWN\n",
    "        (\"user_button\", 5, Pins(\"U1\"), IOStandard(\"LVCMOS33\")),  # LEFT\n",
    "        (\"user_button\", 6, Pins(\"H16\"), IOStandard(\"LVCMOS33\")), # RIGHT\n",
    "    ])\n",
    "    return plat"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {
    "slideshow": {
     "slide_type": "slide"
    }
   },
   "outputs": [
    {
     "data": {
      "image/svg+xml": [
       "<svg xmlns=\"http://www.w3.org/2000/svg\" xmlns:xlink=\"http://www.w3.org/1999/xlink\" xml:space=\"preserve\" width=\"251\" height=\"161\" viewBox=\"-25 -20 251.0 161.0\" version=\"1.1\">\n",
       "<style type=\"text/css\">\n",
       "<![CDATA[\n",
       ".fnt1 {fill:#000000;\n",
       "    font-family:Helvetica; font-size:12pt; font-weight:normal; font-style:normal;}\n",
       ".label {fill:#000;\n",
       "  text-anchor:middle;\n",
       "  font-size:16pt; font-weight:bold; font-family:Sans;}\n",
       ".link {fill: #0D47A1;}\n",
       ".link:hover {fill: #0D47A1; text-decoration:underline;}\n",
       ".link:visited {fill: #4A148C;}\n",
       "]]>\n",
       "</style>\n",
       "<defs>\n",
       "\n",
       "</defs>\n",
       "<rect x=\"-25\" y=\"-20\" width=\"100%\" height=\"100%\" fill=\"white\"/><g transform=\"translate(0,0)\">\n",
       "<rect x=\"0\" y=\"-15.0\" width=\"200\" height=\"150.0\" stroke=\"#000000\" fill=\"#C5DBFC\" stroke-width=\"1\"/>\n",
       "<g transform=\"translate(0,0)\">\n",
       "<line x1=\"-20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"1\"/>\n",
       "<text class=\"fnt1\" x=\"10\" y=\"0\" text-anchor=\"normal\" dy=\"3.5\">user_button0</text>\n",
       "</g>\n",
       "<g transform=\"translate(0,20)\">\n",
       "<line x1=\"-20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"1\"/>\n",
       "<text class=\"fnt1\" x=\"10\" y=\"0\" text-anchor=\"normal\" dy=\"3.5\">user_button1</text>\n",
       "</g>\n",
       "<g transform=\"translate(0,40)\">\n",
       "<line x1=\"-20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"1\"/>\n",
       "<text class=\"fnt1\" x=\"10\" y=\"0\" text-anchor=\"normal\" dy=\"3.5\">user_button2</text>\n",
       "</g>\n",
       "<g transform=\"translate(0,60)\">\n",
       "<line x1=\"-20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"1\"/>\n",
       "<text class=\"fnt1\" x=\"10\" y=\"0\" text-anchor=\"normal\" dy=\"3.5\">user_button3</text>\n",
       "</g>\n",
       "<g transform=\"translate(0,80)\">\n",
       "<line x1=\"-20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"1\"/>\n",
       "<text class=\"fnt1\" x=\"10\" y=\"0\" text-anchor=\"normal\" dy=\"3.5\">user_button4</text>\n",
       "</g>\n",
       "<g transform=\"translate(0,100)\">\n",
       "<line x1=\"-20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"1\"/>\n",
       "<text class=\"fnt1\" x=\"10\" y=\"0\" text-anchor=\"normal\" dy=\"3.5\">user_button5</text>\n",
       "</g>\n",
       "<g transform=\"translate(0,120)\">\n",
       "<line x1=\"-20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"1\"/>\n",
       "<text class=\"fnt1\" x=\"10\" y=\"0\" text-anchor=\"normal\" dy=\"3.5\">user_button6</text>\n",
       "</g>\n",
       "<g transform=\"translate(200,0)\">\n",
       "<line x1=\"20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"1\"/>\n",
       "<text class=\"fnt1\" x=\"-10\" y=\"0\" text-anchor=\"end\" dy=\"3.5\">user_led0</text>\n",
       "</g>\n",
       "<g transform=\"translate(200,20)\">\n",
       "<line x1=\"20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"1\"/>\n",
       "<text class=\"fnt1\" x=\"-10\" y=\"0\" text-anchor=\"end\" dy=\"3.5\">user_led1</text>\n",
       "</g>\n",
       "<g transform=\"translate(200,40)\">\n",
       "<line x1=\"20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"1\"/>\n",
       "<text class=\"fnt1\" x=\"-10\" y=\"0\" text-anchor=\"end\" dy=\"3.5\">user_led2</text>\n",
       "</g>\n",
       "<g transform=\"translate(200,60)\">\n",
       "<line x1=\"20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"1\"/>\n",
       "<text class=\"fnt1\" x=\"-10\" y=\"0\" text-anchor=\"end\" dy=\"3.5\">user_led3</text>\n",
       "</g>\n",
       "<g transform=\"translate(200,80)\">\n",
       "<line x1=\"20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"1\"/>\n",
       "<text class=\"fnt1\" x=\"-10\" y=\"0\" text-anchor=\"end\" dy=\"3.5\">user_led4</text>\n",
       "</g>\n",
       "<g transform=\"translate(200,100)\">\n",
       "<line x1=\"20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"1\"/>\n",
       "<text class=\"fnt1\" x=\"-10\" y=\"0\" text-anchor=\"end\" dy=\"3.5\">user_led5</text>\n",
       "</g>\n",
       "<g transform=\"translate(200,120)\">\n",
       "<line x1=\"20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"1\"/>\n",
       "<text class=\"fnt1\" x=\"-10\" y=\"0\" text-anchor=\"end\" dy=\"3.5\">user_led6</text>\n",
       "</g>\n",
       "</g>\n",
       "<rect x=\"1.0\" y=\"-14.0\" width=\"198.0\" height=\"148.0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"3\"/>\n",
       "</svg>"
      ],
      "text/plain": [
       "<IPython.core.display.SVG object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "/* Machine-generated using Migen */\n",
      "module top(\n",
      "\toutput user_led0,\n",
      "\tinput user_button0,\n",
      "\toutput user_led1,\n",
      "\tinput user_button1,\n",
      "\toutput user_led2,\n",
      "\tinput user_button2,\n",
      "\toutput user_led3,\n",
      "\tinput user_button3,\n",
      "\toutput user_led4,\n",
      "\tinput user_button4,\n",
      "\toutput user_led5,\n",
      "\tinput user_button5,\n",
      "\toutput user_led6,\n",
      "\tinput user_button6\n",
      ");\n",
      "\n",
      "\n",
      "// synthesis translate_off\n",
      "reg dummy_s;\n",
      "initial dummy_s <= 1'd0;\n",
      "// synthesis translate_on\n",
      "\n",
      "assign user_led0 = user_button0;\n",
      "assign user_led1 = user_button1;\n",
      "assign user_led2 = user_button2;\n",
      "assign user_led3 = user_button3;\n",
      "assign user_led4 = user_button4;\n",
      "assign user_led5 = user_button5;\n",
      "assign user_led6 = user_button6;\n",
      "\n",
      "endmodule\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "# DEMO 1: LED display state of push buttons\n",
    "class hello(Module):\n",
    "    def __init__(self, plat):\n",
    "        self.platform = plat\n",
    "        self.ios = set()\n",
    "        for i in range(7):\n",
    "            led = plat.request(\"user_led\", i)\n",
    "            btn = plat.request(\"user_button\", i)\n",
    "            self.comb += led.eq(btn)\n",
    "            self.ios = self.ios | {led, btn}\n",
    "\n",
    "plat = buildplat()\n",
    "top = hello(plat)\n",
    "vlog = convert(top, ios=top.ios)\n",
    "display(verilog2blocsvg(vlog))\n",
    "print(vlog)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {
    "slideshow": {
     "slide_type": "slide"
    }
   },
   "outputs": [],
   "source": [
    " \n",
    "plat = buildplat()\n",
    "b = plat.build(hello(plat), run=True)\n",
    "prog = plat.create_programmer().load_bitstream('build/top.bit')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {
    "slideshow": {
     "slide_type": "slide"
    }
   },
   "outputs": [
    {
     "data": {
      "image/svg+xml": [
       "<svg xmlns=\"http://www.w3.org/2000/svg\" xmlns:xlink=\"http://www.w3.org/1999/xlink\" xml:space=\"preserve\" width=\"211\" height=\"181\" viewBox=\"-25 -20 211.0 181.0\" version=\"1.1\">\n",
       "<style type=\"text/css\">\n",
       "<![CDATA[\n",
       ".fnt1 {fill:#000000;\n",
       "    font-family:Helvetica; font-size:12pt; font-weight:normal; font-style:normal;}\n",
       ".label {fill:#000;\n",
       "  text-anchor:middle;\n",
       "  font-size:16pt; font-weight:bold; font-family:Sans;}\n",
       ".link {fill: #0D47A1;}\n",
       ".link:hover {fill: #0D47A1; text-decoration:underline;}\n",
       ".link:visited {fill: #4A148C;}\n",
       "]]>\n",
       "</style>\n",
       "<defs>\n",
       "<marker id=\"clock\" markerWidth=\"8.0\" markerHeight=\"15.0\" viewBox=\"0 0 8.0 15.0\" refX=\"0.5\" refY=\"7.5\" orient=\"auto\" markerUnits=\"userSpaceOnUse\">\n",
       "<g transform=\"translate(0.5,7.5)\"><path d=\"M 0 -7 L 0 7 L 7 0 z\" stroke=\"#000000\" fill=\"#FFFFFF\" stroke-width=\"1\"/>\n",
       "</g>\n",
       "</marker>\n",
       "</defs>\n",
       "<rect x=\"-25\" y=\"-20\" width=\"100%\" height=\"100%\" fill=\"white\"/><g transform=\"translate(0,0)\">\n",
       "<rect x=\"0\" y=\"-15.0\" width=\"160\" height=\"170.0\" stroke=\"#000000\" fill=\"#C5DBFC\" stroke-width=\"1\"/>\n",
       "<g transform=\"translate(0,0)\">\n",
       "<line x1=\"-20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"1\" marker-end=\"url(#clock)\"/>\n",
       "<text class=\"fnt1\" x=\"10\" y=\"0\" text-anchor=\"normal\" dy=\"3.5\">sys_clk</text>\n",
       "</g>\n",
       "<g transform=\"translate(0,20)\">\n",
       "<line x1=\"-20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"1\"/>\n",
       "<text class=\"fnt1\" x=\"10\" y=\"0\" text-anchor=\"normal\" dy=\"3.5\">sys_rst</text>\n",
       "</g>\n",
       "<g transform=\"translate(160,0)\">\n",
       "<line x1=\"20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"1\"/>\n",
       "<text class=\"fnt1\" x=\"-10\" y=\"0\" text-anchor=\"end\" dy=\"3.5\">user_led0</text>\n",
       "</g>\n",
       "<g transform=\"translate(160,20)\">\n",
       "<line x1=\"20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"1\"/>\n",
       "<text class=\"fnt1\" x=\"-10\" y=\"0\" text-anchor=\"end\" dy=\"3.5\">user_led1</text>\n",
       "</g>\n",
       "<g transform=\"translate(160,40)\">\n",
       "<line x1=\"20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"1\"/>\n",
       "<text class=\"fnt1\" x=\"-10\" y=\"0\" text-anchor=\"end\" dy=\"3.5\">user_led2</text>\n",
       "</g>\n",
       "<g transform=\"translate(160,60)\">\n",
       "<line x1=\"20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"1\"/>\n",
       "<text class=\"fnt1\" x=\"-10\" y=\"0\" text-anchor=\"end\" dy=\"3.5\">user_led3</text>\n",
       "</g>\n",
       "<g transform=\"translate(160,80)\">\n",
       "<line x1=\"20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"1\"/>\n",
       "<text class=\"fnt1\" x=\"-10\" y=\"0\" text-anchor=\"end\" dy=\"3.5\">user_led4</text>\n",
       "</g>\n",
       "<g transform=\"translate(160,100)\">\n",
       "<line x1=\"20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"1\"/>\n",
       "<text class=\"fnt1\" x=\"-10\" y=\"0\" text-anchor=\"end\" dy=\"3.5\">user_led5</text>\n",
       "</g>\n",
       "<g transform=\"translate(160,120)\">\n",
       "<line x1=\"20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"1\"/>\n",
       "<text class=\"fnt1\" x=\"-10\" y=\"0\" text-anchor=\"end\" dy=\"3.5\">user_led6</text>\n",
       "</g>\n",
       "<g transform=\"translate(160,140)\">\n",
       "<line x1=\"20\" y1=\"0\" x2=\"0\" y2=\"0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"1\"/>\n",
       "<text class=\"fnt1\" x=\"-10\" y=\"0\" text-anchor=\"end\" dy=\"3.5\">user_led7</text>\n",
       "</g>\n",
       "</g>\n",
       "<rect x=\"1.0\" y=\"-14.0\" width=\"158.0\" height=\"168.0\" stroke=\"#000000\" fill=\"none\" stroke-width=\"3\"/>\n",
       "</svg>"
      ],
      "text/plain": [
       "<IPython.core.display.SVG object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "/* Machine-generated using Migen */\n",
      "module top(\n",
      "\toutput user_led0,\n",
      "\toutput user_led1,\n",
      "\toutput user_led2,\n",
      "\toutput user_led3,\n",
      "\toutput user_led4,\n",
      "\toutput user_led5,\n",
      "\toutput user_led6,\n",
      "\toutput user_led7,\n",
      "\tinput sys_clk,\n",
      "\tinput sys_rst\n",
      ");\n",
      "\n",
      "reg [27:0] counter = 28'd0;\n",
      "\n",
      "// synthesis translate_off\n",
      "reg dummy_s;\n",
      "initial dummy_s <= 1'd0;\n",
      "// synthesis translate_on\n",
      "\n",
      "assign user_led0 = counter[27];\n",
      "assign user_led1 = counter[26];\n",
      "assign user_led2 = counter[25];\n",
      "assign user_led3 = counter[24];\n",
      "assign user_led4 = counter[23];\n",
      "assign user_led5 = counter[22];\n",
      "assign user_led6 = counter[21];\n",
      "assign user_led7 = counter[20];\n",
      "\n",
      "always @(posedge sys_clk) begin\n",
      "\tcounter <= (counter + 1'd1);\n",
      "\tif (sys_rst) begin\n",
      "\t\tcounter <= 28'd0;\n",
      "\tend\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "# DEMO 2: Binary counter. LED output MSB of the counter\n",
    "class counter(Module):\n",
    "    def __init__(self, plat):\n",
    "        self.platform = plat\n",
    "        counter = Signal(28) # we add 21 bits to slow down the LED frequencies\n",
    "        self.sync += counter.eq(counter + 1) # counter increments each sys_clk rising edge\n",
    "        self.ios = set()\n",
    "        for i in range(8):\n",
    "            led = plat.request(\"user_led\", i)\n",
    "            self.comb += led.eq(counter[-1-i]) # LED represent only the 8 MSb of the counter\n",
    "            self.ios = self.ios | {led}\n",
    "            # self.comb += plat.request(\"user_led\", i).eq(counter[-1-i])\n",
    "\n",
    "plat = buildplat()\n",
    "top = counter(plat)\n",
    "vlog = convert(top, top.ios)\n",
    "display(verilog2blocsvg(vlog))\n",
    "print(vlog)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {
    "slideshow": {
     "slide_type": "slide"
    }
   },
   "outputs": [],
   "source": [
    "plat = buildplat()\n",
    "b = plat.build(counter(plat), run=True)\n",
    "prog = plat.create_programmer().load_bitstream('build/top.bit')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "slideshow": {
     "slide_type": "subslide"
    }
   },
   "source": [
    "# Demo references\n",
    "* "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "slideshow": {
     "slide_type": "subslide"
    }
   },
   "outputs": [],
   "source": [
    "import qrcode\n",
    "qrcode.make(\"https://github.com/chmousset/fpga_workshop\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "celltoolbar": "Slideshow",
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.5"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
