// Seed: 195997961
module module_0 (
    output tri0 id_0
    , id_10,
    input supply1 id_1,
    output wand id_2,
    input uwire id_3,
    input tri1 id_4,
    input wire id_5,
    input tri0 id_6
    , id_11,
    input uwire id_7,
    output wire id_8
);
  wire id_12, \id_13 ;
  wire id_14;
  assign id_11[-1] = -1;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    input tri id_2,
    output uwire id_3,
    input supply1 id_4,
    output logic id_5
);
  wire id_7;
  wire id_8;
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_0,
      id_4,
      id_1,
      id_0,
      id_1,
      id_3
  );
  always @* begin : LABEL_0
    id_5 <= -1 == 1;
  end
endmodule
