# Low-Power-32-bit-RISC-V-Processor-Design-5-Stage-Pipeline-
Design and implement a 32-bit pipelined RISC-V processor in Verilog HDL that performs basic arithmetic, logic, load/store, and branch operations with low power optimization (clock gating).
