{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 14 21:01:44 2014 " "Info: Processing started: Wed May 14 21:01:44 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off time -c time " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off time -c time" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file time.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 time " "Info: Found entity 1: time" {  } { { "time.bdf" "" { Schematic "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/time.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file key.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key-key_behave " "Info: Found design unit 1: key-key_behave" {  } { { "key.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/key.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 key " "Info: Found entity 1: key" {  } { { "key.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/key.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-control_behave " "Info: Found design unit 1: control-control_behave" {  } { { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg-seg_behave " "Info: Found design unit 1: seg-seg_behave" {  } { { "seg.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/seg.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 seg " "Info: Found entity 1: seg" {  } { { "seg.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/seg.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "time " "Info: Elaborating entity \"time\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst " "Info: Elaborating entity \"control\" for hierarchy \"control:inst\"" {  } { { "time.bdf" "inst" { Schematic "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/time.bdf" { { 64 152 424 192 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key key:inst3 " "Info: Elaborating entity \"key\" for hierarchy \"key:inst3\"" {  } { { "time.bdf" "inst3" { Schematic "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/time.bdf" { { 104 -72 112 232 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg seg:inst4 " "Info: Elaborating entity \"seg\" for hierarchy \"seg:inst4\"" {  } { { "time.bdf" "inst4" { Schematic "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/time.bdf" { { -16 560 824 144 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cost_ge seg.vhd(32) " "Warning (10541): VHDL Signal Declaration warning at seg.vhd(32): used implicit default value for signal \"cost_ge\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "seg.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/seg.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cost_in_temp seg.vhd(84) " "Warning (10492): VHDL Process Statement warning at seg.vhd(84): signal \"cost_in_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/seg.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "key.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/key.vhd" 173 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "seg_wei\[5\] VCC " "Warning (13410): Pin \"seg_wei\[5\]\" is stuck at VCC" {  } { { "time.bdf" "" { Schematic "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/time.bdf" { { 24 848 1024 40 "seg_wei\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg_wei\[2\] VCC " "Warning (13410): Pin \"seg_wei\[2\]\" is stuck at VCC" {  } { { "time.bdf" "" { Schematic "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/time.bdf" { { 24 848 1024 40 "seg_wei\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control:inst\|cost_counter\[6\] Low " "Critical Warning: Register control:inst\|cost_counter\[6\] will power up to Low" {  } { { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 181 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control:inst\|cost_counter\[5\] Low " "Critical Warning: Register control:inst\|cost_counter\[5\] will power up to Low" {  } { { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 181 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control:inst\|cost_counter\[1\] Low " "Critical Warning: Register control:inst\|cost_counter\[1\] will power up to Low" {  } { { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 181 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control:inst\|cost_counter\[0\] Low " "Critical Warning: Register control:inst\|cost_counter\[0\] will power up to Low" {  } { { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 181 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control:inst\|mileage_counter\[6\] Low " "Critical Warning: Register control:inst\|mileage_counter\[6\] will power up to Low" {  } { { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 74 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control:inst\|mileage_counter\[5\] Low " "Critical Warning: Register control:inst\|mileage_counter\[5\] will power up to Low" {  } { { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 74 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control:inst\|mileage_counter\[1\] Low " "Critical Warning: Register control:inst\|mileage_counter\[1\] will power up to Low" {  } { { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 74 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control:inst\|mileage_counter\[0\] Low " "Critical Warning: Register control:inst\|mileage_counter\[0\] will power up to Low" {  } { { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 74 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control:inst\|minute_counter\[5\] Low " "Critical Warning: Register control:inst\|minute_counter\[5\] will power up to Low" {  } { { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 148 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control:inst\|minute_counter\[4\] Low " "Critical Warning: Register control:inst\|minute_counter\[4\] will power up to Low" {  } { { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 148 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control:inst\|minute_counter\[3\] Low " "Critical Warning: Register control:inst\|minute_counter\[3\] will power up to Low" {  } { { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 148 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control:inst\|minute_counter\[2\] Low " "Critical Warning: Register control:inst\|minute_counter\[2\] will power up to Low" {  } { { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 148 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control:inst\|second_count\[12\] Low " "Critical Warning: Register control:inst\|second_count\[12\] will power up to Low" {  } { { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 148 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control:inst\|second_count\[10\] Low " "Critical Warning: Register control:inst\|second_count\[10\] will power up to Low" {  } { { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 148 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control:inst\|second_count\[9\] Low " "Critical Warning: Register control:inst\|second_count\[9\] will power up to Low" {  } { { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 148 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control:inst\|second_count\[8\] Low " "Critical Warning: Register control:inst\|second_count\[8\] will power up to Low" {  } { { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 148 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control:inst\|second_count\[6\] Low " "Critical Warning: Register control:inst\|second_count\[6\] will power up to Low" {  } { { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 148 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control:inst\|second_count\[5\] Low " "Critical Warning: Register control:inst\|second_count\[5\] will power up to Low" {  } { { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 148 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control:inst\|second_count\[4\] Low " "Critical Warning: Register control:inst\|second_count\[4\] will power up to Low" {  } { { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 148 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control:inst\|count\[17\] Low " "Critical Warning: Register control:inst\|count\[17\] will power up to Low" {  } { { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 130 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control:inst\|count\[16\] Low " "Critical Warning: Register control:inst\|count\[16\] will power up to Low" {  } { { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 130 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control:inst\|count\[15\] Low " "Critical Warning: Register control:inst\|count\[15\] will power up to Low" {  } { { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 130 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control:inst\|count\[14\] Low " "Critical Warning: Register control:inst\|count\[14\] will power up to Low" {  } { { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 130 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control:inst\|count\[12\] Low " "Critical Warning: Register control:inst\|count\[12\] will power up to Low" {  } { { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 130 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control:inst\|count\[7\] Low " "Critical Warning: Register control:inst\|count\[7\] will power up to Low" {  } { { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 130 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control:inst\|count\[4\] Low " "Critical Warning: Register control:inst\|count\[4\] will power up to Low" {  } { { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 130 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "key:inst3\|count\[4\] Low " "Critical Warning: Register key:inst3\|count\[4\] will power up to Low" {  } { { "key.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/key.vhd" 38 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "key:inst3\|count\[3\] Low " "Critical Warning: Register key:inst3\|count\[3\] will power up to Low" {  } { { "key.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/key.vhd" 38 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "key:inst3\|count\[0\] Low " "Critical Warning: Register key:inst3\|count\[0\] will power up to Low" {  } { { "key.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/key.vhd" 38 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "312 " "Info: Implemented 312 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Info: Implemented 36 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "271 " "Info: Implemented 271 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 14 21:02:48 2014 " "Info: Processing ended: Wed May 14 21:02:48 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Info: Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Info: Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
