# Reading pref.tcl
# do C:/Users/david/Documents/Github/LPM_FPGA_Transus-Instruments/LPM_design/clock_module_sim/clock_module_sim.mdo
# Loading project clock_module_sim
# Compile of clock_mod.vhd was successful.
# vsim -L work -L pmi_work -L ovi_ice40up -suppress vsim-7033,vsim-8630,3009,3389 tb_clk_mod 
# Start time: 11:15:46 on Jul 25,2024
# //  ModelSim - Lattice FPGA Edition 2023.3 Jul 18 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_clk_mod(behavioral)
# Loading work.clk_mod(behavioral)
# .main_pane.wave.interior.cs.body.pw.wf
# End time: 11:16:40 on Jul 25,2024, Elapsed time: 0:00:54
# Errors: 0, Warnings: 2
