INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_1/exp_1.srcs/sources_1/new/symbol_to_7segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module symbol_to_7segment
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_1/exp_1.srcs/sources_1/new/symbol_to_7segment_tb.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'SEGMENT_7_INPUT_BITS_N' redefined [D:/data/logic_design_lab/labs/lab8/exp_1/exp_1.srcs/sources_1/new/symbol_to_7segment_tb.v:27]
INFO: [VRFC 10-311] analyzing module symbol_to_7segment_tb
