<?xml version="1.0" encoding="UTF-8"?>
<project name="binary_container_1">
  <platform vendor="xilinx" boardid="aws-vu9p-f1" name="shell-v04261818" featureRomTime="0">
    <version major="201920" minor="2"/>
    <description/>
    <board name="" vendor="amazon" fpga="">
      <interfaces>
        <interface id="int1" name="PCIe" type="gen3x16"/>
      </interfaces>
      <memories>
        <memory name="mem0" type="ddr4" size="16GB"/>
        <memory name="mem1" type="ddr4" size="16GB"/>
        <memory name="mem2" type="ddr4" size="16GB"/>
        <memory name="mem3" type="ddr4" size="16GB"/>
      </memories>
      <images>
        <image name="" type="HDPI"/>
        <image name="" type="MDPI"/>
        <image name="" type="LDPI"/>
      </images>
      <id>
        <vendor/>
        <device/>
        <subsystem/>
      </id>
    </board>
    <build_flow/>
    <host architecture="x86_64"/>
    <device name="fpga0" fpgaDevice="virtexuplus:xcvu9p:flgb2104:-2:i" addrWidth="0">
      <core name="OCL_REGION_0" target="hw_em" type="clc_region" clockFreq="0MHz" numComputeUnits="60">
        <kernelClocks>
          <clock port="KERNEL_CLK" frequency="500.000000MHz"/>
          <clock port="DATA_CLK" frequency="300.000000MHz"/>
        </kernelClocks>
        <kernel name="wide_vadd" language="c" vlnv="xilinx.com:hls:wide_vadd:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" interrupt="true" hwControlProtocol="ap_ctrl_chain">
          <module name="wide_vadd">
            <module name="dataflow_in_loop_VITIS_LOOP_88_1" instName="grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142" type="DataflowHS">
              <rtlPort name="i" object="i" protocol="ap_none"/>
              <rtlPort name="size" object="size" protocol="ap_none"/>
              <rtlPort name="in1" object="in1" protocol="ap_none"/>
              <rtlPort name="m_axi_gmem_AWVALID" object="gmem" protocol="m_axi"/>
              <rtlPort name="in2" object="in2" protocol="ap_none"/>
              <rtlPort name="m_axi_gmem1_AWVALID" object="gmem1" protocol="m_axi"/>
              <rtlPort name="out_r" object="out_r" protocol="ap_none"/>
              <rtlPort name="m_axi_gmem2_AWVALID" object="gmem2" protocol="m_axi"/>
              <module name="v1_rd_proc5" instName="v1_rd_proc5_U0" type="DataflowHS">
                <rtlPort name="i" object="i" protocol="ap_none"/>
                <rtlPort name="size" object="size" protocol="ap_none"/>
                <rtlPort name="in1" object="in1" protocol="ap_none"/>
                <rtlPort name="m_axi_gmem_AWVALID" object="gmem" protocol="m_axi"/>
                <rtlPort name="in2" object="in2" protocol="ap_none"/>
                <rtlPort name="m_axi_gmem1_AWVALID" object="gmem1" protocol="m_axi"/>
                <rtlPort name="out_r" object="out_r" protocol="ap_none"/>
              </module>
              <module name="v2_rd_add_proc" instName="v2_rd_add_proc_U0" type="DataflowHS">
                <rtlPort name="m_axi_gmem2_AWVALID" object="gmem2" protocol="m_axi"/>
              </module>
            </module>
          </module>
          <port name="M_AXI_GMEM" mode="master" range="0xFFFFFFFF" dataWidth="512" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM1" mode="master" range="0xFFFFFFFF" dataWidth="512" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM2" mode="master" range="0xFFFFFFFF" dataWidth="512" portType="addressable" base="0x0"/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="in1" addressQualifier="1" id="0" port="M_AXI_GMEM" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="in2" addressQualifier="1" id="1" port="M_AXI_GMEM1" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="out_r" addressQualifier="1" id="2" port="M_AXI_GMEM2" size="0x8" offset="0x28" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="size" addressQualifier="0" id="3" port="S_AXI_CONTROL" size="0x4" offset="0x34" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="wide_vadd_1">
            <addrRemap base="0x0" port="none"/>
          </instance>
        </kernel>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="slr2/interconnect_axilite_user_2_M01_AXI" dstType="kernel" dstInst="wide_vadd_1" dstPort="S_AXI_CONTROL"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="memory_subsystem" dstType="kernel" dstInst="wide_vadd_1" dstPort="M_AXI_GMEM"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="memory_subsystem" dstType="kernel" dstInst="wide_vadd_1" dstPort="M_AXI_GMEM1"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="memory_subsystem" dstType="kernel" dstInst="wide_vadd_1" dstPort="M_AXI_GMEM2"/>
      </core>
    </device>
  </platform>
</project>
