#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Apr  7 15:50:54 2020
# Process ID: 7701
# Current directory: /home/ninnart/learn-verilog
# Command line: vivado
# Log file: /home/ninnart/learn-verilog/vivado.log
# Journal file: /home/ninnart/learn-verilog/vivado.jou
#-----------------------------------------------------------
start_gui
create_project 10_excer931_fsm /home/ninnart/learn-verilog/10_excer931_fsm -part xczu3eg-sbva484-1-e
set_property board_part em.avnet.com:ultra96v2:part0:1.0 [current_project]
file mkdir /home/ninnart/learn-verilog/10_excer931_fsm/10_excer931_fsm.srcs/sources_1/new
close [ open /home/ninnart/learn-verilog/10_excer931_fsm/10_excer931_fsm.srcs/sources_1/new/top.v w ]
add_files /home/ninnart/learn-verilog/10_excer931_fsm/10_excer931_fsm.srcs/sources_1/new/top.v
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
file mkdir /home/ninnart/learn-verilog/10_excer931_fsm/10_excer931_fsm.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/ninnart/learn-verilog/10_excer931_fsm/10_excer931_fsm.srcs/sim_1/new/top_tb.v w ]
add_files -fileset sim_1 /home/ninnart/learn-verilog/10_excer931_fsm/10_excer931_fsm.srcs/sim_1/new/top_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
synth_design -rtl -name rtl_1
