{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1513292810243 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513292810255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 17:06:50 2017 " "Processing started: Thu Dec 14 17:06:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513292810255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1513292810255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_proj_v2 -c final_proj_v1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_proj_v2 -c final_proj_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1513292810256 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1513292811378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292830219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292830219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameoverrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file gameoverrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gameoverROM " "Found entity 1: gameoverROM" {  } { { "gameoverROM.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/gameoverROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292830233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292830233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_over_subsystem.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_over_subsystem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_over_subsystem " "Found entity 1: game_over_subsystem" {  } { { "game_over_subsystem.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/game_over_subsystem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292830234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292830234 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPRITE_X sprite_x game_over_engine.sv(19) " "Verilog HDL Declaration information at game_over_engine.sv(19): object \"SPRITE_X\" differs only in case from object \"sprite_x\" in the same scope" {  } { { "game_over_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/game_over_engine.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513292830243 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPRITE_Y sprite_y game_over_engine.sv(20) " "Verilog HDL Declaration information at game_over_engine.sv(20): object \"SPRITE_Y\" differs only in case from object \"sprite_y\" in the same scope" {  } { { "game_over_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/game_over_engine.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513292830244 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PIXEL_X pixel_x game_over_engine.sv(15) " "Verilog HDL Declaration information at game_over_engine.sv(15): object \"PIXEL_X\" differs only in case from object \"pixel_x\" in the same scope" {  } { { "game_over_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/game_over_engine.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513292830244 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PIXEL_Y pixel_y game_over_engine.sv(16) " "Verilog HDL Declaration information at game_over_engine.sv(16): object \"PIXEL_Y\" differs only in case from object \"pixel_y\" in the same scope" {  } { { "game_over_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/game_over_engine.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513292830244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_over_engine.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_over_engine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_over_engine " "Found entity 1: game_over_engine" {  } { { "game_over_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/game_over_engine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292830245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292830245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "user_control_system.sv 1 1 " "Found 1 design units, including 1 entities, in source file user_control_system.sv" { { "Info" "ISGN_ENTITY_NAME" "1 user_control_system " "Found entity 1: user_control_system" {  } { { "user_control_system.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/user_control_system.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292830249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292830249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "position_subsystem.sv 1 1 " "Found 1 design units, including 1 entities, in source file position_subsystem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 position_subsystem " "Found entity 1: position_subsystem" {  } { { "position_subsystem.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/position_subsystem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292830266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292830266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "position_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file position_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 position_buffer " "Found entity 1: position_buffer" {  } { { "position_buffer.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/position_buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292830283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292830283 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADDRESS address positionController.sv(34) " "Verilog HDL Declaration information at positionController.sv(34): object \"ADDRESS\" differs only in case from object \"address\" in the same scope" {  } { { "positionController.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/positionController.sv" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513292830283 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GAME_OVER game_over positionController.sv(19) " "Verilog HDL Declaration information at positionController.sv(19): object \"GAME_OVER\" differs only in case from object \"game_over\" in the same scope" {  } { { "positionController.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/positionController.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513292830283 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "YOU_WIN you_win positionController.sv(20) " "Verilog HDL Declaration information at positionController.sv(20): object \"YOU_WIN\" differs only in case from object \"you_win\" in the same scope" {  } { { "positionController.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/positionController.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513292830283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "positioncontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file positioncontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 positionController " "Found entity 1: positionController" {  } { { "positionController.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/positionController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292830283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292830283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcode_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file opcode_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 opcode_MUX " "Found entity 1: opcode_MUX" {  } { { "opcode_MUX.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/opcode_MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292830283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292830283 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NEW_X new_x detect_collision.sv(15) " "Verilog HDL Declaration information at detect_collision.sv(15): object \"NEW_X\" differs only in case from object \"new_x\" in the same scope" {  } { { "detect_collision.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/detect_collision.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513292830300 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NEW_Y new_y detect_collision.sv(16) " "Verilog HDL Declaration information at detect_collision.sv(16): object \"NEW_Y\" differs only in case from object \"new_y\" in the same scope" {  } { { "detect_collision.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/detect_collision.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513292830300 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OBJ_X obj_x detect_collision.sv(19) " "Verilog HDL Declaration information at detect_collision.sv(19): object \"OBJ_X\" differs only in case from object \"obj_x\" in the same scope" {  } { { "detect_collision.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/detect_collision.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513292830300 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OBJ_Y obj_y detect_collision.sv(20) " "Verilog HDL Declaration information at detect_collision.sv(20): object \"OBJ_Y\" differs only in case from object \"obj_y\" in the same scope" {  } { { "detect_collision.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/detect_collision.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513292830300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detect_collision.sv 1 1 " "Found 1 design units, including 1 entities, in source file detect_collision.sv" { { "Info" "ISGN_ENTITY_NAME" "1 detect_collision " "Found entity 1: detect_collision" {  } { { "detect_collision.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/detect_collision.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292830300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292830300 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PLAYER_X player_x ai_control_system.sv(12) " "Verilog HDL Declaration information at ai_control_system.sv(12): object \"PLAYER_X\" differs only in case from object \"player_x\" in the same scope" {  } { { "ai_control_system.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/ai_control_system.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513292830300 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PLAYER_Y player_y ai_control_system.sv(13) " "Verilog HDL Declaration information at ai_control_system.sv(13): object \"PLAYER_Y\" differs only in case from object \"player_y\" in the same scope" {  } { { "ai_control_system.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/ai_control_system.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513292830300 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TARGET_X target_x ai_control_system.sv(15) " "Verilog HDL Declaration information at ai_control_system.sv(15): object \"TARGET_X\" differs only in case from object \"target_x\" in the same scope" {  } { { "ai_control_system.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/ai_control_system.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513292830300 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TARGET_Y target_y ai_control_system.sv(16) " "Verilog HDL Declaration information at ai_control_system.sv(16): object \"TARGET_Y\" differs only in case from object \"target_y\" in the same scope" {  } { { "ai_control_system.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/ai_control_system.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513292830300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ai_control_system.sv 1 1 " "Found 1 design units, including 1 entities, in source file ai_control_system.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ai_control_system " "Found entity 1: ai_control_system" {  } { { "ai_control_system.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/ai_control_system.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292830300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292830300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file addr_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_MUX " "Found entity 1: addr_MUX" {  } { { "addr_MUX.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/addr_MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292830325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292830325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motion.sv 1 1 " "Found 1 design units, including 1 entities, in source file motion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 motion " "Found entity 1: motion" {  } { { "motion.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/motion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292830334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292830334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vram.v 1 1 " "Found 1 design units, including 1 entities, in source file vram.v" { { "Info" "ISGN_ENTITY_NAME" "1 vram " "Found entity 1: vram" {  } { { "vram.v" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/vram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292830349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292830349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_comp " "Found entity 1: video_comp" {  } { { "video_comp.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/video_comp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292830353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292830353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292830375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292830375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk_generator " "Found entity 1: vga_clk_generator" {  } { { "vga_clk_generator.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/vga_clk_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292830383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292830383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upscaler.sv 1 1 " "Found 1 design units, including 1 entities, in source file upscaler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 upscaler " "Found entity 1: upscaler" {  } { { "upscaler.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/upscaler.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292830402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292830402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_toplevel " "Found entity 1: system_toplevel" {  } { { "system_toplevel.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292830405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292830405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systemcontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file systemcontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemController " "Found entity 1: systemController" {  } { { "systemController.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/systemController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292830406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292830406 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "QUEUE_DONE queue_done sprite_subsystem.sv(20) " "Verilog HDL Declaration information at sprite_subsystem.sv(20): object \"QUEUE_DONE\" differs only in case from object \"queue_done\" in the same scope" {  } { { "sprite_subsystem.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/sprite_subsystem.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513292830424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_subsystem.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_subsystem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_subsystem " "Found entity 1: sprite_subsystem" {  } { { "sprite_subsystem.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/sprite_subsystem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292830424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292830424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADDRESS address sprite_queue.sv(24) " "Verilog HDL Declaration information at sprite_queue.sv(24): object \"ADDRESS\" differs only in case from object \"address\" in the same scope" {  } { { "sprite_queue.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/sprite_queue.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513292830440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_queue.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_queue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_queue " "Found entity 1: sprite_queue" {  } { { "sprite_queue.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/sprite_queue.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292830442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292830442 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TARGET_X target_x sprite_engine.sv(15) " "Verilog HDL Declaration information at sprite_engine.sv(15): object \"TARGET_X\" differs only in case from object \"target_x\" in the same scope" {  } { { "sprite_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/sprite_engine.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513292830451 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TARGET_Y target_y sprite_engine.sv(16) " "Verilog HDL Declaration information at sprite_engine.sv(16): object \"TARGET_Y\" differs only in case from object \"target_y\" in the same scope" {  } { { "sprite_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/sprite_engine.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513292830451 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPRITE_X sprite_x sprite_engine.sv(24) " "Verilog HDL Declaration information at sprite_engine.sv(24): object \"SPRITE_X\" differs only in case from object \"sprite_x\" in the same scope" {  } { { "sprite_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/sprite_engine.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513292830451 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPRITE_Y sprite_y sprite_engine.sv(25) " "Verilog HDL Declaration information at sprite_engine.sv(25): object \"SPRITE_Y\" differs only in case from object \"sprite_y\" in the same scope" {  } { { "sprite_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/sprite_engine.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513292830451 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PIXEL_X pixel_x sprite_engine.sv(20) " "Verilog HDL Declaration information at sprite_engine.sv(20): object \"PIXEL_X\" differs only in case from object \"pixel_x\" in the same scope" {  } { { "sprite_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/sprite_engine.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513292830451 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PIXEL_Y pixel_y sprite_engine.sv(21) " "Verilog HDL Declaration information at sprite_engine.sv(21): object \"PIXEL_Y\" differs only in case from object \"pixel_y\" in the same scope" {  } { { "sprite_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/sprite_engine.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513292830451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_engine.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_engine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_engine " "Found entity 1: sprite_engine" {  } { { "sprite_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/sprite_engine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292830451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292830451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriterom.sv 1 1 " "Found 1 design units, including 1 entities, in source file spriterom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spriteROM " "Found entity 1: spriteROM" {  } { { "spriteROM.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/spriteROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292830451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292830451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "palette_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file palette_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 palette_LUT " "Found entity 1: palette_LUT" {  } { { "palette_LUT.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/palette_LUT.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292830473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292830473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "page_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file page_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 page_controller " "Found entity 1: page_controller" {  } { { "page_controller.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/page_controller.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292830473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292830473 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyboard.sv(47) " "Verilog HDL information at keyboard.sv(47): always construct contains both blocking and non-blocking assignments" {  } { { "keyboard.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/keyboard.sv" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1513292830484 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "press Press keyboard.sv(11) " "Verilog HDL Declaration information at keyboard.sv(11): object \"press\" differs only in case from object \"Press\" in the same scope" {  } { { "keyboard.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/keyboard.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513292830484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/keyboard.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292830484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292830484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbps2.sv 1 1 " "Found 1 design units, including 1 entities, in source file kbps2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kbPS2 " "Found entity 1: kbPS2" {  } { { "kbPS2.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/kbPS2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292830484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292830484 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1513292830499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292830499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292830499 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEYCODE keycode get_keypress.sv(4) " "Verilog HDL Declaration information at get_keypress.sv(4): object \"KEYCODE\" differs only in case from object \"keycode\" in the same scope" {  } { { "get_keypress.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/get_keypress.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513292830499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "get_keypress.sv 1 1 " "Found 1 design units, including 1 entities, in source file get_keypress.sv" { { "Info" "ISGN_ENTITY_NAME" "1 get_keypress " "Found entity 1: get_keypress" {  } { { "get_keypress.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/get_keypress.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292830499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292830499 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PAGE_SEL page_sel frame_buffer.sv(42) " "Verilog HDL Declaration information at frame_buffer.sv(42): object \"PAGE_SEL\" differs only in case from object \"page_sel\" in the same scope" {  } { { "frame_buffer.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/frame_buffer.sv" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513292830516 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 frame_buffer.sv(216) " "Verilog HDL Expression warning at frame_buffer.sv(216): truncated literal to match 8 bits" {  } { { "frame_buffer.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/frame_buffer.sv" 216 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1513292830516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_buffer.sv 2 2 " "Found 2 design units, including 2 entities, in source file frame_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frame_buffer " "Found entity 1: frame_buffer" {  } { { "frame_buffer.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/frame_buffer.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292830516 ""} { "Info" "ISGN_ENTITY_NAME" "2 buffer_page " "Found entity 2: buffer_page" {  } { { "frame_buffer.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/frame_buffer.sv" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292830516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292830516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPRITE_X sprite_x env_engine.sv(19) " "Verilog HDL Declaration information at env_engine.sv(19): object \"SPRITE_X\" differs only in case from object \"sprite_x\" in the same scope" {  } { { "env_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/env_engine.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513292830516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPRITE_Y sprite_y env_engine.sv(20) " "Verilog HDL Declaration information at env_engine.sv(20): object \"SPRITE_Y\" differs only in case from object \"sprite_y\" in the same scope" {  } { { "env_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/env_engine.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513292830516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PIXEL_X pixel_x env_engine.sv(15) " "Verilog HDL Declaration information at env_engine.sv(15): object \"PIXEL_X\" differs only in case from object \"pixel_x\" in the same scope" {  } { { "env_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/env_engine.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513292830516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PIXEL_Y pixel_y env_engine.sv(16) " "Verilog HDL Declaration information at env_engine.sv(16): object \"PIXEL_Y\" differs only in case from object \"pixel_y\" in the same scope" {  } { { "env_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/env_engine.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513292830516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "env_engine.sv 1 1 " "Found 1 design units, including 1 entities, in source file env_engine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 env_engine " "Found entity 1: env_engine" {  } { { "env_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/env_engine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292830516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292830516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "envrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file envrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 envROM " "Found entity 1: envROM" {  } { { "envROM.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/envROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292830533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292830533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "envir_subsystem.sv 1 1 " "Found 1 design units, including 1 entities, in source file envir_subsystem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 envir_subsystem " "Found entity 1: envir_subsystem" {  } { { "envir_subsystem.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/envir_subsystem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292830535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292830535 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "entity_file.sv(75) " "Verilog HDL warning at entity_file.sv(75): extended using \"x\" or \"z\"" {  } { { "entity_file.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/entity_file.sv" 75 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1513292830550 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "entity_file.sv(76) " "Verilog HDL warning at entity_file.sv(76): extended using \"x\" or \"z\"" {  } { { "entity_file.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/entity_file.sv" 76 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1513292830550 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "entity_file.sv(77) " "Verilog HDL warning at entity_file.sv(77): extended using \"x\" or \"z\"" {  } { { "entity_file.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/entity_file.sv" 77 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1513292830550 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "entity_file.sv(123) " "Verilog HDL warning at entity_file.sv(123): extended using \"x\" or \"z\"" {  } { { "entity_file.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/entity_file.sv" 123 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1513292830550 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "entity_file.sv(124) " "Verilog HDL warning at entity_file.sv(124): extended using \"x\" or \"z\"" {  } { { "entity_file.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/entity_file.sv" 124 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1513292830550 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "entity_file.sv(125) " "Verilog HDL warning at entity_file.sv(125): extended using \"x\" or \"z\"" {  } { { "entity_file.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/entity_file.sv" 125 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1513292830550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entity_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file entity_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 entity_file " "Found entity 1: entity_file" {  } { { "entity_file.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/entity_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292830550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292830550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "engine_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file engine_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 engine_MUX " "Found entity 1: engine_MUX" {  } { { "engine_MUX.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/engine_MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292830565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292830565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file dreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Dreg " "Found entity 1: Dreg" {  } { { "Dreg.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/Dreg.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292830574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292830574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detectpageflip.sv 1 1 " "Found 1 design units, including 1 entities, in source file detectpageflip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 detectPageFlip " "Found entity 1: detectPageFlip" {  } { { "detectPageFlip.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/detectPageFlip.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292830584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292830584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "11_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file 11_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_11 " "Found entity 1: reg_11" {  } { { "11_reg.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/11_reg.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292830587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292830587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "file_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file file_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 file_MUX " "Found entity 1: file_MUX" {  } { { "file_MUX.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/file_MUX.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292830616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292830616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "youwinrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file youwinrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 youwinROM " "Found entity 1: youwinROM" {  } { { "youwinROM.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/youwinROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292830619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292830619 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPRITE_X sprite_x you_win_engine.sv(19) " "Verilog HDL Declaration information at you_win_engine.sv(19): object \"SPRITE_X\" differs only in case from object \"sprite_x\" in the same scope" {  } { { "you_win_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/you_win_engine.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513292830632 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPRITE_Y sprite_y you_win_engine.sv(20) " "Verilog HDL Declaration information at you_win_engine.sv(20): object \"SPRITE_Y\" differs only in case from object \"sprite_y\" in the same scope" {  } { { "you_win_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/you_win_engine.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513292830632 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PIXEL_X pixel_x you_win_engine.sv(15) " "Verilog HDL Declaration information at you_win_engine.sv(15): object \"PIXEL_X\" differs only in case from object \"pixel_x\" in the same scope" {  } { { "you_win_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/you_win_engine.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513292830632 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PIXEL_Y pixel_y you_win_engine.sv(16) " "Verilog HDL Declaration information at you_win_engine.sv(16): object \"PIXEL_Y\" differs only in case from object \"pixel_y\" in the same scope" {  } { { "you_win_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/you_win_engine.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513292830632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "you_win_engine.sv 1 1 " "Found 1 design units, including 1 entities, in source file you_win_engine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 you_win_engine " "Found entity 1: you_win_engine" {  } { { "you_win_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/you_win_engine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292830633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292830633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "you_win_subsystem.sv 1 1 " "Found 1 design units, including 1 entities, in source file you_win_subsystem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 you_win_subsystem " "Found entity 1: you_win_subsystem" {  } { { "you_win_subsystem.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/you_win_subsystem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292830636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292830636 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x_in video_comp.sv(35) " "Verilog HDL Implicit Net warning at video_comp.sv(35): created implicit net for \"x_in\"" {  } { { "video_comp.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/video_comp.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513292830636 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_in video_comp.sv(36) " "Verilog HDL Implicit Net warning at video_comp.sv(36): created implicit net for \"y_in\"" {  } { { "video_comp.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/video_comp.sv" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513292830636 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "envir_id envir_subsystem.sv(39) " "Verilog HDL Implicit Net warning at envir_subsystem.sv(39): created implicit net for \"envir_id\"" {  } { { "envir_subsystem.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/envir_subsystem.sv" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513292830636 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "env_re envir_subsystem.sv(44) " "Verilog HDL Implicit Net warning at envir_subsystem.sv(44): created implicit net for \"env_re\"" {  } { { "envir_subsystem.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/envir_subsystem.sv" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513292830636 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system_toplevel " "Elaborating entity \"system_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1513292830935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemController systemController:FSM " "Elaborating entity \"systemController\" for hierarchy \"systemController:FSM\"" {  } { { "system_toplevel.sv" "FSM" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292830951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detectPageFlip detectPageFlip:dfp " "Elaborating entity \"detectPageFlip\" for hierarchy \"detectPageFlip:dfp\"" {  } { { "system_toplevel.sv" "dfp" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292830971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_comp video_comp:video " "Elaborating entity \"video_comp\" for hierarchy \"video_comp:video\"" {  } { { "system_toplevel.sv" "video" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292830979 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_in video_comp.sv(35) " "Verilog HDL or VHDL warning at video_comp.sv(35): object \"x_in\" assigned a value but never read" {  } { { "video_comp.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/video_comp.sv" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1513292830983 "|system_toplevel|video_comp:video"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_in video_comp.sv(36) " "Verilog HDL or VHDL warning at video_comp.sv(36): object \"y_in\" assigned a value but never read" {  } { { "video_comp.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/video_comp.sv" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1513292830983 "|system_toplevel|video_comp:video"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 1 video_comp.sv(35) " "Verilog HDL assignment warning at video_comp.sv(35): truncated value with size 9 to match size of target (1)" {  } { { "video_comp.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/video_comp.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513292830983 "|system_toplevel|video_comp:video"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 1 video_comp.sv(36) " "Verilog HDL assignment warning at video_comp.sv(36): truncated value with size 9 to match size of target (1)" {  } { { "video_comp.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/video_comp.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513292830983 "|system_toplevel|video_comp:video"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk_generator video_comp:video\|vga_clk_generator:VGA_CLOCK_25 " "Elaborating entity \"vga_clk_generator\" for hierarchy \"video_comp:video\|vga_clk_generator:VGA_CLOCK_25\"" {  } { { "video_comp.sv" "VGA_CLOCK_25" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/video_comp.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292830983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller video_comp:video\|VGA_controller:VGA_VIDEO " "Elaborating entity \"VGA_controller\" for hierarchy \"video_comp:video\|VGA_controller:VGA_VIDEO\"" {  } { { "video_comp.sv" "VGA_VIDEO" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/video_comp.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292830997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "palette_LUT video_comp:video\|palette_LUT:color_mapper " "Elaborating entity \"palette_LUT\" for hierarchy \"video_comp:video\|palette_LUT:color_mapper\"" {  } { { "video_comp.sv" "color_mapper" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/video_comp.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292831007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "page_controller video_comp:video\|page_controller:page_flipper " "Elaborating entity \"page_controller\" for hierarchy \"video_comp:video\|page_controller:page_flipper\"" {  } { { "video_comp.sv" "page_flipper" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/video_comp.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292831023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upscaler video_comp:video\|upscaler:coord_mapper " "Elaborating entity \"upscaler\" for hierarchy \"video_comp:video\|upscaler:coord_mapper\"" {  } { { "video_comp.sv" "coord_mapper" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/video_comp.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292831034 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 upscaler.sv(24) " "Verilog HDL assignment warning at upscaler.sv(24): truncated value with size 32 to match size of target (10)" {  } { { "upscaler.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/upscaler.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513292831058 "|system_toplevel|video_comp:video|upscaler:coord_mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 upscaler.sv(25) " "Verilog HDL assignment warning at upscaler.sv(25): truncated value with size 32 to match size of target (10)" {  } { { "upscaler.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/upscaler.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513292831059 "|system_toplevel|video_comp:video|upscaler:coord_mapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_buffer video_comp:video\|frame_buffer:video_buf " "Elaborating entity \"frame_buffer\" for hierarchy \"video_comp:video\|frame_buffer:video_buf\"" {  } { { "video_comp.sv" "video_buf" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/video_comp.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292831059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_page video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0 " "Elaborating entity \"buffer_page\" for hierarchy \"video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\"" {  } { { "frame_buffer.sv" "page_0" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/frame_buffer.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292831068 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 frame_buffer.sv(171) " "Verilog HDL assignment warning at frame_buffer.sv(171): truncated value with size 32 to match size of target (15)" {  } { { "frame_buffer.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/frame_buffer.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513292831084 "|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 frame_buffer.sv(182) " "Verilog HDL assignment warning at frame_buffer.sv(182): truncated value with size 32 to match size of target (15)" {  } { { "frame_buffer.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/frame_buffer.sv" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513292831084 "|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 frame_buffer.sv(195) " "Verilog HDL assignment warning at frame_buffer.sv(195): truncated value with size 32 to match size of target (15)" {  } { { "frame_buffer.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/frame_buffer.sv" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513292831084 "|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 frame_buffer.sv(203) " "Verilog HDL assignment warning at frame_buffer.sv(203): truncated value with size 32 to match size of target (15)" {  } { { "frame_buffer.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/frame_buffer.sv" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513292831084 "|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vram video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0 " "Elaborating entity \"vram\" for hierarchy \"video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\"" {  } { { "frame_buffer.sv" "quad0" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/frame_buffer.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292831084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component\"" {  } { { "vram.v" "altsyncram_component" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/vram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292831319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component\"" {  } { { "vram.v" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/vram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513292831331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component " "Instantiated megafunction \"video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292831339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292831339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292831339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292831339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292831339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292831339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292831339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK1 " "Parameter \"outdata_reg_a\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292831339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292831339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292831339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292831339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292831339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292831339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292831339 ""}  } { { "vram.v" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/vram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513292831339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2oe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2oe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2oe1 " "Found entity 1: altsyncram_2oe1" {  } { { "db/altsyncram_2oe1.tdf" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/db/altsyncram_2oe1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292831463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292831463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2oe1 video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component\|altsyncram_2oe1:auto_generated " "Elaborating entity \"altsyncram_2oe1\" for hierarchy \"video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component\|altsyncram_2oe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292831464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/db/decode_msa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292831550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292831550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component\|altsyncram_2oe1:auto_generated\|decode_msa:decode3 " "Elaborating entity \"decode_msa\" for hierarchy \"video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component\|altsyncram_2oe1:auto_generated\|decode_msa:decode3\"" {  } { { "db/altsyncram_2oe1.tdf" "decode3" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/db/altsyncram_2oe1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292831550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/db/decode_f8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292831634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292831634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f8a video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component\|altsyncram_2oe1:auto_generated\|decode_f8a:rden_decode " "Elaborating entity \"decode_f8a\" for hierarchy \"video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component\|altsyncram_2oe1:auto_generated\|decode_f8a:rden_decode\"" {  } { { "db/altsyncram_2oe1.tdf" "rden_decode" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/db/altsyncram_2oe1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292831634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6nb " "Found entity 1: mux_6nb" {  } { { "db/mux_6nb.tdf" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/db/mux_6nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513292831734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513292831734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6nb video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component\|altsyncram_2oe1:auto_generated\|mux_6nb:mux2 " "Elaborating entity \"mux_6nb\" for hierarchy \"video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component\|altsyncram_2oe1:auto_generated\|mux_6nb:mux2\"" {  } { { "db/altsyncram_2oe1.tdf" "mux2" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/db/altsyncram_2oe1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292831734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "engine_MUX engine_MUX:engine " "Elaborating entity \"engine_MUX\" for hierarchy \"engine_MUX:engine\"" {  } { { "system_toplevel.sv" "engine" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292831851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "position_subsystem position_subsystem:pos_sub_sys " "Elaborating entity \"position_subsystem\" for hierarchy \"position_subsystem:pos_sub_sys\"" {  } { { "system_toplevel.sv" "pos_sub_sys" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292831868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "positionController position_subsystem:pos_sub_sys\|positionController:FSM " "Elaborating entity \"positionController\" for hierarchy \"position_subsystem:pos_sub_sys\|positionController:FSM\"" {  } { { "position_subsystem.sv" "FSM" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/position_subsystem.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292831885 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 positionController.sv(250) " "Verilog HDL assignment warning at positionController.sv(250): truncated value with size 32 to match size of target (3)" {  } { { "positionController.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/positionController.sv" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513292831904 "|system_toplevel|position_subsystem:pos_sub_sys|positionController:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_MUX position_subsystem:pos_sub_sys\|addr_MUX:addr_out_control " "Elaborating entity \"addr_MUX\" for hierarchy \"position_subsystem:pos_sub_sys\|addr_MUX:addr_out_control\"" {  } { { "position_subsystem.sv" "addr_out_control" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/position_subsystem.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292831904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opcode_MUX position_subsystem:pos_sub_sys\|opcode_MUX:pos_buf_mux " "Elaborating entity \"opcode_MUX\" for hierarchy \"position_subsystem:pos_sub_sys\|opcode_MUX:pos_buf_mux\"" {  } { { "position_subsystem.sv" "pos_buf_mux" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/position_subsystem.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292831934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "position_buffer position_subsystem:pos_sub_sys\|position_buffer:entity_buffer " "Elaborating entity \"position_buffer\" for hierarchy \"position_subsystem:pos_sub_sys\|position_buffer:entity_buffer\"" {  } { { "position_subsystem.sv" "entity_buffer" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/position_subsystem.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292831967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_control_system position_subsystem:pos_sub_sys\|user_control_system:player " "Elaborating entity \"user_control_system\" for hierarchy \"position_subsystem:pos_sub_sys\|user_control_system:player\"" {  } { { "position_subsystem.sv" "player" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/position_subsystem.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292831972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kbPS2 position_subsystem:pos_sub_sys\|user_control_system:player\|kbPS2:HID " "Elaborating entity \"kbPS2\" for hierarchy \"position_subsystem:pos_sub_sys\|user_control_system:player\|kbPS2:HID\"" {  } { { "user_control_system.sv" "HID" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/user_control_system.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292831984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard position_subsystem:pos_sub_sys\|user_control_system:player\|kbPS2:HID\|keyboard:kb_device " "Elaborating entity \"keyboard\" for hierarchy \"position_subsystem:pos_sub_sys\|user_control_system:player\|kbPS2:HID\|keyboard:kb_device\"" {  } { { "kbPS2.sv" "kb_device" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/kbPS2.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292832006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dreg position_subsystem:pos_sub_sys\|user_control_system:player\|kbPS2:HID\|keyboard:kb_device\|Dreg:Dreg_instance1 " "Elaborating entity \"Dreg\" for hierarchy \"position_subsystem:pos_sub_sys\|user_control_system:player\|kbPS2:HID\|keyboard:kb_device\|Dreg:Dreg_instance1\"" {  } { { "keyboard.sv" "Dreg_instance1" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/keyboard.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292832020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_11 position_subsystem:pos_sub_sys\|user_control_system:player\|kbPS2:HID\|keyboard:kb_device\|reg_11:reg_B " "Elaborating entity \"reg_11\" for hierarchy \"position_subsystem:pos_sub_sys\|user_control_system:player\|kbPS2:HID\|keyboard:kb_device\|reg_11:reg_B\"" {  } { { "keyboard.sv" "reg_B" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/keyboard.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292832083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver position_subsystem:pos_sub_sys\|user_control_system:player\|kbPS2:HID\|HexDriver:hex_inst_0 " "Elaborating entity \"HexDriver\" for hierarchy \"position_subsystem:pos_sub_sys\|user_control_system:player\|kbPS2:HID\|HexDriver:hex_inst_0\"" {  } { { "kbPS2.sv" "hex_inst_0" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/kbPS2.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292832093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_keypress position_subsystem:pos_sub_sys\|user_control_system:player\|get_keypress:capture_routine " "Elaborating entity \"get_keypress\" for hierarchy \"position_subsystem:pos_sub_sys\|user_control_system:player\|get_keypress:capture_routine\"" {  } { { "user_control_system.sv" "capture_routine" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/user_control_system.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292832101 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 get_keypress.sv(10) " "Output port \"HEX1\" at get_keypress.sv(10) has no driver" {  } { { "get_keypress.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/get_keypress.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513292832117 "|system_toplevel|position_subsystem:pos_sub_sys|user_control_system:player|get_keypress:capture_routine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motion position_subsystem:pos_sub_sys\|user_control_system:player\|motion:motion_comp " "Elaborating entity \"motion\" for hierarchy \"position_subsystem:pos_sub_sys\|user_control_system:player\|motion:motion_comp\"" {  } { { "user_control_system.sv" "motion_comp" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/user_control_system.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292832117 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 motion.sv(21) " "Verilog HDL assignment warning at motion.sv(21): truncated value with size 32 to match size of target (9)" {  } { { "motion.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/motion.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513292832134 "|system_toplevel|position_subsystem:pos_sub_sys|user_control_system:player|motion:motion_comp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 motion.sv(27) " "Verilog HDL assignment warning at motion.sv(27): truncated value with size 32 to match size of target (9)" {  } { { "motion.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/motion.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513292832134 "|system_toplevel|position_subsystem:pos_sub_sys|user_control_system:player|motion:motion_comp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 motion.sv(35) " "Verilog HDL assignment warning at motion.sv(35): truncated value with size 32 to match size of target (9)" {  } { { "motion.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/motion.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513292832134 "|system_toplevel|position_subsystem:pos_sub_sys|user_control_system:player|motion:motion_comp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 motion.sv(41) " "Verilog HDL assignment warning at motion.sv(41): truncated value with size 32 to match size of target (9)" {  } { { "motion.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/motion.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513292832134 "|system_toplevel|position_subsystem:pos_sub_sys|user_control_system:player|motion:motion_comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ai_control_system position_subsystem:pos_sub_sys\|ai_control_system:enemy " "Elaborating entity \"ai_control_system\" for hierarchy \"position_subsystem:pos_sub_sys\|ai_control_system:enemy\"" {  } { { "position_subsystem.sv" "enemy" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/position_subsystem.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292832134 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ai_control_system.sv(50) " "Verilog HDL assignment warning at ai_control_system.sv(50): truncated value with size 32 to match size of target (10)" {  } { { "ai_control_system.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/ai_control_system.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513292832168 "|system_toplevel|position_subsystem:pos_sub_sys|ai_control_system:enemy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ai_control_system.sv(51) " "Verilog HDL assignment warning at ai_control_system.sv(51): truncated value with size 32 to match size of target (10)" {  } { { "ai_control_system.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/ai_control_system.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513292832168 "|system_toplevel|position_subsystem:pos_sub_sys|ai_control_system:enemy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ai_control_system.sv(93) " "Verilog HDL assignment warning at ai_control_system.sv(93): truncated value with size 32 to match size of target (9)" {  } { { "ai_control_system.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/ai_control_system.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513292832168 "|system_toplevel|position_subsystem:pos_sub_sys|ai_control_system:enemy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ai_control_system.sv(97) " "Verilog HDL assignment warning at ai_control_system.sv(97): truncated value with size 32 to match size of target (9)" {  } { { "ai_control_system.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/ai_control_system.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513292832182 "|system_toplevel|position_subsystem:pos_sub_sys|ai_control_system:enemy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ai_control_system.sv(107) " "Verilog HDL assignment warning at ai_control_system.sv(107): truncated value with size 32 to match size of target (9)" {  } { { "ai_control_system.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/ai_control_system.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513292832182 "|system_toplevel|position_subsystem:pos_sub_sys|ai_control_system:enemy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ai_control_system.sv(111) " "Verilog HDL assignment warning at ai_control_system.sv(111): truncated value with size 32 to match size of target (9)" {  } { { "ai_control_system.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/ai_control_system.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513292832182 "|system_toplevel|position_subsystem:pos_sub_sys|ai_control_system:enemy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detect_collision position_subsystem:pos_sub_sys\|detect_collision:dc_comp " "Elaborating entity \"detect_collision\" for hierarchy \"position_subsystem:pos_sub_sys\|detect_collision:dc_comp\"" {  } { { "position_subsystem.sv" "dc_comp" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/position_subsystem.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292832183 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 detect_collision.sv(45) " "Verilog HDL assignment warning at detect_collision.sv(45): truncated value with size 3 to match size of target (2)" {  } { { "detect_collision.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/detect_collision.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513292832200 "|system_toplevel|position_subsystem:pos_sub_sys|detect_collision:dc_comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_subsystem sprite_subsystem:spr_sub_sys " "Elaborating entity \"sprite_subsystem\" for hierarchy \"sprite_subsystem:spr_sub_sys\"" {  } { { "system_toplevel.sv" "spr_sub_sys" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292832200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_queue sprite_subsystem:spr_sub_sys\|sprite_queue:sq " "Elaborating entity \"sprite_queue\" for hierarchy \"sprite_subsystem:spr_sub_sys\|sprite_queue:sq\"" {  } { { "sprite_subsystem.sv" "sq" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/sprite_subsystem.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292832233 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sprite_queue.sv(158) " "Verilog HDL assignment warning at sprite_queue.sv(158): truncated value with size 32 to match size of target (3)" {  } { { "sprite_queue.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/sprite_queue.sv" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513292832242 "|system_toplevel|sprite_subsystem:spr_sub_sys|sprite_queue:sq"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_engine sprite_subsystem:spr_sub_sys\|sprite_engine:se " "Elaborating entity \"sprite_engine\" for hierarchy \"sprite_subsystem:spr_sub_sys\|sprite_engine:se\"" {  } { { "sprite_subsystem.sv" "se" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/sprite_subsystem.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292832242 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sprite_engine.sv(41) " "Verilog HDL assignment warning at sprite_engine.sv(41): truncated value with size 32 to match size of target (9)" {  } { { "sprite_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/sprite_engine.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513292832242 "|system_toplevel|sprite_subsystem:spr_sub_sys|sprite_engine:se"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sprite_engine.sv(42) " "Verilog HDL assignment warning at sprite_engine.sv(42): truncated value with size 32 to match size of target (9)" {  } { { "sprite_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/sprite_engine.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513292832242 "|system_toplevel|sprite_subsystem:spr_sub_sys|sprite_engine:se"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sprite_engine.sv(43) " "Verilog HDL assignment warning at sprite_engine.sv(43): truncated value with size 32 to match size of target (5)" {  } { { "sprite_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/sprite_engine.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513292832242 "|system_toplevel|sprite_subsystem:spr_sub_sys|sprite_engine:se"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sprite_engine.sv(44) " "Verilog HDL assignment warning at sprite_engine.sv(44): truncated value with size 32 to match size of target (5)" {  } { { "sprite_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/sprite_engine.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513292832242 "|system_toplevel|sprite_subsystem:spr_sub_sys|sprite_engine:se"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spriteROM sprite_subsystem:spr_sub_sys\|spriteROM:sr " "Elaborating entity \"spriteROM\" for hierarchy \"sprite_subsystem:spr_sub_sys\|spriteROM:sr\"" {  } { { "sprite_subsystem.sv" "sr" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/sprite_subsystem.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292832259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "envir_subsystem envir_subsystem:envir_sub_sys " "Elaborating entity \"envir_subsystem\" for hierarchy \"envir_subsystem:envir_sub_sys\"" {  } { { "system_toplevel.sv" "envir_sub_sys" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292832335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "env_engine envir_subsystem:envir_sub_sys\|env_engine:envEngine " "Elaborating entity \"env_engine\" for hierarchy \"envir_subsystem:envir_sub_sys\|env_engine:envEngine\"" {  } { { "envir_subsystem.sv" "envEngine" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/envir_subsystem.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292832370 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 env_engine.sv(108) " "Verilog HDL assignment warning at env_engine.sv(108): truncated value with size 32 to match size of target (9)" {  } { { "env_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/env_engine.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513292832384 "|system_toplevel|envir_subsystem:envir_sub_sys|env_engine:envEngine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 env_engine.sv(109) " "Verilog HDL assignment warning at env_engine.sv(109): truncated value with size 32 to match size of target (9)" {  } { { "env_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/env_engine.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513292832384 "|system_toplevel|envir_subsystem:envir_sub_sys|env_engine:envEngine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 env_engine.sv(110) " "Verilog HDL assignment warning at env_engine.sv(110): truncated value with size 32 to match size of target (5)" {  } { { "env_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/env_engine.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513292832384 "|system_toplevel|envir_subsystem:envir_sub_sys|env_engine:envEngine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 env_engine.sv(111) " "Verilog HDL assignment warning at env_engine.sv(111): truncated value with size 32 to match size of target (5)" {  } { { "env_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/env_engine.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513292832384 "|system_toplevel|envir_subsystem:envir_sub_sys|env_engine:envEngine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "envROM envir_subsystem:envir_sub_sys\|envROM:env " "Elaborating entity \"envROM\" for hierarchy \"envir_subsystem:envir_sub_sys\|envROM:env\"" {  } { { "envir_subsystem.sv" "env" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/envir_subsystem.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292832384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_over_subsystem game_over_subsystem:game_over_sub_sys " "Elaborating entity \"game_over_subsystem\" for hierarchy \"game_over_subsystem:game_over_sub_sys\"" {  } { { "system_toplevel.sv" "game_over_sub_sys" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292832451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_over_engine game_over_subsystem:game_over_sub_sys\|game_over_engine:gameoverEngine " "Elaborating entity \"game_over_engine\" for hierarchy \"game_over_subsystem:game_over_sub_sys\|game_over_engine:gameoverEngine\"" {  } { { "game_over_subsystem.sv" "gameoverEngine" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/game_over_subsystem.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292832459 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 game_over_engine.sv(108) " "Verilog HDL assignment warning at game_over_engine.sv(108): truncated value with size 32 to match size of target (9)" {  } { { "game_over_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/game_over_engine.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513292832471 "|system_toplevel|game_over_subsystem:game_over_sub_sys|game_over_engine:gameoverEngine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 game_over_engine.sv(109) " "Verilog HDL assignment warning at game_over_engine.sv(109): truncated value with size 32 to match size of target (9)" {  } { { "game_over_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/game_over_engine.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513292832471 "|system_toplevel|game_over_subsystem:game_over_sub_sys|game_over_engine:gameoverEngine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 game_over_engine.sv(110) " "Verilog HDL assignment warning at game_over_engine.sv(110): truncated value with size 32 to match size of target (5)" {  } { { "game_over_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/game_over_engine.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513292832480 "|system_toplevel|game_over_subsystem:game_over_sub_sys|game_over_engine:gameoverEngine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 game_over_engine.sv(111) " "Verilog HDL assignment warning at game_over_engine.sv(111): truncated value with size 32 to match size of target (5)" {  } { { "game_over_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/game_over_engine.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513292832480 "|system_toplevel|game_over_subsystem:game_over_sub_sys|game_over_engine:gameoverEngine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameoverROM game_over_subsystem:game_over_sub_sys\|gameoverROM:gameover " "Elaborating entity \"gameoverROM\" for hierarchy \"game_over_subsystem:game_over_sub_sys\|gameoverROM:gameover\"" {  } { { "game_over_subsystem.sv" "gameover" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/game_over_subsystem.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292832481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "you_win_subsystem you_win_subsystem:you_win_sub_sys " "Elaborating entity \"you_win_subsystem\" for hierarchy \"you_win_subsystem:you_win_sub_sys\"" {  } { { "system_toplevel.sv" "you_win_sub_sys" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292832524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "you_win_engine you_win_subsystem:you_win_sub_sys\|you_win_engine:youwinEngine " "Elaborating entity \"you_win_engine\" for hierarchy \"you_win_subsystem:you_win_sub_sys\|you_win_engine:youwinEngine\"" {  } { { "you_win_subsystem.sv" "youwinEngine" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/you_win_subsystem.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292832540 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 you_win_engine.sv(108) " "Verilog HDL assignment warning at you_win_engine.sv(108): truncated value with size 32 to match size of target (9)" {  } { { "you_win_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/you_win_engine.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513292832559 "|system_toplevel|you_win_subsystem:you_win_sub_sys|you_win_engine:youwinEngine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 you_win_engine.sv(109) " "Verilog HDL assignment warning at you_win_engine.sv(109): truncated value with size 32 to match size of target (9)" {  } { { "you_win_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/you_win_engine.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513292832559 "|system_toplevel|you_win_subsystem:you_win_sub_sys|you_win_engine:youwinEngine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 you_win_engine.sv(110) " "Verilog HDL assignment warning at you_win_engine.sv(110): truncated value with size 32 to match size of target (5)" {  } { { "you_win_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/you_win_engine.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513292832560 "|system_toplevel|you_win_subsystem:you_win_sub_sys|you_win_engine:youwinEngine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 you_win_engine.sv(111) " "Verilog HDL assignment warning at you_win_engine.sv(111): truncated value with size 32 to match size of target (5)" {  } { { "you_win_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/you_win_engine.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513292832560 "|system_toplevel|you_win_subsystem:you_win_sub_sys|you_win_engine:youwinEngine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "youwinROM you_win_subsystem:you_win_sub_sys\|youwinROM:youwin " "Elaborating entity \"youwinROM\" for hierarchy \"you_win_subsystem:you_win_sub_sys\|youwinROM:youwin\"" {  } { { "you_win_subsystem.sv" "youwin" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/you_win_subsystem.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292832561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "file_MUX file_MUX:entity_file_MUX " "Elaborating entity \"file_MUX\" for hierarchy \"file_MUX:entity_file_MUX\"" {  } { { "system_toplevel.sv" "entity_file_MUX" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292832583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entity_file entity_file:entityFile " "Elaborating entity \"entity_file\" for hierarchy \"entity_file:entityFile\"" {  } { { "system_toplevel.sv" "entityFile" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513292832600 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1513292841763 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "keyboard.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/keyboard.sv" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1513292841862 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1513292841862 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513292844473 "|system_toplevel|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513292844473 "|system_toplevel|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513292844473 "|system_toplevel|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513292844473 "|system_toplevel|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513292844473 "|system_toplevel|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513292844473 "|system_toplevel|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513292844473 "|system_toplevel|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513292844473 "|system_toplevel|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513292844473 "|system_toplevel|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513292844473 "|system_toplevel|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513292844473 "|system_toplevel|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513292844473 "|system_toplevel|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513292844473 "|system_toplevel|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513292844473 "|system_toplevel|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] VCC " "Pin \"VGA_B\[5\]\" is stuck at VCC" {  } { { "system_toplevel.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513292844473 "|system_toplevel|VGA_B[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1513292844473 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1513292844843 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1513292856301 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dual_engine_toplevel " "Ignored assignments for entity \"dual_engine_toplevel\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1513292856622 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "field_test_toplevel " "Ignored assignments for entity \"field_test_toplevel\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity field_test_toplevel -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292856622 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1513292856622 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/output_files/final_proj_v1.map.smsg " "Generated suppressed messages file C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/output_files/final_proj_v1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1513292856772 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1513292857598 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513292857598 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3114 " "Implemented 3114 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1513292858348 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1513292858348 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2809 " "Implemented 2809 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1513292858348 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1513292858348 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1513292858348 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 112 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 112 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "784 " "Peak virtual memory: 784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513292858549 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 17:07:38 2017 " "Processing ended: Thu Dec 14 17:07:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513292858549 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513292858549 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513292858549 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1513292858549 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1513292863480 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513292863488 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 17:07:42 2017 " "Processing started: Thu Dec 14 17:07:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513292863488 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1513292863488 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off final_proj_v2 -c final_proj_v1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off final_proj_v2 -c final_proj_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1513292863489 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1513292863813 ""}
{ "Info" "0" "" "Project  = final_proj_v2" {  } {  } 0 0 "Project  = final_proj_v2" 0 0 "Fitter" 0 0 1513292863813 ""}
{ "Info" "0" "" "Revision = final_proj_v1" {  } {  } 0 0 "Revision = final_proj_v1" 0 0 "Fitter" 0 0 1513292863813 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1513292864154 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "final_proj_v1 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"final_proj_v1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1513292864231 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513292864320 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513292864320 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1513292865314 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1513292865346 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1513292865750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1513292865750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1513292865750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1513292865750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1513292865750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1513292865750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1513292865750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1513292865750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1513292865750 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1513292865750 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/" { { 0 { 0 ""} 0 9814 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1513292865802 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/" { { 0 { 0 ""} 0 9816 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1513292865802 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/" { { 0 { 0 ""} 0 9818 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1513292865802 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/" { { 0 { 0 ""} 0 9820 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1513292865802 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/" { { 0 { 0 ""} 0 9822 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1513292865802 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1513292865802 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1513292865813 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1513292866618 ""}
{ "Info" "ISTA_SDC_FOUND" "final_proj_v2.sdc " "Reading SDC File: 'final_proj_v2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1513292870126 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 42 altera_reserved_tck port " "Ignored filter at final_proj_v2.sdc(42): altera_reserved_tck could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870176 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock final_proj_v2.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at final_proj_v2.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\] " "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870191 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870191 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 50 m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\] pin " "Ignored filter at final_proj_v2.sdc(50): m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\] could not be matched with a pin" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870191 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 50 m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] pin " "Ignored filter at final_proj_v2.sdc(50): m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] could not be matched with a pin" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870191 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock final_proj_v2.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at final_proj_v2.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\} -source \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  " "create_generated_clock -name \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\} -source \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\] " {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870191 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870191 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock final_proj_v2.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at final_proj_v2.sdc(50): Argument -source is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870191 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 51 m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] pin " "Ignored filter at final_proj_v2.sdc(51): m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] could not be matched with a pin" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870191 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock final_proj_v2.sdc 51 Argument <targets> is an empty collection " "Ignored create_generated_clock at final_proj_v2.sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\} -source \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\}\]  " "create_generated_clock -name \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\} -source \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\}\] " {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870191 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 51 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870191 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock final_proj_v2.sdc 51 Argument -source is an empty collection " "Ignored create_generated_clock at final_proj_v2.sdc(51): Argument -source is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870191 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 70 m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] clock " "Ignored filter at final_proj_v2.sdc(70): m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] could not be matched with a clock" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870191 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 70 DRAM_DQ\[0\] port " "Ignored filter at final_proj_v2.sdc(70): DRAM_DQ\[0\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870201 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 70 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870202 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870202 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 70 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(70): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870202 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 71 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870203 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 71 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(71): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870203 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 72 DRAM_DQ\[1\] port " "Ignored filter at final_proj_v2.sdc(72): DRAM_DQ\[1\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 72 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870203 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 72 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(72): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 73 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870203 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 73 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(73): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870203 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 74 DRAM_DQ\[2\] port " "Ignored filter at final_proj_v2.sdc(74): DRAM_DQ\[2\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 74 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870203 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 74 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(74): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 75 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870210 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870210 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 75 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(75): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870210 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 76 DRAM_DQ\[3\] port " "Ignored filter at final_proj_v2.sdc(76): DRAM_DQ\[3\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870210 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 76 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870210 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870210 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 76 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(76): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870210 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 77 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870210 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870210 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 77 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(77): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870210 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 78 DRAM_DQ\[4\] port " "Ignored filter at final_proj_v2.sdc(78): DRAM_DQ\[4\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870215 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 78 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870216 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870216 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 78 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(78): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870216 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 79 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870216 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870216 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 79 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(79): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870216 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 80 DRAM_DQ\[5\] port " "Ignored filter at final_proj_v2.sdc(80): DRAM_DQ\[5\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870216 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 80 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870216 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870216 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 80 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(80): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870216 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 81 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870216 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870216 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 81 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(81): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870216 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 82 DRAM_DQ\[6\] port " "Ignored filter at final_proj_v2.sdc(82): DRAM_DQ\[6\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870216 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 82 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870216 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870216 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 82 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(82): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870216 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 83 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870216 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870216 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 83 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(83): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870216 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 84 DRAM_DQ\[7\] port " "Ignored filter at final_proj_v2.sdc(84): DRAM_DQ\[7\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870225 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 84 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870226 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870226 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 84 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(84): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870226 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 85 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870227 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 85 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(85): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870227 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 86 DRAM_DQ\[8\] port " "Ignored filter at final_proj_v2.sdc(86): DRAM_DQ\[8\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 86 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(86): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870227 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 86 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(86): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 87 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870227 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 87 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(87): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870227 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 88 DRAM_DQ\[9\] port " "Ignored filter at final_proj_v2.sdc(88): DRAM_DQ\[9\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 88 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870227 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 88 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(88): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 89 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(89): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870227 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 89 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(89): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870227 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 90 DRAM_DQ\[10\] port " "Ignored filter at final_proj_v2.sdc(90): DRAM_DQ\[10\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 90 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870227 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 90 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(90): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 91 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870227 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 91 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(91): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870227 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 92 DRAM_DQ\[11\] port " "Ignored filter at final_proj_v2.sdc(92): DRAM_DQ\[11\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 92 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(92): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870227 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 92 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(92): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 93 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870227 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 93 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(93): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870227 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 94 DRAM_DQ\[12\] port " "Ignored filter at final_proj_v2.sdc(94): DRAM_DQ\[12\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 94 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870227 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 94 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(94): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 95 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(95): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870227 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 95 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(95): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870227 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 96 DRAM_DQ\[13\] port " "Ignored filter at final_proj_v2.sdc(96): DRAM_DQ\[13\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 96 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(96): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870227 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 96 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(96): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 97 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(97): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870227 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 97 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(97): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870227 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 98 DRAM_DQ\[14\] port " "Ignored filter at final_proj_v2.sdc(98): DRAM_DQ\[14\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 98 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(98): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870227 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 98 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(98): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 99 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(99): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870227 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 99 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(99): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870227 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 100 DRAM_DQ\[15\] port " "Ignored filter at final_proj_v2.sdc(100): DRAM_DQ\[15\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 100 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(100): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870243 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 100 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(100): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 101 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(101): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870243 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 101 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(101): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870243 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 102 DRAM_DQ\[16\] port " "Ignored filter at final_proj_v2.sdc(102): DRAM_DQ\[16\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 102 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(102): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870244 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 102 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(102): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 103 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(103): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870244 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 103 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(103): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870244 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 104 DRAM_DQ\[17\] port " "Ignored filter at final_proj_v2.sdc(104): DRAM_DQ\[17\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 104 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(104): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870244 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 104 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(104): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 105 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(105): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870244 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 105 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(105): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870244 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 106 DRAM_DQ\[18\] port " "Ignored filter at final_proj_v2.sdc(106): DRAM_DQ\[18\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 106 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(106): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870244 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 106 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(106): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 107 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(107): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870244 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 107 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(107): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870244 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 108 DRAM_DQ\[19\] port " "Ignored filter at final_proj_v2.sdc(108): DRAM_DQ\[19\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 108 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(108): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870244 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 108 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(108): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 109 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(109): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870244 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 109 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(109): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870244 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 110 DRAM_DQ\[20\] port " "Ignored filter at final_proj_v2.sdc(110): DRAM_DQ\[20\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 110 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 110 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(110): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870244 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 110 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(110): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 111 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(111): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870244 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 111 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(111): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870244 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 112 DRAM_DQ\[21\] port " "Ignored filter at final_proj_v2.sdc(112): DRAM_DQ\[21\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 112 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 112 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(112): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870244 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 112 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(112): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 113 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(113): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870244 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 113 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(113): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870244 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 114 DRAM_DQ\[22\] port " "Ignored filter at final_proj_v2.sdc(114): DRAM_DQ\[22\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 114 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 114 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(114): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870244 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 114 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(114): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 115 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(115): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870244 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 115 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(115): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870244 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 116 DRAM_DQ\[23\] port " "Ignored filter at final_proj_v2.sdc(116): DRAM_DQ\[23\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 116 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(116): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870256 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870256 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 116 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(116): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870256 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 117 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(117): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870257 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870257 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 117 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(117): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870257 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 118 DRAM_DQ\[24\] port " "Ignored filter at final_proj_v2.sdc(118): DRAM_DQ\[24\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 118 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870257 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 118 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(118): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870257 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870257 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 118 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(118): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870258 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 119 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(119): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870258 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870258 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 119 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(119): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870259 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 120 DRAM_DQ\[25\] port " "Ignored filter at final_proj_v2.sdc(120): DRAM_DQ\[25\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 120 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870259 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 120 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(120): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870259 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870259 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 120 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(120): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 121 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(121): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870260 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 121 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(121): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870260 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 122 DRAM_DQ\[26\] port " "Ignored filter at final_proj_v2.sdc(122): DRAM_DQ\[26\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 122 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 122 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(122): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870260 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 122 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(122): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 123 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(123): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870260 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 123 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(123): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870260 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 124 DRAM_DQ\[27\] port " "Ignored filter at final_proj_v2.sdc(124): DRAM_DQ\[27\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 124 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 124 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(124): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870260 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 124 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(124): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 125 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(125): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870260 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 125 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(125): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870260 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 126 DRAM_DQ\[28\] port " "Ignored filter at final_proj_v2.sdc(126): DRAM_DQ\[28\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 126 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 126 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(126): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870260 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 126 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(126): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 127 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(127): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870260 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 127 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(127): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870260 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 128 DRAM_DQ\[29\] port " "Ignored filter at final_proj_v2.sdc(128): DRAM_DQ\[29\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 128 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 128 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(128): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870260 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 128 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(128): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 129 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(129): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870260 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 129 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(129): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870260 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 130 DRAM_DQ\[30\] port " "Ignored filter at final_proj_v2.sdc(130): DRAM_DQ\[30\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 130 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 130 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(130): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870260 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 130 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(130): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 131 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(131): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870260 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 131 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(131): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870260 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 132 DRAM_DQ\[31\] port " "Ignored filter at final_proj_v2.sdc(132): DRAM_DQ\[31\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 132 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 132 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(132): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 132 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870260 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 132 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(132): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 133 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(133): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 133 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870275 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870275 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 133 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(133): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870275 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 134 KEY\[0\] port " "Ignored filter at final_proj_v2.sdc(134): KEY\[0\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 134 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 134 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(134): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{KEY\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{KEY\[0\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 134 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870276 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 135 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(135): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[0\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 135 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870277 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870277 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 136 KEY\[1\] port " "Ignored filter at final_proj_v2.sdc(136): KEY\[1\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 136 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870278 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 136 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(136): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{KEY\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{KEY\[1\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 136 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870278 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870278 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 137 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(137): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[1\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 137 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870279 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 137 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870279 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 138 KEY\[2\] port " "Ignored filter at final_proj_v2.sdc(138): KEY\[2\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 138 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870280 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 138 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(138): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{KEY\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{KEY\[2\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 138 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870280 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 138 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870280 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 139 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(139): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[2\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 139 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870281 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 139 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870281 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 140 KEY\[3\] port " "Ignored filter at final_proj_v2.sdc(140): KEY\[3\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 140 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870282 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 140 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(140): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{KEY\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{KEY\[3\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 140 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870282 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 140 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870282 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 141 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(141): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[3\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 141 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870283 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 141 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 142 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(142): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{altera_reserved_tck\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{altera_reserved_tck\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 142 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870283 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 142 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 143 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(143): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tck\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tck\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 143 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870283 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 143 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870283 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 144 altera_reserved_tdi port " "Ignored filter at final_proj_v2.sdc(144): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 144 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 144 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(144): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{altera_reserved_tdi\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{altera_reserved_tdi\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 144 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870283 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 144 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 145 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(145): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tdi\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tdi\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 145 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870283 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 145 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870283 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 146 altera_reserved_tms port " "Ignored filter at final_proj_v2.sdc(146): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 146 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 146 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(146): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{altera_reserved_tms\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{altera_reserved_tms\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 146 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870283 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 146 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 147 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(147): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tms\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tms\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 147 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870283 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 147 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870283 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 154 DRAM_ADDR\[0\] port " "Ignored filter at final_proj_v2.sdc(154): DRAM_ADDR\[0\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 154 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 154 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(154): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[0\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 154 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870283 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 154 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 154 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(154): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 154 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870283 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 155 DRAM_ADDR\[1\] port " "Ignored filter at final_proj_v2.sdc(155): DRAM_ADDR\[1\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 155 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 155 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(155): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[1\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 155 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870283 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 155 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 155 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(155): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 155 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870283 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 156 DRAM_ADDR\[2\] port " "Ignored filter at final_proj_v2.sdc(156): DRAM_ADDR\[2\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 156 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 156 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(156): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[2\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 156 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870283 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 156 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 156 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(156): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 156 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870283 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 157 DRAM_ADDR\[3\] port " "Ignored filter at final_proj_v2.sdc(157): DRAM_ADDR\[3\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 157 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 157 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(157): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[3\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 157 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870283 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 157 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 157 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(157): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 157 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870283 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 158 DRAM_ADDR\[4\] port " "Ignored filter at final_proj_v2.sdc(158): DRAM_ADDR\[4\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 158 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 158 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(158): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[4\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 158 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870283 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 158 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(158): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870283 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 159 DRAM_ADDR\[5\] port " "Ignored filter at final_proj_v2.sdc(159): DRAM_ADDR\[5\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 159 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 159 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(159): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[5\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 159 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870283 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 159 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 159 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(159): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 159 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870283 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 160 DRAM_ADDR\[6\] port " "Ignored filter at final_proj_v2.sdc(160): DRAM_ADDR\[6\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 160 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 160 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(160): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[6\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 160 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870283 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 160 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 160 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(160): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 160 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870283 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 161 DRAM_ADDR\[7\] port " "Ignored filter at final_proj_v2.sdc(161): DRAM_ADDR\[7\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 161 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 161 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(161): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[7\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 161 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870283 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 161 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 161 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(161): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 161 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870283 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 162 DRAM_ADDR\[8\] port " "Ignored filter at final_proj_v2.sdc(162): DRAM_ADDR\[8\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 162 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 162 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(162): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[8\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 162 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870299 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 162 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 162 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(162): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 162 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 163 DRAM_ADDR\[9\] port " "Ignored filter at final_proj_v2.sdc(163): DRAM_ADDR\[9\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 163 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 163 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(163): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[9\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 163 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870299 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 163 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 163 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(163): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 163 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 164 DRAM_ADDR\[10\] port " "Ignored filter at final_proj_v2.sdc(164): DRAM_ADDR\[10\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 164 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 164 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(164): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[10\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 164 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870299 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 164 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(164): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 165 DRAM_ADDR\[11\] port " "Ignored filter at final_proj_v2.sdc(165): DRAM_ADDR\[11\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 165 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 165 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(165): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[11\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 165 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870299 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 165 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(165): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 166 DRAM_ADDR\[12\] port " "Ignored filter at final_proj_v2.sdc(166): DRAM_ADDR\[12\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 166 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 166 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(166): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[12\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 166 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870299 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 166 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(166): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 167 DRAM_BA\[0\] port " "Ignored filter at final_proj_v2.sdc(167): DRAM_BA\[0\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 167 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 167 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(167): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[0\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 167 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870299 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 167 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(167): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 168 DRAM_BA\[1\] port " "Ignored filter at final_proj_v2.sdc(168): DRAM_BA\[1\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 168 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 168 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(168): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[1\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 168 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870299 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 168 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(168): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 169 DRAM_CAS_N port " "Ignored filter at final_proj_v2.sdc(169): DRAM_CAS_N could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 169 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 169 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(169): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CAS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CAS_N\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 169 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870299 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 169 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(169): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 170 DRAM_CKE port " "Ignored filter at final_proj_v2.sdc(170): DRAM_CKE could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 170 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 170 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(170): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CKE\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CKE\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 170 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870299 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 170 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 170 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(170): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 170 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 171 DRAM_CS_N port " "Ignored filter at final_proj_v2.sdc(171): DRAM_CS_N could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 171 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 171 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(171): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CS_N\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 171 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870299 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 171 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 171 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(171): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 171 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 172 DRAM_DQM\[0\] port " "Ignored filter at final_proj_v2.sdc(172): DRAM_DQM\[0\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 172 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 172 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(172): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[0\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 172 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870299 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 172 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 172 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(172): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 172 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 173 DRAM_DQM\[1\] port " "Ignored filter at final_proj_v2.sdc(173): DRAM_DQM\[1\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 173 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 173 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(173): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[1\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 173 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870299 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 173 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 173 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(173): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 173 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 174 DRAM_DQM\[2\] port " "Ignored filter at final_proj_v2.sdc(174): DRAM_DQM\[2\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 174 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 174 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(174): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[2\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 174 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870299 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 174 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(174): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 175 DRAM_DQM\[3\] port " "Ignored filter at final_proj_v2.sdc(175): DRAM_DQM\[3\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 175 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 175 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(175): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[3\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 175 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870299 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 175 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(175): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 176 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(176): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 176 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870299 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 176 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(176): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 177 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(177): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 177 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870299 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 177 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 177 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(177): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 177 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 178 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(178): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 178 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870299 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 178 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(178): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 179 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(179): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 179 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870315 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 179 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(179): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 180 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(180): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 180 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870315 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 180 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(180): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 181 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(181): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 181 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870315 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 181 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 181 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(181): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 181 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 182 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(182): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 182 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870315 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 182 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(182): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 183 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(183): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 183 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870315 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 183 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(183): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 184 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(184): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870315 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 184 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(184): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 185 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(185): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 185 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870315 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 185 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 185 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(185): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 185 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 186 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(186): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 186 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870315 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 186 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 186 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(186): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 186 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 187 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(187): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 187 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870315 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 187 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 187 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(187): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 187 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 188 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(188): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 188 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870315 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 188 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 188 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(188): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 188 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 189 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(189): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 189 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870315 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 189 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 189 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(189): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 189 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 190 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(190): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 190 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870315 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 190 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(190): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 191 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(191): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 191 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870315 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 191 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(191): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 192 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(192): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 192 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870315 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 192 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 192 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(192): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 192 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 193 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(193): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 193 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870315 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 193 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 193 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(193): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 193 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 194 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(194): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870315 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 194 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(194): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 195 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(195): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 195 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870315 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 195 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(195): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 196 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(196): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 196 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870315 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 196 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 196 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(196): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 196 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 197 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(197): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 197 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870315 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 197 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 197 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(197): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 197 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 198 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(198): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 198 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870315 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 198 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 198 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(198): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 198 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 199 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(199): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 199 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870315 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 199 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 199 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(199): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 199 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 200 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(200): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 200 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870315 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 200 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 200 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(200): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 200 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 201 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(201): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 201 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870330 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 201 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 201 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(201): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 201 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 202 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(202): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 202 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870330 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 202 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 202 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(202): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 202 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 203 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(203): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 203 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870330 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 203 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 203 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(203): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 203 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 204 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(204): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 204 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870330 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 204 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 204 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(204): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 204 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 205 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(205): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 205 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870330 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 205 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 205 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(205): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 205 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 206 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(206): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 206 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870330 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 206 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 206 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(206): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 206 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 207 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(207): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 207 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870330 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 207 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 207 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(207): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 207 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870330 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 208 DRAM_RAS_N port " "Ignored filter at final_proj_v2.sdc(208): DRAM_RAS_N could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 208 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 208 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(208): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_RAS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_RAS_N\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 208 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870330 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 208 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 208 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(208): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 208 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870330 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 209 DRAM_WE_N port " "Ignored filter at final_proj_v2.sdc(209): DRAM_WE_N could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 209 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 209 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(209): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_WE_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_WE_N\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 209 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870330 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 209 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 209 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(209): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 209 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870330 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 210 DRAM_CLK port " "Ignored filter at final_proj_v2.sdc(210): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 210 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 210 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(210): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CLK\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CLK\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 210 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870330 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 210 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 210 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(210): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 210 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870330 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 211 LEDG\[0\] port " "Ignored filter at final_proj_v2.sdc(211): LEDG\[0\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 211 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 211 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(211): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[0\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 211 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870330 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 211 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870330 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 212 LEDG\[1\] port " "Ignored filter at final_proj_v2.sdc(212): LEDG\[1\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 212 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 212 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(212): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[1\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 212 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870330 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 212 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870330 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 213 LEDG\[2\] port " "Ignored filter at final_proj_v2.sdc(213): LEDG\[2\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 213 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 213 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(213): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[2\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 213 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870330 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 213 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870330 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 214 LEDG\[3\] port " "Ignored filter at final_proj_v2.sdc(214): LEDG\[3\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 214 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 214 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(214): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[3\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 214 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870330 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 214 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870330 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 215 LEDG\[4\] port " "Ignored filter at final_proj_v2.sdc(215): LEDG\[4\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 215 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870342 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 215 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(215): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[4\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 215 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870342 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 215 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870342 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 216 LEDG\[5\] port " "Ignored filter at final_proj_v2.sdc(216): LEDG\[5\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 216 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 216 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(216): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[5\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 216 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870343 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 216 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 217 LEDG\[6\] port " "Ignored filter at final_proj_v2.sdc(217): LEDG\[6\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 217 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 217 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(217): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[6\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 217 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870344 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 217 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870344 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 218 LEDG\[7\] port " "Ignored filter at final_proj_v2.sdc(218): LEDG\[7\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 218 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870344 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 218 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(218): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[7\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 218 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870344 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 218 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870344 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 219 altera_reserved_tdo port " "Ignored filter at final_proj_v2.sdc(219): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 219 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870345 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 219 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(219): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tdo\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tdo\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 219 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870345 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 219 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870345 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 226 altera_reserved_tck clock " "Ignored filter at final_proj_v2.sdc(226): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 226 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870345 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 234 *altera_avalon_st_clock_crosser:*\|in_data_buffer* register " "Ignored filter at final_proj_v2.sdc(234): *altera_avalon_st_clock_crosser:*\|in_data_buffer* could not be matched with a register" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 234 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870347 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 234 *altera_avalon_st_clock_crosser:*\|out_data_buffer* register " "Ignored filter at final_proj_v2.sdc(234): *altera_avalon_st_clock_crosser:*\|out_data_buffer* could not be matched with a register" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 234 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870349 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 234 Argument <from> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(234): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] -to \[get_registers \{*altera_avalon_st_clock_crosser:*\|out_data_buffer*\}\] " "set_false_path -from \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] -to \[get_registers \{*altera_avalon_st_clock_crosser:*\|out_data_buffer*\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 234 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870349 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 234 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870349 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 234 Argument <to> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(234): Argument <to> is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 234 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870349 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 235 *altera_std_synchronizer:*\|din_s1 keeper " "Ignored filter at final_proj_v2.sdc(235): *altera_std_synchronizer:*\|din_s1 could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 235 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 235 Argument <to> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(235): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 235 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870351 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 235 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870351 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 236 *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|clrn pin " "Ignored filter at final_proj_v2.sdc(236): *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|clrn could not be matched with a pin" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 236 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870353 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 236 Argument <to> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(236): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_pins -nocase -compatibility_mode \{*\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|clrn\}\] " "set_false_path -to \[get_pins -nocase -compatibility_mode \{*\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|clrn\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 236 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870354 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 236 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870354 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 237 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break\|break_readreg* keeper " "Ignored filter at final_proj_v2.sdc(237): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 237 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870355 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 237 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr* keeper " "Ignored filter at final_proj_v2.sdc(237): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 237 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 237 Argument <from> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(237): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break\|break_readreg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break\|break_readreg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 237 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870356 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 237 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870356 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 237 Argument <to> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(237): Argument <to> is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 237 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870356 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 238 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at final_proj_v2.sdc(238): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 238 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870357 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 238 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] keeper " "Ignored filter at final_proj_v2.sdc(238): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 238 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 238 Argument <from> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(238): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\]\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 238 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870358 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 238 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 238 Argument <to> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(238): Argument <to> is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 238 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870358 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 239 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at final_proj_v2.sdc(239): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 239 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870359 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 239 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] keeper " "Ignored filter at final_proj_v2.sdc(239): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 239 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870359 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 239 Argument <from> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(239): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\]\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 239 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870360 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 239 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870360 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 239 Argument <to> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(239): Argument <to> is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 239 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870360 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 240 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error keeper " "Ignored filter at final_proj_v2.sdc(240): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 240 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870361 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 240 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] keeper " "Ignored filter at final_proj_v2.sdc(240): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 240 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870361 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 240 Argument <from> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(240): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\]\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 240 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870362 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 240 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870362 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 240 Argument <to> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(240): Argument <to> is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 240 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870362 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 241 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at final_proj_v2.sdc(241): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 241 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870362 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 241 Argument <from> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(241): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 241 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870362 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 241 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870362 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 241 Argument <to> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(241): Argument <to> is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 241 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870362 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 242 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* keeper " "Ignored filter at final_proj_v2.sdc(242): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 242 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870362 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 242 Argument <from> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(242): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo*\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo*\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 242 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870362 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 242 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870362 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 242 Argument <to> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(242): Argument <to> is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 242 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870362 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 243 sld_hub:*\|irf_reg* keeper " "Ignored filter at final_proj_v2.sdc(243): sld_hub:*\|irf_reg* could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 243 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870362 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 243 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir* keeper " "Ignored filter at final_proj_v2.sdc(243): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir* could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 243 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870362 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 243 Argument <from> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(243): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir*\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir*\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 243 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870362 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 243 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870362 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 243 Argument <to> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(243): Argument <to> is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 243 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870362 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 244 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] keeper " "Ignored filter at final_proj_v2.sdc(244): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 244 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870362 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 244 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go keeper " "Ignored filter at final_proj_v2.sdc(244): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 244 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513292870362 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 244 Argument <from> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(244): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 244 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870362 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 244 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870362 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 244 Argument <to> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(244): Argument <to> is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 244 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513292870362 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle " "Node: video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register video_comp:video\|frame_buffer:video_buf\|buffer_page:page_1\|vram:quad2\|altsyncram:altsyncram_component\|altsyncram_2oe1:auto_generated\|ram_block1a21 video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle " "Register video_comp:video\|frame_buffer:video_buf\|buffer_page:page_1\|vram:quad2\|altsyncram:altsyncram_component\|altsyncram_2oe1:auto_generated\|ram_block1a21 is being clocked by video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1513292870393 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1513292870393 "|system_toplevel|video_comp:video|vga_clk_generator:VGA_CLOCK_25|vga_clk_cycle"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PS2_CLK " "Node: PS2_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register position_subsystem:pos_sub_sys\|user_control_system:player\|kbPS2:HID\|keyboard:kb_device\|reg_11:reg_B\|Data_Out\[2\] PS2_CLK " "Register position_subsystem:pos_sub_sys\|user_control_system:player\|kbPS2:HID\|keyboard:kb_device\|reg_11:reg_B\|Data_Out\[2\] is being clocked by PS2_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1513292870393 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1513292870393 "|system_toplevel|PS2_CLK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1513292870443 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1513292870443 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1513292870443 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870475 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870475 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  main_clk_50 " "  20.000  main_clk_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513292870475 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1513292870475 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513292871157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle " "Destination node video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle" {  } { { "vga_clk_generator.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/vga_clk_generator.sv" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/" { { 0 { 0 ""} 0 1542 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513292871157 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1513292871157 ""}  } { { "system_toplevel.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/" { { 0 { 0 ""} 0 9807 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513292871157 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle  " "Automatically promoted node video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513292871159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle~0 " "Destination node video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle~0" {  } { { "vga_clk_generator.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/vga_clk_generator.sv" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/" { { 0 { 0 ""} 0 2211 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513292871159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK~output " "Destination node VGA_CLK~output" {  } { { "system_toplevel.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/" { { 0 { 0 ""} 0 9761 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513292871159 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1513292871159 ""}  } { { "vga_clk_generator.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/vga_clk_generator.sv" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/" { { 0 { 0 ""} 0 1542 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513292871159 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "video_comp:video\|reset_h  " "Automatically promoted node video_comp:video\|reset_h " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1513292871159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle~0 " "Destination node video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle~0" {  } { { "vga_clk_generator.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/vga_clk_generator.sv" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/" { { 0 { 0 ""} 0 2211 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1513292871159 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1513292871159 ""}  } { { "video_comp.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/video_comp.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/" { { 0 { 0 ""} 0 1543 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513292871159 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1513292873117 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513292873117 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513292873132 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513292873136 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513292873151 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1513292873151 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1513292873151 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1513292873170 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1513292873511 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1513292873526 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1513292873526 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513292874567 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1513292874617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1513292883036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513292884912 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1513292885097 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1513292893199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513292893199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1513292895031 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1513292906169 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1513292906169 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513292907253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1513292907253 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1513292907253 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1513292907253 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.14 " "Total time spent on timing analysis during the Fitter is 3.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1513292907522 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1513292907735 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1513292909137 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1513292909320 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1513292910703 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513292912907 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/output_files/final_proj_v1.fit.smsg " "Generated suppressed messages file C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/output_files/final_proj_v1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1513292915171 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 392 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 392 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1526 " "Peak virtual memory: 1526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513292917570 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 17:08:37 2017 " "Processing ended: Thu Dec 14 17:08:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513292917570 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513292917570 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513292917570 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1513292917570 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1513292921759 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513292921769 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 17:08:41 2017 " "Processing started: Thu Dec 14 17:08:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513292921769 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1513292921769 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off final_proj_v2 -c final_proj_v1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off final_proj_v2 -c final_proj_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1513292921769 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1513292928474 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1513292928708 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "691 " "Peak virtual memory: 691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513292931720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 17:08:51 2017 " "Processing ended: Thu Dec 14 17:08:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513292931720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513292931720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513292931720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1513292931720 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1513292935432 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "PowerPlay Power Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit PowerPlay Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513292935441 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 17:08:55 2017 " "Processing started: Thu Dec 14 17:08:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513292935441 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1513292935441 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off final_proj_v2 -c final_proj_v1 " "Command: quartus_pow --read_settings_files=off --write_settings_files=off final_proj_v2 -c final_proj_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1513292935441 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1513292936196 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1513292936197 ""}
{ "Info" "ISTA_SDC_FOUND" "final_proj_v2.sdc " "Reading SDC File: 'final_proj_v2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1513292937693 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 42 altera_reserved_tck port " "Ignored filter at final_proj_v2.sdc(42): altera_reserved_tck could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937728 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock final_proj_v2.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at final_proj_v2.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\] " "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937728 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 50 m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\] pin " "Ignored filter at final_proj_v2.sdc(50): m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\] could not be matched with a pin" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 50 m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] pin " "Ignored filter at final_proj_v2.sdc(50): m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] could not be matched with a pin" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937744 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock final_proj_v2.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at final_proj_v2.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\} -source \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  " "create_generated_clock -name \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\} -source \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\] " {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937744 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock final_proj_v2.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at final_proj_v2.sdc(50): Argument -source is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 51 m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] pin " "Ignored filter at final_proj_v2.sdc(51): m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] could not be matched with a pin" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock final_proj_v2.sdc 51 Argument <targets> is an empty collection " "Ignored create_generated_clock at final_proj_v2.sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\} -source \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\}\]  " "create_generated_clock -name \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\} -source \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\}\] " {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 51 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock final_proj_v2.sdc 51 Argument -source is an empty collection " "Ignored create_generated_clock at final_proj_v2.sdc(51): Argument -source is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 70 m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] clock " "Ignored filter at final_proj_v2.sdc(70): m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] could not be matched with a clock" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 70 DRAM_DQ\[0\] port " "Ignored filter at final_proj_v2.sdc(70): DRAM_DQ\[0\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 70 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 70 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(70): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 71 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 71 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(71): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 72 DRAM_DQ\[1\] port " "Ignored filter at final_proj_v2.sdc(72): DRAM_DQ\[1\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 72 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 72 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(72): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 73 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 73 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(73): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 74 DRAM_DQ\[2\] port " "Ignored filter at final_proj_v2.sdc(74): DRAM_DQ\[2\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 74 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 74 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(74): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 75 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 75 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(75): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 76 DRAM_DQ\[3\] port " "Ignored filter at final_proj_v2.sdc(76): DRAM_DQ\[3\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 76 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 76 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(76): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 77 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 77 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(77): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 78 DRAM_DQ\[4\] port " "Ignored filter at final_proj_v2.sdc(78): DRAM_DQ\[4\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 78 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 78 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(78): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 79 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 79 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(79): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 80 DRAM_DQ\[5\] port " "Ignored filter at final_proj_v2.sdc(80): DRAM_DQ\[5\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 80 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 80 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(80): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 81 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 81 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(81): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 82 DRAM_DQ\[6\] port " "Ignored filter at final_proj_v2.sdc(82): DRAM_DQ\[6\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 82 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 82 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(82): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 83 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 83 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(83): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 84 DRAM_DQ\[7\] port " "Ignored filter at final_proj_v2.sdc(84): DRAM_DQ\[7\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 84 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 84 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(84): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 85 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 85 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(85): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 86 DRAM_DQ\[8\] port " "Ignored filter at final_proj_v2.sdc(86): DRAM_DQ\[8\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 86 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(86): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 86 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(86): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 87 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 87 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(87): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 88 DRAM_DQ\[9\] port " "Ignored filter at final_proj_v2.sdc(88): DRAM_DQ\[9\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 88 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 88 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(88): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 89 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(89): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 89 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(89): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 90 DRAM_DQ\[10\] port " "Ignored filter at final_proj_v2.sdc(90): DRAM_DQ\[10\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 90 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 90 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(90): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 91 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 91 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(91): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 92 DRAM_DQ\[11\] port " "Ignored filter at final_proj_v2.sdc(92): DRAM_DQ\[11\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 92 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(92): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 92 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(92): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 93 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 93 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(93): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 94 DRAM_DQ\[12\] port " "Ignored filter at final_proj_v2.sdc(94): DRAM_DQ\[12\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 94 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 94 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(94): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 95 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(95): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 95 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(95): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 96 DRAM_DQ\[13\] port " "Ignored filter at final_proj_v2.sdc(96): DRAM_DQ\[13\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 96 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(96): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 96 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(96): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 97 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(97): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 97 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(97): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 98 DRAM_DQ\[14\] port " "Ignored filter at final_proj_v2.sdc(98): DRAM_DQ\[14\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 98 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(98): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 98 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(98): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 99 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(99): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 99 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(99): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 100 DRAM_DQ\[15\] port " "Ignored filter at final_proj_v2.sdc(100): DRAM_DQ\[15\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 100 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(100): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 100 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(100): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 101 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(101): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 101 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(101): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 102 DRAM_DQ\[16\] port " "Ignored filter at final_proj_v2.sdc(102): DRAM_DQ\[16\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 102 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(102): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 102 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(102): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 103 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(103): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 103 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(103): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 104 DRAM_DQ\[17\] port " "Ignored filter at final_proj_v2.sdc(104): DRAM_DQ\[17\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 104 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(104): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 104 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(104): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 105 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(105): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 105 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(105): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 106 DRAM_DQ\[18\] port " "Ignored filter at final_proj_v2.sdc(106): DRAM_DQ\[18\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 106 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(106): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 106 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(106): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 107 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(107): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 107 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(107): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 108 DRAM_DQ\[19\] port " "Ignored filter at final_proj_v2.sdc(108): DRAM_DQ\[19\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 108 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(108): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 108 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(108): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 109 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(109): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937777 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937777 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 109 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(109): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937777 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 110 DRAM_DQ\[20\] port " "Ignored filter at final_proj_v2.sdc(110): DRAM_DQ\[20\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 110 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937777 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 110 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(110): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937777 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937777 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 110 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(110): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937778 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 111 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(111): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937778 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937778 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 111 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(111): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937778 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 112 DRAM_DQ\[21\] port " "Ignored filter at final_proj_v2.sdc(112): DRAM_DQ\[21\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 112 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937779 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 112 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(112): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937779 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937779 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 112 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(112): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937779 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 113 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(113): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937780 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937780 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 113 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(113): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937780 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 114 DRAM_DQ\[22\] port " "Ignored filter at final_proj_v2.sdc(114): DRAM_DQ\[22\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 114 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937780 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 114 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(114): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937780 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937780 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 114 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(114): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937781 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 115 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(115): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937781 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937781 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 115 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(115): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937781 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 116 DRAM_DQ\[23\] port " "Ignored filter at final_proj_v2.sdc(116): DRAM_DQ\[23\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937782 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 116 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(116): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937782 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937782 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 116 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(116): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937782 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 117 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(117): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937783 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937783 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 117 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(117): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937783 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 118 DRAM_DQ\[24\] port " "Ignored filter at final_proj_v2.sdc(118): DRAM_DQ\[24\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 118 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937783 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 118 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(118): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 118 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(118): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 119 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(119): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 119 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(119): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 120 DRAM_DQ\[25\] port " "Ignored filter at final_proj_v2.sdc(120): DRAM_DQ\[25\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 120 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 120 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(120): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 120 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(120): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 121 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(121): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 121 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(121): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 122 DRAM_DQ\[26\] port " "Ignored filter at final_proj_v2.sdc(122): DRAM_DQ\[26\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 122 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 122 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(122): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 122 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(122): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 123 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(123): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 123 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(123): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 124 DRAM_DQ\[27\] port " "Ignored filter at final_proj_v2.sdc(124): DRAM_DQ\[27\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 124 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 124 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(124): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 124 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(124): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 125 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(125): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 125 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(125): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 126 DRAM_DQ\[28\] port " "Ignored filter at final_proj_v2.sdc(126): DRAM_DQ\[28\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 126 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 126 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(126): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 126 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(126): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 127 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(127): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 127 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(127): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 128 DRAM_DQ\[29\] port " "Ignored filter at final_proj_v2.sdc(128): DRAM_DQ\[29\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 128 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 128 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(128): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 128 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(128): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 129 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(129): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 129 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(129): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 130 DRAM_DQ\[30\] port " "Ignored filter at final_proj_v2.sdc(130): DRAM_DQ\[30\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 130 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 130 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(130): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 130 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(130): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 131 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(131): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 131 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(131): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 132 DRAM_DQ\[31\] port " "Ignored filter at final_proj_v2.sdc(132): DRAM_DQ\[31\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 132 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 132 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(132): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 132 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 132 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(132): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 133 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(133): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 133 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 133 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(133): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 134 KEY\[0\] port " "Ignored filter at final_proj_v2.sdc(134): KEY\[0\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 134 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 134 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(134): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{KEY\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{KEY\[0\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 134 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 135 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(135): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[0\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 135 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 136 KEY\[1\] port " "Ignored filter at final_proj_v2.sdc(136): KEY\[1\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 136 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 136 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(136): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{KEY\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{KEY\[1\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 136 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 137 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(137): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[1\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 137 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 137 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 138 KEY\[2\] port " "Ignored filter at final_proj_v2.sdc(138): KEY\[2\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 138 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 138 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(138): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{KEY\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{KEY\[2\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 138 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 138 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 139 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(139): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[2\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 139 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 139 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 140 KEY\[3\] port " "Ignored filter at final_proj_v2.sdc(140): KEY\[3\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 140 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 140 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(140): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{KEY\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{KEY\[3\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 140 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937800 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 140 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937800 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 141 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(141): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[3\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 141 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937801 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 141 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 142 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(142): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{altera_reserved_tck\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{altera_reserved_tck\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 142 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937801 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 142 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 143 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(143): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tck\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tck\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 143 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937802 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 143 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937802 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 144 altera_reserved_tdi port " "Ignored filter at final_proj_v2.sdc(144): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 144 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937802 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 144 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(144): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{altera_reserved_tdi\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{altera_reserved_tdi\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 144 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937802 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 144 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937802 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 145 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(145): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tdi\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tdi\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 145 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937802 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 145 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937802 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 146 altera_reserved_tms port " "Ignored filter at final_proj_v2.sdc(146): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 146 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937802 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 146 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(146): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{altera_reserved_tms\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{altera_reserved_tms\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 146 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937802 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 146 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937802 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 147 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(147): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tms\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tms\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 147 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937802 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 147 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937802 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 154 DRAM_ADDR\[0\] port " "Ignored filter at final_proj_v2.sdc(154): DRAM_ADDR\[0\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 154 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937802 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 154 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(154): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[0\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 154 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937802 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 154 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937802 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 154 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(154): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 154 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937802 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 155 DRAM_ADDR\[1\] port " "Ignored filter at final_proj_v2.sdc(155): DRAM_ADDR\[1\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 155 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937802 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 155 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(155): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[1\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 155 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937802 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 155 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937802 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 155 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(155): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 155 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937802 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 156 DRAM_ADDR\[2\] port " "Ignored filter at final_proj_v2.sdc(156): DRAM_ADDR\[2\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 156 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937802 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 156 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(156): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[2\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 156 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937808 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 156 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937808 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 156 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(156): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 156 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937808 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 157 DRAM_ADDR\[3\] port " "Ignored filter at final_proj_v2.sdc(157): DRAM_ADDR\[3\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 157 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937808 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 157 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(157): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[3\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 157 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937808 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 157 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937808 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 157 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(157): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 157 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937809 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 158 DRAM_ADDR\[4\] port " "Ignored filter at final_proj_v2.sdc(158): DRAM_ADDR\[4\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 158 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937809 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 158 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(158): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[4\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 158 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937809 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937809 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 158 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(158): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937810 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 159 DRAM_ADDR\[5\] port " "Ignored filter at final_proj_v2.sdc(159): DRAM_ADDR\[5\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 159 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937810 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 159 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(159): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[5\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 159 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937810 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 159 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937810 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 159 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(159): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 159 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937811 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 160 DRAM_ADDR\[6\] port " "Ignored filter at final_proj_v2.sdc(160): DRAM_ADDR\[6\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 160 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937811 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 160 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(160): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[6\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 160 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937811 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 160 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937811 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 160 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(160): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 160 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937812 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 161 DRAM_ADDR\[7\] port " "Ignored filter at final_proj_v2.sdc(161): DRAM_ADDR\[7\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 161 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937812 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 161 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(161): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[7\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 161 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937812 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 161 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937812 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 161 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(161): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 161 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937812 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 162 DRAM_ADDR\[8\] port " "Ignored filter at final_proj_v2.sdc(162): DRAM_ADDR\[8\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 162 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937813 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 162 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(162): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[8\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 162 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937813 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 162 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937813 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 162 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(162): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 162 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937813 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 163 DRAM_ADDR\[9\] port " "Ignored filter at final_proj_v2.sdc(163): DRAM_ADDR\[9\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 163 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937814 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 163 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(163): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[9\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 163 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937814 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 163 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937814 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 163 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(163): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 163 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937814 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 164 DRAM_ADDR\[10\] port " "Ignored filter at final_proj_v2.sdc(164): DRAM_ADDR\[10\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 164 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 164 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(164): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[10\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 164 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937815 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 164 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(164): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937815 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 165 DRAM_ADDR\[11\] port " "Ignored filter at final_proj_v2.sdc(165): DRAM_ADDR\[11\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 165 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 165 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(165): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[11\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 165 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937815 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 165 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(165): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937815 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 166 DRAM_ADDR\[12\] port " "Ignored filter at final_proj_v2.sdc(166): DRAM_ADDR\[12\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 166 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 166 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(166): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[12\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 166 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937815 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 166 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(166): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937815 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 167 DRAM_BA\[0\] port " "Ignored filter at final_proj_v2.sdc(167): DRAM_BA\[0\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 167 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 167 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(167): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[0\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 167 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937815 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 167 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(167): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937815 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 168 DRAM_BA\[1\] port " "Ignored filter at final_proj_v2.sdc(168): DRAM_BA\[1\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 168 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 168 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(168): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[1\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 168 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937815 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 168 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(168): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937815 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 169 DRAM_CAS_N port " "Ignored filter at final_proj_v2.sdc(169): DRAM_CAS_N could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 169 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 169 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(169): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CAS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CAS_N\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 169 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937815 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 169 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(169): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937815 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 170 DRAM_CKE port " "Ignored filter at final_proj_v2.sdc(170): DRAM_CKE could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 170 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 170 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(170): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CKE\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CKE\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 170 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937815 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 170 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 170 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(170): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 170 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937815 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 171 DRAM_CS_N port " "Ignored filter at final_proj_v2.sdc(171): DRAM_CS_N could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 171 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 171 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(171): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CS_N\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 171 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937815 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 171 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 171 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(171): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 171 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937815 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 172 DRAM_DQM\[0\] port " "Ignored filter at final_proj_v2.sdc(172): DRAM_DQM\[0\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 172 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 172 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(172): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[0\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 172 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937815 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 172 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 172 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(172): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 172 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937815 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 173 DRAM_DQM\[1\] port " "Ignored filter at final_proj_v2.sdc(173): DRAM_DQM\[1\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 173 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 173 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(173): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[1\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 173 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937815 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 173 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 173 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(173): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 173 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937826 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 174 DRAM_DQM\[2\] port " "Ignored filter at final_proj_v2.sdc(174): DRAM_DQM\[2\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 174 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937826 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 174 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(174): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[2\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 174 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937826 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937826 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 174 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(174): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937826 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 175 DRAM_DQM\[3\] port " "Ignored filter at final_proj_v2.sdc(175): DRAM_DQM\[3\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 175 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 175 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(175): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[3\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 175 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 175 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(175): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 176 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(176): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 176 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 176 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(176): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 177 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(177): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 177 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 177 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 177 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(177): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 177 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 178 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(178): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 178 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 178 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(178): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 179 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(179): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 179 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 179 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(179): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 180 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(180): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 180 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 180 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(180): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 181 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(181): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 181 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 181 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 181 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(181): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 181 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 182 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(182): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 182 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 182 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(182): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 183 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(183): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 183 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 183 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(183): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 184 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(184): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 184 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(184): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 185 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(185): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 185 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 185 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 185 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(185): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 185 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 186 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(186): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 186 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 186 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 186 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(186): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 186 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 187 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(187): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 187 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 187 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 187 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(187): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 187 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 188 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(188): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 188 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 188 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 188 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(188): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 188 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 189 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(189): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 189 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 189 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 189 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(189): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 189 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 190 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(190): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 190 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 190 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(190): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 191 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(191): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 191 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 191 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(191): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 192 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(192): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 192 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 192 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 192 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(192): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 192 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 193 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(193): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 193 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 193 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 193 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(193): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 193 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 194 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(194): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 194 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(194): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 195 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(195): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 195 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 195 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(195): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 196 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(196): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 196 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937842 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 196 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937842 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 196 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(196): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 196 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937842 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 197 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(197): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 197 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937842 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 197 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937842 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 197 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(197): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 197 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 198 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(198): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 198 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 198 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 198 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(198): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 198 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 199 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(199): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 199 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 199 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 199 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(199): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 199 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 200 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(200): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 200 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 200 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 200 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(200): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 200 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 201 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(201): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 201 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 201 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 201 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(201): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 201 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 202 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(202): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 202 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 202 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 202 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(202): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 202 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 203 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(203): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 203 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 203 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 203 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(203): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 203 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 204 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(204): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 204 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 204 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 204 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(204): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 204 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 205 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(205): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 205 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 205 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 205 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(205): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 205 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 206 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(206): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 206 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 206 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 206 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(206): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 206 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 207 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(207): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 207 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 207 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 207 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(207): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 207 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 208 DRAM_RAS_N port " "Ignored filter at final_proj_v2.sdc(208): DRAM_RAS_N could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 208 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 208 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(208): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_RAS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_RAS_N\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 208 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 208 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 208 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(208): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 208 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 209 DRAM_WE_N port " "Ignored filter at final_proj_v2.sdc(209): DRAM_WE_N could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 209 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 209 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(209): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_WE_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_WE_N\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 209 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 209 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 209 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(209): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 209 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 210 DRAM_CLK port " "Ignored filter at final_proj_v2.sdc(210): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 210 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 210 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(210): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CLK\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CLK\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 210 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 210 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 210 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(210): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 210 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 211 LEDG\[0\] port " "Ignored filter at final_proj_v2.sdc(211): LEDG\[0\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 211 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 211 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(211): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[0\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 211 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 211 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 212 LEDG\[1\] port " "Ignored filter at final_proj_v2.sdc(212): LEDG\[1\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 212 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 212 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(212): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[1\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 212 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 212 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 213 LEDG\[2\] port " "Ignored filter at final_proj_v2.sdc(213): LEDG\[2\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 213 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 213 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(213): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[2\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 213 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 213 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 214 LEDG\[3\] port " "Ignored filter at final_proj_v2.sdc(214): LEDG\[3\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 214 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 214 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(214): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[3\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 214 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 214 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 215 LEDG\[4\] port " "Ignored filter at final_proj_v2.sdc(215): LEDG\[4\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 215 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 215 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(215): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[4\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 215 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 215 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 216 LEDG\[5\] port " "Ignored filter at final_proj_v2.sdc(216): LEDG\[5\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 216 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 216 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(216): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[5\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 216 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 216 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937843 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 217 LEDG\[6\] port " "Ignored filter at final_proj_v2.sdc(217): LEDG\[6\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 217 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937859 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 217 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(217): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[6\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 217 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937859 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 217 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937859 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 218 LEDG\[7\] port " "Ignored filter at final_proj_v2.sdc(218): LEDG\[7\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 218 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937859 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 218 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(218): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[7\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 218 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937860 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 218 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937860 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 219 altera_reserved_tdo port " "Ignored filter at final_proj_v2.sdc(219): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 219 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937860 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 219 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(219): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tdo\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tdo\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 219 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937860 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 219 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937860 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 226 altera_reserved_tck clock " "Ignored filter at final_proj_v2.sdc(226): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 226 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937860 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 234 *altera_avalon_st_clock_crosser:*\|in_data_buffer* register " "Ignored filter at final_proj_v2.sdc(234): *altera_avalon_st_clock_crosser:*\|in_data_buffer* could not be matched with a register" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 234 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937860 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 234 *altera_avalon_st_clock_crosser:*\|out_data_buffer* register " "Ignored filter at final_proj_v2.sdc(234): *altera_avalon_st_clock_crosser:*\|out_data_buffer* could not be matched with a register" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 234 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937860 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 234 Argument <from> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(234): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] -to \[get_registers \{*altera_avalon_st_clock_crosser:*\|out_data_buffer*\}\] " "set_false_path -from \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] -to \[get_registers \{*altera_avalon_st_clock_crosser:*\|out_data_buffer*\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 234 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937860 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 234 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937860 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 234 Argument <to> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(234): Argument <to> is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 234 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937860 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 235 *altera_std_synchronizer:*\|din_s1 keeper " "Ignored filter at final_proj_v2.sdc(235): *altera_std_synchronizer:*\|din_s1 could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 235 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937860 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 235 Argument <to> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(235): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 235 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937860 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 235 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937860 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 236 *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|clrn pin " "Ignored filter at final_proj_v2.sdc(236): *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|clrn could not be matched with a pin" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 236 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937860 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 236 Argument <to> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(236): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_pins -nocase -compatibility_mode \{*\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|clrn\}\] " "set_false_path -to \[get_pins -nocase -compatibility_mode \{*\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|clrn\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 236 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937860 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 236 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937860 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 237 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break\|break_readreg* keeper " "Ignored filter at final_proj_v2.sdc(237): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 237 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937860 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 237 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr* keeper " "Ignored filter at final_proj_v2.sdc(237): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 237 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937876 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 237 Argument <from> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(237): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break\|break_readreg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break\|break_readreg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 237 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937876 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 237 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937876 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 237 Argument <to> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(237): Argument <to> is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 237 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937876 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 238 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at final_proj_v2.sdc(238): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 238 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937877 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 238 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] keeper " "Ignored filter at final_proj_v2.sdc(238): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 238 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937877 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 238 Argument <from> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(238): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\]\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 238 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937877 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 238 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937877 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 238 Argument <to> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(238): Argument <to> is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 238 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937877 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 239 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at final_proj_v2.sdc(239): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 239 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937877 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 239 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] keeper " "Ignored filter at final_proj_v2.sdc(239): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 239 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937877 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 239 Argument <from> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(239): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\]\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 239 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937877 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 239 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937877 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 239 Argument <to> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(239): Argument <to> is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 239 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937877 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 240 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error keeper " "Ignored filter at final_proj_v2.sdc(240): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 240 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937877 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 240 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] keeper " "Ignored filter at final_proj_v2.sdc(240): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 240 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937877 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 240 Argument <from> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(240): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\]\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 240 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937877 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 240 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937877 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 240 Argument <to> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(240): Argument <to> is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 240 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937877 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 241 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at final_proj_v2.sdc(241): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 241 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937877 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 241 Argument <from> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(241): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 241 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937877 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 241 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937877 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 241 Argument <to> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(241): Argument <to> is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 241 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937877 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 242 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* keeper " "Ignored filter at final_proj_v2.sdc(242): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 242 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937877 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 242 Argument <from> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(242): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo*\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo*\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 242 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937877 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 242 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937877 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 242 Argument <to> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(242): Argument <to> is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 242 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937877 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 243 sld_hub:*\|irf_reg* keeper " "Ignored filter at final_proj_v2.sdc(243): sld_hub:*\|irf_reg* could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 243 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937877 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 243 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir* keeper " "Ignored filter at final_proj_v2.sdc(243): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir* could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 243 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937877 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 243 Argument <from> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(243): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir*\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir*\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 243 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937892 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 243 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937892 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 243 Argument <to> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(243): Argument <to> is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 243 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937893 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 244 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] keeper " "Ignored filter at final_proj_v2.sdc(244): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 244 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937893 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 244 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go keeper " "Ignored filter at final_proj_v2.sdc(244): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 244 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292937894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 244 Argument <from> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(244): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 244 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292937894 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 244 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 244 Argument <to> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(244): Argument <to> is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 244 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292937894 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle " "Node: video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register video_comp:video\|frame_buffer:video_buf\|buffer_page:page_1\|vram:quad2\|altsyncram:altsyncram_component\|altsyncram_2oe1:auto_generated\|ram_block1a21 video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle " "Register video_comp:video\|frame_buffer:video_buf\|buffer_page:page_1\|vram:quad2\|altsyncram:altsyncram_component\|altsyncram_2oe1:auto_generated\|ram_block1a21 is being clocked by video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1513292937923 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1513292937923 "|system_toplevel|video_comp:video|vga_clk_generator:VGA_CLOCK_25|vga_clk_cycle"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PS2_CLK " "Node: PS2_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register position_subsystem:pos_sub_sys\|user_control_system:player\|kbPS2:HID\|keyboard:kb_device\|reg_11:reg_B\|Data_Out\[3\] PS2_CLK " "Register position_subsystem:pos_sub_sys\|user_control_system:player\|kbPS2:HID\|keyboard:kb_device\|reg_11:reg_B\|Data_Out\[3\] is being clocked by PS2_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1513292937923 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1513292937923 "|system_toplevel|PS2_CLK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1513292937986 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1513292937986 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Quartus II" 0 -1 1513292938120 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Quartus II" 0 -1 1513292938173 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Quartus II" 0 -1 1513292938344 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Quartus II" 0 -1 1513292938855 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1513292939086 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1513292940622 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "5.097 millions of transitions / sec " "Average toggle rate for this design is 5.097 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Quartus II" 0 -1 1513292958859 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "212.03 mW " "Total thermal power estimate for the design is 212.03 mW" {  } { { "c:/altera/15.0/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/altera/15.0/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Quartus II" 0 -1 1513292959077 ""}
{ "Info" "IQEXE_ERROR_COUNT" "PowerPlay Power Analyzer 0 s 391 s Quartus II 64-Bit " "Quartus II 64-Bit PowerPlay Power Analyzer was successful. 0 errors, 391 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "857 " "Peak virtual memory: 857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513292959777 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 17:09:19 2017 " "Processing ended: Thu Dec 14 17:09:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513292959777 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513292959777 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513292959777 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1513292959777 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1513292964039 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513292964048 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 17:09:23 2017 " "Processing started: Thu Dec 14 17:09:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513292964048 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1513292964048 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta final_proj_v2 -c final_proj_v1 " "Command: quartus_sta final_proj_v2 -c final_proj_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1513292964048 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1513292964372 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dual_engine_toplevel " "Ignored assignments for entity \"dual_engine_toplevel\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964681 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1513292964681 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "field_test_toplevel " "Ignored assignments for entity \"field_test_toplevel\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity field_test_toplevel -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964684 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964684 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964684 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964684 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964684 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964684 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964684 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964684 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964684 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964684 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964684 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964684 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964684 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964684 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964684 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964684 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964684 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964684 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964684 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964684 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964684 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964684 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964684 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513292964684 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1513292964684 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1513292964941 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1513292965031 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1513292965031 ""}
{ "Info" "ISTA_SDC_FOUND" "final_proj_v2.sdc " "Reading SDC File: 'final_proj_v2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1513292966044 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 42 altera_reserved_tck port " "Ignored filter at final_proj_v2.sdc(42): altera_reserved_tck could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock final_proj_v2.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at final_proj_v2.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\] " "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 50 m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\] pin " "Ignored filter at final_proj_v2.sdc(50): m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\] could not be matched with a pin" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 50 m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] pin " "Ignored filter at final_proj_v2.sdc(50): m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] could not be matched with a pin" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock final_proj_v2.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at final_proj_v2.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\} -source \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  " "create_generated_clock -name \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\} -source \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\] " {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock final_proj_v2.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at final_proj_v2.sdc(50): Argument -source is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 51 m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] pin " "Ignored filter at final_proj_v2.sdc(51): m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] could not be matched with a pin" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock final_proj_v2.sdc 51 Argument <targets> is an empty collection " "Ignored create_generated_clock at final_proj_v2.sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\} -source \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\}\]  " "create_generated_clock -name \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\} -source \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\}\] " {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 51 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock final_proj_v2.sdc 51 Argument -source is an empty collection " "Ignored create_generated_clock at final_proj_v2.sdc(51): Argument -source is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 70 m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] clock " "Ignored filter at final_proj_v2.sdc(70): m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] could not be matched with a clock" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 70 DRAM_DQ\[0\] port " "Ignored filter at final_proj_v2.sdc(70): DRAM_DQ\[0\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 70 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 70 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(70): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 71 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 71 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(71): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 72 DRAM_DQ\[1\] port " "Ignored filter at final_proj_v2.sdc(72): DRAM_DQ\[1\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 72 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 72 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(72): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 73 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 73 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(73): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 74 DRAM_DQ\[2\] port " "Ignored filter at final_proj_v2.sdc(74): DRAM_DQ\[2\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 74 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 74 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(74): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 75 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 75 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(75): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 76 DRAM_DQ\[3\] port " "Ignored filter at final_proj_v2.sdc(76): DRAM_DQ\[3\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 76 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 76 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(76): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 77 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 77 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(77): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 78 DRAM_DQ\[4\] port " "Ignored filter at final_proj_v2.sdc(78): DRAM_DQ\[4\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 78 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 78 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(78): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 79 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966098 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 79 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(79): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966098 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 80 DRAM_DQ\[5\] port " "Ignored filter at final_proj_v2.sdc(80): DRAM_DQ\[5\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 80 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966099 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966099 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 80 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(80): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966099 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 81 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966099 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966099 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 81 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(81): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966099 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 82 DRAM_DQ\[6\] port " "Ignored filter at final_proj_v2.sdc(82): DRAM_DQ\[6\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966099 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 82 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 82 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(82): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 83 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 83 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(83): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 84 DRAM_DQ\[7\] port " "Ignored filter at final_proj_v2.sdc(84): DRAM_DQ\[7\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 84 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 84 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(84): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 85 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 85 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(85): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 86 DRAM_DQ\[8\] port " "Ignored filter at final_proj_v2.sdc(86): DRAM_DQ\[8\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 86 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(86): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 86 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(86): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 87 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 87 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(87): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 88 DRAM_DQ\[9\] port " "Ignored filter at final_proj_v2.sdc(88): DRAM_DQ\[9\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 88 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 88 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(88): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 89 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(89): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 89 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(89): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 90 DRAM_DQ\[10\] port " "Ignored filter at final_proj_v2.sdc(90): DRAM_DQ\[10\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 90 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 90 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(90): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 91 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 91 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(91): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 92 DRAM_DQ\[11\] port " "Ignored filter at final_proj_v2.sdc(92): DRAM_DQ\[11\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 92 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(92): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 92 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(92): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 93 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 93 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(93): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 94 DRAM_DQ\[12\] port " "Ignored filter at final_proj_v2.sdc(94): DRAM_DQ\[12\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 94 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 94 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(94): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 95 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(95): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 95 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(95): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 96 DRAM_DQ\[13\] port " "Ignored filter at final_proj_v2.sdc(96): DRAM_DQ\[13\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 96 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(96): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 96 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(96): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 97 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(97): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 97 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(97): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 98 DRAM_DQ\[14\] port " "Ignored filter at final_proj_v2.sdc(98): DRAM_DQ\[14\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 98 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(98): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 98 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(98): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 99 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(99): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 99 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(99): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 100 DRAM_DQ\[15\] port " "Ignored filter at final_proj_v2.sdc(100): DRAM_DQ\[15\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 100 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(100): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966115 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 100 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(100): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 101 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(101): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966115 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 101 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(101): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966115 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 102 DRAM_DQ\[16\] port " "Ignored filter at final_proj_v2.sdc(102): DRAM_DQ\[16\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 102 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(102): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966115 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 102 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(102): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 103 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(103): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966115 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 103 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(103): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966115 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 104 DRAM_DQ\[17\] port " "Ignored filter at final_proj_v2.sdc(104): DRAM_DQ\[17\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 104 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(104): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966115 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 104 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(104): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 105 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(105): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966115 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 105 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(105): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966115 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 106 DRAM_DQ\[18\] port " "Ignored filter at final_proj_v2.sdc(106): DRAM_DQ\[18\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 106 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(106): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966115 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 106 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(106): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 107 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(107): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966115 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 107 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(107): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966115 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 108 DRAM_DQ\[19\] port " "Ignored filter at final_proj_v2.sdc(108): DRAM_DQ\[19\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 108 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(108): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966115 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 108 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(108): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 109 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(109): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966115 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 109 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(109): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966115 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 110 DRAM_DQ\[20\] port " "Ignored filter at final_proj_v2.sdc(110): DRAM_DQ\[20\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 110 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 110 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(110): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966115 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 110 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(110): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 111 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(111): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966115 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 111 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(111): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966115 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 112 DRAM_DQ\[21\] port " "Ignored filter at final_proj_v2.sdc(112): DRAM_DQ\[21\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 112 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 112 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(112): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966130 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966130 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 112 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(112): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966130 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 113 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(113): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966131 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966131 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 113 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(113): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966131 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 114 DRAM_DQ\[22\] port " "Ignored filter at final_proj_v2.sdc(114): DRAM_DQ\[22\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 114 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966131 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 114 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(114): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966132 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966132 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 114 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(114): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966132 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 115 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(115): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966133 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966133 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 115 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(115): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966134 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 116 DRAM_DQ\[23\] port " "Ignored filter at final_proj_v2.sdc(116): DRAM_DQ\[23\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966134 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 116 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(116): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966135 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966135 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 116 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(116): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966135 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 117 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(117): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966136 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966136 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 117 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(117): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966136 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 118 DRAM_DQ\[24\] port " "Ignored filter at final_proj_v2.sdc(118): DRAM_DQ\[24\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 118 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966137 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 118 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(118): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966137 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966137 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 118 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(118): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966138 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 119 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(119): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966138 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966138 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 119 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(119): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966139 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 120 DRAM_DQ\[25\] port " "Ignored filter at final_proj_v2.sdc(120): DRAM_DQ\[25\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 120 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966139 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 120 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(120): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966140 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966140 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 120 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(120): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966140 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 121 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(121): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966141 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966141 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 121 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(121): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966141 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 122 DRAM_DQ\[26\] port " "Ignored filter at final_proj_v2.sdc(122): DRAM_DQ\[26\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 122 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966142 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 122 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(122): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966142 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966142 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 122 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(122): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 123 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(123): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966143 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 123 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(123): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966143 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 124 DRAM_DQ\[27\] port " "Ignored filter at final_proj_v2.sdc(124): DRAM_DQ\[27\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 124 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 124 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(124): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966143 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 124 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(124): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 125 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(125): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966143 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 125 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(125): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966143 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 126 DRAM_DQ\[28\] port " "Ignored filter at final_proj_v2.sdc(126): DRAM_DQ\[28\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 126 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 126 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(126): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966143 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 126 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(126): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 127 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(127): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966143 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 127 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(127): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966143 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 128 DRAM_DQ\[29\] port " "Ignored filter at final_proj_v2.sdc(128): DRAM_DQ\[29\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 128 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 128 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(128): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966143 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 128 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(128): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 129 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(129): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966143 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 129 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(129): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966143 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 130 DRAM_DQ\[30\] port " "Ignored filter at final_proj_v2.sdc(130): DRAM_DQ\[30\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 130 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 130 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(130): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966143 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 130 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(130): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 131 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(131): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966143 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 131 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(131): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966143 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 132 DRAM_DQ\[31\] port " "Ignored filter at final_proj_v2.sdc(132): DRAM_DQ\[31\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 132 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 132 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(132): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 132 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966143 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 132 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(132): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 133 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(133): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 133 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966143 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 133 Argument -clock is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(133): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966143 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 134 KEY\[0\] port " "Ignored filter at final_proj_v2.sdc(134): KEY\[0\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 134 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 134 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(134): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{KEY\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{KEY\[0\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 134 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966143 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 135 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(135): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[0\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 135 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966159 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966159 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 136 KEY\[1\] port " "Ignored filter at final_proj_v2.sdc(136): KEY\[1\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 136 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 136 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(136): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{KEY\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{KEY\[1\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 136 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 137 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(137): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[1\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 137 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 137 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 138 KEY\[2\] port " "Ignored filter at final_proj_v2.sdc(138): KEY\[2\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 138 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 138 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(138): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{KEY\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{KEY\[2\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 138 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 138 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 139 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(139): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[2\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 139 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 139 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 140 KEY\[3\] port " "Ignored filter at final_proj_v2.sdc(140): KEY\[3\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 140 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 140 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(140): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{KEY\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{KEY\[3\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 140 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 140 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 141 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(141): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[3\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 141 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 141 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 142 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(142): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{altera_reserved_tck\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{altera_reserved_tck\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 142 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 142 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 143 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(143): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tck\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tck\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 143 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 143 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 144 altera_reserved_tdi port " "Ignored filter at final_proj_v2.sdc(144): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 144 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 144 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(144): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{altera_reserved_tdi\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{altera_reserved_tdi\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 144 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 144 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 145 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(145): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tdi\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tdi\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 145 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 145 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 146 altera_reserved_tms port " "Ignored filter at final_proj_v2.sdc(146): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 146 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 146 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(146): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{altera_reserved_tms\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{altera_reserved_tms\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 146 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 146 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay final_proj_v2.sdc 147 Argument <targets> is an empty collection " "Ignored set_input_delay at final_proj_v2.sdc(147): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tms\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tms\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 147 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 147 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 154 DRAM_ADDR\[0\] port " "Ignored filter at final_proj_v2.sdc(154): DRAM_ADDR\[0\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 154 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 154 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(154): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[0\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 154 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 154 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 154 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(154): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 154 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 155 DRAM_ADDR\[1\] port " "Ignored filter at final_proj_v2.sdc(155): DRAM_ADDR\[1\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 155 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 155 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(155): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[1\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 155 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 155 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 155 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(155): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 155 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 156 DRAM_ADDR\[2\] port " "Ignored filter at final_proj_v2.sdc(156): DRAM_ADDR\[2\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 156 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 156 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(156): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[2\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 156 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 156 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 156 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(156): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 156 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 157 DRAM_ADDR\[3\] port " "Ignored filter at final_proj_v2.sdc(157): DRAM_ADDR\[3\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 157 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 157 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(157): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[3\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 157 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 157 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 157 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(157): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 157 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 158 DRAM_ADDR\[4\] port " "Ignored filter at final_proj_v2.sdc(158): DRAM_ADDR\[4\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 158 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 158 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(158): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[4\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 158 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 158 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(158): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 159 DRAM_ADDR\[5\] port " "Ignored filter at final_proj_v2.sdc(159): DRAM_ADDR\[5\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 159 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 159 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(159): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[5\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 159 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 159 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 159 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(159): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 159 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 160 DRAM_ADDR\[6\] port " "Ignored filter at final_proj_v2.sdc(160): DRAM_ADDR\[6\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 160 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 160 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(160): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[6\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 160 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 160 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 160 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(160): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 160 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 161 DRAM_ADDR\[7\] port " "Ignored filter at final_proj_v2.sdc(161): DRAM_ADDR\[7\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 161 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 161 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(161): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[7\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 161 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966176 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 161 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966176 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 161 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(161): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 161 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966176 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 162 DRAM_ADDR\[8\] port " "Ignored filter at final_proj_v2.sdc(162): DRAM_ADDR\[8\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 162 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966176 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 162 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(162): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[8\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 162 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966176 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 162 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966176 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 162 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(162): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 162 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 163 DRAM_ADDR\[9\] port " "Ignored filter at final_proj_v2.sdc(163): DRAM_ADDR\[9\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 163 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 163 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(163): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[9\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 163 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 163 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 163 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(163): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 163 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 164 DRAM_ADDR\[10\] port " "Ignored filter at final_proj_v2.sdc(164): DRAM_ADDR\[10\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 164 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 164 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(164): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[10\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 164 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 164 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(164): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 165 DRAM_ADDR\[11\] port " "Ignored filter at final_proj_v2.sdc(165): DRAM_ADDR\[11\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 165 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 165 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(165): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[11\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 165 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 165 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(165): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 166 DRAM_ADDR\[12\] port " "Ignored filter at final_proj_v2.sdc(166): DRAM_ADDR\[12\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 166 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 166 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(166): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[12\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 166 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 166 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(166): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 167 DRAM_BA\[0\] port " "Ignored filter at final_proj_v2.sdc(167): DRAM_BA\[0\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 167 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 167 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(167): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[0\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 167 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 167 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(167): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 168 DRAM_BA\[1\] port " "Ignored filter at final_proj_v2.sdc(168): DRAM_BA\[1\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 168 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 168 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(168): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[1\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 168 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 168 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(168): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 169 DRAM_CAS_N port " "Ignored filter at final_proj_v2.sdc(169): DRAM_CAS_N could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 169 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 169 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(169): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CAS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CAS_N\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 169 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 169 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(169): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 170 DRAM_CKE port " "Ignored filter at final_proj_v2.sdc(170): DRAM_CKE could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 170 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 170 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(170): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CKE\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CKE\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 170 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 170 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 170 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(170): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 170 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 171 DRAM_CS_N port " "Ignored filter at final_proj_v2.sdc(171): DRAM_CS_N could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 171 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 171 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(171): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CS_N\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 171 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 171 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 171 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(171): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 171 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 172 DRAM_DQM\[0\] port " "Ignored filter at final_proj_v2.sdc(172): DRAM_DQM\[0\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 172 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 172 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(172): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[0\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 172 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 172 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 172 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(172): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 172 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 173 DRAM_DQM\[1\] port " "Ignored filter at final_proj_v2.sdc(173): DRAM_DQM\[1\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 173 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 173 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(173): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[1\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 173 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 173 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 173 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(173): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 173 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 174 DRAM_DQM\[2\] port " "Ignored filter at final_proj_v2.sdc(174): DRAM_DQM\[2\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 174 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 174 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(174): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[2\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 174 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 174 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(174): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 175 DRAM_DQM\[3\] port " "Ignored filter at final_proj_v2.sdc(175): DRAM_DQM\[3\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 175 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 175 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(175): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[3\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 175 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 175 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(175): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 176 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(176): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 176 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 176 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(176): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 177 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(177): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 177 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 177 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 177 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(177): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 177 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 178 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(178): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 178 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 178 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(178): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 179 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(179): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 179 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 179 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(179): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 180 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(180): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 180 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966193 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966193 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 180 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(180): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966193 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 181 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(181): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 181 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966194 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 181 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 181 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(181): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 181 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 182 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(182): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 182 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966195 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966195 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 182 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(182): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966195 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 183 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(183): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 183 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966196 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966196 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 183 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(183): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966196 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 184 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(184): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966197 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 184 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(184): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 185 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(185): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 185 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966198 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 185 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 185 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(185): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 185 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 186 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(186): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 186 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966198 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 186 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 186 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(186): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 186 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 187 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(187): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 187 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966198 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 187 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 187 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(187): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 187 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 188 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(188): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 188 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966198 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 188 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 188 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(188): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 188 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 189 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(189): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 189 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966198 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 189 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 189 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(189): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 189 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 190 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(190): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 190 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966198 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 190 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(190): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 191 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(191): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 191 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966198 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 191 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(191): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 192 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(192): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 192 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966198 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 192 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 192 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(192): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 192 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 193 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(193): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 193 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966198 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 193 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 193 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(193): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 193 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 194 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(194): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966198 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 194 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(194): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 195 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(195): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 195 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966198 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 195 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(195): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 196 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(196): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 196 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966198 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 196 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 196 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(196): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 196 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 197 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(197): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 197 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966198 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 197 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 197 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(197): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 197 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 198 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(198): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 198 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966198 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 198 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 198 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(198): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 198 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 199 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(199): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 199 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966198 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 199 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 199 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(199): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 199 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 200 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(200): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 200 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966214 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 200 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 200 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(200): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 200 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 201 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(201): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 201 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966214 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 201 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 201 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(201): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 201 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 202 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(202): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 202 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966214 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 202 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 202 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(202): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 202 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 203 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(203): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 203 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966214 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 203 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 203 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(203): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 203 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 204 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(204): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 204 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966214 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 204 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 204 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(204): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 204 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 205 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(205): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 205 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966214 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 205 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 205 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(205): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 205 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 206 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(206): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 206 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966214 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 206 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 206 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(206): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 206 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 207 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(207): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 207 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966214 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 207 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 207 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(207): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 207 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 208 DRAM_RAS_N port " "Ignored filter at final_proj_v2.sdc(208): DRAM_RAS_N could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 208 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 208 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(208): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_RAS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_RAS_N\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 208 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966214 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 208 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 208 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(208): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 208 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 209 DRAM_WE_N port " "Ignored filter at final_proj_v2.sdc(209): DRAM_WE_N could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 209 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 209 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(209): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_WE_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_WE_N\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 209 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966214 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 209 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 209 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(209): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 209 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 210 DRAM_CLK port " "Ignored filter at final_proj_v2.sdc(210): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 210 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 210 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(210): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CLK\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CLK\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 210 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966214 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 210 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 210 Argument -clock is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(210): Argument -clock is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 210 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 211 LEDG\[0\] port " "Ignored filter at final_proj_v2.sdc(211): LEDG\[0\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 211 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 211 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(211): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[0\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 211 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966214 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 211 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 212 LEDG\[1\] port " "Ignored filter at final_proj_v2.sdc(212): LEDG\[1\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 212 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 212 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(212): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[1\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 212 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966214 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 212 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 213 LEDG\[2\] port " "Ignored filter at final_proj_v2.sdc(213): LEDG\[2\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 213 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966230 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 213 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(213): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[2\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 213 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966230 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 213 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966230 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 214 LEDG\[3\] port " "Ignored filter at final_proj_v2.sdc(214): LEDG\[3\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 214 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966230 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 214 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(214): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[3\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 214 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966230 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 214 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966230 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 215 LEDG\[4\] port " "Ignored filter at final_proj_v2.sdc(215): LEDG\[4\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 215 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966230 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 215 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(215): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[4\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 215 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966230 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 215 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966230 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 216 LEDG\[5\] port " "Ignored filter at final_proj_v2.sdc(216): LEDG\[5\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 216 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966230 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 216 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(216): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[5\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 216 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966234 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 216 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966234 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 217 LEDG\[6\] port " "Ignored filter at final_proj_v2.sdc(217): LEDG\[6\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 217 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966234 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 217 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(217): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[6\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 217 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966234 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 217 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966234 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 218 LEDG\[7\] port " "Ignored filter at final_proj_v2.sdc(218): LEDG\[7\] could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 218 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966234 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 218 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(218): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[7\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 218 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966234 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 218 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966234 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 219 altera_reserved_tdo port " "Ignored filter at final_proj_v2.sdc(219): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 219 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966234 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay final_proj_v2.sdc 219 Argument <targets> is an empty collection " "Ignored set_output_delay at final_proj_v2.sdc(219): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tdo\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tdo\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 219 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966234 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 219 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966234 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 226 altera_reserved_tck clock " "Ignored filter at final_proj_v2.sdc(226): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 226 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966234 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 234 *altera_avalon_st_clock_crosser:*\|in_data_buffer* register " "Ignored filter at final_proj_v2.sdc(234): *altera_avalon_st_clock_crosser:*\|in_data_buffer* could not be matched with a register" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 234 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966239 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 234 *altera_avalon_st_clock_crosser:*\|out_data_buffer* register " "Ignored filter at final_proj_v2.sdc(234): *altera_avalon_st_clock_crosser:*\|out_data_buffer* could not be matched with a register" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 234 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966239 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 234 Argument <from> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(234): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] -to \[get_registers \{*altera_avalon_st_clock_crosser:*\|out_data_buffer*\}\] " "set_false_path -from \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] -to \[get_registers \{*altera_avalon_st_clock_crosser:*\|out_data_buffer*\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 234 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966239 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 234 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966239 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 234 Argument <to> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(234): Argument <to> is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 234 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966239 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 235 *altera_std_synchronizer:*\|din_s1 keeper " "Ignored filter at final_proj_v2.sdc(235): *altera_std_synchronizer:*\|din_s1 could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 235 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 235 Argument <to> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(235): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 235 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966244 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 235 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966244 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 236 *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|clrn pin " "Ignored filter at final_proj_v2.sdc(236): *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|clrn could not be matched with a pin" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 236 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 236 Argument <to> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(236): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_pins -nocase -compatibility_mode \{*\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|clrn\}\] " "set_false_path -to \[get_pins -nocase -compatibility_mode \{*\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|clrn\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 236 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966244 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 236 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966244 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 237 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break\|break_readreg* keeper " "Ignored filter at final_proj_v2.sdc(237): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 237 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966244 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 237 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr* keeper " "Ignored filter at final_proj_v2.sdc(237): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 237 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 237 Argument <from> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(237): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break\|break_readreg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break\|break_readreg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 237 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966244 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 237 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 237 Argument <to> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(237): Argument <to> is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 237 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966244 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 238 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at final_proj_v2.sdc(238): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 238 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966244 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 238 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] keeper " "Ignored filter at final_proj_v2.sdc(238): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 238 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 238 Argument <from> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(238): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\]\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 238 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966261 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 238 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 238 Argument <to> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(238): Argument <to> is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 238 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 239 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at final_proj_v2.sdc(239): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 239 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 239 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] keeper " "Ignored filter at final_proj_v2.sdc(239): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 239 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 239 Argument <from> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(239): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\]\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 239 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966261 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 239 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 239 Argument <to> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(239): Argument <to> is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 239 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 240 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error keeper " "Ignored filter at final_proj_v2.sdc(240): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 240 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 240 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] keeper " "Ignored filter at final_proj_v2.sdc(240): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 240 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 240 Argument <from> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(240): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\]\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\]\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 240 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966261 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 240 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 240 Argument <to> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(240): Argument <to> is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 240 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 241 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at final_proj_v2.sdc(241): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 241 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966272 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 241 Argument <from> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(241): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 241 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966273 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 241 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966273 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 241 Argument <to> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(241): Argument <to> is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 241 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966274 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 242 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* keeper " "Ignored filter at final_proj_v2.sdc(242): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 242 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966275 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 242 Argument <from> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(242): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo*\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo*\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 242 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966275 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 242 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966275 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 242 Argument <to> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(242): Argument <to> is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 242 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966275 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 243 sld_hub:*\|irf_reg* keeper " "Ignored filter at final_proj_v2.sdc(243): sld_hub:*\|irf_reg* could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 243 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966275 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 243 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir* keeper " "Ignored filter at final_proj_v2.sdc(243): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir* could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 243 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966278 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 243 Argument <from> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(243): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir*\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir*\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 243 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966278 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 243 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966278 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 243 Argument <to> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(243): Argument <to> is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 243 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966278 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 244 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] keeper " "Ignored filter at final_proj_v2.sdc(244): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 244 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966279 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_proj_v2.sdc 244 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go keeper " "Ignored filter at final_proj_v2.sdc(244): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go could not be matched with a keeper" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 244 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513292966280 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 244 Argument <from> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(244): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go\}\]" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 244 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513292966280 ""}  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 244 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966280 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_proj_v2.sdc 244 Argument <to> is an empty collection " "Ignored set_false_path at final_proj_v2.sdc(244): Argument <to> is an empty collection" {  } { { "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/final_proj_v2.sdc" 244 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513292966280 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle " "Node: video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register video_comp:video\|frame_buffer:video_buf\|buffer_page:page_1\|vram:quad2\|altsyncram:altsyncram_component\|altsyncram_2oe1:auto_generated\|ram_block1a21 video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle " "Register video_comp:video\|frame_buffer:video_buf\|buffer_page:page_1\|vram:quad2\|altsyncram:altsyncram_component\|altsyncram_2oe1:auto_generated\|ram_block1a21 is being clocked by video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1513292966329 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1513292966329 "|system_toplevel|video_comp:video|vga_clk_generator:VGA_CLOCK_25|vga_clk_cycle"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PS2_CLK " "Node: PS2_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register position_subsystem:pos_sub_sys\|user_control_system:player\|kbPS2:HID\|keyboard:kb_device\|reg_11:reg_B\|Data_Out\[3\] PS2_CLK " "Register position_subsystem:pos_sub_sys\|user_control_system:player\|kbPS2:HID\|keyboard:kb_device\|reg_11:reg_B\|Data_Out\[3\] is being clocked by PS2_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1513292966329 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1513292966329 "|system_toplevel|PS2_CLK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1513292967001 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1513292967001 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1513292967001 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1513292967061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.158 " "Worst-case setup slack is 2.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513292967300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513292967300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.158               0.000 main_clk_50  " "    2.158               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513292967300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513292967300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.228 " "Worst-case hold slack is 0.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513292967354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513292967354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 main_clk_50  " "    0.228               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513292967354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513292967354 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1513292967366 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1513292967378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.622 " "Worst-case minimum pulse width slack is 9.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513292967392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513292967392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.622               0.000 main_clk_50  " "    9.622               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513292967392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513292967392 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1513292967887 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1513292967952 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1513292969547 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle " "Node: video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register video_comp:video\|frame_buffer:video_buf\|buffer_page:page_1\|vram:quad2\|altsyncram:altsyncram_component\|altsyncram_2oe1:auto_generated\|ram_block1a21 video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle " "Register video_comp:video\|frame_buffer:video_buf\|buffer_page:page_1\|vram:quad2\|altsyncram:altsyncram_component\|altsyncram_2oe1:auto_generated\|ram_block1a21 is being clocked by video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1513292970083 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1513292970083 "|system_toplevel|video_comp:video|vga_clk_generator:VGA_CLOCK_25|vga_clk_cycle"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PS2_CLK " "Node: PS2_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register position_subsystem:pos_sub_sys\|user_control_system:player\|kbPS2:HID\|keyboard:kb_device\|reg_11:reg_B\|Data_Out\[3\] PS2_CLK " "Register position_subsystem:pos_sub_sys\|user_control_system:player\|kbPS2:HID\|keyboard:kb_device\|reg_11:reg_B\|Data_Out\[3\] is being clocked by PS2_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1513292970083 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1513292970083 "|system_toplevel|PS2_CLK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1513292970083 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1513292970083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.795 " "Worst-case setup slack is 3.795" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513292970226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513292970226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.795               0.000 main_clk_50  " "    3.795               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513292970226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513292970226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.176 " "Worst-case hold slack is 0.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513292970277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513292970277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 main_clk_50  " "    0.176               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513292970277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513292970277 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1513292970293 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1513292970308 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.643 " "Worst-case minimum pulse width slack is 9.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513292970327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513292970327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.643               0.000 main_clk_50  " "    9.643               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513292970327 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513292970327 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1513292970821 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle " "Node: video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register video_comp:video\|frame_buffer:video_buf\|buffer_page:page_1\|vram:quad2\|altsyncram:altsyncram_component\|altsyncram_2oe1:auto_generated\|ram_block1a21 video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle " "Register video_comp:video\|frame_buffer:video_buf\|buffer_page:page_1\|vram:quad2\|altsyncram:altsyncram_component\|altsyncram_2oe1:auto_generated\|ram_block1a21 is being clocked by video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1513292971367 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1513292971367 "|system_toplevel|video_comp:video|vga_clk_generator:VGA_CLOCK_25|vga_clk_cycle"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PS2_CLK " "Node: PS2_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register position_subsystem:pos_sub_sys\|user_control_system:player\|kbPS2:HID\|keyboard:kb_device\|reg_11:reg_B\|Data_Out\[3\] PS2_CLK " "Register position_subsystem:pos_sub_sys\|user_control_system:player\|kbPS2:HID\|keyboard:kb_device\|reg_11:reg_B\|Data_Out\[3\] is being clocked by PS2_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1513292971383 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1513292971383 "|system_toplevel|PS2_CLK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1513292971393 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1513292971393 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.398 " "Worst-case setup slack is 11.398" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513292971461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513292971461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.398               0.000 main_clk_50  " "   11.398               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513292971461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513292971461 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1513292971493 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1513292971493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.023 " "Worst-case hold slack is -0.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513292971517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513292971517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.023              -0.023 main_clk_50  " "   -0.023              -0.023 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513292971517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513292971517 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1513292971534 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1513292971554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.371 " "Worst-case minimum pulse width slack is 9.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513292971574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513292971574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.371               0.000 main_clk_50  " "    9.371               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1513292971574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1513292971574 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1513292973134 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1513292973134 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 449 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 449 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "891 " "Peak virtual memory: 891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513292973701 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 17:09:33 2017 " "Processing ended: Thu Dec 14 17:09:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513292973701 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513292973701 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513292973701 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1513292973701 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1513292978909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513292978919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 17:09:38 2017 " "Processing started: Thu Dec 14 17:09:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513292978919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1513292978919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off final_proj_v2 -c final_proj_v1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off final_proj_v2 -c final_proj_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1513292978919 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_proj_v1_7_1200mv_85c_slow.svo C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/simulation/modelsim/ simulation " "Generated file final_proj_v1_7_1200mv_85c_slow.svo in folder \"C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1513292982061 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_proj_v1_7_1200mv_0c_slow.svo C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/simulation/modelsim/ simulation " "Generated file final_proj_v1_7_1200mv_0c_slow.svo in folder \"C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1513292983000 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_proj_v1_min_1200mv_0c_fast.svo C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/simulation/modelsim/ simulation " "Generated file final_proj_v1_min_1200mv_0c_fast.svo in folder \"C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1513292983964 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_proj_v1.svo C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/simulation/modelsim/ simulation " "Generated file final_proj_v1.svo in folder \"C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1513292985151 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_proj_v1_7_1200mv_85c_v_slow.sdo C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/simulation/modelsim/ simulation " "Generated file final_proj_v1_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1513292986545 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_proj_v1_7_1200mv_0c_v_slow.sdo C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/simulation/modelsim/ simulation " "Generated file final_proj_v1_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1513292987451 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_proj_v1_min_1200mv_0c_v_fast.sdo C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/simulation/modelsim/ simulation " "Generated file final_proj_v1_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1513292988318 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_proj_v1_v.sdo C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/simulation/modelsim/ simulation " "Generated file final_proj_v1_v.sdo in folder \"C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1513292989137 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "697 " "Peak virtual memory: 697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513292989417 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 17:09:49 2017 " "Processing ended: Thu Dec 14 17:09:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513292989417 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513292989417 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513292989417 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1513292989417 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1344 s " "Quartus II Full Compilation was successful. 0 errors, 1344 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1513292990117 ""}
