Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/gabri/Desktop/dispositivos/p2_grms/ --output-directory=C:/Users/gabri/Desktop/dispositivos/p2_grms/p2_grms_qsys/ --report-file=bsf:C:/Users/gabri/Desktop/dispositivos/p2_grms/p2_grms_qsys.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/gabri/Desktop/dispositivos/p2_grms/p2_grms_qsys.qsys
Progress: Loading p2_grms/p2_grms_qsys.qsys
Progress: Reading input file
Progress: Adding clk_grms [clock_source 13.0]
Progress: Parameterizing module clk_grms
Progress: Adding nios2_qsys_grms [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_grms
Progress: Adding jtag_uart_grms [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_grms
Progress: Adding new_sdram_controller_grms [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module new_sdram_controller_grms
Progress: Adding timer_grms [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_grms
Progress: Adding lcd_16207_grms [altera_avalon_lcd_16207 13.0.1.99.2]
Progress: Parameterizing module lcd_16207_grms
Progress: Adding pa_grms [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pa_grms
Progress: Adding pb_grms [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pb_grms
Progress: Adding pc_grms [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pc_grms
Progress: Adding pd_grms [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pd_grms
Progress: Adding pe_grms [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pe_grms
Progress: Adding pf_grms [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pf_grms
Progress: Adding pg_grms [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pg_grms
Progress: Adding ph_grms [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module ph_grms
Progress: Adding pi_grms [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pi_grms
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: p2_grms_qsys.pa_grms: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: p2_grms_qsys.pb_grms: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/gabri/Desktop/dispositivos/p2_grms/ --output-directory=C:/Users/gabri/Desktop/dispositivos/p2_grms/p2_grms_qsys/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/gabri/Desktop/dispositivos/p2_grms/p2_grms_qsys.sopcinfo --report-file=html:C:/Users/gabri/Desktop/dispositivos/p2_grms/p2_grms_qsys.html --report-file=qip:C:/Users/gabri/Desktop/dispositivos/p2_grms/p2_grms_qsys/synthesis/p2_grms_qsys.qip --report-file=cmp:C:/Users/gabri/Desktop/dispositivos/p2_grms/p2_grms_qsys.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/gabri/Desktop/dispositivos/p2_grms/p2_grms_qsys.qsys --language=VHDL
Progress: Loading p2_grms/p2_grms_qsys.qsys
Progress: Reading input file
Progress: Adding clk_grms [clock_source 13.0]
Progress: Parameterizing module clk_grms
Progress: Adding nios2_qsys_grms [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_grms
Progress: Adding jtag_uart_grms [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_grms
Progress: Adding new_sdram_controller_grms [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module new_sdram_controller_grms
Progress: Adding timer_grms [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_grms
Progress: Adding lcd_16207_grms [altera_avalon_lcd_16207 13.0.1.99.2]
Progress: Parameterizing module lcd_16207_grms
Progress: Adding pa_grms [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pa_grms
Progress: Adding pb_grms [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pb_grms
Progress: Adding pc_grms [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pc_grms
Progress: Adding pd_grms [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pd_grms
Progress: Adding pe_grms [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pe_grms
Progress: Adding pf_grms [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pf_grms
Progress: Adding pg_grms [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pg_grms
Progress: Adding ph_grms [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module ph_grms
Progress: Adding pi_grms [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pi_grms
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: p2_grms_qsys.pa_grms: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: p2_grms_qsys.pb_grms: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: p2_grms_qsys: Generating p2_grms_qsys "p2_grms_qsys" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 15 modules, 58 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 31 modules, 106 connections
Info: merlin_domain_transform: After transform: 63 modules, 263 connections
Info: merlin_router_transform: After transform: 79 modules, 311 connections
Info: merlin_burst_transform: After transform: 80 modules, 314 connections
Info: reset_adaptation_transform: After transform: 81 modules, 316 connections
Info: merlin_network_to_switch_transform: After transform: 112 modules, 404 connections
Info: merlin_width_transform: After transform: 114 modules, 410 connections
Info: merlin_mm_transform: After transform: 114 modules, 410 connections
Info: merlin_interrupt_mapper_transform: After transform: 115 modules, 413 connections
Info: nios2_qsys_grms: Starting RTL generation for module 'p2_grms_qsys_nios2_qsys_grms'
Info: nios2_qsys_grms:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=p2_grms_qsys_nios2_qsys_grms --dir=C:/Users/gabri/AppData/Local/Temp/alt9362_4505471360366728781.dir/0001_nios2_qsys_grms_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt9362_4505471360366728781.dir/0001_nios2_qsys_grms_gen//p2_grms_qsys_nios2_qsys_grms_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys_grms: # 2023.01.05 15:32:29 (*) Starting Nios II generation
Info: nios2_qsys_grms: # 2023.01.05 15:32:29 (*)   Checking for plaintext license.
Info: nios2_qsys_grms: # 2023.01.05 15:32:30 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: nios2_qsys_grms: # 2023.01.05 15:32:30 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_grms: # 2023.01.05 15:32:30 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_grms: # 2023.01.05 15:32:30 (*)   Plaintext license not found.
Info: nios2_qsys_grms: # 2023.01.05 15:32:30 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_grms: # 2023.01.05 15:32:30 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_grms: # 2023.01.05 15:32:30 (*)   Creating all objects for CPU
Info: nios2_qsys_grms: # 2023.01.05 15:32:31 (*)   Generating RTL from CPU objects
Info: nios2_qsys_grms: # 2023.01.05 15:32:31 (*)   Creating plain-text RTL
Info: nios2_qsys_grms: # 2023.01.05 15:32:33 (*) Done Nios II generation
Info: nios2_qsys_grms: Done RTL generation for module 'p2_grms_qsys_nios2_qsys_grms'
Info: nios2_qsys_grms: "p2_grms_qsys" instantiated altera_nios2_qsys "nios2_qsys_grms"
Info: jtag_uart_grms: Starting RTL generation for module 'p2_grms_qsys_jtag_uart_grms'
Info: jtag_uart_grms:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=p2_grms_qsys_jtag_uart_grms --dir=C:/Users/gabri/AppData/Local/Temp/alt9362_4505471360366728781.dir/0002_jtag_uart_grms_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt9362_4505471360366728781.dir/0002_jtag_uart_grms_gen//p2_grms_qsys_jtag_uart_grms_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_grms: Done RTL generation for module 'p2_grms_qsys_jtag_uart_grms'
Info: jtag_uart_grms: "p2_grms_qsys" instantiated altera_avalon_jtag_uart "jtag_uart_grms"
Info: new_sdram_controller_grms: Starting RTL generation for module 'p2_grms_qsys_new_sdram_controller_grms'
Info: new_sdram_controller_grms:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=p2_grms_qsys_new_sdram_controller_grms --dir=C:/Users/gabri/AppData/Local/Temp/alt9362_4505471360366728781.dir/0003_new_sdram_controller_grms_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt9362_4505471360366728781.dir/0003_new_sdram_controller_grms_gen//p2_grms_qsys_new_sdram_controller_grms_component_configuration.pl  --do_build_sim=0  ]
Info: new_sdram_controller_grms: Done RTL generation for module 'p2_grms_qsys_new_sdram_controller_grms'
Info: new_sdram_controller_grms: "p2_grms_qsys" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_grms"
Info: timer_grms: Starting RTL generation for module 'p2_grms_qsys_timer_grms'
Info: timer_grms:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=p2_grms_qsys_timer_grms --dir=C:/Users/gabri/AppData/Local/Temp/alt9362_4505471360366728781.dir/0004_timer_grms_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt9362_4505471360366728781.dir/0004_timer_grms_gen//p2_grms_qsys_timer_grms_component_configuration.pl  --do_build_sim=0  ]
Info: timer_grms: Done RTL generation for module 'p2_grms_qsys_timer_grms'
Info: timer_grms: "p2_grms_qsys" instantiated altera_avalon_timer "timer_grms"
Info: lcd_16207_grms: Starting RTL generation for module 'p2_grms_qsys_lcd_16207_grms'
Info: lcd_16207_grms:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=p2_grms_qsys_lcd_16207_grms --dir=C:/Users/gabri/AppData/Local/Temp/alt9362_4505471360366728781.dir/0005_lcd_16207_grms_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt9362_4505471360366728781.dir/0005_lcd_16207_grms_gen//p2_grms_qsys_lcd_16207_grms_component_configuration.pl  --do_build_sim=0  ]
Info: lcd_16207_grms: Done RTL generation for module 'p2_grms_qsys_lcd_16207_grms'
Info: lcd_16207_grms: "p2_grms_qsys" instantiated altera_avalon_lcd_16207 "lcd_16207_grms"
Info: pa_grms: Starting RTL generation for module 'p2_grms_qsys_pa_grms'
Info: pa_grms:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=p2_grms_qsys_pa_grms --dir=C:/Users/gabri/AppData/Local/Temp/alt9362_4505471360366728781.dir/0006_pa_grms_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt9362_4505471360366728781.dir/0006_pa_grms_gen//p2_grms_qsys_pa_grms_component_configuration.pl  --do_build_sim=0  ]
Info: pa_grms: Done RTL generation for module 'p2_grms_qsys_pa_grms'
Info: pa_grms: "p2_grms_qsys" instantiated altera_avalon_pio "pa_grms"
Info: pb_grms: Starting RTL generation for module 'p2_grms_qsys_pb_grms'
Info: pb_grms:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=p2_grms_qsys_pb_grms --dir=C:/Users/gabri/AppData/Local/Temp/alt9362_4505471360366728781.dir/0007_pb_grms_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt9362_4505471360366728781.dir/0007_pb_grms_gen//p2_grms_qsys_pb_grms_component_configuration.pl  --do_build_sim=0  ]
Info: pb_grms: Done RTL generation for module 'p2_grms_qsys_pb_grms'
Info: pb_grms: "p2_grms_qsys" instantiated altera_avalon_pio "pb_grms"
Info: pc_grms: Starting RTL generation for module 'p2_grms_qsys_pc_grms'
Info: pc_grms:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=p2_grms_qsys_pc_grms --dir=C:/Users/gabri/AppData/Local/Temp/alt9362_4505471360366728781.dir/0008_pc_grms_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt9362_4505471360366728781.dir/0008_pc_grms_gen//p2_grms_qsys_pc_grms_component_configuration.pl  --do_build_sim=0  ]
Info: pc_grms: Done RTL generation for module 'p2_grms_qsys_pc_grms'
Info: pc_grms: "p2_grms_qsys" instantiated altera_avalon_pio "pc_grms"
Info: pd_grms: Starting RTL generation for module 'p2_grms_qsys_pd_grms'
Info: pd_grms:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=p2_grms_qsys_pd_grms --dir=C:/Users/gabri/AppData/Local/Temp/alt9362_4505471360366728781.dir/0009_pd_grms_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt9362_4505471360366728781.dir/0009_pd_grms_gen//p2_grms_qsys_pd_grms_component_configuration.pl  --do_build_sim=0  ]
Info: pd_grms: Done RTL generation for module 'p2_grms_qsys_pd_grms'
Info: pd_grms: "p2_grms_qsys" instantiated altera_avalon_pio "pd_grms"
Info: pf_grms: Starting RTL generation for module 'p2_grms_qsys_pf_grms'
Info: pf_grms:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=p2_grms_qsys_pf_grms --dir=C:/Users/gabri/AppData/Local/Temp/alt9362_4505471360366728781.dir/0010_pf_grms_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt9362_4505471360366728781.dir/0010_pf_grms_gen//p2_grms_qsys_pf_grms_component_configuration.pl  --do_build_sim=0  ]
Info: pf_grms: Done RTL generation for module 'p2_grms_qsys_pf_grms'
Info: pf_grms: "p2_grms_qsys" instantiated altera_avalon_pio "pf_grms"
Info: ph_grms: Starting RTL generation for module 'p2_grms_qsys_ph_grms'
Info: ph_grms:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=p2_grms_qsys_ph_grms --dir=C:/Users/gabri/AppData/Local/Temp/alt9362_4505471360366728781.dir/0011_ph_grms_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt9362_4505471360366728781.dir/0011_ph_grms_gen//p2_grms_qsys_ph_grms_component_configuration.pl  --do_build_sim=0  ]
Info: ph_grms: Done RTL generation for module 'p2_grms_qsys_ph_grms'
Info: ph_grms: "p2_grms_qsys" instantiated altera_avalon_pio "ph_grms"
Info: nios2_qsys_grms_instruction_master_translator: "p2_grms_qsys" instantiated altera_merlin_master_translator "nios2_qsys_grms_instruction_master_translator"
Info: nios2_qsys_grms_jtag_debug_module_translator: "p2_grms_qsys" instantiated altera_merlin_slave_translator "nios2_qsys_grms_jtag_debug_module_translator"
Info: nios2_qsys_grms_instruction_master_translator_avalon_universal_master_0_agent: "p2_grms_qsys" instantiated altera_merlin_master_agent "nios2_qsys_grms_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_grms_jtag_debug_module_translator_avalon_universal_slave_0_agent: "p2_grms_qsys" instantiated altera_merlin_slave_agent "nios2_qsys_grms_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_grms_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "p2_grms_qsys" instantiated altera_avalon_sc_fifo "nios2_qsys_grms_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "p2_grms_qsys" instantiated altera_merlin_router "addr_router"
Info: id_router: "p2_grms_qsys" instantiated altera_merlin_router "id_router"
Info: id_router_002: "p2_grms_qsys" instantiated altera_merlin_router "id_router_002"
Info: burst_adapter: "p2_grms_qsys" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "p2_grms_qsys" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "p2_grms_qsys" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "p2_grms_qsys" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "p2_grms_qsys" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "p2_grms_qsys" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/gabri/Desktop/dispositivos/p2_grms/p2_grms_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "p2_grms_qsys" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/Users/gabri/Desktop/dispositivos/p2_grms/p2_grms_qsys/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/gabri/Desktop/dispositivos/p2_grms/p2_grms_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: irq_mapper: "p2_grms_qsys" instantiated altera_irq_mapper "irq_mapper"
Info: p2_grms_qsys: Done p2_grms_qsys" with 28 modules, 196 files, 3989657 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
