#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Jun 26 15:25:58 2025
# Process ID         : 20832
# Current directory  : C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task_2_new/task_2_new.runs/MainDesign_BasicLEDController_0_0_synth_1
# Command line       : vivado.exe -log MainDesign_BasicLEDController_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MainDesign_BasicLEDController_0_0.tcl
# Log file           : C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task_2_new/task_2_new.runs/MainDesign_BasicLEDController_0_0_synth_1/MainDesign_BasicLEDController_0_0.vds
# Journal file       : C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task_2_new/task_2_new.runs/MainDesign_BasicLEDController_0_0_synth_1\vivado.jou
# Running On         : Jenny
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 9 5900HX with Radeon Graphics        
# CPU Frequency      : 3294 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16542 MB
# Swap memory        : 10737 MB
# Total Virtual      : 27279 MB
# Available Virtual  : 10625 MB
#-----------------------------------------------------------
source MainDesign_BasicLEDController_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
Command: synth_design -top MainDesign_BasicLEDController_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18604
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 859.062 ; gain = 474.273
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MainDesign_BasicLEDController_0_0' [c:/Users/Jenny2/Documents/02Semester/FPGA_lab/task_2_new/task_2_new.gen/sources_1/bd/MainDesign/ip/MainDesign_BasicLEDController_0_0/synth/MainDesign_BasicLEDController_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'BasicLEDController' [C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task_2_new/task_2_new.srcs/sources_1/new/BasicLEDController.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task_2_new/task_2_new.srcs/sources_1/new/BasicLEDController.v:49]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task_2_new/task_2_new.srcs/sources_1/new/BasicLEDController.v:74]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task_2_new/task_2_new.srcs/sources_1/new/BasicLEDController.v:96]
INFO: [Synth 8-6155] done synthesizing module 'BasicLEDController' (0#1) [C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task_2_new/task_2_new.srcs/sources_1/new/BasicLEDController.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MainDesign_BasicLEDController_0_0' (0#1) [c:/Users/Jenny2/Documents/02Semester/FPGA_lab/task_2_new/task_2_new.gen/sources_1/bd/MainDesign/ip/MainDesign_BasicLEDController_0_0/synth/MainDesign_BasicLEDController_0_0.v:53]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 964.469 ; gain = 579.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 964.469 ; gain = 579.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 964.469 ; gain = 579.680
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 964.469 ; gain = 579.680
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1179.500 ; gain = 794.711
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1185.426 ; gain = 800.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1194.617 ; gain = 809.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1384.332 ; gain = 999.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1384.332 ; gain = 999.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1384.332 ; gain = 999.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1384.332 ; gain = 999.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1384.332 ; gain = 999.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1384.332 ; gain = 999.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    18|
|2     |LUT1   |     1|
|3     |LUT2   |    69|
|4     |LUT3   |     3|
|5     |LUT4   |    25|
|6     |LUT5   |     6|
|7     |LUT6   |    12|
|8     |FDRE   |    67|
|9     |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------------+------+
|      |Instance |Module             |Cells |
+------+---------+-------------------+------+
|1     |top      |                   |   203|
|2     |  inst   |BasicLEDController |   203|
+------+---------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1384.332 ; gain = 999.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1384.332 ; gain = 999.543
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1384.332 ; gain = 999.543
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1398.375 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1514.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a9036391
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 1514.805 ; gain = 1130.078
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1815.000 ; gain = 0.043
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task_2_new/task_2_new.runs/MainDesign_BasicLEDController_0_0_synth_1/MainDesign_BasicLEDController_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1815.000 ; gain = 300.195
INFO: [Vivado 12-24828] Executing command : report_utilization -file MainDesign_BasicLEDController_0_0_utilization_synth.rpt -pb MainDesign_BasicLEDController_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 26 15:26:56 2025...
