

================================================================
== Vitis HLS Report for 'pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s'
================================================================
* Date:           Fri Mar  1 05:37:08 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.248 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  16.665 ns|  16.665 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputWidth  |        3|        3|         3|          1|          1|     2|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_iw = alloca i32 1"   --->   Operation 6 'alloca' 'i_iw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0183 = alloca i32 1"   --->   Operation 7 'alloca' 'p_0_0_0_0_0183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0186 = alloca i32 1"   --->   Operation 8 'alloca' 'p_0_1_0_0_0186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_0_2_0_0_0189 = alloca i32 1"   --->   Operation 9 'alloca' 'p_0_2_0_0_0189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_0_3_0_0_0192 = alloca i32 1"   --->   Operation 10 'alloca' 'p_0_3_0_0_0192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_0_4_0_0_0195 = alloca i32 1"   --->   Operation 11 'alloca' 'p_0_4_0_0_0195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_0_5_0_0_0198 = alloca i32 1"   --->   Operation 12 'alloca' 'p_0_5_0_0_0198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_0_6_0_0_0201 = alloca i32 1"   --->   Operation 13 'alloca' 'p_0_6_0_0_0201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_0_7_0_0_0204 = alloca i32 1"   --->   Operation 14 'alloca' 'p_0_7_0_0_0204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_0_8_0_0_0207 = alloca i32 1"   --->   Operation 15 'alloca' 'p_0_8_0_0_0207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_0_9_0_0_0210 = alloca i32 1"   --->   Operation 16 'alloca' 'p_0_9_0_0_0210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_0_10_0_0_0213 = alloca i32 1"   --->   Operation 17 'alloca' 'p_0_10_0_0_0213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_0_11_0_0_0216 = alloca i32 1"   --->   Operation 18 'alloca' 'p_0_11_0_0_0216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_0_12_0_0_0219 = alloca i32 1"   --->   Operation 19 'alloca' 'p_0_12_0_0_0219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_0_13_0_0_0222 = alloca i32 1"   --->   Operation 20 'alloca' 'p_0_13_0_0_0222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_0_14_0_0_0225 = alloca i32 1"   --->   Operation 21 'alloca' 'p_0_14_0_0_0225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_0_15_0_0_0228 = alloca i32 1"   --->   Operation 22 'alloca' 'p_0_15_0_0_0228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_0_16_0_0_0231 = alloca i32 1"   --->   Operation 23 'alloca' 'p_0_16_0_0_0231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_0_17_0_0_0234 = alloca i32 1"   --->   Operation 24 'alloca' 'p_0_17_0_0_0234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_0_18_0_0_0237 = alloca i32 1"   --->   Operation 25 'alloca' 'p_0_18_0_0_0237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_0_19_0_0_0240 = alloca i32 1"   --->   Operation 26 'alloca' 'p_0_19_0_0_0240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_0_20_0_0_0243 = alloca i32 1"   --->   Operation 27 'alloca' 'p_0_20_0_0_0243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_0_21_0_0_0246 = alloca i32 1"   --->   Operation 28 'alloca' 'p_0_21_0_0_0246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_0_22_0_0_0249 = alloca i32 1"   --->   Operation 29 'alloca' 'p_0_22_0_0_0249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_0_23_0_0_0252 = alloca i32 1"   --->   Operation 30 'alloca' 'p_0_23_0_0_0252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i384 %layer13_out, void @empty_14, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i144 %layer12_out, void @empty_14, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_56 = load i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_23" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 33 'load' 'p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_57 = load i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_22" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 34 'load' 'p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_58 = load i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_21" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 35 'load' 'p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_59 = load i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_20" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 36 'load' 'p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_60 = load i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_19" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 37 'load' 'p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_61 = load i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_18" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 38 'load' 'p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_62 = load i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_17" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 39 'load' 'p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_63 = load i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_16" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 40 'load' 'p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_64 = load i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 41 'load' 'p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_65 = load i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 42 'load' 'p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_66 = load i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 43 'load' 'p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_67 = load i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_12" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 44 'load' 'p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_68 = load i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 45 'load' 'p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_69 = load i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_10" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 46 'load' 'p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_70 = load i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_9" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 47 'load' 'p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_71 = load i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_8" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 48 'load' 'p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_72 = load i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_7" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 49 'load' 'p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_73 = load i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_6" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 50 'load' 'p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_74 = load i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_5" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 51 'load' 'p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_75 = load i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 52 'load' 'p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_76 = load i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 53 'load' 'p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_77 = load i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 54 'load' 'p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_78 = load i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 55 'load' 'p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_79 = load i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 56 'load' 'p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_79, i6 %p_0_23_0_0_0252" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 57 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 58 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_78, i6 %p_0_22_0_0_0249" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 58 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 59 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_77, i6 %p_0_21_0_0_0246" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 59 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 60 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_76, i6 %p_0_20_0_0_0243" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 60 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 61 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_75, i6 %p_0_19_0_0_0240" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 61 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 62 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_74, i6 %p_0_18_0_0_0237" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 62 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 63 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_73, i6 %p_0_17_0_0_0234" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 63 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_72, i6 %p_0_16_0_0_0231" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 64 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 65 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_71, i6 %p_0_15_0_0_0228" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 65 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 66 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_70, i6 %p_0_14_0_0_0225" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 66 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 67 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_69, i6 %p_0_13_0_0_0222" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 67 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 68 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_68, i6 %p_0_12_0_0_0219" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 68 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 69 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_67, i6 %p_0_11_0_0_0216" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 69 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 70 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_66, i6 %p_0_10_0_0_0213" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 70 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 71 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_65, i6 %p_0_9_0_0_0210" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 71 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 72 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_64, i6 %p_0_8_0_0_0207" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 72 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 73 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_63, i6 %p_0_7_0_0_0204" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 73 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 74 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_62, i6 %p_0_6_0_0_0201" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 74 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 75 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_61, i6 %p_0_5_0_0_0198" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 75 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 76 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_60, i6 %p_0_4_0_0_0195" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 76 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 77 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_59, i6 %p_0_3_0_0_0192" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 77 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 78 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_58, i6 %p_0_2_0_0_0189" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 78 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 79 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_57, i6 %p_0_1_0_0_0186" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 79 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 80 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_56, i6 %p_0_0_0_0_0183" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 80 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 81 [1/1] (0.38ns)   --->   "%store_ln185 = store i2 0, i2 %i_iw" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 81 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln185 = br void %arrayctor.loop.i" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 82 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.24>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%i_iw_1 = load i2 %i_iw" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 83 'load' 'i_iw_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.34ns)   --->   "%icmp_ln185 = icmp_eq  i2 %i_iw_1, i2 2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 84 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 85 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.43ns)   --->   "%i_iw_2 = add i2 %i_iw_1, i2 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 86 'add' 'i_iw_2' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln185 = br i1 %icmp_ln185, void %arrayctor.loop.i.split, void %for.end" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 87 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%pX_load = load i32 %pX" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:145]   --->   Operation 88 'load' 'pX_load' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.85ns)   --->   "%icmp_ln145_1 = icmp_sgt  i32 %pX_load, i32 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:145]   --->   Operation 89 'icmp' 'icmp_ln145_1' <Predicate = (!icmp_ln185)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.88ns)   --->   "%add_ln165 = add i32 %pX_load, i32 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:165]   --->   Operation 90 'add' 'add_ln165' <Predicate = (!icmp_ln185)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.85ns)   --->   "%icmp_ln165 = icmp_eq  i32 %add_ln165, i32 2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:165]   --->   Operation 91 'icmp' 'icmp_ln165' <Predicate = (!icmp_ln185)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %icmp_ln165, void %if.else.i, void %if.then24.i" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:165]   --->   Operation 92 'br' 'br_ln165' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.38ns)   --->   "%store_ln170 = store i32 %add_ln165, i32 %pX" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:170]   --->   Operation 93 'store' 'store_ln170' <Predicate = (!icmp_ln185 & !icmp_ln165)> <Delay = 0.38>
ST_2 : Operation 94 [1/1] (0.38ns)   --->   "%store_ln167 = store i32 0, i32 %pX" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:167]   --->   Operation 94 'store' 'store_ln167' <Predicate = (!icmp_ln185 & icmp_ln165)> <Delay = 0.38>
ST_2 : Operation 95 [1/1] (0.38ns)   --->   "%br_ln169 = br void %for.inc" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:169]   --->   Operation 95 'br' 'br_ln169' <Predicate = (!icmp_ln185 & icmp_ln165)> <Delay = 0.38>
ST_2 : Operation 96 [1/1] (0.38ns)   --->   "%store_ln185 = store i2 %i_iw_2, i2 %i_iw" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 96 'store' 'store_ln185' <Predicate = (!icmp_ln185)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.12>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%specpipeline_ln186 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:186]   --->   Operation 97 'specpipeline' 'specpipeline_ln186' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln185 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 98 'specloopname' 'specloopname_ln185' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (1.21ns)   --->   "%layer12_out_read = read i144 @_ssdm_op_Read.ap_fifo.volatile.i144P0A, i144 %layer12_out" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:187]   --->   Operation 99 'read' 'layer12_out_read' <Predicate = (!icmp_ln185)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 144> <Depth = 2> <FIFO>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln187 = trunc i144 %layer12_out_read" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:187]   --->   Operation 100 'trunc' 'trunc_ln187' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln187_s = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 132, i32 137" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:187]   --->   Operation 101 'partselect' 'trunc_ln187_s' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln187_1 = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 138, i32 143" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:187]   --->   Operation 102 'partselect' 'trunc_ln187_1' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln187_2 = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 6, i32 11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:187]   --->   Operation 103 'partselect' 'trunc_ln187_2' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln187_3 = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 12, i32 17" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:187]   --->   Operation 104 'partselect' 'trunc_ln187_3' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln187_4 = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 18, i32 23" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:187]   --->   Operation 105 'partselect' 'trunc_ln187_4' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln187_5 = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 24, i32 29" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:187]   --->   Operation 106 'partselect' 'trunc_ln187_5' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln187_6 = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 30, i32 35" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:187]   --->   Operation 107 'partselect' 'trunc_ln187_6' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln187_7 = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 36, i32 41" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:187]   --->   Operation 108 'partselect' 'trunc_ln187_7' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln187_8 = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 42, i32 47" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:187]   --->   Operation 109 'partselect' 'trunc_ln187_8' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln187_9 = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 48, i32 53" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:187]   --->   Operation 110 'partselect' 'trunc_ln187_9' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln187_10 = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 54, i32 59" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:187]   --->   Operation 111 'partselect' 'trunc_ln187_10' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln187_11 = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 60, i32 65" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:187]   --->   Operation 112 'partselect' 'trunc_ln187_11' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln187_12 = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 66, i32 71" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:187]   --->   Operation 113 'partselect' 'trunc_ln187_12' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln187_13 = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 72, i32 77" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:187]   --->   Operation 114 'partselect' 'trunc_ln187_13' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln187_14 = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 78, i32 83" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:187]   --->   Operation 115 'partselect' 'trunc_ln187_14' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln187_15 = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 84, i32 89" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:187]   --->   Operation 116 'partselect' 'trunc_ln187_15' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln187_16 = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 90, i32 95" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:187]   --->   Operation 117 'partselect' 'trunc_ln187_16' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln187_17 = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 96, i32 101" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:187]   --->   Operation 118 'partselect' 'trunc_ln187_17' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln187_18 = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 102, i32 107" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:187]   --->   Operation 119 'partselect' 'trunc_ln187_18' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln187_19 = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 108, i32 113" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:187]   --->   Operation 120 'partselect' 'trunc_ln187_19' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln187_20 = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 114, i32 119" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:187]   --->   Operation 121 'partselect' 'trunc_ln187_20' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln187_21 = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 120, i32 125" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:187]   --->   Operation 122 'partselect' 'trunc_ln187_21' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln187_22 = partselect i6 @_ssdm_op_PartSelect.i6.i144.i32.i32, i144 %layer12_out_read, i32 126, i32 131" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:187]   --->   Operation 123 'partselect' 'trunc_ln187_22' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%sX_load = load i32 %sX" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:145]   --->   Operation 124 'load' 'sX_load' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.85ns)   --->   "%icmp_ln145 = icmp_eq  i32 %sX_load, i32 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:145]   --->   Operation 125 'icmp' 'icmp_ln145' <Predicate = (!icmp_ln185)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.12ns)   --->   "%and_ln145 = and i1 %icmp_ln145, i1 %icmp_ln145_1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:145]   --->   Operation 126 'and' 'and_ln145' <Predicate = (!icmp_ln185)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln145 = br i1 %and_ln145, void %if.end.i, void %for.body14.i" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:145]   --->   Operation 127 'br' 'br_ln145' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node add_ln172)   --->   "%select_ln172 = select i1 %icmp_ln145, i32 4294967295, i32 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:172]   --->   Operation 128 'select' 'select_ln172' <Predicate = (!icmp_ln185 & !icmp_ln165)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln172 = add i32 %sX_load, i32 %select_ln172" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:172]   --->   Operation 129 'add' 'add_ln172' <Predicate = (!icmp_ln185 & !icmp_ln165)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 130 'br' 'br_ln0' <Predicate = (!icmp_ln185 & !icmp_ln165)> <Delay = 0.38>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %add_ln172, void %if.else.i, i32 0, void %if.then24.i" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:172]   --->   Operation 131 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%store_ln168 = store i32 %storemerge, i32 %sX" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:168]   --->   Operation 132 'store' 'store_ln168' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.11>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0183_load_1 = load i6 %p_0_0_0_0_0183"   --->   Operation 133 'load' 'p_0_0_0_0_0183_load_1' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0186_load_1 = load i6 %p_0_1_0_0_0186"   --->   Operation 134 'load' 'p_0_1_0_0_0186_load_1' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%p_0_2_0_0_0189_load_1 = load i6 %p_0_2_0_0_0189"   --->   Operation 135 'load' 'p_0_2_0_0_0189_load_1' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%p_0_3_0_0_0192_load_1 = load i6 %p_0_3_0_0_0192"   --->   Operation 136 'load' 'p_0_3_0_0_0192_load_1' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%p_0_4_0_0_0195_load_1 = load i6 %p_0_4_0_0_0195"   --->   Operation 137 'load' 'p_0_4_0_0_0195_load_1' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%p_0_5_0_0_0198_load_1 = load i6 %p_0_5_0_0_0198"   --->   Operation 138 'load' 'p_0_5_0_0_0198_load_1' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%p_0_6_0_0_0201_load_1 = load i6 %p_0_6_0_0_0201"   --->   Operation 139 'load' 'p_0_6_0_0_0201_load_1' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%p_0_7_0_0_0204_load_1 = load i6 %p_0_7_0_0_0204"   --->   Operation 140 'load' 'p_0_7_0_0_0204_load_1' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%p_0_8_0_0_0207_load_1 = load i6 %p_0_8_0_0_0207"   --->   Operation 141 'load' 'p_0_8_0_0_0207_load_1' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%p_0_9_0_0_0210_load_1 = load i6 %p_0_9_0_0_0210"   --->   Operation 142 'load' 'p_0_9_0_0_0210_load_1' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%p_0_10_0_0_0213_load_1 = load i6 %p_0_10_0_0_0213"   --->   Operation 143 'load' 'p_0_10_0_0_0213_load_1' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%p_0_11_0_0_0216_load_1 = load i6 %p_0_11_0_0_0216"   --->   Operation 144 'load' 'p_0_11_0_0_0216_load_1' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%p_0_12_0_0_0219_load_1 = load i6 %p_0_12_0_0_0219"   --->   Operation 145 'load' 'p_0_12_0_0_0219_load_1' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%p_0_13_0_0_0222_load_1 = load i6 %p_0_13_0_0_0222"   --->   Operation 146 'load' 'p_0_13_0_0_0222_load_1' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%p_0_14_0_0_0225_load_1 = load i6 %p_0_14_0_0_0225"   --->   Operation 147 'load' 'p_0_14_0_0_0225_load_1' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%p_0_15_0_0_0228_load_1 = load i6 %p_0_15_0_0_0228"   --->   Operation 148 'load' 'p_0_15_0_0_0228_load_1' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%p_0_16_0_0_0231_load_1 = load i6 %p_0_16_0_0_0231"   --->   Operation 149 'load' 'p_0_16_0_0_0231_load_1' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%p_0_17_0_0_0234_load_1 = load i6 %p_0_17_0_0_0234"   --->   Operation 150 'load' 'p_0_17_0_0_0234_load_1' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%p_0_18_0_0_0237_load_1 = load i6 %p_0_18_0_0_0237"   --->   Operation 151 'load' 'p_0_18_0_0_0237_load_1' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%p_0_19_0_0_0240_load_1 = load i6 %p_0_19_0_0_0240"   --->   Operation 152 'load' 'p_0_19_0_0_0240_load_1' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%p_0_20_0_0_0243_load_1 = load i6 %p_0_20_0_0_0243"   --->   Operation 153 'load' 'p_0_20_0_0_0243_load_1' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%p_0_21_0_0_0246_load_1 = load i6 %p_0_21_0_0_0246"   --->   Operation 154 'load' 'p_0_21_0_0_0246_load_1' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%p_0_22_0_0_0249_load_1 = load i6 %p_0_22_0_0_0249"   --->   Operation 155 'load' 'p_0_22_0_0_0249_load_1' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%p_0_23_0_0_0252_load_1 = load i6 %p_0_23_0_0_0252"   --->   Operation 156 'load' 'p_0_23_0_0_0252_load_1' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%pool_window_V = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_0_0_0_0_0183_load_1, i3 0"   --->   Operation 157 'bitconcatenate' 'pool_window_V' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%pool_window_V_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln187, i3 0"   --->   Operation 158 'bitconcatenate' 'pool_window_V_1' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.59ns)   --->   "%icmp_ln1651 = icmp_ult  i9 %pool_window_V, i9 %pool_window_V_1"   --->   Operation 159 'icmp' 'icmp_ln1651' <Predicate = (and_ln145)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln65)   --->   "%xor_ln1651 = xor i1 %icmp_ln1651, i1 1"   --->   Operation 160 'xor' 'xor_ln1651' <Predicate = (and_ln145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65 = select i1 %xor_ln1651, i9 %pool_window_V, i9 %pool_window_V_1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65]   --->   Operation 161 'select' 'select_ln65' <Predicate = (and_ln145)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%res_pack_data = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln65, i1 0"   --->   Operation 162 'bitconcatenate' 'res_pack_data' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i10 %res_pack_data" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:137]   --->   Operation 163 'zext' 'zext_ln137' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%pool_window_V_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_0_1_0_0_0186_load_1, i3 0"   --->   Operation 164 'bitconcatenate' 'pool_window_V_2' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%pool_window_V_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln187_2, i3 0"   --->   Operation 165 'bitconcatenate' 'pool_window_V_3' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.59ns)   --->   "%icmp_ln1651_1 = icmp_ult  i9 %pool_window_V_2, i9 %pool_window_V_3"   --->   Operation 166 'icmp' 'icmp_ln1651_1' <Predicate = (and_ln145)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_1)   --->   "%xor_ln1651_1 = xor i1 %icmp_ln1651_1, i1 1"   --->   Operation 167 'xor' 'xor_ln1651_1' <Predicate = (and_ln145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_1 = select i1 %xor_ln1651_1, i9 %pool_window_V_2, i9 %pool_window_V_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65]   --->   Operation 168 'select' 'select_ln65_1' <Predicate = (and_ln145)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%res_pack_data_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln65_1, i1 0"   --->   Operation 169 'bitconcatenate' 'res_pack_data_1' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln137_1 = zext i10 %res_pack_data_1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:137]   --->   Operation 170 'zext' 'zext_ln137_1' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%pool_window_V_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_0_2_0_0_0189_load_1, i3 0"   --->   Operation 171 'bitconcatenate' 'pool_window_V_4' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%pool_window_V_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln187_3, i3 0"   --->   Operation 172 'bitconcatenate' 'pool_window_V_5' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.59ns)   --->   "%icmp_ln1651_2 = icmp_ult  i9 %pool_window_V_4, i9 %pool_window_V_5"   --->   Operation 173 'icmp' 'icmp_ln1651_2' <Predicate = (and_ln145)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_2)   --->   "%xor_ln1651_2 = xor i1 %icmp_ln1651_2, i1 1"   --->   Operation 174 'xor' 'xor_ln1651_2' <Predicate = (and_ln145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 175 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_2 = select i1 %xor_ln1651_2, i9 %pool_window_V_4, i9 %pool_window_V_5" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65]   --->   Operation 175 'select' 'select_ln65_2' <Predicate = (and_ln145)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%res_pack_data_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln65_2, i1 0"   --->   Operation 176 'bitconcatenate' 'res_pack_data_2' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln137_2 = zext i10 %res_pack_data_2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:137]   --->   Operation 177 'zext' 'zext_ln137_2' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%pool_window_V_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_0_3_0_0_0192_load_1, i3 0"   --->   Operation 178 'bitconcatenate' 'pool_window_V_6' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%pool_window_V_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln187_4, i3 0"   --->   Operation 179 'bitconcatenate' 'pool_window_V_7' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.59ns)   --->   "%icmp_ln1651_3 = icmp_ult  i9 %pool_window_V_6, i9 %pool_window_V_7"   --->   Operation 180 'icmp' 'icmp_ln1651_3' <Predicate = (and_ln145)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_3)   --->   "%xor_ln1651_3 = xor i1 %icmp_ln1651_3, i1 1"   --->   Operation 181 'xor' 'xor_ln1651_3' <Predicate = (and_ln145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_3 = select i1 %xor_ln1651_3, i9 %pool_window_V_6, i9 %pool_window_V_7" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65]   --->   Operation 182 'select' 'select_ln65_3' <Predicate = (and_ln145)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%res_pack_data_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln65_3, i1 0"   --->   Operation 183 'bitconcatenate' 'res_pack_data_3' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln137_3 = zext i10 %res_pack_data_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:137]   --->   Operation 184 'zext' 'zext_ln137_3' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%pool_window_V_8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_0_4_0_0_0195_load_1, i3 0"   --->   Operation 185 'bitconcatenate' 'pool_window_V_8' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%pool_window_V_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln187_5, i3 0"   --->   Operation 186 'bitconcatenate' 'pool_window_V_9' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.59ns)   --->   "%icmp_ln1651_4 = icmp_ult  i9 %pool_window_V_8, i9 %pool_window_V_9"   --->   Operation 187 'icmp' 'icmp_ln1651_4' <Predicate = (and_ln145)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_4)   --->   "%xor_ln1651_4 = xor i1 %icmp_ln1651_4, i1 1"   --->   Operation 188 'xor' 'xor_ln1651_4' <Predicate = (and_ln145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_4 = select i1 %xor_ln1651_4, i9 %pool_window_V_8, i9 %pool_window_V_9" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65]   --->   Operation 189 'select' 'select_ln65_4' <Predicate = (and_ln145)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln65_4, i1 0"   --->   Operation 190 'bitconcatenate' 'shl_ln' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln837 = zext i10 %shl_ln"   --->   Operation 191 'zext' 'zext_ln837' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%pool_window_V_10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_0_5_0_0_0198_load_1, i3 0"   --->   Operation 192 'bitconcatenate' 'pool_window_V_10' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%pool_window_V_11 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln187_6, i3 0"   --->   Operation 193 'bitconcatenate' 'pool_window_V_11' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.59ns)   --->   "%icmp_ln1651_5 = icmp_ult  i9 %pool_window_V_10, i9 %pool_window_V_11"   --->   Operation 194 'icmp' 'icmp_ln1651_5' <Predicate = (and_ln145)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_5)   --->   "%xor_ln1651_5 = xor i1 %icmp_ln1651_5, i1 1"   --->   Operation 195 'xor' 'xor_ln1651_5' <Predicate = (and_ln145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 196 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_5 = select i1 %xor_ln1651_5, i9 %pool_window_V_10, i9 %pool_window_V_11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65]   --->   Operation 196 'select' 'select_ln65_5' <Predicate = (and_ln145)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%shl_ln841_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln65_5, i1 0"   --->   Operation 197 'bitconcatenate' 'shl_ln841_1' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln837_1 = zext i10 %shl_ln841_1"   --->   Operation 198 'zext' 'zext_ln837_1' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%pool_window_V_12 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_0_6_0_0_0201_load_1, i3 0"   --->   Operation 199 'bitconcatenate' 'pool_window_V_12' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%pool_window_V_13 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln187_7, i3 0"   --->   Operation 200 'bitconcatenate' 'pool_window_V_13' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.59ns)   --->   "%icmp_ln1651_6 = icmp_ult  i9 %pool_window_V_12, i9 %pool_window_V_13"   --->   Operation 201 'icmp' 'icmp_ln1651_6' <Predicate = (and_ln145)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_6)   --->   "%xor_ln1651_6 = xor i1 %icmp_ln1651_6, i1 1"   --->   Operation 202 'xor' 'xor_ln1651_6' <Predicate = (and_ln145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 203 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_6 = select i1 %xor_ln1651_6, i9 %pool_window_V_12, i9 %pool_window_V_13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65]   --->   Operation 203 'select' 'select_ln65_6' <Predicate = (and_ln145)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%shl_ln841_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln65_6, i1 0"   --->   Operation 204 'bitconcatenate' 'shl_ln841_2' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln837_2 = zext i10 %shl_ln841_2"   --->   Operation 205 'zext' 'zext_ln837_2' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%pool_window_V_14 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_0_7_0_0_0204_load_1, i3 0"   --->   Operation 206 'bitconcatenate' 'pool_window_V_14' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%pool_window_V_15 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln187_8, i3 0"   --->   Operation 207 'bitconcatenate' 'pool_window_V_15' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.59ns)   --->   "%icmp_ln1651_7 = icmp_ult  i9 %pool_window_V_14, i9 %pool_window_V_15"   --->   Operation 208 'icmp' 'icmp_ln1651_7' <Predicate = (and_ln145)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_7)   --->   "%xor_ln1651_7 = xor i1 %icmp_ln1651_7, i1 1"   --->   Operation 209 'xor' 'xor_ln1651_7' <Predicate = (and_ln145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 210 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_7 = select i1 %xor_ln1651_7, i9 %pool_window_V_14, i9 %pool_window_V_15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65]   --->   Operation 210 'select' 'select_ln65_7' <Predicate = (and_ln145)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%shl_ln841_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln65_7, i1 0"   --->   Operation 211 'bitconcatenate' 'shl_ln841_3' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln837_3 = zext i10 %shl_ln841_3"   --->   Operation 212 'zext' 'zext_ln837_3' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%pool_window_V_16 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_0_8_0_0_0207_load_1, i3 0"   --->   Operation 213 'bitconcatenate' 'pool_window_V_16' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%pool_window_V_17 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln187_9, i3 0"   --->   Operation 214 'bitconcatenate' 'pool_window_V_17' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.59ns)   --->   "%icmp_ln1651_8 = icmp_ult  i9 %pool_window_V_16, i9 %pool_window_V_17"   --->   Operation 215 'icmp' 'icmp_ln1651_8' <Predicate = (and_ln145)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_8)   --->   "%xor_ln1651_8 = xor i1 %icmp_ln1651_8, i1 1"   --->   Operation 216 'xor' 'xor_ln1651_8' <Predicate = (and_ln145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 217 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_8 = select i1 %xor_ln1651_8, i9 %pool_window_V_16, i9 %pool_window_V_17" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65]   --->   Operation 217 'select' 'select_ln65_8' <Predicate = (and_ln145)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%shl_ln841_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln65_8, i1 0"   --->   Operation 218 'bitconcatenate' 'shl_ln841_4' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln837_4 = zext i10 %shl_ln841_4"   --->   Operation 219 'zext' 'zext_ln837_4' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%pool_window_V_18 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_0_9_0_0_0210_load_1, i3 0"   --->   Operation 220 'bitconcatenate' 'pool_window_V_18' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%pool_window_V_19 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln187_10, i3 0"   --->   Operation 221 'bitconcatenate' 'pool_window_V_19' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.59ns)   --->   "%icmp_ln1651_9 = icmp_ult  i9 %pool_window_V_18, i9 %pool_window_V_19"   --->   Operation 222 'icmp' 'icmp_ln1651_9' <Predicate = (and_ln145)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_9)   --->   "%xor_ln1651_9 = xor i1 %icmp_ln1651_9, i1 1"   --->   Operation 223 'xor' 'xor_ln1651_9' <Predicate = (and_ln145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 224 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_9 = select i1 %xor_ln1651_9, i9 %pool_window_V_18, i9 %pool_window_V_19" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65]   --->   Operation 224 'select' 'select_ln65_9' <Predicate = (and_ln145)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%shl_ln841_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln65_9, i1 0"   --->   Operation 225 'bitconcatenate' 'shl_ln841_5' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln837_5 = zext i10 %shl_ln841_5"   --->   Operation 226 'zext' 'zext_ln837_5' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%pool_window_V_20 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_0_10_0_0_0213_load_1, i3 0"   --->   Operation 227 'bitconcatenate' 'pool_window_V_20' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%pool_window_V_21 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln187_11, i3 0"   --->   Operation 228 'bitconcatenate' 'pool_window_V_21' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.59ns)   --->   "%icmp_ln1651_10 = icmp_ult  i9 %pool_window_V_20, i9 %pool_window_V_21"   --->   Operation 229 'icmp' 'icmp_ln1651_10' <Predicate = (and_ln145)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_10)   --->   "%xor_ln1651_10 = xor i1 %icmp_ln1651_10, i1 1"   --->   Operation 230 'xor' 'xor_ln1651_10' <Predicate = (and_ln145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 231 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_10 = select i1 %xor_ln1651_10, i9 %pool_window_V_20, i9 %pool_window_V_21" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65]   --->   Operation 231 'select' 'select_ln65_10' <Predicate = (and_ln145)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%shl_ln841_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln65_10, i1 0"   --->   Operation 232 'bitconcatenate' 'shl_ln841_6' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln837_6 = zext i10 %shl_ln841_6"   --->   Operation 233 'zext' 'zext_ln837_6' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%pool_window_V_22 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_0_11_0_0_0216_load_1, i3 0"   --->   Operation 234 'bitconcatenate' 'pool_window_V_22' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%pool_window_V_23 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln187_12, i3 0"   --->   Operation 235 'bitconcatenate' 'pool_window_V_23' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.59ns)   --->   "%icmp_ln1651_11 = icmp_ult  i9 %pool_window_V_22, i9 %pool_window_V_23"   --->   Operation 236 'icmp' 'icmp_ln1651_11' <Predicate = (and_ln145)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_11)   --->   "%xor_ln1651_11 = xor i1 %icmp_ln1651_11, i1 1"   --->   Operation 237 'xor' 'xor_ln1651_11' <Predicate = (and_ln145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 238 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_11 = select i1 %xor_ln1651_11, i9 %pool_window_V_22, i9 %pool_window_V_23" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65]   --->   Operation 238 'select' 'select_ln65_11' <Predicate = (and_ln145)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%shl_ln841_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln65_11, i1 0"   --->   Operation 239 'bitconcatenate' 'shl_ln841_7' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln837_7 = zext i10 %shl_ln841_7"   --->   Operation 240 'zext' 'zext_ln837_7' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%pool_window_V_24 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_0_12_0_0_0219_load_1, i3 0"   --->   Operation 241 'bitconcatenate' 'pool_window_V_24' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%pool_window_V_25 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln187_13, i3 0"   --->   Operation 242 'bitconcatenate' 'pool_window_V_25' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.59ns)   --->   "%icmp_ln1651_12 = icmp_ult  i9 %pool_window_V_24, i9 %pool_window_V_25"   --->   Operation 243 'icmp' 'icmp_ln1651_12' <Predicate = (and_ln145)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_12)   --->   "%xor_ln1651_12 = xor i1 %icmp_ln1651_12, i1 1"   --->   Operation 244 'xor' 'xor_ln1651_12' <Predicate = (and_ln145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 245 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_12 = select i1 %xor_ln1651_12, i9 %pool_window_V_24, i9 %pool_window_V_25" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65]   --->   Operation 245 'select' 'select_ln65_12' <Predicate = (and_ln145)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%shl_ln841_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln65_12, i1 0"   --->   Operation 246 'bitconcatenate' 'shl_ln841_8' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln837_8 = zext i10 %shl_ln841_8"   --->   Operation 247 'zext' 'zext_ln837_8' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%pool_window_V_26 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_0_13_0_0_0222_load_1, i3 0"   --->   Operation 248 'bitconcatenate' 'pool_window_V_26' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%pool_window_V_27 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln187_14, i3 0"   --->   Operation 249 'bitconcatenate' 'pool_window_V_27' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.59ns)   --->   "%icmp_ln1651_13 = icmp_ult  i9 %pool_window_V_26, i9 %pool_window_V_27"   --->   Operation 250 'icmp' 'icmp_ln1651_13' <Predicate = (and_ln145)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_13)   --->   "%xor_ln1651_13 = xor i1 %icmp_ln1651_13, i1 1"   --->   Operation 251 'xor' 'xor_ln1651_13' <Predicate = (and_ln145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 252 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_13 = select i1 %xor_ln1651_13, i9 %pool_window_V_26, i9 %pool_window_V_27" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65]   --->   Operation 252 'select' 'select_ln65_13' <Predicate = (and_ln145)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 253 [1/1] (0.00ns)   --->   "%shl_ln841_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln65_13, i1 0"   --->   Operation 253 'bitconcatenate' 'shl_ln841_9' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln837_9 = zext i10 %shl_ln841_9"   --->   Operation 254 'zext' 'zext_ln837_9' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%pool_window_V_28 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_0_14_0_0_0225_load_1, i3 0"   --->   Operation 255 'bitconcatenate' 'pool_window_V_28' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%pool_window_V_29 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln187_15, i3 0"   --->   Operation 256 'bitconcatenate' 'pool_window_V_29' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (0.59ns)   --->   "%icmp_ln1651_14 = icmp_ult  i9 %pool_window_V_28, i9 %pool_window_V_29"   --->   Operation 257 'icmp' 'icmp_ln1651_14' <Predicate = (and_ln145)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_14)   --->   "%xor_ln1651_14 = xor i1 %icmp_ln1651_14, i1 1"   --->   Operation 258 'xor' 'xor_ln1651_14' <Predicate = (and_ln145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 259 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_14 = select i1 %xor_ln1651_14, i9 %pool_window_V_28, i9 %pool_window_V_29" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65]   --->   Operation 259 'select' 'select_ln65_14' <Predicate = (and_ln145)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%shl_ln841_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln65_14, i1 0"   --->   Operation 260 'bitconcatenate' 'shl_ln841_s' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln837_10 = zext i10 %shl_ln841_s"   --->   Operation 261 'zext' 'zext_ln837_10' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%pool_window_V_30 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_0_15_0_0_0228_load_1, i3 0"   --->   Operation 262 'bitconcatenate' 'pool_window_V_30' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "%pool_window_V_31 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln187_16, i3 0"   --->   Operation 263 'bitconcatenate' 'pool_window_V_31' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.59ns)   --->   "%icmp_ln1651_15 = icmp_ult  i9 %pool_window_V_30, i9 %pool_window_V_31"   --->   Operation 264 'icmp' 'icmp_ln1651_15' <Predicate = (and_ln145)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_15)   --->   "%xor_ln1651_15 = xor i1 %icmp_ln1651_15, i1 1"   --->   Operation 265 'xor' 'xor_ln1651_15' <Predicate = (and_ln145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 266 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_15 = select i1 %xor_ln1651_15, i9 %pool_window_V_30, i9 %pool_window_V_31" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65]   --->   Operation 266 'select' 'select_ln65_15' <Predicate = (and_ln145)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%shl_ln841_10 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln65_15, i1 0"   --->   Operation 267 'bitconcatenate' 'shl_ln841_10' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln837_11 = zext i10 %shl_ln841_10"   --->   Operation 268 'zext' 'zext_ln837_11' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%pool_window_V_32 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_0_16_0_0_0231_load_1, i3 0"   --->   Operation 269 'bitconcatenate' 'pool_window_V_32' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%pool_window_V_33 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln187_17, i3 0"   --->   Operation 270 'bitconcatenate' 'pool_window_V_33' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 271 [1/1] (0.59ns)   --->   "%icmp_ln1651_16 = icmp_ult  i9 %pool_window_V_32, i9 %pool_window_V_33"   --->   Operation 271 'icmp' 'icmp_ln1651_16' <Predicate = (and_ln145)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_16)   --->   "%xor_ln1651_16 = xor i1 %icmp_ln1651_16, i1 1"   --->   Operation 272 'xor' 'xor_ln1651_16' <Predicate = (and_ln145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 273 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_16 = select i1 %xor_ln1651_16, i9 %pool_window_V_32, i9 %pool_window_V_33" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65]   --->   Operation 273 'select' 'select_ln65_16' <Predicate = (and_ln145)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%shl_ln841_11 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln65_16, i1 0"   --->   Operation 274 'bitconcatenate' 'shl_ln841_11' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln837_12 = zext i10 %shl_ln841_11"   --->   Operation 275 'zext' 'zext_ln837_12' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%pool_window_V_34 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_0_17_0_0_0234_load_1, i3 0"   --->   Operation 276 'bitconcatenate' 'pool_window_V_34' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "%pool_window_V_35 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln187_18, i3 0"   --->   Operation 277 'bitconcatenate' 'pool_window_V_35' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (0.59ns)   --->   "%icmp_ln1651_17 = icmp_ult  i9 %pool_window_V_34, i9 %pool_window_V_35"   --->   Operation 278 'icmp' 'icmp_ln1651_17' <Predicate = (and_ln145)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_17)   --->   "%xor_ln1651_17 = xor i1 %icmp_ln1651_17, i1 1"   --->   Operation 279 'xor' 'xor_ln1651_17' <Predicate = (and_ln145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 280 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_17 = select i1 %xor_ln1651_17, i9 %pool_window_V_34, i9 %pool_window_V_35" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65]   --->   Operation 280 'select' 'select_ln65_17' <Predicate = (and_ln145)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 281 [1/1] (0.00ns)   --->   "%shl_ln841_12 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln65_17, i1 0"   --->   Operation 281 'bitconcatenate' 'shl_ln841_12' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln837_13 = zext i10 %shl_ln841_12"   --->   Operation 282 'zext' 'zext_ln837_13' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (0.00ns)   --->   "%pool_window_V_36 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_0_18_0_0_0237_load_1, i3 0"   --->   Operation 283 'bitconcatenate' 'pool_window_V_36' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 284 [1/1] (0.00ns)   --->   "%pool_window_V_37 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln187_19, i3 0"   --->   Operation 284 'bitconcatenate' 'pool_window_V_37' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 285 [1/1] (0.59ns)   --->   "%icmp_ln1651_18 = icmp_ult  i9 %pool_window_V_36, i9 %pool_window_V_37"   --->   Operation 285 'icmp' 'icmp_ln1651_18' <Predicate = (and_ln145)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_18)   --->   "%xor_ln1651_18 = xor i1 %icmp_ln1651_18, i1 1"   --->   Operation 286 'xor' 'xor_ln1651_18' <Predicate = (and_ln145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 287 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_18 = select i1 %xor_ln1651_18, i9 %pool_window_V_36, i9 %pool_window_V_37" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65]   --->   Operation 287 'select' 'select_ln65_18' <Predicate = (and_ln145)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 288 [1/1] (0.00ns)   --->   "%shl_ln841_13 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln65_18, i1 0"   --->   Operation 288 'bitconcatenate' 'shl_ln841_13' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln837_14 = zext i10 %shl_ln841_13"   --->   Operation 289 'zext' 'zext_ln837_14' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 290 [1/1] (0.00ns)   --->   "%pool_window_V_38 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_0_19_0_0_0240_load_1, i3 0"   --->   Operation 290 'bitconcatenate' 'pool_window_V_38' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 291 [1/1] (0.00ns)   --->   "%pool_window_V_39 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln187_20, i3 0"   --->   Operation 291 'bitconcatenate' 'pool_window_V_39' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 292 [1/1] (0.59ns)   --->   "%icmp_ln1651_19 = icmp_ult  i9 %pool_window_V_38, i9 %pool_window_V_39"   --->   Operation 292 'icmp' 'icmp_ln1651_19' <Predicate = (and_ln145)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_19)   --->   "%xor_ln1651_19 = xor i1 %icmp_ln1651_19, i1 1"   --->   Operation 293 'xor' 'xor_ln1651_19' <Predicate = (and_ln145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 294 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_19 = select i1 %xor_ln1651_19, i9 %pool_window_V_38, i9 %pool_window_V_39" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65]   --->   Operation 294 'select' 'select_ln65_19' <Predicate = (and_ln145)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 295 [1/1] (0.00ns)   --->   "%shl_ln841_14 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln65_19, i1 0"   --->   Operation 295 'bitconcatenate' 'shl_ln841_14' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln837_15 = zext i10 %shl_ln841_14"   --->   Operation 296 'zext' 'zext_ln837_15' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 297 [1/1] (0.00ns)   --->   "%pool_window_V_40 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_0_20_0_0_0243_load_1, i3 0"   --->   Operation 297 'bitconcatenate' 'pool_window_V_40' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 298 [1/1] (0.00ns)   --->   "%pool_window_V_41 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln187_21, i3 0"   --->   Operation 298 'bitconcatenate' 'pool_window_V_41' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 299 [1/1] (0.59ns)   --->   "%icmp_ln1651_20 = icmp_ult  i9 %pool_window_V_40, i9 %pool_window_V_41"   --->   Operation 299 'icmp' 'icmp_ln1651_20' <Predicate = (and_ln145)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_20)   --->   "%xor_ln1651_20 = xor i1 %icmp_ln1651_20, i1 1"   --->   Operation 300 'xor' 'xor_ln1651_20' <Predicate = (and_ln145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 301 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_20 = select i1 %xor_ln1651_20, i9 %pool_window_V_40, i9 %pool_window_V_41" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65]   --->   Operation 301 'select' 'select_ln65_20' <Predicate = (and_ln145)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 302 [1/1] (0.00ns)   --->   "%shl_ln841_15 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln65_20, i1 0"   --->   Operation 302 'bitconcatenate' 'shl_ln841_15' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln837_16 = zext i10 %shl_ln841_15"   --->   Operation 303 'zext' 'zext_ln837_16' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 304 [1/1] (0.00ns)   --->   "%pool_window_V_42 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_0_21_0_0_0246_load_1, i3 0"   --->   Operation 304 'bitconcatenate' 'pool_window_V_42' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 305 [1/1] (0.00ns)   --->   "%pool_window_V_43 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln187_22, i3 0"   --->   Operation 305 'bitconcatenate' 'pool_window_V_43' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 306 [1/1] (0.59ns)   --->   "%icmp_ln1651_21 = icmp_ult  i9 %pool_window_V_42, i9 %pool_window_V_43"   --->   Operation 306 'icmp' 'icmp_ln1651_21' <Predicate = (and_ln145)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_21)   --->   "%xor_ln1651_21 = xor i1 %icmp_ln1651_21, i1 1"   --->   Operation 307 'xor' 'xor_ln1651_21' <Predicate = (and_ln145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 308 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_21 = select i1 %xor_ln1651_21, i9 %pool_window_V_42, i9 %pool_window_V_43" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65]   --->   Operation 308 'select' 'select_ln65_21' <Predicate = (and_ln145)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 309 [1/1] (0.00ns)   --->   "%shl_ln841_16 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln65_21, i1 0"   --->   Operation 309 'bitconcatenate' 'shl_ln841_16' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln837_17 = zext i10 %shl_ln841_16"   --->   Operation 310 'zext' 'zext_ln837_17' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 311 [1/1] (0.00ns)   --->   "%pool_window_V_44 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_0_22_0_0_0249_load_1, i3 0"   --->   Operation 311 'bitconcatenate' 'pool_window_V_44' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 312 [1/1] (0.00ns)   --->   "%pool_window_V_45 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln187_s, i3 0"   --->   Operation 312 'bitconcatenate' 'pool_window_V_45' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 313 [1/1] (0.59ns)   --->   "%icmp_ln1651_22 = icmp_ult  i9 %pool_window_V_44, i9 %pool_window_V_45"   --->   Operation 313 'icmp' 'icmp_ln1651_22' <Predicate = (and_ln145)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_22)   --->   "%xor_ln1651_22 = xor i1 %icmp_ln1651_22, i1 1"   --->   Operation 314 'xor' 'xor_ln1651_22' <Predicate = (and_ln145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 315 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_22 = select i1 %xor_ln1651_22, i9 %pool_window_V_44, i9 %pool_window_V_45" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65]   --->   Operation 315 'select' 'select_ln65_22' <Predicate = (and_ln145)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 316 [1/1] (0.00ns)   --->   "%shl_ln841_17 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln65_22, i1 0"   --->   Operation 316 'bitconcatenate' 'shl_ln841_17' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln837_18 = zext i10 %shl_ln841_17"   --->   Operation 317 'zext' 'zext_ln837_18' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 318 [1/1] (0.00ns)   --->   "%pool_window_V_46 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_0_23_0_0_0252_load_1, i3 0"   --->   Operation 318 'bitconcatenate' 'pool_window_V_46' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 319 [1/1] (0.00ns)   --->   "%pool_window_V_47 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln187_1, i3 0"   --->   Operation 319 'bitconcatenate' 'pool_window_V_47' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 320 [1/1] (0.59ns)   --->   "%icmp_ln1651_23 = icmp_ult  i9 %pool_window_V_46, i9 %pool_window_V_47"   --->   Operation 320 'icmp' 'icmp_ln1651_23' <Predicate = (and_ln145)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_23)   --->   "%xor_ln1651_23 = xor i1 %icmp_ln1651_23, i1 1"   --->   Operation 321 'xor' 'xor_ln1651_23' <Predicate = (and_ln145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 322 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_23 = select i1 %xor_ln1651_23, i9 %pool_window_V_46, i9 %pool_window_V_47" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65]   --->   Operation 322 'select' 'select_ln65_23' <Predicate = (and_ln145)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 323 [1/1] (0.00ns)   --->   "%or_ln161_s = bitconcatenate i378 @_ssdm_op_BitConcatenate.i378.i9.i1.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i9 %select_ln65_23, i1 0, i16 %zext_ln837_18, i16 %zext_ln837_17, i16 %zext_ln837_16, i16 %zext_ln837_15, i16 %zext_ln837_14, i16 %zext_ln837_13, i16 %zext_ln837_12, i16 %zext_ln837_11, i16 %zext_ln837_10, i16 %zext_ln837_9, i16 %zext_ln837_8, i16 %zext_ln837_7, i16 %zext_ln837_6, i16 %zext_ln837_5, i16 %zext_ln837_4, i16 %zext_ln837_3, i16 %zext_ln837_2, i16 %zext_ln837_1, i16 %zext_ln837, i16 %zext_ln137_3, i16 %zext_ln137_2, i16 %zext_ln137_1, i16 %zext_ln137" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:161]   --->   Operation 323 'bitconcatenate' 'or_ln161_s' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i378 %or_ln161_s" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:161]   --->   Operation 324 'zext' 'zext_ln161' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 325 [1/1] (1.21ns)   --->   "%write_ln161 = write void @_ssdm_op_Write.ap_fifo.volatile.i384P0A, i384 %layer13_out, i384 %zext_ln161" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:161]   --->   Operation 325 'write' 'write_ln161' <Predicate = (and_ln145)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 384> <Depth = 1> <FIFO>
ST_4 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln162 = br void %if.end.i" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:162]   --->   Operation 326 'br' 'br_ln162' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 327 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %trunc_ln187_1, i6 %p_0_23_0_0_0252" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 327 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 328 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %trunc_ln187_s, i6 %p_0_22_0_0_0249" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 328 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 329 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %trunc_ln187_22, i6 %p_0_21_0_0_0246" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 329 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 330 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %trunc_ln187_21, i6 %p_0_20_0_0_0243" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 330 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 331 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %trunc_ln187_20, i6 %p_0_19_0_0_0240" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 331 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 332 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %trunc_ln187_19, i6 %p_0_18_0_0_0237" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 332 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 333 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %trunc_ln187_18, i6 %p_0_17_0_0_0234" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 333 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 334 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %trunc_ln187_17, i6 %p_0_16_0_0_0231" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 334 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 335 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %trunc_ln187_16, i6 %p_0_15_0_0_0228" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 335 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 336 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %trunc_ln187_15, i6 %p_0_14_0_0_0225" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 336 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 337 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %trunc_ln187_14, i6 %p_0_13_0_0_0222" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 337 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 338 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %trunc_ln187_13, i6 %p_0_12_0_0_0219" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 338 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 339 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %trunc_ln187_12, i6 %p_0_11_0_0_0216" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 339 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 340 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %trunc_ln187_11, i6 %p_0_10_0_0_0213" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 340 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 341 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %trunc_ln187_10, i6 %p_0_9_0_0_0210" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 341 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 342 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %trunc_ln187_9, i6 %p_0_8_0_0_0207" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 342 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 343 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %trunc_ln187_8, i6 %p_0_7_0_0_0204" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 343 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 344 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %trunc_ln187_7, i6 %p_0_6_0_0_0201" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 344 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 345 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %trunc_ln187_6, i6 %p_0_5_0_0_0198" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 345 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 346 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %trunc_ln187_5, i6 %p_0_4_0_0_0195" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 346 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 347 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %trunc_ln187_4, i6 %p_0_3_0_0_0192" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 347 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 348 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %trunc_ln187_3, i6 %p_0_2_0_0_0189" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 348 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 349 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %trunc_ln187_2, i6 %p_0_1_0_0_0186" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 349 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 350 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %trunc_ln187, i6 %p_0_0_0_0_0183" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 350 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 351 [1/1] (0.00ns)   --->   "%br_ln185 = br void %arrayctor.loop.i" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 351 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 352 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0183_load = load i6 %p_0_0_0_0_0183" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 352 'load' 'p_0_0_0_0_0183_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 353 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0186_load = load i6 %p_0_1_0_0_0186" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 353 'load' 'p_0_1_0_0_0186_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 354 [1/1] (0.00ns)   --->   "%p_0_2_0_0_0189_load = load i6 %p_0_2_0_0_0189" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 354 'load' 'p_0_2_0_0_0189_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 355 [1/1] (0.00ns)   --->   "%p_0_3_0_0_0192_load = load i6 %p_0_3_0_0_0192" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 355 'load' 'p_0_3_0_0_0192_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 356 [1/1] (0.00ns)   --->   "%p_0_4_0_0_0195_load = load i6 %p_0_4_0_0_0195" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 356 'load' 'p_0_4_0_0_0195_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 357 [1/1] (0.00ns)   --->   "%p_0_5_0_0_0198_load = load i6 %p_0_5_0_0_0198" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 357 'load' 'p_0_5_0_0_0198_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 358 [1/1] (0.00ns)   --->   "%p_0_6_0_0_0201_load = load i6 %p_0_6_0_0_0201" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 358 'load' 'p_0_6_0_0_0201_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 359 [1/1] (0.00ns)   --->   "%p_0_7_0_0_0204_load = load i6 %p_0_7_0_0_0204" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 359 'load' 'p_0_7_0_0_0204_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 360 [1/1] (0.00ns)   --->   "%p_0_8_0_0_0207_load = load i6 %p_0_8_0_0_0207" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 360 'load' 'p_0_8_0_0_0207_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 361 [1/1] (0.00ns)   --->   "%p_0_9_0_0_0210_load = load i6 %p_0_9_0_0_0210" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 361 'load' 'p_0_9_0_0_0210_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 362 [1/1] (0.00ns)   --->   "%p_0_10_0_0_0213_load = load i6 %p_0_10_0_0_0213" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 362 'load' 'p_0_10_0_0_0213_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 363 [1/1] (0.00ns)   --->   "%p_0_11_0_0_0216_load = load i6 %p_0_11_0_0_0216" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 363 'load' 'p_0_11_0_0_0216_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 364 [1/1] (0.00ns)   --->   "%p_0_12_0_0_0219_load = load i6 %p_0_12_0_0_0219" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 364 'load' 'p_0_12_0_0_0219_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 365 [1/1] (0.00ns)   --->   "%p_0_13_0_0_0222_load = load i6 %p_0_13_0_0_0222" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 365 'load' 'p_0_13_0_0_0222_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 366 [1/1] (0.00ns)   --->   "%p_0_14_0_0_0225_load = load i6 %p_0_14_0_0_0225" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 366 'load' 'p_0_14_0_0_0225_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 367 [1/1] (0.00ns)   --->   "%p_0_15_0_0_0228_load = load i6 %p_0_15_0_0_0228" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 367 'load' 'p_0_15_0_0_0228_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 368 [1/1] (0.00ns)   --->   "%p_0_16_0_0_0231_load = load i6 %p_0_16_0_0_0231" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 368 'load' 'p_0_16_0_0_0231_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 369 [1/1] (0.00ns)   --->   "%p_0_17_0_0_0234_load = load i6 %p_0_17_0_0_0234" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 369 'load' 'p_0_17_0_0_0234_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 370 [1/1] (0.00ns)   --->   "%p_0_18_0_0_0237_load = load i6 %p_0_18_0_0_0237" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 370 'load' 'p_0_18_0_0_0237_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 371 [1/1] (0.00ns)   --->   "%p_0_19_0_0_0240_load = load i6 %p_0_19_0_0_0240" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 371 'load' 'p_0_19_0_0_0240_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 372 [1/1] (0.00ns)   --->   "%p_0_20_0_0_0243_load = load i6 %p_0_20_0_0_0243" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 372 'load' 'p_0_20_0_0_0243_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 373 [1/1] (0.00ns)   --->   "%p_0_21_0_0_0246_load = load i6 %p_0_21_0_0_0246" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 373 'load' 'p_0_21_0_0_0246_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 374 [1/1] (0.00ns)   --->   "%p_0_22_0_0_0249_load = load i6 %p_0_22_0_0_0249" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 374 'load' 'p_0_22_0_0_0249_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 375 [1/1] (0.00ns)   --->   "%p_0_23_0_0_0252_load = load i6 %p_0_23_0_0_0252" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 375 'load' 'p_0_23_0_0_0252_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 376 [1/1] (0.00ns)   --->   "%store_ln181 = store i6 %p_0_0_0_0_0183_load, i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_23" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 376 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 377 [1/1] (0.00ns)   --->   "%store_ln181 = store i6 %p_0_1_0_0_0186_load, i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_22" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 377 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 378 [1/1] (0.00ns)   --->   "%store_ln181 = store i6 %p_0_2_0_0_0189_load, i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_21" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 378 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 379 [1/1] (0.00ns)   --->   "%store_ln181 = store i6 %p_0_3_0_0_0192_load, i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_20" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 379 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 380 [1/1] (0.00ns)   --->   "%store_ln181 = store i6 %p_0_4_0_0_0195_load, i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_19" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 380 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 381 [1/1] (0.00ns)   --->   "%store_ln181 = store i6 %p_0_5_0_0_0198_load, i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_18" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 381 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 382 [1/1] (0.00ns)   --->   "%store_ln181 = store i6 %p_0_6_0_0_0201_load, i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_17" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 382 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 383 [1/1] (0.00ns)   --->   "%store_ln181 = store i6 %p_0_7_0_0_0204_load, i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_16" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 383 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 384 [1/1] (0.00ns)   --->   "%store_ln181 = store i6 %p_0_8_0_0_0207_load, i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 384 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 385 [1/1] (0.00ns)   --->   "%store_ln181 = store i6 %p_0_9_0_0_0210_load, i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 385 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 386 [1/1] (0.00ns)   --->   "%store_ln181 = store i6 %p_0_10_0_0_0213_load, i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 386 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 387 [1/1] (0.00ns)   --->   "%store_ln181 = store i6 %p_0_11_0_0_0216_load, i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_12" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 387 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 388 [1/1] (0.00ns)   --->   "%store_ln181 = store i6 %p_0_12_0_0_0219_load, i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 388 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 389 [1/1] (0.00ns)   --->   "%store_ln181 = store i6 %p_0_13_0_0_0222_load, i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_10" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 389 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 390 [1/1] (0.00ns)   --->   "%store_ln181 = store i6 %p_0_14_0_0_0225_load, i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_9" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 390 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 391 [1/1] (0.00ns)   --->   "%store_ln181 = store i6 %p_0_15_0_0_0228_load, i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_8" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 391 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 392 [1/1] (0.00ns)   --->   "%store_ln181 = store i6 %p_0_16_0_0_0231_load, i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_7" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 392 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 393 [1/1] (0.00ns)   --->   "%store_ln181 = store i6 %p_0_17_0_0_0234_load, i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_6" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 393 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 394 [1/1] (0.00ns)   --->   "%store_ln181 = store i6 %p_0_18_0_0_0237_load, i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_5" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 394 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 395 [1/1] (0.00ns)   --->   "%store_ln181 = store i6 %p_0_19_0_0_0240_load, i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 395 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 396 [1/1] (0.00ns)   --->   "%store_ln181 = store i6 %p_0_20_0_0_0243_load, i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 396 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 397 [1/1] (0.00ns)   --->   "%store_ln181 = store i6 %p_0_21_0_0_0246_load, i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 397 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 398 [1/1] (0.00ns)   --->   "%store_ln181 = store i6 %p_0_22_0_0_0249_load, i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 398 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 399 [1/1] (0.00ns)   --->   "%store_ln181 = store i6 %p_0_23_0_0_0252_load, i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 399 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 400 [1/1] (0.00ns)   --->   "%ret_ln189 = ret" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:189]   --->   Operation 400 'ret' 'ret_ln189' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('p_0_23_0_0_0252') [53]  (0 ns)
	'store' operation ('store_ln185', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185) of variable 'p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_79', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181 on local variable 'p_0_23_0_0_0252' [80]  (0.387 ns)

 <State 2>: 2.25ns
The critical path consists of the following:
	'load' operation ('pX_load', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:145) on static variable 'pX' [142]  (0 ns)
	'add' operation ('add_ln165', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:165) [342]  (0.88 ns)
	'icmp' operation ('icmp_ln165', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:165) [343]  (0.859 ns)
	blocking operation 0.509 ns on control path)

 <State 3>: 2.13ns
The critical path consists of the following:
	'load' operation ('sX_load', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:145) on static variable 'sX' [140]  (0 ns)
	'icmp' operation ('icmp_ln145', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:145) [141]  (0.859 ns)
	'select' operation ('select_ln172', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:172) [347]  (0 ns)
	'add' operation ('add_ln172', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:172) [348]  (0.88 ns)
	multiplexor before 'phi' operation ('storemerge', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:172) with incoming values : ('add_ln172', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:172) [354]  (0.387 ns)
	'phi' operation ('storemerge', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:172) with incoming values : ('add_ln172', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:172) [354]  (0 ns)

 <State 4>: 2.11ns
The critical path consists of the following:
	'load' operation ('p_0_0_0_0_0183_load_1') on local variable 'p_0_0_0_0_0183' [147]  (0 ns)
	'icmp' operation ('icmp_ln1651') [173]  (0.593 ns)
	'xor' operation ('xor_ln1651') [174]  (0 ns)
	'select' operation ('select_ln65', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65) [175]  (0.303 ns)
	fifo write operation ('write_ln161', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:161) on port 'layer13_out' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:161) [339]  (1.22 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
