[[0, 1, "AST"], [0, 2, "AST"], [0, 3, "AST"], [0, 4, "AST"], [0, 5, "AST"], [0, 6, "AST"], [0, 8, "AST"], [1, 2, "CFG"], [1, 2, "DOMINATE"], [1, 0, "REACHING_DEF"], [1, 2, "REACHING_DEF"], [1, 8, "REACHING_DEF"], [1, 3, "REACHING_DEF"], [2, 3, "CFG"], [2, 3, "DOMINATE"], [2, 0, "REACHING_DEF"], [2, 8, "REACHING_DEF"], [2, 3, "REACHING_DEF"], [2, 1, "POST_DOMINATE"], [3, 4, "CFG"], [3, 4, "DOMINATE"], [3, 0, "REACHING_DEF"], [3, 8, "REACHING_DEF"], [3, 2, "POST_DOMINATE"], [4, 5, "CFG"], [4, 5, "DOMINATE"], [4, 0, "REACHING_DEF"], [4, 3, "POST_DOMINATE"], [5, 6, "CFG"], [5, 6, "DOMINATE"], [5, 0, "REACHING_DEF"], [5, 4, "POST_DOMINATE"], [6, 8, "CFG"], [6, 8, "DOMINATE"], [6, 5, "POST_DOMINATE"], [8, 0, "CFG"], [8, 0, "DOMINATE"], [8, 0, "REACHING_DEF"], [8, 6, "POST_DOMINATE"], [0, 8, "POST_DOMINATE"]]