INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/lc3/vivadoRTL/lc3/lc3.srcs/sources_1/new/LC3_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LC3_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/lc3/vivadoRTL/lc3/lc3.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/lc3/vivadoRTL/lc3/lc3.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/lc3/vivadoRTL/lc3/lc3.srcs/sources_1/new/lc3_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lc3_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/lc3/vivadoRTL/lc3/lc3.srcs/sim_1/new/lc3_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lc3_cpu_tb
