// Seed: 2267044784
module module_0 ();
  id_1(
      1, id_2 && 1, id_2
  );
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    output uwire id_2,
    input wand id_3,
    input tri id_4,
    input supply0 id_5,
    input supply1 id_6,
    output supply0 id_7,
    input tri1 id_8,
    output uwire id_9,
    input uwire id_10,
    input wire id_11,
    input wor id_12,
    input tri0 id_13,
    output wire id_14,
    output tri0 id_15
);
  assign id_7#(.id_1(-1'b0 + id_6)) = (id_13 & id_8);
  module_0 modCall_1 ();
endmodule
