{"sha": "1b8b89f158ea11eb2910df4c625ea1b3126ae189", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MWI4Yjg5ZjE1OGVhMTFlYjI5MTBkZjRjNjI1ZWExYjMxMjZhZTE4OQ==", "commit": {"author": {"name": "Jeffrey A Law", "email": "law@cygnus.com", "date": "1997-11-20T23:21:45Z"}, "committer": {"name": "Jeff Law", "email": "law@gcc.gnu.org", "date": "1997-11-20T23:21:45Z"}, "message": "pa.md (pre_stwm, [...]): Base register is an in/out operand.\n\n        * pa.md (pre_stwm, post_stwm, pre_ldwm, post_ldwm): Base register\n        is an in/out operand.\n        (zero extended variants of stwm/stwm patterns): Similarly.\n\nFrom-SVN: r16620", "tree": {"sha": "21547c539925158b8ca879c4df66e993de6e96f3", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/21547c539925158b8ca879c4df66e993de6e96f3"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/1b8b89f158ea11eb2910df4c625ea1b3126ae189", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1b8b89f158ea11eb2910df4c625ea1b3126ae189", "html_url": "https://github.com/Rust-GCC/gccrs/commit/1b8b89f158ea11eb2910df4c625ea1b3126ae189", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1b8b89f158ea11eb2910df4c625ea1b3126ae189/comments", "author": null, "committer": null, "parents": [{"sha": "ced78d8b0c319de1c5f00bf0cc0972f317f43309", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ced78d8b0c319de1c5f00bf0cc0972f317f43309", "html_url": "https://github.com/Rust-GCC/gccrs/commit/ced78d8b0c319de1c5f00bf0cc0972f317f43309"}], "stats": {"total": 26, "additions": 15, "deletions": 11}, "files": [{"sha": "407814f1643b1cb6f4a6a886e73f11f2725b9a84", "filename": "gcc/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1b8b89f158ea11eb2910df4c625ea1b3126ae189/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1b8b89f158ea11eb2910df4c625ea1b3126ae189/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=1b8b89f158ea11eb2910df4c625ea1b3126ae189", "patch": "@@ -9,6 +9,10 @@ Thu Nov 20 14:42:15 1997  Jason Merrill  <jason@yorick.cygnus.com>\n \n Thu Nov 20 16:11:50 1997  Jeffrey A Law  (law@cygnus.com)\n \n+\t* pa.md (pre_stwm, post_stwm, pre_ldwm, post_ldwm): Base register\n+\tis an in/out operand.\n+\t(zero extended variants of stwm/stwm patterns): Similarly.\n+\n \t* mips/x-iris (FIXPROTO_DEFINES): Add -D_SGI_SOURCE.\n \n Thu Nov 20 13:19:32 1997  Jason Merrill  <jason@yorick.cygnus.com>"}, {"sha": "d1e89a1ddf19ebda1e244126daea406cd5f1a64e", "filename": "gcc/config/pa/pa.md", "status": "modified", "additions": 11, "deletions": 11, "changes": 22, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1b8b89f158ea11eb2910df4c625ea1b3126ae189/gcc%2Fconfig%2Fpa%2Fpa.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1b8b89f158ea11eb2910df4c625ea1b3126ae189/gcc%2Fconfig%2Fpa%2Fpa.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fpa%2Fpa.md?ref=1b8b89f158ea11eb2910df4c625ea1b3126ae189", "patch": "@@ -1431,7 +1431,7 @@\n \n (define_insn \"pre_ldwm\"\n   [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n-\t(mem:SI (plus:SI (match_operand:SI 1 \"register_operand\" \"=r\")\n+\t(mem:SI (plus:SI (match_operand:SI 1 \"register_operand\" \"+r\")\n \t\t\t (match_operand:SI 2 \"pre_cint_operand\" \"\"))))\n    (set (match_dup 1)\n \t(plus:SI (match_dup 1) (match_dup 2)))]\n@@ -1446,7 +1446,7 @@\n    (set_attr \"length\" \"4\")])\n \n (define_insn \"pre_stwm\"\n-  [(set (mem:SI (plus:SI (match_operand:SI 0 \"register_operand\" \"=r\")\n+  [(set (mem:SI (plus:SI (match_operand:SI 0 \"register_operand\" \"+r\")\n \t\t\t (match_operand:SI 1 \"pre_cint_operand\" \"\")))\n \t(match_operand:SI 2 \"reg_or_0_operand\" \"rM\"))\n    (set (match_dup 0)\n@@ -1463,7 +1463,7 @@\n \n (define_insn \"post_ldwm\"\n   [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n-\t(mem:SI (match_operand:SI 1 \"register_operand\" \"=r\")))\n+\t(mem:SI (match_operand:SI 1 \"register_operand\" \"+r\")))\n    (set (match_dup 1)\n \t(plus:SI (match_dup 1)\n \t\t (match_operand:SI 2 \"post_cint_operand\" \"\")))]\n@@ -1478,7 +1478,7 @@\n    (set_attr \"length\" \"4\")])\n \n (define_insn \"post_stwm\"\n-  [(set (mem:SI (match_operand:SI 0 \"register_operand\" \"=r\"))\n+  [(set (mem:SI (match_operand:SI 0 \"register_operand\" \"+r\"))\n \t(match_operand:SI 1 \"reg_or_0_operand\" \"rM\"))\n    (set (match_dup 0)\n \t(plus:SI (match_dup 0)\n@@ -1807,7 +1807,7 @@\n \n (define_insn \"\"\n   [(set (match_operand:HI 0 \"register_operand\" \"=r\")\n-\t(mem:HI (plus:SI (match_operand:SI 1 \"register_operand\" \"=r\")\n+\t(mem:HI (plus:SI (match_operand:SI 1 \"register_operand\" \"+r\")\n \t\t\t (match_operand:SI 2 \"int5_operand\" \"L\"))))\n    (set (match_dup 1)\n \t(plus:SI (match_dup 1) (match_dup 2)))]\n@@ -1821,7 +1821,7 @@\n   [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n \t(zero_extend:SI (mem:HI\n \t\t\t  (plus:SI\n-\t\t\t    (match_operand:SI 1 \"register_operand\" \"=r\")\n+\t\t\t    (match_operand:SI 1 \"register_operand\" \"+r\")\n \t\t\t    (match_operand:SI 2 \"int5_operand\" \"L\")))))\n    (set (match_dup 1)\n \t(plus:SI (match_dup 1) (match_dup 2)))]\n@@ -1831,7 +1831,7 @@\n    (set_attr \"length\" \"4\")])\n \n (define_insn \"\"\n-  [(set (mem:HI (plus:SI (match_operand:SI 0 \"register_operand\" \"=r\")\n+  [(set (mem:HI (plus:SI (match_operand:SI 0 \"register_operand\" \"+r\")\n \t\t\t (match_operand:SI 1 \"int5_operand\" \"L\")))\n \t(match_operand:HI 2 \"reg_or_0_operand\" \"rM\"))\n    (set (match_dup 0)\n@@ -2011,7 +2011,7 @@\n \n (define_insn \"\"\n   [(set (match_operand:QI 0 \"register_operand\" \"=r\")\n-\t(mem:QI (plus:SI (match_operand:SI 1 \"register_operand\" \"=r\")\n+\t(mem:QI (plus:SI (match_operand:SI 1 \"register_operand\" \"+r\")\n \t\t\t (match_operand:SI 2 \"int5_operand\" \"L\"))))\n    (set (match_dup 1) (plus:SI (match_dup 1) (match_dup 2)))]\n   \"\"\n@@ -2023,7 +2023,7 @@\n (define_insn \"\"\n   [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n \t(zero_extend:SI (mem:QI (plus:SI\n-\t\t\t\t  (match_operand:SI 1 \"register_operand\" \"=r\")\n+\t\t\t\t  (match_operand:SI 1 \"register_operand\" \"+r\")\n \t\t\t\t  (match_operand:SI 2 \"int5_operand\" \"L\")))))\n    (set (match_dup 1) (plus:SI (match_dup 1) (match_dup 2)))]\n   \"\"\n@@ -2034,7 +2034,7 @@\n (define_insn \"\"\n   [(set (match_operand:HI 0 \"register_operand\" \"=r\")\n \t(zero_extend:HI (mem:QI (plus:SI\n-\t\t\t\t  (match_operand:SI 1 \"register_operand\" \"=r\")\n+\t\t\t\t  (match_operand:SI 1 \"register_operand\" \"+r\")\n \t\t\t\t  (match_operand:SI 2 \"int5_operand\" \"L\")))))\n    (set (match_dup 1) (plus:SI (match_dup 1) (match_dup 2)))]\n   \"\"\n@@ -2043,7 +2043,7 @@\n    (set_attr \"length\" \"4\")])\n \n (define_insn \"\"\n-  [(set (mem:QI (plus:SI (match_operand:SI 0 \"register_operand\" \"=r\")\n+  [(set (mem:QI (plus:SI (match_operand:SI 0 \"register_operand\" \"+r\")\n \t\t\t (match_operand:SI 1 \"int5_operand\" \"L\")))\n \t(match_operand:QI 2 \"reg_or_0_operand\" \"rM\"))\n    (set (match_dup 0)"}]}