The README.md file contains a systematic list of all the topics in Verilog. 
In case you might want to add a new topic / concept, feel free to add, but follow the below steps:

1. Fork the repository into your account
2. Clone the repository
3. Create a new branch with your name. 
4. Add a new topic - strictly no repitions - in the README list of topics section
5. Write a brief description for the topic
6. Open a verilog file in the forked and cloned repository and write some code explaining the same topic.
7. Push and wait untill the code is merged into the main repository

`HAPPY HACKING!!`