Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Aug 25 18:37:06 2024
| Host         : DESKTOP-MEH5DGT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SpaceWire_light_AXI_timing_summary_routed.rpt -pb SpaceWire_light_AXI_timing_summary_routed.pb -rpx SpaceWire_light_AXI_timing_summary_routed.rpx -warn_on_violation
| Design       : SpaceWire_light_AXI
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  10          
TIMING-7   Critical Warning  No common node between related clocks           10          
TIMING-14  Critical Warning  LUT on the clock tree                           1           
LUTAR-1    Warning           LUT drives async reset alert                    1           
TIMING-18  Warning           Missing input or output delay                   36          
ULMTCS-1   Warning           Control Sets use limits recommend reduction     1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (15)
7. checking multiple_clock (35)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (35)
-------------------------------
 There are 35 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.443       -0.443                      1                28971        0.092        0.000                      0                28971        4.500        0.000                       0                  9801  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
SPW_Din             {0.000 5.000}      10.000          100.000         
SPW_Sin             {0.000 5.000}      10.000          100.000         
SPW_TX_clk          {0.000 5.000}      10.000          100.000         
SPW_main_clk        {0.000 5.000}      10.000          100.000         
axi_register_aclk   {0.000 5.000}      10.000          100.000         
axi_streamin_aclk   {0.000 5.000}      10.000          100.000         
axi_streamout_aclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SPW_Din                   0.443        0.000                      0                   33        0.805        0.000                      0                   33        4.500        0.000                       0                    36  
SPW_Sin                   1.263        0.000                      0                   31        0.805        0.000                      0                   31        4.500        0.000                       0                    36  
SPW_TX_clk                6.986        0.000                      0                  130        0.126        0.000                      0                  130        4.500        0.000                       0                    93  
SPW_main_clk              0.222        0.000                      0                18849        0.122        0.000                      0                18849        4.500        0.000                       0                  9635  
axi_register_aclk         7.744        0.000                      0                   10        0.229        0.000                      0                   10        4.500        0.000                       0                    11  
axi_streamin_aclk         7.774        0.000                      0                   21        0.275        0.000                      0                   21        4.500        0.000                       0                    12  
axi_streamout_aclk        3.547        0.000                      0                   12        5.149        0.000                      0                   12        4.500        0.000                       0                    14  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
SPW_Sin            SPW_Din                  0.026        0.000                      0                   31        0.475        0.000                      0                   31  
SPW_Din            SPW_Sin                  0.995        0.000                      0                   33        0.130        0.000                      0                   33  
SPW_main_clk       SPW_TX_clk               6.776        0.000                      0                   17        0.178        0.000                      0                   17  
SPW_Din            SPW_main_clk             0.843        0.000                      0                    9        0.329        0.000                      0                    9  
SPW_Sin            SPW_main_clk             0.240        0.000                      0                    9        0.092        0.000                      0                    9  
SPW_TX_clk         SPW_main_clk             6.979        0.000                      0                    2        0.298        0.000                      0                    2  
axi_streamin_aclk  SPW_main_clk             0.443        0.000                      0                  289        4.728        0.000                      0                  289  
SPW_main_clk       axi_streamin_aclk        3.161        0.000                      0                    1        4.847        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  SPW_Din            SPW_Din                  1.618        0.000                      0                   34        1.097        0.000                      0                   34  
**async_default**  SPW_Sin            SPW_Din                  0.382        0.000                      0                   34        0.767        0.000                      0                   34  
**async_default**  SPW_main_clk       SPW_Din                 -0.443       -0.443                      1                    1        0.959        0.000                      0                    1  
**async_default**  SPW_Din            SPW_Sin                  1.556        0.000                      0                   34        0.422        0.000                      0                   34  
**async_default**  SPW_Sin            SPW_Sin                  1.618        0.000                      0                   34        1.097        0.000                      0                   34  
**async_default**  SPW_main_clk       SPW_Sin                  0.127        0.000                      0                    1        0.761        0.000                      0                    1  
**async_default**  SPW_TX_clk         SPW_TX_clk               6.828        0.000                      0                   91        0.422        0.000                      0                   91  
**async_default**  SPW_main_clk       SPW_main_clk             2.126        0.000                      0                 9488        0.381        0.000                      0                 9488  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              SPW_TX_clk                              
(none)              SPW_main_clk                            
(none)              axi_register_aclk                       
(none)              axi_streamin_aclk                       
(none)              axi_streamout_aclk                      
(none)                                  SPW_TX_clk          
(none)                                  SPW_main_clk        
(none)                                  axi_register_aclk   
(none)                                  axi_streamin_aclk   
(none)                                  axi_streamout_aclk  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SPW_Din
  To Clock:  SPW_Din

Setup :            0  Failing Endpoints,  Worst Slack        0.443ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.805ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 SPW_Din
                            (clock source 'SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/ff_r_di1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        9.840ns  (logic 1.037ns (10.538%)  route 8.803ns (89.462%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 10.375 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           8.803     9.840    SPW_IF/RECVFRONT_INST/SPW_Din_IBUF
    SLICE_X12Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_r_di1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     5.903 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.084     7.987    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100     8.087 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620     8.707    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.798 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    10.375    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X12Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
                         clock pessimism              0.000    10.375    
                         clock uncertainty           -0.061    10.314    
    SLICE_X12Y45         FDCE (Setup_fdce_C_D)       -0.031    10.283    SPW_IF/RECVFRONT_INST/ff_r_di1_reg
  -------------------------------------------------------------------
                         required time                         10.283    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.559ns  (required time - arrival time)
  Source:                 SPW_Din
                            (clock source 'SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/ff_f_di1_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        9.691ns  (logic 1.037ns (10.701%)  route 8.654ns (89.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 15.375 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     6.037 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           8.654    14.691    SPW_IF/RECVFRONT_INST/SPW_Din_IBUF
    SLICE_X13Y45         FDCE                                         f  SPW_IF/RECVFRONT_INST/ff_f_di1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA12                                              0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903    10.903 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.084    12.987    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    13.087 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    13.707    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.798 f  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    15.375    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X13Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    15.375    
                         clock uncertainty           -0.061    15.314    
    SLICE_X13Y45         FDCE (Setup_fdce_C_D)       -0.064    15.250    SPW_IF/RECVFRONT_INST/ff_f_di1_reg
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                         -14.691    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             1.263ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        3.707ns  (logic 0.580ns (15.646%)  route 3.127ns (84.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.374ns = ( 15.374 - 10.000 ) 
    Source Clock Delay      (SCD):    6.164ns = ( 11.164 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.790ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     6.037 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     8.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.603 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.413 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.751    11.164    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X23Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDCE (Prop_fdce_C_Q)         0.456    11.620 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/Q
                         net (fo=2, routed)           3.127    14.747    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6]_1428[1]
    SLICE_X23Y49         LUT6 (Prop_lut6_I5_O)        0.124    14.871 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][1]_i_1/O
                         net (fo=1, routed)           0.000    14.871    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][1]_i_1_n_0
    SLICE_X23Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA12                                              0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903    10.903 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.084    12.987    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    13.087 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    13.707    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.798 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.576    15.374    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X23Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
                         clock pessimism              0.790    16.164    
                         clock uncertainty           -0.061    16.103    
    SLICE_X23Y49         FDCE (Setup_fdce_C_D)        0.031    16.134    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]
  -------------------------------------------------------------------
                         required time                         16.134    
                         arrival time                         -14.871    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        3.507ns  (logic 0.580ns (16.537%)  route 2.927ns (83.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 15.375 - 10.000 ) 
    Source Clock Delay      (SCD):    6.166ns = ( 11.166 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.766ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     6.037 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     8.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.603 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.413 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753    11.166    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDCE (Prop_fdce_C_Q)         0.456    11.622 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=19, routed)          2.927    14.549    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][2]
    SLICE_X21Y48         LUT6 (Prop_lut6_I3_O)        0.124    14.673 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][0]_i_1/O
                         net (fo=1, routed)           0.000    14.673    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][0]_i_1_n_0
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA12                                              0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903    10.903 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.084    12.987    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    13.087 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    13.707    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.798 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    15.375    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/C
                         clock pessimism              0.766    16.141    
                         clock uncertainty           -0.061    16.080    
    SLICE_X21Y48         FDCE (Setup_fdce_C_D)        0.029    16.109    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]
  -------------------------------------------------------------------
                         required time                         16.109    
                         arrival time                         -14.673    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.728ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        3.179ns  (logic 0.580ns (18.243%)  route 2.599ns (81.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.374ns = ( 15.374 - 10.000 ) 
    Source Clock Delay      (SCD):    6.166ns = ( 11.166 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     6.037 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     8.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.603 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.413 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753    11.166    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.456    11.622 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=21, routed)          2.599    14.222    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][0]
    SLICE_X23Y49         LUT6 (Prop_lut6_I2_O)        0.124    14.346 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][1]_i_1/O
                         net (fo=1, routed)           0.000    14.346    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][1]_i_1_n_0
    SLICE_X23Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA12                                              0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903    10.903 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.084    12.987    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    13.087 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    13.707    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.798 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.576    15.374    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X23Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/C
                         clock pessimism              0.730    16.104    
                         clock uncertainty           -0.061    16.043    
    SLICE_X23Y49         FDCE (Setup_fdce_C_D)        0.031    16.074    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]
  -------------------------------------------------------------------
                         required time                         16.074    
                         arrival time                         -14.346    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.733ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.580ns (18.279%)  route 2.593ns (81.721%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.374ns = ( 10.374 - 5.000 ) 
    Source Clock Delay      (SCD):    6.166ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     3.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     4.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.413 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753     6.166    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDCE (Prop_fdce_C_Q)         0.456     6.622 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=19, routed)          2.593     9.215    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][2]
    SLICE_X23Y49         LUT6 (Prop_lut6_I4_O)        0.124     9.339 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][1]_i_1/O
                         net (fo=1, routed)           0.000     9.339    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][1]_i_1_n_0
    SLICE_X23Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     5.903 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.084     7.987    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100     8.087 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620     8.707    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.798 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.576    10.374    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X23Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/C
                         clock pessimism              0.730    11.104    
                         clock uncertainty           -0.061    11.043    
    SLICE_X23Y49         FDCE (Setup_fdce_C_D)        0.029    11.072    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]
  -------------------------------------------------------------------
                         required time                         11.072    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                                  1.733    

Slack (MET) :             1.749ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        3.245ns  (logic 0.580ns (17.875%)  route 2.665ns (82.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 15.375 - 10.000 ) 
    Source Clock Delay      (SCD):    6.166ns = ( 11.166 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     6.037 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     8.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.603 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.413 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753    11.166    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.456    11.622 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=20, routed)          2.665    14.287    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][1]
    SLICE_X20Y48         LUT6 (Prop_lut6_I2_O)        0.124    14.411 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][0]_i_1/O
                         net (fo=1, routed)           0.000    14.411    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][0]_i_1_n_0
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA12                                              0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903    10.903 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.084    12.987    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    13.087 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    13.707    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.798 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    15.375    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C
                         clock pessimism              0.769    16.144    
                         clock uncertainty           -0.061    16.083    
    SLICE_X20Y48         FDCE (Setup_fdce_C_D)        0.077    16.160    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]
  -------------------------------------------------------------------
                         required time                         16.160    
                         arrival time                         -14.411    
  -------------------------------------------------------------------
                         slack                                  1.749    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        3.188ns  (logic 0.580ns (18.192%)  route 2.608ns (81.808%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 15.375 - 10.000 ) 
    Source Clock Delay      (SCD):    6.166ns = ( 11.166 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.766ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     6.037 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     8.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.603 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.413 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753    11.166    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.456    11.622 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=20, routed)          2.608    14.230    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][1]
    SLICE_X21Y49         LUT6 (Prop_lut6_I2_O)        0.124    14.354 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][0]_i_1/O
                         net (fo=1, routed)           0.000    14.354    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][0]_i_1_n_0
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA12                                              0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903    10.903 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.084    12.987    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    13.087 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    13.707    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.798 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    15.375    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
                         clock pessimism              0.766    16.141    
                         clock uncertainty           -0.061    16.080    
    SLICE_X21Y49         FDCE (Setup_fdce_C_D)        0.031    16.111    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]
  -------------------------------------------------------------------
                         required time                         16.111    
                         arrival time                         -14.354    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.769ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        3.229ns  (logic 0.580ns (17.961%)  route 2.649ns (82.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 15.375 - 10.000 ) 
    Source Clock Delay      (SCD):    6.166ns = ( 11.166 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     6.037 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     8.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.603 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.413 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753    11.166    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.456    11.622 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=20, routed)          2.649    14.271    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][1]
    SLICE_X20Y48         LUT6 (Prop_lut6_I4_O)        0.124    14.395 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][0]_i_1/O
                         net (fo=1, routed)           0.000    14.395    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][0]_i_1_n_0
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA12                                              0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903    10.903 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.084    12.987    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    13.087 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    13.707    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.798 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    15.375    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C
                         clock pessimism              0.769    16.144    
                         clock uncertainty           -0.061    16.083    
    SLICE_X20Y48         FDCE (Setup_fdce_C_D)        0.081    16.164    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]
  -------------------------------------------------------------------
                         required time                         16.164    
                         arrival time                         -14.395    
  -------------------------------------------------------------------
                         slack                                  1.769    

Slack (MET) :             1.771ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        3.222ns  (logic 0.580ns (18.002%)  route 2.642ns (81.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 15.375 - 10.000 ) 
    Source Clock Delay      (SCD):    6.166ns = ( 11.166 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.766ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     6.037 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     8.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.603 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.413 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753    11.166    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDCE (Prop_fdce_C_Q)         0.456    11.622 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=19, routed)          2.642    14.264    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][2]
    SLICE_X20Y48         LUT6 (Prop_lut6_I3_O)        0.124    14.388 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][0]_i_1/O
                         net (fo=1, routed)           0.000    14.388    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][0]_i_1_n_0
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA12                                              0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903    10.903 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.084    12.987    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    13.087 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    13.707    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.798 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    15.375    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
                         clock pessimism              0.766    16.141    
                         clock uncertainty           -0.061    16.080    
    SLICE_X20Y48         FDCE (Setup_fdce_C_D)        0.079    16.159    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]
  -------------------------------------------------------------------
                         required time                         16.159    
                         arrival time                         -14.388    
  -------------------------------------------------------------------
                         slack                                  1.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        0.962ns  (logic 0.209ns (21.721%)  route 0.753ns (78.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 7.880 - 5.000 ) 
    Source Clock Delay      (SCD):    2.213ns = ( 7.213 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     5.265 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     6.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     6.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     7.213    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X14Y46         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.164     7.377 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/Q
                         net (fo=8, routed)           0.753     8.130    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0[0]
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.045     8.175 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][0]_i_1/O
                         net (fo=1, routed)           0.000     8.175    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][0]_i_1_n_0
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     5.455 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.182     6.637    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     6.693 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     6.988    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     7.880    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
                         clock pessimism             -0.631     7.249    
    SLICE_X20Y48         FDCE (Hold_fdce_C_D)         0.121     7.370    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -7.370    
                         arrival time                           8.175    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        0.929ns  (logic 0.164ns (17.651%)  route 0.765ns (82.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 7.880 - 5.000 ) 
    Source Clock Delay      (SCD):    2.213ns = ( 7.213 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     5.265 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     6.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     6.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     7.213    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X12Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDCE (Prop_fdce_C_Q)         0.164     7.377 r  SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/Q
                         net (fo=1, routed)           0.765     8.142    SPW_IF/RECVFRONT_INST/resrx_com[bufdata][0]
    SLICE_X14Y46         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     5.455 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.182     6.637    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     6.693 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     6.988    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     7.880    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X14Y46         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                         clock pessimism             -0.651     7.229    
    SLICE_X14Y46         FDCE (Hold_fdce_C_D)         0.059     7.288    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]
  -------------------------------------------------------------------
                         required time                         -7.288    
                         arrival time                           8.142    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 SPW_Din
                            (clock source 'SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/ff_f_di1_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 0.265ns (6.836%)  route 3.613ns (93.164%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.613     3.878    SPW_IF/RECVFRONT_INST/SPW_Din_IBUF
    SLICE_X13Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_f_di1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.182     1.637    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.693 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     1.988    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.017 f  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     2.880    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X13Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     2.880    
                         clock uncertainty            0.061     2.941    
    SLICE_X13Y45         FDCE (Hold_fdce_C_D)         0.077     3.018    SPW_IF/RECVFRONT_INST/ff_f_di1_reg
  -------------------------------------------------------------------
                         required time                         -3.018    
                         arrival time                           3.878    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        0.985ns  (logic 0.209ns (21.211%)  route 0.776ns (78.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 7.880 - 5.000 ) 
    Source Clock Delay      (SCD):    2.213ns = ( 7.213 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.667ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     5.265 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     6.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     6.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     7.213    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDCE (Prop_fdce_C_Q)         0.164     7.377 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/Q
                         net (fo=2, routed)           0.776     8.153    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5]_1427[0]
    SLICE_X20Y48         LUT6 (Prop_lut6_I5_O)        0.045     8.198 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][0]_i_1/O
                         net (fo=1, routed)           0.000     8.198    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][0]_i_1_n_0
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     5.455 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.182     6.637    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     6.693 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     6.988    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     7.880    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C
                         clock pessimism             -0.667     7.213    
    SLICE_X20Y48         FDCE (Hold_fdce_C_D)         0.120     7.333    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -7.333    
                         arrival time                           8.198    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        0.928ns  (logic 0.164ns (17.664%)  route 0.764ns (82.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 7.880 - 5.000 ) 
    Source Clock Delay      (SCD):    2.213ns = ( 7.213 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.667ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     5.265 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     6.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     6.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     7.213    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X12Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDCE (Prop_fdce_C_Q)         0.164     7.377 r  SPW_IF/RECVFRONT_INST/ff_r_di1_reg/Q
                         net (fo=1, routed)           0.764     8.141    SPW_IF/RECVFRONT_INST/ff_r_di1
    SLICE_X12Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     5.455 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.182     6.637    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     6.693 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     6.988    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     7.880    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X12Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
                         clock pessimism             -0.667     7.213    
    SLICE_X12Y45         FDCE (Hold_fdce_C_D)         0.052     7.265    SPW_IF/RECVFRONT_INST/ff_r_di2r_reg
  -------------------------------------------------------------------
                         required time                         -7.265    
                         arrival time                           8.141    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        0.984ns  (logic 0.189ns (19.216%)  route 0.795ns (80.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 7.880 - 5.000 ) 
    Source Clock Delay      (SCD):    2.213ns = ( 7.213 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.667ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     5.265 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     6.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     6.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     7.213    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X15Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.141     7.354 r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/Q
                         net (fo=4, routed)           0.795     8.148    SPW_IF/RECVFRONT_INST/rxcnt_r_reg_n_0_[2]
    SLICE_X15Y45         LUT3 (Prop_lut3_I1_O)        0.048     8.196 r  SPW_IF/RECVFRONT_INST/rxcnt_r[3]_i_1/O
                         net (fo=1, routed)           0.000     8.196    SPW_IF/RECVFRONT_INST/plusOp[3]
    SLICE_X15Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     5.455 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.182     6.637    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     6.693 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     6.988    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     7.880    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X15Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/C
                         clock pessimism             -0.667     7.213    
    SLICE_X15Y45         FDCE (Hold_fdce_C_D)         0.107     7.320    SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.320    
                         arrival time                           8.196    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.037ns  (logic 0.209ns (20.150%)  route 0.828ns (79.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 7.879 - 5.000 ) 
    Source Clock Delay      (SCD):    2.213ns = ( 7.213 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     5.265 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     6.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     6.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     7.213    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X14Y46         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.164     7.377 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/Q
                         net (fo=8, routed)           0.828     8.205    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0[1]
    SLICE_X22Y49         LUT6 (Prop_lut6_I0_O)        0.045     8.250 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1/O
                         net (fo=1, routed)           0.000     8.250    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1_n_0
    SLICE_X22Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     5.455 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.182     6.637    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     6.693 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     6.988    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.862     7.879    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X22Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
                         clock pessimism             -0.631     7.248    
    SLICE_X22Y49         FDCE (Hold_fdce_C_D)         0.121     7.369    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -7.369    
                         arrival time                           8.250    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.037ns  (logic 0.209ns (20.150%)  route 0.828ns (79.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 7.879 - 5.000 ) 
    Source Clock Delay      (SCD):    2.213ns = ( 7.213 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     5.265 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     6.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     6.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     7.213    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X14Y46         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.164     7.377 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/Q
                         net (fo=8, routed)           0.828     8.205    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0[1]
    SLICE_X22Y49         LUT6 (Prop_lut6_I0_O)        0.045     8.250 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][1]_i_1/O
                         net (fo=1, routed)           0.000     8.250    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][1]_i_1_n_0
    SLICE_X22Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     5.455 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.182     6.637    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     6.693 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     6.988    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.862     7.879    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X22Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/C
                         clock pessimism             -0.631     7.248    
    SLICE_X22Y49         FDCE (Hold_fdce_C_D)         0.120     7.368    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -7.368    
                         arrival time                           8.250    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.887ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.044ns  (logic 0.209ns (20.026%)  route 0.835ns (79.974%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 7.880 - 5.000 ) 
    Source Clock Delay      (SCD):    2.213ns = ( 7.213 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     5.265 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     6.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     6.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     7.213    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X14Y46         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.164     7.377 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/Q
                         net (fo=8, routed)           0.835     8.212    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0[0]
    SLICE_X20Y49         LUT6 (Prop_lut6_I0_O)        0.045     8.257 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][0]_i_1/O
                         net (fo=1, routed)           0.000     8.257    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][0]_i_1_n_0
    SLICE_X20Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     5.455 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.182     6.637    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     6.693 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     6.988    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     7.880    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/C
                         clock pessimism             -0.631     7.249    
    SLICE_X20Y49         FDCE (Hold_fdce_C_D)         0.121     7.370    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -7.370    
                         arrival time                           8.257    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.044ns  (logic 0.209ns (20.026%)  route 0.835ns (79.974%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 7.880 - 5.000 ) 
    Source Clock Delay      (SCD):    2.213ns = ( 7.213 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     5.265 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     6.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     6.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     7.213    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X14Y46         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.164     7.377 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/Q
                         net (fo=8, routed)           0.835     8.212    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0[0]
    SLICE_X20Y49         LUT6 (Prop_lut6_I0_O)        0.045     8.257 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][0]_i_1/O
                         net (fo=1, routed)           0.000     8.257    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][0]_i_1_n_0
    SLICE_X20Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     5.455 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.182     6.637    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     6.693 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     6.988    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     7.880    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/C
                         clock pessimism             -0.631     7.249    
    SLICE_X20Y49         FDCE (Hold_fdce_C_D)         0.120     7.369    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -7.369    
                         arrival time                           8.257    
  -------------------------------------------------------------------
                         slack                                  0.888    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SPW_Din
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SPW_Din }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  reset_reg_reg[0]_i_1/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y45   SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y45   SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y45   SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y45   SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y46   SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y46   SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X20Y48   SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X21Y48   SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X21Y48   SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y45   SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y45   SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y45   SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y45   SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y45   SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y45   SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y45   SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y45   SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y45   SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y45   SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y45   SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y45   SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y45   SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y45   SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y45   SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y45   SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y45   SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y45   SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y45   SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y45   SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  SPW_Sin
  To Clock:  SPW_Sin

Setup :            0  Failing Endpoints,  Worst Slack        1.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.805ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.263ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        3.707ns  (logic 0.580ns (15.646%)  route 3.127ns (84.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.945ns = ( 15.945 - 10.000 ) 
    Source Clock Delay      (SCD):    6.768ns = ( 11.768 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.823ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     5.953 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     9.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    10.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.751    11.768    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X23Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDCE (Prop_fdce_C_Q)         0.456    12.224 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/Q
                         net (fo=2, routed)           3.127    15.351    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6]_1428[1]
    SLICE_X23Y49         LUT6 (Prop_lut6_I5_O)        0.124    15.475 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][1]_i_1/O
                         net (fo=1, routed)           0.000    15.475    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][1]_i_1_n_0
    SLICE_X23Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)   10.000    10.000 r  
    U9                                                0.000    10.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    10.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820    10.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.738    13.557    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    13.657 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    14.277    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.368 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.576    15.945    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X23Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
                         clock pessimism              0.823    16.768    
                         clock uncertainty           -0.061    16.706    
    SLICE_X23Y49         FDCE (Setup_fdce_C_D)        0.031    16.737    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]
  -------------------------------------------------------------------
                         required time                         16.737    
                         arrival time                         -15.475    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        3.507ns  (logic 0.580ns (16.537%)  route 2.927ns (83.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 15.946 - 10.000 ) 
    Source Clock Delay      (SCD):    6.770ns = ( 11.770 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     5.953 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     9.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    10.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753    11.770    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDCE (Prop_fdce_C_Q)         0.456    12.226 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=19, routed)          2.927    15.153    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][2]
    SLICE_X21Y48         LUT6 (Prop_lut6_I3_O)        0.124    15.277 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][0]_i_1/O
                         net (fo=1, routed)           0.000    15.277    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][0]_i_1_n_0
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)   10.000    10.000 r  
    U9                                                0.000    10.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    10.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820    10.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.738    13.557    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    13.657 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    14.277    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.368 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    15.946    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/C
                         clock pessimism              0.799    16.745    
                         clock uncertainty           -0.061    16.683    
    SLICE_X21Y48         FDCE (Setup_fdce_C_D)        0.029    16.712    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]
  -------------------------------------------------------------------
                         required time                         16.712    
                         arrival time                         -15.277    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.728ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        3.179ns  (logic 0.580ns (18.243%)  route 2.599ns (81.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.945ns = ( 15.945 - 10.000 ) 
    Source Clock Delay      (SCD):    6.770ns = ( 11.770 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.763ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     5.953 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     9.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    10.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753    11.770    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.456    12.226 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=21, routed)          2.599    14.825    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][0]
    SLICE_X23Y49         LUT6 (Prop_lut6_I2_O)        0.124    14.949 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][1]_i_1/O
                         net (fo=1, routed)           0.000    14.949    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][1]_i_1_n_0
    SLICE_X23Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)   10.000    10.000 r  
    U9                                                0.000    10.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    10.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820    10.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.738    13.557    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    13.657 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    14.277    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.368 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.576    15.945    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X23Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/C
                         clock pessimism              0.763    16.708    
                         clock uncertainty           -0.061    16.646    
    SLICE_X23Y49         FDCE (Setup_fdce_C_D)        0.031    16.677    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]
  -------------------------------------------------------------------
                         required time                         16.677    
                         arrival time                         -14.949    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.733ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.580ns (18.279%)  route 2.593ns (81.721%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.945ns = ( 10.945 - 5.000 ) 
    Source Clock Delay      (SCD):    6.770ns
    Clock Pessimism Removal (CPR):    0.763ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     4.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     4.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     4.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753     6.770    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDCE (Prop_fdce_C_Q)         0.456     7.226 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=19, routed)          2.593     9.819    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][2]
    SLICE_X23Y49         LUT6 (Prop_lut6_I4_O)        0.124     9.943 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][1]_i_1/O
                         net (fo=1, routed)           0.000     9.943    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][1]_i_1_n_0
    SLICE_X23Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.738     8.557    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100     8.657 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620     9.277    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.368 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.576    10.945    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X23Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/C
                         clock pessimism              0.763    11.708    
                         clock uncertainty           -0.061    11.646    
    SLICE_X23Y49         FDCE (Setup_fdce_C_D)        0.029    11.675    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]
  -------------------------------------------------------------------
                         required time                         11.675    
                         arrival time                          -9.943    
  -------------------------------------------------------------------
                         slack                                  1.733    

Slack (MET) :             1.749ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.580ns (17.875%)  route 2.665ns (82.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 10.946 - 5.000 ) 
    Source Clock Delay      (SCD):    6.770ns
    Clock Pessimism Removal (CPR):    0.802ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     4.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     4.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     4.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753     6.770    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.456     7.226 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=20, routed)          2.665     9.890    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][1]
    SLICE_X20Y48         LUT6 (Prop_lut6_I2_O)        0.124    10.014 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][0]_i_1/O
                         net (fo=1, routed)           0.000    10.014    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][0]_i_1_n_0
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.738     8.557    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100     8.657 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620     9.277    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.368 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    10.946    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C
                         clock pessimism              0.802    11.748    
                         clock uncertainty           -0.061    11.686    
    SLICE_X20Y48         FDCE (Setup_fdce_C_D)        0.077    11.763    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]
  -------------------------------------------------------------------
                         required time                         11.763    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                  1.749    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        3.188ns  (logic 0.580ns (18.192%)  route 2.608ns (81.808%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 15.946 - 10.000 ) 
    Source Clock Delay      (SCD):    6.770ns = ( 11.770 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     5.953 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     9.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    10.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753    11.770    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.456    12.226 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=20, routed)          2.608    14.834    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][1]
    SLICE_X21Y49         LUT6 (Prop_lut6_I2_O)        0.124    14.958 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][0]_i_1/O
                         net (fo=1, routed)           0.000    14.958    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][0]_i_1_n_0
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)   10.000    10.000 r  
    U9                                                0.000    10.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    10.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820    10.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.738    13.557    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    13.657 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    14.277    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.368 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    15.946    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
                         clock pessimism              0.799    16.745    
                         clock uncertainty           -0.061    16.683    
    SLICE_X21Y49         FDCE (Setup_fdce_C_D)        0.031    16.714    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]
  -------------------------------------------------------------------
                         required time                         16.714    
                         arrival time                         -14.958    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.769ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.229ns  (logic 0.580ns (17.961%)  route 2.649ns (82.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 10.946 - 5.000 ) 
    Source Clock Delay      (SCD):    6.770ns
    Clock Pessimism Removal (CPR):    0.802ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     4.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     4.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     4.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753     6.770    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.456     7.226 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=20, routed)          2.649     9.875    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][1]
    SLICE_X20Y48         LUT6 (Prop_lut6_I4_O)        0.124     9.999 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][0]_i_1/O
                         net (fo=1, routed)           0.000     9.999    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][0]_i_1_n_0
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.738     8.557    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100     8.657 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620     9.277    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.368 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    10.946    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C
                         clock pessimism              0.802    11.748    
                         clock uncertainty           -0.061    11.686    
    SLICE_X20Y48         FDCE (Setup_fdce_C_D)        0.081    11.767    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]
  -------------------------------------------------------------------
                         required time                         11.767    
                         arrival time                          -9.999    
  -------------------------------------------------------------------
                         slack                                  1.769    

Slack (MET) :             1.771ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.222ns  (logic 0.580ns (18.002%)  route 2.642ns (81.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 10.946 - 5.000 ) 
    Source Clock Delay      (SCD):    6.770ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     4.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     4.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     4.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753     6.770    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDCE (Prop_fdce_C_Q)         0.456     7.226 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=19, routed)          2.642     9.868    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][2]
    SLICE_X20Y48         LUT6 (Prop_lut6_I3_O)        0.124     9.992 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][0]_i_1/O
                         net (fo=1, routed)           0.000     9.992    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][0]_i_1_n_0
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.738     8.557    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100     8.657 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620     9.277    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.368 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    10.946    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
                         clock pessimism              0.799    11.745    
                         clock uncertainty           -0.061    11.683    
    SLICE_X20Y48         FDCE (Setup_fdce_C_D)        0.079    11.762    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]
  -------------------------------------------------------------------
                         required time                         11.762    
                         arrival time                          -9.992    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.879ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        3.079ns  (logic 0.773ns (25.106%)  route 2.306ns (74.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.945ns = ( 15.945 - 10.000 ) 
    Source Clock Delay      (SCD):    6.770ns = ( 11.770 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.763ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     5.953 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     9.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    10.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753    11.770    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDCE (Prop_fdce_C_Q)         0.478    12.248 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=21, routed)          2.306    14.554    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_1
    SLICE_X22Y49         LUT6 (Prop_lut6_I1_O)        0.295    14.849 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1/O
                         net (fo=1, routed)           0.000    14.849    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1_n_0
    SLICE_X22Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)   10.000    10.000 r  
    U9                                                0.000    10.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    10.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820    10.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.738    13.557    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    13.657 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    14.277    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.368 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.576    15.945    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X22Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
                         clock pessimism              0.763    16.708    
                         clock uncertainty           -0.061    16.646    
    SLICE_X22Y49         FDCE (Setup_fdce_C_D)        0.081    16.727    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]
  -------------------------------------------------------------------
                         required time                         16.727    
                         arrival time                         -14.849    
  -------------------------------------------------------------------
                         slack                                  1.879    

Slack (MET) :             1.879ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        3.090ns  (logic 0.580ns (18.768%)  route 2.510ns (81.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 15.946 - 10.000 ) 
    Source Clock Delay      (SCD):    6.770ns = ( 11.770 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.824ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     5.953 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     9.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    10.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753    11.770    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.456    12.226 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=21, routed)          2.510    14.736    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]
    SLICE_X21Y48         LUT3 (Prop_lut3_I0_O)        0.124    14.860 r  SPW_IF/RECVFRONT_INST/resrx_seq[headptr][1]_i_1/O
                         net (fo=1, routed)           0.000    14.860    SPW_IF/RECVFRONT_INST/vresrx[headptr][1]
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)   10.000    10.000 r  
    U9                                                0.000    10.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    10.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820    10.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.738    13.557    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    13.657 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    14.277    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.368 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    15.946    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                         clock pessimism              0.824    16.770    
                         clock uncertainty           -0.061    16.708    
    SLICE_X21Y48         FDCE (Setup_fdce_C_D)        0.031    16.739    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]
  -------------------------------------------------------------------
                         required time                         16.739    
                         arrival time                         -14.860    
  -------------------------------------------------------------------
                         slack                                  1.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.209ns (21.721%)  route 0.753ns (78.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.683ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     1.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     1.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     2.359    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X14Y46         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.164     2.523 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/Q
                         net (fo=8, routed)           0.753     3.276    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0[0]
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.045     3.321 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][0]_i_1/O
                         net (fo=1, routed)           0.000     3.321    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][0]_i_1_n_0
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.465     1.835    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.891 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     2.186    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.215 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     3.078    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
                         clock pessimism             -0.683     2.395    
    SLICE_X20Y48         FDCE (Hold_fdce_C_D)         0.121     2.516    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -2.516    
                         arrival time                           3.321    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        0.929ns  (logic 0.164ns (17.651%)  route 0.765ns (82.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 8.078 - 5.000 ) 
    Source Clock Delay      (SCD):    2.359ns = ( 7.359 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     5.182 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     6.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     6.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     7.359    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X12Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDCE (Prop_fdce_C_Q)         0.164     7.523 r  SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/Q
                         net (fo=1, routed)           0.765     8.288    SPW_IF/RECVFRONT_INST/resrx_com[bufdata][0]
    SLICE_X14Y46         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     5.371 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.465     6.835    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     6.891 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     7.186    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.215 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     8.078    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X14Y46         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                         clock pessimism             -0.703     7.375    
    SLICE_X14Y46         FDCE (Hold_fdce_C_D)         0.059     7.434    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]
  -------------------------------------------------------------------
                         required time                         -7.434    
                         arrival time                           8.288    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        0.985ns  (logic 0.209ns (21.211%)  route 0.776ns (78.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 8.078 - 5.000 ) 
    Source Clock Delay      (SCD):    2.359ns = ( 7.359 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.719ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     5.182 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     6.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     6.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     7.359    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDCE (Prop_fdce_C_Q)         0.164     7.523 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/Q
                         net (fo=2, routed)           0.776     8.300    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5]_1427[0]
    SLICE_X20Y48         LUT6 (Prop_lut6_I5_O)        0.045     8.345 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][0]_i_1/O
                         net (fo=1, routed)           0.000     8.345    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][0]_i_1_n_0
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     5.371 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.465     6.835    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     6.891 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     7.186    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.215 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     8.078    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C
                         clock pessimism             -0.719     7.359    
    SLICE_X20Y48         FDCE (Hold_fdce_C_D)         0.120     7.479    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -7.479    
                         arrival time                           8.345    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        0.928ns  (logic 0.164ns (17.664%)  route 0.764ns (82.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 8.078 - 5.000 ) 
    Source Clock Delay      (SCD):    2.359ns = ( 7.359 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.719ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     5.182 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     6.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     6.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     7.359    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X12Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDCE (Prop_fdce_C_Q)         0.164     7.523 r  SPW_IF/RECVFRONT_INST/ff_r_di1_reg/Q
                         net (fo=1, routed)           0.764     8.288    SPW_IF/RECVFRONT_INST/ff_r_di1
    SLICE_X12Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     5.371 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.465     6.835    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     6.891 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     7.186    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.215 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     8.078    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X12Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
                         clock pessimism             -0.719     7.359    
    SLICE_X12Y45         FDCE (Hold_fdce_C_D)         0.052     7.411    SPW_IF/RECVFRONT_INST/ff_r_di2r_reg
  -------------------------------------------------------------------
                         required time                         -7.411    
                         arrival time                           8.288    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        0.984ns  (logic 0.189ns (19.216%)  route 0.795ns (80.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 8.078 - 5.000 ) 
    Source Clock Delay      (SCD):    2.359ns = ( 7.359 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.719ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     5.182 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     6.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     6.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     7.359    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X15Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.141     7.500 r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/Q
                         net (fo=4, routed)           0.795     8.295    SPW_IF/RECVFRONT_INST/rxcnt_r_reg_n_0_[2]
    SLICE_X15Y45         LUT3 (Prop_lut3_I1_O)        0.048     8.343 r  SPW_IF/RECVFRONT_INST/rxcnt_r[3]_i_1/O
                         net (fo=1, routed)           0.000     8.343    SPW_IF/RECVFRONT_INST/plusOp[3]
    SLICE_X15Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     5.371 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.465     6.835    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     6.891 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     7.186    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.215 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     8.078    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X15Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/C
                         clock pessimism             -0.719     7.359    
    SLICE_X15Y45         FDCE (Hold_fdce_C_D)         0.107     7.466    SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.466    
                         arrival time                           8.343    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.209ns (20.150%)  route 0.828ns (79.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.077ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.683ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     1.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     1.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     2.359    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X14Y46         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.164     2.523 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/Q
                         net (fo=8, routed)           0.828     3.351    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0[1]
    SLICE_X22Y49         LUT6 (Prop_lut6_I0_O)        0.045     3.396 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1/O
                         net (fo=1, routed)           0.000     3.396    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1_n_0
    SLICE_X22Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.465     1.835    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.891 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     2.186    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.215 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.862     3.077    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X22Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
                         clock pessimism             -0.683     2.394    
    SLICE_X22Y49         FDCE (Hold_fdce_C_D)         0.121     2.515    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           3.396    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.209ns (20.150%)  route 0.828ns (79.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.077ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.683ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     1.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     1.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     2.359    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X14Y46         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.164     2.523 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/Q
                         net (fo=8, routed)           0.828     3.351    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0[1]
    SLICE_X22Y49         LUT6 (Prop_lut6_I0_O)        0.045     3.396 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][1]_i_1/O
                         net (fo=1, routed)           0.000     3.396    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][1]_i_1_n_0
    SLICE_X22Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.465     1.835    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.891 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     2.186    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.215 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.862     3.077    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X22Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/C
                         clock pessimism             -0.683     2.394    
    SLICE_X22Y49         FDCE (Hold_fdce_C_D)         0.120     2.514    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -2.514    
                         arrival time                           3.396    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.887ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.209ns (20.026%)  route 0.835ns (79.974%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.683ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     1.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     1.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     2.359    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X14Y46         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.164     2.523 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/Q
                         net (fo=8, routed)           0.835     3.358    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0[0]
    SLICE_X20Y49         LUT6 (Prop_lut6_I0_O)        0.045     3.403 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][0]_i_1/O
                         net (fo=1, routed)           0.000     3.403    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][0]_i_1_n_0
    SLICE_X20Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.465     1.835    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.891 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     2.186    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.215 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     3.078    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/C
                         clock pessimism             -0.683     2.395    
    SLICE_X20Y49         FDCE (Hold_fdce_C_D)         0.121     2.516    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -2.516    
                         arrival time                           3.403    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.209ns (20.026%)  route 0.835ns (79.974%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.683ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     1.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     1.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     2.359    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X14Y46         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.164     2.523 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/Q
                         net (fo=8, routed)           0.835     3.358    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0[0]
    SLICE_X20Y49         LUT6 (Prop_lut6_I0_O)        0.045     3.403 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][0]_i_1/O
                         net (fo=1, routed)           0.000     3.403    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][0]_i_1_n_0
    SLICE_X20Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.465     1.835    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.891 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     2.186    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.215 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     3.078    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/C
                         clock pessimism             -0.683     2.395    
    SLICE_X20Y49         FDCE (Hold_fdce_C_D)         0.120     2.515    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           3.403    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        0.981ns  (logic 0.186ns (18.969%)  route 0.795ns (81.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 8.078 - 5.000 ) 
    Source Clock Delay      (SCD):    2.359ns = ( 7.359 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.719ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     5.182 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     6.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     6.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     7.359    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X15Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.141     7.500 r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/Q
                         net (fo=4, routed)           0.795     8.295    SPW_IF/RECVFRONT_INST/rxcnt_r_reg_n_0_[2]
    SLICE_X15Y45         LUT2 (Prop_lut2_I1_O)        0.045     8.340 r  SPW_IF/RECVFRONT_INST/rxcnt_r[2]_i_1/O
                         net (fo=1, routed)           0.000     8.340    SPW_IF/RECVFRONT_INST/plusOp[2]
    SLICE_X15Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     5.371 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.465     6.835    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     6.891 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     7.186    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.215 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     8.078    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X15Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
                         clock pessimism             -0.719     7.359    
    SLICE_X15Y45         FDCE (Hold_fdce_C_D)         0.091     7.450    SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.450    
                         arrival time                           8.340    
  -------------------------------------------------------------------
                         slack                                  0.890    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SPW_Sin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SPW_Sin }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  reset_reg_reg[0]_i_1/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y45   SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y45   SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y45   SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y45   SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y46   SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y46   SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X20Y48   SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X21Y48   SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X21Y48   SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y45   SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y45   SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y45   SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y45   SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y45   SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y45   SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y45   SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y45   SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y45   SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y45   SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y45   SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y45   SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y45   SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y45   SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y45   SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y45   SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y45   SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y45   SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y45   SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y45   SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  SPW_TX_clk
  To Clock:  SPW_TX_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.986ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.986ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][3]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_TX_clk rise@10.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        2.558ns  (logic 0.801ns (31.315%)  route 1.757ns (68.685%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 14.410 - 10.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.666     4.925    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.478     5.403 f  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/Q
                         net (fo=33, routed)          1.106     6.508    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/synctx[txen]
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.323     6.831 r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.651     7.483    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_5
    SLICE_X34Y47         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                     10.000    10.000 r  
    AA7                                               0.000    10.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    10.853 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.825    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.916 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.494    14.410    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X34Y47         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][3]/C
                         clock pessimism              0.490    14.901    
                         clock uncertainty           -0.061    14.839    
    SLICE_X34Y47         FDCE (Setup_fdce_C_CE)      -0.371    14.468    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][3]
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  6.986    

Slack (MET) :             6.986ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][4]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_TX_clk rise@10.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        2.558ns  (logic 0.801ns (31.315%)  route 1.757ns (68.685%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 14.410 - 10.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.666     4.925    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.478     5.403 f  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/Q
                         net (fo=33, routed)          1.106     6.508    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/synctx[txen]
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.323     6.831 r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.651     7.483    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_5
    SLICE_X34Y47         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                     10.000    10.000 r  
    AA7                                               0.000    10.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    10.853 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.825    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.916 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.494    14.410    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X34Y47         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][4]/C
                         clock pessimism              0.490    14.901    
                         clock uncertainty           -0.061    14.839    
    SLICE_X34Y47         FDCE (Setup_fdce_C_CE)      -0.371    14.468    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][4]
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  6.986    

Slack (MET) :             6.986ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][5]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_TX_clk rise@10.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        2.558ns  (logic 0.801ns (31.315%)  route 1.757ns (68.685%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 14.410 - 10.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.666     4.925    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.478     5.403 f  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/Q
                         net (fo=33, routed)          1.106     6.508    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/synctx[txen]
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.323     6.831 r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.651     7.483    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_5
    SLICE_X34Y47         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                     10.000    10.000 r  
    AA7                                               0.000    10.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    10.853 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.825    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.916 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.494    14.410    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X34Y47         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][5]/C
                         clock pessimism              0.490    14.901    
                         clock uncertainty           -0.061    14.839    
    SLICE_X34Y47         FDCE (Setup_fdce_C_CE)      -0.371    14.468    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][5]
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  6.986    

Slack (MET) :             6.986ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][6]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_TX_clk rise@10.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        2.558ns  (logic 0.801ns (31.315%)  route 1.757ns (68.685%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 14.410 - 10.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.666     4.925    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.478     5.403 f  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/Q
                         net (fo=33, routed)          1.106     6.508    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/synctx[txen]
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.323     6.831 r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.651     7.483    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_5
    SLICE_X34Y47         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                     10.000    10.000 r  
    AA7                                               0.000    10.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    10.853 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.825    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.916 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.494    14.410    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X34Y47         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][6]/C
                         clock pessimism              0.490    14.901    
                         clock uncertainty           -0.061    14.839    
    SLICE_X34Y47         FDCE (Setup_fdce_C_CE)      -0.371    14.468    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][6]
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  6.986    

Slack (MET) :             6.986ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][7]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_TX_clk rise@10.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        2.558ns  (logic 0.801ns (31.315%)  route 1.757ns (68.685%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 14.410 - 10.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.666     4.925    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.478     5.403 f  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/Q
                         net (fo=33, routed)          1.106     6.508    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/synctx[txen]
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.323     6.831 r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.651     7.483    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_5
    SLICE_X34Y47         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                     10.000    10.000 r  
    AA7                                               0.000    10.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    10.853 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.825    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.916 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.494    14.410    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X34Y47         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][7]/C
                         clock pessimism              0.490    14.901    
                         clock uncertainty           -0.061    14.839    
    SLICE_X34Y47         FDCE (Setup_fdce_C_CE)      -0.371    14.468    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][7]
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  6.986    

Slack (MET) :             6.986ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][8]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_TX_clk rise@10.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        2.558ns  (logic 0.801ns (31.315%)  route 1.757ns (68.685%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 14.410 - 10.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.666     4.925    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.478     5.403 f  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/Q
                         net (fo=33, routed)          1.106     6.508    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/synctx[txen]
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.323     6.831 r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.651     7.483    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_5
    SLICE_X34Y47         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                     10.000    10.000 r  
    AA7                                               0.000    10.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    10.853 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.825    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.916 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.494    14.410    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X34Y47         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][8]/C
                         clock pessimism              0.490    14.901    
                         clock uncertainty           -0.061    14.839    
    SLICE_X34Y47         FDCE (Setup_fdce_C_CE)      -0.371    14.468    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][8]
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  6.986    

Slack (MET) :             6.986ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][9]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_TX_clk rise@10.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        2.558ns  (logic 0.801ns (31.315%)  route 1.757ns (68.685%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 14.410 - 10.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.666     4.925    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.478     5.403 f  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/Q
                         net (fo=33, routed)          1.106     6.508    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/synctx[txen]
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.323     6.831 r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.651     7.483    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_5
    SLICE_X34Y47         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                     10.000    10.000 r  
    AA7                                               0.000    10.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    10.853 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.825    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.916 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.494    14.410    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X34Y47         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][9]/C
                         clock pessimism              0.490    14.901    
                         clock uncertainty           -0.061    14.839    
    SLICE_X34Y47         FDCE (Setup_fdce_C_CE)      -0.371    14.468    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][9]
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  6.986    

Slack (MET) :             7.256ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][0]/CE
                            (rising edge-triggered cell FDPE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_TX_clk rise@10.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.801ns (35.540%)  route 1.453ns (64.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 14.409 - 10.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.666     4.925    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.478     5.403 f  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/Q
                         net (fo=33, routed)          1.106     6.508    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/synctx[txen]
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.323     6.831 r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.347     7.178    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_5
    SLICE_X32Y47         FDPE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                     10.000    10.000 r  
    AA7                                               0.000    10.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    10.853 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.825    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.916 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.493    14.409    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X32Y47         FDPE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][0]/C
                         clock pessimism              0.457    14.867    
                         clock uncertainty           -0.061    14.805    
    SLICE_X32Y47         FDPE (Setup_fdpe_C_CE)      -0.371    14.434    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][0]
  -------------------------------------------------------------------
                         required time                         14.434    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                  7.256    

Slack (MET) :             7.256ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][1]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_TX_clk rise@10.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.801ns (35.540%)  route 1.453ns (64.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 14.409 - 10.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.666     4.925    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.478     5.403 f  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/Q
                         net (fo=33, routed)          1.106     6.508    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/synctx[txen]
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.323     6.831 r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.347     7.178    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_5
    SLICE_X32Y47         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                     10.000    10.000 r  
    AA7                                               0.000    10.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    10.853 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.825    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.916 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.493    14.409    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X32Y47         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][1]/C
                         clock pessimism              0.457    14.867    
                         clock uncertainty           -0.061    14.805    
    SLICE_X32Y47         FDCE (Setup_fdce_C_CE)      -0.371    14.434    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][1]
  -------------------------------------------------------------------
                         required time                         14.434    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                  7.256    

Slack (MET) :             7.256ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][2]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_TX_clk rise@10.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.801ns (35.540%)  route 1.453ns (64.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 14.409 - 10.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.666     4.925    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.478     5.403 f  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/Q
                         net (fo=33, routed)          1.106     6.508    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/synctx[txen]
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.323     6.831 r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.347     7.178    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_5
    SLICE_X32Y47         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                     10.000    10.000 r  
    AA7                                               0.000    10.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    10.853 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.825    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.916 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.493    14.409    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X32Y47         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][2]/C
                         clock pessimism              0.457    14.867    
                         clock uncertainty           -0.061    14.805    
    SLICE_X32Y47         FDCE (Setup_fdce_C_CE)      -0.371    14.434    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][2]
  -------------------------------------------------------------------
                         required time                         14.434    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                  7.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff2_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.563     1.467    SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/SPW_TX_clk_IBUF_BUFG
    SLICE_X35Y49         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/Q
                         net (fo=1, routed)           0.056     1.664    SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg_n_0
    SLICE_X35Y49         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.829     1.981    SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/SPW_TX_clk_IBUF_BUFG
    SLICE_X35Y49         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff2_reg/C
                         clock pessimism             -0.514     1.467    
    SLICE_X35Y49         FDCE (Hold_fdce_C_D)         0.071     1.538    SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][3]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][3]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.562     1.466    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][3]/Q
                         net (fo=1, routed)           0.091     1.698    SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits_n_0_][3]
    SLICE_X34Y46         LUT4 (Prop_lut4_I2_O)        0.045     1.743 r  SPW_IF/XMIT_FAST_INST/restx_seq[d_bits][3]_i_1/O
                         net (fo=1, routed)           0.000     1.743    SPW_IF/XMIT_FAST_INST/restx_com[d_bits][3]
    SLICE_X34Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.828     1.980    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][3]/C
                         clock pessimism             -0.501     1.479    
    SLICE_X34Y46         FDCE (Hold_fdce_C_D)         0.121     1.600    SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff1_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff2_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.562     1.466    SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/SPW_TX_clk_IBUF_BUFG
    SLICE_X32Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff1_reg/Q
                         net (fo=1, routed)           0.056     1.686    SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff1_reg_n_0
    SLICE_X32Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.828     1.980    SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/SPW_TX_clk_IBUF_BUFG
    SLICE_X32Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff2_reg/C
                         clock pessimism             -0.514     1.466    
    SLICE_X32Y45         FDCE (Hold_fdce_C_D)         0.060     1.526    SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.562     1.466    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg/Q
                         net (fo=1, routed)           0.056     1.686    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg_n_0
    SLICE_X34Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.828     1.980    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
                         clock pessimism             -0.514     1.466    
    SLICE_X34Y46         FDCE (Hold_fdce_C_D)         0.060     1.526    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_update]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.562     1.466    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X33Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_update]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_update]/Q
                         net (fo=15, routed)          0.110     1.717    SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/restx_seq_reg[b_update]__0
    SLICE_X32Y46         LUT5 (Prop_lut5_I2_O)        0.045     1.762 r  SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/restx_seq[txflip0]_i_1/O
                         net (fo=1, routed)           0.000     1.762    SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0_n_0
    SLICE_X32Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.828     1.980    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X32Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/C
                         clock pessimism             -0.501     1.479    
    SLICE_X32Y46         FDCE (Hold_fdce_C_D)         0.120     1.599    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.916%)  route 0.125ns (47.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.562     1.466    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/Q
                         net (fo=2, routed)           0.125     1.732    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]
    SLICE_X35Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.828     1.980    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][1]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X35Y46         FDCE (Hold_fdce_C_D)         0.078     1.560    SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][1]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][4]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][5]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.189ns (56.558%)  route 0.145ns (43.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.563     1.467    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X35Y47         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][4]/Q
                         net (fo=1, routed)           0.145     1.753    SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits_n_0_][4]
    SLICE_X34Y48         LUT3 (Prop_lut3_I0_O)        0.048     1.801 r  SPW_IF/XMIT_FAST_INST/restx_seq[e_shift][5]_i_1/O
                         net (fo=1, routed)           0.000     1.801    SPW_IF/XMIT_FAST_INST/restx_seq[e_shift][5]_i_1_n_0
    SLICE_X34Y48         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.829     1.981    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X34Y48         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][5]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X34Y48         FDCE (Hold_fdce_C_D)         0.131     1.614    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][5]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][7]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.232ns (73.062%)  route 0.086ns (26.938%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.563     1.467    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X33Y48         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDCE (Prop_fdce_C_Q)         0.128     1.595 r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy][2]/Q
                         net (fo=2, routed)           0.086     1.681    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy_n_0_][2]
    SLICE_X33Y48         LUT4 (Prop_lut4_I3_O)        0.104     1.785 r  SPW_IF/XMIT_FAST_INST/restx_seq[txclkcnt][7]_i_1/O
                         net (fo=1, routed)           0.000     1.785    SPW_IF/XMIT_FAST_INST/restx_seq[txclkcnt][7]_i_1_n_0
    SLICE_X33Y48         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.829     1.981    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X33Y48         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][7]/C
                         clock pessimism             -0.514     1.467    
    SLICE_X33Y48         FDCE (Hold_fdce_C_D)         0.107     1.574    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.562     1.466    SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/SPW_TX_clk_IBUF_BUFG
    SLICE_X32Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDCE (Prop_fdce_C_Q)         0.148     1.614 r  SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff2_reg/Q
                         net (fo=3, routed)           0.087     1.701    SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/synctx[sysflip1]
    SLICE_X32Y45         LUT6 (Prop_lut6_I2_O)        0.098     1.799 r  SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/restx_seq[b_mux]_i_1/O
                         net (fo=1, routed)           0.000     1.799    SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0_n_1
    SLICE_X32Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.828     1.980    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X32Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
                         clock pessimism             -0.514     1.466    
    SLICE_X32Y45         FDCE (Hold_fdce_C_D)         0.121     1.587    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][6]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.563     1.467    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X33Y48         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDCE (Prop_fdce_C_Q)         0.128     1.595 r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy][2]/Q
                         net (fo=2, routed)           0.086     1.681    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy_n_0_][2]
    SLICE_X33Y48         LUT3 (Prop_lut3_I1_O)        0.098     1.779 r  SPW_IF/XMIT_FAST_INST/restx_seq[txclkcnt][6]_i_1/O
                         net (fo=1, routed)           0.000     1.779    SPW_IF/XMIT_FAST_INST/restx_seq[txclkcnt][6]_i_1_n_0
    SLICE_X33Y48         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.829     1.981    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X33Y48         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][6]/C
                         clock pessimism             -0.514     1.467    
    SLICE_X33Y48         FDCE (Hold_fdce_C_D)         0.092     1.559    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][6]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SPW_TX_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SPW_TX_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  SPW_TX_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y50   SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y45   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y50   SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y50   SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y50   SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y50   SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  SPW_main_clk
  To Clock:  SPW_main_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/TXMEM/s_mem_reg[271][5]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk fall@5.000ns)
  Data Path Delay:        4.388ns  (logic 0.700ns (15.951%)  route 3.688ns (84.049%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.520ns = ( 14.520 - 10.000 ) 
    Source Clock Delay      (SCD):    4.876ns = ( 9.876 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     5.969 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     8.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.241 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.635     9.876    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X51Y23         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.459    10.335 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/Q
                         net (fo=111, routed)         1.496    11.831    SPW_IF/TXMEM/SPW_TXWRITE
    SLICE_X81Y19         LUT6 (Prop_lut6_I5_O)        0.124    11.955 f  SPW_IF/TXMEM/s_mem[257][8]_i_2/O
                         net (fo=55, routed)          1.115    13.070    SPW_IF/TXMEM/s_mem[257][8]_i_2_n_0
    SLICE_X86Y6          LUT2 (Prop_lut2_I1_O)        0.117    13.187 r  SPW_IF/TXMEM/s_mem[271][8]_i_1/O
                         net (fo=9, routed)           1.078    14.265    SPW_IF/TXMEM/s_mem[271]_379
    SLICE_X95Y3          FDCE                                         r  SPW_IF/TXMEM/s_mem_reg[271][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.621    14.520    SPW_IF/TXMEM/SPW_main_clk_IBUF_BUFG
    SLICE_X95Y3          FDCE                                         r  SPW_IF/TXMEM/s_mem_reg[271][5]/C
                         clock pessimism              0.457    14.977    
                         clock uncertainty           -0.061    14.916    
    SLICE_X95Y3          FDCE (Setup_fdce_C_CE)      -0.429    14.487    SPW_IF/TXMEM/s_mem_reg[271][5]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -14.265    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/TXMEM/s_mem_reg[721][0]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk fall@5.000ns)
  Data Path Delay:        4.343ns  (logic 1.027ns (23.646%)  route 3.316ns (76.354%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 14.389 - 10.000 ) 
    Source Clock Delay      (SCD):    4.876ns = ( 9.876 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     5.969 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     8.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.241 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.635     9.876    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X51Y23         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.459    10.335 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/Q
                         net (fo=111, routed)         0.898    11.233    SPW_IF/TXMEM/SPW_TXWRITE
    SLICE_X44Y22         LUT5 (Prop_lut5_I2_O)        0.118    11.351 r  SPW_IF/TXMEM/s_mem[708][8]_i_2/O
                         net (fo=73, routed)          0.732    12.084    SPW_IF/TXMEM/s_mem[708][8]_i_2_n_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I2_O)        0.326    12.410 r  SPW_IF/TXMEM/s_mem[704][8]_i_2/O
                         net (fo=13, routed)          1.004    13.413    SPW_IF/TXMEM/s_mem[704][8]_i_2_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.537 r  SPW_IF/TXMEM/s_mem[721][8]_i_1/O
                         net (fo=9, routed)           0.682    14.220    SPW_IF/TXMEM/s_mem[721]_579
    SLICE_X37Y40         FDCE                                         r  SPW_IF/TXMEM/s_mem_reg[721][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.490    14.389    SPW_IF/TXMEM/SPW_main_clk_IBUF_BUFG
    SLICE_X37Y40         FDCE                                         r  SPW_IF/TXMEM/s_mem_reg[721][0]/C
                         clock pessimism              0.357    14.746    
                         clock uncertainty           -0.061    14.685    
    SLICE_X37Y40         FDCE (Setup_fdce_C_CE)      -0.205    14.480    SPW_IF/TXMEM/s_mem_reg[721][0]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                         -14.220    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/TXMEM/s_mem_reg[721][1]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk fall@5.000ns)
  Data Path Delay:        4.343ns  (logic 1.027ns (23.646%)  route 3.316ns (76.354%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 14.389 - 10.000 ) 
    Source Clock Delay      (SCD):    4.876ns = ( 9.876 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     5.969 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     8.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.241 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.635     9.876    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X51Y23         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.459    10.335 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/Q
                         net (fo=111, routed)         0.898    11.233    SPW_IF/TXMEM/SPW_TXWRITE
    SLICE_X44Y22         LUT5 (Prop_lut5_I2_O)        0.118    11.351 r  SPW_IF/TXMEM/s_mem[708][8]_i_2/O
                         net (fo=73, routed)          0.732    12.084    SPW_IF/TXMEM/s_mem[708][8]_i_2_n_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I2_O)        0.326    12.410 r  SPW_IF/TXMEM/s_mem[704][8]_i_2/O
                         net (fo=13, routed)          1.004    13.413    SPW_IF/TXMEM/s_mem[704][8]_i_2_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.537 r  SPW_IF/TXMEM/s_mem[721][8]_i_1/O
                         net (fo=9, routed)           0.682    14.220    SPW_IF/TXMEM/s_mem[721]_579
    SLICE_X37Y40         FDCE                                         r  SPW_IF/TXMEM/s_mem_reg[721][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.490    14.389    SPW_IF/TXMEM/SPW_main_clk_IBUF_BUFG
    SLICE_X37Y40         FDCE                                         r  SPW_IF/TXMEM/s_mem_reg[721][1]/C
                         clock pessimism              0.357    14.746    
                         clock uncertainty           -0.061    14.685    
    SLICE_X37Y40         FDCE (Setup_fdce_C_CE)      -0.205    14.480    SPW_IF/TXMEM/s_mem_reg[721][1]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                         -14.220    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/TXMEM/s_mem_reg[721][3]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk fall@5.000ns)
  Data Path Delay:        4.343ns  (logic 1.027ns (23.646%)  route 3.316ns (76.354%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 14.389 - 10.000 ) 
    Source Clock Delay      (SCD):    4.876ns = ( 9.876 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     5.969 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     8.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.241 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.635     9.876    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X51Y23         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.459    10.335 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/Q
                         net (fo=111, routed)         0.898    11.233    SPW_IF/TXMEM/SPW_TXWRITE
    SLICE_X44Y22         LUT5 (Prop_lut5_I2_O)        0.118    11.351 r  SPW_IF/TXMEM/s_mem[708][8]_i_2/O
                         net (fo=73, routed)          0.732    12.084    SPW_IF/TXMEM/s_mem[708][8]_i_2_n_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I2_O)        0.326    12.410 r  SPW_IF/TXMEM/s_mem[704][8]_i_2/O
                         net (fo=13, routed)          1.004    13.413    SPW_IF/TXMEM/s_mem[704][8]_i_2_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.537 r  SPW_IF/TXMEM/s_mem[721][8]_i_1/O
                         net (fo=9, routed)           0.682    14.220    SPW_IF/TXMEM/s_mem[721]_579
    SLICE_X37Y40         FDCE                                         r  SPW_IF/TXMEM/s_mem_reg[721][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.490    14.389    SPW_IF/TXMEM/SPW_main_clk_IBUF_BUFG
    SLICE_X37Y40         FDCE                                         r  SPW_IF/TXMEM/s_mem_reg[721][3]/C
                         clock pessimism              0.357    14.746    
                         clock uncertainty           -0.061    14.685    
    SLICE_X37Y40         FDCE (Setup_fdce_C_CE)      -0.205    14.480    SPW_IF/TXMEM/s_mem_reg[721][3]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                         -14.220    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/TXMEM/s_mem_reg[721][6]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk fall@5.000ns)
  Data Path Delay:        4.343ns  (logic 1.027ns (23.646%)  route 3.316ns (76.354%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 14.389 - 10.000 ) 
    Source Clock Delay      (SCD):    4.876ns = ( 9.876 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     5.969 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     8.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.241 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.635     9.876    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X51Y23         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.459    10.335 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/Q
                         net (fo=111, routed)         0.898    11.233    SPW_IF/TXMEM/SPW_TXWRITE
    SLICE_X44Y22         LUT5 (Prop_lut5_I2_O)        0.118    11.351 r  SPW_IF/TXMEM/s_mem[708][8]_i_2/O
                         net (fo=73, routed)          0.732    12.084    SPW_IF/TXMEM/s_mem[708][8]_i_2_n_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I2_O)        0.326    12.410 r  SPW_IF/TXMEM/s_mem[704][8]_i_2/O
                         net (fo=13, routed)          1.004    13.413    SPW_IF/TXMEM/s_mem[704][8]_i_2_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.537 r  SPW_IF/TXMEM/s_mem[721][8]_i_1/O
                         net (fo=9, routed)           0.682    14.220    SPW_IF/TXMEM/s_mem[721]_579
    SLICE_X37Y40         FDCE                                         r  SPW_IF/TXMEM/s_mem_reg[721][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.490    14.389    SPW_IF/TXMEM/SPW_main_clk_IBUF_BUFG
    SLICE_X37Y40         FDCE                                         r  SPW_IF/TXMEM/s_mem_reg[721][6]/C
                         clock pessimism              0.357    14.746    
                         clock uncertainty           -0.061    14.685    
    SLICE_X37Y40         FDCE (Setup_fdce_C_CE)      -0.205    14.480    SPW_IF/TXMEM/s_mem_reg[721][6]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                         -14.220    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/TXMEM/s_mem_reg[721][8]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk fall@5.000ns)
  Data Path Delay:        4.343ns  (logic 1.027ns (23.646%)  route 3.316ns (76.354%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 14.389 - 10.000 ) 
    Source Clock Delay      (SCD):    4.876ns = ( 9.876 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     5.969 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     8.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.241 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.635     9.876    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X51Y23         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.459    10.335 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/Q
                         net (fo=111, routed)         0.898    11.233    SPW_IF/TXMEM/SPW_TXWRITE
    SLICE_X44Y22         LUT5 (Prop_lut5_I2_O)        0.118    11.351 r  SPW_IF/TXMEM/s_mem[708][8]_i_2/O
                         net (fo=73, routed)          0.732    12.084    SPW_IF/TXMEM/s_mem[708][8]_i_2_n_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I2_O)        0.326    12.410 r  SPW_IF/TXMEM/s_mem[704][8]_i_2/O
                         net (fo=13, routed)          1.004    13.413    SPW_IF/TXMEM/s_mem[704][8]_i_2_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.537 r  SPW_IF/TXMEM/s_mem[721][8]_i_1/O
                         net (fo=9, routed)           0.682    14.220    SPW_IF/TXMEM/s_mem[721]_579
    SLICE_X37Y40         FDCE                                         r  SPW_IF/TXMEM/s_mem_reg[721][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.490    14.389    SPW_IF/TXMEM/SPW_main_clk_IBUF_BUFG
    SLICE_X37Y40         FDCE                                         r  SPW_IF/TXMEM/s_mem_reg[721][8]/C
                         clock pessimism              0.357    14.746    
                         clock uncertainty           -0.061    14.685    
    SLICE_X37Y40         FDCE (Setup_fdce_C_CE)      -0.205    14.480    SPW_IF/TXMEM/s_mem_reg[721][8]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                         -14.220    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[5]_rep__13/C
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/TXMEM/s_mem_reg[1000][5]/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk fall@5.000ns)
  Data Path Delay:        4.586ns  (logic 0.524ns (11.425%)  route 4.062ns (88.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.472ns = ( 14.472 - 10.000 ) 
    Source Clock Delay      (SCD):    4.883ns = ( 9.883 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     5.969 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     8.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.241 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.642     9.883    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X50Y18         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[5]_rep__13/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.524    10.407 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[5]_rep__13/Q
                         net (fo=64, routed)          4.062    14.470    SPW_IF/TXMEM/s_mem_reg[963][8]_0[5]
    SLICE_X20Y11         FDCE                                         r  SPW_IF/TXMEM/s_mem_reg[1000][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.573    14.472    SPW_IF/TXMEM/SPW_main_clk_IBUF_BUFG
    SLICE_X20Y11         FDCE                                         r  SPW_IF/TXMEM/s_mem_reg[1000][5]/C
                         clock pessimism              0.357    14.829    
                         clock uncertainty           -0.061    14.768    
    SLICE_X20Y11         FDCE (Setup_fdce_C_D)       -0.031    14.737    SPW_IF/TXMEM/s_mem_reg[1000][5]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -14.470    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[5]_rep__13/C
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/TXMEM/s_mem_reg[994][5]/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk fall@5.000ns)
  Data Path Delay:        4.577ns  (logic 0.524ns (11.449%)  route 4.053ns (88.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.472ns = ( 14.472 - 10.000 ) 
    Source Clock Delay      (SCD):    4.883ns = ( 9.883 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     5.969 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     8.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.241 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.642     9.883    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X50Y18         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[5]_rep__13/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.524    10.407 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[5]_rep__13/Q
                         net (fo=64, routed)          4.053    14.460    SPW_IF/TXMEM/s_mem_reg[963][8]_0[5]
    SLICE_X22Y10         FDCE                                         r  SPW_IF/TXMEM/s_mem_reg[994][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.573    14.472    SPW_IF/TXMEM/SPW_main_clk_IBUF_BUFG
    SLICE_X22Y10         FDCE                                         r  SPW_IF/TXMEM/s_mem_reg[994][5]/C
                         clock pessimism              0.357    14.829    
                         clock uncertainty           -0.061    14.768    
    SLICE_X22Y10         FDCE (Setup_fdce_C_D)       -0.028    14.740    SPW_IF/TXMEM/s_mem_reg[994][5]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                         -14.460    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/TXMEM/s_mem_reg[734][3]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk fall@5.000ns)
  Data Path Delay:        4.316ns  (logic 1.027ns (23.796%)  route 3.289ns (76.204%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 14.390 - 10.000 ) 
    Source Clock Delay      (SCD):    4.876ns = ( 9.876 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     5.969 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     8.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.241 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.635     9.876    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X51Y23         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.459    10.335 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/Q
                         net (fo=111, routed)         0.898    11.233    SPW_IF/TXMEM/SPW_TXWRITE
    SLICE_X44Y22         LUT5 (Prop_lut5_I2_O)        0.118    11.351 r  SPW_IF/TXMEM/s_mem[708][8]_i_2/O
                         net (fo=73, routed)          0.732    12.084    SPW_IF/TXMEM/s_mem[708][8]_i_2_n_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I2_O)        0.326    12.410 r  SPW_IF/TXMEM/s_mem[704][8]_i_2/O
                         net (fo=13, routed)          1.027    13.437    SPW_IF/TXMEM/s_mem[704][8]_i_2_n_0
    SLICE_X36Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.561 r  SPW_IF/TXMEM/s_mem[734][8]_i_1/O
                         net (fo=9, routed)           0.632    14.192    SPW_IF/TXMEM/s_mem[734]_904
    SLICE_X39Y41         FDCE                                         r  SPW_IF/TXMEM/s_mem_reg[734][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.491    14.390    SPW_IF/TXMEM/SPW_main_clk_IBUF_BUFG
    SLICE_X39Y41         FDCE                                         r  SPW_IF/TXMEM/s_mem_reg[734][3]/C
                         clock pessimism              0.357    14.747    
                         clock uncertainty           -0.061    14.686    
    SLICE_X39Y41         FDCE (Setup_fdce_C_CE)      -0.205    14.481    SPW_IF/TXMEM/s_mem_reg[734][3]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -14.192    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/TXMEM/s_mem_reg[734][4]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk fall@5.000ns)
  Data Path Delay:        4.316ns  (logic 1.027ns (23.796%)  route 3.289ns (76.204%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 14.390 - 10.000 ) 
    Source Clock Delay      (SCD):    4.876ns = ( 9.876 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     5.969 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     8.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.241 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.635     9.876    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X51Y23         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.459    10.335 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/Q
                         net (fo=111, routed)         0.898    11.233    SPW_IF/TXMEM/SPW_TXWRITE
    SLICE_X44Y22         LUT5 (Prop_lut5_I2_O)        0.118    11.351 r  SPW_IF/TXMEM/s_mem[708][8]_i_2/O
                         net (fo=73, routed)          0.732    12.084    SPW_IF/TXMEM/s_mem[708][8]_i_2_n_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I2_O)        0.326    12.410 r  SPW_IF/TXMEM/s_mem[704][8]_i_2/O
                         net (fo=13, routed)          1.027    13.437    SPW_IF/TXMEM/s_mem[704][8]_i_2_n_0
    SLICE_X36Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.561 r  SPW_IF/TXMEM/s_mem[734][8]_i_1/O
                         net (fo=9, routed)           0.632    14.192    SPW_IF/TXMEM/s_mem[734]_904
    SLICE_X39Y41         FDCE                                         r  SPW_IF/TXMEM/s_mem_reg[734][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.491    14.390    SPW_IF/TXMEM/SPW_main_clk_IBUF_BUFG
    SLICE_X39Y41         FDCE                                         r  SPW_IF/TXMEM/s_mem_reg[734][4]/C
                         clock pessimism              0.357    14.747    
                         clock uncertainty           -0.061    14.686    
    SLICE_X39Y41         FDCE (Setup_fdce_C_CE)      -0.205    14.481    SPW_IF/TXMEM/s_mem_reg[734][4]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -14.192    
  -------------------------------------------------------------------
                         slack                                  0.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff1_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff2_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.588     1.475    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/SPW_main_clk_IBUF_BUFG
    SLICE_X29Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff1_reg/Q
                         net (fo=1, routed)           0.056     1.672    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff1_reg_n_0
    SLICE_X29Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.856     1.991    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/SPW_main_clk_IBUF_BUFG
    SLICE_X29Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff2_reg/C
                         clock pessimism             -0.516     1.475    
    SLICE_X29Y46         FDCE (Hold_fdce_C_D)         0.075     1.550    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/syncdff_ff1_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/syncdff_ff2_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.588     1.475    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/SPW_main_clk_IBUF_BUFG
    SLICE_X29Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/syncdff_ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/syncdff_ff1_reg/Q
                         net (fo=1, routed)           0.056     1.672    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/syncdff_ff1_reg_n_0
    SLICE_X29Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/syncdff_ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.856     1.991    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/SPW_main_clk_IBUF_BUFG
    SLICE_X29Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/syncdff_ff2_reg/C
                         clock pessimism             -0.516     1.475    
    SLICE_X29Y46         FDCE (Hold_fdce_C_D)         0.071     1.546    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/syncdff_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 SPW_IF/RECV_INST/res_seq_reg[rxflag]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/res_seq_reg[rxpacket]/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.184ns (35.317%)  route 0.337ns (64.683%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.576     1.463    SPW_IF/RECV_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X27Y50         FDCE                                         r  SPW_IF/RECV_INST/res_seq_reg[rxflag]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDCE (Prop_fdce_C_Q)         0.141     1.604 f  SPW_IF/RECV_INST/res_seq_reg[rxflag]/Q
                         net (fo=4, routed)           0.337     1.941    SPW_IF/RECV_INST/recvo[rxflag]
    SLICE_X25Y48         LUT4 (Prop_lut4_I0_O)        0.043     1.984 r  SPW_IF/RECV_INST/res_seq[rxpacket]_i_1/O
                         net (fo=1, routed)           0.000     1.984    SPW_IF/vres[rxpacket]7_out
    SLICE_X25Y48         FDCE                                         r  SPW_IF/res_seq_reg[rxpacket]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.858     1.993    SPW_IF/SPW_main_clk_IBUF_BUFG
    SLICE_X25Y48         FDCE                                         r  SPW_IF/res_seq_reg[rxpacket]/C
                         clock pessimism             -0.248     1.745    
    SLICE_X25Y48         FDCE (Hold_fdce_C_D)         0.107     1.852    SPW_IF/res_seq_reg[rxpacket]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 SPW_IF/RECV_INST/res_seq_reg[rxflag]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/res_seq_reg[rxemptydiscard]/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.565%)  route 0.337ns (64.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.576     1.463    SPW_IF/RECV_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X27Y50         FDCE                                         r  SPW_IF/RECV_INST/res_seq_reg[rxflag]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  SPW_IF/RECV_INST/res_seq_reg[rxflag]/Q
                         net (fo=4, routed)           0.337     1.941    SPW_IF/RECV_INST/recvo[rxflag]
    SLICE_X25Y48         LUT5 (Prop_lut5_I0_O)        0.045     1.986 r  SPW_IF/RECV_INST/res_seq[rxemptydiscard]_i_1/O
                         net (fo=1, routed)           0.000     1.986    SPW_IF/res_com[rxemptydiscard]
    SLICE_X25Y48         FDCE                                         r  SPW_IF/res_seq_reg[rxemptydiscard]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.858     1.993    SPW_IF/SPW_main_clk_IBUF_BUFG
    SLICE_X25Y48         FDCE                                         r  SPW_IF/res_seq_reg[rxemptydiscard]/C
                         clock pessimism             -0.248     1.745    
    SLICE_X25Y48         FDCE (Hold_fdce_C_D)         0.092     1.837    SPW_IF/res_seq_reg[rxemptydiscard]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/res_seq_reg[splitvalid]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECV_INST/res_seq_reg[control]/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.246ns (49.094%)  route 0.255ns (50.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.590     1.477    SPW_IF/RECVFRONT_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X26Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[splitvalid]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDCE (Prop_fdce_C_Q)         0.148     1.625 r  SPW_IF/RECVFRONT_INST/res_seq_reg[splitvalid]/Q
                         net (fo=29, routed)          0.255     1.880    SPW_IF/RECV_INST/recv_inbvalid
    SLICE_X28Y50         LUT5 (Prop_lut5_I3_O)        0.098     1.978 r  SPW_IF/RECV_INST/res_seq[control]_i_1/O
                         net (fo=1, routed)           0.000     1.978    SPW_IF/RECV_INST/res_seq[control]_i_1_n_0
    SLICE_X28Y50         FDCE                                         r  SPW_IF/RECV_INST/res_seq_reg[control]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.847     1.982    SPW_IF/RECV_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X28Y50         FDCE                                         r  SPW_IF/RECV_INST/res_seq_reg[control]/C
                         clock pessimism             -0.248     1.734    
    SLICE_X28Y50         FDCE (Hold_fdce_C_D)         0.092     1.826    SPW_IF/RECV_INST/res_seq_reg[control]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 SPW_IF/RECV_INST/res_seq_reg[bitcnt][3]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECV_INST/res_seq_reg[bitcnt][2]/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.189ns (68.807%)  route 0.086ns (31.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.579     1.466    SPW_IF/RECV_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X28Y52         FDCE                                         r  SPW_IF/RECV_INST/res_seq_reg[bitcnt][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  SPW_IF/RECV_INST/res_seq_reg[bitcnt][3]/Q
                         net (fo=1, routed)           0.086     1.693    SPW_IF/RECV_INST/res_seq_reg[bitcnt_n_0_][3]
    SLICE_X29Y52         LUT3 (Prop_lut3_I2_O)        0.048     1.741 r  SPW_IF/RECV_INST/res_seq[bitcnt][2]_i_1/O
                         net (fo=1, routed)           0.000     1.741    SPW_IF/RECV_INST/p_0_in__0[2]
    SLICE_X29Y52         FDCE                                         r  SPW_IF/RECV_INST/res_seq_reg[bitcnt][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.847     1.982    SPW_IF/RECV_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X29Y52         FDCE                                         r  SPW_IF/RECV_INST/res_seq_reg[bitcnt][2]/C
                         clock pessimism             -0.503     1.479    
    SLICE_X29Y52         FDCE (Hold_fdce_C_D)         0.107     1.586    SPW_IF/RECV_INST/res_seq_reg[bitcnt][2]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/res_seq_reg[splitvalid]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECV_INST/res_seq_reg[tick_out]/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.246ns (48.477%)  route 0.261ns (51.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.590     1.477    SPW_IF/RECVFRONT_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X26Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[splitvalid]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDCE (Prop_fdce_C_Q)         0.148     1.625 r  SPW_IF/RECVFRONT_INST/res_seq_reg[splitvalid]/Q
                         net (fo=29, routed)          0.261     1.886    SPW_IF/RECV_INST/recv_inbvalid
    SLICE_X28Y50         LUT6 (Prop_lut6_I1_O)        0.098     1.984 r  SPW_IF/RECV_INST/res_seq[tick_out]_i_1/O
                         net (fo=1, routed)           0.000     1.984    SPW_IF/RECV_INST/vres[tick_out]
    SLICE_X28Y50         FDCE                                         r  SPW_IF/RECV_INST/res_seq_reg[tick_out]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.847     1.982    SPW_IF/RECV_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X28Y50         FDCE                                         r  SPW_IF/RECV_INST/res_seq_reg[tick_out]/C
                         clock pessimism             -0.248     1.734    
    SLICE_X28Y50         FDCE (Hold_fdce_C_D)         0.092     1.826    SPW_IF/RECV_INST/res_seq_reg[tick_out]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/res_seq_reg[splitvalid]/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.446%)  route 0.124ns (39.554%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.590     1.477    SPW_IF/LINK_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X27Y49         FDCE                                         r  SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=19, routed)          0.124     1.742    SPW_IF/LINK_INST/recv_rxen
    SLICE_X26Y49         LUT2 (Prop_lut2_I0_O)        0.048     1.790 r  SPW_IF/LINK_INST/res_seq[splitvalid]_i_1/O
                         net (fo=1, routed)           0.000     1.790    SPW_IF/RECVFRONT_INST/vres[splitvalid]
    SLICE_X26Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[splitvalid]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.858     1.993    SPW_IF/RECVFRONT_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X26Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[splitvalid]/C
                         clock pessimism             -0.503     1.490    
    SLICE_X26Y49         FDCE (Hold_fdce_C_D)         0.131     1.621    SPW_IF/RECVFRONT_INST/res_seq_reg[splitvalid]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/res_seq_reg[tailptr][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.189ns (59.682%)  route 0.128ns (40.318%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.590     1.477    SPW_IF/LINK_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X27Y49         FDCE                                         r  SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=19, routed)          0.128     1.746    SPW_IF/RECVFRONT_INST/recv_rxen
    SLICE_X26Y49         LUT4 (Prop_lut4_I0_O)        0.048     1.794 r  SPW_IF/RECVFRONT_INST/res_seq[tailptr][0]_i_1/O
                         net (fo=1, routed)           0.000     1.794    SPW_IF/RECVFRONT_INST/res_com[tailptr][0]
    SLICE_X26Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[tailptr][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.858     1.993    SPW_IF/RECVFRONT_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X26Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[tailptr][0]/C
                         clock pessimism             -0.503     1.490    
    SLICE_X26Y49         FDCE (Hold_fdce_C_D)         0.131     1.621    SPW_IF/RECVFRONT_INST/res_seq_reg[tailptr][0]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/res_seq_reg[splitvalid]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECV_INST/res_seq_reg[errpar]/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.246ns (47.188%)  route 0.275ns (52.812%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.590     1.477    SPW_IF/RECVFRONT_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X26Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[splitvalid]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDCE (Prop_fdce_C_Q)         0.148     1.625 r  SPW_IF/RECVFRONT_INST/res_seq_reg[splitvalid]/Q
                         net (fo=29, routed)          0.275     1.900    SPW_IF/RECV_INST/recv_inbvalid
    SLICE_X28Y50         LUT5 (Prop_lut5_I0_O)        0.098     1.998 r  SPW_IF/RECV_INST/res_seq[errpar]_i_1/O
                         net (fo=1, routed)           0.000     1.998    SPW_IF/RECV_INST/res_seq[errpar]_i_1_n_0
    SLICE_X28Y50         FDCE                                         r  SPW_IF/RECV_INST/res_seq_reg[errpar]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.847     1.982    SPW_IF/RECV_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X28Y50         FDCE                                         r  SPW_IF/RECV_INST/res_seq_reg[errpar]/C
                         clock pessimism             -0.248     1.734    
    SLICE_X28Y50         FDCE (Hold_fdce_C_D)         0.091     1.825    SPW_IF/RECV_INST/res_seq_reg[errpar]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SPW_main_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SPW_main_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  SPW_main_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X25Y48   SPW_IF/res_seq_reg[rxeep]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X25Y48   SPW_IF/res_seq_reg[rxemptydiscard]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X21Y45   SPW_IF/res_seq_reg[rxfiforoom][0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X21Y47   SPW_IF/res_seq_reg[rxfiforoom][10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X22Y45   SPW_IF/res_seq_reg[rxfiforoom][1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X22Y45   SPW_IF/res_seq_reg[rxfiforoom][2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X21Y45   SPW_IF/res_seq_reg[rxfiforoom][3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X23Y45   SPW_IF/res_seq_reg[rxfiforoom][4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X21Y46   SPW_IF/res_seq_reg[rxfiforoom][5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X25Y48   SPW_IF/res_seq_reg[rxeep]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X25Y48   SPW_IF/res_seq_reg[rxeep]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X25Y48   SPW_IF/res_seq_reg[rxemptydiscard]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X25Y48   SPW_IF/res_seq_reg[rxemptydiscard]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X21Y45   SPW_IF/res_seq_reg[rxfiforoom][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X21Y45   SPW_IF/res_seq_reg[rxfiforoom][0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X21Y47   SPW_IF/res_seq_reg[rxfiforoom][10]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X21Y47   SPW_IF/res_seq_reg[rxfiforoom][10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X22Y45   SPW_IF/res_seq_reg[rxfiforoom][1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X22Y45   SPW_IF/res_seq_reg[rxfiforoom][1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X25Y48   SPW_IF/res_seq_reg[rxeep]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X25Y48   SPW_IF/res_seq_reg[rxeep]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X25Y48   SPW_IF/res_seq_reg[rxemptydiscard]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X25Y48   SPW_IF/res_seq_reg[rxemptydiscard]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X21Y45   SPW_IF/res_seq_reg[rxfiforoom][0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X21Y45   SPW_IF/res_seq_reg[rxfiforoom][0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X21Y47   SPW_IF/res_seq_reg[rxfiforoom][10]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X21Y47   SPW_IF/res_seq_reg[rxfiforoom][10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X22Y45   SPW_IF/res_seq_reg[rxfiforoom][1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X22Y45   SPW_IF/res_seq_reg[rxfiforoom][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  axi_register_aclk
  To Clock:  axi_register_aclk

Setup :            0  Failing Endpoints,  Worst Slack        7.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.744ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_register_aclk rise@10.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.766ns (33.652%)  route 1.510ns (66.348%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 14.550 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.822     5.069    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.518     5.587 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/Q
                         net (fo=5, routed)           0.840     6.428    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg_n_0_[1]
    SLICE_X0Y20          LUT6 (Prop_lut6_I0_O)        0.124     6.552 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_i_3/O
                         net (fo=1, routed)           0.670     7.222    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_i_3_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I1_O)        0.124     7.346 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_i_1/O
                         net (fo=1, routed)           0.000     7.346    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_i_1_n_0
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    12.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.645    14.550    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/C
                         clock pessimism              0.519    15.069    
                         clock uncertainty           -0.061    15.008    
    SLICE_X0Y20          FDRE (Setup_fdre_C_D)        0.081    15.089    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.346    
  -------------------------------------------------------------------
                         slack                                  7.744    

Slack (MET) :             8.495ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_register_aclk rise@10.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.642ns (42.834%)  route 0.857ns (57.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 14.550 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.821     5.068    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.518     5.586 f  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/Q
                         net (fo=6, routed)           0.857     6.443    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_awready_OBUF
    SLICE_X0Y20          LUT6 (Prop_lut6_I2_O)        0.124     6.567 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[1]_i_1/O
                         net (fo=1, routed)           0.000     6.567    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[1]_i_1_n_0
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    12.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.645    14.550    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C
                         clock pessimism              0.496    15.046    
                         clock uncertainty           -0.061    14.985    
    SLICE_X0Y20          FDRE (Setup_fdre_C_D)        0.077    15.062    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -6.567    
  -------------------------------------------------------------------
                         slack                                  8.495    

Slack (MET) :             8.529ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_register_aclk rise@10.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.642ns (43.193%)  route 0.844ns (56.807%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 14.550 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.823     5.070    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.518     5.588 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/Q
                         net (fo=5, routed)           0.844     6.433    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_rvalid_OBUF
    SLICE_X0Y19          LUT6 (Prop_lut6_I3_O)        0.124     6.557 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read[0]_i_1/O
                         net (fo=1, routed)           0.000     6.557    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read[0]_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    12.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.645    14.550    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/C
                         clock pessimism              0.520    15.070    
                         clock uncertainty           -0.061    15.009    
    SLICE_X0Y19          FDRE (Setup_fdre_C_D)        0.077    15.086    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -6.557    
  -------------------------------------------------------------------
                         slack                                  8.529    

Slack (MET) :             8.534ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_register_aclk rise@10.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.642ns (43.278%)  route 0.841ns (56.722%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 14.550 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.823     5.070    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.518     5.588 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/Q
                         net (fo=4, routed)           0.841     6.430    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/state_read[0]
    SLICE_X0Y19          LUT6 (Prop_lut6_I2_O)        0.124     6.554 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_i_1/O
                         net (fo=1, routed)           0.000     6.554    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    12.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.645    14.550    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/C
                         clock pessimism              0.520    15.070    
                         clock uncertainty           -0.061    15.009    
    SLICE_X0Y19          FDRE (Setup_fdre_C_D)        0.079    15.088    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -6.554    
  -------------------------------------------------------------------
                         slack                                  8.534    

Slack (MET) :             8.541ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_register_aclk rise@10.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.642ns (43.427%)  route 0.836ns (56.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 14.550 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.823     5.070    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.518     5.588 f  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/Q
                         net (fo=5, routed)           0.836     6.425    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_rvalid_OBUF
    SLICE_X0Y19          LUT6 (Prop_lut6_I3_O)        0.124     6.549 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read[1]_i_1/O
                         net (fo=1, routed)           0.000     6.549    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read[1]_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    12.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.645    14.550    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/C
                         clock pessimism              0.520    15.070    
                         clock uncertainty           -0.061    15.009    
    SLICE_X0Y19          FDRE (Setup_fdre_C_D)        0.081    15.090    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -6.549    
  -------------------------------------------------------------------
                         slack                                  8.541    

Slack (MET) :             8.548ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_register_aclk rise@10.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        1.469ns  (logic 0.642ns (43.691%)  route 0.827ns (56.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 14.550 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.823     5.070    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.518     5.588 f  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/Q
                         net (fo=4, routed)           0.827     6.416    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/state_read[0]
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.124     6.540 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_i_1/O
                         net (fo=1, routed)           0.000     6.540    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    12.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.645    14.550    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/C
                         clock pessimism              0.520    15.070    
                         clock uncertainty           -0.061    15.009    
    SLICE_X0Y19          FDRE (Setup_fdre_C_D)        0.079    15.088    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -6.540    
  -------------------------------------------------------------------
                         slack                                  8.548    

Slack (MET) :             8.584ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_register_aclk rise@10.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        1.411ns  (logic 0.642ns (45.491%)  route 0.769ns (54.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 14.549 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.822     5.069    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.518     5.587 f  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/Q
                         net (fo=5, routed)           0.769     6.357    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg_n_0_[1]
    SLICE_X0Y21          LUT6 (Prop_lut6_I3_O)        0.124     6.481 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_i_1/O
                         net (fo=1, routed)           0.000     6.481    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    12.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.644    14.549    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/C
                         clock pessimism              0.496    15.045    
                         clock uncertainty           -0.061    14.984    
    SLICE_X0Y21          FDRE (Setup_fdre_C_D)        0.081    15.065    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                          -6.481    
  -------------------------------------------------------------------
                         slack                                  8.584    

Slack (MET) :             8.625ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/CE
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_register_aclk rise@10.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.478ns (52.205%)  route 0.438ns (47.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 14.550 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.822     5.069    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y20          FDSE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDSE (Prop_fdse_C_Q)         0.478     5.547 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/Q
                         net (fo=5, routed)           0.438     5.985    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready
    SLICE_X1Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    12.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.645    14.550    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/C
                         clock pessimism              0.497    15.047    
                         clock uncertainty           -0.061    14.986    
    SLICE_X1Y20          FDRE (Setup_fdre_C_CE)      -0.376    14.610    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                          -5.985    
  -------------------------------------------------------------------
                         slack                                  8.625    

Slack (MET) :             8.675ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_register_aclk rise@10.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        1.341ns  (logic 0.642ns (47.885%)  route 0.699ns (52.115%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 14.549 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.821     5.068    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.518     5.586 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/Q
                         net (fo=6, routed)           0.699     6.285    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_awready_OBUF
    SLICE_X0Y21          LUT5 (Prop_lut5_I0_O)        0.124     6.409 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1/O
                         net (fo=1, routed)           0.000     6.409    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    12.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.644    14.549    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/C
                         clock pessimism              0.519    15.068    
                         clock uncertainty           -0.061    15.007    
    SLICE_X0Y21          FDRE (Setup_fdre_C_D)        0.077    15.084    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -6.409    
  -------------------------------------------------------------------
                         slack                                  8.675    

Slack (MET) :             8.763ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_register_aclk rise@10.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.478ns (52.205%)  route 0.438ns (47.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 14.550 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.822     5.069    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y20          FDSE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDSE (Prop_fdse_C_Q)         0.478     5.547 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/Q
                         net (fo=5, routed)           0.438     5.985    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready
    SLICE_X1Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    12.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.645    14.550    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/C
                         clock pessimism              0.497    15.047    
                         clock uncertainty           -0.061    14.986    
    SLICE_X1Y20          FDRE (Setup_fdre_C_D)       -0.238    14.748    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -5.985    
  -------------------------------------------------------------------
                         slack                                  8.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_register_aclk rise@0.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.470%)  route 0.103ns (29.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.614     1.507    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y20          FDSE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDSE (Prop_fdse_C_Q)         0.148     1.655 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/Q
                         net (fo=5, routed)           0.103     1.758    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready
    SLICE_X0Y20          LUT6 (Prop_lut6_I4_O)        0.098     1.856 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[1]_i_1/O
                         net (fo=1, routed)           0.000     1.856    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[1]_i_1_n_0
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.882     2.023    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X0Y20          FDRE (Hold_fdre_C_D)         0.120     1.627    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_register_aclk rise@0.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.409%)  route 0.149ns (41.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.615     1.508    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/Q
                         net (fo=4, routed)           0.149     1.821    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/state_read[1]
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.045     1.866 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read[1]_i_1/O
                         net (fo=1, routed)           0.000     1.866    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read[1]_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.883     2.024    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.121     1.629    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_register_aclk rise@0.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.084%)  route 0.151ns (41.916%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.615     1.508    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/Q
                         net (fo=4, routed)           0.151     1.823    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/state_read[1]
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.045     1.868 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read[0]_i_1/O
                         net (fo=1, routed)           0.000     1.868    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read[0]_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.883     2.024    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.120     1.628    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_register_aclk rise@0.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.615     1.508    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/Q
                         net (fo=5, routed)           0.160     1.832    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_rvalid_OBUF
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.045     1.877 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_i_1/O
                         net (fo=1, routed)           0.000     1.877    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.883     2.024    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/C
                         clock pessimism             -0.516     1.508    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.121     1.629    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_register_aclk rise@0.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.154%)  route 0.163ns (43.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.615     1.508    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/Q
                         net (fo=5, routed)           0.163     1.835    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_arready_OBUF
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.045     1.880 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_i_1/O
                         net (fo=1, routed)           0.000     1.880    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.883     2.024    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/C
                         clock pessimism             -0.516     1.508    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.121     1.629    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_register_aclk rise@0.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.246ns (61.175%)  route 0.156ns (38.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.614     1.507    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y20          FDSE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDSE (Prop_fdse_C_Q)         0.148     1.655 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/Q
                         net (fo=5, routed)           0.156     1.811    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready
    SLICE_X0Y21          LUT6 (Prop_lut6_I0_O)        0.098     1.909 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_i_1/O
                         net (fo=1, routed)           0.000     1.909    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.881     2.022    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/C
                         clock pessimism             -0.502     1.520    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.121     1.641    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_register_aclk rise@0.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.819%)  route 0.202ns (49.181%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.614     1.507    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.164     1.671 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/Q
                         net (fo=5, routed)           0.202     1.873    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg_n_0_[1]
    SLICE_X0Y21          LUT5 (Prop_lut5_I3_O)        0.045     1.918 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1/O
                         net (fo=1, routed)           0.000     1.918    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.881     2.022    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/C
                         clock pessimism             -0.502     1.520    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.120     1.640    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_register_aclk rise@0.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.148ns (45.874%)  route 0.175ns (54.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.614     1.507    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y20          FDSE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDSE (Prop_fdse_C_Q)         0.148     1.655 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/Q
                         net (fo=5, routed)           0.175     1.829    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready
    SLICE_X1Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.882     2.023    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/C
                         clock pessimism             -0.503     1.520    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.017     1.537    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_register_aclk rise@0.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.209ns (46.828%)  route 0.237ns (53.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.613     1.506    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/Q
                         net (fo=5, routed)           0.237     1.907    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg_n_0_[2]
    SLICE_X0Y20          LUT6 (Prop_lut6_I5_O)        0.045     1.952 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_i_1/O
                         net (fo=1, routed)           0.000     1.952    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_i_1_n_0
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.882     2.023    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/C
                         clock pessimism             -0.502     1.521    
    SLICE_X0Y20          FDRE (Hold_fdre_C_D)         0.121     1.642    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/CE
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_register_aclk rise@0.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.148ns (45.874%)  route 0.175ns (54.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.614     1.507    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y20          FDSE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDSE (Prop_fdse_C_Q)         0.148     1.655 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/Q
                         net (fo=5, routed)           0.175     1.829    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready
    SLICE_X1Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.882     2.023    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/C
                         clock pessimism             -0.503     1.520    
    SLICE_X1Y20          FDRE (Hold_fdre_C_CE)       -0.092     1.428    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.402    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_register_aclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { axi_register_aclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5  axi_register_aclk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  axi_streamin_aclk
  To Clock:  axi_streamin_aclk

Setup :            0  Failing Endpoints,  Worst Slack        7.774ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.774ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_streamin_aclk rise@10.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        1.472ns  (logic 0.575ns (39.056%)  route 0.897ns (60.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 14.410 - 10.000 ) 
    Source Clock Delay      (SCD):    4.924ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.644     4.924    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.456     5.380 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=13, routed)          0.329     5.708    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I1_O)        0.119     5.827 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1/O
                         net (fo=5, routed)           0.568     6.396    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1_n_0
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.473    14.410    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/C
                         clock pessimism              0.458    14.868    
                         clock uncertainty           -0.061    14.806    
    SLICE_X48Y24         FDSE (Setup_fdse_C_S)       -0.637    14.169    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]
  -------------------------------------------------------------------
                         required time                         14.169    
                         arrival time                          -6.396    
  -------------------------------------------------------------------
                         slack                                  7.774    

Slack (MET) :             7.774ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_streamin_aclk rise@10.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        1.472ns  (logic 0.575ns (39.056%)  route 0.897ns (60.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 14.410 - 10.000 ) 
    Source Clock Delay      (SCD):    4.924ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.644     4.924    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.456     5.380 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=13, routed)          0.329     5.708    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I1_O)        0.119     5.827 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1/O
                         net (fo=5, routed)           0.568     6.396    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1_n_0
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.473    14.410    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/C
                         clock pessimism              0.458    14.868    
                         clock uncertainty           -0.061    14.806    
    SLICE_X48Y24         FDSE (Setup_fdse_C_S)       -0.637    14.169    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]
  -------------------------------------------------------------------
                         required time                         14.169    
                         arrival time                          -6.396    
  -------------------------------------------------------------------
                         slack                                  7.774    

Slack (MET) :             7.774ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_streamin_aclk rise@10.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        1.472ns  (logic 0.575ns (39.056%)  route 0.897ns (60.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 14.410 - 10.000 ) 
    Source Clock Delay      (SCD):    4.924ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.644     4.924    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.456     5.380 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=13, routed)          0.329     5.708    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I1_O)        0.119     5.827 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1/O
                         net (fo=5, routed)           0.568     6.396    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1_n_0
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.473    14.410    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/C
                         clock pessimism              0.458    14.868    
                         clock uncertainty           -0.061    14.806    
    SLICE_X48Y24         FDSE (Setup_fdse_C_S)       -0.637    14.169    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]
  -------------------------------------------------------------------
                         required time                         14.169    
                         arrival time                          -6.396    
  -------------------------------------------------------------------
                         slack                                  7.774    

Slack (MET) :             7.774ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_streamin_aclk rise@10.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        1.472ns  (logic 0.575ns (39.056%)  route 0.897ns (60.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 14.410 - 10.000 ) 
    Source Clock Delay      (SCD):    4.924ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.644     4.924    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.456     5.380 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=13, routed)          0.329     5.708    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I1_O)        0.119     5.827 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1/O
                         net (fo=5, routed)           0.568     6.396    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1_n_0
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.473    14.410    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/C
                         clock pessimism              0.458    14.868    
                         clock uncertainty           -0.061    14.806    
    SLICE_X48Y24         FDSE (Setup_fdse_C_S)       -0.637    14.169    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]
  -------------------------------------------------------------------
                         required time                         14.169    
                         arrival time                          -6.396    
  -------------------------------------------------------------------
                         slack                                  7.774    

Slack (MET) :             7.774ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_streamin_aclk rise@10.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        1.472ns  (logic 0.575ns (39.056%)  route 0.897ns (60.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 14.410 - 10.000 ) 
    Source Clock Delay      (SCD):    4.924ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.644     4.924    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.456     5.380 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=13, routed)          0.329     5.708    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I1_O)        0.119     5.827 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1/O
                         net (fo=5, routed)           0.568     6.396    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1_n_0
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.473    14.410    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/C
                         clock pessimism              0.458    14.868    
                         clock uncertainty           -0.061    14.806    
    SLICE_X48Y24         FDSE (Setup_fdse_C_S)       -0.637    14.169    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]
  -------------------------------------------------------------------
                         required time                         14.169    
                         arrival time                          -6.396    
  -------------------------------------------------------------------
                         slack                                  7.774    

Slack (MET) :             8.124ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_streamin_aclk rise@10.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        1.795ns  (logic 0.580ns (32.320%)  route 1.215ns (67.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.415ns = ( 14.415 - 10.000 ) 
    Source Clock Delay      (SCD):    4.924ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.644     4.924    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.456     5.380 f  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=13, routed)          1.215     6.594    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I2_O)        0.124     6.718 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_1/O
                         net (fo=1, routed)           0.000     6.718    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_1_n_0
    SLICE_X41Y27         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.478    14.415    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X41Y27         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/C
                         clock pessimism              0.458    14.873    
                         clock uncertainty           -0.061    14.811    
    SLICE_X41Y27         FDRE (Setup_fdre_C_D)        0.031    14.842    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -6.718    
  -------------------------------------------------------------------
                         slack                                  8.124    

Slack (MET) :             8.222ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_streamin_aclk rise@10.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 0.580ns (39.829%)  route 0.876ns (60.171%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 14.410 - 10.000 ) 
    Source Clock Delay      (SCD):    4.924ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.644     4.924    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.456     5.380 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=13, routed)          0.329     5.708    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I2_O)        0.124     5.832 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_2/O
                         net (fo=5, routed)           0.547     6.380    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_2_n_0
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.473    14.410    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/C
                         clock pessimism              0.458    14.868    
                         clock uncertainty           -0.061    14.806    
    SLICE_X48Y24         FDSE (Setup_fdse_C_CE)      -0.205    14.601    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -6.380    
  -------------------------------------------------------------------
                         slack                                  8.222    

Slack (MET) :             8.222ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_streamin_aclk rise@10.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 0.580ns (39.829%)  route 0.876ns (60.171%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 14.410 - 10.000 ) 
    Source Clock Delay      (SCD):    4.924ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.644     4.924    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.456     5.380 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=13, routed)          0.329     5.708    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I2_O)        0.124     5.832 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_2/O
                         net (fo=5, routed)           0.547     6.380    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_2_n_0
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.473    14.410    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/C
                         clock pessimism              0.458    14.868    
                         clock uncertainty           -0.061    14.806    
    SLICE_X48Y24         FDSE (Setup_fdse_C_CE)      -0.205    14.601    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -6.380    
  -------------------------------------------------------------------
                         slack                                  8.222    

Slack (MET) :             8.222ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_streamin_aclk rise@10.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 0.580ns (39.829%)  route 0.876ns (60.171%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 14.410 - 10.000 ) 
    Source Clock Delay      (SCD):    4.924ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.644     4.924    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.456     5.380 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=13, routed)          0.329     5.708    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I2_O)        0.124     5.832 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_2/O
                         net (fo=5, routed)           0.547     6.380    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_2_n_0
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.473    14.410    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/C
                         clock pessimism              0.458    14.868    
                         clock uncertainty           -0.061    14.806    
    SLICE_X48Y24         FDSE (Setup_fdse_C_CE)      -0.205    14.601    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -6.380    
  -------------------------------------------------------------------
                         slack                                  8.222    

Slack (MET) :             8.222ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_streamin_aclk rise@10.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 0.580ns (39.829%)  route 0.876ns (60.171%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 14.410 - 10.000 ) 
    Source Clock Delay      (SCD):    4.924ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.644     4.924    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.456     5.380 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=13, routed)          0.329     5.708    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I2_O)        0.124     5.832 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_2/O
                         net (fo=5, routed)           0.547     6.380    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_2_n_0
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.473    14.410    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/C
                         clock pessimism              0.458    14.868    
                         clock uncertainty           -0.061    14.806    
    SLICE_X48Y24         FDSE (Setup_fdse_C_CE)      -0.205    14.601    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -6.380    
  -------------------------------------------------------------------
                         slack                                  8.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_streamin_aclk rise@0.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.550     1.475    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X41Y27         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/Q
                         net (fo=17, routed)          0.180     1.796    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[1]
    SLICE_X41Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.841 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[1]_i_1/O
                         net (fo=1, routed)           0.000     1.841    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[1]_i_1_n_0
    SLICE_X41Y27         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.814     1.987    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X41Y27         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/C
                         clock pessimism             -0.513     1.475    
    SLICE_X41Y27         FDRE (Hold_fdre_C_D)         0.091     1.566    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_streamin_aclk rise@0.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.326%)  route 0.207ns (52.674%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.546     1.471    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=13, routed)          0.207     1.819    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I2_O)        0.045     1.864 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_i_1/O
                         net (fo=1, routed)           0.000     1.864    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_i_1_n_0
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.811     1.984    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                         clock pessimism             -0.514     1.471    
    SLICE_X49Y25         FDRE (Hold_fdre_C_D)         0.092     1.563    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_streamin_aclk rise@0.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.239%)  route 0.288ns (60.761%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.546     1.471    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=13, routed)          0.288     1.900    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X48Y24         LUT3 (Prop_lut3_I0_O)        0.045     1.945 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[5]_i_1/O
                         net (fo=1, routed)           0.000     1.945    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[5]_i_1_n_0
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.811     1.984    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/C
                         clock pessimism             -0.482     1.503    
    SLICE_X48Y24         FDSE (Hold_fdse_C_D)         0.107     1.610    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_streamin_aclk rise@0.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.171%)  route 0.245ns (56.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.550     1.475    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X41Y27         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/Q
                         net (fo=17, routed)          0.245     1.861    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]
    SLICE_X41Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.906 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_1/O
                         net (fo=1, routed)           0.000     1.906    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_1_n_0
    SLICE_X41Y27         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.814     1.987    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X41Y27         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/C
                         clock pessimism             -0.513     1.475    
    SLICE_X41Y27         FDRE (Hold_fdre_C_D)         0.092     1.567    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_streamin_aclk rise@0.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.187ns (38.616%)  route 0.297ns (61.384%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.546     1.471    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=13, routed)          0.297     1.909    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X48Y24         LUT3 (Prop_lut3_I0_O)        0.046     1.955 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[3]_i_1/O
                         net (fo=1, routed)           0.000     1.955    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[3]_i_1_n_0
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.811     1.984    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/C
                         clock pessimism             -0.482     1.503    
    SLICE_X48Y24         FDSE (Hold_fdse_C_D)         0.107     1.610    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_streamin_aclk rise@0.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.239%)  route 0.288ns (60.761%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.546     1.471    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=13, routed)          0.288     1.900    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X48Y24         LUT3 (Prop_lut3_I0_O)        0.045     1.945 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[4]_i_1/O
                         net (fo=1, routed)           0.000     1.945    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[4]_i_1_n_0
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.811     1.984    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/C
                         clock pessimism             -0.482     1.503    
    SLICE_X48Y24         FDSE (Hold_fdse_C_D)         0.092     1.595    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_streamin_aclk rise@0.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.685%)  route 0.260ns (58.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.550     1.475    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X41Y27         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/Q
                         net (fo=17, routed)          0.260     1.876    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[0]
    SLICE_X41Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.921 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[0]_i_1/O
                         net (fo=1, routed)           0.000     1.921    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[0]_i_1_n_0
    SLICE_X41Y27         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.814     1.987    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X41Y27         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/C
                         clock pessimism             -0.513     1.475    
    SLICE_X41Y27         FDRE (Hold_fdre_C_D)         0.092     1.567    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_streamin_aclk rise@0.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.705%)  route 0.295ns (61.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.546     1.471    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=13, routed)          0.295     1.906    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X48Y24         LUT3 (Prop_lut3_I0_O)        0.045     1.951 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_3/O
                         net (fo=1, routed)           0.000     1.951    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_3_n_0
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.811     1.984    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/C
                         clock pessimism             -0.482     1.503    
    SLICE_X48Y24         FDSE (Hold_fdse_C_D)         0.092     1.595    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_streamin_aclk rise@0.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.489%)  route 0.297ns (61.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.546     1.471    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=13, routed)          0.297     1.909    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X48Y24         LUT3 (Prop_lut3_I0_O)        0.045     1.954 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[2]_i_1/O
                         net (fo=1, routed)           0.000     1.954    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[2]_i_1_n_0
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.811     1.984    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/C
                         clock pessimism             -0.482     1.503    
    SLICE_X48Y24         FDSE (Hold_fdse_C_D)         0.091     1.594    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_streamin_aclk rise@0.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.185ns (36.414%)  route 0.323ns (63.587%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.546     1.471    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=13, routed)          0.323     1.935    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X49Y25         LUT5 (Prop_lut5_I4_O)        0.044     1.979 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_i_1/O
                         net (fo=1, routed)           0.000     1.979    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_i_1_n_0
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.811     1.984    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_reg/C
                         clock pessimism             -0.514     1.471    
    SLICE_X49Y25         FDRE (Hold_fdre_C_D)         0.107     1.578    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.401    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_streamin_aclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { axi_streamin_aclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4  axi_streamin_aclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y27   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y27   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X48Y24   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X48Y24   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X48Y24   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X48Y24   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X48Y24   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y27   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y25   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y27   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y27   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y27   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y27   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X48Y24   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X48Y24   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X48Y24   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X48Y24   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X48Y24   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X48Y24   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y27   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y27   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y27   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y27   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X48Y24   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X48Y24   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X48Y24   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X48Y24   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X48Y24   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X48Y24   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  axi_streamout_aclk
  To Clock:  axi_streamout_aclk

Setup :            0  Failing Endpoints,  Worst Slack        3.547ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.547ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axi_streamout_aclk fall@5.000ns - axi_streamout_aclk rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.668ns (44.857%)  route 0.821ns (55.143%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 9.630 - 5.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     1.010 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.316 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.836     5.152    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.518     5.670 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]/Q
                         net (fo=1, routed)           0.821     6.491    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]
    SLICE_X0Y3           LUT2 (Prop_lut2_I0_O)        0.150     6.641 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[4]__0_i_1/O
                         net (fo=1, routed)           0.000     6.641    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[4]__0_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     5.876 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.973 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.656     9.630    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/C  (IS_INVERTED)
                         clock pessimism              0.497    10.126    
                         clock uncertainty           -0.061    10.065    
    SLICE_X0Y3           FDRE (Setup_fdre_C_D)        0.123    10.188    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0
  -------------------------------------------------------------------
                         required time                         10.188    
                         arrival time                          -6.641    
  -------------------------------------------------------------------
                         slack                                  3.547    

Slack (MET) :             3.570ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axi_streamout_aclk fall@5.000ns - axi_streamout_aclk rise@0.000ns)
  Data Path Delay:        1.467ns  (logic 0.664ns (45.257%)  route 0.803ns (54.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 9.630 - 5.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     1.010 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.316 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.835     5.151    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.518     5.669 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/Q
                         net (fo=1, routed)           0.803     6.472    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]
    SLICE_X0Y5           LUT2 (Prop_lut2_I0_O)        0.146     6.618 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]__0_i_1/O
                         net (fo=1, routed)           0.000     6.618    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]__0_i_1_n_0
    SLICE_X0Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     5.876 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.973 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.656     9.630    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/C  (IS_INVERTED)
                         clock pessimism              0.497    10.126    
                         clock uncertainty           -0.061    10.065    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)        0.123    10.188    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0
  -------------------------------------------------------------------
                         required time                         10.188    
                         arrival time                          -6.618    
  -------------------------------------------------------------------
                         slack                                  3.570    

Slack (MET) :             3.574ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axi_streamout_aclk rise@10.000ns - axi_streamout_aclk fall@5.000ns)
  Data Path Delay:        1.142ns  (logic 0.484ns (42.393%)  route 0.658ns (57.607%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 14.631 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns = ( 10.151 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     6.010 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     8.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     8.316 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.835    10.151    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.484    10.635 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/Q
                         net (fo=2, routed)           0.658    11.293    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/Q[3]
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                     10.000    10.000 r  
    W16                                               0.000    10.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876    10.876 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.973 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.657    14.631    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]/C
                         clock pessimism              0.497    15.127    
                         clock uncertainty           -0.061    15.066    
    SLICE_X0Y2           FDRE (Setup_fdre_C_D)       -0.199    14.867    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -11.293    
  -------------------------------------------------------------------
                         slack                                  3.574    

Slack (MET) :             3.691ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axi_streamout_aclk fall@5.000ns - axi_streamout_aclk rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.642ns (49.189%)  route 0.663ns (50.811%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 9.630 - 5.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     1.010 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.316 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.835     5.151    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.518     5.669 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]/Q
                         net (fo=1, routed)           0.663     6.332    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]
    SLICE_X0Y5           LUT2 (Prop_lut2_I0_O)        0.124     6.456 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[5]__0_i_1/O
                         net (fo=1, routed)           0.000     6.456    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[5]__0_i_1_n_0
    SLICE_X0Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     5.876 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.973 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.656     9.630    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/C  (IS_INVERTED)
                         clock pessimism              0.497    10.126    
                         clock uncertainty           -0.061    10.065    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)        0.082    10.147    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0
  -------------------------------------------------------------------
                         required time                         10.147    
                         arrival time                          -6.456    
  -------------------------------------------------------------------
                         slack                                  3.691    

Slack (MET) :             3.692ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axi_streamout_aclk fall@5.000ns - axi_streamout_aclk rise@0.000ns)
  Data Path Delay:        1.303ns  (logic 0.642ns (49.264%)  route 0.661ns (50.736%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 9.630 - 5.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     1.010 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.316 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.836     5.152    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.518     5.670 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/Q
                         net (fo=1, routed)           0.661     6.331    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]
    SLICE_X0Y3           LUT2 (Prop_lut2_I0_O)        0.124     6.455 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[3]__0_i_1/O
                         net (fo=1, routed)           0.000     6.455    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[3]__0_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     5.876 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.973 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.656     9.630    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/C  (IS_INVERTED)
                         clock pessimism              0.497    10.126    
                         clock uncertainty           -0.061    10.065    
    SLICE_X0Y3           FDRE (Setup_fdre_C_D)        0.082    10.147    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0
  -------------------------------------------------------------------
                         required time                         10.147    
                         arrival time                          -6.455    
  -------------------------------------------------------------------
                         slack                                  3.692    

Slack (MET) :             3.713ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axi_streamout_aclk rise@10.000ns - axi_streamout_aclk fall@5.000ns)
  Data Path Delay:        0.985ns  (logic 0.484ns (49.138%)  route 0.501ns (50.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 14.630 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns = ( 10.151 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     6.010 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     8.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     8.316 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.835    10.151    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.484    10.635 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/Q
                         net (fo=2, routed)           0.501    11.136    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/Q[5]
    SLICE_X0Y4           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                     10.000    10.000 r  
    W16                                               0.000    10.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876    10.876 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.973 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.656    14.630    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/C
                         clock pessimism              0.497    15.126    
                         clock uncertainty           -0.061    15.065    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)       -0.216    14.849    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -11.136    
  -------------------------------------------------------------------
                         slack                                  3.713    

Slack (MET) :             3.776ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axi_streamout_aclk fall@5.000ns - axi_streamout_aclk rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.668ns (52.967%)  route 0.593ns (47.033%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 9.631 - 5.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     1.010 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.316 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.836     5.152    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.518     5.670 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/Q
                         net (fo=1, routed)           0.593     6.263    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.150     6.413 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[2]__0_i_1/O
                         net (fo=1, routed)           0.000     6.413    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[2]__0_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     5.876 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.973 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.657     9.631    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C  (IS_INVERTED)
                         clock pessimism              0.497    10.127    
                         clock uncertainty           -0.061    10.066    
    SLICE_X0Y1           FDRE (Setup_fdre_C_D)        0.123    10.189    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0
  -------------------------------------------------------------------
                         required time                         10.189    
                         arrival time                          -6.413    
  -------------------------------------------------------------------
                         slack                                  3.776    

Slack (MET) :             3.829ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axi_streamout_aclk rise@10.000ns - axi_streamout_aclk fall@5.000ns)
  Data Path Delay:        1.057ns  (logic 0.524ns (49.552%)  route 0.533ns (50.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 14.631 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns = ( 10.151 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     6.010 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     8.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     8.316 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.835    10.151    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.524    10.675 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/Q
                         net (fo=2, routed)           0.533    11.209    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/Q[2]
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                     10.000    10.000 r  
    W16                                               0.000    10.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876    10.876 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.973 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.657    14.631    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/C
                         clock pessimism              0.497    15.127    
                         clock uncertainty           -0.061    15.066    
    SLICE_X0Y2           FDRE (Setup_fdre_C_D)       -0.028    15.038    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -11.209    
  -------------------------------------------------------------------
                         slack                                  3.829    

Slack (MET) :             3.870ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axi_streamout_aclk rise@10.000ns - axi_streamout_aclk fall@5.000ns)
  Data Path Delay:        0.827ns  (logic 0.484ns (58.502%)  route 0.343ns (41.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 14.631 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns = ( 10.152 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     6.010 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     8.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     8.316 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.836    10.152    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.484    10.636 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/Q
                         net (fo=2, routed)           0.343    10.980    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/Q[1]
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                     10.000    10.000 r  
    W16                                               0.000    10.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876    10.876 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.973 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.657    14.631    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/C
                         clock pessimism              0.497    15.127    
                         clock uncertainty           -0.061    15.066    
    SLICE_X0Y2           FDRE (Setup_fdre_C_D)       -0.216    14.850    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -10.980    
  -------------------------------------------------------------------
                         slack                                  3.870    

Slack (MET) :             3.938ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axi_streamout_aclk fall@5.000ns - axi_streamout_aclk rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.642ns (60.671%)  route 0.416ns (39.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 9.631 - 5.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     1.010 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.316 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.836     5.152    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.518     5.670 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/Q
                         net (fo=1, routed)           0.416     6.086    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.124     6.210 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[0]__0_i_1/O
                         net (fo=1, routed)           0.000     6.210    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[0]__0_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     5.876 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.973 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.657     9.631    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C  (IS_INVERTED)
                         clock pessimism              0.497    10.127    
                         clock uncertainty           -0.061    10.066    
    SLICE_X0Y1           FDRE (Setup_fdre_C_D)        0.082    10.148    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0
  -------------------------------------------------------------------
                         required time                         10.148    
                         arrival time                          -6.210    
  -------------------------------------------------------------------
                         slack                                  3.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.149ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (axi_streamout_aclk fall@5.000ns - axi_streamout_aclk rise@10.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.685%)  route 0.141ns (40.315%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns = ( 7.082 - 5.000 ) 
    Source Clock Delay      (SCD):    1.562ns = ( 11.562 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk rise edge)
                                                     10.000    10.000 r  
    W16                                               0.000    10.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239    10.239 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674    10.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    10.939 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.624    11.562    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.164    11.726 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/Q
                         net (fo=1, routed)           0.141    11.867    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045    11.912 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[0]__0_i_1/O
                         net (fo=1, routed)           0.000    11.912    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[0]__0_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     5.428 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     6.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     6.188 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.894     7.082    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C  (IS_INVERTED)
                         clock pessimism             -0.504     6.578    
                         clock uncertainty            0.061     6.640    
    SLICE_X0Y1           FDRE (Hold_fdre_C_D)         0.124     6.764    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0
  -------------------------------------------------------------------
                         required time                         -6.764    
                         arrival time                          11.912    
  -------------------------------------------------------------------
                         slack                                  5.149    

Slack (MET) :             5.153ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (axi_streamout_aclk rise@0.000ns - axi_streamout_aclk fall@5.000ns)
  Data Path Delay:        0.289ns  (logic 0.167ns (57.745%)  route 0.122ns (42.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.561ns = ( 6.561 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239     5.239 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     5.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.939 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.623     6.561    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.167     6.728 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/Q
                         net (fo=2, routed)           0.122     6.851    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/Q[4]
    SLICE_X0Y4           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.188 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.893     2.081    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]/C
                         clock pessimism             -0.504     1.577    
                         clock uncertainty            0.061     1.639    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.059     1.698    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           6.851    
  -------------------------------------------------------------------
                         slack                                  5.153    

Slack (MET) :             5.155ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (axi_streamout_aclk rise@0.000ns - axi_streamout_aclk fall@5.000ns)
  Data Path Delay:        0.291ns  (logic 0.167ns (57.361%)  route 0.124ns (42.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.562ns = ( 6.562 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239     5.239 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     5.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.939 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.624     6.562    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.167     6.729 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/Q
                         net (fo=2, routed)           0.124     6.853    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/Q[0]
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.188 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.894     2.082    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/C
                         clock pessimism             -0.504     1.578    
                         clock uncertainty            0.061     1.640    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.059     1.699    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           6.853    
  -------------------------------------------------------------------
                         slack                                  5.155    

Slack (MET) :             5.192ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (axi_streamout_aclk fall@5.000ns - axi_streamout_aclk rise@10.000ns)
  Data Path Delay:        0.404ns  (logic 0.210ns (51.958%)  route 0.194ns (48.042%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns = ( 7.082 - 5.000 ) 
    Source Clock Delay      (SCD):    1.562ns = ( 11.562 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk rise edge)
                                                     10.000    10.000 r  
    W16                                               0.000    10.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239    10.239 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674    10.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    10.939 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.624    11.562    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.164    11.726 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/Q
                         net (fo=1, routed)           0.194    11.920    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.046    11.966 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[2]__0_i_1/O
                         net (fo=1, routed)           0.000    11.966    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[2]__0_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     5.428 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     6.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     6.188 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.894     7.082    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C  (IS_INVERTED)
                         clock pessimism             -0.504     6.578    
                         clock uncertainty            0.061     6.640    
    SLICE_X0Y1           FDRE (Hold_fdre_C_D)         0.135     6.775    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0
  -------------------------------------------------------------------
                         required time                         -6.775    
                         arrival time                          11.966    
  -------------------------------------------------------------------
                         slack                                  5.192    

Slack (MET) :             5.198ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (axi_streamout_aclk rise@0.000ns - axi_streamout_aclk fall@5.000ns)
  Data Path Delay:        0.274ns  (logic 0.151ns (55.044%)  route 0.123ns (44.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.562ns = ( 6.562 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239     5.239 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     5.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.939 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.624     6.562    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.151     6.713 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/Q
                         net (fo=2, routed)           0.123     6.837    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/Q[1]
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.188 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.894     2.082    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/C
                         clock pessimism             -0.504     1.578    
                         clock uncertainty            0.061     1.640    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)        -0.001     1.639    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           6.837    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.210ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (axi_streamout_aclk rise@0.000ns - axi_streamout_aclk fall@5.000ns)
  Data Path Delay:        0.351ns  (logic 0.167ns (47.514%)  route 0.184ns (52.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.561ns = ( 6.561 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239     5.239 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     5.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.939 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.623     6.561    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.167     6.728 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/Q
                         net (fo=2, routed)           0.184     6.913    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/Q[2]
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.188 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.894     2.082    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/C
                         clock pessimism             -0.504     1.578    
                         clock uncertainty            0.061     1.640    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.063     1.703    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           6.913    
  -------------------------------------------------------------------
                         slack                                  5.210    

Slack (MET) :             5.226ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (axi_streamout_aclk fall@5.000ns - axi_streamout_aclk rise@10.000ns)
  Data Path Delay:        0.426ns  (logic 0.209ns (49.041%)  route 0.217ns (50.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 7.081 - 5.000 ) 
    Source Clock Delay      (SCD):    1.562ns = ( 11.562 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk rise edge)
                                                     10.000    10.000 r  
    W16                                               0.000    10.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239    10.239 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674    10.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    10.939 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.624    11.562    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.164    11.726 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/Q
                         net (fo=1, routed)           0.217    11.943    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]
    SLICE_X0Y3           LUT2 (Prop_lut2_I0_O)        0.045    11.988 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[3]__0_i_1/O
                         net (fo=1, routed)           0.000    11.988    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[3]__0_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     5.428 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     6.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     6.188 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.893     7.081    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/C  (IS_INVERTED)
                         clock pessimism             -0.504     6.577    
                         clock uncertainty            0.061     6.639    
    SLICE_X0Y3           FDRE (Hold_fdre_C_D)         0.124     6.763    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0
  -------------------------------------------------------------------
                         required time                         -6.763    
                         arrival time                          11.988    
  -------------------------------------------------------------------
                         slack                                  5.226    

Slack (MET) :             5.227ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (axi_streamout_aclk fall@5.000ns - axi_streamout_aclk rise@10.000ns)
  Data Path Delay:        0.428ns  (logic 0.209ns (48.812%)  route 0.219ns (51.188%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 7.081 - 5.000 ) 
    Source Clock Delay      (SCD):    1.561ns = ( 11.561 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk rise edge)
                                                     10.000    10.000 r  
    W16                                               0.000    10.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239    10.239 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674    10.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    10.939 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.623    11.561    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.164    11.725 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]/Q
                         net (fo=1, routed)           0.219    11.944    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]
    SLICE_X0Y5           LUT2 (Prop_lut2_I0_O)        0.045    11.989 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[5]__0_i_1/O
                         net (fo=1, routed)           0.000    11.989    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[5]__0_i_1_n_0
    SLICE_X0Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     5.428 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     6.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     6.188 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.893     7.081    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/C  (IS_INVERTED)
                         clock pessimism             -0.504     6.577    
                         clock uncertainty            0.061     6.639    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.124     6.763    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0
  -------------------------------------------------------------------
                         required time                         -6.763    
                         arrival time                          11.989    
  -------------------------------------------------------------------
                         slack                                  5.227    

Slack (MET) :             5.263ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (axi_streamout_aclk rise@0.000ns - axi_streamout_aclk fall@5.000ns)
  Data Path Delay:        0.339ns  (logic 0.151ns (44.544%)  route 0.188ns (55.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.561ns = ( 6.561 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239     5.239 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     5.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.939 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.623     6.561    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.151     6.712 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/Q
                         net (fo=2, routed)           0.188     6.900    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/Q[5]
    SLICE_X0Y4           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.188 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.893     2.081    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/C
                         clock pessimism             -0.504     1.577    
                         clock uncertainty            0.061     1.639    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)        -0.001     1.638    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           6.900    
  -------------------------------------------------------------------
                         slack                                  5.263    

Slack (MET) :             5.275ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (axi_streamout_aclk fall@5.000ns - axi_streamout_aclk rise@10.000ns)
  Data Path Delay:        0.487ns  (logic 0.208ns (42.695%)  route 0.279ns (57.305%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 7.081 - 5.000 ) 
    Source Clock Delay      (SCD):    1.561ns = ( 11.561 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk rise edge)
                                                     10.000    10.000 r  
    W16                                               0.000    10.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239    10.239 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674    10.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    10.939 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.623    11.561    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.164    11.725 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/Q
                         net (fo=1, routed)           0.279    12.004    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]
    SLICE_X0Y5           LUT2 (Prop_lut2_I0_O)        0.044    12.048 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]__0_i_1/O
                         net (fo=1, routed)           0.000    12.048    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]__0_i_1_n_0
    SLICE_X0Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     5.428 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     6.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     6.188 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.893     7.081    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/C  (IS_INVERTED)
                         clock pessimism             -0.504     6.577    
                         clock uncertainty            0.061     6.639    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.135     6.774    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0
  -------------------------------------------------------------------
                         required time                         -6.774    
                         arrival time                          12.048    
  -------------------------------------------------------------------
                         slack                                  5.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_streamout_aclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { axi_streamout_aclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3  axi_streamout_aclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y1     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y1     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  SPW_Sin
  To Clock:  SPW_Din

Setup :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        3.707ns  (logic 0.580ns (15.646%)  route 3.127ns (84.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.374ns = ( 15.374 - 10.000 ) 
    Source Clock Delay      (SCD):    6.768ns = ( 11.768 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     5.953 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     9.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    10.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.751    11.768    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X23Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDCE (Prop_fdce_C_Q)         0.456    12.224 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/Q
                         net (fo=2, routed)           3.127    15.351    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6]_1428[1]
    SLICE_X23Y49         LUT6 (Prop_lut6_I5_O)        0.124    15.475 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][1]_i_1/O
                         net (fo=1, routed)           0.000    15.475    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][1]_i_1_n_0
    SLICE_X23Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA12                                              0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903    10.903 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.084    12.987    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    13.087 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    13.707    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.798 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.576    15.374    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X23Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
                         clock pessimism              0.175    15.549    
                         clock uncertainty           -0.079    15.470    
    SLICE_X23Y49         FDCE (Setup_fdce_C_D)        0.031    15.501    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]
  -------------------------------------------------------------------
                         required time                         15.501    
                         arrival time                         -15.475    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        3.507ns  (logic 0.580ns (16.537%)  route 2.927ns (83.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 15.375 - 10.000 ) 
    Source Clock Delay      (SCD):    6.770ns = ( 11.770 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     5.953 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     9.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    10.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753    11.770    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDCE (Prop_fdce_C_Q)         0.456    12.226 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=19, routed)          2.927    15.153    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][2]
    SLICE_X21Y48         LUT6 (Prop_lut6_I3_O)        0.124    15.277 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][0]_i_1/O
                         net (fo=1, routed)           0.000    15.277    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][0]_i_1_n_0
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA12                                              0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903    10.903 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.084    12.987    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    13.087 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    13.707    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.798 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    15.375    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/C
                         clock pessimism              0.151    15.526    
                         clock uncertainty           -0.079    15.447    
    SLICE_X21Y48         FDCE (Setup_fdce_C_D)        0.029    15.476    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]
  -------------------------------------------------------------------
                         required time                         15.476    
                         arrival time                         -15.277    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din fall@5.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.580ns (18.243%)  route 2.599ns (81.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.374ns = ( 10.374 - 5.000 ) 
    Source Clock Delay      (SCD):    6.770ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     4.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     4.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     4.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753     6.770    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.456     7.226 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=21, routed)          2.599     9.825    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][0]
    SLICE_X23Y49         LUT6 (Prop_lut6_I2_O)        0.124     9.949 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][1]_i_1/O
                         net (fo=1, routed)           0.000     9.949    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][1]_i_1_n_0
    SLICE_X23Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     5.903 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.084     7.987    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100     8.087 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620     8.707    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.798 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.576    10.374    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X23Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/C
                         clock pessimism              0.115    10.489    
                         clock uncertainty           -0.079    10.410    
    SLICE_X23Y49         FDCE (Setup_fdce_C_D)        0.031    10.441    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]
  -------------------------------------------------------------------
                         required time                         10.441    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din fall@5.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.580ns (18.279%)  route 2.593ns (81.721%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.374ns = ( 10.374 - 5.000 ) 
    Source Clock Delay      (SCD):    6.770ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     4.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     4.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     4.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753     6.770    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDCE (Prop_fdce_C_Q)         0.456     7.226 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=19, routed)          2.593     9.819    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][2]
    SLICE_X23Y49         LUT6 (Prop_lut6_I4_O)        0.124     9.943 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][1]_i_1/O
                         net (fo=1, routed)           0.000     9.943    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][1]_i_1_n_0
    SLICE_X23Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     5.903 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.084     7.987    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100     8.087 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620     8.707    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.798 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.576    10.374    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X23Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/C
                         clock pessimism              0.115    10.489    
                         clock uncertainty           -0.079    10.410    
    SLICE_X23Y49         FDCE (Setup_fdce_C_D)        0.029    10.439    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]
  -------------------------------------------------------------------
                         required time                         10.439    
                         arrival time                          -9.943    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.512ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din fall@5.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.580ns (17.875%)  route 2.665ns (82.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 10.375 - 5.000 ) 
    Source Clock Delay      (SCD):    6.770ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     4.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     4.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     4.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753     6.770    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.456     7.226 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=20, routed)          2.665     9.890    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][1]
    SLICE_X20Y48         LUT6 (Prop_lut6_I2_O)        0.124    10.014 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][0]_i_1/O
                         net (fo=1, routed)           0.000    10.014    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][0]_i_1_n_0
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     5.903 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.084     7.987    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100     8.087 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620     8.707    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.798 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    10.375    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C
                         clock pessimism              0.154    10.529    
                         clock uncertainty           -0.079    10.450    
    SLICE_X20Y48         FDCE (Setup_fdce_C_D)        0.077    10.527    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        3.188ns  (logic 0.580ns (18.192%)  route 2.608ns (81.808%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 15.375 - 10.000 ) 
    Source Clock Delay      (SCD):    6.770ns = ( 11.770 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     5.953 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     9.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    10.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753    11.770    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.456    12.226 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=20, routed)          2.608    14.834    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][1]
    SLICE_X21Y49         LUT6 (Prop_lut6_I2_O)        0.124    14.958 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][0]_i_1/O
                         net (fo=1, routed)           0.000    14.958    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][0]_i_1_n_0
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA12                                              0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903    10.903 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.084    12.987    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    13.087 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    13.707    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.798 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    15.375    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
                         clock pessimism              0.151    15.526    
                         clock uncertainty           -0.079    15.447    
    SLICE_X21Y49         FDCE (Setup_fdce_C_D)        0.031    15.478    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]
  -------------------------------------------------------------------
                         required time                         15.478    
                         arrival time                         -14.958    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din fall@5.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.229ns  (logic 0.580ns (17.961%)  route 2.649ns (82.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 10.375 - 5.000 ) 
    Source Clock Delay      (SCD):    6.770ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     4.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     4.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     4.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753     6.770    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.456     7.226 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=20, routed)          2.649     9.875    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][1]
    SLICE_X20Y48         LUT6 (Prop_lut6_I4_O)        0.124     9.999 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][0]_i_1/O
                         net (fo=1, routed)           0.000     9.999    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][0]_i_1_n_0
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     5.903 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.084     7.987    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100     8.087 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620     8.707    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.798 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    10.375    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C
                         clock pessimism              0.154    10.529    
                         clock uncertainty           -0.079    10.450    
    SLICE_X20Y48         FDCE (Setup_fdce_C_D)        0.081    10.531    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]
  -------------------------------------------------------------------
                         required time                         10.531    
                         arrival time                          -9.999    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din fall@5.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.222ns  (logic 0.580ns (18.002%)  route 2.642ns (81.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 10.375 - 5.000 ) 
    Source Clock Delay      (SCD):    6.770ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     4.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     4.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     4.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753     6.770    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDCE (Prop_fdce_C_Q)         0.456     7.226 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=19, routed)          2.642     9.868    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][2]
    SLICE_X20Y48         LUT6 (Prop_lut6_I3_O)        0.124     9.992 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][0]_i_1/O
                         net (fo=1, routed)           0.000     9.992    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][0]_i_1_n_0
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     5.903 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.084     7.987    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100     8.087 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620     8.707    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.798 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    10.375    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
                         clock pessimism              0.151    10.526    
                         clock uncertainty           -0.079    10.447    
    SLICE_X20Y48         FDCE (Setup_fdce_C_D)        0.079    10.526    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]
  -------------------------------------------------------------------
                         required time                         10.526    
                         arrival time                          -9.992    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din fall@5.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 0.773ns (25.106%)  route 2.306ns (74.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.374ns = ( 10.374 - 5.000 ) 
    Source Clock Delay      (SCD):    6.770ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     4.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     4.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     4.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753     6.770    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDCE (Prop_fdce_C_Q)         0.478     7.248 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=21, routed)          2.306     9.554    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_1
    SLICE_X22Y49         LUT6 (Prop_lut6_I1_O)        0.295     9.849 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1/O
                         net (fo=1, routed)           0.000     9.849    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1_n_0
    SLICE_X22Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     5.903 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.084     7.987    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100     8.087 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620     8.707    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.798 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.576    10.374    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X22Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
                         clock pessimism              0.115    10.489    
                         clock uncertainty           -0.079    10.410    
    SLICE_X22Y49         FDCE (Setup_fdce_C_D)        0.081    10.491    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]
  -------------------------------------------------------------------
                         required time                         10.491    
                         arrival time                          -9.849    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        3.090ns  (logic 0.580ns (18.768%)  route 2.510ns (81.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 15.375 - 10.000 ) 
    Source Clock Delay      (SCD):    6.770ns = ( 11.770 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     5.953 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     9.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    10.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753    11.770    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.456    12.226 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=21, routed)          2.510    14.736    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]
    SLICE_X21Y48         LUT3 (Prop_lut3_I0_O)        0.124    14.860 r  SPW_IF/RECVFRONT_INST/resrx_seq[headptr][1]_i_1/O
                         net (fo=1, routed)           0.000    14.860    SPW_IF/RECVFRONT_INST/vresrx[headptr][1]
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA12                                              0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903    10.903 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.084    12.987    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    13.087 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    13.707    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.798 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    15.375    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                         clock pessimism              0.176    15.551    
                         clock uncertainty           -0.079    15.472    
    SLICE_X21Y48         FDCE (Setup_fdce_C_D)        0.031    15.503    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]
  -------------------------------------------------------------------
                         required time                         15.503    
                         arrival time                         -14.860    
  -------------------------------------------------------------------
                         slack                                  0.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.209ns (21.721%)  route 0.753ns (78.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     1.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     1.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     2.359    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X14Y46         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.164     2.523 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/Q
                         net (fo=8, routed)           0.753     3.276    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0[0]
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.045     3.321 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][0]_i_1/O
                         net (fo=1, routed)           0.000     3.321    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][0]_i_1_n_0
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.182     1.637    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.693 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     1.988    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     2.880    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
                         clock pessimism             -0.233     2.646    
                         clock uncertainty            0.079     2.725    
    SLICE_X20Y48         FDCE (Hold_fdce_C_D)         0.121     2.846    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -2.846    
                         arrival time                           3.321    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.164ns (17.651%)  route 0.765ns (82.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     1.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     1.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     2.359    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X12Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDCE (Prop_fdce_C_Q)         0.164     2.523 r  SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/Q
                         net (fo=1, routed)           0.765     3.288    SPW_IF/RECVFRONT_INST/resrx_com[bufdata][0]
    SLICE_X14Y46         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.182     1.637    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.693 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     1.988    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     2.880    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X14Y46         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                         clock pessimism             -0.253     2.626    
                         clock uncertainty            0.079     2.705    
    SLICE_X14Y46         FDCE (Hold_fdce_C_D)         0.059     2.764    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]
  -------------------------------------------------------------------
                         required time                         -2.764    
                         arrival time                           3.288    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        0.985ns  (logic 0.209ns (21.211%)  route 0.776ns (78.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 7.880 - 5.000 ) 
    Source Clock Delay      (SCD):    2.359ns = ( 7.359 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     5.182 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     6.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     6.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     7.359    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDCE (Prop_fdce_C_Q)         0.164     7.523 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/Q
                         net (fo=2, routed)           0.776     8.300    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5]_1427[0]
    SLICE_X20Y48         LUT6 (Prop_lut6_I5_O)        0.045     8.345 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][0]_i_1/O
                         net (fo=1, routed)           0.000     8.345    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][0]_i_1_n_0
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     5.455 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.182     6.637    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     6.693 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     6.988    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     7.880    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C
                         clock pessimism             -0.269     7.610    
                         clock uncertainty            0.079     7.689    
    SLICE_X20Y48         FDCE (Hold_fdce_C_D)         0.120     7.809    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -7.809    
                         arrival time                           8.345    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        0.928ns  (logic 0.164ns (17.664%)  route 0.764ns (82.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 7.880 - 5.000 ) 
    Source Clock Delay      (SCD):    2.359ns = ( 7.359 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     5.182 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     6.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     6.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     7.359    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X12Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDCE (Prop_fdce_C_Q)         0.164     7.523 r  SPW_IF/RECVFRONT_INST/ff_r_di1_reg/Q
                         net (fo=1, routed)           0.764     8.288    SPW_IF/RECVFRONT_INST/ff_r_di1
    SLICE_X12Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     5.455 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.182     6.637    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     6.693 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     6.988    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     7.880    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X12Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
                         clock pessimism             -0.269     7.610    
                         clock uncertainty            0.079     7.689    
    SLICE_X12Y45         FDCE (Hold_fdce_C_D)         0.052     7.741    SPW_IF/RECVFRONT_INST/ff_r_di2r_reg
  -------------------------------------------------------------------
                         required time                         -7.741    
                         arrival time                           8.288    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        0.984ns  (logic 0.189ns (19.216%)  route 0.795ns (80.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 7.880 - 5.000 ) 
    Source Clock Delay      (SCD):    2.359ns = ( 7.359 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     5.182 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     6.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     6.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     7.359    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X15Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.141     7.500 r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/Q
                         net (fo=4, routed)           0.795     8.295    SPW_IF/RECVFRONT_INST/rxcnt_r_reg_n_0_[2]
    SLICE_X15Y45         LUT3 (Prop_lut3_I1_O)        0.048     8.343 r  SPW_IF/RECVFRONT_INST/rxcnt_r[3]_i_1/O
                         net (fo=1, routed)           0.000     8.343    SPW_IF/RECVFRONT_INST/plusOp[3]
    SLICE_X15Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     5.455 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.182     6.637    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     6.693 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     6.988    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     7.880    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X15Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/C
                         clock pessimism             -0.269     7.610    
                         clock uncertainty            0.079     7.689    
    SLICE_X15Y45         FDCE (Hold_fdce_C_D)         0.107     7.796    SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.796    
                         arrival time                           8.343    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.209ns (20.150%)  route 0.828ns (79.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.879ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     1.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     1.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     2.359    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X14Y46         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.164     2.523 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/Q
                         net (fo=8, routed)           0.828     3.351    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0[1]
    SLICE_X22Y49         LUT6 (Prop_lut6_I0_O)        0.045     3.396 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1/O
                         net (fo=1, routed)           0.000     3.396    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1_n_0
    SLICE_X22Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.182     1.637    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.693 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     1.988    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.862     2.879    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X22Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
                         clock pessimism             -0.233     2.645    
                         clock uncertainty            0.079     2.724    
    SLICE_X22Y49         FDCE (Hold_fdce_C_D)         0.121     2.845    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -2.845    
                         arrival time                           3.396    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.209ns (20.150%)  route 0.828ns (79.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.879ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     1.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     1.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     2.359    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X14Y46         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.164     2.523 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/Q
                         net (fo=8, routed)           0.828     3.351    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0[1]
    SLICE_X22Y49         LUT6 (Prop_lut6_I0_O)        0.045     3.396 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][1]_i_1/O
                         net (fo=1, routed)           0.000     3.396    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][1]_i_1_n_0
    SLICE_X22Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.182     1.637    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.693 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     1.988    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.862     2.879    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X22Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/C
                         clock pessimism             -0.233     2.645    
                         clock uncertainty            0.079     2.724    
    SLICE_X22Y49         FDCE (Hold_fdce_C_D)         0.120     2.844    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -2.844    
                         arrival time                           3.396    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.209ns (20.026%)  route 0.835ns (79.974%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     1.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     1.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     2.359    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X14Y46         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.164     2.523 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/Q
                         net (fo=8, routed)           0.835     3.358    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0[0]
    SLICE_X20Y49         LUT6 (Prop_lut6_I0_O)        0.045     3.403 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][0]_i_1/O
                         net (fo=1, routed)           0.000     3.403    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][0]_i_1_n_0
    SLICE_X20Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.182     1.637    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.693 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     1.988    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     2.880    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/C
                         clock pessimism             -0.233     2.646    
                         clock uncertainty            0.079     2.725    
    SLICE_X20Y49         FDCE (Hold_fdce_C_D)         0.121     2.846    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -2.846    
                         arrival time                           3.403    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.209ns (20.026%)  route 0.835ns (79.974%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     1.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     1.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     2.359    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X14Y46         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.164     2.523 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/Q
                         net (fo=8, routed)           0.835     3.358    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0[0]
    SLICE_X20Y49         LUT6 (Prop_lut6_I0_O)        0.045     3.403 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][0]_i_1/O
                         net (fo=1, routed)           0.000     3.403    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][0]_i_1_n_0
    SLICE_X20Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.182     1.637    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.693 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     1.988    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     2.880    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/C
                         clock pessimism             -0.233     2.646    
                         clock uncertainty            0.079     2.725    
    SLICE_X20Y49         FDCE (Hold_fdce_C_D)         0.120     2.845    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -2.845    
                         arrival time                           3.403    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        0.981ns  (logic 0.186ns (18.969%)  route 0.795ns (81.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 7.880 - 5.000 ) 
    Source Clock Delay      (SCD):    2.359ns = ( 7.359 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     5.182 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     6.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     6.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     7.359    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X15Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.141     7.500 r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/Q
                         net (fo=4, routed)           0.795     8.295    SPW_IF/RECVFRONT_INST/rxcnt_r_reg_n_0_[2]
    SLICE_X15Y45         LUT2 (Prop_lut2_I1_O)        0.045     8.340 r  SPW_IF/RECVFRONT_INST/rxcnt_r[2]_i_1/O
                         net (fo=1, routed)           0.000     8.340    SPW_IF/RECVFRONT_INST/plusOp[2]
    SLICE_X15Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     5.455 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.182     6.637    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     6.693 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     6.988    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     7.880    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X15Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
                         clock pessimism             -0.269     7.610    
                         clock uncertainty            0.079     7.689    
    SLICE_X15Y45         FDCE (Hold_fdce_C_D)         0.091     7.780    SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.780    
                         arrival time                           8.340    
  -------------------------------------------------------------------
                         slack                                  0.559    





---------------------------------------------------------------------------------------------------
From Clock:  SPW_Din
  To Clock:  SPW_Sin

Setup :            0  Failing Endpoints,  Worst Slack        0.995ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 SPW_Din
                            (clock source 'SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/ff_r_di1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        9.840ns  (logic 1.037ns (10.538%)  route 8.803ns (89.462%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 10.946 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           8.803     9.840    SPW_IF/RECVFRONT_INST/SPW_Din_IBUF
    SLICE_X12Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_r_di1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.738     8.557    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100     8.657 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620     9.277    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.368 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    10.946    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X12Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
                         clock pessimism              0.000    10.946    
                         clock uncertainty           -0.079    10.867    
    SLICE_X12Y45         FDCE (Setup_fdce_C_D)       -0.031    10.836    SPW_IF/RECVFRONT_INST/ff_r_di1_reg
  -------------------------------------------------------------------
                         required time                         10.836    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             1.112ns  (required time - arrival time)
  Source:                 SPW_Din
                            (clock source 'SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/ff_f_di1_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        9.691ns  (logic 1.037ns (10.701%)  route 8.654ns (89.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 10.946 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           8.654     9.691    SPW_IF/RECVFRONT_INST/SPW_Din_IBUF
    SLICE_X13Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_f_di1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.738     8.557    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100     8.657 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620     9.277    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.368 f  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    10.946    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X13Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    10.946    
                         clock uncertainty           -0.079    10.867    
    SLICE_X13Y45         FDCE (Setup_fdce_C_D)       -0.064    10.803    SPW_IF/RECVFRONT_INST/ff_f_di1_reg
  -------------------------------------------------------------------
                         required time                         10.803    
                         arrival time                          -9.691    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.707ns  (logic 0.580ns (15.646%)  route 3.127ns (84.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.945ns = ( 10.945 - 5.000 ) 
    Source Clock Delay      (SCD):    6.164ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     3.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     4.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.413 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.751     6.164    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X23Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDCE (Prop_fdce_C_Q)         0.456     6.620 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/Q
                         net (fo=2, routed)           3.127     9.747    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6]_1428[1]
    SLICE_X23Y49         LUT6 (Prop_lut6_I5_O)        0.124     9.871 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][1]_i_1/O
                         net (fo=1, routed)           0.000     9.871    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][1]_i_1_n_0
    SLICE_X23Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.738     8.557    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100     8.657 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620     9.277    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.368 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.576    10.945    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X23Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
                         clock pessimism              0.175    11.119    
                         clock uncertainty           -0.079    11.040    
    SLICE_X23Y49         FDCE (Setup_fdce_C_D)        0.031    11.071    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]
  -------------------------------------------------------------------
                         required time                         11.071    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.373ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.580ns (16.537%)  route 2.927ns (83.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 10.946 - 5.000 ) 
    Source Clock Delay      (SCD):    6.166ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     3.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     4.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.413 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753     6.166    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDCE (Prop_fdce_C_Q)         0.456     6.622 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=19, routed)          2.927     9.549    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][2]
    SLICE_X21Y48         LUT6 (Prop_lut6_I3_O)        0.124     9.673 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][0]_i_1/O
                         net (fo=1, routed)           0.000     9.673    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][0]_i_1_n_0
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.738     8.557    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100     8.657 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620     9.277    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.368 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    10.946    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/C
                         clock pessimism              0.151    11.096    
                         clock uncertainty           -0.079    11.017    
    SLICE_X21Y48         FDCE (Setup_fdce_C_D)        0.029    11.046    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]
  -------------------------------------------------------------------
                         required time                         11.046    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                  1.373    

Slack (MET) :             1.666ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.580ns (18.243%)  route 2.599ns (81.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.945ns = ( 10.945 - 5.000 ) 
    Source Clock Delay      (SCD):    6.166ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     3.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     4.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.413 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753     6.166    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.456     6.622 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=21, routed)          2.599     9.222    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][0]
    SLICE_X23Y49         LUT6 (Prop_lut6_I2_O)        0.124     9.346 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][1]_i_1/O
                         net (fo=1, routed)           0.000     9.346    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][1]_i_1_n_0
    SLICE_X23Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.738     8.557    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100     8.657 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620     9.277    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.368 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.576    10.945    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X23Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/C
                         clock pessimism              0.115    11.059    
                         clock uncertainty           -0.079    10.980    
    SLICE_X23Y49         FDCE (Setup_fdce_C_D)        0.031    11.011    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]
  -------------------------------------------------------------------
                         required time                         11.011    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                  1.666    

Slack (MET) :             1.670ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.580ns (18.279%)  route 2.593ns (81.721%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.945ns = ( 10.945 - 5.000 ) 
    Source Clock Delay      (SCD):    6.166ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     3.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     4.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.413 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753     6.166    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDCE (Prop_fdce_C_Q)         0.456     6.622 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=19, routed)          2.593     9.215    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][2]
    SLICE_X23Y49         LUT6 (Prop_lut6_I4_O)        0.124     9.339 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][1]_i_1/O
                         net (fo=1, routed)           0.000     9.339    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][1]_i_1_n_0
    SLICE_X23Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.738     8.557    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100     8.657 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620     9.277    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.368 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.576    10.945    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X23Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/C
                         clock pessimism              0.115    11.059    
                         clock uncertainty           -0.079    10.980    
    SLICE_X23Y49         FDCE (Setup_fdce_C_D)        0.029    11.009    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]
  -------------------------------------------------------------------
                         required time                         11.009    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.580ns (17.875%)  route 2.665ns (82.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 10.946 - 5.000 ) 
    Source Clock Delay      (SCD):    6.166ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     3.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     4.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.413 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753     6.166    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.456     6.622 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=20, routed)          2.665     9.287    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][1]
    SLICE_X20Y48         LUT6 (Prop_lut6_I2_O)        0.124     9.411 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][0]_i_1/O
                         net (fo=1, routed)           0.000     9.411    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][0]_i_1_n_0
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.738     8.557    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100     8.657 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620     9.277    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.368 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    10.946    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C
                         clock pessimism              0.154    11.099    
                         clock uncertainty           -0.079    11.020    
    SLICE_X20Y48         FDCE (Setup_fdce_C_D)        0.077    11.097    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]
  -------------------------------------------------------------------
                         required time                         11.097    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 0.580ns (18.192%)  route 2.608ns (81.808%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 10.946 - 5.000 ) 
    Source Clock Delay      (SCD):    6.166ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     3.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     4.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.413 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753     6.166    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.456     6.622 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=20, routed)          2.608     9.230    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][1]
    SLICE_X21Y49         LUT6 (Prop_lut6_I2_O)        0.124     9.354 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][0]_i_1/O
                         net (fo=1, routed)           0.000     9.354    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][0]_i_1_n_0
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.738     8.557    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100     8.657 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620     9.277    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.368 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    10.946    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
                         clock pessimism              0.151    11.096    
                         clock uncertainty           -0.079    11.017    
    SLICE_X21Y49         FDCE (Setup_fdce_C_D)        0.031    11.048    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]
  -------------------------------------------------------------------
                         required time                         11.048    
                         arrival time                          -9.354    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.706ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.229ns  (logic 0.580ns (17.961%)  route 2.649ns (82.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 10.946 - 5.000 ) 
    Source Clock Delay      (SCD):    6.166ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     3.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     4.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.413 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753     6.166    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.456     6.622 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=20, routed)          2.649     9.271    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][1]
    SLICE_X20Y48         LUT6 (Prop_lut6_I4_O)        0.124     9.395 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][0]_i_1/O
                         net (fo=1, routed)           0.000     9.395    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][0]_i_1_n_0
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.738     8.557    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100     8.657 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620     9.277    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.368 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    10.946    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C
                         clock pessimism              0.154    11.099    
                         clock uncertainty           -0.079    11.020    
    SLICE_X20Y48         FDCE (Setup_fdce_C_D)        0.081    11.101    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]
  -------------------------------------------------------------------
                         required time                         11.101    
                         arrival time                          -9.395    
  -------------------------------------------------------------------
                         slack                                  1.706    

Slack (MET) :             1.708ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.222ns  (logic 0.580ns (18.002%)  route 2.642ns (81.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 10.946 - 5.000 ) 
    Source Clock Delay      (SCD):    6.166ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     3.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     4.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.413 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753     6.166    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDCE (Prop_fdce_C_Q)         0.456     6.622 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=19, routed)          2.642     9.264    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][2]
    SLICE_X20Y48         LUT6 (Prop_lut6_I3_O)        0.124     9.388 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][0]_i_1/O
                         net (fo=1, routed)           0.000     9.388    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][0]_i_1_n_0
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.738     8.557    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100     8.657 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620     9.277    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.368 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    10.946    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
                         clock pessimism              0.151    11.096    
                         clock uncertainty           -0.079    11.017    
    SLICE_X20Y48         FDCE (Setup_fdce_C_D)        0.079    11.096    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]
  -------------------------------------------------------------------
                         required time                         11.096    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                  1.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        0.962ns  (logic 0.209ns (21.721%)  route 0.753ns (78.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 8.078 - 5.000 ) 
    Source Clock Delay      (SCD):    2.213ns = ( 7.213 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     5.265 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     6.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     6.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     7.213    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X14Y46         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.164     7.377 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/Q
                         net (fo=8, routed)           0.753     8.130    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0[0]
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.045     8.175 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][0]_i_1/O
                         net (fo=1, routed)           0.000     8.175    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][0]_i_1_n_0
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     5.371 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.465     6.835    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     6.891 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     7.186    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.215 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     8.078    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
                         clock pessimism             -0.233     7.845    
                         clock uncertainty            0.079     7.924    
    SLICE_X20Y48         FDCE (Hold_fdce_C_D)         0.121     8.045    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -8.045    
                         arrival time                           8.175    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.164ns (17.651%)  route 0.765ns (82.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     1.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     1.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     2.213    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X12Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDCE (Prop_fdce_C_Q)         0.164     2.377 r  SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/Q
                         net (fo=1, routed)           0.765     3.142    SPW_IF/RECVFRONT_INST/resrx_com[bufdata][0]
    SLICE_X14Y46         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.465     1.835    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.891 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     2.186    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.215 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     3.078    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X14Y46         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                         clock pessimism             -0.253     2.825    
                         clock uncertainty            0.079     2.904    
    SLICE_X14Y46         FDCE (Hold_fdce_C_D)         0.059     2.963    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]
  -------------------------------------------------------------------
                         required time                         -2.963    
                         arrival time                           3.142    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        0.985ns  (logic 0.209ns (21.211%)  route 0.776ns (78.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 8.078 - 5.000 ) 
    Source Clock Delay      (SCD):    2.213ns = ( 7.213 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     5.265 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     6.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     6.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     7.213    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDCE (Prop_fdce_C_Q)         0.164     7.377 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/Q
                         net (fo=2, routed)           0.776     8.153    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5]_1427[0]
    SLICE_X20Y48         LUT6 (Prop_lut6_I5_O)        0.045     8.198 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][0]_i_1/O
                         net (fo=1, routed)           0.000     8.198    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][0]_i_1_n_0
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     5.371 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.465     6.835    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     6.891 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     7.186    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.215 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     8.078    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C
                         clock pessimism             -0.269     7.809    
                         clock uncertainty            0.079     7.888    
    SLICE_X20Y48         FDCE (Hold_fdce_C_D)         0.120     8.008    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -8.008    
                         arrival time                           8.198    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        0.928ns  (logic 0.164ns (17.664%)  route 0.764ns (82.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 8.078 - 5.000 ) 
    Source Clock Delay      (SCD):    2.213ns = ( 7.213 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     5.265 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     6.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     6.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     7.213    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X12Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDCE (Prop_fdce_C_Q)         0.164     7.377 r  SPW_IF/RECVFRONT_INST/ff_r_di1_reg/Q
                         net (fo=1, routed)           0.764     8.141    SPW_IF/RECVFRONT_INST/ff_r_di1
    SLICE_X12Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     5.371 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.465     6.835    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     6.891 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     7.186    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.215 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     8.078    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X12Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
                         clock pessimism             -0.269     7.809    
                         clock uncertainty            0.079     7.888    
    SLICE_X12Y45         FDCE (Hold_fdce_C_D)         0.052     7.940    SPW_IF/RECVFRONT_INST/ff_r_di2r_reg
  -------------------------------------------------------------------
                         required time                         -7.940    
                         arrival time                           8.141    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        0.984ns  (logic 0.189ns (19.216%)  route 0.795ns (80.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 8.078 - 5.000 ) 
    Source Clock Delay      (SCD):    2.213ns = ( 7.213 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     5.265 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     6.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     6.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     7.213    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X15Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.141     7.354 r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/Q
                         net (fo=4, routed)           0.795     8.148    SPW_IF/RECVFRONT_INST/rxcnt_r_reg_n_0_[2]
    SLICE_X15Y45         LUT3 (Prop_lut3_I1_O)        0.048     8.196 r  SPW_IF/RECVFRONT_INST/rxcnt_r[3]_i_1/O
                         net (fo=1, routed)           0.000     8.196    SPW_IF/RECVFRONT_INST/plusOp[3]
    SLICE_X15Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     5.371 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.465     6.835    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     6.891 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     7.186    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.215 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     8.078    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X15Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/C
                         clock pessimism             -0.269     7.809    
                         clock uncertainty            0.079     7.888    
    SLICE_X15Y45         FDCE (Hold_fdce_C_D)         0.107     7.995    SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.995    
                         arrival time                           8.196    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.037ns  (logic 0.209ns (20.150%)  route 0.828ns (79.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.077ns = ( 8.077 - 5.000 ) 
    Source Clock Delay      (SCD):    2.213ns = ( 7.213 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     5.265 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     6.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     6.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     7.213    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X14Y46         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.164     7.377 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/Q
                         net (fo=8, routed)           0.828     8.205    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0[1]
    SLICE_X22Y49         LUT6 (Prop_lut6_I0_O)        0.045     8.250 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1/O
                         net (fo=1, routed)           0.000     8.250    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1_n_0
    SLICE_X22Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     5.371 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.465     6.835    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     6.891 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     7.186    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.215 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.862     8.077    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X22Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
                         clock pessimism             -0.233     7.844    
                         clock uncertainty            0.079     7.923    
    SLICE_X22Y49         FDCE (Hold_fdce_C_D)         0.121     8.044    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -8.044    
                         arrival time                           8.250    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.037ns  (logic 0.209ns (20.150%)  route 0.828ns (79.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.077ns = ( 8.077 - 5.000 ) 
    Source Clock Delay      (SCD):    2.213ns = ( 7.213 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     5.265 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     6.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     6.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     7.213    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X14Y46         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.164     7.377 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/Q
                         net (fo=8, routed)           0.828     8.205    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0[1]
    SLICE_X22Y49         LUT6 (Prop_lut6_I0_O)        0.045     8.250 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][1]_i_1/O
                         net (fo=1, routed)           0.000     8.250    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][1]_i_1_n_0
    SLICE_X22Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     5.371 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.465     6.835    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     6.891 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     7.186    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.215 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.862     8.077    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X22Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/C
                         clock pessimism             -0.233     7.844    
                         clock uncertainty            0.079     7.923    
    SLICE_X22Y49         FDCE (Hold_fdce_C_D)         0.120     8.043    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -8.043    
                         arrival time                           8.250    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.044ns  (logic 0.209ns (20.026%)  route 0.835ns (79.974%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 8.078 - 5.000 ) 
    Source Clock Delay      (SCD):    2.213ns = ( 7.213 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     5.265 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     6.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     6.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     7.213    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X14Y46         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.164     7.377 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/Q
                         net (fo=8, routed)           0.835     8.212    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0[0]
    SLICE_X20Y49         LUT6 (Prop_lut6_I0_O)        0.045     8.257 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][0]_i_1/O
                         net (fo=1, routed)           0.000     8.257    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][0]_i_1_n_0
    SLICE_X20Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     5.371 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.465     6.835    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     6.891 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     7.186    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.215 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     8.078    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/C
                         clock pessimism             -0.233     7.845    
                         clock uncertainty            0.079     7.924    
    SLICE_X20Y49         FDCE (Hold_fdce_C_D)         0.121     8.045    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -8.045    
                         arrival time                           8.257    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.044ns  (logic 0.209ns (20.026%)  route 0.835ns (79.974%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 8.078 - 5.000 ) 
    Source Clock Delay      (SCD):    2.213ns = ( 7.213 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     5.265 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     6.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     6.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     7.213    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X14Y46         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.164     7.377 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/Q
                         net (fo=8, routed)           0.835     8.212    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0[0]
    SLICE_X20Y49         LUT6 (Prop_lut6_I0_O)        0.045     8.257 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][0]_i_1/O
                         net (fo=1, routed)           0.000     8.257    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][0]_i_1_n_0
    SLICE_X20Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     5.371 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.465     6.835    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     6.891 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     7.186    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.215 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     8.078    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/C
                         clock pessimism             -0.233     7.845    
                         clock uncertainty            0.079     7.924    
    SLICE_X20Y49         FDCE (Hold_fdce_C_D)         0.120     8.044    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -8.044    
                         arrival time                           8.257    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        0.981ns  (logic 0.186ns (18.969%)  route 0.795ns (81.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 8.078 - 5.000 ) 
    Source Clock Delay      (SCD):    2.213ns = ( 7.213 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     5.265 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     6.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     6.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     7.213    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X15Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.141     7.354 r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/Q
                         net (fo=4, routed)           0.795     8.148    SPW_IF/RECVFRONT_INST/rxcnt_r_reg_n_0_[2]
    SLICE_X15Y45         LUT2 (Prop_lut2_I1_O)        0.045     8.193 r  SPW_IF/RECVFRONT_INST/rxcnt_r[2]_i_1/O
                         net (fo=1, routed)           0.000     8.193    SPW_IF/RECVFRONT_INST/plusOp[2]
    SLICE_X15Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     5.371 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.465     6.835    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     6.891 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     7.186    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.215 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     8.078    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X15Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
                         clock pessimism             -0.269     7.809    
                         clock uncertainty            0.079     7.888    
    SLICE_X15Y45         FDCE (Hold_fdce_C_D)         0.091     7.979    SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.979    
                         arrival time                           8.193    
  -------------------------------------------------------------------
                         slack                                  0.214    





---------------------------------------------------------------------------------------------------
From Clock:  SPW_main_clk
  To Clock:  SPW_TX_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.776ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.776ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_TX_clk rise@10.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.642ns (23.990%)  route 2.034ns (76.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 14.410 - 10.000 ) 
    Source Clock Delay      (SCD):    4.908ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.667     4.908    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     5.426 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][0]/Q
                         net (fo=2, routed)           2.034     7.461    SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/res_seq_reg[txdivreg][0]
    SLICE_X35Y49         LUT3 (Prop_lut3_I0_O)        0.124     7.585 r  SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/restx_seq[txclkdiv][0]_i_1/O
                         net (fo=1, routed)           0.000     7.585    SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE_n_0
    SLICE_X35Y49         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                     10.000    10.000 r  
    AA7                                               0.000    10.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    10.853 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.825    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.916 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.494    14.410    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X35Y49         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]/C
                         clock pessimism              0.000    14.410    
                         clock uncertainty           -0.079    14.331    
    SLICE_X35Y49         FDCE (Setup_fdce_C_D)        0.029    14.360    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]
  -------------------------------------------------------------------
                         required time                         14.360    
                         arrival time                          -7.585    
  -------------------------------------------------------------------
                         slack                                  6.776    

Slack (MET) :             6.800ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_TX_clk rise@10.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.642ns (24.191%)  route 2.012ns (75.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 14.409 - 10.000 ) 
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.666     4.907    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.518     5.425 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][2]/Q
                         net (fo=1, routed)           2.012     7.437    SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][2]
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.124     7.561 r  SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][2]_i_1/O
                         net (fo=1, routed)           0.000     7.561    SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][2]_i_1_n_0
    SLICE_X35Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                     10.000    10.000 r  
    AA7                                               0.000    10.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    10.853 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.825    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.916 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.493    14.409    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/C
                         clock pessimism              0.000    14.409    
                         clock uncertainty           -0.079    14.330    
    SLICE_X35Y45         FDCE (Setup_fdce_C_D)        0.031    14.361    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]
  -------------------------------------------------------------------
                         required time                         14.361    
                         arrival time                          -7.561    
  -------------------------------------------------------------------
                         slack                                  6.800    

Slack (MET) :             6.801ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][7]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][7]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_TX_clk rise@10.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.799ns (29.625%)  route 1.898ns (70.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 14.409 - 10.000 ) 
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.666     4.907    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.478     5.385 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][7]/Q
                         net (fo=1, routed)           1.898     7.284    SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][7]
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.321     7.605 r  SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][7]_i_1/O
                         net (fo=1, routed)           0.000     7.605    SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][7]_i_1_n_0
    SLICE_X35Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                     10.000    10.000 r  
    AA7                                               0.000    10.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    10.853 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.825    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.916 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.493    14.409    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][7]/C
                         clock pessimism              0.000    14.409    
                         clock uncertainty           -0.079    14.330    
    SLICE_X35Y45         FDCE (Setup_fdce_C_D)        0.075    14.405    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][7]
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                  6.801    

Slack (MET) :             6.803ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][6]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_TX_clk rise@10.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        2.652ns  (logic 0.642ns (24.211%)  route 2.010ns (75.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 14.409 - 10.000 ) 
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.666     4.907    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.518     5.425 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][6]/Q
                         net (fo=1, routed)           2.010     7.435    SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][6]
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.124     7.559 r  SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][6]_i_1/O
                         net (fo=1, routed)           0.000     7.559    SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][6]_i_1_n_0
    SLICE_X35Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                     10.000    10.000 r  
    AA7                                               0.000    10.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    10.853 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.825    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.916 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.493    14.409    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/C
                         clock pessimism              0.000    14.409    
                         clock uncertainty           -0.079    14.330    
    SLICE_X35Y45         FDCE (Setup_fdce_C_D)        0.032    14.362    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                  6.803    

Slack (MET) :             6.813ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_TX_clk rise@10.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 0.670ns (24.958%)  route 2.015ns (75.042%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 14.409 - 10.000 ) 
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.666     4.907    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X34Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDCE (Prop_fdce_C_Q)         0.518     5.425 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][1]/Q
                         net (fo=1, routed)           2.015     7.440    SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][1]
    SLICE_X35Y45         LUT3 (Prop_lut3_I0_O)        0.152     7.592 r  SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][1]_i_1/O
                         net (fo=1, routed)           0.000     7.592    SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][1]_i_1_n_0
    SLICE_X35Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                     10.000    10.000 r  
    AA7                                               0.000    10.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    10.853 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.825    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.916 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.493    14.409    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/C
                         clock pessimism              0.000    14.409    
                         clock uncertainty           -0.079    14.330    
    SLICE_X35Y45         FDCE (Setup_fdce_C_D)        0.075    14.405    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                          -7.592    
  -------------------------------------------------------------------
                         slack                                  6.813    

Slack (MET) :             6.832ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][4]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_TX_clk rise@10.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 0.773ns (29.489%)  route 1.848ns (70.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 14.409 - 10.000 ) 
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.666     4.907    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X34Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDCE (Prop_fdce_C_Q)         0.478     5.385 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][4]/Q
                         net (fo=1, routed)           1.848     7.234    SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][4]
    SLICE_X35Y45         LUT3 (Prop_lut3_I0_O)        0.295     7.529 r  SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][4]_i_1/O
                         net (fo=1, routed)           0.000     7.529    SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][4]_i_1_n_0
    SLICE_X35Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                     10.000    10.000 r  
    AA7                                               0.000    10.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    10.853 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.825    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.916 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.493    14.409    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/C
                         clock pessimism              0.000    14.409    
                         clock uncertainty           -0.079    14.330    
    SLICE_X35Y45         FDCE (Setup_fdce_C_D)        0.031    14.361    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]
  -------------------------------------------------------------------
                         required time                         14.361    
                         arrival time                          -7.529    
  -------------------------------------------------------------------
                         slack                                  6.832    

Slack (MET) :             6.880ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_TX_clk rise@10.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 0.642ns (24.967%)  route 1.929ns (75.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 14.409 - 10.000 ) 
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.666     4.907    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X34Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDCE (Prop_fdce_C_Q)         0.518     5.425 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][0]/Q
                         net (fo=1, routed)           1.929     7.355    SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][0]
    SLICE_X35Y45         LUT3 (Prop_lut3_I0_O)        0.124     7.479 r  SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][0]_i_1/O
                         net (fo=1, routed)           0.000     7.479    SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][0]_i_1_n_0
    SLICE_X35Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                     10.000    10.000 r  
    AA7                                               0.000    10.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    10.853 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.825    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.916 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.493    14.409    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
                         clock pessimism              0.000    14.409    
                         clock uncertainty           -0.079    14.330    
    SLICE_X35Y45         FDCE (Setup_fdce_C_D)        0.029    14.359    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]
  -------------------------------------------------------------------
                         required time                         14.359    
                         arrival time                          -7.479    
  -------------------------------------------------------------------
                         slack                                  6.880    

Slack (MET) :             6.889ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivnorm]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[txdivnorm]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_TX_clk rise@10.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.670ns (25.678%)  route 1.939ns (74.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 14.410 - 10.000 ) 
    Source Clock Delay      (SCD):    4.908ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.667     4.908    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivnorm]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     5.426 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivnorm]/Q
                         net (fo=2, routed)           1.939     7.366    SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/res_seq_reg[txdivnorm]__0
    SLICE_X35Y49         LUT3 (Prop_lut3_I0_O)        0.152     7.518 r  SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/restx_seq[txdivnorm]_i_1/O
                         net (fo=1, routed)           0.000     7.518    SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE_n_1
    SLICE_X35Y49         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txdivnorm]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                     10.000    10.000 r  
    AA7                                               0.000    10.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    10.853 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.825    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.916 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.494    14.410    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X35Y49         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txdivnorm]/C
                         clock pessimism              0.000    14.410    
                         clock uncertainty           -0.079    14.331    
    SLICE_X35Y49         FDCE (Setup_fdce_C_D)        0.075    14.406    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txdivnorm]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                          -7.518    
  -------------------------------------------------------------------
                         slack                                  6.889    

Slack (MET) :             6.944ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[txenreg]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_TX_clk rise@10.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.478ns (21.157%)  route 1.781ns (78.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 14.409 - 10.000 ) 
    Source Clock Delay      (SCD):    4.908ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.667     4.908    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[txenreg]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.478     5.386 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[txenreg]/Q
                         net (fo=2, routed)           1.781     7.168    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/res_seq_reg[txenreg]__0
    SLICE_X34Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                     10.000    10.000 r  
    AA7                                               0.000    10.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    10.853 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.825    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.916 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.493    14.409    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.409    
                         clock uncertainty           -0.079    14.330    
    SLICE_X34Y46         FDCE (Setup_fdce_C_D)       -0.219    14.111    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.111    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                  6.944    

Slack (MET) :             6.965ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][3]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_TX_clk rise@10.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.670ns (26.457%)  route 1.862ns (73.543%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 14.409 - 10.000 ) 
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.666     4.907    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.518     5.425 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][3]/Q
                         net (fo=1, routed)           1.862     7.288    SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][3]
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.152     7.440 r  SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][3]_i_1/O
                         net (fo=1, routed)           0.000     7.440    SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][3]_i_1_n_0
    SLICE_X35Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                     10.000    10.000 r  
    AA7                                               0.000    10.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    10.853 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.825    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.916 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.493    14.409    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/C
                         clock pessimism              0.000    14.409    
                         clock uncertainty           -0.079    14.330    
    SLICE_X35Y45         FDCE (Setup_fdce_C_D)        0.075    14.405    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                          -7.440    
  -------------------------------------------------------------------
                         slack                                  6.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fct]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fct]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.209ns (23.698%)  route 0.673ns (76.302%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.588     1.475    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X30Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fct]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDCE (Prop_fdce_C_Q)         0.164     1.639 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fct]/Q
                         net (fo=1, routed)           0.673     2.312    SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fct_n_0_]
    SLICE_X31Y45         LUT3 (Prop_lut3_I0_O)        0.045     2.357 r  SPW_IF/XMIT_FAST_INST/restx_seq[b_token][fct]_i_1/O
                         net (fo=1, routed)           0.000     2.357    SPW_IF/XMIT_FAST_INST/restx_seq[b_token][fct]_i_1_n_0
    SLICE_X31Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fct]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.856     2.008    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X31Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fct]/C
                         clock pessimism              0.000     2.008    
                         clock uncertainty            0.079     2.087    
    SLICE_X31Y45         FDCE (Hold_fdce_C_D)         0.091     2.178    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fct]
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][4]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.209ns (23.432%)  route 0.683ns (76.568%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.562     1.449    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][4]/Q
                         net (fo=1, routed)           0.683     2.296    SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][4]
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.045     2.341 r  SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][4]_i_1/O
                         net (fo=1, routed)           0.000     2.341    SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][4]_i_1_n_0
    SLICE_X35Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.828     1.980    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.079     2.059    
    SLICE_X35Y45         FDCE (Hold_fdce_C_D)         0.092     2.151    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.210ns (23.052%)  route 0.701ns (76.948%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.560     1.447    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][1]/Q
                         net (fo=1, routed)           0.701     2.312    SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][1]
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.046     2.358 r  SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][1]_i_1/O
                         net (fo=1, routed)           0.000     2.358    SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][1]_i_1_n_0
    SLICE_X35Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.828     1.980    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.079     2.059    
    SLICE_X35Y45         FDCE (Hold_fdce_C_D)         0.107     2.166    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][7]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][7]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.243ns (26.592%)  route 0.671ns (73.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.562     1.449    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X34Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDCE (Prop_fdce_C_Q)         0.148     1.597 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][7]/Q
                         net (fo=1, routed)           0.671     2.268    SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][7]
    SLICE_X35Y45         LUT3 (Prop_lut3_I0_O)        0.095     2.363 r  SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][7]_i_1/O
                         net (fo=1, routed)           0.000     2.363    SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][7]_i_1_n_0
    SLICE_X35Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.828     1.980    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][7]/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.079     2.059    
    SLICE_X35Y45         FDCE (Hold_fdce_C_D)         0.107     2.166    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][7]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][3]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.207ns (22.638%)  route 0.707ns (77.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.562     1.449    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][3]/Q
                         net (fo=1, routed)           0.707     2.320    SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][3]
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.043     2.363 r  SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][3]_i_1/O
                         net (fo=1, routed)           0.000     2.363    SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][3]_i_1_n_0
    SLICE_X35Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.828     1.980    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.079     2.059    
    SLICE_X35Y45         FDCE (Hold_fdce_C_D)         0.107     2.166    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fctpiggy]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fctpiggy]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.210ns (22.841%)  route 0.709ns (77.159%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.588     1.475    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X30Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fctpiggy]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDCE (Prop_fdce_C_Q)         0.164     1.639 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fctpiggy]/Q
                         net (fo=1, routed)           0.709     2.348    SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fctpiggy_n_0_]
    SLICE_X31Y45         LUT3 (Prop_lut3_I0_O)        0.046     2.394 r  SPW_IF/XMIT_FAST_INST/restx_seq[b_token][fctpiggy]_i_1/O
                         net (fo=1, routed)           0.000     2.394    SPW_IF/XMIT_FAST_INST/restx_seq[b_token][fctpiggy]_i_1_n_0
    SLICE_X31Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fctpiggy]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.856     2.008    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X31Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fctpiggy]/C
                         clock pessimism              0.000     2.008    
                         clock uncertainty            0.079     2.087    
    SLICE_X31Y45         FDCE (Hold_fdce_C_D)         0.107     2.194    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fctpiggy]
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][flag]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][flag]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.186ns (20.561%)  route 0.719ns (79.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.588     1.475    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X29Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][flag]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][flag]/Q
                         net (fo=1, routed)           0.719     2.335    SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][flag_n_0_]
    SLICE_X31Y45         LUT3 (Prop_lut3_I2_O)        0.045     2.380 r  SPW_IF/XMIT_FAST_INST/restx_seq[b_token][flag]_i_1/O
                         net (fo=1, routed)           0.000     2.380    SPW_IF/XMIT_FAST_INST/restx_seq[b_token][flag]_i_1_n_0
    SLICE_X31Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][flag]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.856     2.008    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X31Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][flag]/C
                         clock pessimism              0.000     2.008    
                         clock uncertainty            0.079     2.087    
    SLICE_X31Y45         FDCE (Hold_fdce_C_D)         0.092     2.179    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][flag]
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][6]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.246ns (27.120%)  route 0.661ns (72.880%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.562     1.449    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X34Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDCE (Prop_fdce_C_Q)         0.148     1.597 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][6]/Q
                         net (fo=1, routed)           0.661     2.258    SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][6]
    SLICE_X35Y45         LUT3 (Prop_lut3_I0_O)        0.098     2.356 r  SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][6]_i_1/O
                         net (fo=1, routed)           0.000     2.356    SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][6]_i_1_n_0
    SLICE_X35Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.828     1.980    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.079     2.059    
    SLICE_X35Y45         FDCE (Hold_fdce_C_D)         0.092     2.151    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][5]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.207ns (22.372%)  route 0.718ns (77.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.560     1.447    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][5]/Q
                         net (fo=1, routed)           0.718     2.329    SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][5]
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.043     2.372 r  SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][5]_i_1/O
                         net (fo=1, routed)           0.000     2.372    SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][5]_i_1_n_0
    SLICE_X35Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.828     1.980    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.079     2.059    
    SLICE_X35Y45         FDCE (Hold_fdce_C_D)         0.107     2.166    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.209ns (22.734%)  route 0.710ns (77.266%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.560     1.447    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][0]/Q
                         net (fo=1, routed)           0.710     2.321    SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][0]
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.045     2.366 r  SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][0]_i_1/O
                         net (fo=1, routed)           0.000     2.366    SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][0]_i_1_n_0
    SLICE_X35Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.828     1.980    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.079     2.059    
    SLICE_X35Y45         FDCE (Hold_fdce_C_D)         0.091     2.150    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.216    





---------------------------------------------------------------------------------------------------
From Clock:  SPW_Din
  To Clock:  SPW_main_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.329ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        2.469ns  (logic 0.648ns (26.249%)  route 1.821ns (73.751%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 14.476 - 10.000 ) 
    Source Clock Delay      (SCD):    6.166ns = ( 11.166 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     6.037 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     8.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.603 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.413 f  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753    11.166    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X16Y46         FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDCE (Prop_fdce_C_Q)         0.524    11.690 r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/Q
                         net (fo=5, routed)           1.821    13.511    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg_1[0]
    SLICE_X16Y45         LUT6 (Prop_lut6_I5_O)        0.124    13.635 r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_i_1/O
                         net (fo=1, routed)           0.000    13.635    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/BinToGray01_out
    SLICE_X16Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.577    14.476    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/SPW_main_clk_IBUF_BUFG
    SLICE_X16Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.476    
                         clock uncertainty           -0.079    14.397    
    SLICE_X16Y45         FDCE (Setup_fdce_C_D)        0.081    14.478    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.478    
                         arrival time                         -13.635    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        2.458ns  (logic 0.648ns (26.366%)  route 1.810ns (73.634%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 14.476 - 10.000 ) 
    Source Clock Delay      (SCD):    6.166ns = ( 11.166 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     6.037 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     8.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.603 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.413 f  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753    11.166    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X16Y46         FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDCE (Prop_fdce_C_Q)         0.524    11.690 r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/Q
                         net (fo=5, routed)           1.810    13.500    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg_1[0]
    SLICE_X16Y45         LUT4 (Prop_lut4_I1_O)        0.124    13.624 r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_i_1__1/O
                         net (fo=1, routed)           0.000    13.624    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_i_1__1_n_0
    SLICE_X16Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.577    14.476    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/SPW_main_clk_IBUF_BUFG
    SLICE_X16Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.476    
                         clock uncertainty           -0.079    14.397    
    SLICE_X16Y45         FDCE (Setup_fdce_C_D)        0.077    14.474    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.474    
                         arrival time                         -13.624    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.897ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        2.356ns  (logic 0.766ns (32.510%)  route 1.590ns (67.490%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 14.469 - 10.000 ) 
    Source Clock Delay      (SCD):    6.166ns = ( 11.166 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     6.037 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     8.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.603 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.413 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753    11.166    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDCE (Prop_fdce_C_Q)         0.518    11.684 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/Q
                         net (fo=2, routed)           0.893    12.577    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2]_1424[0]
    SLICE_X20Y49         LUT6 (Prop_lut6_I1_O)        0.124    12.701 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_2/O
                         net (fo=1, routed)           0.697    13.398    SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_2_n_0
    SLICE_X24Y49         LUT4 (Prop_lut4_I0_O)        0.124    13.522 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_1/O
                         net (fo=1, routed)           0.000    13.522    SPW_IF/RECVFRONT_INST/FIFOMEM_n_1
    SLICE_X24Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.570    14.469    SPW_IF/RECVFRONT_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X24Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/C
                         clock pessimism              0.000    14.469    
                         clock uncertainty           -0.079    14.390    
    SLICE_X24Y49         FDCE (Setup_fdce_C_D)        0.029    14.419    SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]
  -------------------------------------------------------------------
                         required time                         14.419    
                         arrival time                         -13.522    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        2.207ns  (logic 0.704ns (31.899%)  route 1.503ns (68.101%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 14.469 - 10.000 ) 
    Source Clock Delay      (SCD):    6.166ns = ( 11.166 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     6.037 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     8.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.603 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.413 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753    11.166    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDCE (Prop_fdce_C_Q)         0.456    11.622 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/Q
                         net (fo=2, routed)           0.846    12.468    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4]_1426[1]
    SLICE_X23Y49         LUT6 (Prop_lut6_I5_O)        0.124    12.592 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_3/O
                         net (fo=1, routed)           0.657    13.249    SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_3_n_0
    SLICE_X24Y49         LUT4 (Prop_lut4_I2_O)        0.124    13.373 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_1/O
                         net (fo=1, routed)           0.000    13.373    SPW_IF/RECVFRONT_INST/FIFOMEM_n_0
    SLICE_X24Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.570    14.469    SPW_IF/RECVFRONT_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X24Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/C
                         clock pessimism              0.000    14.469    
                         clock uncertainty           -0.079    14.390    
    SLICE_X24Y49         FDCE (Setup_fdce_C_D)        0.031    14.421    SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]
  -------------------------------------------------------------------
                         required time                         14.421    
                         arrival time                         -13.373    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.090ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        2.219ns  (logic 0.580ns (26.143%)  route 1.639ns (73.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 14.476 - 10.000 ) 
    Source Clock Delay      (SCD):    6.167ns = ( 11.167 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     6.037 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     8.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.603 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.413 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.754    11.167    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X15Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.456    11.623 r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/Q
                         net (fo=4, routed)           1.639    13.262    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/Q[0]
    SLICE_X16Y45         LUT6 (Prop_lut6_I2_O)        0.124    13.386 r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_i_1__0/O
                         net (fo=1, routed)           0.000    13.386    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/BinToGray03_out
    SLICE_X16Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.577    14.476    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/SPW_main_clk_IBUF_BUFG
    SLICE_X16Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.476    
                         clock uncertainty           -0.079    14.397    
    SLICE_X16Y45         FDCE (Setup_fdce_C_D)        0.079    14.476    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                         -13.386    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.244ns  (logic 0.419ns (33.684%)  route 0.825ns (66.316%))
  Logic Levels:           0  
  Clock Path Skew:        -1.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 14.476 - 10.000 ) 
    Source Clock Delay      (SCD):    6.166ns = ( 11.166 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     6.037 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     8.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.603 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.413 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753    11.166    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.419    11.585 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/Q
                         net (fo=1, routed)           0.825    12.410    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/Q[0]
    SLICE_X20Y47         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.577    14.476    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/SPW_main_clk_IBUF_BUFG
    SLICE_X20Y47         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.476    
                         clock uncertainty           -0.079    14.397    
    SLICE_X20Y47         FDCE (Setup_fdce_C_D)       -0.230    14.167    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.167    
                         arrival time                         -12.410    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             2.013ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        0.989ns  (logic 0.419ns (42.365%)  route 0.570ns (57.635%))
  Logic Levels:           0  
  Clock Path Skew:        -1.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 14.469 - 10.000 ) 
    Source Clock Delay      (SCD):    6.166ns = ( 11.166 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     6.037 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     8.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.603 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.413 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753    11.166    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDCE (Prop_fdce_C_Q)         0.419    11.585 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/Q
                         net (fo=1, routed)           0.570    12.155    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/Q[0]
    SLICE_X25Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.570    14.469    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/SPW_main_clk_IBUF_BUFG
    SLICE_X25Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.469    
                         clock uncertainty           -0.079    14.390    
    SLICE_X25Y49         FDCE (Setup_fdce_C_D)       -0.222    14.168    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                         -12.155    
  -------------------------------------------------------------------
                         slack                                  2.013    

Slack (MET) :             2.048ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.262ns  (logic 0.779ns (61.715%)  route 0.483ns (38.285%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 14.476 - 10.000 ) 
    Source Clock Delay      (SCD):    6.166ns = ( 11.166 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     6.037 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     8.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.603 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.413 f  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753    11.166    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X16Y46         FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDCE (Prop_fdce_C_Q)         0.484    11.650 r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/Q
                         net (fo=3, routed)           0.483    12.133    SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]
    SLICE_X16Y45         LUT4 (Prop_lut4_I0_O)        0.295    12.428 r  SPW_IF/RECVFRONT_INST/rxcnt_ddr/O
                         net (fo=1, routed)           0.000    12.428    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/p_0_in2_in
    SLICE_X16Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.577    14.476    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/SPW_main_clk_IBUF_BUFG
    SLICE_X16Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.476    
                         clock uncertainty           -0.079    14.397    
    SLICE_X16Y45         FDCE (Setup_fdce_C_D)        0.079    14.476    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                         -12.428    
  -------------------------------------------------------------------
                         slack                                  2.048    

Slack (MET) :             2.132ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.031ns  (logic 0.456ns (44.230%)  route 0.575ns (55.770%))
  Logic Levels:           0  
  Clock Path Skew:        -1.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 14.469 - 10.000 ) 
    Source Clock Delay      (SCD):    6.166ns = ( 11.166 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     6.037 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     8.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.603 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.413 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753    11.166    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDCE (Prop_fdce_C_Q)         0.456    11.622 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=19, routed)          0.575    12.197    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/resrx_seq_reg[headptr][0]
    SLICE_X25Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.570    14.469    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/SPW_main_clk_IBUF_BUFG
    SLICE_X25Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.469    
                         clock uncertainty           -0.079    14.390    
    SLICE_X25Y49         FDCE (Setup_fdce_C_D)       -0.061    14.329    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.329    
                         arrival time                         -12.197    
  -------------------------------------------------------------------
                         slack                                  2.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 SPW_Din
                            (clock source 'SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        5.735ns  (logic 1.003ns (17.483%)  route 4.732ns (82.517%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     0.903 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.732     5.635    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/SPW_Din_IBUF
    SLICE_X16Y45         LUT6 (Prop_lut6_I3_O)        0.100     5.735 r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_i_1/O
                         net (fo=1, routed)           0.000     5.735    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/BinToGray01_out
    SLICE_X16Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.753     4.994    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/SPW_main_clk_IBUF_BUFG
    SLICE_X16Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/C
                         clock pessimism              0.000     4.994    
                         clock uncertainty            0.079     5.074    
    SLICE_X16Y45         FDCE (Hold_fdce_C_D)         0.333     5.407    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -5.407    
                         arrival time                           5.735    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 SPW_Din
                            (clock source 'SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        5.742ns  (logic 1.003ns (17.462%)  route 4.739ns (82.538%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     0.903 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.739     5.642    SPW_IF/RECVFRONT_INST/SPW_Din_IBUF
    SLICE_X16Y45         LUT4 (Prop_lut4_I2_O)        0.100     5.742 r  SPW_IF/RECVFRONT_INST/rxcnt_ddr/O
                         net (fo=1, routed)           0.000     5.742    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/p_0_in2_in
    SLICE_X16Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.753     4.994    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/SPW_main_clk_IBUF_BUFG
    SLICE_X16Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg/C
                         clock pessimism              0.000     4.994    
                         clock uncertainty            0.079     5.074    
    SLICE_X16Y45         FDCE (Hold_fdce_C_D)         0.331     5.405    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -5.405    
                         arrival time                           5.742    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.227ns (55.858%)  route 0.179ns (44.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     1.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     1.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     2.213    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X15Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.128     2.341 r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/Q
                         net (fo=3, routed)           0.179     2.520    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/Q[1]
    SLICE_X16Y45         LUT6 (Prop_lut6_I0_O)        0.099     2.619 r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_i_1__0/O
                         net (fo=1, routed)           0.000     2.619    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/BinToGray03_out
    SLICE_X16Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.863     1.998    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/SPW_main_clk_IBUF_BUFG
    SLICE_X16Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.079     2.077    
    SLICE_X16Y45         FDCE (Hold_fdce_C_D)         0.121     2.198    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.619    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.375%)  route 0.243ns (56.625%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     1.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     1.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     2.213    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X15Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.141     2.354 f  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/Q
                         net (fo=5, routed)           0.243     2.597    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/Q[0]
    SLICE_X16Y45         LUT4 (Prop_lut4_I0_O)        0.045     2.642 r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_i_1__1/O
                         net (fo=1, routed)           0.000     2.642    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_i_1__1_n_0
    SLICE_X16Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.863     1.998    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/SPW_main_clk_IBUF_BUFG
    SLICE_X16Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.079     2.077    
    SLICE_X16Y45         FDCE (Hold_fdce_C_D)         0.120     2.197    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.392%)  route 0.269ns (65.608%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     1.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     1.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     2.213    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDCE (Prop_fdce_C_Q)         0.141     2.354 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=19, routed)          0.269     2.623    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/resrx_seq_reg[headptr][0]
    SLICE_X25Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.858     1.993    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/SPW_main_clk_IBUF_BUFG
    SLICE_X25Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg/C
                         clock pessimism              0.000     1.993    
                         clock uncertainty            0.079     2.072    
    SLICE_X25Y49         FDCE (Hold_fdce_C_D)         0.070     2.142    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.128ns (33.159%)  route 0.258ns (66.841%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     1.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     1.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     2.213    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDCE (Prop_fdce_C_Q)         0.128     2.341 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/Q
                         net (fo=1, routed)           0.258     2.599    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/Q[0]
    SLICE_X25Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.858     1.993    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/SPW_main_clk_IBUF_BUFG
    SLICE_X25Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg/C
                         clock pessimism              0.000     1.993    
                         clock uncertainty            0.079     2.072    
    SLICE_X25Y49         FDCE (Hold_fdce_C_D)         0.022     2.094    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.599    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.128ns (30.849%)  route 0.287ns (69.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     1.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     1.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     2.213    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.128     2.341 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/Q
                         net (fo=1, routed)           0.287     2.628    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/Q[0]
    SLICE_X20Y47         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.863     1.998    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/SPW_main_clk_IBUF_BUFG
    SLICE_X20Y47         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.079     2.077    
    SLICE_X20Y47         FDCE (Hold_fdce_C_D)         0.036     2.113    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.231ns (35.099%)  route 0.427ns (64.901%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     1.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     1.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     2.213    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDCE (Prop_fdce_C_Q)         0.141     2.354 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/Q
                         net (fo=2, routed)           0.124     2.478    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0]_1422[1]
    SLICE_X22Y49         LUT6 (Prop_lut6_I5_O)        0.045     2.523 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_2/O
                         net (fo=1, routed)           0.303     2.826    SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_2_n_0
    SLICE_X24Y49         LUT4 (Prop_lut4_I0_O)        0.045     2.871 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_1/O
                         net (fo=1, routed)           0.000     2.871    SPW_IF/RECVFRONT_INST/FIFOMEM_n_0
    SLICE_X24Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.858     1.993    SPW_IF/RECVFRONT_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X24Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/C
                         clock pessimism              0.000     1.993    
                         clock uncertainty            0.079     2.072    
    SLICE_X24Y49         FDCE (Hold_fdce_C_D)         0.092     2.164    SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.231ns (34.742%)  route 0.434ns (65.258%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     1.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     1.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     2.213    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDCE (Prop_fdce_C_Q)         0.141     2.354 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/Q
                         net (fo=2, routed)           0.136     2.490    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0]_1422[0]
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.045     2.535 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_2/O
                         net (fo=1, routed)           0.297     2.833    SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_2_n_0
    SLICE_X24Y49         LUT4 (Prop_lut4_I0_O)        0.045     2.878 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_1/O
                         net (fo=1, routed)           0.000     2.878    SPW_IF/RECVFRONT_INST/FIFOMEM_n_1
    SLICE_X24Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.858     1.993    SPW_IF/RECVFRONT_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X24Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/C
                         clock pessimism              0.000     1.993    
                         clock uncertainty            0.079     2.072    
    SLICE_X24Y49         FDCE (Hold_fdce_C_D)         0.091     2.163    SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.878    
  -------------------------------------------------------------------
                         slack                                  0.715    





---------------------------------------------------------------------------------------------------
From Clock:  SPW_Sin
  To Clock:  SPW_main_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        2.469ns  (logic 0.648ns (26.249%)  route 1.821ns (73.751%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 14.476 - 10.000 ) 
    Source Clock Delay      (SCD):    6.770ns = ( 11.770 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     5.953 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     9.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.207 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    10.017 f  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753    11.770    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X16Y46         FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDCE (Prop_fdce_C_Q)         0.524    12.294 r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/Q
                         net (fo=5, routed)           1.821    14.114    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg_1[0]
    SLICE_X16Y45         LUT6 (Prop_lut6_I5_O)        0.124    14.238 r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_i_1/O
                         net (fo=1, routed)           0.000    14.238    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/BinToGray01_out
    SLICE_X16Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.577    14.476    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/SPW_main_clk_IBUF_BUFG
    SLICE_X16Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.476    
                         clock uncertainty           -0.079    14.397    
    SLICE_X16Y45         FDCE (Setup_fdce_C_D)        0.081    14.478    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.478    
                         arrival time                         -14.238    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        2.458ns  (logic 0.648ns (26.366%)  route 1.810ns (73.634%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 14.476 - 10.000 ) 
    Source Clock Delay      (SCD):    6.770ns = ( 11.770 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     5.953 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     9.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.207 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    10.017 f  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753    11.770    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X16Y46         FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDCE (Prop_fdce_C_Q)         0.524    12.294 r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/Q
                         net (fo=5, routed)           1.810    14.103    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg_1[0]
    SLICE_X16Y45         LUT4 (Prop_lut4_I1_O)        0.124    14.227 r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_i_1__1/O
                         net (fo=1, routed)           0.000    14.227    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_i_1__1_n_0
    SLICE_X16Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.577    14.476    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/SPW_main_clk_IBUF_BUFG
    SLICE_X16Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.476    
                         clock uncertainty           -0.079    14.397    
    SLICE_X16Y45         FDCE (Setup_fdce_C_D)        0.077    14.474    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.474    
                         arrival time                         -14.227    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        2.356ns  (logic 0.766ns (32.510%)  route 1.590ns (67.490%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 14.469 - 10.000 ) 
    Source Clock Delay      (SCD):    6.770ns = ( 11.770 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     5.953 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     9.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    10.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753    11.770    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDCE (Prop_fdce_C_Q)         0.518    12.288 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/Q
                         net (fo=2, routed)           0.893    13.180    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2]_1424[0]
    SLICE_X20Y49         LUT6 (Prop_lut6_I1_O)        0.124    13.304 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_2/O
                         net (fo=1, routed)           0.697    14.002    SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_2_n_0
    SLICE_X24Y49         LUT4 (Prop_lut4_I0_O)        0.124    14.126 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_1/O
                         net (fo=1, routed)           0.000    14.126    SPW_IF/RECVFRONT_INST/FIFOMEM_n_1
    SLICE_X24Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.570    14.469    SPW_IF/RECVFRONT_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X24Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/C
                         clock pessimism              0.000    14.469    
                         clock uncertainty           -0.079    14.390    
    SLICE_X24Y49         FDCE (Setup_fdce_C_D)        0.029    14.419    SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]
  -------------------------------------------------------------------
                         required time                         14.419    
                         arrival time                         -14.126    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.445ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        2.207ns  (logic 0.704ns (31.899%)  route 1.503ns (68.101%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 14.469 - 10.000 ) 
    Source Clock Delay      (SCD):    6.770ns = ( 11.770 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     5.953 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     9.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    10.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753    11.770    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDCE (Prop_fdce_C_Q)         0.456    12.226 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/Q
                         net (fo=2, routed)           0.846    13.071    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4]_1426[1]
    SLICE_X23Y49         LUT6 (Prop_lut6_I5_O)        0.124    13.195 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_3/O
                         net (fo=1, routed)           0.657    13.853    SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_3_n_0
    SLICE_X24Y49         LUT4 (Prop_lut4_I2_O)        0.124    13.977 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_1/O
                         net (fo=1, routed)           0.000    13.977    SPW_IF/RECVFRONT_INST/FIFOMEM_n_0
    SLICE_X24Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.570    14.469    SPW_IF/RECVFRONT_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X24Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/C
                         clock pessimism              0.000    14.469    
                         clock uncertainty           -0.079    14.390    
    SLICE_X24Y49         FDCE (Setup_fdce_C_D)        0.031    14.421    SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]
  -------------------------------------------------------------------
                         required time                         14.421    
                         arrival time                         -13.977    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        2.219ns  (logic 0.580ns (26.143%)  route 1.639ns (73.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 14.476 - 10.000 ) 
    Source Clock Delay      (SCD):    6.771ns = ( 11.771 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     5.953 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     9.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    10.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.754    11.771    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X15Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.456    12.227 r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/Q
                         net (fo=4, routed)           1.639    13.865    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/Q[0]
    SLICE_X16Y45         LUT6 (Prop_lut6_I2_O)        0.124    13.989 r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_i_1__0/O
                         net (fo=1, routed)           0.000    13.989    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/BinToGray03_out
    SLICE_X16Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.577    14.476    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/SPW_main_clk_IBUF_BUFG
    SLICE_X16Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.476    
                         clock uncertainty           -0.079    14.397    
    SLICE_X16Y45         FDCE (Setup_fdce_C_D)        0.079    14.476    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                         -13.989    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             1.154ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.244ns  (logic 0.419ns (33.684%)  route 0.825ns (66.316%))
  Logic Levels:           0  
  Clock Path Skew:        -2.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 14.476 - 10.000 ) 
    Source Clock Delay      (SCD):    6.770ns = ( 11.770 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     5.953 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     9.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    10.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753    11.770    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.419    12.189 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/Q
                         net (fo=1, routed)           0.825    13.014    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/Q[0]
    SLICE_X20Y47         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.577    14.476    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/SPW_main_clk_IBUF_BUFG
    SLICE_X20Y47         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.476    
                         clock uncertainty           -0.079    14.397    
    SLICE_X20Y47         FDCE (Setup_fdce_C_D)       -0.230    14.167    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.167    
                         arrival time                         -13.014    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.410ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        0.989ns  (logic 0.419ns (42.365%)  route 0.570ns (57.635%))
  Logic Levels:           0  
  Clock Path Skew:        -2.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 14.469 - 10.000 ) 
    Source Clock Delay      (SCD):    6.770ns = ( 11.770 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     5.953 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     9.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    10.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753    11.770    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDCE (Prop_fdce_C_Q)         0.419    12.189 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/Q
                         net (fo=1, routed)           0.570    12.759    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/Q[0]
    SLICE_X25Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.570    14.469    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/SPW_main_clk_IBUF_BUFG
    SLICE_X25Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.469    
                         clock uncertainty           -0.079    14.390    
    SLICE_X25Y49         FDCE (Setup_fdce_C_D)       -0.222    14.168    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                         -12.759    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.444ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.262ns  (logic 0.779ns (61.715%)  route 0.483ns (38.285%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 14.476 - 10.000 ) 
    Source Clock Delay      (SCD):    6.770ns = ( 11.770 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     5.953 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     9.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.207 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    10.017 f  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753    11.770    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X16Y46         FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDCE (Prop_fdce_C_Q)         0.484    12.254 r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/Q
                         net (fo=3, routed)           0.483    12.737    SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]
    SLICE_X16Y45         LUT4 (Prop_lut4_I0_O)        0.295    13.032 r  SPW_IF/RECVFRONT_INST/rxcnt_ddr/O
                         net (fo=1, routed)           0.000    13.032    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/p_0_in2_in
    SLICE_X16Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.577    14.476    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/SPW_main_clk_IBUF_BUFG
    SLICE_X16Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.476    
                         clock uncertainty           -0.079    14.397    
    SLICE_X16Y45         FDCE (Setup_fdce_C_D)        0.079    14.476    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                         -13.032    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.529ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.031ns  (logic 0.456ns (44.230%)  route 0.575ns (55.770%))
  Logic Levels:           0  
  Clock Path Skew:        -2.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 14.469 - 10.000 ) 
    Source Clock Delay      (SCD):    6.770ns = ( 11.770 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     5.953 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     9.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    10.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.753    11.770    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDCE (Prop_fdce_C_Q)         0.456    12.226 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=19, routed)          0.575    12.801    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/resrx_seq_reg[headptr][0]
    SLICE_X25Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.570    14.469    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/SPW_main_clk_IBUF_BUFG
    SLICE_X25Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.469    
                         clock uncertainty           -0.079    14.390    
    SLICE_X25Y49         FDCE (Setup_fdce_C_D)       -0.061    14.329    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.329    
                         arrival time                         -12.801    
  -------------------------------------------------------------------
                         slack                                  1.529    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 SPW_Sin
                            (clock source 'SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        5.497ns  (logic 0.920ns (16.730%)  route 4.577ns (83.270%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     0.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.577     5.397    SPW_IF/RECVFRONT_INST/SPW_Sin_IBUF
    SLICE_X16Y45         LUT4 (Prop_lut4_I1_O)        0.100     5.497 r  SPW_IF/RECVFRONT_INST/rxcnt_ddr/O
                         net (fo=1, routed)           0.000     5.497    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/p_0_in2_in
    SLICE_X16Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.753     4.994    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/SPW_main_clk_IBUF_BUFG
    SLICE_X16Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg/C
                         clock pessimism              0.000     4.994    
                         clock uncertainty            0.079     5.074    
    SLICE_X16Y45         FDCE (Hold_fdce_C_D)         0.331     5.405    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -5.405    
                         arrival time                           5.497    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 SPW_Sin
                            (clock source 'SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 0.920ns (16.103%)  route 4.791ns (83.897%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     0.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.791     5.611    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/SPW_Sin_IBUF
    SLICE_X16Y45         LUT6 (Prop_lut6_I4_O)        0.100     5.711 r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_i_1/O
                         net (fo=1, routed)           0.000     5.711    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/BinToGray01_out
    SLICE_X16Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.753     4.994    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/SPW_main_clk_IBUF_BUFG
    SLICE_X16Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/C
                         clock pessimism              0.000     4.994    
                         clock uncertainty            0.079     5.074    
    SLICE_X16Y45         FDCE (Hold_fdce_C_D)         0.333     5.407    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -5.407    
                         arrival time                           5.711    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 SPW_Sin
                            (clock source 'SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        5.719ns  (logic 0.920ns (16.081%)  route 4.799ns (83.919%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     0.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.799     5.619    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/SPW_Sin_IBUF
    SLICE_X16Y45         LUT4 (Prop_lut4_I3_O)        0.100     5.719 r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_i_1__1/O
                         net (fo=1, routed)           0.000     5.719    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_i_1__1_n_0
    SLICE_X16Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.753     4.994    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/SPW_main_clk_IBUF_BUFG
    SLICE_X16Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg/C
                         clock pessimism              0.000     4.994    
                         clock uncertainty            0.079     5.074    
    SLICE_X16Y45         FDCE (Hold_fdce_C_D)         0.330     5.404    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -5.404    
                         arrival time                           5.719    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 SPW_Sin
                            (clock source 'SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 0.227ns (8.805%)  route 2.351ns (91.195%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.351     2.533    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/SPW_Sin_IBUF
    SLICE_X16Y45         LUT6 (Prop_lut6_I4_O)        0.045     2.578 r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_i_1__0/O
                         net (fo=1, routed)           0.000     2.578    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/BinToGray03_out
    SLICE_X16Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.863     1.998    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/SPW_main_clk_IBUF_BUFG
    SLICE_X16Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.079     2.077    
    SLICE_X16Y45         FDCE (Hold_fdce_C_D)         0.121     2.198    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.578    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.392%)  route 0.269ns (65.608%))
  Logic Levels:           0  
  Clock Path Skew:        -0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     1.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     1.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     2.359    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDCE (Prop_fdce_C_Q)         0.141     2.500 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=19, routed)          0.269     2.769    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/resrx_seq_reg[headptr][0]
    SLICE_X25Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.858     1.993    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/SPW_main_clk_IBUF_BUFG
    SLICE_X25Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg/C
                         clock pessimism              0.000     1.993    
                         clock uncertainty            0.079     2.072    
    SLICE_X25Y49         FDCE (Hold_fdce_C_D)         0.070     2.142    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.769    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.128ns (33.159%)  route 0.258ns (66.841%))
  Logic Levels:           0  
  Clock Path Skew:        -0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     1.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     1.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     2.359    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDCE (Prop_fdce_C_Q)         0.128     2.487 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/Q
                         net (fo=1, routed)           0.258     2.745    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/Q[0]
    SLICE_X25Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.858     1.993    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/SPW_main_clk_IBUF_BUFG
    SLICE_X25Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg/C
                         clock pessimism              0.000     1.993    
                         clock uncertainty            0.079     2.072    
    SLICE_X25Y49         FDCE (Hold_fdce_C_D)         0.022     2.094    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.745    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.128ns (30.849%)  route 0.287ns (69.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     1.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     1.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     2.359    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.128     2.487 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/Q
                         net (fo=1, routed)           0.287     2.774    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/Q[0]
    SLICE_X20Y47         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.863     1.998    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/SPW_main_clk_IBUF_BUFG
    SLICE_X20Y47         FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.079     2.077    
    SLICE_X20Y47         FDCE (Hold_fdce_C_D)         0.036     2.113    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.774    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.231ns (35.099%)  route 0.427ns (64.901%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     1.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     1.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     2.359    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDCE (Prop_fdce_C_Q)         0.141     2.500 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/Q
                         net (fo=2, routed)           0.124     2.624    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0]_1422[1]
    SLICE_X22Y49         LUT6 (Prop_lut6_I5_O)        0.045     2.669 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_2/O
                         net (fo=1, routed)           0.303     2.972    SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_2_n_0
    SLICE_X24Y49         LUT4 (Prop_lut4_I0_O)        0.045     3.017 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_1/O
                         net (fo=1, routed)           0.000     3.017    SPW_IF/RECVFRONT_INST/FIFOMEM_n_0
    SLICE_X24Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.858     1.993    SPW_IF/RECVFRONT_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X24Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/C
                         clock pessimism              0.000     1.993    
                         clock uncertainty            0.079     2.072    
    SLICE_X24Y49         FDCE (Hold_fdce_C_D)         0.092     2.164    SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           3.017    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.231ns (34.742%)  route 0.434ns (65.258%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     1.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     1.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.594     2.359    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDCE (Prop_fdce_C_Q)         0.141     2.500 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/Q
                         net (fo=2, routed)           0.136     2.637    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0]_1422[0]
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.045     2.682 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_2/O
                         net (fo=1, routed)           0.297     2.979    SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_2_n_0
    SLICE_X24Y49         LUT4 (Prop_lut4_I0_O)        0.045     3.024 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_1/O
                         net (fo=1, routed)           0.000     3.024    SPW_IF/RECVFRONT_INST/FIFOMEM_n_1
    SLICE_X24Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.858     1.993    SPW_IF/RECVFRONT_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X24Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/C
                         clock pessimism              0.000     1.993    
                         clock uncertainty            0.079     2.072    
    SLICE_X24Y49         FDCE (Hold_fdce_C_D)         0.091     2.163    SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           3.024    
  -------------------------------------------------------------------
                         slack                                  0.861    





---------------------------------------------------------------------------------------------------
From Clock:  SPW_TX_clk
  To Clock:  SPW_main_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.298ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.979ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_main_clk rise@10.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.518ns (21.662%)  route 1.873ns (78.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 14.467 - 10.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.666     4.925    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X32Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.518     5.443 r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/Q
                         net (fo=3, routed)           1.873     7.316    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/syncdff_ff1_reg_0
    SLICE_X29Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.568    14.467    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/SPW_main_clk_IBUF_BUFG
    SLICE_X29Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.467    
                         clock uncertainty           -0.079    14.388    
    SLICE_X29Y46         FDCE (Setup_fdce_C_D)       -0.093    14.295    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.295    
                         arrival time                          -7.316    
  -------------------------------------------------------------------
                         slack                                  6.979    

Slack (MET) :             7.022ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_main_clk rise@10.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 0.518ns (22.080%)  route 1.828ns (77.920%))
  Logic Levels:           0  
  Clock Path Skew:        -0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 14.467 - 10.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.666     4.925    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X32Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.518     5.443 r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/Q
                         net (fo=3, routed)           1.828     7.271    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff1_reg_0
    SLICE_X29Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.568    14.467    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/SPW_main_clk_IBUF_BUFG
    SLICE_X29Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.467    
                         clock uncertainty           -0.079    14.388    
    SLICE_X29Y46         FDCE (Setup_fdce_C_D)       -0.095    14.293    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.293    
                         arrival time                          -7.271    
  -------------------------------------------------------------------
                         slack                                  7.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.164ns (17.299%)  route 0.784ns (82.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.562     1.466    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X32Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/Q
                         net (fo=3, routed)           0.784     2.414    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff1_reg_0
    SLICE_X29Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.856     1.991    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/SPW_main_clk_IBUF_BUFG
    SLICE_X29Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff1_reg/C
                         clock pessimism              0.000     1.991    
                         clock uncertainty            0.079     2.070    
    SLICE_X29Y46         FDCE (Hold_fdce_C_D)         0.046     2.116    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.164ns (16.763%)  route 0.814ns (83.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.562     1.466    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X32Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/Q
                         net (fo=3, routed)           0.814     2.444    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/syncdff_ff1_reg_0
    SLICE_X29Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.856     1.991    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/SPW_main_clk_IBUF_BUFG
    SLICE_X29Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/syncdff_ff1_reg/C
                         clock pessimism              0.000     1.991    
                         clock uncertainty            0.079     2.070    
    SLICE_X29Y46         FDCE (Hold_fdce_C_D)         0.047     2.117    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.327    





---------------------------------------------------------------------------------------------------
From Clock:  axi_streamin_aclk
  To Clock:  SPW_main_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.443ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.728ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[1]_rep__0/CE
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 0.456ns (12.003%)  route 3.343ns (87.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 9.446 - 5.000 ) 
    Source Clock Delay      (SCD):    4.924ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.644     4.924    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.456     5.380 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/Q
                         net (fo=147, routed)         3.343     8.722    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg_n_0
    SLICE_X79Y29         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[1]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     5.836 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.899 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.547     9.446    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X79Y29         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[1]_rep__0/C  (IS_INVERTED)
                         clock pessimism              0.000     9.446    
                         clock uncertainty           -0.079     9.367    
    SLICE_X79Y29         FDRE (Setup_fdre_C_CE)      -0.202     9.165    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                          9.165    
                         arrival time                          -8.722    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[0]_rep/CE
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 0.456ns (12.083%)  route 3.318ns (87.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 9.443 - 5.000 ) 
    Source Clock Delay      (SCD):    4.924ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.644     4.924    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.456     5.380 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/Q
                         net (fo=147, routed)         3.318     8.697    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg_n_0
    SLICE_X76Y27         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     5.836 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.899 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.544     9.443    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X76Y27         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[0]_rep/C  (IS_INVERTED)
                         clock pessimism              0.000     9.443    
                         clock uncertainty           -0.079     9.364    
    SLICE_X76Y27         FDRE (Setup_fdre_C_CE)      -0.202     9.162    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[0]_rep
  -------------------------------------------------------------------
                         required time                          9.162    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[0]_rep__0/CE
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 0.456ns (12.083%)  route 3.318ns (87.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 9.443 - 5.000 ) 
    Source Clock Delay      (SCD):    4.924ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.644     4.924    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.456     5.380 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/Q
                         net (fo=147, routed)         3.318     8.697    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg_n_0
    SLICE_X77Y27         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     5.836 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.899 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.544     9.443    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X77Y27         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[0]_rep__0/C  (IS_INVERTED)
                         clock pessimism              0.000     9.443    
                         clock uncertainty           -0.079     9.364    
    SLICE_X77Y27         FDRE (Setup_fdre_C_CE)      -0.202     9.162    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                          9.162    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[4]_rep/CE
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 0.456ns (12.083%)  route 3.318ns (87.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 9.443 - 5.000 ) 
    Source Clock Delay      (SCD):    4.924ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.644     4.924    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.456     5.380 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/Q
                         net (fo=147, routed)         3.318     8.697    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg_n_0
    SLICE_X77Y27         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[4]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     5.836 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.899 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.544     9.443    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X77Y27         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[4]_rep/C  (IS_INVERTED)
                         clock pessimism              0.000     9.443    
                         clock uncertainty           -0.079     9.364    
    SLICE_X77Y27         FDRE (Setup_fdre_C_CE)      -0.202     9.162    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[4]_rep
  -------------------------------------------------------------------
                         required time                          9.162    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[6]_rep/CE
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 0.456ns (12.083%)  route 3.318ns (87.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 9.443 - 5.000 ) 
    Source Clock Delay      (SCD):    4.924ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.644     4.924    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.456     5.380 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/Q
                         net (fo=147, routed)         3.318     8.697    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg_n_0
    SLICE_X77Y27         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[6]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     5.836 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.899 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.544     9.443    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X77Y27         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[6]_rep/C  (IS_INVERTED)
                         clock pessimism              0.000     9.443    
                         clock uncertainty           -0.079     9.364    
    SLICE_X77Y27         FDRE (Setup_fdre_C_CE)      -0.202     9.162    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[6]_rep
  -------------------------------------------------------------------
                         required time                          9.162    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[6]_rep__0/CE
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 0.456ns (12.083%)  route 3.318ns (87.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 9.443 - 5.000 ) 
    Source Clock Delay      (SCD):    4.924ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.644     4.924    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.456     5.380 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/Q
                         net (fo=147, routed)         3.318     8.697    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg_n_0
    SLICE_X77Y27         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[6]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     5.836 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.899 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.544     9.443    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X77Y27         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[6]_rep__0/C  (IS_INVERTED)
                         clock pessimism              0.000     9.443    
                         clock uncertainty           -0.079     9.364    
    SLICE_X77Y27         FDRE (Setup_fdre_C_CE)      -0.202     9.162    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[6]_rep__0
  -------------------------------------------------------------------
                         required time                          9.162    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.484ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[4]_rep__2/D
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        3.916ns  (logic 0.456ns (11.644%)  route 3.460ns (88.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 9.447 - 5.000 ) 
    Source Clock Delay      (SCD):    4.924ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.644     4.924    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y24         FDSE (Prop_fdse_C_Q)         0.456     5.380 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/Q
                         net (fo=16, routed)          3.460     8.840    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[4]
    SLICE_X80Y20         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[4]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     5.836 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.899 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.548     9.447    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X80Y20         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[4]_rep__2/C  (IS_INVERTED)
                         clock pessimism              0.000     9.447    
                         clock uncertainty           -0.079     9.368    
    SLICE_X80Y20         FDRE (Setup_fdre_C_D)       -0.044     9.324    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[4]_rep__2
  -------------------------------------------------------------------
                         required time                          9.324    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[5]_rep__2/D
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.419ns (11.309%)  route 3.286ns (88.691%))
  Logic Levels:           0  
  Clock Path Skew:        -0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 9.447 - 5.000 ) 
    Source Clock Delay      (SCD):    4.924ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.644     4.924    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y24         FDSE (Prop_fdse_C_Q)         0.419     5.343 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/Q
                         net (fo=16, routed)          3.286     8.629    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[5]
    SLICE_X80Y20         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[5]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     5.836 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.899 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.548     9.447    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X80Y20         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[5]_rep__2/C  (IS_INVERTED)
                         clock pessimism              0.000     9.447    
                         clock uncertainty           -0.079     9.368    
    SLICE_X80Y20         FDRE (Setup_fdre_C_D)       -0.231     9.137    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[5]_rep__2
  -------------------------------------------------------------------
                         required time                          9.137    
                         arrival time                          -8.629    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[7]_rep__0/D
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 0.456ns (11.814%)  route 3.404ns (88.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 9.441 - 5.000 ) 
    Source Clock Delay      (SCD):    4.928ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.648     4.928    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X41Y27         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.456     5.384 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/Q
                         net (fo=17, routed)          3.404     8.787    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]
    SLICE_X80Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[7]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     5.836 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.899 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.542     9.441    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X80Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[7]_rep__0/C  (IS_INVERTED)
                         clock pessimism              0.000     9.441    
                         clock uncertainty           -0.079     9.362    
    SLICE_X80Y25         FDRE (Setup_fdre_C_D)       -0.059     9.303    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[7]_rep__0
  -------------------------------------------------------------------
                         required time                          9.303    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[7]_rep__2/D
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 0.456ns (11.790%)  route 3.412ns (88.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 9.447 - 5.000 ) 
    Source Clock Delay      (SCD):    4.928ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.648     4.928    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X41Y27         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.456     5.384 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/Q
                         net (fo=17, routed)          3.412     8.795    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]
    SLICE_X80Y20         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[7]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     5.836 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.899 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.548     9.447    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X80Y20         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[7]_rep__2/C  (IS_INVERTED)
                         clock pessimism              0.000     9.447    
                         clock uncertainty           -0.079     9.368    
    SLICE_X80Y20         FDRE (Setup_fdre_C_D)       -0.040     9.328    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[7]_rep__2
  -------------------------------------------------------------------
                         required time                          9.328    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  0.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.728ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[3]_rep__7/D
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@10.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.773%)  route 0.178ns (58.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 6.947 - 5.000 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 11.471 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236    10.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.546    11.471    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y24         FDSE (Prop_fdse_C_Q)         0.128    11.599 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/Q
                         net (fo=16, routed)          0.178    11.777    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[3]
    SLICE_X49Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[3]_rep__7/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     5.387 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     6.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.135 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.812     6.947    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X49Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[3]_rep__7/C  (IS_INVERTED)
                         clock pessimism              0.000     6.947    
                         clock uncertainty            0.079     7.026    
    SLICE_X49Y26         FDRE (Hold_fdre_C_D)         0.023     7.049    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[3]_rep__7
  -------------------------------------------------------------------
                         required time                         -7.049    
                         arrival time                          11.777    
  -------------------------------------------------------------------
                         slack                                  4.728    

Slack (MET) :             4.737ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[0]_rep__8/D
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@10.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.412%)  route 0.226ns (61.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns = ( 6.949 - 5.000 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 11.475 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236    10.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.550    11.475    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X41Y27         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.141    11.616 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/Q
                         net (fo=17, routed)          0.226    11.842    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[0]
    SLICE_X37Y27         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[0]_rep__8/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     5.387 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     6.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.135 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.814     6.949    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X37Y27         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[0]_rep__8/C  (IS_INVERTED)
                         clock pessimism              0.000     6.949    
                         clock uncertainty            0.079     7.028    
    SLICE_X37Y27         FDRE (Hold_fdre_C_D)         0.077     7.105    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[0]_rep__8
  -------------------------------------------------------------------
                         required time                         -7.105    
                         arrival time                          11.842    
  -------------------------------------------------------------------
                         slack                                  4.737    

Slack (MET) :             4.741ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[7]_rep__7/D
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@10.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.067%)  route 0.229ns (61.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 6.947 - 5.000 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 11.475 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236    10.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.550    11.475    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X41Y27         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.141    11.616 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/Q
                         net (fo=17, routed)          0.229    11.845    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]
    SLICE_X49Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[7]_rep__7/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     5.387 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     6.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.135 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.812     6.947    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X49Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[7]_rep__7/C  (IS_INVERTED)
                         clock pessimism              0.000     6.947    
                         clock uncertainty            0.079     7.026    
    SLICE_X49Y26         FDRE (Hold_fdre_C_D)         0.078     7.104    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[7]_rep__7
  -------------------------------------------------------------------
                         required time                         -7.104    
                         arrival time                          11.845    
  -------------------------------------------------------------------
                         slack                                  4.741    

Slack (MET) :             4.764ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[0]_rep__7/D
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@10.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.245%)  route 0.228ns (61.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 6.947 - 5.000 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 11.475 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236    10.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.550    11.475    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X41Y27         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.141    11.616 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/Q
                         net (fo=17, routed)          0.228    11.843    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[0]
    SLICE_X49Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[0]_rep__7/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     5.387 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     6.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.135 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.812     6.947    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X49Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[0]_rep__7/C  (IS_INVERTED)
                         clock pessimism              0.000     6.947    
                         clock uncertainty            0.079     7.026    
    SLICE_X49Y26         FDRE (Hold_fdre_C_D)         0.053     7.079    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[0]_rep__7
  -------------------------------------------------------------------
                         required time                         -7.079    
                         arrival time                          11.843    
  -------------------------------------------------------------------
                         slack                                  4.764    

Slack (MET) :             4.767ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[0]_rep__7/CE
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@10.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.508%)  route 0.150ns (51.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 6.947 - 5.000 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 11.471 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236    10.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.546    11.471    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.141    11.612 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/Q
                         net (fo=147, routed)         0.150    11.761    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg_n_0
    SLICE_X49Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[0]_rep__7/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     5.387 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     6.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.135 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.812     6.947    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X49Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[0]_rep__7/C  (IS_INVERTED)
                         clock pessimism              0.000     6.947    
                         clock uncertainty            0.079     7.026    
    SLICE_X49Y26         FDRE (Hold_fdre_C_CE)       -0.032     6.994    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[0]_rep__7
  -------------------------------------------------------------------
                         required time                         -6.994    
                         arrival time                          11.761    
  -------------------------------------------------------------------
                         slack                                  4.767    

Slack (MET) :             4.767ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[1]_rep__7/CE
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@10.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.508%)  route 0.150ns (51.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 6.947 - 5.000 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 11.471 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236    10.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.546    11.471    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.141    11.612 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/Q
                         net (fo=147, routed)         0.150    11.761    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg_n_0
    SLICE_X49Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[1]_rep__7/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     5.387 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     6.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.135 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.812     6.947    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X49Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[1]_rep__7/C  (IS_INVERTED)
                         clock pessimism              0.000     6.947    
                         clock uncertainty            0.079     7.026    
    SLICE_X49Y26         FDRE (Hold_fdre_C_CE)       -0.032     6.994    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[1]_rep__7
  -------------------------------------------------------------------
                         required time                         -6.994    
                         arrival time                          11.761    
  -------------------------------------------------------------------
                         slack                                  4.767    

Slack (MET) :             4.767ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[3]_rep__7/CE
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@10.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.508%)  route 0.150ns (51.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 6.947 - 5.000 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 11.471 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236    10.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.546    11.471    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.141    11.612 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/Q
                         net (fo=147, routed)         0.150    11.761    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg_n_0
    SLICE_X49Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[3]_rep__7/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     5.387 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     6.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.135 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.812     6.947    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X49Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[3]_rep__7/C  (IS_INVERTED)
                         clock pessimism              0.000     6.947    
                         clock uncertainty            0.079     7.026    
    SLICE_X49Y26         FDRE (Hold_fdre_C_CE)       -0.032     6.994    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[3]_rep__7
  -------------------------------------------------------------------
                         required time                         -6.994    
                         arrival time                          11.761    
  -------------------------------------------------------------------
                         slack                                  4.767    

Slack (MET) :             4.767ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[4]_rep__7/CE
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@10.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.508%)  route 0.150ns (51.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 6.947 - 5.000 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 11.471 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236    10.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.546    11.471    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.141    11.612 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/Q
                         net (fo=147, routed)         0.150    11.761    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg_n_0
    SLICE_X49Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[4]_rep__7/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     5.387 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     6.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.135 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.812     6.947    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X49Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[4]_rep__7/C  (IS_INVERTED)
                         clock pessimism              0.000     6.947    
                         clock uncertainty            0.079     7.026    
    SLICE_X49Y26         FDRE (Hold_fdre_C_CE)       -0.032     6.994    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[4]_rep__7
  -------------------------------------------------------------------
                         required time                         -6.994    
                         arrival time                          11.761    
  -------------------------------------------------------------------
                         slack                                  4.767    

Slack (MET) :             4.767ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[6]_rep__7/CE
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@10.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.508%)  route 0.150ns (51.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 6.947 - 5.000 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 11.471 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236    10.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.546    11.471    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.141    11.612 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/Q
                         net (fo=147, routed)         0.150    11.761    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg_n_0
    SLICE_X49Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[6]_rep__7/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     5.387 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     6.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.135 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.812     6.947    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X49Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[6]_rep__7/C  (IS_INVERTED)
                         clock pessimism              0.000     6.947    
                         clock uncertainty            0.079     7.026    
    SLICE_X49Y26         FDRE (Hold_fdre_C_CE)       -0.032     6.994    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[6]_rep__7
  -------------------------------------------------------------------
                         required time                         -6.994    
                         arrival time                          11.761    
  -------------------------------------------------------------------
                         slack                                  4.767    

Slack (MET) :             4.767ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[7]_rep__7/CE
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@10.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.508%)  route 0.150ns (51.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 6.947 - 5.000 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 11.471 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236    10.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.546    11.471    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.141    11.612 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/Q
                         net (fo=147, routed)         0.150    11.761    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg_n_0
    SLICE_X49Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[7]_rep__7/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     5.387 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     6.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.135 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.812     6.947    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X49Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[7]_rep__7/C  (IS_INVERTED)
                         clock pessimism              0.000     6.947    
                         clock uncertainty            0.079     7.026    
    SLICE_X49Y26         FDRE (Hold_fdre_C_CE)       -0.032     6.994    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[7]_rep__7
  -------------------------------------------------------------------
                         required time                         -6.994    
                         arrival time                          11.761    
  -------------------------------------------------------------------
                         slack                                  4.767    





---------------------------------------------------------------------------------------------------
From Clock:  SPW_main_clk
  To Clock:  axi_streamin_aclk

Setup :            0  Failing Endpoints,  Worst Slack        3.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.847ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.161ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axi_streamin_aclk rise@10.000ns - SPW_main_clk fall@5.000ns)
  Data Path Delay:        1.324ns  (logic 0.583ns (44.021%)  route 0.741ns (55.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 14.410 - 10.000 ) 
    Source Clock Delay      (SCD):    4.876ns = ( 9.876 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     5.969 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     8.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.241 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.635     9.876    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X51Y23         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.459    10.335 f  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/Q
                         net (fo=111, routed)         0.741    11.077    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXWRITE
    SLICE_X49Y25         LUT6 (Prop_lut6_I4_O)        0.124    11.201 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_i_1/O
                         net (fo=1, routed)           0.000    11.201    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_i_1_n_0
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.473    14.410    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                         clock pessimism              0.000    14.410    
                         clock uncertainty           -0.079    14.331    
    SLICE_X49Y25         FDRE (Setup_fdre_C_D)        0.031    14.362    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                         -11.201    
  -------------------------------------------------------------------
                         slack                                  3.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.847ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (axi_streamin_aclk rise@0.000ns - SPW_main_clk fall@5.000ns)
  Data Path Delay:        0.571ns  (logic 0.191ns (33.429%)  route 0.380ns (66.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.431ns = ( 6.431 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     5.198 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     5.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.887 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.544     6.431    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_main_clk_IBUF_BUFG
    SLICE_X51Y23         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.146     6.577 f  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/Q
                         net (fo=111, routed)         0.380     6.957    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXWRITE
    SLICE_X49Y25         LUT6 (Prop_lut6_I4_O)        0.045     7.002 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_i_1/O
                         net (fo=1, routed)           0.000     7.002    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_i_1_n_0
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.811     1.984    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                         clock pessimism              0.000     1.984    
                         clock uncertainty            0.079     2.063    
    SLICE_X49Y25         FDRE (Hold_fdre_C_D)         0.092     2.155    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           7.002    
  -------------------------------------------------------------------
                         slack                                  4.847    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SPW_Din
  To Clock:  SPW_Din

Setup :            0  Failing Endpoints,  Worst Slack        1.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.618ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/CLR
                            (recovery check against rising-edge clock SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        2.860ns  (logic 0.580ns (20.277%)  route 2.280ns (79.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 15.375 - 10.000 ) 
    Source Clock Delay      (SCD):    6.160ns = ( 11.160 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     6.037 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     8.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.603 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.413 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.747    11.160    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.456    11.616 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.763    12.379    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.503 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          1.517    14.021    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X15Y45         FDCE                                         f  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA12                                              0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903    10.903 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.084    12.987    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    13.087 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    13.707    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.798 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    15.375    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X15Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/C
                         clock pessimism              0.730    16.105    
                         clock uncertainty           -0.061    16.044    
    SLICE_X15Y45         FDCE (Recov_fdce_C_CLR)     -0.405    15.639    SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]
  -------------------------------------------------------------------
                         required time                         15.639    
                         arrival time                         -14.021    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.618ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/CLR
                            (recovery check against rising-edge clock SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        2.860ns  (logic 0.580ns (20.277%)  route 2.280ns (79.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 15.375 - 10.000 ) 
    Source Clock Delay      (SCD):    6.160ns = ( 11.160 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     6.037 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     8.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.603 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.413 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.747    11.160    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.456    11.616 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.763    12.379    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.503 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          1.517    14.021    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X15Y45         FDCE                                         f  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA12                                              0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903    10.903 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.084    12.987    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    13.087 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    13.707    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.798 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    15.375    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X15Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
                         clock pessimism              0.730    16.105    
                         clock uncertainty           -0.061    16.044    
    SLICE_X15Y45         FDCE (Recov_fdce_C_CLR)     -0.405    15.639    SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                         15.639    
                         arrival time                         -14.021    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.618ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/CLR
                            (recovery check against rising-edge clock SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        2.860ns  (logic 0.580ns (20.277%)  route 2.280ns (79.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 15.375 - 10.000 ) 
    Source Clock Delay      (SCD):    6.160ns = ( 11.160 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     6.037 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     8.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.603 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.413 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.747    11.160    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.456    11.616 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.763    12.379    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.503 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          1.517    14.021    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X15Y45         FDCE                                         f  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA12                                              0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903    10.903 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.084    12.987    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    13.087 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    13.707    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.798 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    15.375    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X15Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/C
                         clock pessimism              0.730    16.105    
                         clock uncertainty           -0.061    16.044    
    SLICE_X15Y45         FDCE (Recov_fdce_C_CLR)     -0.405    15.639    SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                         15.639    
                         arrival time                         -14.021    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.704ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/CLR
                            (recovery check against rising-edge clock SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        2.860ns  (logic 0.580ns (20.277%)  route 2.280ns (79.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 15.375 - 10.000 ) 
    Source Clock Delay      (SCD):    6.160ns = ( 11.160 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     6.037 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     8.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.603 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.413 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.747    11.160    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.456    11.616 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.763    12.379    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.503 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          1.517    14.021    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X14Y45         FDCE                                         f  SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA12                                              0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903    10.903 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.084    12.987    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    13.087 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    13.707    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.798 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    15.375    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X14Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
                         clock pessimism              0.730    16.105    
                         clock uncertainty           -0.061    16.044    
    SLICE_X14Y45         FDCE (Recov_fdce_C_CLR)     -0.319    15.725    SPW_IF/RECVFRONT_INST/ff_r_di2f_reg
  -------------------------------------------------------------------
                         required time                         15.725    
                         arrival time                         -14.021    
  -------------------------------------------------------------------
                         slack                                  1.704    

Slack (MET) :             1.859ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/CLR
                            (recovery check against rising-edge clock SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        2.706ns  (logic 0.580ns (21.437%)  route 2.126ns (78.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 15.375 - 10.000 ) 
    Source Clock Delay      (SCD):    6.160ns = ( 11.160 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     6.037 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     8.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.603 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.413 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.747    11.160    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.456    11.616 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.763    12.379    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.503 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          1.362    13.866    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X14Y46         FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA12                                              0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903    10.903 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.084    12.987    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    13.087 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    13.707    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.798 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    15.375    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X14Y46         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                         clock pessimism              0.730    16.105    
                         clock uncertainty           -0.061    16.044    
    SLICE_X14Y46         FDCE (Recov_fdce_C_CLR)     -0.319    15.725    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]
  -------------------------------------------------------------------
                         required time                         15.725    
                         arrival time                         -13.866    
  -------------------------------------------------------------------
                         slack                                  1.859    

Slack (MET) :             1.859ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/CLR
                            (recovery check against rising-edge clock SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        2.706ns  (logic 0.580ns (21.437%)  route 2.126ns (78.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 15.375 - 10.000 ) 
    Source Clock Delay      (SCD):    6.160ns = ( 11.160 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     6.037 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     8.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.603 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.413 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.747    11.160    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.456    11.616 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.763    12.379    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.503 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          1.362    13.866    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X14Y46         FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA12                                              0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903    10.903 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.084    12.987    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    13.087 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    13.707    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.798 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    15.375    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X14Y46         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
                         clock pessimism              0.730    16.105    
                         clock uncertainty           -0.061    16.044    
    SLICE_X14Y46         FDCE (Recov_fdce_C_CLR)     -0.319    15.725    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]
  -------------------------------------------------------------------
                         required time                         15.725    
                         arrival time                         -13.866    
  -------------------------------------------------------------------
                         slack                                  1.859    

Slack (MET) :             1.887ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/ff_f_di1_reg/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        2.595ns  (logic 0.580ns (22.355%)  route 2.015ns (77.645%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 15.375 - 10.000 ) 
    Source Clock Delay      (SCD):    6.160ns = ( 11.160 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     6.037 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     8.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.603 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.413 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.747    11.160    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.456    11.616 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.763    12.379    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.503 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          1.251    13.755    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X13Y45         FDCE                                         f  SPW_IF/RECVFRONT_INST/ff_f_di1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA12                                              0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903    10.903 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.084    12.987    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    13.087 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    13.707    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.798 f  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    15.375    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X13Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C  (IS_INVERTED)
                         clock pessimism              0.730    16.105    
                         clock uncertainty           -0.061    16.044    
    SLICE_X13Y45         FDCE (Recov_fdce_C_CLR)     -0.402    15.642    SPW_IF/RECVFRONT_INST/ff_f_di1_reg
  -------------------------------------------------------------------
                         required time                         15.642    
                         arrival time                         -13.755    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/CLR
                            (recovery check against rising-edge clock SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        2.522ns  (logic 0.580ns (22.997%)  route 1.942ns (77.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 15.375 - 10.000 ) 
    Source Clock Delay      (SCD):    6.160ns = ( 11.160 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     6.037 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     8.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.603 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.413 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.747    11.160    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.456    11.616 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.763    12.379    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.503 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          1.179    13.682    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X21Y49         FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA12                                              0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903    10.903 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.084    12.987    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    13.087 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    13.707    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.798 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    15.375    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
                         clock pessimism              0.730    16.105    
                         clock uncertainty           -0.061    16.044    
    SLICE_X21Y49         FDCE (Recov_fdce_C_CLR)     -0.405    15.639    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]
  -------------------------------------------------------------------
                         required time                         15.639    
                         arrival time                         -13.682    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/CLR
                            (recovery check against rising-edge clock SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        2.522ns  (logic 0.580ns (22.997%)  route 1.942ns (77.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 15.375 - 10.000 ) 
    Source Clock Delay      (SCD):    6.160ns = ( 11.160 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     6.037 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     8.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.603 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.413 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.747    11.160    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.456    11.616 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.763    12.379    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.503 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          1.179    13.682    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X21Y49         FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA12                                              0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903    10.903 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.084    12.987    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    13.087 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    13.707    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.798 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    15.375    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/C
                         clock pessimism              0.730    16.105    
                         clock uncertainty           -0.061    16.044    
    SLICE_X21Y49         FDCE (Recov_fdce_C_CLR)     -0.405    15.639    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]
  -------------------------------------------------------------------
                         required time                         15.639    
                         arrival time                         -13.682    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/CLR
                            (recovery check against rising-edge clock SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        2.522ns  (logic 0.580ns (22.997%)  route 1.942ns (77.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 15.375 - 10.000 ) 
    Source Clock Delay      (SCD):    6.160ns = ( 11.160 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     6.037 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     8.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.603 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.413 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.747    11.160    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.456    11.616 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.763    12.379    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.503 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          1.179    13.682    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X21Y49         FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA12                                              0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903    10.903 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.084    12.987    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    13.087 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    13.707    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.798 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    15.375    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/C
                         clock pessimism              0.730    16.105    
                         clock uncertainty           -0.061    16.044    
    SLICE_X21Y49         FDCE (Recov_fdce_C_CLR)     -0.405    15.639    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]
  -------------------------------------------------------------------
                         required time                         15.639    
                         arrival time                         -13.682    
  -------------------------------------------------------------------
                         slack                                  1.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.186ns (17.800%)  route 0.859ns (82.200%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     1.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     1.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.590     2.209    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.141     2.350 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.395     2.745    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.045     2.790 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          0.464     3.254    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X21Y48         FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.182     1.637    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.693 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     1.988    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     2.880    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/C
                         clock pessimism             -0.631     2.249    
    SLICE_X21Y48         FDCE (Remov_fdce_C_CLR)     -0.092     2.157    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           3.254    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.186ns (17.800%)  route 0.859ns (82.200%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     1.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     1.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.590     2.209    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.141     2.350 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.395     2.745    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.045     2.790 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          0.464     3.254    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X21Y48         FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.182     1.637    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.693 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     1.988    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     2.880    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                         clock pessimism             -0.631     2.249    
    SLICE_X21Y48         FDCE (Remov_fdce_C_CLR)     -0.092     2.157    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           3.254    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.186ns (17.800%)  route 0.859ns (82.200%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     1.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     1.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.590     2.209    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.141     2.350 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.395     2.745    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.045     2.790 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          0.464     3.254    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X21Y48         FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.182     1.637    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.693 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     1.988    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     2.880    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                         clock pessimism             -0.631     2.249    
    SLICE_X21Y48         FDCE (Remov_fdce_C_CLR)     -0.092     2.157    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           3.254    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.186ns (17.800%)  route 0.859ns (82.200%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     1.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     1.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.590     2.209    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.141     2.350 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.395     2.745    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.045     2.790 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          0.464     3.254    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X21Y48         FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.182     1.637    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.693 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     1.988    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     2.880    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                         clock pessimism             -0.631     2.249    
    SLICE_X21Y48         FDCE (Remov_fdce_C_CLR)     -0.092     2.157    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           3.254    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.108ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.186ns (17.221%)  route 0.894ns (82.779%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.879ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     1.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     1.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.590     2.209    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.141     2.350 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.395     2.745    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.045     2.790 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          0.499     3.289    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X22Y49         FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.182     1.637    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.693 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     1.988    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.862     2.879    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X22Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/C
                         clock pessimism             -0.631     2.248    
    SLICE_X22Y49         FDCE (Remov_fdce_C_CLR)     -0.067     2.181    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           3.289    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.108ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.186ns (17.221%)  route 0.894ns (82.779%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.879ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     1.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     1.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.590     2.209    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.141     2.350 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.395     2.745    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.045     2.790 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          0.499     3.289    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X22Y49         FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.182     1.637    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.693 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     1.988    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.862     2.879    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X22Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
                         clock pessimism             -0.631     2.248    
    SLICE_X22Y49         FDCE (Remov_fdce_C_CLR)     -0.067     2.181    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           3.289    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.108ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.186ns (17.221%)  route 0.894ns (82.779%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.879ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     1.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     1.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.590     2.209    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.141     2.350 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.395     2.745    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.045     2.790 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          0.499     3.289    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X22Y49         FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.182     1.637    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.693 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     1.988    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.862     2.879    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X22Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/C
                         clock pessimism             -0.631     2.248    
    SLICE_X22Y49         FDCE (Remov_fdce_C_CLR)     -0.067     2.181    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           3.289    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.132ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.186ns (16.829%)  route 0.919ns (83.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     1.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     1.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.590     2.209    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.141     2.350 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.395     2.745    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.045     2.790 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          0.524     3.314    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X20Y48         FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.182     1.637    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.693 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     1.988    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     2.880    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C
                         clock pessimism             -0.631     2.249    
    SLICE_X20Y48         FDCE (Remov_fdce_C_CLR)     -0.067     2.182    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           3.314    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.132ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.186ns (16.829%)  route 0.919ns (83.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     1.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     1.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.590     2.209    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.141     2.350 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.395     2.745    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.045     2.790 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          0.524     3.314    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X20Y48         FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.182     1.637    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.693 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     1.988    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     2.880    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C
                         clock pessimism             -0.631     2.249    
    SLICE_X20Y48         FDCE (Remov_fdce_C_CLR)     -0.067     2.182    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           3.314    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.132ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.186ns (16.829%)  route 0.919ns (83.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     1.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     1.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.590     2.209    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.141     2.350 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.395     2.745    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.045     2.790 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          0.524     3.314    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X20Y48         FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.182     1.637    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.693 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     1.988    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     2.880    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
                         clock pessimism             -0.631     2.249    
    SLICE_X20Y48         FDCE (Remov_fdce_C_CLR)     -0.067     2.182    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           3.314    
  -------------------------------------------------------------------
                         slack                                  1.132    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SPW_Sin
  To Clock:  SPW_Din

Setup :            0  Failing Endpoints,  Worst Slack        0.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.767ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.382ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/CLR
                            (recovery check against rising-edge clock SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        2.860ns  (logic 0.580ns (20.277%)  route 2.280ns (79.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 15.375 - 10.000 ) 
    Source Clock Delay      (SCD):    6.764ns = ( 11.764 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     5.953 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     9.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    10.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.747    11.764    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.456    12.220 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.763    12.983    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    13.107 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          1.517    14.624    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X15Y45         FDCE                                         f  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA12                                              0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903    10.903 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.084    12.987    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    13.087 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    13.707    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.798 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    15.375    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X15Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/C
                         clock pessimism              0.115    15.490    
                         clock uncertainty           -0.079    15.411    
    SLICE_X15Y45         FDCE (Recov_fdce_C_CLR)     -0.405    15.006    SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                         -14.624    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/CLR
                            (recovery check against rising-edge clock SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        2.860ns  (logic 0.580ns (20.277%)  route 2.280ns (79.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 15.375 - 10.000 ) 
    Source Clock Delay      (SCD):    6.764ns = ( 11.764 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     5.953 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     9.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    10.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.747    11.764    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.456    12.220 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.763    12.983    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    13.107 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          1.517    14.624    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X15Y45         FDCE                                         f  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA12                                              0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903    10.903 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.084    12.987    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    13.087 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    13.707    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.798 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    15.375    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X15Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
                         clock pessimism              0.115    15.490    
                         clock uncertainty           -0.079    15.411    
    SLICE_X15Y45         FDCE (Recov_fdce_C_CLR)     -0.405    15.006    SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                         -14.624    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/CLR
                            (recovery check against rising-edge clock SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        2.860ns  (logic 0.580ns (20.277%)  route 2.280ns (79.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 15.375 - 10.000 ) 
    Source Clock Delay      (SCD):    6.764ns = ( 11.764 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     5.953 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     9.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    10.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.747    11.764    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.456    12.220 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.763    12.983    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    13.107 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          1.517    14.624    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X15Y45         FDCE                                         f  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA12                                              0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903    10.903 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.084    12.987    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    13.087 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    13.707    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.798 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    15.375    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X15Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/C
                         clock pessimism              0.115    15.490    
                         clock uncertainty           -0.079    15.411    
    SLICE_X15Y45         FDCE (Recov_fdce_C_CLR)     -0.405    15.006    SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                         -14.624    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/CLR
                            (recovery check against rising-edge clock SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        2.860ns  (logic 0.580ns (20.277%)  route 2.280ns (79.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 15.375 - 10.000 ) 
    Source Clock Delay      (SCD):    6.764ns = ( 11.764 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     5.953 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     9.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    10.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.747    11.764    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.456    12.220 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.763    12.983    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    13.107 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          1.517    14.624    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X14Y45         FDCE                                         f  SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA12                                              0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903    10.903 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.084    12.987    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    13.087 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    13.707    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.798 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    15.375    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X14Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
                         clock pessimism              0.115    15.490    
                         clock uncertainty           -0.079    15.411    
    SLICE_X14Y45         FDCE (Recov_fdce_C_CLR)     -0.319    15.092    SPW_IF/RECVFRONT_INST/ff_r_di2f_reg
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -14.624    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/CLR
                            (recovery check against rising-edge clock SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        2.706ns  (logic 0.580ns (21.437%)  route 2.126ns (78.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 15.375 - 10.000 ) 
    Source Clock Delay      (SCD):    6.764ns = ( 11.764 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     5.953 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     9.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    10.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.747    11.764    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.456    12.220 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.763    12.983    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    13.107 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          1.362    14.469    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X14Y46         FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA12                                              0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903    10.903 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.084    12.987    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    13.087 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    13.707    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.798 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    15.375    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X14Y46         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                         clock pessimism              0.115    15.490    
                         clock uncertainty           -0.079    15.411    
    SLICE_X14Y46         FDCE (Recov_fdce_C_CLR)     -0.319    15.092    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -14.469    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/CLR
                            (recovery check against rising-edge clock SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        2.706ns  (logic 0.580ns (21.437%)  route 2.126ns (78.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 15.375 - 10.000 ) 
    Source Clock Delay      (SCD):    6.764ns = ( 11.764 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     5.953 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     9.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    10.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.747    11.764    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.456    12.220 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.763    12.983    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    13.107 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          1.362    14.469    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X14Y46         FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA12                                              0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903    10.903 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.084    12.987    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    13.087 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    13.707    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.798 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    15.375    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X14Y46         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
                         clock pessimism              0.115    15.490    
                         clock uncertainty           -0.079    15.411    
    SLICE_X14Y46         FDCE (Recov_fdce_C_CLR)     -0.319    15.092    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -14.469    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.651ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/ff_f_di1_reg/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        2.595ns  (logic 0.580ns (22.355%)  route 2.015ns (77.645%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 15.375 - 10.000 ) 
    Source Clock Delay      (SCD):    6.764ns = ( 11.764 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     5.953 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     9.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    10.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.747    11.764    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.456    12.220 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.763    12.983    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    13.107 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          1.251    14.358    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X13Y45         FDCE                                         f  SPW_IF/RECVFRONT_INST/ff_f_di1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA12                                              0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903    10.903 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.084    12.987    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    13.087 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    13.707    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.798 f  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    15.375    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X13Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C  (IS_INVERTED)
                         clock pessimism              0.115    15.490    
                         clock uncertainty           -0.079    15.411    
    SLICE_X13Y45         FDCE (Recov_fdce_C_CLR)     -0.402    15.009    SPW_IF/RECVFRONT_INST/ff_f_di1_reg
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -14.358    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/CLR
                            (recovery check against rising-edge clock SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        2.522ns  (logic 0.580ns (22.997%)  route 1.942ns (77.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 15.375 - 10.000 ) 
    Source Clock Delay      (SCD):    6.764ns = ( 11.764 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     5.953 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     9.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    10.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.747    11.764    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.456    12.220 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.763    12.983    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    13.107 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          1.179    14.286    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X21Y49         FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA12                                              0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903    10.903 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.084    12.987    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    13.087 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    13.707    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.798 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    15.375    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
                         clock pessimism              0.115    15.490    
                         clock uncertainty           -0.079    15.411    
    SLICE_X21Y49         FDCE (Recov_fdce_C_CLR)     -0.405    15.006    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                         -14.286    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/CLR
                            (recovery check against rising-edge clock SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        2.522ns  (logic 0.580ns (22.997%)  route 1.942ns (77.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 15.375 - 10.000 ) 
    Source Clock Delay      (SCD):    6.764ns = ( 11.764 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     5.953 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     9.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    10.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.747    11.764    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.456    12.220 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.763    12.983    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    13.107 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          1.179    14.286    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X21Y49         FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA12                                              0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903    10.903 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.084    12.987    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    13.087 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    13.707    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.798 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    15.375    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/C
                         clock pessimism              0.115    15.490    
                         clock uncertainty           -0.079    15.411    
    SLICE_X21Y49         FDCE (Recov_fdce_C_CLR)     -0.405    15.006    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                         -14.286    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/CLR
                            (recovery check against rising-edge clock SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        2.522ns  (logic 0.580ns (22.997%)  route 1.942ns (77.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 15.375 - 10.000 ) 
    Source Clock Delay      (SCD):    6.764ns = ( 11.764 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     5.953 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     9.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    10.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.747    11.764    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.456    12.220 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.763    12.983    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    13.107 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          1.179    14.286    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X21Y49         FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   10.000    10.000 r  
    AA12                                              0.000    10.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    10.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903    10.903 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.084    12.987    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100    13.087 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    13.707    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.798 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    15.375    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/C
                         clock pessimism              0.115    15.490    
                         clock uncertainty           -0.079    15.411    
    SLICE_X21Y49         FDCE (Recov_fdce_C_CLR)     -0.405    15.006    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                         -14.286    
  -------------------------------------------------------------------
                         slack                                  0.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/CLR
                            (removal check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.045ns  (logic 0.186ns (17.800%)  route 0.859ns (82.200%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 7.880 - 5.000 ) 
    Source Clock Delay      (SCD):    2.355ns = ( 7.355 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     5.182 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     6.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     6.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.590     7.355    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.141     7.496 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.395     7.891    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.045     7.936 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          0.464     8.400    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X21Y48         FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     5.455 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.182     6.637    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     6.693 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     6.988    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     7.880    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/C
                         clock pessimism             -0.233     7.646    
                         clock uncertainty            0.079     7.725    
    SLICE_X21Y48         FDCE (Remov_fdce_C_CLR)     -0.092     7.633    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -7.633    
                         arrival time                           8.400    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/CLR
                            (removal check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.045ns  (logic 0.186ns (17.800%)  route 0.859ns (82.200%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 7.880 - 5.000 ) 
    Source Clock Delay      (SCD):    2.355ns = ( 7.355 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     5.182 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     6.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     6.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.590     7.355    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.141     7.496 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.395     7.891    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.045     7.936 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          0.464     8.400    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X21Y48         FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     5.455 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.182     6.637    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     6.693 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     6.988    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     7.880    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                         clock pessimism             -0.233     7.646    
                         clock uncertainty            0.079     7.725    
    SLICE_X21Y48         FDCE (Remov_fdce_C_CLR)     -0.092     7.633    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]
  -------------------------------------------------------------------
                         required time                         -7.633    
                         arrival time                           8.400    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/CLR
                            (removal check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.045ns  (logic 0.186ns (17.800%)  route 0.859ns (82.200%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 7.880 - 5.000 ) 
    Source Clock Delay      (SCD):    2.355ns = ( 7.355 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     5.182 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     6.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     6.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.590     7.355    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.141     7.496 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.395     7.891    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.045     7.936 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          0.464     8.400    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X21Y48         FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     5.455 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.182     6.637    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     6.693 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     6.988    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     7.880    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                         clock pessimism             -0.233     7.646    
                         clock uncertainty            0.079     7.725    
    SLICE_X21Y48         FDCE (Remov_fdce_C_CLR)     -0.092     7.633    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]
  -------------------------------------------------------------------
                         required time                         -7.633    
                         arrival time                           8.400    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/CLR
                            (removal check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.045ns  (logic 0.186ns (17.800%)  route 0.859ns (82.200%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 7.880 - 5.000 ) 
    Source Clock Delay      (SCD):    2.355ns = ( 7.355 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     5.182 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     6.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     6.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.590     7.355    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.141     7.496 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.395     7.891    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.045     7.936 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          0.464     8.400    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X21Y48         FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     5.455 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.182     6.637    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     6.693 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     6.988    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     7.880    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                         clock pessimism             -0.233     7.646    
                         clock uncertainty            0.079     7.725    
    SLICE_X21Y48         FDCE (Remov_fdce_C_CLR)     -0.092     7.633    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]
  -------------------------------------------------------------------
                         required time                         -7.633    
                         arrival time                           8.400    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/CLR
                            (removal check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.080ns  (logic 0.186ns (17.221%)  route 0.894ns (82.779%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 7.879 - 5.000 ) 
    Source Clock Delay      (SCD):    2.355ns = ( 7.355 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     5.182 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     6.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     6.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.590     7.355    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.141     7.496 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.395     7.891    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.045     7.936 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          0.499     8.435    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X22Y49         FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     5.455 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.182     6.637    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     6.693 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     6.988    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.862     7.879    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X22Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/C
                         clock pessimism             -0.233     7.645    
                         clock uncertainty            0.079     7.724    
    SLICE_X22Y49         FDCE (Remov_fdce_C_CLR)     -0.067     7.657    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -7.657    
                         arrival time                           8.435    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/CLR
                            (removal check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.080ns  (logic 0.186ns (17.221%)  route 0.894ns (82.779%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 7.879 - 5.000 ) 
    Source Clock Delay      (SCD):    2.355ns = ( 7.355 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     5.182 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     6.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     6.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.590     7.355    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.141     7.496 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.395     7.891    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.045     7.936 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          0.499     8.435    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X22Y49         FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     5.455 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.182     6.637    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     6.693 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     6.988    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.862     7.879    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X22Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
                         clock pessimism             -0.233     7.645    
                         clock uncertainty            0.079     7.724    
    SLICE_X22Y49         FDCE (Remov_fdce_C_CLR)     -0.067     7.657    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -7.657    
                         arrival time                           8.435    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/CLR
                            (removal check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.080ns  (logic 0.186ns (17.221%)  route 0.894ns (82.779%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 7.879 - 5.000 ) 
    Source Clock Delay      (SCD):    2.355ns = ( 7.355 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     5.182 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     6.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     6.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.590     7.355    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.141     7.496 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.395     7.891    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.045     7.936 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          0.499     8.435    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X22Y49         FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     5.455 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.182     6.637    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     6.693 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     6.988    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.862     7.879    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X22Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/C
                         clock pessimism             -0.233     7.645    
                         clock uncertainty            0.079     7.724    
    SLICE_X22Y49         FDCE (Remov_fdce_C_CLR)     -0.067     7.657    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -7.657    
                         arrival time                           8.435    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/CLR
                            (removal check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.105ns  (logic 0.186ns (16.829%)  route 0.919ns (83.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 7.880 - 5.000 ) 
    Source Clock Delay      (SCD):    2.355ns = ( 7.355 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     5.182 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     6.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     6.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.590     7.355    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.141     7.496 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.395     7.891    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.045     7.936 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          0.524     8.460    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X20Y48         FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     5.455 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.182     6.637    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     6.693 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     6.988    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     7.880    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C
                         clock pessimism             -0.233     7.646    
                         clock uncertainty            0.079     7.725    
    SLICE_X20Y48         FDCE (Remov_fdce_C_CLR)     -0.067     7.658    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -7.658    
                         arrival time                           8.460    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/CLR
                            (removal check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.105ns  (logic 0.186ns (16.829%)  route 0.919ns (83.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 7.880 - 5.000 ) 
    Source Clock Delay      (SCD):    2.355ns = ( 7.355 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     5.182 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     6.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     6.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.590     7.355    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.141     7.496 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.395     7.891    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.045     7.936 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          0.524     8.460    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X20Y48         FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     5.455 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.182     6.637    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     6.693 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     6.988    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     7.880    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C
                         clock pessimism             -0.233     7.646    
                         clock uncertainty            0.079     7.725    
    SLICE_X20Y48         FDCE (Remov_fdce_C_CLR)     -0.067     7.658    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]
  -------------------------------------------------------------------
                         required time                         -7.658    
                         arrival time                           8.460    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/CLR
                            (removal check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.105ns  (logic 0.186ns (16.829%)  route 0.919ns (83.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 7.880 - 5.000 ) 
    Source Clock Delay      (SCD):    2.355ns = ( 7.355 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     5.182 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     6.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     6.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.590     7.355    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.141     7.496 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.395     7.891    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.045     7.936 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          0.524     8.460    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X20Y48         FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     5.455 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.182     6.637    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     6.693 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     6.988    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     7.880    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
                         clock pessimism             -0.233     7.646    
                         clock uncertainty            0.079     7.725    
    SLICE_X20Y48         FDCE (Remov_fdce_C_CLR)     -0.067     7.658    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -7.658    
                         arrival time                           8.460    
  -------------------------------------------------------------------
                         slack                                  0.802    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SPW_main_clk
  To Clock:  SPW_Din

Setup :            1  Failing Endpoint ,  Worst Slack       -0.443ns,  Total Violation       -0.443ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.959ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.443ns  (required time - arrival time)
  Source:                 SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Din fall@5.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        5.137ns  (logic 0.574ns (11.174%)  route 4.563ns (88.826%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 10.368 - 5.000 ) 
    Source Clock Delay      (SCD):    4.988ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.747     4.988    SPW_IF/LINK_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X27Y49         FDCE                                         r  SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDCE (Prop_fdce_C_Q)         0.456     5.444 r  SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=19, routed)          2.227     7.671    SPW_IF/LINK_INST/recv_rxen
    SLICE_X27Y49         LUT1 (Prop_lut1_I0_O)        0.118     7.789 f  SPW_IF/LINK_INST/reset_reg[0]_i_2/O
                         net (fo=1, routed)           2.336    10.126    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X24Y48         FDCE                                         f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     5.903 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.084     7.987    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.100     8.087 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620     8.707    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.798 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.570    10.368    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                         clock pessimism              0.000    10.368    
                         clock uncertainty           -0.079    10.289    
    SLICE_X24Y48         FDCE (Recov_fdce_C_CLR)     -0.607     9.682    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.682    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                                 -0.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 0.189ns (8.282%)  route 2.093ns (91.718%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.875ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.590     1.477    SPW_IF/LINK_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X27Y49         FDCE                                         r  SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=19, routed)          0.985     2.603    SPW_IF/LINK_INST/recv_rxen
    SLICE_X27Y49         LUT1 (Prop_lut1_I0_O)        0.048     2.651 f  SPW_IF/LINK_INST/reset_reg[0]_i_2/O
                         net (fo=1, routed)           1.108     3.759    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X24Y48         FDCE                                         f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.182     1.637    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.056     1.693 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     1.988    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.858     2.875    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                         clock pessimism              0.000     2.875    
                         clock uncertainty            0.079     2.954    
    SLICE_X24Y48         FDCE (Remov_fdce_C_CLR)     -0.154     2.800    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.800    
                         arrival time                           3.759    
  -------------------------------------------------------------------
                         slack                                  0.959    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SPW_Din
  To Clock:  SPW_Sin

Setup :            0  Failing Endpoints,  Worst Slack        1.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.422ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.556ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.580ns (20.277%)  route 2.280ns (79.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 10.946 - 5.000 ) 
    Source Clock Delay      (SCD):    6.160ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     3.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     4.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.413 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.747     6.160    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.456     6.616 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.763     7.379    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.503 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          1.517     9.021    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X15Y45         FDCE                                         f  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.738     8.557    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100     8.657 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620     9.277    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.368 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    10.946    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X15Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/C
                         clock pessimism              0.115    11.060    
                         clock uncertainty           -0.079    10.981    
    SLICE_X15Y45         FDCE (Recov_fdce_C_CLR)     -0.405    10.576    SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]
  -------------------------------------------------------------------
                         required time                         10.576    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  1.556    

Slack (MET) :             1.556ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.580ns (20.277%)  route 2.280ns (79.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 10.946 - 5.000 ) 
    Source Clock Delay      (SCD):    6.160ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     3.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     4.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.413 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.747     6.160    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.456     6.616 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.763     7.379    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.503 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          1.517     9.021    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X15Y45         FDCE                                         f  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.738     8.557    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100     8.657 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620     9.277    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.368 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    10.946    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X15Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
                         clock pessimism              0.115    11.060    
                         clock uncertainty           -0.079    10.981    
    SLICE_X15Y45         FDCE (Recov_fdce_C_CLR)     -0.405    10.576    SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                         10.576    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  1.556    

Slack (MET) :             1.556ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.580ns (20.277%)  route 2.280ns (79.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 10.946 - 5.000 ) 
    Source Clock Delay      (SCD):    6.160ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     3.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     4.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.413 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.747     6.160    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.456     6.616 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.763     7.379    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.503 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          1.517     9.021    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X15Y45         FDCE                                         f  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.738     8.557    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100     8.657 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620     9.277    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.368 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    10.946    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X15Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/C
                         clock pessimism              0.115    11.060    
                         clock uncertainty           -0.079    10.981    
    SLICE_X15Y45         FDCE (Recov_fdce_C_CLR)     -0.405    10.576    SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                         10.576    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  1.556    

Slack (MET) :             1.642ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.580ns (20.277%)  route 2.280ns (79.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 10.946 - 5.000 ) 
    Source Clock Delay      (SCD):    6.160ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     3.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     4.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.413 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.747     6.160    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.456     6.616 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.763     7.379    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.503 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          1.517     9.021    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X14Y45         FDCE                                         f  SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.738     8.557    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100     8.657 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620     9.277    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.368 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    10.946    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X14Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
                         clock pessimism              0.115    11.060    
                         clock uncertainty           -0.079    10.981    
    SLICE_X14Y45         FDCE (Recov_fdce_C_CLR)     -0.319    10.662    SPW_IF/RECVFRONT_INST/ff_r_di2f_reg
  -------------------------------------------------------------------
                         required time                         10.662    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.796ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.706ns  (logic 0.580ns (21.437%)  route 2.126ns (78.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 10.946 - 5.000 ) 
    Source Clock Delay      (SCD):    6.160ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     3.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     4.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.413 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.747     6.160    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.456     6.616 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.763     7.379    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.503 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          1.362     8.866    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X14Y46         FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.738     8.557    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100     8.657 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620     9.277    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.368 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    10.946    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X14Y46         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                         clock pessimism              0.115    11.060    
                         clock uncertainty           -0.079    10.981    
    SLICE_X14Y46         FDCE (Recov_fdce_C_CLR)     -0.319    10.662    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]
  -------------------------------------------------------------------
                         required time                         10.662    
                         arrival time                          -8.866    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             1.796ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.706ns  (logic 0.580ns (21.437%)  route 2.126ns (78.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 10.946 - 5.000 ) 
    Source Clock Delay      (SCD):    6.160ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     3.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     4.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.413 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.747     6.160    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.456     6.616 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.763     7.379    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.503 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          1.362     8.866    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X14Y46         FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.738     8.557    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100     8.657 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620     9.277    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.368 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    10.946    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X14Y46         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
                         clock pessimism              0.115    11.060    
                         clock uncertainty           -0.079    10.981    
    SLICE_X14Y46         FDCE (Recov_fdce_C_CLR)     -0.319    10.662    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]
  -------------------------------------------------------------------
                         required time                         10.662    
                         arrival time                          -8.866    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             1.824ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/ff_f_di1_reg/CLR
                            (recovery check against rising-edge clock SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.595ns  (logic 0.580ns (22.355%)  route 2.015ns (77.645%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 10.946 - 5.000 ) 
    Source Clock Delay      (SCD):    6.160ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     3.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     4.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.413 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.747     6.160    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.456     6.616 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.763     7.379    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.503 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          1.251     8.755    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X13Y45         FDCE                                         f  SPW_IF/RECVFRONT_INST/ff_f_di1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.738     8.557    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100     8.657 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620     9.277    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.368 f  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    10.946    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X13Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C  (IS_INVERTED)
                         clock pessimism              0.115    11.060    
                         clock uncertainty           -0.079    10.981    
    SLICE_X13Y45         FDCE (Recov_fdce_C_CLR)     -0.402    10.579    SPW_IF/RECVFRONT_INST/ff_f_di1_reg
  -------------------------------------------------------------------
                         required time                         10.579    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                  1.824    

Slack (MET) :             1.894ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 0.580ns (22.997%)  route 1.942ns (77.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 10.946 - 5.000 ) 
    Source Clock Delay      (SCD):    6.160ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     3.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     4.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.413 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.747     6.160    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.456     6.616 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.763     7.379    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.503 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          1.179     8.682    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X21Y49         FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.738     8.557    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100     8.657 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620     9.277    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.368 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    10.946    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
                         clock pessimism              0.115    11.060    
                         clock uncertainty           -0.079    10.981    
    SLICE_X21Y49         FDCE (Recov_fdce_C_CLR)     -0.405    10.576    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.576    
                         arrival time                          -8.682    
  -------------------------------------------------------------------
                         slack                                  1.894    

Slack (MET) :             1.894ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 0.580ns (22.997%)  route 1.942ns (77.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 10.946 - 5.000 ) 
    Source Clock Delay      (SCD):    6.160ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     3.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     4.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.413 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.747     6.160    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.456     6.616 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.763     7.379    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.503 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          1.179     8.682    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X21Y49         FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.738     8.557    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100     8.657 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620     9.277    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.368 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    10.946    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/C
                         clock pessimism              0.115    11.060    
                         clock uncertainty           -0.079    10.981    
    SLICE_X21Y49         FDCE (Recov_fdce_C_CLR)     -0.405    10.576    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.576    
                         arrival time                          -8.682    
  -------------------------------------------------------------------
                         slack                                  1.894    

Slack (MET) :             1.894ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 0.580ns (22.997%)  route 1.942ns (77.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 10.946 - 5.000 ) 
    Source Clock Delay      (SCD):    6.160ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.442     3.479    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     4.312    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.413 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.747     6.160    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.456     6.616 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.763     7.379    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.503 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          1.179     8.682    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X21Y49         FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.738     8.557    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100     8.657 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620     9.277    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.368 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    10.946    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/C
                         clock pessimism              0.115    11.060    
                         clock uncertainty           -0.079    10.981    
    SLICE_X21Y49         FDCE (Recov_fdce_C_CLR)     -0.405    10.576    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]
  -------------------------------------------------------------------
                         required time                         10.576    
                         arrival time                          -8.682    
  -------------------------------------------------------------------
                         slack                                  1.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.186ns (17.800%)  route 0.859ns (82.200%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     1.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     1.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.590     2.209    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.141     2.350 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.395     2.745    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.045     2.790 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          0.464     3.254    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X21Y48         FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.465     1.835    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.891 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     2.186    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.215 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     3.078    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/C
                         clock pessimism             -0.233     2.845    
                         clock uncertainty            0.079     2.924    
    SLICE_X21Y48         FDCE (Remov_fdce_C_CLR)     -0.092     2.832    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -2.832    
                         arrival time                           3.254    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.186ns (17.800%)  route 0.859ns (82.200%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     1.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     1.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.590     2.209    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.141     2.350 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.395     2.745    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.045     2.790 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          0.464     3.254    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X21Y48         FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.465     1.835    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.891 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     2.186    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.215 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     3.078    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                         clock pessimism             -0.233     2.845    
                         clock uncertainty            0.079     2.924    
    SLICE_X21Y48         FDCE (Remov_fdce_C_CLR)     -0.092     2.832    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]
  -------------------------------------------------------------------
                         required time                         -2.832    
                         arrival time                           3.254    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.186ns (17.800%)  route 0.859ns (82.200%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     1.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     1.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.590     2.209    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.141     2.350 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.395     2.745    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.045     2.790 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          0.464     3.254    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X21Y48         FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.465     1.835    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.891 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     2.186    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.215 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     3.078    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                         clock pessimism             -0.233     2.845    
                         clock uncertainty            0.079     2.924    
    SLICE_X21Y48         FDCE (Remov_fdce_C_CLR)     -0.092     2.832    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]
  -------------------------------------------------------------------
                         required time                         -2.832    
                         arrival time                           3.254    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.186ns (17.800%)  route 0.859ns (82.200%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     1.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     1.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.590     2.209    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.141     2.350 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.395     2.745    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.045     2.790 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          0.464     3.254    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X21Y48         FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.465     1.835    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.891 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     2.186    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.215 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     3.078    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                         clock pessimism             -0.233     2.845    
                         clock uncertainty            0.079     2.924    
    SLICE_X21Y48         FDCE (Remov_fdce_C_CLR)     -0.092     2.832    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]
  -------------------------------------------------------------------
                         required time                         -2.832    
                         arrival time                           3.254    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/CLR
                            (removal check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.080ns  (logic 0.186ns (17.221%)  route 0.894ns (82.779%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.077ns = ( 8.077 - 5.000 ) 
    Source Clock Delay      (SCD):    2.209ns = ( 7.209 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     5.265 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     6.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     6.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.590     7.209    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.141     7.350 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.395     7.745    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.045     7.790 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          0.499     8.289    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X22Y49         FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     5.371 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.465     6.835    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     6.891 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     7.186    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.215 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.862     8.077    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X22Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/C
                         clock pessimism             -0.233     7.844    
                         clock uncertainty            0.079     7.923    
    SLICE_X22Y49         FDCE (Remov_fdce_C_CLR)     -0.067     7.856    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -7.856    
                         arrival time                           8.289    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/CLR
                            (removal check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.080ns  (logic 0.186ns (17.221%)  route 0.894ns (82.779%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.077ns = ( 8.077 - 5.000 ) 
    Source Clock Delay      (SCD):    2.209ns = ( 7.209 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     5.265 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     6.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     6.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.590     7.209    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.141     7.350 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.395     7.745    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.045     7.790 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          0.499     8.289    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X22Y49         FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     5.371 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.465     6.835    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     6.891 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     7.186    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.215 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.862     8.077    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X22Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
                         clock pessimism             -0.233     7.844    
                         clock uncertainty            0.079     7.923    
    SLICE_X22Y49         FDCE (Remov_fdce_C_CLR)     -0.067     7.856    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -7.856    
                         arrival time                           8.289    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/CLR
                            (removal check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Din fall@5.000ns)
  Data Path Delay:        1.080ns  (logic 0.186ns (17.221%)  route 0.894ns (82.779%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.077ns = ( 8.077 - 5.000 ) 
    Source Clock Delay      (SCD):    2.209ns = ( 7.209 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    5.000     5.000 f  
    AA12                                              0.000     5.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     5.265 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     6.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     6.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.590     7.209    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.141     7.350 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.395     7.745    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.045     7.790 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          0.499     8.289    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X22Y49         FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     5.371 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.465     6.835    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     6.891 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     7.186    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.215 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.862     8.077    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X22Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/C
                         clock pessimism             -0.233     7.844    
                         clock uncertainty            0.079     7.923    
    SLICE_X22Y49         FDCE (Remov_fdce_C_CLR)     -0.067     7.856    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -7.856    
                         arrival time                           8.289    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.186ns (16.829%)  route 0.919ns (83.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     1.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     1.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.590     2.209    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.141     2.350 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.395     2.745    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.045     2.790 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          0.524     3.314    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X20Y48         FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.465     1.835    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.891 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     2.186    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.215 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     3.078    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C
                         clock pessimism             -0.233     2.845    
                         clock uncertainty            0.079     2.924    
    SLICE_X20Y48         FDCE (Remov_fdce_C_CLR)     -0.067     2.857    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -2.857    
                         arrival time                           3.314    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.186ns (16.829%)  route 0.919ns (83.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     1.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     1.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.590     2.209    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.141     2.350 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.395     2.745    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.045     2.790 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          0.524     3.314    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X20Y48         FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.465     1.835    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.891 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     2.186    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.215 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     3.078    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C
                         clock pessimism             -0.233     2.845    
                         clock uncertainty            0.079     2.924    
    SLICE_X20Y48         FDCE (Remov_fdce_C_CLR)     -0.067     2.857    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]
  -------------------------------------------------------------------
                         required time                         -2.857    
                         arrival time                           3.314    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.186ns (16.829%)  route 0.919ns (83.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.022     1.287    SPW_Din_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.332 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     1.593    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.619 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.590     2.209    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.141     2.350 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.395     2.745    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.045     2.790 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          0.524     3.314    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X20Y48         FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.465     1.835    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.891 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     2.186    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.215 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     3.078    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
                         clock pessimism             -0.233     2.845    
                         clock uncertainty            0.079     2.924    
    SLICE_X20Y48         FDCE (Remov_fdce_C_CLR)     -0.067     2.857    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -2.857    
                         arrival time                           3.314    
  -------------------------------------------------------------------
                         slack                                  0.457    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SPW_Sin
  To Clock:  SPW_Sin

Setup :            0  Failing Endpoints,  Worst Slack        1.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.618ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/CLR
                            (recovery check against rising-edge clock SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        2.860ns  (logic 0.580ns (20.277%)  route 2.280ns (79.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 15.946 - 10.000 ) 
    Source Clock Delay      (SCD):    6.764ns = ( 11.764 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.763ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     5.953 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     9.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    10.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.747    11.764    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.456    12.220 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.763    12.983    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    13.107 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          1.517    14.624    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X15Y45         FDCE                                         f  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)   10.000    10.000 r  
    U9                                                0.000    10.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    10.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820    10.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.738    13.557    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    13.657 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    14.277    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.368 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    15.946    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X15Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/C
                         clock pessimism              0.763    16.709    
                         clock uncertainty           -0.061    16.647    
    SLICE_X15Y45         FDCE (Recov_fdce_C_CLR)     -0.405    16.242    SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]
  -------------------------------------------------------------------
                         required time                         16.242    
                         arrival time                         -14.624    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.618ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/CLR
                            (recovery check against rising-edge clock SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        2.860ns  (logic 0.580ns (20.277%)  route 2.280ns (79.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 15.946 - 10.000 ) 
    Source Clock Delay      (SCD):    6.764ns = ( 11.764 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.763ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     5.953 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     9.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    10.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.747    11.764    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.456    12.220 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.763    12.983    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    13.107 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          1.517    14.624    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X15Y45         FDCE                                         f  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)   10.000    10.000 r  
    U9                                                0.000    10.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    10.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820    10.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.738    13.557    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    13.657 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    14.277    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.368 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    15.946    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X15Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
                         clock pessimism              0.763    16.709    
                         clock uncertainty           -0.061    16.647    
    SLICE_X15Y45         FDCE (Recov_fdce_C_CLR)     -0.405    16.242    SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                         16.242    
                         arrival time                         -14.624    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.618ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/CLR
                            (recovery check against rising-edge clock SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        2.860ns  (logic 0.580ns (20.277%)  route 2.280ns (79.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 15.946 - 10.000 ) 
    Source Clock Delay      (SCD):    6.764ns = ( 11.764 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.763ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     5.953 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     9.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    10.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.747    11.764    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.456    12.220 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.763    12.983    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    13.107 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          1.517    14.624    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X15Y45         FDCE                                         f  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)   10.000    10.000 r  
    U9                                                0.000    10.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    10.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820    10.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.738    13.557    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    13.657 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    14.277    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.368 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    15.946    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X15Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/C
                         clock pessimism              0.763    16.709    
                         clock uncertainty           -0.061    16.647    
    SLICE_X15Y45         FDCE (Recov_fdce_C_CLR)     -0.405    16.242    SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                         16.242    
                         arrival time                         -14.624    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.704ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/CLR
                            (recovery check against rising-edge clock SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        2.860ns  (logic 0.580ns (20.277%)  route 2.280ns (79.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 15.946 - 10.000 ) 
    Source Clock Delay      (SCD):    6.764ns = ( 11.764 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.763ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     5.953 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     9.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    10.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.747    11.764    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.456    12.220 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.763    12.983    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    13.107 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          1.517    14.624    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X14Y45         FDCE                                         f  SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)   10.000    10.000 r  
    U9                                                0.000    10.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    10.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820    10.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.738    13.557    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    13.657 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    14.277    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.368 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    15.946    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X14Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
                         clock pessimism              0.763    16.709    
                         clock uncertainty           -0.061    16.647    
    SLICE_X14Y45         FDCE (Recov_fdce_C_CLR)     -0.319    16.328    SPW_IF/RECVFRONT_INST/ff_r_di2f_reg
  -------------------------------------------------------------------
                         required time                         16.328    
                         arrival time                         -14.624    
  -------------------------------------------------------------------
                         slack                                  1.704    

Slack (MET) :             1.859ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/CLR
                            (recovery check against rising-edge clock SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        2.706ns  (logic 0.580ns (21.437%)  route 2.126ns (78.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 15.946 - 10.000 ) 
    Source Clock Delay      (SCD):    6.764ns = ( 11.764 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.763ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     5.953 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     9.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    10.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.747    11.764    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.456    12.220 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.763    12.983    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    13.107 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          1.362    14.469    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X14Y46         FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)   10.000    10.000 r  
    U9                                                0.000    10.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    10.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820    10.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.738    13.557    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    13.657 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    14.277    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.368 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    15.946    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X14Y46         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                         clock pessimism              0.763    16.709    
                         clock uncertainty           -0.061    16.647    
    SLICE_X14Y46         FDCE (Recov_fdce_C_CLR)     -0.319    16.328    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]
  -------------------------------------------------------------------
                         required time                         16.328    
                         arrival time                         -14.469    
  -------------------------------------------------------------------
                         slack                                  1.859    

Slack (MET) :             1.859ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/CLR
                            (recovery check against rising-edge clock SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        2.706ns  (logic 0.580ns (21.437%)  route 2.126ns (78.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 15.946 - 10.000 ) 
    Source Clock Delay      (SCD):    6.764ns = ( 11.764 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.763ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     5.953 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     9.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    10.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.747    11.764    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.456    12.220 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.763    12.983    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    13.107 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          1.362    14.469    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X14Y46         FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)   10.000    10.000 r  
    U9                                                0.000    10.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    10.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820    10.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.738    13.557    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    13.657 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    14.277    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.368 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    15.946    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X14Y46         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
                         clock pessimism              0.763    16.709    
                         clock uncertainty           -0.061    16.647    
    SLICE_X14Y46         FDCE (Recov_fdce_C_CLR)     -0.319    16.328    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]
  -------------------------------------------------------------------
                         required time                         16.328    
                         arrival time                         -14.469    
  -------------------------------------------------------------------
                         slack                                  1.859    

Slack (MET) :             1.887ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/ff_f_di1_reg/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        2.595ns  (logic 0.580ns (22.355%)  route 2.015ns (77.645%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 15.946 - 10.000 ) 
    Source Clock Delay      (SCD):    6.764ns = ( 11.764 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.763ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     5.953 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     9.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    10.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.747    11.764    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.456    12.220 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.763    12.983    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    13.107 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          1.251    14.358    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X13Y45         FDCE                                         f  SPW_IF/RECVFRONT_INST/ff_f_di1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)   10.000    10.000 r  
    U9                                                0.000    10.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    10.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820    10.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.738    13.557    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    13.657 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    14.277    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.368 f  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    15.946    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X13Y45         FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C  (IS_INVERTED)
                         clock pessimism              0.763    16.709    
                         clock uncertainty           -0.061    16.647    
    SLICE_X13Y45         FDCE (Recov_fdce_C_CLR)     -0.402    16.245    SPW_IF/RECVFRONT_INST/ff_f_di1_reg
  -------------------------------------------------------------------
                         required time                         16.245    
                         arrival time                         -14.358    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/CLR
                            (recovery check against rising-edge clock SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        2.522ns  (logic 0.580ns (22.997%)  route 1.942ns (77.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 15.946 - 10.000 ) 
    Source Clock Delay      (SCD):    6.764ns = ( 11.764 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.763ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     5.953 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     9.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    10.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.747    11.764    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.456    12.220 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.763    12.983    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    13.107 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          1.179    14.286    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X21Y49         FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)   10.000    10.000 r  
    U9                                                0.000    10.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    10.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820    10.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.738    13.557    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    13.657 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    14.277    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.368 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    15.946    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
                         clock pessimism              0.763    16.709    
                         clock uncertainty           -0.061    16.647    
    SLICE_X21Y49         FDCE (Recov_fdce_C_CLR)     -0.405    16.242    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]
  -------------------------------------------------------------------
                         required time                         16.242    
                         arrival time                         -14.286    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/CLR
                            (recovery check against rising-edge clock SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        2.522ns  (logic 0.580ns (22.997%)  route 1.942ns (77.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 15.946 - 10.000 ) 
    Source Clock Delay      (SCD):    6.764ns = ( 11.764 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.763ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     5.953 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     9.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    10.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.747    11.764    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.456    12.220 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.763    12.983    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    13.107 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          1.179    14.286    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X21Y49         FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)   10.000    10.000 r  
    U9                                                0.000    10.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    10.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820    10.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.738    13.557    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    13.657 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    14.277    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.368 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    15.946    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/C
                         clock pessimism              0.763    16.709    
                         clock uncertainty           -0.061    16.647    
    SLICE_X21Y49         FDCE (Recov_fdce_C_CLR)     -0.405    16.242    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]
  -------------------------------------------------------------------
                         required time                         16.242    
                         arrival time                         -14.286    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/CLR
                            (recovery check against rising-edge clock SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin rise@10.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        2.522ns  (logic 0.580ns (22.997%)  route 1.942ns (77.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 15.946 - 10.000 ) 
    Source Clock Delay      (SCD):    6.764ns = ( 11.764 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.763ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     5.953 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           3.130     9.083    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.207 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.709     9.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    10.017 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.747    11.764    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.456    12.220 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.763    12.983    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    13.107 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          1.179    14.286    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X21Y49         FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)   10.000    10.000 r  
    U9                                                0.000    10.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000    10.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820    10.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.738    13.557    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100    13.657 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620    14.277    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.368 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.577    15.946    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X21Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/C
                         clock pessimism              0.763    16.709    
                         clock uncertainty           -0.061    16.647    
    SLICE_X21Y49         FDCE (Recov_fdce_C_CLR)     -0.405    16.242    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]
  -------------------------------------------------------------------
                         required time                         16.242    
                         arrival time                         -14.286    
  -------------------------------------------------------------------
                         slack                                  1.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/CLR
                            (removal check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.045ns  (logic 0.186ns (17.800%)  route 0.859ns (82.200%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 8.078 - 5.000 ) 
    Source Clock Delay      (SCD):    2.355ns = ( 7.355 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.683ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     5.182 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     6.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     6.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.590     7.355    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.141     7.496 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.395     7.891    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.045     7.936 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          0.464     8.400    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X21Y48         FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     5.371 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.465     6.835    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     6.891 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     7.186    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.215 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     8.078    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/C
                         clock pessimism             -0.683     7.395    
    SLICE_X21Y48         FDCE (Remov_fdce_C_CLR)     -0.092     7.303    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -7.303    
                         arrival time                           8.400    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/CLR
                            (removal check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.045ns  (logic 0.186ns (17.800%)  route 0.859ns (82.200%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 8.078 - 5.000 ) 
    Source Clock Delay      (SCD):    2.355ns = ( 7.355 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.683ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     5.182 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     6.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     6.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.590     7.355    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.141     7.496 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.395     7.891    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.045     7.936 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          0.464     8.400    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X21Y48         FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     5.371 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.465     6.835    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     6.891 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     7.186    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.215 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     8.078    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                         clock pessimism             -0.683     7.395    
    SLICE_X21Y48         FDCE (Remov_fdce_C_CLR)     -0.092     7.303    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]
  -------------------------------------------------------------------
                         required time                         -7.303    
                         arrival time                           8.400    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/CLR
                            (removal check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.045ns  (logic 0.186ns (17.800%)  route 0.859ns (82.200%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 8.078 - 5.000 ) 
    Source Clock Delay      (SCD):    2.355ns = ( 7.355 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.683ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     5.182 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     6.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     6.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.590     7.355    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.141     7.496 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.395     7.891    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.045     7.936 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          0.464     8.400    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X21Y48         FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     5.371 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.465     6.835    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     6.891 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     7.186    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.215 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     8.078    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                         clock pessimism             -0.683     7.395    
    SLICE_X21Y48         FDCE (Remov_fdce_C_CLR)     -0.092     7.303    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]
  -------------------------------------------------------------------
                         required time                         -7.303    
                         arrival time                           8.400    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/CLR
                            (removal check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.045ns  (logic 0.186ns (17.800%)  route 0.859ns (82.200%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 8.078 - 5.000 ) 
    Source Clock Delay      (SCD):    2.355ns = ( 7.355 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.683ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     5.182 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     6.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     6.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.590     7.355    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.141     7.496 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.395     7.891    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.045     7.936 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          0.464     8.400    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X21Y48         FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     5.371 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.465     6.835    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     6.891 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     7.186    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.215 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     8.078    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X21Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                         clock pessimism             -0.683     7.395    
    SLICE_X21Y48         FDCE (Remov_fdce_C_CLR)     -0.092     7.303    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]
  -------------------------------------------------------------------
                         required time                         -7.303    
                         arrival time                           8.400    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.108ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/CLR
                            (removal check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.080ns  (logic 0.186ns (17.221%)  route 0.894ns (82.779%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.077ns = ( 8.077 - 5.000 ) 
    Source Clock Delay      (SCD):    2.355ns = ( 7.355 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.683ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     5.182 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     6.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     6.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.590     7.355    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.141     7.496 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.395     7.891    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.045     7.936 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          0.499     8.435    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X22Y49         FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     5.371 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.465     6.835    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     6.891 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     7.186    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.215 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.862     8.077    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X22Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/C
                         clock pessimism             -0.683     7.394    
    SLICE_X22Y49         FDCE (Remov_fdce_C_CLR)     -0.067     7.327    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -7.327    
                         arrival time                           8.435    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.108ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/CLR
                            (removal check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.080ns  (logic 0.186ns (17.221%)  route 0.894ns (82.779%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.077ns = ( 8.077 - 5.000 ) 
    Source Clock Delay      (SCD):    2.355ns = ( 7.355 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.683ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     5.182 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     6.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     6.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.590     7.355    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.141     7.496 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.395     7.891    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.045     7.936 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          0.499     8.435    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X22Y49         FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     5.371 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.465     6.835    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     6.891 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     7.186    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.215 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.862     8.077    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X22Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
                         clock pessimism             -0.683     7.394    
    SLICE_X22Y49         FDCE (Remov_fdce_C_CLR)     -0.067     7.327    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -7.327    
                         arrival time                           8.435    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.108ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/CLR
                            (removal check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.080ns  (logic 0.186ns (17.221%)  route 0.894ns (82.779%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.077ns = ( 8.077 - 5.000 ) 
    Source Clock Delay      (SCD):    2.355ns = ( 7.355 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.683ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     5.182 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     6.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     6.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.590     7.355    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.141     7.496 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.395     7.891    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.045     7.936 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          0.499     8.435    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X22Y49         FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     5.371 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.465     6.835    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     6.891 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     7.186    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.215 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.862     8.077    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X22Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/C
                         clock pessimism             -0.683     7.394    
    SLICE_X22Y49         FDCE (Remov_fdce_C_CLR)     -0.067     7.327    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -7.327    
                         arrival time                           8.435    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.132ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/CLR
                            (removal check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.105ns  (logic 0.186ns (16.829%)  route 0.919ns (83.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 8.078 - 5.000 ) 
    Source Clock Delay      (SCD):    2.355ns = ( 7.355 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.683ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     5.182 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     6.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     6.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.590     7.355    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.141     7.496 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.395     7.891    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.045     7.936 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          0.524     8.460    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X20Y48         FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     5.371 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.465     6.835    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     6.891 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     7.186    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.215 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     8.078    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C
                         clock pessimism             -0.683     7.395    
    SLICE_X20Y48         FDCE (Remov_fdce_C_CLR)     -0.067     7.328    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -7.328    
                         arrival time                           8.460    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.132ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/CLR
                            (removal check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.105ns  (logic 0.186ns (16.829%)  route 0.919ns (83.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 8.078 - 5.000 ) 
    Source Clock Delay      (SCD):    2.355ns = ( 7.355 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.683ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     5.182 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     6.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     6.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.590     7.355    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.141     7.496 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.395     7.891    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.045     7.936 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          0.524     8.460    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X20Y48         FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     5.371 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.465     6.835    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     6.891 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     7.186    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.215 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     8.078    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C
                         clock pessimism             -0.683     7.395    
    SLICE_X20Y48         FDCE (Remov_fdce_C_CLR)     -0.067     7.328    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]
  -------------------------------------------------------------------
                         required time                         -7.328    
                         arrival time                           8.460    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.132ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/CLR
                            (removal check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@5.000ns - SPW_Sin fall@5.000ns)
  Data Path Delay:        1.105ns  (logic 0.186ns (16.829%)  route 0.919ns (83.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 8.078 - 5.000 ) 
    Source Clock Delay      (SCD):    2.355ns = ( 7.355 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.683ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     5.182 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.252     6.434    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     6.479 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.261     6.740    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.766 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.590     7.355    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.141     7.496 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.395     7.891    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.045     7.936 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=34, routed)          0.524     8.460    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X20Y48         FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     5.371 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.465     6.835    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     6.891 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     7.186    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.215 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.863     8.078    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X20Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
                         clock pessimism             -0.683     7.395    
    SLICE_X20Y48         FDCE (Remov_fdce_C_CLR)     -0.067     7.328    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -7.328    
                         arrival time                           8.460    
  -------------------------------------------------------------------
                         slack                                  1.132    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SPW_main_clk
  To Clock:  SPW_Sin

Setup :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.761ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_Sin fall@5.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        5.137ns  (logic 0.574ns (11.174%)  route 4.563ns (88.826%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.939ns = ( 10.939 - 5.000 ) 
    Source Clock Delay      (SCD):    4.988ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.747     4.988    SPW_IF/LINK_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X27Y49         FDCE                                         r  SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDCE (Prop_fdce_C_Q)         0.456     5.444 r  SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=19, routed)          2.227     7.671    SPW_IF/LINK_INST/recv_rxen
    SLICE_X27Y49         LUT1 (Prop_lut1_I0_O)        0.118     7.789 f  SPW_IF/LINK_INST/reset_reg[0]_i_2/O
                         net (fo=1, routed)           2.336    10.126    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X24Y48         FDCE                                         f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    5.000     5.000 f  
    U9                                                0.000     5.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.738     8.557    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.100     8.657 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.620     9.277    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.368 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          1.570    10.939    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                         clock pessimism              0.000    10.939    
                         clock uncertainty           -0.079    10.860    
    SLICE_X24Y48         FDCE (Recov_fdce_C_CLR)     -0.607    10.253    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.253    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                                  0.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 0.189ns (8.282%)  route 2.093ns (91.718%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.073ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.141ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.590     1.477    SPW_IF/LINK_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X27Y49         FDCE                                         r  SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=19, routed)          0.985     2.603    SPW_IF/LINK_INST/recv_rxen
    SLICE_X27Y49         LUT1 (Prop_lut1_I0_O)        0.048     2.651 f  SPW_IF/LINK_INST/reset_reg[0]_i_2/O
                         net (fo=1, routed)           1.108     3.759    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X24Y48         FDCE                                         f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.465     1.835    SPW_Sin_IBUF
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.056     1.891 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.295     2.186    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.215 r  reset_reg_reg[0]_i_1/O
                         net (fo=35, routed)          0.858     3.073    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X24Y48         FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                         clock pessimism              0.000     3.073    
                         clock uncertainty            0.079     3.152    
    SLICE_X24Y48         FDCE (Remov_fdce_C_CLR)     -0.154     2.998    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.998    
                         arrival time                           3.759    
  -------------------------------------------------------------------
                         slack                                  0.761    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SPW_TX_clk
  To Clock:  SPW_TX_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.828ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.422ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.828ns  (required time - arrival time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fct]/CLR
                            (recovery check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_TX_clk rise@10.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 0.642ns (24.516%)  route 1.977ns (75.483%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.484ns = ( 14.484 - 10.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.656     4.915    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X32Y50         FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.518     5.433 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521     5.954    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X32Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.078 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=91, routed)          1.456     7.533    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X31Y45         FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fct]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                     10.000    10.000 r  
    AA7                                               0.000    10.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    10.853 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.825    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.916 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.568    14.484    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X31Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fct]/C
                         clock pessimism              0.343    14.827    
                         clock uncertainty           -0.061    14.766    
    SLICE_X31Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.361    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fct]
  -------------------------------------------------------------------
                         required time                         14.361    
                         arrival time                          -7.533    
  -------------------------------------------------------------------
                         slack                                  6.828    

Slack (MET) :             6.828ns  (required time - arrival time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fctpiggy]/CLR
                            (recovery check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_TX_clk rise@10.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 0.642ns (24.516%)  route 1.977ns (75.483%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.484ns = ( 14.484 - 10.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.656     4.915    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X32Y50         FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.518     5.433 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521     5.954    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X32Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.078 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=91, routed)          1.456     7.533    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X31Y45         FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fctpiggy]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                     10.000    10.000 r  
    AA7                                               0.000    10.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    10.853 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.825    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.916 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.568    14.484    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X31Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fctpiggy]/C
                         clock pessimism              0.343    14.827    
                         clock uncertainty           -0.061    14.766    
    SLICE_X31Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.361    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fctpiggy]
  -------------------------------------------------------------------
                         required time                         14.361    
                         arrival time                          -7.533    
  -------------------------------------------------------------------
                         slack                                  6.828    

Slack (MET) :             6.828ns  (required time - arrival time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][flag]/CLR
                            (recovery check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_TX_clk rise@10.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 0.642ns (24.516%)  route 1.977ns (75.483%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.484ns = ( 14.484 - 10.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.656     4.915    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X32Y50         FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.518     5.433 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521     5.954    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X32Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.078 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=91, routed)          1.456     7.533    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X31Y45         FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][flag]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                     10.000    10.000 r  
    AA7                                               0.000    10.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    10.853 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.825    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.916 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.568    14.484    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X31Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][flag]/C
                         clock pessimism              0.343    14.827    
                         clock uncertainty           -0.061    14.766    
    SLICE_X31Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.361    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][flag]
  -------------------------------------------------------------------
                         required time                         14.361    
                         arrival time                          -7.533    
  -------------------------------------------------------------------
                         slack                                  6.828    

Slack (MET) :             6.856ns  (required time - arrival time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][0]/PRE
                            (recovery check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_TX_clk rise@10.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        2.561ns  (logic 0.642ns (25.066%)  route 1.919ns (74.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 14.409 - 10.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.656     4.915    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X32Y50         FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.518     5.433 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521     5.954    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X32Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.078 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=91, routed)          1.398     7.476    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X35Y44         FDPE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                     10.000    10.000 r  
    AA7                                               0.000    10.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    10.853 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.825    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.916 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.493    14.409    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X35Y44         FDPE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][0]/C
                         clock pessimism              0.343    14.752    
                         clock uncertainty           -0.061    14.691    
    SLICE_X35Y44         FDPE (Recov_fdpe_C_PRE)     -0.359    14.332    SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][0]
  -------------------------------------------------------------------
                         required time                         14.332    
                         arrival time                          -7.476    
  -------------------------------------------------------------------
                         slack                                  6.856    

Slack (MET) :             6.902ns  (required time - arrival time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/CLR
                            (recovery check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_TX_clk rise@10.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 0.642ns (26.001%)  route 1.827ns (73.999%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 14.409 - 10.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.656     4.915    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X32Y50         FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.518     5.433 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521     5.954    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X32Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.078 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=91, routed)          1.306     7.384    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X35Y45         FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                     10.000    10.000 r  
    AA7                                               0.000    10.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    10.853 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.825    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.916 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.493    14.409    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
                         clock pessimism              0.343    14.752    
                         clock uncertainty           -0.061    14.691    
    SLICE_X35Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.286    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]
  -------------------------------------------------------------------
                         required time                         14.286    
                         arrival time                          -7.384    
  -------------------------------------------------------------------
                         slack                                  6.902    

Slack (MET) :             6.902ns  (required time - arrival time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/CLR
                            (recovery check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_TX_clk rise@10.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 0.642ns (26.001%)  route 1.827ns (73.999%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 14.409 - 10.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.656     4.915    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X32Y50         FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.518     5.433 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521     5.954    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X32Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.078 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=91, routed)          1.306     7.384    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X35Y45         FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                     10.000    10.000 r  
    AA7                                               0.000    10.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    10.853 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.825    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.916 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.493    14.409    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/C
                         clock pessimism              0.343    14.752    
                         clock uncertainty           -0.061    14.691    
    SLICE_X35Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.286    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]
  -------------------------------------------------------------------
                         required time                         14.286    
                         arrival time                          -7.384    
  -------------------------------------------------------------------
                         slack                                  6.902    

Slack (MET) :             6.902ns  (required time - arrival time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/CLR
                            (recovery check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_TX_clk rise@10.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 0.642ns (26.001%)  route 1.827ns (73.999%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 14.409 - 10.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.656     4.915    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X32Y50         FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.518     5.433 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521     5.954    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X32Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.078 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=91, routed)          1.306     7.384    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X35Y45         FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                     10.000    10.000 r  
    AA7                                               0.000    10.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    10.853 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.825    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.916 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.493    14.409    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/C
                         clock pessimism              0.343    14.752    
                         clock uncertainty           -0.061    14.691    
    SLICE_X35Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.286    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]
  -------------------------------------------------------------------
                         required time                         14.286    
                         arrival time                          -7.384    
  -------------------------------------------------------------------
                         slack                                  6.902    

Slack (MET) :             6.902ns  (required time - arrival time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/CLR
                            (recovery check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_TX_clk rise@10.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 0.642ns (26.001%)  route 1.827ns (73.999%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 14.409 - 10.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.656     4.915    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X32Y50         FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.518     5.433 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521     5.954    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X32Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.078 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=91, routed)          1.306     7.384    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X35Y45         FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                     10.000    10.000 r  
    AA7                                               0.000    10.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    10.853 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.825    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.916 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.493    14.409    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/C
                         clock pessimism              0.343    14.752    
                         clock uncertainty           -0.061    14.691    
    SLICE_X35Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.286    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]
  -------------------------------------------------------------------
                         required time                         14.286    
                         arrival time                          -7.384    
  -------------------------------------------------------------------
                         slack                                  6.902    

Slack (MET) :             6.902ns  (required time - arrival time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/CLR
                            (recovery check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_TX_clk rise@10.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 0.642ns (26.001%)  route 1.827ns (73.999%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 14.409 - 10.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.656     4.915    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X32Y50         FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.518     5.433 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521     5.954    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X32Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.078 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=91, routed)          1.306     7.384    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X35Y45         FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                     10.000    10.000 r  
    AA7                                               0.000    10.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    10.853 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.825    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.916 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.493    14.409    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/C
                         clock pessimism              0.343    14.752    
                         clock uncertainty           -0.061    14.691    
    SLICE_X35Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.286    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]
  -------------------------------------------------------------------
                         required time                         14.286    
                         arrival time                          -7.384    
  -------------------------------------------------------------------
                         slack                                  6.902    

Slack (MET) :             6.902ns  (required time - arrival time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]/CLR
                            (recovery check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_TX_clk rise@10.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 0.642ns (26.001%)  route 1.827ns (73.999%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 14.409 - 10.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.656     4.915    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X32Y50         FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.518     5.433 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521     5.954    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X32Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.078 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=91, routed)          1.306     7.384    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X35Y45         FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                     10.000    10.000 r  
    AA7                                               0.000    10.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    10.853 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.825    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.916 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.493    14.409    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]/C
                         clock pessimism              0.343    14.752    
                         clock uncertainty           -0.061    14.691    
    SLICE_X35Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.286    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]
  -------------------------------------------------------------------
                         required time                         14.286    
                         arrival time                          -7.384    
  -------------------------------------------------------------------
                         slack                                  6.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][2]/CLR
                            (removal check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.209ns (34.940%)  route 0.389ns (65.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.561     1.465    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X32Y50         FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     1.792    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X32Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.837 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=91, routed)          0.226     2.063    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X33Y48         FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.829     1.981    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X33Y48         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][2]/C
                         clock pessimism             -0.248     1.733    
    SLICE_X33Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.641    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][2]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][4]/CLR
                            (removal check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.209ns (34.940%)  route 0.389ns (65.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.561     1.465    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X32Y50         FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     1.792    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X32Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.837 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=91, routed)          0.226     2.063    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X33Y48         FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.829     1.981    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X33Y48         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][4]/C
                         clock pessimism             -0.248     1.733    
    SLICE_X33Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.641    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][4]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][5]/CLR
                            (removal check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.209ns (34.940%)  route 0.389ns (65.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.561     1.465    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X32Y50         FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     1.792    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X32Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.837 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=91, routed)          0.226     2.063    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X33Y48         FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.829     1.981    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X33Y48         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][5]/C
                         clock pessimism             -0.248     1.733    
    SLICE_X33Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.641    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][5]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][6]/CLR
                            (removal check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.209ns (34.940%)  route 0.389ns (65.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.561     1.465    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X32Y50         FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     1.792    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X32Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.837 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=91, routed)          0.226     2.063    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X33Y48         FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.829     1.981    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X33Y48         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][6]/C
                         clock pessimism             -0.248     1.733    
    SLICE_X33Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.641    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][6]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][7]/CLR
                            (removal check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.209ns (34.940%)  route 0.389ns (65.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.561     1.465    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X32Y50         FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     1.792    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X32Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.837 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=91, routed)          0.226     2.063    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X33Y48         FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.829     1.981    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X33Y48         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][7]/C
                         clock pessimism             -0.248     1.733    
    SLICE_X33Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.641    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][7]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy][2]/CLR
                            (removal check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.209ns (34.940%)  route 0.389ns (65.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.561     1.465    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X32Y50         FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     1.792    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X32Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.837 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=91, routed)          0.226     2.063    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X33Y48         FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.829     1.981    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X33Y48         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy][2]/C
                         clock pessimism             -0.248     1.733    
    SLICE_X33Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.641    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy][2]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdone][1]/CLR
                            (removal check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.209ns (34.940%)  route 0.389ns (65.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.561     1.465    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X32Y50         FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     1.792    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X32Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.837 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=91, routed)          0.226     2.063    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X33Y48         FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdone][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.829     1.981    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X33Y48         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdone][1]/C
                         clock pessimism             -0.248     1.733    
    SLICE_X33Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.641    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdone][1]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][1]/CLR
                            (removal check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.209ns (31.223%)  route 0.460ns (68.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.561     1.465    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X32Y50         FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     1.792    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X32Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.837 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=91, routed)          0.297     2.135    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X32Y47         FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.829     1.981    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X32Y47         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][1]/C
                         clock pessimism             -0.248     1.733    
    SLICE_X32Y47         FDCE (Remov_fdce_C_CLR)     -0.067     1.666    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][1]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][2]/CLR
                            (removal check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.209ns (31.223%)  route 0.460ns (68.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.561     1.465    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X32Y50         FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     1.792    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X32Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.837 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=91, routed)          0.297     2.135    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X32Y47         FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.829     1.981    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X32Y47         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][2]/C
                         clock pessimism             -0.248     1.733    
    SLICE_X32Y47         FDCE (Remov_fdce_C_CLR)     -0.067     1.666    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][2]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_parity]/CLR
                            (removal check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.209ns (31.223%)  route 0.460ns (68.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.561     1.465    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X32Y50         FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     1.792    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X32Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.837 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=91, routed)          0.297     2.135    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X32Y47         FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_parity]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.829     1.981    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X32Y47         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_parity]/C
                         clock pessimism             -0.248     1.733    
    SLICE_X32Y47         FDCE (Remov_fdce_C_CLR)     -0.067     1.666    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_parity]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.468    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SPW_main_clk
  To Clock:  SPW_main_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.381ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/TXMEM/s_mem_reg[661][2]/CLR
                            (recovery check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        7.268ns  (logic 0.580ns (7.980%)  route 6.688ns (92.020%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.376ns = ( 14.376 - 10.000 ) 
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.703     4.944    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X29Y50         FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.456     5.400 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.493     5.894    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X29Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.018 f  SPW_IF/SYSRSTLOGIC/s_mem[0][8]_i_2/O
                         net (fo=9448, routed)        6.195    12.213    SPW_IF/TXMEM/s_mem_reg[0][8]_0
    SLICE_X38Y26         FDCE                                         f  SPW_IF/TXMEM/s_mem_reg[661][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.477    14.376    SPW_IF/TXMEM/SPW_main_clk_IBUF_BUFG
    SLICE_X38Y26         FDCE                                         r  SPW_IF/TXMEM/s_mem_reg[661][2]/C
                         clock pessimism              0.343    14.719    
                         clock uncertainty           -0.061    14.658    
    SLICE_X38Y26         FDCE (Recov_fdce_C_CLR)     -0.319    14.339    SPW_IF/TXMEM/s_mem_reg[661][2]
  -------------------------------------------------------------------
                         required time                         14.339    
                         arrival time                         -12.213    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.175ns  (required time - arrival time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/TXMEM/s_mem_reg[658][2]/CLR
                            (recovery check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        7.137ns  (logic 0.580ns (8.127%)  route 6.557ns (91.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.379ns = ( 14.379 - 10.000 ) 
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.703     4.944    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X29Y50         FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.456     5.400 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.493     5.894    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X29Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.018 f  SPW_IF/SYSRSTLOGIC/s_mem[0][8]_i_2/O
                         net (fo=9448, routed)        6.064    12.081    SPW_IF/TXMEM/s_mem_reg[0][8]_0
    SLICE_X40Y28         FDCE                                         f  SPW_IF/TXMEM/s_mem_reg[658][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.480    14.379    SPW_IF/TXMEM/SPW_main_clk_IBUF_BUFG
    SLICE_X40Y28         FDCE                                         r  SPW_IF/TXMEM/s_mem_reg[658][2]/C
                         clock pessimism              0.343    14.722    
                         clock uncertainty           -0.061    14.661    
    SLICE_X40Y28         FDCE (Recov_fdce_C_CLR)     -0.405    14.256    SPW_IF/TXMEM/s_mem_reg[658][2]
  -------------------------------------------------------------------
                         required time                         14.256    
                         arrival time                         -12.081    
  -------------------------------------------------------------------
                         slack                                  2.175    

Slack (MET) :             2.175ns  (required time - arrival time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/TXMEM/s_mem_reg[658][4]/CLR
                            (recovery check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        7.137ns  (logic 0.580ns (8.127%)  route 6.557ns (91.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.379ns = ( 14.379 - 10.000 ) 
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.703     4.944    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X29Y50         FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.456     5.400 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.493     5.894    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X29Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.018 f  SPW_IF/SYSRSTLOGIC/s_mem[0][8]_i_2/O
                         net (fo=9448, routed)        6.064    12.081    SPW_IF/TXMEM/s_mem_reg[0][8]_0
    SLICE_X40Y28         FDCE                                         f  SPW_IF/TXMEM/s_mem_reg[658][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.480    14.379    SPW_IF/TXMEM/SPW_main_clk_IBUF_BUFG
    SLICE_X40Y28         FDCE                                         r  SPW_IF/TXMEM/s_mem_reg[658][4]/C
                         clock pessimism              0.343    14.722    
                         clock uncertainty           -0.061    14.661    
    SLICE_X40Y28         FDCE (Recov_fdce_C_CLR)     -0.405    14.256    SPW_IF/TXMEM/s_mem_reg[658][4]
  -------------------------------------------------------------------
                         required time                         14.256    
                         arrival time                         -12.081    
  -------------------------------------------------------------------
                         slack                                  2.175    

Slack (MET) :             2.175ns  (required time - arrival time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/TXMEM/s_mem_reg[658][8]/CLR
                            (recovery check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        7.137ns  (logic 0.580ns (8.127%)  route 6.557ns (91.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.379ns = ( 14.379 - 10.000 ) 
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.703     4.944    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X29Y50         FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.456     5.400 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.493     5.894    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X29Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.018 f  SPW_IF/SYSRSTLOGIC/s_mem[0][8]_i_2/O
                         net (fo=9448, routed)        6.064    12.081    SPW_IF/TXMEM/s_mem_reg[0][8]_0
    SLICE_X40Y28         FDCE                                         f  SPW_IF/TXMEM/s_mem_reg[658][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.480    14.379    SPW_IF/TXMEM/SPW_main_clk_IBUF_BUFG
    SLICE_X40Y28         FDCE                                         r  SPW_IF/TXMEM/s_mem_reg[658][8]/C
                         clock pessimism              0.343    14.722    
                         clock uncertainty           -0.061    14.661    
    SLICE_X40Y28         FDCE (Recov_fdce_C_CLR)     -0.405    14.256    SPW_IF/TXMEM/s_mem_reg[658][8]
  -------------------------------------------------------------------
                         required time                         14.256    
                         arrival time                         -12.081    
  -------------------------------------------------------------------
                         slack                                  2.175    

Slack (MET) :             2.179ns  (required time - arrival time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/TXMEM/s_mem_reg[668][2]/CLR
                            (recovery check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        7.132ns  (logic 0.580ns (8.132%)  route 6.552ns (91.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.379ns = ( 14.379 - 10.000 ) 
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.703     4.944    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X29Y50         FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.456     5.400 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.493     5.894    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X29Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.018 f  SPW_IF/SYSRSTLOGIC/s_mem[0][8]_i_2/O
                         net (fo=9448, routed)        6.059    12.077    SPW_IF/TXMEM/s_mem_reg[0][8]_0
    SLICE_X41Y28         FDCE                                         f  SPW_IF/TXMEM/s_mem_reg[668][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.480    14.379    SPW_IF/TXMEM/SPW_main_clk_IBUF_BUFG
    SLICE_X41Y28         FDCE                                         r  SPW_IF/TXMEM/s_mem_reg[668][2]/C
                         clock pessimism              0.343    14.722    
                         clock uncertainty           -0.061    14.661    
    SLICE_X41Y28         FDCE (Recov_fdce_C_CLR)     -0.405    14.256    SPW_IF/TXMEM/s_mem_reg[668][2]
  -------------------------------------------------------------------
                         required time                         14.256    
                         arrival time                         -12.077    
  -------------------------------------------------------------------
                         slack                                  2.179    

Slack (MET) :             2.179ns  (required time - arrival time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/TXMEM/s_mem_reg[668][4]/CLR
                            (recovery check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        7.132ns  (logic 0.580ns (8.132%)  route 6.552ns (91.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.379ns = ( 14.379 - 10.000 ) 
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.703     4.944    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X29Y50         FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.456     5.400 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.493     5.894    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X29Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.018 f  SPW_IF/SYSRSTLOGIC/s_mem[0][8]_i_2/O
                         net (fo=9448, routed)        6.059    12.077    SPW_IF/TXMEM/s_mem_reg[0][8]_0
    SLICE_X41Y28         FDCE                                         f  SPW_IF/TXMEM/s_mem_reg[668][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.480    14.379    SPW_IF/TXMEM/SPW_main_clk_IBUF_BUFG
    SLICE_X41Y28         FDCE                                         r  SPW_IF/TXMEM/s_mem_reg[668][4]/C
                         clock pessimism              0.343    14.722    
                         clock uncertainty           -0.061    14.661    
    SLICE_X41Y28         FDCE (Recov_fdce_C_CLR)     -0.405    14.256    SPW_IF/TXMEM/s_mem_reg[668][4]
  -------------------------------------------------------------------
                         required time                         14.256    
                         arrival time                         -12.077    
  -------------------------------------------------------------------
                         slack                                  2.179    

Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/TXMEM/s_mem_reg[532][6]/CLR
                            (recovery check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        7.122ns  (logic 0.580ns (8.144%)  route 6.542ns (91.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.379ns = ( 14.379 - 10.000 ) 
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.703     4.944    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X29Y50         FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.456     5.400 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.493     5.894    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X29Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.018 f  SPW_IF/SYSRSTLOGIC/s_mem[0][8]_i_2/O
                         net (fo=9448, routed)        6.049    12.067    SPW_IF/TXMEM/s_mem_reg[0][8]_0
    SLICE_X44Y30         FDCE                                         f  SPW_IF/TXMEM/s_mem_reg[532][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.480    14.379    SPW_IF/TXMEM/SPW_main_clk_IBUF_BUFG
    SLICE_X44Y30         FDCE                                         r  SPW_IF/TXMEM/s_mem_reg[532][6]/C
                         clock pessimism              0.343    14.722    
                         clock uncertainty           -0.061    14.661    
    SLICE_X44Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.256    SPW_IF/TXMEM/s_mem_reg[532][6]
  -------------------------------------------------------------------
                         required time                         14.256    
                         arrival time                         -12.067    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/TXMEM/s_mem_reg[532][7]/CLR
                            (recovery check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        7.122ns  (logic 0.580ns (8.144%)  route 6.542ns (91.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.379ns = ( 14.379 - 10.000 ) 
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.703     4.944    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X29Y50         FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.456     5.400 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.493     5.894    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X29Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.018 f  SPW_IF/SYSRSTLOGIC/s_mem[0][8]_i_2/O
                         net (fo=9448, routed)        6.049    12.067    SPW_IF/TXMEM/s_mem_reg[0][8]_0
    SLICE_X44Y30         FDCE                                         f  SPW_IF/TXMEM/s_mem_reg[532][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.480    14.379    SPW_IF/TXMEM/SPW_main_clk_IBUF_BUFG
    SLICE_X44Y30         FDCE                                         r  SPW_IF/TXMEM/s_mem_reg[532][7]/C
                         clock pessimism              0.343    14.722    
                         clock uncertainty           -0.061    14.661    
    SLICE_X44Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.256    SPW_IF/TXMEM/s_mem_reg[532][7]
  -------------------------------------------------------------------
                         required time                         14.256    
                         arrival time                         -12.067    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/TXMEM/s_mem_reg[632][2]/CLR
                            (recovery check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 0.580ns (8.149%)  route 6.538ns (91.851%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.379ns = ( 14.379 - 10.000 ) 
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.703     4.944    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X29Y50         FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.456     5.400 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.493     5.894    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X29Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.018 f  SPW_IF/SYSRSTLOGIC/s_mem[0][8]_i_2/O
                         net (fo=9448, routed)        6.045    12.062    SPW_IF/TXMEM/s_mem_reg[0][8]_0
    SLICE_X45Y30         FDCE                                         f  SPW_IF/TXMEM/s_mem_reg[632][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.480    14.379    SPW_IF/TXMEM/SPW_main_clk_IBUF_BUFG
    SLICE_X45Y30         FDCE                                         r  SPW_IF/TXMEM/s_mem_reg[632][2]/C
                         clock pessimism              0.343    14.722    
                         clock uncertainty           -0.061    14.661    
    SLICE_X45Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.256    SPW_IF/TXMEM/s_mem_reg[632][2]
  -------------------------------------------------------------------
                         required time                         14.256    
                         arrival time                         -12.062    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/TXMEM/s_mem_reg[632][6]/CLR
                            (recovery check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 0.580ns (8.149%)  route 6.538ns (91.851%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.379ns = ( 14.379 - 10.000 ) 
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.703     4.944    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X29Y50         FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.456     5.400 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.493     5.894    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X29Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.018 f  SPW_IF/SYSRSTLOGIC/s_mem[0][8]_i_2/O
                         net (fo=9448, routed)        6.045    12.062    SPW_IF/TXMEM/s_mem_reg[0][8]_0
    SLICE_X45Y30         FDCE                                         f  SPW_IF/TXMEM/s_mem_reg[632][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.480    14.379    SPW_IF/TXMEM/SPW_main_clk_IBUF_BUFG
    SLICE_X45Y30         FDCE                                         r  SPW_IF/TXMEM/s_mem_reg[632][6]/C
                         clock pessimism              0.343    14.722    
                         clock uncertainty           -0.061    14.661    
    SLICE_X45Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.256    SPW_IF/TXMEM/s_mem_reg[632][6]
  -------------------------------------------------------------------
                         required time                         14.256    
                         arrival time                         -12.062    
  -------------------------------------------------------------------
                         slack                                  2.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/LINK_INST/state_seq_reg[timercnt][8]/CLR
                            (removal check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.186ns (32.805%)  route 0.381ns (67.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.579     1.466    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X29Y50         FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.156     1.763    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X29Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.808 f  SPW_IF/SYSRSTLOGIC/s_mem[0][8]_i_2/O
                         net (fo=9448, routed)        0.225     2.033    SPW_IF/LINK_INST/state_seq_reg[rxen]_1
    SLICE_X29Y49         FDCE                                         f  SPW_IF/LINK_INST/state_seq_reg[timercnt][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.857     1.992    SPW_IF/LINK_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X29Y49         FDCE                                         r  SPW_IF/LINK_INST/state_seq_reg[timercnt][8]/C
                         clock pessimism             -0.248     1.744    
    SLICE_X29Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.652    SPW_IF/LINK_INST/state_seq_reg[timercnt][8]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/LINK_INST/state_seq_reg[timercnt][9]/PRE
                            (removal check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.186ns (32.805%)  route 0.381ns (67.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.579     1.466    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X29Y50         FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.156     1.763    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X29Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.808 f  SPW_IF/SYSRSTLOGIC/s_mem[0][8]_i_2/O
                         net (fo=9448, routed)        0.225     2.033    SPW_IF/LINK_INST/state_seq_reg[rxen]_1
    SLICE_X29Y49         FDPE                                         f  SPW_IF/LINK_INST/state_seq_reg[timercnt][9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.857     1.992    SPW_IF/LINK_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X29Y49         FDPE                                         r  SPW_IF/LINK_INST/state_seq_reg[timercnt][9]/C
                         clock pessimism             -0.248     1.744    
    SLICE_X29Y49         FDPE (Remov_fdpe_C_PRE)     -0.095     1.649    SPW_IF/LINK_INST/state_seq_reg[timercnt][9]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/LINK_INST/state_seq_reg[timercnt][4]/CLR
                            (removal check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.186ns (32.555%)  route 0.385ns (67.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.579     1.466    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X29Y50         FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.156     1.763    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X29Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.808 f  SPW_IF/SYSRSTLOGIC/s_mem[0][8]_i_2/O
                         net (fo=9448, routed)        0.229     2.037    SPW_IF/LINK_INST/state_seq_reg[rxen]_1
    SLICE_X28Y49         FDCE                                         f  SPW_IF/LINK_INST/state_seq_reg[timercnt][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.857     1.992    SPW_IF/LINK_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X28Y49         FDCE                                         r  SPW_IF/LINK_INST/state_seq_reg[timercnt][4]/C
                         clock pessimism             -0.248     1.744    
    SLICE_X28Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.652    SPW_IF/LINK_INST/state_seq_reg[timercnt][4]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/LINK_INST/state_seq_reg[timercnt][5]/CLR
                            (removal check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.186ns (32.555%)  route 0.385ns (67.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.579     1.466    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X29Y50         FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.156     1.763    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X29Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.808 f  SPW_IF/SYSRSTLOGIC/s_mem[0][8]_i_2/O
                         net (fo=9448, routed)        0.229     2.037    SPW_IF/LINK_INST/state_seq_reg[rxen]_1
    SLICE_X28Y49         FDCE                                         f  SPW_IF/LINK_INST/state_seq_reg[timercnt][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.857     1.992    SPW_IF/LINK_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X28Y49         FDCE                                         r  SPW_IF/LINK_INST/state_seq_reg[timercnt][5]/C
                         clock pessimism             -0.248     1.744    
    SLICE_X28Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.652    SPW_IF/LINK_INST/state_seq_reg[timercnt][5]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/LINK_INST/state_seq_reg[timercnt][6]/CLR
                            (removal check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.470%)  route 0.424ns (69.530%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.579     1.466    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X29Y50         FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.156     1.763    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X29Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.808 f  SPW_IF/SYSRSTLOGIC/s_mem[0][8]_i_2/O
                         net (fo=9448, routed)        0.268     2.077    SPW_IF/LINK_INST/state_seq_reg[rxen]_1
    SLICE_X30Y49         FDCE                                         f  SPW_IF/LINK_INST/state_seq_reg[timercnt][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.857     1.992    SPW_IF/LINK_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  SPW_IF/LINK_INST/state_seq_reg[timercnt][6]/C
                         clock pessimism             -0.248     1.744    
    SLICE_X30Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.677    SPW_IF/LINK_INST/state_seq_reg[timercnt][6]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/LINK_INST/state_seq_reg[timercnt][7]/PRE
                            (removal check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.470%)  route 0.424ns (69.530%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.579     1.466    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X29Y50         FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.156     1.763    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X29Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.808 f  SPW_IF/SYSRSTLOGIC/s_mem[0][8]_i_2/O
                         net (fo=9448, routed)        0.268     2.077    SPW_IF/LINK_INST/state_seq_reg[rxen]_1
    SLICE_X30Y49         FDPE                                         f  SPW_IF/LINK_INST/state_seq_reg[timercnt][7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.857     1.992    SPW_IF/LINK_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X30Y49         FDPE                                         r  SPW_IF/LINK_INST/state_seq_reg[timercnt][7]/C
                         clock pessimism             -0.248     1.744    
    SLICE_X30Y49         FDPE (Remov_fdpe_C_PRE)     -0.071     1.673    SPW_IF/LINK_INST/state_seq_reg[timercnt][7]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/LINK_INST/state_seq_reg[errcred]/CLR
                            (removal check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.186ns (28.769%)  route 0.461ns (71.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.579     1.466    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X29Y50         FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.156     1.763    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X29Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.808 f  SPW_IF/SYSRSTLOGIC/s_mem[0][8]_i_2/O
                         net (fo=9448, routed)        0.304     2.113    SPW_IF/LINK_INST/state_seq_reg[rxen]_1
    SLICE_X26Y47         FDCE                                         f  SPW_IF/LINK_INST/state_seq_reg[errcred]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.858     1.993    SPW_IF/LINK_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X26Y47         FDCE                                         r  SPW_IF/LINK_INST/state_seq_reg[errcred]/C
                         clock pessimism             -0.248     1.745    
    SLICE_X26Y47         FDCE (Remov_fdce_C_CLR)     -0.067     1.678    SPW_IF/LINK_INST/state_seq_reg[errcred]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/LINK_INST/state_seq_reg[rx_credit][5]/CLR
                            (removal check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.186ns (28.769%)  route 0.461ns (71.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.579     1.466    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X29Y50         FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.156     1.763    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X29Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.808 f  SPW_IF/SYSRSTLOGIC/s_mem[0][8]_i_2/O
                         net (fo=9448, routed)        0.304     2.113    SPW_IF/LINK_INST/state_seq_reg[rxen]_1
    SLICE_X26Y47         FDCE                                         f  SPW_IF/LINK_INST/state_seq_reg[rx_credit][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.858     1.993    SPW_IF/LINK_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X26Y47         FDCE                                         r  SPW_IF/LINK_INST/state_seq_reg[rx_credit][5]/C
                         clock pessimism             -0.248     1.745    
    SLICE_X26Y47         FDCE (Remov_fdce_C_CLR)     -0.067     1.678    SPW_IF/LINK_INST/state_seq_reg[rx_credit][5]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/res_seq_reg[inbvalid]/CLR
                            (removal check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.716%)  route 0.462ns (71.284%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.579     1.466    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X29Y50         FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.156     1.763    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X29Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.808 f  SPW_IF/SYSRSTLOGIC/s_mem[0][8]_i_2/O
                         net (fo=9448, routed)        0.306     2.114    SPW_IF/RECVFRONT_INST/syncdff_ff2_reg_1
    SLICE_X26Y49         FDCE                                         f  SPW_IF/RECVFRONT_INST/res_seq_reg[inbvalid]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.858     1.993    SPW_IF/RECVFRONT_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X26Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[inbvalid]/C
                         clock pessimism             -0.248     1.745    
    SLICE_X26Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.678    SPW_IF/RECVFRONT_INST/res_seq_reg[inbvalid]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/res_seq_reg[splitinx]/CLR
                            (removal check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.716%)  route 0.462ns (71.284%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.579     1.466    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X29Y50         FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.156     1.763    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X29Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.808 f  SPW_IF/SYSRSTLOGIC/s_mem[0][8]_i_2/O
                         net (fo=9448, routed)        0.306     2.114    SPW_IF/RECVFRONT_INST/syncdff_ff2_reg_1
    SLICE_X26Y49         FDCE                                         f  SPW_IF/RECVFRONT_INST/res_seq_reg[splitinx]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.858     1.993    SPW_IF/RECVFRONT_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X26Y49         FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[splitinx]/C
                         clock pessimism             -0.248     1.745    
    SLICE_X26Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.678    SPW_IF/RECVFRONT_INST/res_seq_reg[splitinx]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.435    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SPW_TX_clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPW_IF/XMIT_FAST_INST/s_spwso_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_Sout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.033ns  (logic 3.284ns (46.700%)  route 3.749ns (53.300%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.666     4.925    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X32Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/s_spwso_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.478     5.403 r  SPW_IF/XMIT_FAST_INST/s_spwso_reg/Q
                         net (fo=1, routed)           3.749     9.151    SPW_Sout_OBUF
    AB6                  OBUF (Prop_obuf_I_O)         2.806    11.958 r  SPW_Sout_OBUF_inst/O
                         net (fo=0)                   0.000    11.958    SPW_Sout
    AB6                                                               r  SPW_Sout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPW_IF/XMIT_FAST_INST/s_spwdo_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_Dout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.891ns  (logic 3.262ns (47.344%)  route 3.628ns (52.656%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.666     4.925    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X32Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/s_spwdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.478     5.403 r  SPW_IF/XMIT_FAST_INST/s_spwdo_reg/Q
                         net (fo=1, routed)           3.628     9.031    SPW_Dout_OBUF
    Y4                   OBUF (Prop_obuf_I_O)         2.784    11.815 r  SPW_Dout_OBUF_inst/O
                         net (fo=0)                   0.000    11.815    SPW_Dout
    Y4                                                                r  SPW_Dout (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPW_IF/XMIT_FAST_INST/s_spwdo_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_Dout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.621ns  (logic 1.326ns (50.610%)  route 1.294ns (49.390%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.562     1.466    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X32Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/s_spwdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.148     1.614 r  SPW_IF/XMIT_FAST_INST/s_spwdo_reg/Q
                         net (fo=1, routed)           1.294     2.908    SPW_Dout_OBUF
    Y4                   OBUF (Prop_obuf_I_O)         1.178     4.087 r  SPW_Dout_OBUF_inst/O
                         net (fo=0)                   0.000     4.087    SPW_Dout
    Y4                                                                r  SPW_Dout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPW_IF/XMIT_FAST_INST/s_spwso_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_Sout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.735ns  (logic 1.352ns (49.445%)  route 1.383ns (50.555%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.562     1.466    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X32Y46         FDCE                                         r  SPW_IF/XMIT_FAST_INST/s_spwso_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.148     1.614 r  SPW_IF/XMIT_FAST_INST/s_spwso_reg/Q
                         net (fo=1, routed)           1.383     2.997    SPW_Sout_OBUF
    AB6                  OBUF (Prop_obuf_I_O)         1.204     4.201 r  SPW_Sout_OBUF_inst/O
                         net (fo=0)                   0.000     4.201    SPW_Sout
    AB6                                                               r  SPW_Sout (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SPW_main_clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPW_IF/res_seq_reg[txfull]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamin_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.757ns  (logic 3.515ns (36.021%)  route 6.242ns (63.979%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.749     4.990    SPW_IF/SPW_main_clk_IBUF_BUFG
    SLICE_X22Y41         FDCE                                         r  SPW_IF/res_seq_reg[txfull]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDCE (Prop_fdce_C_Q)         0.518     5.508 f  SPW_IF/res_seq_reg[txfull]/Q
                         net (fo=98, routed)          2.895     8.404    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/res_seq_reg[txfull]__0
    SLICE_X44Y21         LUT2 (Prop_lut2_I1_O)        0.152     8.556 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tready_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.347    11.903    axi_streamin_tready_OBUF
    AA6                  OBUF (Prop_obuf_I_O)         2.845    14.748 r  axi_streamin_tready_OBUF_inst/O
                         net (fo=0)                   0.000    14.748    axi_streamin_tready
    AA6                                                               r  axi_streamin_tready (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPW_IF/res_seq_reg[txfull]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamin_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.881ns  (logic 1.429ns (36.830%)  route 2.451ns (63.170%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.592     1.479    SPW_IF/SPW_main_clk_IBUF_BUFG
    SLICE_X22Y41         FDCE                                         r  SPW_IF/res_seq_reg[txfull]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDCE (Prop_fdce_C_Q)         0.164     1.643 f  SPW_IF/res_seq_reg[txfull]/Q
                         net (fo=98, routed)          1.298     2.941    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/res_seq_reg[txfull]__0
    SLICE_X44Y21         LUT2 (Prop_lut2_I1_O)        0.044     2.985 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tready_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.153     4.138    axi_streamin_tready_OBUF
    AA6                  OBUF (Prop_obuf_I_O)         1.221     5.360 r  axi_streamin_tready_OBUF_inst/O
                         net (fo=0)                   0.000     5.360    axi_streamin_tready
    AA6                                                               r  axi_streamin_tready (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axi_register_aclk
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_register_awready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.044ns  (logic 3.147ns (62.396%)  route 1.897ns (37.604%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.821     5.068    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.518     5.586 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/Q
                         net (fo=6, routed)           1.897     7.483    axi_register_awready_OBUF
    AB4                  OBUF (Prop_obuf_I_O)         2.629    10.113 r  axi_register_awready_OBUF_inst/O
                         net (fo=0)                   0.000    10.113    axi_register_awready
    AB4                                                               r  axi_register_awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_register_arready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.028ns  (logic 3.161ns (62.868%)  route 1.867ns (37.132%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.823     5.070    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.518     5.588 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/Q
                         net (fo=5, routed)           1.867     7.455    axi_register_arready_OBUF
    AB7                  OBUF (Prop_obuf_I_O)         2.643    10.098 r  axi_register_arready_OBUF_inst/O
                         net (fo=0)                   0.000    10.098    axi_register_arready
    AB7                                                               r  axi_register_arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_register_rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.896ns  (logic 3.184ns (65.039%)  route 1.712ns (34.961%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.823     5.070    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.518     5.588 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/Q
                         net (fo=5, routed)           1.712     7.300    axi_register_rvalid_OBUF
    AB1                  OBUF (Prop_obuf_I_O)         2.666     9.966 r  axi_register_rvalid_OBUF_inst/O
                         net (fo=0)                   0.000     9.966    axi_register_rvalid
    AB1                                                               r  axi_register_rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_register_bvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.841ns  (logic 3.147ns (65.003%)  route 1.694ns (34.997%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.822     5.069    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.518     5.587 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/Q
                         net (fo=3, routed)           1.694     7.281    axi_register_bvalid_OBUF
    AB5                  OBUF (Prop_obuf_I_O)         2.629     9.910 r  axi_register_bvalid_OBUF_inst/O
                         net (fo=0)                   0.000     9.910    axi_register_bvalid
    AB5                                                               r  axi_register_bvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_register_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.637ns  (logic 3.108ns (67.015%)  route 1.530ns (32.985%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.822     5.069    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456     5.525 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/Q
                         net (fo=1, routed)           1.530     7.055    axi_register_wready_OBUF
    AB2                  OBUF (Prop_obuf_I_O)         2.652     9.706 r  axi_register_wready_OBUF_inst/O
                         net (fo=0)                   0.000     9.706    axi_register_wready
    AB2                                                               r  axi_register_wready (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_register_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.592ns  (logic 1.309ns (82.249%)  route 0.283ns (17.751%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.614     1.507    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/Q
                         net (fo=1, routed)           0.283     1.930    axi_register_wready_OBUF
    AB2                  OBUF (Prop_obuf_I_O)         1.168     3.099 r  axi_register_wready_OBUF_inst/O
                         net (fo=0)                   0.000     3.099    axi_register_wready
    AB2                                                               r  axi_register_wready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_register_bvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.649ns  (logic 1.309ns (79.382%)  route 0.340ns (20.618%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.614     1.507    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.164     1.671 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/Q
                         net (fo=3, routed)           0.340     2.011    axi_register_bvalid_OBUF
    AB5                  OBUF (Prop_obuf_I_O)         1.145     3.156 r  axi_register_bvalid_OBUF_inst/O
                         net (fo=0)                   0.000     3.156    axi_register_bvalid
    AB5                                                               r  axi_register_bvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_register_rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.725ns  (logic 1.347ns (78.054%)  route 0.379ns (21.946%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.615     1.508    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/Q
                         net (fo=5, routed)           0.379     2.051    axi_register_rvalid_OBUF
    AB1                  OBUF (Prop_obuf_I_O)         1.183     3.233 r  axi_register_rvalid_OBUF_inst/O
                         net (fo=0)                   0.000     3.233    axi_register_rvalid
    AB1                                                               r  axi_register_rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_register_arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.745ns  (logic 1.324ns (75.869%)  route 0.421ns (24.131%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.615     1.508    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/Q
                         net (fo=5, routed)           0.421     2.093    axi_register_arready_OBUF
    AB7                  OBUF (Prop_obuf_I_O)         1.160     3.252 r  axi_register_arready_OBUF_inst/O
                         net (fo=0)                   0.000     3.252    axi_register_arready
    AB7                                                               r  axi_register_arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_register_awready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.753ns  (logic 1.310ns (74.740%)  route 0.443ns (25.260%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.613     1.506    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/Q
                         net (fo=6, routed)           0.443     2.113    axi_register_awready_OBUF
    AB4                  OBUF (Prop_obuf_I_O)         1.146     3.259 r  axi_register_awready_OBUF_inst/O
                         net (fo=0)                   0.000     3.259    axi_register_awready
    AB4                                                               r  axi_register_awready (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axi_streamin_aclk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamin_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.179ns  (logic 3.451ns (42.189%)  route 4.728ns (57.811%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.644     4.924    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.456     5.380 f  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/Q
                         net (fo=147, routed)         1.381     6.761    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg_n_0
    SLICE_X44Y21         LUT2 (Prop_lut2_I0_O)        0.150     6.911 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tready_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.347    10.258    axi_streamin_tready_OBUF
    AA6                  OBUF (Prop_obuf_I_O)         2.845    13.102 r  axi_streamin_tready_OBUF_inst/O
                         net (fo=0)                   0.000    13.102    axi_streamin_tready
    AA6                                                               r  axi_streamin_tready (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamin_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.142ns  (logic 1.408ns (44.827%)  route 1.733ns (55.173%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.546     1.471    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/Q
                         net (fo=147, routed)         0.580     2.192    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg_n_0
    SLICE_X44Y21         LUT2 (Prop_lut2_I0_O)        0.046     2.238 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tready_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.153     3.391    axi_streamin_tready_OBUF
    AA6                  OBUF (Prop_obuf_I_O)         1.221     4.612 r  axi_streamin_tready_OBUF_inst/O
                         net (fo=0)                   0.000     4.612    axi_streamin_tready
    AA6                                                               r  axi_streamin_tready (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axi_streamout_aclk
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.093ns  (logic 3.253ns (63.882%)  route 1.839ns (36.118%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     6.010 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     8.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     8.316 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.836    10.152    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.484    10.636 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/Q
                         net (fo=2, routed)           1.839    12.476    axi_streamout_tdata_OBUF[2]
    W6                   OBUF (Prop_obuf_I_O)         2.769    15.245 r  axi_streamout_tdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.245    axi_streamout_tdata[2]
    W6                                                                r  axi_streamout_tdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.956ns  (logic 3.240ns (65.376%)  route 1.716ns (34.624%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     6.010 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     8.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     8.316 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.835    10.151    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.484    10.635 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/Q
                         net (fo=2, routed)           1.716    12.351    axi_streamout_tdata_OBUF[4]
    V7                   OBUF (Prop_obuf_I_O)         2.756    15.107 r  axi_streamout_tdata_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.107    axi_streamout_tdata[4]
    V7                                                                r  axi_streamout_tdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tdata[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.950ns  (logic 3.235ns (65.340%)  route 1.716ns (34.660%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     6.010 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     8.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     8.316 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.835    10.151    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.484    10.635 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/Q
                         net (fo=2, routed)           1.716    12.351    axi_streamout_tdata_OBUF[6]
    U6                   OBUF (Prop_obuf_I_O)         2.751    15.102 r  axi_streamout_tdata_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.102    axi_streamout_tdata[6]
    U6                                                                r  axi_streamout_tdata[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.784ns  (logic 3.102ns (64.831%)  route 1.683ns (35.169%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     6.010 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     8.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     8.316 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.836    10.152    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.524    10.676 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/Q
                         net (fo=2, routed)           1.683    12.359    axi_streamout_tdata_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         2.578    14.936 r  axi_streamout_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.936    axi_streamout_tdata[0]
    U7                                                                r  axi_streamout_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.700ns  (logic 3.170ns (67.455%)  route 1.530ns (32.545%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     6.010 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     8.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     8.316 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.815    10.131    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.524    10.655 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/Q
                         net (fo=1, routed)           1.530    12.185    axi_streamout_tvalid_OBUF
    Y8                   OBUF (Prop_obuf_I_O)         2.646    14.831 r  axi_streamout_tvalid_OBUF_inst/O
                         net (fo=0)                   0.000    14.831    axi_streamout_tvalid
    Y8                                                                r  axi_streamout_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.654ns  (logic 3.112ns (66.875%)  route 1.542ns (33.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     6.010 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     8.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     8.316 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.835    10.151    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.524    10.675 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/Q
                         net (fo=2, routed)           1.542    12.217    axi_streamout_tdata_OBUF[3]
    W7                   OBUF (Prop_obuf_I_O)         2.588    14.805 r  axi_streamout_tdata_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.805    axi_streamout_tdata[3]
    W7                                                                r  axi_streamout_tdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.645ns  (logic 3.104ns (66.812%)  route 1.542ns (33.188%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     6.010 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     8.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     8.316 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.835    10.151    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.524    10.675 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/Q
                         net (fo=2, routed)           1.542    12.217    axi_streamout_tdata_OBUF[5]
    U5                   OBUF (Prop_obuf_I_O)         2.580    14.796 r  axi_streamout_tdata_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.796    axi_streamout_tdata[5]
    U5                                                                r  axi_streamout_tdata[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.559ns  (logic 1.264ns (81.093%)  route 0.295ns (18.907%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239     5.239 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     5.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.939 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.623     6.561    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.167     6.728 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/Q
                         net (fo=2, routed)           0.295     7.023    axi_streamout_tdata_OBUF[5]
    U5                   OBUF (Prop_obuf_I_O)         1.097     8.120 r  axi_streamout_tdata_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.120    axi_streamout_tdata[5]
    U5                                                                r  axi_streamout_tdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.567ns  (logic 1.273ns (81.200%)  route 0.295ns (18.800%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239     5.239 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     5.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.939 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.623     6.561    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.167     6.728 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/Q
                         net (fo=2, routed)           0.295     7.023    axi_streamout_tdata_OBUF[3]
    W7                   OBUF (Prop_obuf_I_O)         1.106     8.129 r  axi_streamout_tdata_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.129    axi_streamout_tdata[3]
    W7                                                                r  axi_streamout_tdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.612ns  (logic 1.330ns (82.477%)  route 0.283ns (17.523%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239     5.239 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     5.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.939 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.610     6.548    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.167     6.715 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/Q
                         net (fo=1, routed)           0.283     6.998    axi_streamout_tvalid_OBUF
    Y8                   OBUF (Prop_obuf_I_O)         1.163     8.161 r  axi_streamout_tvalid_OBUF_inst/O
                         net (fo=0)                   0.000     8.161    axi_streamout_tvalid
    Y8                                                                r  axi_streamout_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.610ns  (logic 1.262ns (78.358%)  route 0.349ns (21.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239     5.239 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     5.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.939 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.624     6.562    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.167     6.729 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/Q
                         net (fo=2, routed)           0.349     7.078    axi_streamout_tdata_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.095     8.173 r  axi_streamout_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.173    axi_streamout_tdata[0]
    U7                                                                r  axi_streamout_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tdata[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.665ns  (logic 1.301ns (78.146%)  route 0.364ns (21.854%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239     5.239 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     5.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.939 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.623     6.561    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.151     6.712 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/Q
                         net (fo=2, routed)           0.364     7.076    axi_streamout_tdata_OBUF[6]
    U6                   OBUF (Prop_obuf_I_O)         1.150     8.226 r  axi_streamout_tdata_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.226    axi_streamout_tdata[6]
    U6                                                                r  axi_streamout_tdata[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.670ns  (logic 1.306ns (78.210%)  route 0.364ns (21.790%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239     5.239 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     5.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.939 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.623     6.561    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.151     6.712 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/Q
                         net (fo=2, routed)           0.364     7.076    axi_streamout_tdata_OBUF[4]
    V7                   OBUF (Prop_obuf_I_O)         1.155     8.231 r  axi_streamout_tdata_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.231    axi_streamout_tdata[4]
    V7                                                                r  axi_streamout_tdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.738ns  (logic 1.319ns (75.925%)  route 0.418ns (24.075%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239     5.239 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     5.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.939 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.624     6.562    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.151     6.713 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/Q
                         net (fo=2, routed)           0.418     7.132    axi_streamout_tdata_OBUF[2]
    W6                   OBUF (Prop_obuf_I_O)         1.168     8.300 r  axi_streamout_tdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.300    axi_streamout_tdata[2]
    W6                                                                r  axi_streamout_tdata[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  SPW_TX_clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPW_rst
                            (input port)
  Destination:            SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/CLR
                            (recovery check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.198ns  (logic 1.094ns (26.054%)  route 3.104ns (73.946%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  SPW_rst (IN)
                         net (fo=0)                   0.000     0.000    SPW_rst
    U10                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  SPW_rst_IBUF_inst/O
                         net (fo=1, routed)           2.531     3.500    SPW_IF/TXRSTLOGIC/SPW_rst_IBUF
    SLICE_X29Y50         LUT1 (Prop_lut1_I0_O)        0.124     3.624 f  SPW_IF/TXRSTLOGIC/reset_reg[0]_i_1/O
                         net (fo=2, routed)           0.573     4.198    SPW_IF/TXRSTLOGIC/SPW_rst
    SLICE_X32Y50         FDCE                                         f  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     0.853 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.825    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.916 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.483     4.399    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X32Y50         FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPW_rst
                            (input port)
  Destination:            SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/CLR
                            (removal check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.584ns  (logic 0.243ns (15.366%)  route 1.341ns (84.634%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  SPW_rst (IN)
                         net (fo=0)                   0.000     0.000    SPW_rst
    U10                  IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_rst_IBUF_inst/O
                         net (fo=1, routed)           1.082     1.280    SPW_IF/TXRSTLOGIC/SPW_rst_IBUF
    SLICE_X29Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.325 f  SPW_IF/TXRSTLOGIC/reset_reg[0]_i_1/O
                         net (fo=2, routed)           0.259     1.584    SPW_IF/TXRSTLOGIC/SPW_rst
    SLICE_X32Y50         FDCE                                         f  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.828     1.980    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X32Y50         FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  SPW_main_clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPW_rst
                            (input port)
  Destination:            SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/CLR
                            (recovery check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.023ns  (logic 1.094ns (27.183%)  route 2.930ns (72.817%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  SPW_rst (IN)
                         net (fo=0)                   0.000     0.000    SPW_rst
    U10                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  SPW_rst_IBUF_inst/O
                         net (fo=1, routed)           2.531     3.500    SPW_IF/TXRSTLOGIC/SPW_rst_IBUF
    SLICE_X29Y50         LUT1 (Prop_lut1_I0_O)        0.124     3.624 f  SPW_IF/TXRSTLOGIC/reset_reg[0]_i_1/O
                         net (fo=2, routed)           0.399     4.023    SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]_1
    SLICE_X29Y50         FDCE                                         f  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     0.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        1.529     4.428    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X29Y50         FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPW_rst
                            (input port)
  Destination:            SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/CLR
                            (removal check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.456ns  (logic 0.243ns (16.718%)  route 1.213ns (83.282%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  SPW_rst (IN)
                         net (fo=0)                   0.000     0.000    SPW_rst
    U10                  IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_rst_IBUF_inst/O
                         net (fo=1, routed)           1.082     1.280    SPW_IF/TXRSTLOGIC/SPW_rst_IBUF
    SLICE_X29Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.325 f  SPW_IF/TXRSTLOGIC/reset_reg[0]_i_1/O
                         net (fo=2, routed)           0.131     1.456    SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]_1
    SLICE_X29Y50         FDCE                                         f  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=9634, routed)        0.847     1.982    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X29Y50         FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axi_register_aclk

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_register_awvalid
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.313ns  (logic 1.405ns (32.569%)  route 2.908ns (67.431%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W12                                               0.000     0.000 r  axi_register_awvalid (IN)
                         net (fo=0)                   0.000     0.000    axi_register_awvalid
    W12                  IBUF (Prop_ibuf_I_O)         1.157     1.157 r  axi_register_awvalid_IBUF_inst/O
                         net (fo=5, routed)           2.238     3.395    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_awvalid_IBUF
    SLICE_X0Y20          LUT6 (Prop_lut6_I4_O)        0.124     3.519 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_i_3/O
                         net (fo=1, routed)           0.670     4.189    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_i_3_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I1_O)        0.124     4.313 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_i_1/O
                         net (fo=1, routed)           0.000     4.313    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_i_1_n_0
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     2.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.645     4.550    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/C

Slack:                    inf
  Source:                 axi_register_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.698ns  (logic 1.233ns (33.340%)  route 2.465ns (66.660%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  axi_register_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aresetn
    U11                  IBUF (Prop_ibuf_I_O)         1.109     1.109 f  axi_register_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.877     2.986    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aresetn_IBUF
    SLICE_X0Y21          LUT1 (Prop_lut1_I0_O)        0.124     3.110 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_i_1/O
                         net (fo=10, routed)          0.588     3.698    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     2.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.644     4.549    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/C

Slack:                    inf
  Source:                 axi_register_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/R
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.698ns  (logic 1.233ns (33.340%)  route 2.465ns (66.660%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  axi_register_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aresetn
    U11                  IBUF (Prop_ibuf_I_O)         1.109     1.109 f  axi_register_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.877     2.986    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aresetn_IBUF
    SLICE_X0Y21          LUT1 (Prop_lut1_I0_O)        0.124     3.110 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_i_1/O
                         net (fo=10, routed)          0.588     3.698    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     2.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.644     4.549    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/C

Slack:                    inf
  Source:                 axi_register_wvalid
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.680ns  (logic 1.214ns (32.993%)  route 2.466ns (67.007%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 r  axi_register_wvalid (IN)
                         net (fo=0)                   0.000     0.000    axi_register_wvalid
    W11                  IBUF (Prop_ibuf_I_O)         1.090     1.090 r  axi_register_wvalid_IBUF_inst/O
                         net (fo=6, routed)           2.466     3.556    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_wvalid_IBUF
    SLICE_X0Y20          LUT6 (Prop_lut6_I0_O)        0.124     3.680 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[1]_i_1/O
                         net (fo=1, routed)           0.000     3.680    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[1]_i_1_n_0
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     2.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.645     4.550    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C

Slack:                    inf
  Source:                 axi_register_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.659ns  (logic 1.233ns (33.697%)  route 2.426ns (66.303%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  axi_register_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aresetn
    U11                  IBUF (Prop_ibuf_I_O)         1.109     1.109 f  axi_register_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.877     2.986    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aresetn_IBUF
    SLICE_X0Y21          LUT1 (Prop_lut1_I0_O)        0.124     3.110 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_i_1/O
                         net (fo=10, routed)          0.549     3.659    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     2.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.645     4.550    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/C

Slack:                    inf
  Source:                 axi_register_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.659ns  (logic 1.233ns (33.697%)  route 2.426ns (66.303%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  axi_register_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aresetn
    U11                  IBUF (Prop_ibuf_I_O)         1.109     1.109 f  axi_register_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.877     2.986    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aresetn_IBUF
    SLICE_X0Y21          LUT1 (Prop_lut1_I0_O)        0.124     3.110 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_i_1/O
                         net (fo=10, routed)          0.549     3.659    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     2.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.645     4.550    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/C

Slack:                    inf
  Source:                 axi_register_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/R
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.659ns  (logic 1.233ns (33.697%)  route 2.426ns (66.303%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  axi_register_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aresetn
    U11                  IBUF (Prop_ibuf_I_O)         1.109     1.109 f  axi_register_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.877     2.986    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aresetn_IBUF
    SLICE_X0Y21          LUT1 (Prop_lut1_I0_O)        0.124     3.110 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_i_1/O
                         net (fo=10, routed)          0.549     3.659    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     2.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.645     4.550    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/C

Slack:                    inf
  Source:                 axi_register_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/R
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.659ns  (logic 1.233ns (33.697%)  route 2.426ns (66.303%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  axi_register_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aresetn
    U11                  IBUF (Prop_ibuf_I_O)         1.109     1.109 f  axi_register_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.877     2.986    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aresetn_IBUF
    SLICE_X0Y21          LUT1 (Prop_lut1_I0_O)        0.124     3.110 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_i_1/O
                         net (fo=10, routed)          0.549     3.659    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     2.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.645     4.550    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/C

Slack:                    inf
  Source:                 axi_register_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.618ns  (logic 1.233ns (34.084%)  route 2.385ns (65.916%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  axi_register_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aresetn
    U11                  IBUF (Prop_ibuf_I_O)         1.109     1.109 f  axi_register_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.877     2.986    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aresetn_IBUF
    SLICE_X0Y21          LUT1 (Prop_lut1_I0_O)        0.124     3.110 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_i_1/O
                         net (fo=10, routed)          0.508     3.618    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_i_1_n_0
    SLICE_X0Y20          FDSE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     2.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.645     4.550    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y20          FDSE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C

Slack:                    inf
  Source:                 axi_register_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.618ns  (logic 1.233ns (34.084%)  route 2.385ns (65.916%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  axi_register_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aresetn
    U11                  IBUF (Prop_ibuf_I_O)         1.109     1.109 f  axi_register_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.877     2.986    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aresetn_IBUF
    SLICE_X0Y21          LUT1 (Prop_lut1_I0_O)        0.124     3.110 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_i_1/O
                         net (fo=10, routed)          0.508     3.618    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_i_1_n_0
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     2.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.645     4.550    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_register_arvalid
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.075ns  (logic 0.374ns (34.835%)  route 0.700ns (65.165%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  axi_register_arvalid (IN)
                         net (fo=0)                   0.000     0.000    axi_register_arvalid
    U12                  IBUF (Prop_ibuf_I_O)         0.329     0.329 r  axi_register_arvalid_IBUF_inst/O
                         net (fo=4, routed)           0.700     1.030    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_arvalid_IBUF
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.045     1.075 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_i_1/O
                         net (fo=1, routed)           0.000     1.075    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.883     2.024    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/C

Slack:                    inf
  Source:                 axi_register_arvalid
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.084ns  (logic 0.374ns (34.545%)  route 0.709ns (65.455%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  axi_register_arvalid (IN)
                         net (fo=0)                   0.000     0.000    axi_register_arvalid
    U12                  IBUF (Prop_ibuf_I_O)         0.329     0.329 f  axi_register_arvalid_IBUF_inst/O
                         net (fo=4, routed)           0.709     1.039    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_arvalid_IBUF
    SLICE_X0Y19          LUT6 (Prop_lut6_I0_O)        0.045     1.084 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_i_1/O
                         net (fo=1, routed)           0.000     1.084    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.883     2.024    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/C

Slack:                    inf
  Source:                 axi_register_rready
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.094ns  (logic 0.359ns (32.819%)  route 0.735ns (67.181%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W10                                               0.000     0.000 r  axi_register_rready (IN)
                         net (fo=0)                   0.000     0.000    axi_register_rready
    W10                  IBUF (Prop_ibuf_I_O)         0.314     0.314 r  axi_register_rready_IBUF_inst/O
                         net (fo=4, routed)           0.735     1.049    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_rready_IBUF
    SLICE_X0Y19          LUT6 (Prop_lut6_I2_O)        0.045     1.094 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read[0]_i_1/O
                         net (fo=1, routed)           0.000     1.094    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read[0]_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.883     2.024    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/C

Slack:                    inf
  Source:                 axi_register_rready
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.098ns  (logic 0.359ns (32.700%)  route 0.739ns (67.300%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W10                                               0.000     0.000 f  axi_register_rready (IN)
                         net (fo=0)                   0.000     0.000    axi_register_rready
    W10                  IBUF (Prop_ibuf_I_O)         0.314     0.314 f  axi_register_rready_IBUF_inst/O
                         net (fo=4, routed)           0.739     1.053    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_rready_IBUF
    SLICE_X0Y19          LUT6 (Prop_lut6_I2_O)        0.045     1.098 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read[1]_i_1/O
                         net (fo=1, routed)           0.000     1.098    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read[1]_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.883     2.024    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/C

Slack:                    inf
  Source:                 axi_register_awvalid
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.102ns  (logic 0.428ns (38.869%)  route 0.674ns (61.131%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W12                                               0.000     0.000 r  axi_register_awvalid (IN)
                         net (fo=0)                   0.000     0.000    axi_register_awvalid
    W12                  IBUF (Prop_ibuf_I_O)         0.383     0.383 r  axi_register_awvalid_IBUF_inst/O
                         net (fo=5, routed)           0.674     1.057    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_awvalid_IBUF
    SLICE_X0Y21          LUT5 (Prop_lut5_I1_O)        0.045     1.102 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1/O
                         net (fo=1, routed)           0.000     1.102    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.881     2.022    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/C

Slack:                    inf
  Source:                 axi_register_awvalid
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.106ns  (logic 0.428ns (38.729%)  route 0.678ns (61.271%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W12                                               0.000     0.000 f  axi_register_awvalid (IN)
                         net (fo=0)                   0.000     0.000    axi_register_awvalid
    W12                  IBUF (Prop_ibuf_I_O)         0.383     0.383 f  axi_register_awvalid_IBUF_inst/O
                         net (fo=5, routed)           0.678     1.061    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_awvalid_IBUF
    SLICE_X0Y21          LUT6 (Prop_lut6_I5_O)        0.045     1.106 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_i_1/O
                         net (fo=1, routed)           0.000     1.106    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.881     2.022    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/C

Slack:                    inf
  Source:                 axi_register_wvalid
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.150ns  (logic 0.363ns (31.538%)  route 0.787ns (68.462%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 r  axi_register_wvalid (IN)
                         net (fo=0)                   0.000     0.000    axi_register_wvalid
    W11                  IBUF (Prop_ibuf_I_O)         0.318     0.318 r  axi_register_wvalid_IBUF_inst/O
                         net (fo=6, routed)           0.787     1.105    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_wvalid_IBUF
    SLICE_X0Y20          LUT6 (Prop_lut6_I2_O)        0.045     1.150 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_i_1/O
                         net (fo=1, routed)           0.000     1.150    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_i_1_n_0
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.882     2.023    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/C

Slack:                    inf
  Source:                 axi_register_awvalid
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.174ns  (logic 0.428ns (36.514%)  route 0.745ns (63.486%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W12                                               0.000     0.000 f  axi_register_awvalid (IN)
                         net (fo=0)                   0.000     0.000    axi_register_awvalid
    W12                  IBUF (Prop_ibuf_I_O)         0.383     0.383 f  axi_register_awvalid_IBUF_inst/O
                         net (fo=5, routed)           0.745     1.129    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_awvalid_IBUF
    SLICE_X0Y20          LUT6 (Prop_lut6_I1_O)        0.045     1.174 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[1]_i_1/O
                         net (fo=1, routed)           0.000     1.174    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[1]_i_1_n_0
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.882     2.023    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C

Slack:                    inf
  Source:                 axi_register_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.322ns  (logic 0.381ns (28.858%)  route 0.940ns (71.142%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  axi_register_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aresetn
    U11                  IBUF (Prop_ibuf_I_O)         0.336     0.336 f  axi_register_aresetn_IBUF_inst/O
                         net (fo=1, routed)           0.749     1.085    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aresetn_IBUF
    SLICE_X0Y21          LUT1 (Prop_lut1_I0_O)        0.045     1.130 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_i_1/O
                         net (fo=10, routed)          0.191     1.322    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.881     2.022    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/C

Slack:                    inf
  Source:                 axi_register_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/R
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.322ns  (logic 0.381ns (28.858%)  route 0.940ns (71.142%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  axi_register_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aresetn
    U11                  IBUF (Prop_ibuf_I_O)         0.336     0.336 f  axi_register_aresetn_IBUF_inst/O
                         net (fo=1, routed)           0.749     1.085    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aresetn_IBUF
    SLICE_X0Y21          LUT1 (Prop_lut1_I0_O)        0.045     1.130 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_i_1/O
                         net (fo=10, routed)          0.191     1.322    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.881     2.022    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axi_streamin_aclk

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_streamin_tdata[7]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.842ns  (logic 1.429ns (20.887%)  route 5.413ns (79.113%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT5=1)
  Clock Path Skew:        4.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB12                                              0.000     0.000 f  axi_streamin_tdata[7] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[7]
    AB12                 IBUF (Prop_ibuf_I_O)         1.029     1.029 f  axi_streamin_tdata_IBUF[7]_inst/O
                         net (fo=2, routed)           2.942     3.971    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[7]
    SLICE_X40Y27         LUT4 (Prop_lut4_I3_O)        0.124     4.095 f  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_5/O
                         net (fo=1, routed)           0.870     4.966    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_5_n_0
    SLICE_X41Y27         LUT5 (Prop_lut5_I4_O)        0.124     5.090 f  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4/O
                         net (fo=8, routed)           1.032     6.122    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4_n_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I2_O)        0.152     6.274 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1/O
                         net (fo=5, routed)           0.568     6.842    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1_n_0
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.473     4.410    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/C

Slack:                    inf
  Source:                 axi_streamin_tdata[7]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.842ns  (logic 1.429ns (20.887%)  route 5.413ns (79.113%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT5=1)
  Clock Path Skew:        4.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB12                                              0.000     0.000 f  axi_streamin_tdata[7] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[7]
    AB12                 IBUF (Prop_ibuf_I_O)         1.029     1.029 f  axi_streamin_tdata_IBUF[7]_inst/O
                         net (fo=2, routed)           2.942     3.971    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[7]
    SLICE_X40Y27         LUT4 (Prop_lut4_I3_O)        0.124     4.095 f  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_5/O
                         net (fo=1, routed)           0.870     4.966    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_5_n_0
    SLICE_X41Y27         LUT5 (Prop_lut5_I4_O)        0.124     5.090 f  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4/O
                         net (fo=8, routed)           1.032     6.122    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4_n_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I2_O)        0.152     6.274 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1/O
                         net (fo=5, routed)           0.568     6.842    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1_n_0
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.473     4.410    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/C

Slack:                    inf
  Source:                 axi_streamin_tdata[7]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.842ns  (logic 1.429ns (20.887%)  route 5.413ns (79.113%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT5=1)
  Clock Path Skew:        4.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB12                                              0.000     0.000 f  axi_streamin_tdata[7] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[7]
    AB12                 IBUF (Prop_ibuf_I_O)         1.029     1.029 f  axi_streamin_tdata_IBUF[7]_inst/O
                         net (fo=2, routed)           2.942     3.971    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[7]
    SLICE_X40Y27         LUT4 (Prop_lut4_I3_O)        0.124     4.095 f  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_5/O
                         net (fo=1, routed)           0.870     4.966    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_5_n_0
    SLICE_X41Y27         LUT5 (Prop_lut5_I4_O)        0.124     5.090 f  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4/O
                         net (fo=8, routed)           1.032     6.122    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4_n_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I2_O)        0.152     6.274 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1/O
                         net (fo=5, routed)           0.568     6.842    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1_n_0
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.473     4.410    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/C

Slack:                    inf
  Source:                 axi_streamin_tdata[7]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.842ns  (logic 1.429ns (20.887%)  route 5.413ns (79.113%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT5=1)
  Clock Path Skew:        4.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB12                                              0.000     0.000 f  axi_streamin_tdata[7] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[7]
    AB12                 IBUF (Prop_ibuf_I_O)         1.029     1.029 f  axi_streamin_tdata_IBUF[7]_inst/O
                         net (fo=2, routed)           2.942     3.971    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[7]
    SLICE_X40Y27         LUT4 (Prop_lut4_I3_O)        0.124     4.095 f  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_5/O
                         net (fo=1, routed)           0.870     4.966    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_5_n_0
    SLICE_X41Y27         LUT5 (Prop_lut5_I4_O)        0.124     5.090 f  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4/O
                         net (fo=8, routed)           1.032     6.122    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4_n_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I2_O)        0.152     6.274 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1/O
                         net (fo=5, routed)           0.568     6.842    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1_n_0
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.473     4.410    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/C

Slack:                    inf
  Source:                 axi_streamin_tdata[7]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.842ns  (logic 1.429ns (20.887%)  route 5.413ns (79.113%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT5=1)
  Clock Path Skew:        4.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB12                                              0.000     0.000 f  axi_streamin_tdata[7] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[7]
    AB12                 IBUF (Prop_ibuf_I_O)         1.029     1.029 f  axi_streamin_tdata_IBUF[7]_inst/O
                         net (fo=2, routed)           2.942     3.971    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[7]
    SLICE_X40Y27         LUT4 (Prop_lut4_I3_O)        0.124     4.095 f  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_5/O
                         net (fo=1, routed)           0.870     4.966    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_5_n_0
    SLICE_X41Y27         LUT5 (Prop_lut5_I4_O)        0.124     5.090 f  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4/O
                         net (fo=8, routed)           1.032     6.122    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4_n_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I2_O)        0.152     6.274 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1/O
                         net (fo=5, routed)           0.568     6.842    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1_n_0
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.473     4.410    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/C

Slack:                    inf
  Source:                 axi_streamin_tdata[7]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.793ns  (logic 1.401ns (20.625%)  route 5.392ns (79.375%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT5=1)
  Clock Path Skew:        4.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB12                                              0.000     0.000 r  axi_streamin_tdata[7] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[7]
    AB12                 IBUF (Prop_ibuf_I_O)         1.029     1.029 r  axi_streamin_tdata_IBUF[7]_inst/O
                         net (fo=2, routed)           2.942     3.971    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[7]
    SLICE_X40Y27         LUT4 (Prop_lut4_I3_O)        0.124     4.095 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_5/O
                         net (fo=1, routed)           0.870     4.966    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_5_n_0
    SLICE_X41Y27         LUT5 (Prop_lut5_I4_O)        0.124     5.090 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4/O
                         net (fo=8, routed)           1.032     6.122    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4_n_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.246 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_2/O
                         net (fo=5, routed)           0.547     6.793    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_2_n_0
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.473     4.410    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/C

Slack:                    inf
  Source:                 axi_streamin_tdata[7]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.793ns  (logic 1.401ns (20.625%)  route 5.392ns (79.375%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT5=1)
  Clock Path Skew:        4.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB12                                              0.000     0.000 r  axi_streamin_tdata[7] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[7]
    AB12                 IBUF (Prop_ibuf_I_O)         1.029     1.029 r  axi_streamin_tdata_IBUF[7]_inst/O
                         net (fo=2, routed)           2.942     3.971    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[7]
    SLICE_X40Y27         LUT4 (Prop_lut4_I3_O)        0.124     4.095 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_5/O
                         net (fo=1, routed)           0.870     4.966    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_5_n_0
    SLICE_X41Y27         LUT5 (Prop_lut5_I4_O)        0.124     5.090 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4/O
                         net (fo=8, routed)           1.032     6.122    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4_n_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.246 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_2/O
                         net (fo=5, routed)           0.547     6.793    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_2_n_0
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.473     4.410    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/C

Slack:                    inf
  Source:                 axi_streamin_tdata[7]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.793ns  (logic 1.401ns (20.625%)  route 5.392ns (79.375%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT5=1)
  Clock Path Skew:        4.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB12                                              0.000     0.000 r  axi_streamin_tdata[7] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[7]
    AB12                 IBUF (Prop_ibuf_I_O)         1.029     1.029 r  axi_streamin_tdata_IBUF[7]_inst/O
                         net (fo=2, routed)           2.942     3.971    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[7]
    SLICE_X40Y27         LUT4 (Prop_lut4_I3_O)        0.124     4.095 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_5/O
                         net (fo=1, routed)           0.870     4.966    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_5_n_0
    SLICE_X41Y27         LUT5 (Prop_lut5_I4_O)        0.124     5.090 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4/O
                         net (fo=8, routed)           1.032     6.122    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4_n_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.246 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_2/O
                         net (fo=5, routed)           0.547     6.793    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_2_n_0
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.473     4.410    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/C

Slack:                    inf
  Source:                 axi_streamin_tdata[7]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.793ns  (logic 1.401ns (20.625%)  route 5.392ns (79.375%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT5=1)
  Clock Path Skew:        4.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB12                                              0.000     0.000 r  axi_streamin_tdata[7] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[7]
    AB12                 IBUF (Prop_ibuf_I_O)         1.029     1.029 r  axi_streamin_tdata_IBUF[7]_inst/O
                         net (fo=2, routed)           2.942     3.971    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[7]
    SLICE_X40Y27         LUT4 (Prop_lut4_I3_O)        0.124     4.095 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_5/O
                         net (fo=1, routed)           0.870     4.966    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_5_n_0
    SLICE_X41Y27         LUT5 (Prop_lut5_I4_O)        0.124     5.090 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4/O
                         net (fo=8, routed)           1.032     6.122    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4_n_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.246 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_2/O
                         net (fo=5, routed)           0.547     6.793    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_2_n_0
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.473     4.410    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/C

Slack:                    inf
  Source:                 axi_streamin_tdata[7]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.793ns  (logic 1.401ns (20.625%)  route 5.392ns (79.375%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT5=1)
  Clock Path Skew:        4.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB12                                              0.000     0.000 r  axi_streamin_tdata[7] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[7]
    AB12                 IBUF (Prop_ibuf_I_O)         1.029     1.029 r  axi_streamin_tdata_IBUF[7]_inst/O
                         net (fo=2, routed)           2.942     3.971    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[7]
    SLICE_X40Y27         LUT4 (Prop_lut4_I3_O)        0.124     4.095 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_5/O
                         net (fo=1, routed)           0.870     4.966    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_5_n_0
    SLICE_X41Y27         LUT5 (Prop_lut5_I4_O)        0.124     5.090 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4/O
                         net (fo=8, routed)           1.032     6.122    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4_n_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.246 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_2/O
                         net (fo=5, routed)           0.547     6.793    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_2_n_0
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.473     4.410    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_streamin_tdata[1]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.442ns  (logic 0.298ns (20.674%)  route 1.144ns (79.326%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y10                                               0.000     0.000 r  axi_streamin_tdata[1] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[1]
    Y10                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  axi_streamin_tdata_IBUF[1]_inst/O
                         net (fo=2, routed)           1.144     1.397    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[1]
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.045     1.442 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[1]_i_1/O
                         net (fo=1, routed)           0.000     1.442    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[1]_i_1_n_0
    SLICE_X41Y27         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.814     1.987    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X41Y27         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/C

Slack:                    inf
  Source:                 axi_streamin_tdata[0]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.479ns  (logic 0.276ns (18.692%)  route 1.202ns (81.308%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  axi_streamin_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[0]
    AA8                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  axi_streamin_tdata_IBUF[0]_inst/O
                         net (fo=2, routed)           1.202     1.434    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[0]
    SLICE_X41Y27         LUT6 (Prop_lut6_I4_O)        0.045     1.479 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[0]_i_1/O
                         net (fo=1, routed)           0.000     1.479    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[0]_i_1_n_0
    SLICE_X41Y27         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.814     1.987    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X41Y27         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/C

Slack:                    inf
  Source:                 axi_streamin_tdata[7]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.597ns  (logic 0.302ns (18.937%)  route 1.294ns (81.063%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB12                                              0.000     0.000 r  axi_streamin_tdata[7] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[7]
    AB12                 IBUF (Prop_ibuf_I_O)         0.257     0.257 r  axi_streamin_tdata_IBUF[7]_inst/O
                         net (fo=2, routed)           1.294     1.552    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[7]
    SLICE_X41Y27         LUT6 (Prop_lut6_I4_O)        0.045     1.597 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_1/O
                         net (fo=1, routed)           0.000     1.597    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_1_n_0
    SLICE_X41Y27         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.814     1.987    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X41Y27         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/C

Slack:                    inf
  Source:                 axi_streamin_tdata[4]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.601ns  (logic 0.301ns (18.811%)  route 1.300ns (81.189%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  axi_streamin_tdata[4] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[4]
    AB10                 IBUF (Prop_ibuf_I_O)         0.256     0.256 r  axi_streamin_tdata_IBUF[4]_inst/O
                         net (fo=2, routed)           1.300     1.556    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[4]
    SLICE_X48Y24         LUT3 (Prop_lut3_I2_O)        0.045     1.601 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[4]_i_1/O
                         net (fo=1, routed)           0.000     1.601    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[4]_i_1_n_0
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.811     1.984    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/C

Slack:                    inf
  Source:                 axi_streamin_tdata[6]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.755ns  (logic 0.319ns (18.159%)  route 1.436ns (81.841%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA11                                              0.000     0.000 r  axi_streamin_tdata[6] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[6]
    AA11                 IBUF (Prop_ibuf_I_O)         0.274     0.274 r  axi_streamin_tdata_IBUF[6]_inst/O
                         net (fo=2, routed)           1.436     1.710    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[6]
    SLICE_X48Y24         LUT3 (Prop_lut3_I2_O)        0.045     1.755 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_3/O
                         net (fo=1, routed)           0.000     1.755    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_3_n_0
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.811     1.984    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/C

Slack:                    inf
  Source:                 axi_streamin_tdata[2]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.762ns  (logic 0.305ns (17.330%)  route 1.457ns (82.670%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  axi_streamin_tdata[2] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[2]
    Y11                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  axi_streamin_tdata_IBUF[2]_inst/O
                         net (fo=2, routed)           1.457     1.717    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[2]
    SLICE_X48Y24         LUT3 (Prop_lut3_I2_O)        0.045     1.762 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[2]_i_1/O
                         net (fo=1, routed)           0.000     1.762    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[2]_i_1_n_0
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.811     1.984    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/C

Slack:                    inf
  Source:                 axi_streamin_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.806ns  (logic 0.341ns (18.856%)  route 1.466ns (81.144%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W8                                                0.000     0.000 r  axi_streamin_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aresetn
    W8                   IBUF (Prop_ibuf_I_O)         0.296     0.296 r  axi_streamin_aresetn_IBUF_inst/O
                         net (fo=13, routed)          1.466     1.761    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aresetn_IBUF
    SLICE_X49Y25         LUT6 (Prop_lut6_I3_O)        0.045     1.806 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_i_1/O
                         net (fo=1, routed)           0.000     1.806    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_i_1_n_0
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.811     1.984    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C

Slack:                    inf
  Source:                 axi_streamin_tdata[3]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.822ns  (logic 0.275ns (15.072%)  route 1.548ns (84.928%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB9                                               0.000     0.000 r  axi_streamin_tdata[3] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[3]
    AB9                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  axi_streamin_tdata_IBUF[3]_inst/O
                         net (fo=2, routed)           1.548     1.778    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[3]
    SLICE_X48Y24         LUT3 (Prop_lut3_I2_O)        0.044     1.822 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[3]_i_1/O
                         net (fo=1, routed)           0.000     1.822    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[3]_i_1_n_0
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.811     1.984    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X48Y24         FDSE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/C

Slack:                    inf
  Source:                 axi_streamin_tdata[0]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.823ns  (logic 0.321ns (17.631%)  route 1.501ns (82.369%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  axi_streamin_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[0]
    AA8                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  axi_streamin_tdata_IBUF[0]_inst/O
                         net (fo=2, routed)           1.180     1.412    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[0]
    SLICE_X41Y27         LUT5 (Prop_lut5_I3_O)        0.045     1.457 f  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4/O
                         net (fo=8, routed)           0.321     1.778    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4_n_0
    SLICE_X49Y25         LUT4 (Prop_lut4_I2_O)        0.045     1.823 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_i_1/O
                         net (fo=1, routed)           0.000     1.823    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_i_1_n_0
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.811     1.984    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C

Slack:                    inf
  Source:                 axi_streamin_tdata[0]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.826ns  (logic 0.324ns (17.766%)  route 1.501ns (82.234%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  axi_streamin_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[0]
    AA8                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  axi_streamin_tdata_IBUF[0]_inst/O
                         net (fo=2, routed)           1.180     1.412    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[0]
    SLICE_X41Y27         LUT5 (Prop_lut5_I3_O)        0.045     1.457 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4/O
                         net (fo=8, routed)           0.321     1.778    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_4_n_0
    SLICE_X49Y25         LUT5 (Prop_lut5_I3_O)        0.048     1.826 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_i_1/O
                         net (fo=1, routed)           0.000     1.826    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_i_1_n_0
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.811     1.984    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axi_streamout_aclk

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_streamout_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.258ns  (logic 1.095ns (25.727%)  route 3.162ns (74.273%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  axi_streamout_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aresetn
    V9                   IBUF (Prop_ibuf_I_O)         0.971     0.971 f  axi_streamout_aresetn_IBUF_inst/O
                         net (fo=1, routed)           2.621     3.593    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.124     3.717 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]_i_1/O
                         net (fo=6, routed)           0.541     4.258    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]_i_1_n_0
    SLICE_X0Y4           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     0.876 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.973 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.656     4.630    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]/C

Slack:                    inf
  Source:                 axi_streamout_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.258ns  (logic 1.095ns (25.727%)  route 3.162ns (74.273%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  axi_streamout_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aresetn
    V9                   IBUF (Prop_ibuf_I_O)         0.971     0.971 f  axi_streamout_aresetn_IBUF_inst/O
                         net (fo=1, routed)           2.621     3.593    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.124     3.717 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]_i_1/O
                         net (fo=6, routed)           0.541     4.258    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]_i_1_n_0
    SLICE_X0Y4           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     0.876 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.973 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.656     4.630    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/C

Slack:                    inf
  Source:                 axi_streamout_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.220ns  (logic 1.095ns (25.959%)  route 3.124ns (74.041%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  axi_streamout_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aresetn
    V9                   IBUF (Prop_ibuf_I_O)         0.971     0.971 f  axi_streamout_aresetn_IBUF_inst/O
                         net (fo=1, routed)           2.621     3.593    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.124     3.717 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]_i_1/O
                         net (fo=6, routed)           0.503     4.220    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     0.876 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.973 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.657     4.631    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/C

Slack:                    inf
  Source:                 axi_streamout_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.220ns  (logic 1.095ns (25.959%)  route 3.124ns (74.041%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  axi_streamout_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aresetn
    V9                   IBUF (Prop_ibuf_I_O)         0.971     0.971 f  axi_streamout_aresetn_IBUF_inst/O
                         net (fo=1, routed)           2.621     3.593    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.124     3.717 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]_i_1/O
                         net (fo=6, routed)           0.503     4.220    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     0.876 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.973 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.657     4.631    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/C

Slack:                    inf
  Source:                 axi_streamout_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.220ns  (logic 1.095ns (25.959%)  route 3.124ns (74.041%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  axi_streamout_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aresetn
    V9                   IBUF (Prop_ibuf_I_O)         0.971     0.971 f  axi_streamout_aresetn_IBUF_inst/O
                         net (fo=1, routed)           2.621     3.593    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.124     3.717 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]_i_1/O
                         net (fo=6, routed)           0.503     4.220    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     0.876 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.973 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.657     4.631    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/C

Slack:                    inf
  Source:                 axi_streamout_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.220ns  (logic 1.095ns (25.959%)  route 3.124ns (74.041%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  axi_streamout_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aresetn
    V9                   IBUF (Prop_ibuf_I_O)         0.971     0.971 f  axi_streamout_aresetn_IBUF_inst/O
                         net (fo=1, routed)           2.621     3.593    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.124     3.717 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]_i_1/O
                         net (fo=6, routed)           0.503     4.220    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     0.876 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.973 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.657     4.631    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]/C

Slack:                    inf
  Source:                 axi_streamout_tready
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.127ns  (logic 1.132ns (27.424%)  route 2.995ns (72.576%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 9.631 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  axi_streamout_tready (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_tready
    V10                  IBUF (Prop_ibuf_I_O)         0.984     0.984 f  axi_streamout_tready_IBUF_inst/O
                         net (fo=7, routed)           2.995     3.979    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_tready_IBUF
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.148     4.127 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[2]__0_i_1/O
                         net (fo=1, routed)           0.000     4.127    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[2]__0_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     5.876 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.973 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.657     9.631    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C  (IS_INVERTED)

Slack:                    inf
  Source:                 axi_streamout_tready
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.122ns  (logic 1.130ns (27.410%)  route 2.992ns (72.590%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 9.630 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  axi_streamout_tready (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_tready
    V10                  IBUF (Prop_ibuf_I_O)         0.984     0.984 f  axi_streamout_tready_IBUF_inst/O
                         net (fo=7, routed)           2.992     3.976    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_tready_IBUF
    SLICE_X0Y3           LUT2 (Prop_lut2_I1_O)        0.146     4.122 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[4]__0_i_1/O
                         net (fo=1, routed)           0.000     4.122    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[4]__0_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     5.876 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.973 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.656     9.630    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/C  (IS_INVERTED)

Slack:                    inf
  Source:                 axi_streamout_tready
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.103ns  (logic 1.108ns (26.999%)  route 2.995ns (73.001%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 9.631 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  axi_streamout_tready (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_tready
    V10                  IBUF (Prop_ibuf_I_O)         0.984     0.984 f  axi_streamout_tready_IBUF_inst/O
                         net (fo=7, routed)           2.995     3.979    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_tready_IBUF
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.124     4.103 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[0]__0_i_1/O
                         net (fo=1, routed)           0.000     4.103    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[0]__0_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     5.876 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.973 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.657     9.631    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C  (IS_INVERTED)

Slack:                    inf
  Source:                 axi_streamout_tready
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.100ns  (logic 1.108ns (27.020%)  route 2.992ns (72.980%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 9.630 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  axi_streamout_tready (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_tready
    V10                  IBUF (Prop_ibuf_I_O)         0.984     0.984 f  axi_streamout_tready_IBUF_inst/O
                         net (fo=7, routed)           2.992     3.976    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_tready_IBUF
    SLICE_X0Y3           LUT2 (Prop_lut2_I1_O)        0.124     4.100 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[3]__0_i_1/O
                         net (fo=1, routed)           0.000     4.100    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[3]__0_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     5.876 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.973 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.656     9.630    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_streamout_tready
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.212ns (24.802%)  route 0.644ns (75.198%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns = ( 7.065 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  axi_streamout_tready (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_tready
    V10                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  axi_streamout_tready_IBUF_inst/O
                         net (fo=7, routed)           0.644     0.857    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_tready_IBUF
    SLICE_X0Y25          FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     5.428 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     6.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     6.188 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.877     7.065    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 axi_streamout_tready
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.286ns  (logic 0.257ns (20.017%)  route 1.029ns (79.983%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 7.081 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  axi_streamout_tready (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_tready
    V10                  IBUF (Prop_ibuf_I_O)         0.212     0.212 f  axi_streamout_tready_IBUF_inst/O
                         net (fo=7, routed)           1.029     1.241    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_tready_IBUF
    SLICE_X0Y5           LUT2 (Prop_lut2_I1_O)        0.045     1.286 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[5]__0_i_1/O
                         net (fo=1, routed)           0.000     1.286    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[5]__0_i_1_n_0
    SLICE_X0Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     5.428 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     6.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     6.188 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.893     7.081    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/C  (IS_INVERTED)

Slack:                    inf
  Source:                 axi_streamout_tready
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.289ns  (logic 0.260ns (20.203%)  route 1.029ns (79.797%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 7.081 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  axi_streamout_tready (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_tready
    V10                  IBUF (Prop_ibuf_I_O)         0.212     0.212 f  axi_streamout_tready_IBUF_inst/O
                         net (fo=7, routed)           1.029     1.241    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_tready_IBUF
    SLICE_X0Y5           LUT2 (Prop_lut2_I1_O)        0.048     1.289 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]__0_i_1/O
                         net (fo=1, routed)           0.000     1.289    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]__0_i_1_n_0
    SLICE_X0Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     5.428 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     6.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     6.188 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.893     7.081    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/C  (IS_INVERTED)

Slack:                    inf
  Source:                 axi_streamout_tready
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.489ns  (logic 0.255ns (17.159%)  route 1.233ns (82.841%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns = ( 7.082 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  axi_streamout_tready (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_tready
    V10                  IBUF (Prop_ibuf_I_O)         0.212     0.212 f  axi_streamout_tready_IBUF_inst/O
                         net (fo=7, routed)           1.233     1.446    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_tready_IBUF
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.043     1.489 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[2]__0_i_1/O
                         net (fo=1, routed)           0.000     1.489    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[2]__0_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     5.428 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     6.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     6.188 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.894     7.082    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C  (IS_INVERTED)

Slack:                    inf
  Source:                 axi_streamout_tready
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.491ns  (logic 0.256ns (17.206%)  route 1.234ns (82.794%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 7.081 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  axi_streamout_tready (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_tready
    V10                  IBUF (Prop_ibuf_I_O)         0.212     0.212 f  axi_streamout_tready_IBUF_inst/O
                         net (fo=7, routed)           1.234     1.447    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_tready_IBUF
    SLICE_X0Y3           LUT2 (Prop_lut2_I1_O)        0.044     1.491 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[4]__0_i_1/O
                         net (fo=1, routed)           0.000     1.491    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[4]__0_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     5.428 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     6.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     6.188 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.893     7.081    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/C  (IS_INVERTED)

Slack:                    inf
  Source:                 axi_streamout_tready
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.491ns  (logic 0.257ns (17.271%)  route 1.233ns (82.729%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns = ( 7.082 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  axi_streamout_tready (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_tready
    V10                  IBUF (Prop_ibuf_I_O)         0.212     0.212 f  axi_streamout_tready_IBUF_inst/O
                         net (fo=7, routed)           1.233     1.446    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_tready_IBUF
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.045     1.491 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[0]__0_i_1/O
                         net (fo=1, routed)           0.000     1.491    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[0]__0_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     5.428 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     6.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     6.188 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.894     7.082    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C  (IS_INVERTED)

Slack:                    inf
  Source:                 axi_streamout_tready
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.492ns  (logic 0.257ns (17.262%)  route 1.234ns (82.738%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 7.081 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  axi_streamout_tready (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_tready
    V10                  IBUF (Prop_ibuf_I_O)         0.212     0.212 f  axi_streamout_tready_IBUF_inst/O
                         net (fo=7, routed)           1.234     1.447    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_tready_IBUF
    SLICE_X0Y3           LUT2 (Prop_lut2_I1_O)        0.045     1.492 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[3]__0_i_1/O
                         net (fo=1, routed)           0.000     1.492    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[3]__0_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     5.428 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     6.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     6.188 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.893     7.081    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/C  (IS_INVERTED)

Slack:                    inf
  Source:                 axi_streamout_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.495ns  (logic 0.245ns (16.405%)  route 1.249ns (83.595%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  axi_streamout_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aresetn
    V9                   IBUF (Prop_ibuf_I_O)         0.200     0.200 f  axi_streamout_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.064     1.264    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     1.309 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]_i_1/O
                         net (fo=6, routed)           0.185     1.495    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.188 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.894     2.082    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/C

Slack:                    inf
  Source:                 axi_streamout_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.495ns  (logic 0.245ns (16.405%)  route 1.249ns (83.595%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  axi_streamout_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aresetn
    V9                   IBUF (Prop_ibuf_I_O)         0.200     0.200 f  axi_streamout_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.064     1.264    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     1.309 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]_i_1/O
                         net (fo=6, routed)           0.185     1.495    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.188 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.894     2.082    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/C

Slack:                    inf
  Source:                 axi_streamout_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.495ns  (logic 0.245ns (16.405%)  route 1.249ns (83.595%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  axi_streamout_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aresetn
    V9                   IBUF (Prop_ibuf_I_O)         0.200     0.200 f  axi_streamout_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.064     1.264    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     1.309 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]_i_1/O
                         net (fo=6, routed)           0.185     1.495    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.188 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.894     2.082    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/C





