

================================================================
== Vitis HLS Report for 'snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER'
================================================================
* Date:           Mon Dec  8 20:49:11 2025

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_output
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.321 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |      Pipeline     |
    |   min   |   max   |    min    |    max    | min | max |        Type       |
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |     4099|     4099|  40.990 us|  40.990 us|    0|    0|  loop pipeline stp|
    +---------+---------+-----------+-----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.85>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/snn_top_hls.cpp:454]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [src/snn_top_hls.cpp:453]   --->   Operation 7 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_0_0, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_0_1, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_1_0, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_1_1, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_2_0, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_2_1, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_3_0, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_3_1, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln453 = store i7 0, i7 %i_2" [src/snn_top_hls.cpp:453]   --->   Operation 18 'store' 'store_ln453' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln454 = store i7 0, i7 %j" [src/snn_top_hls.cpp:454]   --->   Operation 19 'store' 'store_ln454' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc73"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [src/snn_top_hls.cpp:453]   --->   Operation 21 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.67ns)   --->   "%icmp_ln453 = icmp_eq  i13 %indvar_flatten_load, i13 4096" [src/snn_top_hls.cpp:453]   --->   Operation 22 'icmp' 'icmp_ln453' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.67ns)   --->   "%add_ln453_1 = add i13 %indvar_flatten_load, i13 1" [src/snn_top_hls.cpp:453]   --->   Operation 23 'add' 'add_ln453_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln453 = br i1 %icmp_ln453, void %for.inc76, void %for.end78.exitStub" [src/snn_top_hls.cpp:453]   --->   Operation 24 'br' 'br_ln453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln453 = store i13 %add_ln453_1, i13 %indvar_flatten" [src/snn_top_hls.cpp:453]   --->   Operation 25 'store' 'store_ln453' <Predicate = (!icmp_ln453)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.32>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [src/snn_top_hls.cpp:454]   --->   Operation 26 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.87ns)   --->   "%icmp_ln454 = icmp_eq  i7 %j_load, i7 64" [src/snn_top_hls.cpp:454]   --->   Operation 27 'icmp' 'icmp_ln454' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.99ns)   --->   "%select_ln453 = select i1 %icmp_ln454, i7 0, i7 %j_load" [src/snn_top_hls.cpp:453]   --->   Operation 28 'select' 'select_ln453' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln454 = trunc i7 %select_ln453" [src/snn_top_hls.cpp:454]   --->   Operation 29 'trunc' 'trunc_ln454' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %select_ln453, i32 2, i32 5" [src/snn_top_hls.cpp:456]   --->   Operation 30 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.56ns)   --->   "%switch_ln456 = switch i2 %trunc_ln454, void %arrayidx723.case.3, i2 0, void %arrayidx723.case.0, i2 1, void %arrayidx723.case.1, i2 2, void %arrayidx723.case.2" [src/snn_top_hls.cpp:456]   --->   Operation 31 'switch' 'switch_ln456' <Predicate = true> <Delay = 1.56>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln456 = br void %arrayidx723.exit" [src/snn_top_hls.cpp:456]   --->   Operation 32 'br' 'br_ln456' <Predicate = (trunc_ln454 == 2)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln456 = br void %arrayidx723.exit" [src/snn_top_hls.cpp:456]   --->   Operation 33 'br' 'br_ln456' <Predicate = (trunc_ln454 == 1)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln456 = br void %arrayidx723.exit" [src/snn_top_hls.cpp:456]   --->   Operation 34 'br' 'br_ln456' <Predicate = (trunc_ln454 == 0)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln456 = br void %arrayidx723.exit" [src/snn_top_hls.cpp:456]   --->   Operation 35 'br' 'br_ln456' <Predicate = (trunc_ln454 == 3)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.87ns)   --->   "%add_ln454 = add i7 %select_ln453, i7 1" [src/snn_top_hls.cpp:454]   --->   Operation 36 'add' 'add_ln454' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln454 = store i7 %add_ln454, i7 %j" [src/snn_top_hls.cpp:454]   --->   Operation 37 'store' 'store_ln454' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 78 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 78 'ret' 'ret_ln0' <Predicate = (icmp_ln453)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.11>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%i_2_load = load i7 %i_2" [src/snn_top_hls.cpp:453]   --->   Operation 38 'load' 'i_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.87ns)   --->   "%add_ln453 = add i7 %i_2_load, i7 1" [src/snn_top_hls.cpp:453]   --->   Operation 39 'add' 'add_ln453' <Predicate = (icmp_ln454)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_str"   --->   Operation 40 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.99ns)   --->   "%select_ln453_1 = select i1 %icmp_ln454, i7 %add_ln453, i7 %i_2_load" [src/snn_top_hls.cpp:453]   --->   Operation 42 'select' 'select_ln453_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln453 = trunc i7 %select_ln453_1" [src/snn_top_hls.cpp:453]   --->   Operation 43 'trunc' 'trunc_ln453' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln455 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, i32 4294967295, void @empty_6" [src/snn_top_hls.cpp:455]   --->   Operation 44 'specpipeline' 'specpipeline_ln455' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln453_1, i32 1, i32 5" [src/snn_top_hls.cpp:456]   --->   Operation 45 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_1, i4 %lshr_ln2" [src/snn_top_hls.cpp:456]   --->   Operation 46 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln456 = zext i9 %tmp_2" [src/snn_top_hls.cpp:456]   --->   Operation 47 'zext' 'zext_ln456' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_0_0_addr = getelementptr i8 %p_ZL13weight_memory_0_0, i64 0, i64 %zext_ln456" [src/snn_top_hls.cpp:456]   --->   Operation 48 'getelementptr' 'p_ZL13weight_memory_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_0_1_addr = getelementptr i8 %p_ZL13weight_memory_0_1, i64 0, i64 %zext_ln456" [src/snn_top_hls.cpp:456]   --->   Operation 49 'getelementptr' 'p_ZL13weight_memory_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_1_0_addr = getelementptr i8 %p_ZL13weight_memory_1_0, i64 0, i64 %zext_ln456" [src/snn_top_hls.cpp:456]   --->   Operation 50 'getelementptr' 'p_ZL13weight_memory_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_1_1_addr = getelementptr i8 %p_ZL13weight_memory_1_1, i64 0, i64 %zext_ln456" [src/snn_top_hls.cpp:456]   --->   Operation 51 'getelementptr' 'p_ZL13weight_memory_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_2_0_addr = getelementptr i8 %p_ZL13weight_memory_2_0, i64 0, i64 %zext_ln456" [src/snn_top_hls.cpp:456]   --->   Operation 52 'getelementptr' 'p_ZL13weight_memory_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_2_1_addr = getelementptr i8 %p_ZL13weight_memory_2_1, i64 0, i64 %zext_ln456" [src/snn_top_hls.cpp:456]   --->   Operation 53 'getelementptr' 'p_ZL13weight_memory_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_3_0_addr = getelementptr i8 %p_ZL13weight_memory_3_0, i64 0, i64 %zext_ln456" [src/snn_top_hls.cpp:456]   --->   Operation 54 'getelementptr' 'p_ZL13weight_memory_3_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_3_1_addr = getelementptr i8 %p_ZL13weight_memory_3_1, i64 0, i64 %zext_ln456" [src/snn_top_hls.cpp:456]   --->   Operation 55 'getelementptr' 'p_ZL13weight_memory_3_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln456 = br i1 %trunc_ln453, void %arrayidx723_2.case.0, void %arrayidx723_2.case.1" [src/snn_top_hls.cpp:456]   --->   Operation 56 'br' 'br_ln456' <Predicate = (trunc_ln454 == 2)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln456 = store i8 0, i9 %p_ZL13weight_memory_2_0_addr" [src/snn_top_hls.cpp:456]   --->   Operation 57 'store' 'store_ln456' <Predicate = (trunc_ln454 == 2 & !trunc_ln453)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln456 = br void %arrayidx723_2.exit" [src/snn_top_hls.cpp:456]   --->   Operation 58 'br' 'br_ln456' <Predicate = (trunc_ln454 == 2 & !trunc_ln453)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln456 = store i8 0, i9 %p_ZL13weight_memory_2_1_addr" [src/snn_top_hls.cpp:456]   --->   Operation 59 'store' 'store_ln456' <Predicate = (trunc_ln454 == 2 & trunc_ln453)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln456 = br void %arrayidx723_2.exit" [src/snn_top_hls.cpp:456]   --->   Operation 60 'br' 'br_ln456' <Predicate = (trunc_ln454 == 2 & trunc_ln453)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln456 = br i1 %trunc_ln453, void %arrayidx723_1.case.0, void %arrayidx723_1.case.1" [src/snn_top_hls.cpp:456]   --->   Operation 61 'br' 'br_ln456' <Predicate = (trunc_ln454 == 1)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln456 = store i8 0, i9 %p_ZL13weight_memory_1_0_addr" [src/snn_top_hls.cpp:456]   --->   Operation 62 'store' 'store_ln456' <Predicate = (trunc_ln454 == 1 & !trunc_ln453)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln456 = br void %arrayidx723_1.exit" [src/snn_top_hls.cpp:456]   --->   Operation 63 'br' 'br_ln456' <Predicate = (trunc_ln454 == 1 & !trunc_ln453)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln456 = store i8 0, i9 %p_ZL13weight_memory_1_1_addr" [src/snn_top_hls.cpp:456]   --->   Operation 64 'store' 'store_ln456' <Predicate = (trunc_ln454 == 1 & trunc_ln453)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln456 = br void %arrayidx723_1.exit" [src/snn_top_hls.cpp:456]   --->   Operation 65 'br' 'br_ln456' <Predicate = (trunc_ln454 == 1 & trunc_ln453)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln456 = br i1 %trunc_ln453, void %arrayidx723_0.case.0, void %arrayidx723_0.case.1" [src/snn_top_hls.cpp:456]   --->   Operation 66 'br' 'br_ln456' <Predicate = (trunc_ln454 == 0)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln456 = store i8 0, i9 %p_ZL13weight_memory_0_0_addr" [src/snn_top_hls.cpp:456]   --->   Operation 67 'store' 'store_ln456' <Predicate = (trunc_ln454 == 0 & !trunc_ln453)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln456 = br void %arrayidx723_0.exit" [src/snn_top_hls.cpp:456]   --->   Operation 68 'br' 'br_ln456' <Predicate = (trunc_ln454 == 0 & !trunc_ln453)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln456 = store i8 0, i9 %p_ZL13weight_memory_0_1_addr" [src/snn_top_hls.cpp:456]   --->   Operation 69 'store' 'store_ln456' <Predicate = (trunc_ln454 == 0 & trunc_ln453)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln456 = br void %arrayidx723_0.exit" [src/snn_top_hls.cpp:456]   --->   Operation 70 'br' 'br_ln456' <Predicate = (trunc_ln454 == 0 & trunc_ln453)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln456 = br i1 %trunc_ln453, void %arrayidx723_3.case.0, void %arrayidx723_3.case.1" [src/snn_top_hls.cpp:456]   --->   Operation 71 'br' 'br_ln456' <Predicate = (trunc_ln454 == 3)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln456 = store i8 0, i9 %p_ZL13weight_memory_3_0_addr" [src/snn_top_hls.cpp:456]   --->   Operation 72 'store' 'store_ln456' <Predicate = (trunc_ln454 == 3 & !trunc_ln453)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln456 = br void %arrayidx723_3.exit" [src/snn_top_hls.cpp:456]   --->   Operation 73 'br' 'br_ln456' <Predicate = (trunc_ln454 == 3 & !trunc_ln453)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln456 = store i8 0, i9 %p_ZL13weight_memory_3_1_addr" [src/snn_top_hls.cpp:456]   --->   Operation 74 'store' 'store_ln456' <Predicate = (trunc_ln454 == 3 & trunc_ln453)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln456 = br void %arrayidx723_3.exit" [src/snn_top_hls.cpp:456]   --->   Operation 75 'br' 'br_ln456' <Predicate = (trunc_ln454 == 3 & trunc_ln453)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln453 = store i7 %select_ln453_1, i7 %i_2" [src/snn_top_hls.cpp:453]   --->   Operation 76 'store' 'store_ln453' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln454 = br void %for.inc73" [src/snn_top_hls.cpp:454]   --->   Operation 77 'br' 'br_ln454' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.856ns
The critical path consists of the following:
	'store' operation ('store_ln0') of constant 0 13 bit on local variable 'indvar_flatten' [20]  (1.588 ns)
	'load' operation 13 bit ('indvar_flatten_load', src/snn_top_hls.cpp:453) on local variable 'indvar_flatten' [25]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln453', src/snn_top_hls.cpp:453) [26]  (1.679 ns)
	'store' operation ('store_ln453', src/snn_top_hls.cpp:453) of variable 'add_ln453_1', src/snn_top_hls.cpp:453 13 bit on local variable 'indvar_flatten' [96]  (1.588 ns)

 <State 2>: 6.321ns
The critical path consists of the following:
	'load' operation 7 bit ('j_load', src/snn_top_hls.cpp:454) on local variable 'j', src/snn_top_hls.cpp:454 [30]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln454', src/snn_top_hls.cpp:454) [35]  (1.870 ns)
	'select' operation 7 bit ('select_ln453', src/snn_top_hls.cpp:453) [36]  (0.993 ns)
	'add' operation 7 bit ('add_ln454', src/snn_top_hls.cpp:454) [95]  (1.870 ns)
	'store' operation ('store_ln454', src/snn_top_hls.cpp:454) of variable 'add_ln454', src/snn_top_hls.cpp:454 7 bit on local variable 'j', src/snn_top_hls.cpp:454 [98]  (1.588 ns)

 <State 3>: 6.117ns
The critical path consists of the following:
	'load' operation 7 bit ('i_2_load', src/snn_top_hls.cpp:453) on local variable 'i', src/snn_top_hls.cpp:453 [31]  (0.000 ns)
	'add' operation 7 bit ('add_ln453', src/snn_top_hls.cpp:453) [32]  (1.870 ns)
	'select' operation 7 bit ('select_ln453_1', src/snn_top_hls.cpp:453) [37]  (0.993 ns)
	'store' operation ('store_ln456', src/snn_top_hls.cpp:456) of constant 0 8 bit on array 'p_ZL13weight_memory_3_1' [90]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
