```verilog
always @(*) begin
    if (cpu_overheated)
        shut_off_computer = 1'b1;
    else
        shut_off_computer = 1'b0;
end

always @(*) begin
    if (~arrived) begin
        keep_driving = ~gas_tank_empty;
    end else begin
        // Ensure `keep_driving` is assigned a default value when arrived
        keep_driving = 1'b0; 
    end
end

endmodule
```