

================================================================
== Vitis HLS Report for 'read_data_Pipeline_RD_Loop_Row'
================================================================
* Date:           Sat Mar 11 11:25:41 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        dct_prj
* Solution:       DATAFLOW (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row  |        9|        9|         3|          1|          1|     8|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shiftreg10 = alloca i32 1"   --->   Operation 6 'alloca' 'shiftreg10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 7 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%buf_0_0_out_0 = alloca i32 1"   --->   Operation 8 'alloca' 'buf_0_0_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%buf_0_1_out_0 = alloca i32 1"   --->   Operation 9 'alloca' 'buf_0_1_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%buf_0_2_out_0 = alloca i32 1"   --->   Operation 10 'alloca' 'buf_0_2_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%buf_0_3_out_0 = alloca i32 1"   --->   Operation 11 'alloca' 'buf_0_3_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%buf_0_4_out_0 = alloca i32 1"   --->   Operation 12 'alloca' 'buf_0_4_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%buf_0_5_out_0 = alloca i32 1"   --->   Operation 13 'alloca' 'buf_0_5_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%buf_0_6_out_0 = alloca i32 1"   --->   Operation 14 'alloca' 'buf_0_6_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%buf_0_7_out_0 = alloca i32 1"   --->   Operation 15 'alloca' 'buf_0_7_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%buf_1_0_out_0 = alloca i32 1"   --->   Operation 16 'alloca' 'buf_1_0_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%buf_1_1_out_0 = alloca i32 1"   --->   Operation 17 'alloca' 'buf_1_1_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%buf_1_2_out_0 = alloca i32 1"   --->   Operation 18 'alloca' 'buf_1_2_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%buf_1_3_out_0 = alloca i32 1"   --->   Operation 19 'alloca' 'buf_1_3_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%buf_1_4_out_0 = alloca i32 1"   --->   Operation 20 'alloca' 'buf_1_4_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buf_1_5_out_0 = alloca i32 1"   --->   Operation 21 'alloca' 'buf_1_5_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%buf_1_6_out_0 = alloca i32 1"   --->   Operation 22 'alloca' 'buf_1_6_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%buf_1_7_out_0 = alloca i32 1"   --->   Operation 23 'alloca' 'buf_1_7_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%buf_2_0_out_0 = alloca i32 1"   --->   Operation 24 'alloca' 'buf_2_0_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%buf_2_1_out_0 = alloca i32 1"   --->   Operation 25 'alloca' 'buf_2_1_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%buf_2_2_out_0 = alloca i32 1"   --->   Operation 26 'alloca' 'buf_2_2_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%buf_2_3_out_0 = alloca i32 1"   --->   Operation 27 'alloca' 'buf_2_3_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%buf_2_4_out_0 = alloca i32 1"   --->   Operation 28 'alloca' 'buf_2_4_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%buf_2_5_out_0 = alloca i32 1"   --->   Operation 29 'alloca' 'buf_2_5_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%buf_2_6_out_0 = alloca i32 1"   --->   Operation 30 'alloca' 'buf_2_6_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%buf_2_7_out_0 = alloca i32 1"   --->   Operation 31 'alloca' 'buf_2_7_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%buf_3_0_out_0 = alloca i32 1"   --->   Operation 32 'alloca' 'buf_3_0_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%buf_3_1_out_0 = alloca i32 1"   --->   Operation 33 'alloca' 'buf_3_1_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%buf_3_2_out_0 = alloca i32 1"   --->   Operation 34 'alloca' 'buf_3_2_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%buf_3_3_out_0 = alloca i32 1"   --->   Operation 35 'alloca' 'buf_3_3_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%buf_3_4_out_0 = alloca i32 1"   --->   Operation 36 'alloca' 'buf_3_4_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%buf_3_5_out_0 = alloca i32 1"   --->   Operation 37 'alloca' 'buf_3_5_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%buf_3_6_out_0 = alloca i32 1"   --->   Operation 38 'alloca' 'buf_3_6_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%buf_3_7_out_0 = alloca i32 1"   --->   Operation 39 'alloca' 'buf_3_7_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%buf_4_0_out_0 = alloca i32 1"   --->   Operation 40 'alloca' 'buf_4_0_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%buf_4_1_out_0 = alloca i32 1"   --->   Operation 41 'alloca' 'buf_4_1_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%buf_4_2_out_0 = alloca i32 1"   --->   Operation 42 'alloca' 'buf_4_2_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%buf_4_3_out_0 = alloca i32 1"   --->   Operation 43 'alloca' 'buf_4_3_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%buf_4_4_out_0 = alloca i32 1"   --->   Operation 44 'alloca' 'buf_4_4_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%buf_4_5_out_0 = alloca i32 1"   --->   Operation 45 'alloca' 'buf_4_5_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%buf_4_6_out_0 = alloca i32 1"   --->   Operation 46 'alloca' 'buf_4_6_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%buf_4_7_out_0 = alloca i32 1"   --->   Operation 47 'alloca' 'buf_4_7_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%buf_5_0_out_0 = alloca i32 1"   --->   Operation 48 'alloca' 'buf_5_0_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%buf_5_1_out_0 = alloca i32 1"   --->   Operation 49 'alloca' 'buf_5_1_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%buf_5_2_out_0 = alloca i32 1"   --->   Operation 50 'alloca' 'buf_5_2_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%buf_5_3_out_0 = alloca i32 1"   --->   Operation 51 'alloca' 'buf_5_3_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%buf_5_4_out_0 = alloca i32 1"   --->   Operation 52 'alloca' 'buf_5_4_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%buf_5_5_out_0 = alloca i32 1"   --->   Operation 53 'alloca' 'buf_5_5_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%buf_5_6_out_0 = alloca i32 1"   --->   Operation 54 'alloca' 'buf_5_6_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%buf_5_7_out_0 = alloca i32 1"   --->   Operation 55 'alloca' 'buf_5_7_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%buf_6_0_out_0 = alloca i32 1"   --->   Operation 56 'alloca' 'buf_6_0_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%buf_6_1_out_0 = alloca i32 1"   --->   Operation 57 'alloca' 'buf_6_1_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%buf_6_2_out_0 = alloca i32 1"   --->   Operation 58 'alloca' 'buf_6_2_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%buf_6_3_out_0 = alloca i32 1"   --->   Operation 59 'alloca' 'buf_6_3_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%buf_6_4_out_0 = alloca i32 1"   --->   Operation 60 'alloca' 'buf_6_4_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%buf_6_5_out_0 = alloca i32 1"   --->   Operation 61 'alloca' 'buf_6_5_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%buf_6_6_out_0 = alloca i32 1"   --->   Operation 62 'alloca' 'buf_6_6_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%buf_6_7_out_0 = alloca i32 1"   --->   Operation 63 'alloca' 'buf_6_7_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%buf_7_0_out_0 = alloca i32 1"   --->   Operation 64 'alloca' 'buf_7_0_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%buf_7_1_out_0 = alloca i32 1"   --->   Operation 65 'alloca' 'buf_7_1_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%buf_7_2_out_0 = alloca i32 1"   --->   Operation 66 'alloca' 'buf_7_2_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%buf_7_3_out_0 = alloca i32 1"   --->   Operation 67 'alloca' 'buf_7_3_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%buf_7_4_out_0 = alloca i32 1"   --->   Operation 68 'alloca' 'buf_7_4_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%buf_7_5_out_0 = alloca i32 1"   --->   Operation 69 'alloca' 'buf_7_5_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%buf_7_6_out_0 = alloca i32 1"   --->   Operation 70 'alloca' 'buf_7_6_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%buf_7_7_out_0 = alloca i32 1"   --->   Operation 71 'alloca' 'buf_7_7_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln74_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln74"   --->   Operation 72 'read' 'sext_ln74_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln74_cast = sext i58 %sext_ln74_read"   --->   Operation 73 'sext' 'sext_ln74_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_5, i32 0, i32 0, void @empty, i32 64, i32 0, void @empty_0, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %r"   --->   Operation 75 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 76 [1/1] (0.38ns)   --->   "%store_ln0 = store i384 0, i384 %shiftreg10"   --->   Operation 76 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln0 = br void %RD_Loop_Col"   --->   Operation 77 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%r_2 = load i4 %r"   --->   Operation 78 'load' 'r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.65ns)   --->   "%icmp_ln74 = icmp_eq  i4 %r_2, i4 8" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 79 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.70ns)   --->   "%add_ln74 = add i4 %r_2, i4 1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 80 'add' 'add_ln74' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %RD_Loop_Col.split, void %for.end10.exitStub" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 81 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%empty_28 = trunc i4 %r_2"   --->   Operation 82 'trunc' 'empty_28' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.34ns)   --->   "%icmp_ln76 = icmp_eq  i2 %empty_28, i2 0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:76]   --->   Operation 83 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln74)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i4 %r_2" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 84 'trunc' 'trunc_ln78' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.38ns)   --->   "%store_ln74 = store i4 %add_ln74, i4 %r" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 85 'store' 'store_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln74_cast" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 86 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 87 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 88 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem_addr" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:76]   --->   Operation 89 'read' 'gmem_addr_read' <Predicate = (!icmp_ln74 & icmp_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%buf_0_0_out_0_load = load i16 %buf_0_0_out_0"   --->   Operation 312 'load' 'buf_0_0_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%buf_0_1_out_0_load = load i16 %buf_0_1_out_0"   --->   Operation 313 'load' 'buf_0_1_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%buf_0_2_out_0_load = load i16 %buf_0_2_out_0"   --->   Operation 314 'load' 'buf_0_2_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%buf_0_3_out_0_load = load i16 %buf_0_3_out_0"   --->   Operation 315 'load' 'buf_0_3_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%buf_0_4_out_0_load = load i16 %buf_0_4_out_0"   --->   Operation 316 'load' 'buf_0_4_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%buf_0_5_out_0_load = load i16 %buf_0_5_out_0"   --->   Operation 317 'load' 'buf_0_5_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%buf_0_6_out_0_load = load i16 %buf_0_6_out_0"   --->   Operation 318 'load' 'buf_0_6_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%buf_0_7_out_0_load = load i16 %buf_0_7_out_0"   --->   Operation 319 'load' 'buf_0_7_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%buf_1_0_out_0_load = load i16 %buf_1_0_out_0"   --->   Operation 320 'load' 'buf_1_0_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%buf_1_1_out_0_load = load i16 %buf_1_1_out_0"   --->   Operation 321 'load' 'buf_1_1_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%buf_1_2_out_0_load = load i16 %buf_1_2_out_0"   --->   Operation 322 'load' 'buf_1_2_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "%buf_1_3_out_0_load = load i16 %buf_1_3_out_0"   --->   Operation 323 'load' 'buf_1_3_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%buf_1_4_out_0_load = load i16 %buf_1_4_out_0"   --->   Operation 324 'load' 'buf_1_4_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%buf_1_5_out_0_load = load i16 %buf_1_5_out_0"   --->   Operation 325 'load' 'buf_1_5_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%buf_1_6_out_0_load = load i16 %buf_1_6_out_0"   --->   Operation 326 'load' 'buf_1_6_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%buf_1_7_out_0_load = load i16 %buf_1_7_out_0"   --->   Operation 327 'load' 'buf_1_7_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%buf_2_0_out_0_load = load i16 %buf_2_0_out_0"   --->   Operation 328 'load' 'buf_2_0_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%buf_2_1_out_0_load = load i16 %buf_2_1_out_0"   --->   Operation 329 'load' 'buf_2_1_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%buf_2_2_out_0_load = load i16 %buf_2_2_out_0"   --->   Operation 330 'load' 'buf_2_2_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%buf_2_3_out_0_load = load i16 %buf_2_3_out_0"   --->   Operation 331 'load' 'buf_2_3_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%buf_2_4_out_0_load = load i16 %buf_2_4_out_0"   --->   Operation 332 'load' 'buf_2_4_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%buf_2_5_out_0_load = load i16 %buf_2_5_out_0"   --->   Operation 333 'load' 'buf_2_5_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%buf_2_6_out_0_load = load i16 %buf_2_6_out_0"   --->   Operation 334 'load' 'buf_2_6_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%buf_2_7_out_0_load = load i16 %buf_2_7_out_0"   --->   Operation 335 'load' 'buf_2_7_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%buf_3_0_out_0_load = load i16 %buf_3_0_out_0"   --->   Operation 336 'load' 'buf_3_0_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%buf_3_1_out_0_load = load i16 %buf_3_1_out_0"   --->   Operation 337 'load' 'buf_3_1_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%buf_3_2_out_0_load = load i16 %buf_3_2_out_0"   --->   Operation 338 'load' 'buf_3_2_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%buf_3_3_out_0_load = load i16 %buf_3_3_out_0"   --->   Operation 339 'load' 'buf_3_3_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%buf_3_4_out_0_load = load i16 %buf_3_4_out_0"   --->   Operation 340 'load' 'buf_3_4_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "%buf_3_5_out_0_load = load i16 %buf_3_5_out_0"   --->   Operation 341 'load' 'buf_3_5_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%buf_3_6_out_0_load = load i16 %buf_3_6_out_0"   --->   Operation 342 'load' 'buf_3_6_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%buf_3_7_out_0_load = load i16 %buf_3_7_out_0"   --->   Operation 343 'load' 'buf_3_7_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%buf_4_0_out_0_load = load i16 %buf_4_0_out_0"   --->   Operation 344 'load' 'buf_4_0_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%buf_4_1_out_0_load = load i16 %buf_4_1_out_0"   --->   Operation 345 'load' 'buf_4_1_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%buf_4_2_out_0_load = load i16 %buf_4_2_out_0"   --->   Operation 346 'load' 'buf_4_2_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "%buf_4_3_out_0_load = load i16 %buf_4_3_out_0"   --->   Operation 347 'load' 'buf_4_3_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%buf_4_4_out_0_load = load i16 %buf_4_4_out_0"   --->   Operation 348 'load' 'buf_4_4_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%buf_4_5_out_0_load = load i16 %buf_4_5_out_0"   --->   Operation 349 'load' 'buf_4_5_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%buf_4_6_out_0_load = load i16 %buf_4_6_out_0"   --->   Operation 350 'load' 'buf_4_6_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "%buf_4_7_out_0_load = load i16 %buf_4_7_out_0"   --->   Operation 351 'load' 'buf_4_7_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (0.00ns)   --->   "%buf_5_0_out_0_load = load i16 %buf_5_0_out_0"   --->   Operation 352 'load' 'buf_5_0_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.00ns)   --->   "%buf_5_1_out_0_load = load i16 %buf_5_1_out_0"   --->   Operation 353 'load' 'buf_5_1_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (0.00ns)   --->   "%buf_5_2_out_0_load = load i16 %buf_5_2_out_0"   --->   Operation 354 'load' 'buf_5_2_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%buf_5_3_out_0_load = load i16 %buf_5_3_out_0"   --->   Operation 355 'load' 'buf_5_3_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%buf_5_4_out_0_load = load i16 %buf_5_4_out_0"   --->   Operation 356 'load' 'buf_5_4_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "%buf_5_5_out_0_load = load i16 %buf_5_5_out_0"   --->   Operation 357 'load' 'buf_5_5_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%buf_5_6_out_0_load = load i16 %buf_5_6_out_0"   --->   Operation 358 'load' 'buf_5_6_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (0.00ns)   --->   "%buf_5_7_out_0_load = load i16 %buf_5_7_out_0"   --->   Operation 359 'load' 'buf_5_7_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%buf_6_0_out_0_load = load i16 %buf_6_0_out_0"   --->   Operation 360 'load' 'buf_6_0_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%buf_6_1_out_0_load = load i16 %buf_6_1_out_0"   --->   Operation 361 'load' 'buf_6_1_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%buf_6_2_out_0_load = load i16 %buf_6_2_out_0"   --->   Operation 362 'load' 'buf_6_2_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (0.00ns)   --->   "%buf_6_3_out_0_load = load i16 %buf_6_3_out_0"   --->   Operation 363 'load' 'buf_6_3_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "%buf_6_4_out_0_load = load i16 %buf_6_4_out_0"   --->   Operation 364 'load' 'buf_6_4_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%buf_6_5_out_0_load = load i16 %buf_6_5_out_0"   --->   Operation 365 'load' 'buf_6_5_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%buf_6_6_out_0_load = load i16 %buf_6_6_out_0"   --->   Operation 366 'load' 'buf_6_6_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%buf_6_7_out_0_load = load i16 %buf_6_7_out_0"   --->   Operation 367 'load' 'buf_6_7_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%buf_7_0_out_0_load = load i16 %buf_7_0_out_0"   --->   Operation 368 'load' 'buf_7_0_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "%buf_7_1_out_0_load = load i16 %buf_7_1_out_0"   --->   Operation 369 'load' 'buf_7_1_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%buf_7_2_out_0_load = load i16 %buf_7_2_out_0"   --->   Operation 370 'load' 'buf_7_2_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 371 [1/1] (0.00ns)   --->   "%buf_7_3_out_0_load = load i16 %buf_7_3_out_0"   --->   Operation 371 'load' 'buf_7_3_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%buf_7_4_out_0_load = load i16 %buf_7_4_out_0"   --->   Operation 372 'load' 'buf_7_4_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.00ns)   --->   "%buf_7_5_out_0_load = load i16 %buf_7_5_out_0"   --->   Operation 373 'load' 'buf_7_5_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%buf_7_6_out_0_load = load i16 %buf_7_6_out_0"   --->   Operation 374 'load' 'buf_7_6_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%buf_7_7_out_0_load = load i16 %buf_7_7_out_0"   --->   Operation 375 'load' 'buf_7_7_out_0_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_7_7_out_0_out, i16 %buf_7_7_out_0_load"   --->   Operation 376 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_7_6_out_0_out, i16 %buf_7_6_out_0_load"   --->   Operation 377 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_7_5_out_0_out, i16 %buf_7_5_out_0_load"   --->   Operation 378 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_7_4_out_0_out, i16 %buf_7_4_out_0_load"   --->   Operation 379 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_7_3_out_0_out, i16 %buf_7_3_out_0_load"   --->   Operation 380 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_7_2_out_0_out, i16 %buf_7_2_out_0_load"   --->   Operation 381 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_7_1_out_0_out, i16 %buf_7_1_out_0_load"   --->   Operation 382 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_7_0_out_0_out, i16 %buf_7_0_out_0_load"   --->   Operation 383 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_6_7_out_0_out, i16 %buf_6_7_out_0_load"   --->   Operation 384 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_6_6_out_0_out, i16 %buf_6_6_out_0_load"   --->   Operation 385 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 386 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_6_5_out_0_out, i16 %buf_6_5_out_0_load"   --->   Operation 386 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_6_4_out_0_out, i16 %buf_6_4_out_0_load"   --->   Operation 387 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_6_3_out_0_out, i16 %buf_6_3_out_0_load"   --->   Operation 388 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_6_2_out_0_out, i16 %buf_6_2_out_0_load"   --->   Operation 389 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_6_1_out_0_out, i16 %buf_6_1_out_0_load"   --->   Operation 390 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_6_0_out_0_out, i16 %buf_6_0_out_0_load"   --->   Operation 391 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_5_7_out_0_out, i16 %buf_5_7_out_0_load"   --->   Operation 392 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_5_6_out_0_out, i16 %buf_5_6_out_0_load"   --->   Operation 393 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_5_5_out_0_out, i16 %buf_5_5_out_0_load"   --->   Operation 394 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_5_4_out_0_out, i16 %buf_5_4_out_0_load"   --->   Operation 395 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 396 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_5_3_out_0_out, i16 %buf_5_3_out_0_load"   --->   Operation 396 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 397 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_5_2_out_0_out, i16 %buf_5_2_out_0_load"   --->   Operation 397 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 398 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_5_1_out_0_out, i16 %buf_5_1_out_0_load"   --->   Operation 398 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 399 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_5_0_out_0_out, i16 %buf_5_0_out_0_load"   --->   Operation 399 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_4_7_out_0_out, i16 %buf_4_7_out_0_load"   --->   Operation 400 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_4_6_out_0_out, i16 %buf_4_6_out_0_load"   --->   Operation 401 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_4_5_out_0_out, i16 %buf_4_5_out_0_load"   --->   Operation 402 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_4_4_out_0_out, i16 %buf_4_4_out_0_load"   --->   Operation 403 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_4_3_out_0_out, i16 %buf_4_3_out_0_load"   --->   Operation 404 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_4_2_out_0_out, i16 %buf_4_2_out_0_load"   --->   Operation 405 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_4_1_out_0_out, i16 %buf_4_1_out_0_load"   --->   Operation 406 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_4_0_out_0_out, i16 %buf_4_0_out_0_load"   --->   Operation 407 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_3_7_out_0_out, i16 %buf_3_7_out_0_load"   --->   Operation 408 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 409 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_3_6_out_0_out, i16 %buf_3_6_out_0_load"   --->   Operation 409 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_3_5_out_0_out, i16 %buf_3_5_out_0_load"   --->   Operation 410 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_3_4_out_0_out, i16 %buf_3_4_out_0_load"   --->   Operation 411 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_3_3_out_0_out, i16 %buf_3_3_out_0_load"   --->   Operation 412 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_3_2_out_0_out, i16 %buf_3_2_out_0_load"   --->   Operation 413 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 414 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_3_1_out_0_out, i16 %buf_3_1_out_0_load"   --->   Operation 414 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_3_0_out_0_out, i16 %buf_3_0_out_0_load"   --->   Operation 415 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_2_7_out_0_out, i16 %buf_2_7_out_0_load"   --->   Operation 416 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 417 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_2_6_out_0_out, i16 %buf_2_6_out_0_load"   --->   Operation 417 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 418 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_2_5_out_0_out, i16 %buf_2_5_out_0_load"   --->   Operation 418 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 419 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_2_4_out_0_out, i16 %buf_2_4_out_0_load"   --->   Operation 419 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 420 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_2_3_out_0_out, i16 %buf_2_3_out_0_load"   --->   Operation 420 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 421 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_2_2_out_0_out, i16 %buf_2_2_out_0_load"   --->   Operation 421 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 422 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_2_1_out_0_out, i16 %buf_2_1_out_0_load"   --->   Operation 422 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 423 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_2_0_out_0_out, i16 %buf_2_0_out_0_load"   --->   Operation 423 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 424 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_1_7_out_0_out, i16 %buf_1_7_out_0_load"   --->   Operation 424 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_1_6_out_0_out, i16 %buf_1_6_out_0_load"   --->   Operation 425 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_1_5_out_0_out, i16 %buf_1_5_out_0_load"   --->   Operation 426 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 427 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_1_4_out_0_out, i16 %buf_1_4_out_0_load"   --->   Operation 427 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 428 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_1_3_out_0_out, i16 %buf_1_3_out_0_load"   --->   Operation 428 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 429 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_1_2_out_0_out, i16 %buf_1_2_out_0_load"   --->   Operation 429 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 430 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_1_1_out_0_out, i16 %buf_1_1_out_0_load"   --->   Operation 430 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 431 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_1_0_out_0_out, i16 %buf_1_0_out_0_load"   --->   Operation 431 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 432 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_0_7_out_0_out, i16 %buf_0_7_out_0_load"   --->   Operation 432 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 433 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_0_6_out_0_out, i16 %buf_0_6_out_0_load"   --->   Operation 433 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 434 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_0_5_out_0_out, i16 %buf_0_5_out_0_load"   --->   Operation 434 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 435 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_0_4_out_0_out, i16 %buf_0_4_out_0_load"   --->   Operation 435 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 436 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_0_3_out_0_out, i16 %buf_0_3_out_0_load"   --->   Operation 436 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 437 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_0_2_out_0_out, i16 %buf_0_2_out_0_load"   --->   Operation 437 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 438 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_0_1_out_0_out, i16 %buf_0_1_out_0_load"   --->   Operation 438 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 439 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %buf_0_0_out_0_out, i16 %buf_0_0_out_0_load"   --->   Operation 439 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 440 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 440 'ret' 'ret_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.98>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%shiftreg10_load = load i384 %shiftreg10"   --->   Operation 90 'load' 'shiftreg10_load' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%shiftreg10_cast = zext i384 %shiftreg10_load"   --->   Operation 91 'zext' 'shiftreg10_cast' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:71]   --->   Operation 92 'specloopname' 'specloopname_ln71' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.38ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %RD_Loop_Col.split._crit_edge_ifconv, void" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:76]   --->   Operation 93 'br' 'br_ln76' <Predicate = (!icmp_ln74)> <Delay = 0.38>
ST_3 : Operation 94 [1/1] (0.38ns)   --->   "%br_ln76 = br void %RD_Loop_Col.split._crit_edge_ifconv" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:76]   --->   Operation 94 'br' 'br_ln76' <Predicate = (!icmp_ln74 & icmp_ln76)> <Delay = 0.38>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%empty_27 = phi i512 %gmem_addr_read, void, i512 %shiftreg10_cast, void %RD_Loop_Col.split" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:76]   --->   Operation 95 'phi' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%buf_0_0_out_0_load_1 = load i16 %buf_0_0_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 96 'load' 'buf_0_0_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%buf_0_1_out_0_load_1 = load i16 %buf_0_1_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 97 'load' 'buf_0_1_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%buf_0_2_out_0_load_1 = load i16 %buf_0_2_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 98 'load' 'buf_0_2_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%buf_0_3_out_0_load_1 = load i16 %buf_0_3_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 99 'load' 'buf_0_3_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%buf_0_4_out_0_load_1 = load i16 %buf_0_4_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 100 'load' 'buf_0_4_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%buf_0_5_out_0_load_1 = load i16 %buf_0_5_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 101 'load' 'buf_0_5_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%buf_0_6_out_0_load_1 = load i16 %buf_0_6_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 102 'load' 'buf_0_6_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%buf_0_7_out_0_load_1 = load i16 %buf_0_7_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 103 'load' 'buf_0_7_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%buf_1_0_out_0_load_1 = load i16 %buf_1_0_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 104 'load' 'buf_1_0_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%buf_1_1_out_0_load_1 = load i16 %buf_1_1_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 105 'load' 'buf_1_1_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%buf_1_2_out_0_load_1 = load i16 %buf_1_2_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 106 'load' 'buf_1_2_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%buf_1_3_out_0_load_1 = load i16 %buf_1_3_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 107 'load' 'buf_1_3_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%buf_1_4_out_0_load_1 = load i16 %buf_1_4_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 108 'load' 'buf_1_4_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%buf_1_5_out_0_load_1 = load i16 %buf_1_5_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 109 'load' 'buf_1_5_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%buf_1_6_out_0_load_1 = load i16 %buf_1_6_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 110 'load' 'buf_1_6_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%buf_1_7_out_0_load_1 = load i16 %buf_1_7_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 111 'load' 'buf_1_7_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%buf_2_0_out_0_load_1 = load i16 %buf_2_0_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 112 'load' 'buf_2_0_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%buf_2_1_out_0_load_1 = load i16 %buf_2_1_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 113 'load' 'buf_2_1_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%buf_2_2_out_0_load_1 = load i16 %buf_2_2_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 114 'load' 'buf_2_2_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%buf_2_3_out_0_load_1 = load i16 %buf_2_3_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 115 'load' 'buf_2_3_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%buf_2_4_out_0_load_1 = load i16 %buf_2_4_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 116 'load' 'buf_2_4_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%buf_2_5_out_0_load_1 = load i16 %buf_2_5_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 117 'load' 'buf_2_5_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%buf_2_6_out_0_load_1 = load i16 %buf_2_6_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 118 'load' 'buf_2_6_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%buf_2_7_out_0_load_1 = load i16 %buf_2_7_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 119 'load' 'buf_2_7_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%buf_3_0_out_0_load_1 = load i16 %buf_3_0_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 120 'load' 'buf_3_0_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%buf_3_1_out_0_load_1 = load i16 %buf_3_1_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 121 'load' 'buf_3_1_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%buf_3_2_out_0_load_1 = load i16 %buf_3_2_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 122 'load' 'buf_3_2_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%buf_3_3_out_0_load_1 = load i16 %buf_3_3_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 123 'load' 'buf_3_3_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%buf_3_4_out_0_load_1 = load i16 %buf_3_4_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 124 'load' 'buf_3_4_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%buf_3_5_out_0_load_1 = load i16 %buf_3_5_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 125 'load' 'buf_3_5_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%buf_3_6_out_0_load_1 = load i16 %buf_3_6_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 126 'load' 'buf_3_6_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%buf_3_7_out_0_load_1 = load i16 %buf_3_7_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 127 'load' 'buf_3_7_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%buf_4_0_out_0_load_1 = load i16 %buf_4_0_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 128 'load' 'buf_4_0_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%buf_4_1_out_0_load_1 = load i16 %buf_4_1_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 129 'load' 'buf_4_1_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%buf_4_2_out_0_load_1 = load i16 %buf_4_2_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 130 'load' 'buf_4_2_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%buf_4_3_out_0_load_1 = load i16 %buf_4_3_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 131 'load' 'buf_4_3_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%buf_4_4_out_0_load_1 = load i16 %buf_4_4_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 132 'load' 'buf_4_4_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%buf_4_5_out_0_load_1 = load i16 %buf_4_5_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 133 'load' 'buf_4_5_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%buf_4_6_out_0_load_1 = load i16 %buf_4_6_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 134 'load' 'buf_4_6_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%buf_4_7_out_0_load_1 = load i16 %buf_4_7_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 135 'load' 'buf_4_7_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%buf_5_0_out_0_load_1 = load i16 %buf_5_0_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 136 'load' 'buf_5_0_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%buf_5_1_out_0_load_1 = load i16 %buf_5_1_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 137 'load' 'buf_5_1_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%buf_5_2_out_0_load_1 = load i16 %buf_5_2_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 138 'load' 'buf_5_2_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%buf_5_3_out_0_load_1 = load i16 %buf_5_3_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 139 'load' 'buf_5_3_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%buf_5_4_out_0_load_1 = load i16 %buf_5_4_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 140 'load' 'buf_5_4_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%buf_5_5_out_0_load_1 = load i16 %buf_5_5_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 141 'load' 'buf_5_5_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%buf_5_6_out_0_load_1 = load i16 %buf_5_6_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 142 'load' 'buf_5_6_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%buf_5_7_out_0_load_1 = load i16 %buf_5_7_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 143 'load' 'buf_5_7_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%buf_6_0_out_0_load_1 = load i16 %buf_6_0_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 144 'load' 'buf_6_0_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%buf_6_1_out_0_load_1 = load i16 %buf_6_1_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 145 'load' 'buf_6_1_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%buf_6_2_out_0_load_1 = load i16 %buf_6_2_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 146 'load' 'buf_6_2_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%buf_6_3_out_0_load_1 = load i16 %buf_6_3_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 147 'load' 'buf_6_3_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%buf_6_4_out_0_load_1 = load i16 %buf_6_4_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 148 'load' 'buf_6_4_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%buf_6_5_out_0_load_1 = load i16 %buf_6_5_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 149 'load' 'buf_6_5_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%buf_6_6_out_0_load_1 = load i16 %buf_6_6_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 150 'load' 'buf_6_6_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%buf_6_7_out_0_load_1 = load i16 %buf_6_7_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 151 'load' 'buf_6_7_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%buf_7_0_out_0_load_1 = load i16 %buf_7_0_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 152 'load' 'buf_7_0_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%buf_7_1_out_0_load_1 = load i16 %buf_7_1_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 153 'load' 'buf_7_1_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%buf_7_2_out_0_load_1 = load i16 %buf_7_2_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 154 'load' 'buf_7_2_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%buf_7_3_out_0_load_1 = load i16 %buf_7_3_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 155 'load' 'buf_7_3_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%buf_7_4_out_0_load_1 = load i16 %buf_7_4_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 156 'load' 'buf_7_4_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%buf_7_5_out_0_load_1 = load i16 %buf_7_5_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 157 'load' 'buf_7_5_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%buf_7_6_out_0_load_1 = load i16 %buf_7_6_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 158 'load' 'buf_7_6_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%buf_7_7_out_0_load_1 = load i16 %buf_7_7_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 159 'load' 'buf_7_7_out_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln78_1 = trunc i512 %empty_27" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 160 'trunc' 'trunc_ln78_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln78_2 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %empty_27, i32 16, i32 31" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 161 'partselect' 'trunc_ln78_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln78_3 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %empty_27, i32 32, i32 47" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 162 'partselect' 'trunc_ln78_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln78_4 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %empty_27, i32 48, i32 63" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 163 'partselect' 'trunc_ln78_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln78_5 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %empty_27, i32 64, i32 79" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 164 'partselect' 'trunc_ln78_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln78_6 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %empty_27, i32 80, i32 95" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 165 'partselect' 'trunc_ln78_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln78_7 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %empty_27, i32 96, i32 111" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 166 'partselect' 'trunc_ln78_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln78_8 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %empty_27, i32 112, i32 127" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 167 'partselect' 'trunc_ln78_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.49ns)   --->   "%icmp_ln78 = icmp_eq  i3 %trunc_ln78, i3 0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 168 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.49ns)   --->   "%icmp_ln78_1 = icmp_eq  i3 %trunc_ln78, i3 1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 169 'icmp' 'icmp_ln78_1' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.49ns)   --->   "%icmp_ln78_2 = icmp_eq  i3 %trunc_ln78, i3 2" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 170 'icmp' 'icmp_ln78_2' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.49ns)   --->   "%icmp_ln78_3 = icmp_eq  i3 %trunc_ln78, i3 3" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 171 'icmp' 'icmp_ln78_3' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.49ns)   --->   "%icmp_ln78_4 = icmp_eq  i3 %trunc_ln78, i3 4" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 172 'icmp' 'icmp_ln78_4' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.49ns)   --->   "%icmp_ln78_5 = icmp_eq  i3 %trunc_ln78, i3 5" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 173 'icmp' 'icmp_ln78_5' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.49ns)   --->   "%icmp_ln78_6 = icmp_eq  i3 %trunc_ln78, i3 6" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 174 'icmp' 'icmp_ln78_6' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node or_ln78_5)   --->   "%or_ln78 = or i1 %icmp_ln78_5, i1 %icmp_ln78_3" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 175 'or' 'or_ln78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node or_ln78_5)   --->   "%or_ln78_1 = or i1 %or_ln78, i1 %icmp_ln78_4" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 176 'or' 'or_ln78_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node or_ln78_4)   --->   "%or_ln78_2 = or i1 %icmp_ln78_1, i1 %icmp_ln78" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 177 'or' 'or_ln78_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node or_ln78_4)   --->   "%or_ln78_3 = or i1 %or_ln78_2, i1 %icmp_ln78_2" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 178 'or' 'or_ln78_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln78_4 = or i1 %or_ln78_3, i1 %icmp_ln78_6" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 179 'or' 'or_ln78_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln78_5 = or i1 %or_ln78_4, i1 %or_ln78_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 180 'or' 'or_ln78_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.24ns)   --->   "%select_ln78 = select i1 %or_ln78_5, i16 %buf_7_7_out_0_load_1, i16 %trunc_ln78_8" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 181 'select' 'select_ln78' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.24ns)   --->   "%select_ln78_1 = select i1 %or_ln78_5, i16 %buf_7_6_out_0_load_1, i16 %trunc_ln78_7" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 182 'select' 'select_ln78_1' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.24ns)   --->   "%select_ln78_2 = select i1 %or_ln78_5, i16 %buf_7_5_out_0_load_1, i16 %trunc_ln78_6" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 183 'select' 'select_ln78_2' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.24ns)   --->   "%select_ln78_3 = select i1 %or_ln78_5, i16 %buf_7_4_out_0_load_1, i16 %trunc_ln78_5" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 184 'select' 'select_ln78_3' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.24ns)   --->   "%select_ln78_4 = select i1 %or_ln78_5, i16 %buf_7_3_out_0_load_1, i16 %trunc_ln78_4" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 185 'select' 'select_ln78_4' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.24ns)   --->   "%select_ln78_5 = select i1 %or_ln78_5, i16 %buf_7_2_out_0_load_1, i16 %trunc_ln78_3" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 186 'select' 'select_ln78_5' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.24ns)   --->   "%select_ln78_6 = select i1 %or_ln78_5, i16 %buf_7_1_out_0_load_1, i16 %trunc_ln78_2" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 187 'select' 'select_ln78_6' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (0.24ns)   --->   "%select_ln78_7 = select i1 %or_ln78_5, i16 %buf_7_0_out_0_load_1, i16 %trunc_ln78_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 188 'select' 'select_ln78_7' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.24ns)   --->   "%select_ln78_8 = select i1 %icmp_ln78_6, i16 %trunc_ln78_8, i16 %buf_6_7_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 189 'select' 'select_ln78_8' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.24ns)   --->   "%select_ln78_9 = select i1 %icmp_ln78_6, i16 %trunc_ln78_7, i16 %buf_6_6_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 190 'select' 'select_ln78_9' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 191 [1/1] (0.24ns)   --->   "%select_ln78_10 = select i1 %icmp_ln78_6, i16 %trunc_ln78_6, i16 %buf_6_5_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 191 'select' 'select_ln78_10' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (0.24ns)   --->   "%select_ln78_11 = select i1 %icmp_ln78_6, i16 %trunc_ln78_5, i16 %buf_6_4_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 192 'select' 'select_ln78_11' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 193 [1/1] (0.24ns)   --->   "%select_ln78_12 = select i1 %icmp_ln78_6, i16 %trunc_ln78_4, i16 %buf_6_3_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 193 'select' 'select_ln78_12' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 194 [1/1] (0.24ns)   --->   "%select_ln78_13 = select i1 %icmp_ln78_6, i16 %trunc_ln78_3, i16 %buf_6_2_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 194 'select' 'select_ln78_13' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 195 [1/1] (0.24ns)   --->   "%select_ln78_14 = select i1 %icmp_ln78_6, i16 %trunc_ln78_2, i16 %buf_6_1_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 195 'select' 'select_ln78_14' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (0.24ns)   --->   "%select_ln78_15 = select i1 %icmp_ln78_6, i16 %trunc_ln78_1, i16 %buf_6_0_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 196 'select' 'select_ln78_15' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 197 [1/1] (0.24ns)   --->   "%select_ln78_16 = select i1 %icmp_ln78_5, i16 %trunc_ln78_8, i16 %buf_5_7_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 197 'select' 'select_ln78_16' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 198 [1/1] (0.24ns)   --->   "%select_ln78_17 = select i1 %icmp_ln78_5, i16 %trunc_ln78_7, i16 %buf_5_6_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 198 'select' 'select_ln78_17' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 199 [1/1] (0.24ns)   --->   "%select_ln78_18 = select i1 %icmp_ln78_5, i16 %trunc_ln78_6, i16 %buf_5_5_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 199 'select' 'select_ln78_18' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 200 [1/1] (0.24ns)   --->   "%select_ln78_19 = select i1 %icmp_ln78_5, i16 %trunc_ln78_5, i16 %buf_5_4_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 200 'select' 'select_ln78_19' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 201 [1/1] (0.24ns)   --->   "%select_ln78_20 = select i1 %icmp_ln78_5, i16 %trunc_ln78_4, i16 %buf_5_3_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 201 'select' 'select_ln78_20' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 202 [1/1] (0.24ns)   --->   "%select_ln78_21 = select i1 %icmp_ln78_5, i16 %trunc_ln78_3, i16 %buf_5_2_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 202 'select' 'select_ln78_21' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 203 [1/1] (0.24ns)   --->   "%select_ln78_22 = select i1 %icmp_ln78_5, i16 %trunc_ln78_2, i16 %buf_5_1_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 203 'select' 'select_ln78_22' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 204 [1/1] (0.24ns)   --->   "%select_ln78_23 = select i1 %icmp_ln78_5, i16 %trunc_ln78_1, i16 %buf_5_0_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 204 'select' 'select_ln78_23' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 205 [1/1] (0.24ns)   --->   "%select_ln78_24 = select i1 %icmp_ln78_4, i16 %trunc_ln78_8, i16 %buf_4_7_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 205 'select' 'select_ln78_24' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 206 [1/1] (0.24ns)   --->   "%select_ln78_25 = select i1 %icmp_ln78_4, i16 %trunc_ln78_7, i16 %buf_4_6_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 206 'select' 'select_ln78_25' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 207 [1/1] (0.24ns)   --->   "%select_ln78_26 = select i1 %icmp_ln78_4, i16 %trunc_ln78_6, i16 %buf_4_5_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 207 'select' 'select_ln78_26' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 208 [1/1] (0.24ns)   --->   "%select_ln78_27 = select i1 %icmp_ln78_4, i16 %trunc_ln78_5, i16 %buf_4_4_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 208 'select' 'select_ln78_27' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (0.24ns)   --->   "%select_ln78_28 = select i1 %icmp_ln78_4, i16 %trunc_ln78_4, i16 %buf_4_3_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 209 'select' 'select_ln78_28' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 210 [1/1] (0.24ns)   --->   "%select_ln78_29 = select i1 %icmp_ln78_4, i16 %trunc_ln78_3, i16 %buf_4_2_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 210 'select' 'select_ln78_29' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (0.24ns)   --->   "%select_ln78_30 = select i1 %icmp_ln78_4, i16 %trunc_ln78_2, i16 %buf_4_1_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 211 'select' 'select_ln78_30' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 212 [1/1] (0.24ns)   --->   "%select_ln78_31 = select i1 %icmp_ln78_4, i16 %trunc_ln78_1, i16 %buf_4_0_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 212 'select' 'select_ln78_31' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 213 [1/1] (0.24ns)   --->   "%select_ln78_32 = select i1 %icmp_ln78_3, i16 %trunc_ln78_8, i16 %buf_3_7_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 213 'select' 'select_ln78_32' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 214 [1/1] (0.24ns)   --->   "%select_ln78_33 = select i1 %icmp_ln78_3, i16 %trunc_ln78_7, i16 %buf_3_6_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 214 'select' 'select_ln78_33' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 215 [1/1] (0.24ns)   --->   "%select_ln78_34 = select i1 %icmp_ln78_3, i16 %trunc_ln78_6, i16 %buf_3_5_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 215 'select' 'select_ln78_34' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 216 [1/1] (0.24ns)   --->   "%select_ln78_35 = select i1 %icmp_ln78_3, i16 %trunc_ln78_5, i16 %buf_3_4_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 216 'select' 'select_ln78_35' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 217 [1/1] (0.24ns)   --->   "%select_ln78_36 = select i1 %icmp_ln78_3, i16 %trunc_ln78_4, i16 %buf_3_3_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 217 'select' 'select_ln78_36' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 218 [1/1] (0.24ns)   --->   "%select_ln78_37 = select i1 %icmp_ln78_3, i16 %trunc_ln78_3, i16 %buf_3_2_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 218 'select' 'select_ln78_37' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 219 [1/1] (0.24ns)   --->   "%select_ln78_38 = select i1 %icmp_ln78_3, i16 %trunc_ln78_2, i16 %buf_3_1_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 219 'select' 'select_ln78_38' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 220 [1/1] (0.24ns)   --->   "%select_ln78_39 = select i1 %icmp_ln78_3, i16 %trunc_ln78_1, i16 %buf_3_0_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 220 'select' 'select_ln78_39' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 221 [1/1] (0.24ns)   --->   "%select_ln78_40 = select i1 %icmp_ln78_2, i16 %trunc_ln78_8, i16 %buf_2_7_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 221 'select' 'select_ln78_40' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 222 [1/1] (0.24ns)   --->   "%select_ln78_41 = select i1 %icmp_ln78_2, i16 %trunc_ln78_7, i16 %buf_2_6_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 222 'select' 'select_ln78_41' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (0.24ns)   --->   "%select_ln78_42 = select i1 %icmp_ln78_2, i16 %trunc_ln78_6, i16 %buf_2_5_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 223 'select' 'select_ln78_42' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 224 [1/1] (0.24ns)   --->   "%select_ln78_43 = select i1 %icmp_ln78_2, i16 %trunc_ln78_5, i16 %buf_2_4_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 224 'select' 'select_ln78_43' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 225 [1/1] (0.24ns)   --->   "%select_ln78_44 = select i1 %icmp_ln78_2, i16 %trunc_ln78_4, i16 %buf_2_3_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 225 'select' 'select_ln78_44' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 226 [1/1] (0.24ns)   --->   "%select_ln78_45 = select i1 %icmp_ln78_2, i16 %trunc_ln78_3, i16 %buf_2_2_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 226 'select' 'select_ln78_45' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 227 [1/1] (0.24ns)   --->   "%select_ln78_46 = select i1 %icmp_ln78_2, i16 %trunc_ln78_2, i16 %buf_2_1_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 227 'select' 'select_ln78_46' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 228 [1/1] (0.24ns)   --->   "%select_ln78_47 = select i1 %icmp_ln78_2, i16 %trunc_ln78_1, i16 %buf_2_0_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 228 'select' 'select_ln78_47' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 229 [1/1] (0.24ns)   --->   "%select_ln78_48 = select i1 %icmp_ln78_1, i16 %trunc_ln78_8, i16 %buf_1_7_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 229 'select' 'select_ln78_48' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 230 [1/1] (0.24ns)   --->   "%select_ln78_49 = select i1 %icmp_ln78_1, i16 %trunc_ln78_7, i16 %buf_1_6_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 230 'select' 'select_ln78_49' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 231 [1/1] (0.24ns)   --->   "%select_ln78_50 = select i1 %icmp_ln78_1, i16 %trunc_ln78_6, i16 %buf_1_5_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 231 'select' 'select_ln78_50' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 232 [1/1] (0.24ns)   --->   "%select_ln78_51 = select i1 %icmp_ln78_1, i16 %trunc_ln78_5, i16 %buf_1_4_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 232 'select' 'select_ln78_51' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 233 [1/1] (0.24ns)   --->   "%select_ln78_52 = select i1 %icmp_ln78_1, i16 %trunc_ln78_4, i16 %buf_1_3_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 233 'select' 'select_ln78_52' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 234 [1/1] (0.24ns)   --->   "%select_ln78_53 = select i1 %icmp_ln78_1, i16 %trunc_ln78_3, i16 %buf_1_2_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 234 'select' 'select_ln78_53' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 235 [1/1] (0.24ns)   --->   "%select_ln78_54 = select i1 %icmp_ln78_1, i16 %trunc_ln78_2, i16 %buf_1_1_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 235 'select' 'select_ln78_54' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 236 [1/1] (0.24ns)   --->   "%select_ln78_55 = select i1 %icmp_ln78_1, i16 %trunc_ln78_1, i16 %buf_1_0_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 236 'select' 'select_ln78_55' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 237 [1/1] (0.24ns)   --->   "%select_ln78_56 = select i1 %icmp_ln78, i16 %trunc_ln78_8, i16 %buf_0_7_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 237 'select' 'select_ln78_56' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 238 [1/1] (0.24ns)   --->   "%select_ln78_57 = select i1 %icmp_ln78, i16 %trunc_ln78_7, i16 %buf_0_6_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 238 'select' 'select_ln78_57' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 239 [1/1] (0.24ns)   --->   "%select_ln78_58 = select i1 %icmp_ln78, i16 %trunc_ln78_6, i16 %buf_0_5_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 239 'select' 'select_ln78_58' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 240 [1/1] (0.24ns)   --->   "%select_ln78_59 = select i1 %icmp_ln78, i16 %trunc_ln78_5, i16 %buf_0_4_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 240 'select' 'select_ln78_59' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 241 [1/1] (0.24ns)   --->   "%select_ln78_60 = select i1 %icmp_ln78, i16 %trunc_ln78_4, i16 %buf_0_3_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 241 'select' 'select_ln78_60' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 242 [1/1] (0.24ns)   --->   "%select_ln78_61 = select i1 %icmp_ln78, i16 %trunc_ln78_3, i16 %buf_0_2_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 242 'select' 'select_ln78_61' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 243 [1/1] (0.24ns)   --->   "%select_ln78_62 = select i1 %icmp_ln78, i16 %trunc_ln78_2, i16 %buf_0_1_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 243 'select' 'select_ln78_62' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 244 [1/1] (0.24ns)   --->   "%select_ln78_63 = select i1 %icmp_ln78, i16 %trunc_ln78_1, i16 %buf_0_0_out_0_load_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 244 'select' 'select_ln78_63' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln74_1 = partselect i384 @_ssdm_op_PartSelect.i384.i512.i32.i32, i512 %empty_27, i32 128, i32 511" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 245 'partselect' 'trunc_ln74_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78, i16 %buf_7_7_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 246 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_1, i16 %buf_7_6_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 247 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_2, i16 %buf_7_5_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 248 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_3, i16 %buf_7_4_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 249 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_4, i16 %buf_7_3_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 250 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_5, i16 %buf_7_2_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 251 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_6, i16 %buf_7_1_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 252 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_7, i16 %buf_7_0_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 253 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_8, i16 %buf_6_7_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 254 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_9, i16 %buf_6_6_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 255 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_10, i16 %buf_6_5_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 256 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_11, i16 %buf_6_4_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 257 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_12, i16 %buf_6_3_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 258 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_13, i16 %buf_6_2_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 259 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_14, i16 %buf_6_1_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 260 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_15, i16 %buf_6_0_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 261 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_16, i16 %buf_5_7_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 262 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_17, i16 %buf_5_6_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 263 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_18, i16 %buf_5_5_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 264 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_19, i16 %buf_5_4_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 265 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_20, i16 %buf_5_3_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 266 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_21, i16 %buf_5_2_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 267 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_22, i16 %buf_5_1_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 268 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_23, i16 %buf_5_0_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 269 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_24, i16 %buf_4_7_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 270 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_25, i16 %buf_4_6_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 271 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_26, i16 %buf_4_5_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 272 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_27, i16 %buf_4_4_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 273 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_28, i16 %buf_4_3_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 274 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_29, i16 %buf_4_2_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 275 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_30, i16 %buf_4_1_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 276 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_31, i16 %buf_4_0_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 277 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_32, i16 %buf_3_7_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 278 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_33, i16 %buf_3_6_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 279 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_34, i16 %buf_3_5_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 280 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_35, i16 %buf_3_4_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 281 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_36, i16 %buf_3_3_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 282 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_37, i16 %buf_3_2_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 283 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_38, i16 %buf_3_1_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 284 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_39, i16 %buf_3_0_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 285 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_40, i16 %buf_2_7_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 286 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_41, i16 %buf_2_6_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 287 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_42, i16 %buf_2_5_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 288 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_43, i16 %buf_2_4_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 289 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_44, i16 %buf_2_3_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 290 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_45, i16 %buf_2_2_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 291 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_46, i16 %buf_2_1_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 292 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_47, i16 %buf_2_0_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 293 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_48, i16 %buf_1_7_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 294 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_49, i16 %buf_1_6_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 295 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_50, i16 %buf_1_5_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 296 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_51, i16 %buf_1_4_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 297 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_52, i16 %buf_1_3_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 298 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_53, i16 %buf_1_2_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 299 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_54, i16 %buf_1_1_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 300 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_55, i16 %buf_1_0_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 301 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_56, i16 %buf_0_7_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 302 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_57, i16 %buf_0_6_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 303 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_58, i16 %buf_0_5_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 304 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_59, i16 %buf_0_4_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 305 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_60, i16 %buf_0_3_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 306 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_61, i16 %buf_0_2_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 307 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_62, i16 %buf_0_1_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 308 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %select_ln78_63, i16 %buf_0_0_out_0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 309 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 310 [1/1] (0.38ns)   --->   "%store_ln74 = store i384 %trunc_ln74_1, i384 %shiftreg10" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 310 'store' 'store_ln74' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%br_ln74 = br void %RD_Loop_Col" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 311 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.09ns
The critical path consists of the following:
	'alloca' operation ('r') [68]  (0 ns)
	'load' operation ('r') on local variable 'r' [140]  (0 ns)
	'add' operation ('add_ln74', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74) [145]  (0.708 ns)
	'store' operation ('store_ln74', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74) of variable 'add_ln74', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74 on local variable 'r' [374]  (0.387 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74) [141]  (0 ns)
	bus read operation ('gmem_addr_read', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:76) on port 'gmem' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:76) [155]  (7.3 ns)

 <State 3>: 0.987ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln78', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78) [232]  (0.5 ns)
	'or' operation ('or_ln78_2', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78) [241]  (0 ns)
	'or' operation ('or_ln78_3', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78) [242]  (0 ns)
	'or' operation ('or_ln78_4', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78) [243]  (0.122 ns)
	'or' operation ('or_ln78_5', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78) [244]  (0.122 ns)
	'select' operation ('select_ln78', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78) [245]  (0.243 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
