
==============================================================================
XRT Build Version: 2.1.1789
       Build Date: 2019-06-10 18:12:41
          Hash ID: 3372844b16d4c5fe898ef978d9f5f7372615245d
==============================================================================
xclbin Information
------------------
   Generated by:           xocc (2018.3) on Fri Jun 14 10:52:08 MDT 2019
   Version:                2.1.1789
   Kernels:                xil_lz4_dec_cu1
   Signature:              Not Present
   Content:                SW Emulation Binary
   UUID:                   d06cfe07-ba0d-4dba-8e2a-f47a5c276971
   Sections:               BITSTREAM, BUILD_METADATA, EMBEDDED_METADATA
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u200
   Name:                   xdma
   Version:                201830.1
   Generated Version:      Vivado 2018.3 (SW Build: 2388429)
   Created:                Wed Nov 14 20:06:10 2018
   FPGA Device:            xcu200
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au200:1.0
   Board Part:             xilinx.com:au200:part0:1.0
   Platform VBNV:          xilinx_u200_xdma_201830_1
   Static UUID:            00194bb3-707b-49c4-911e-a66899000b6b
   Feature ROM TimeStamp:  1542252769

Clocks
------
   No clock frequency data available.

Memory Configuration
--------------------
   No memory configuration data available.
==============================================================================
Kernel: xil_lz4_dec_cu1

Definition
----------
   Signature: xil_lz4_dec_cu1 (ap_uint<512> const * in, ap_uint<512>* out, unsigned int* in_block_size, unsigned int* in_compress_size, unsigned int block_size_in_kb, unsigned int no_blocks)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        xil_lz4_dec_cu1_1
   Base Address: --

   Argument:          in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            <not applicable>

   Argument:          out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM0
   Memory:            <not applicable>

   Argument:          in_block_size
   Register Offset:   0x28
   Port:              M_AXI_GMEM1
   Memory:            <not applicable>

   Argument:          in_compress_size
   Register Offset:   0x34
   Port:              M_AXI_GMEM1
   Memory:            <not applicable>

   Argument:          block_size_in_kb
   Register Offset:   0x40
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          no_blocks
   Register Offset:   0x48
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       xocc
   Version:       2018.3 - Fri Jun 14 10:52:08 MDT 2019 (SW BUILD: 2568420)
   Command Line:  xocc -t sw_emu --platform /proj/xbuilds/2018.3_daily_latest/internal_platforms/xilinx_u200_xdma_201830_1/xilinx_u200_xdma_201830_1.xpfm --temp_dir ./_x.sw_emu.xilinx_u200_xdma_201830_1/decompress --report_dir reports/./_x.sw_emu.xilinx_u200_xdma_201830_1/decompress -l -s --xp vivado_param:project.writeIntermediateCheckpoints=1 --sp xil_lz4_dec_cu1_1.m_axi_gmem0:bank1 --sp xil_lz4_dec_cu1_1.m_axi_gmem1:bank1 --xp param:compiler.userPostSysLinkTcl=/wrk/xhdhdnobkup2/bchebrol/GitRepo/Compression/release_to_public_github/Applications/data_compression/xil_lz4/scripts/single_compute_units/userPostSysLinkdecomp.tcl -oxclbin/xil_lz4_decompress_8b.sw_emu.xilinx_u200_xdma_201830_1.xclbin xclbin/xil_lz4_xo_decompress_8b_cu1.sw_emu.xilinx_u200_xdma_201830_1.xo 
   Options:       -t sw_emu
                  --platform /proj/xbuilds/2018.3_daily_latest/internal_platforms/xilinx_u200_xdma_201830_1/xilinx_u200_xdma_201830_1.xpfm
                  --temp_dir ./_x.sw_emu.xilinx_u200_xdma_201830_1/decompress
                  --report_dir reports/./_x.sw_emu.xilinx_u200_xdma_201830_1/decompress
                  -l
                  -s
                  --xp vivado_param:project.writeIntermediateCheckpoints=1
                  --sp xil_lz4_dec_cu1_1.m_axi_gmem0:bank1
                  --sp xil_lz4_dec_cu1_1.m_axi_gmem1:bank1
                  --xp param:compiler.userPostSysLinkTcl=/wrk/xhdhdnobkup2/bchebrol/GitRepo/Compression/release_to_public_github/Applications/data_compression/xil_lz4/scripts/single_compute_units/userPostSysLinkdecomp.tcl
                  -oxclbin/xil_lz4_decompress_8b.sw_emu.xilinx_u200_xdma_201830_1.xclbin xclbin/xil_lz4_xo_decompress_8b_cu1.sw_emu.xilinx_u200_xdma_201830_1.xo 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
