m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/aditya/Projects/iitb/ee214/vhdl/CombinationalCircuits1/FullAdder/simulation/modelsim
Eand_2
Z1 w1628702570
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
R0
Z4 8/home/aditya/Projects/iitb/ee214/vhdl/CombinationalCircuits1/FullAdder/Gates.vhd
Z5 F/home/aditya/Projects/iitb/ee214/vhdl/CombinationalCircuits1/FullAdder/Gates.vhd
l0
L52 1
Vjk<OL6zCUimQ`DQm21`]c3
!s100 Yj`7PWP[TV[j49Ro63QYd3
Z6 OV;C;2020.1;71
31
Z7 !s110 1628736844
!i10b 1
Z8 !s108 1628736844.000000
Z9 !s90 -reportprogress|300|-93|-work|work|/home/aditya/Projects/iitb/ee214/vhdl/CombinationalCircuits1/FullAdder/Gates.vhd|
Z10 !s107 /home/aditya/Projects/iitb/ee214/vhdl/CombinationalCircuits1/FullAdder/Gates.vhd|
!i113 1
Z11 o-93 -work work
Z12 tExplicit 1 CvgOpt 0
Aequations
R2
R3
DEx4 work 5 and_2 0 22 jk<OL6zCUimQ`DQm21`]c3
!i122 0
l57
L56 4
VzoK>n^hbljc0h`F2Nn^:e2
!s100 HafG^G81EO_iVV3;TiL`U2
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Edecoder2to4
Z13 w1628702554
Z14 DPx4 work 5 gates 0 22 G6b:H?Z:RCXD<c0GDO6OD2
R2
R3
!i122 3
R0
Z15 8/home/aditya/Projects/iitb/ee214/vhdl/CombinationalCircuits1/FullAdder/Decoder2to4.vhd
Z16 F/home/aditya/Projects/iitb/ee214/vhdl/CombinationalCircuits1/FullAdder/Decoder2to4.vhd
l0
L8 1
VOF?W4mhinjDg1Wak2zLcZ3
!s100 5e=Pbn^IYHS?7RK;mE4?M1
R6
31
R7
!i10b 1
R8
Z17 !s90 -reportprogress|300|-93|-work|work|/home/aditya/Projects/iitb/ee214/vhdl/CombinationalCircuits1/FullAdder/Decoder2to4.vhd|
Z18 !s107 /home/aditya/Projects/iitb/ee214/vhdl/CombinationalCircuits1/FullAdder/Decoder2to4.vhd|
!i113 1
R11
R12
Astruct
R14
R2
R3
DEx4 work 11 decoder2to4 0 22 OF?W4mhinjDg1Wak2zLcZ3
!i122 3
l17
L15 37
V22:IRkPfh4oimQ7nKF9A60
!s100 jJ<^P1OaR8l0WEJi^Yk5N1
R6
31
R7
!i10b 1
R8
R17
R18
!i113 1
R11
R12
Edecoder3to8
Z19 w1628702558
R14
R2
R3
!i122 2
R0
Z20 8/home/aditya/Projects/iitb/ee214/vhdl/CombinationalCircuits1/FullAdder/Decoder3to8.vhd
Z21 F/home/aditya/Projects/iitb/ee214/vhdl/CombinationalCircuits1/FullAdder/Decoder3to8.vhd
l0
L8 1
VofO9:LMFcoaeo^VcoAH]>3
!s100 d>dEEJooja;@5ISUifdM[3
R6
31
R7
!i10b 1
R8
Z22 !s90 -reportprogress|300|-93|-work|work|/home/aditya/Projects/iitb/ee214/vhdl/CombinationalCircuits1/FullAdder/Decoder3to8.vhd|
Z23 !s107 /home/aditya/Projects/iitb/ee214/vhdl/CombinationalCircuits1/FullAdder/Decoder3to8.vhd|
!i113 1
R11
R12
Astruct
R14
R2
R3
DEx4 work 11 decoder3to8 0 22 ofO9:LMFcoaeo^VcoAH]>3
!i122 2
l22
L16 33
VF7jEzMPzDEHU<_S>Kg[ze1
!s100 Tf@SeEjD[XzjDDSX3>oZU1
R6
31
R7
!i10b 1
R8
R22
R23
!i113 1
R11
R12
Edut
Z24 w1628736674
R2
R3
!i122 1
R0
Z25 8/home/aditya/Projects/iitb/ee214/vhdl/CombinationalCircuits1/FullAdder/DUT.vhd
Z26 F/home/aditya/Projects/iitb/ee214/vhdl/CombinationalCircuits1/FullAdder/DUT.vhd
l0
L8 1
VKJo96^2N4BgN1=G7_AW8H0
!s100 MWL@hAgKOieZ`eD:eC_Da0
R6
31
R7
!i10b 1
R8
Z27 !s90 -reportprogress|300|-93|-work|work|/home/aditya/Projects/iitb/ee214/vhdl/CombinationalCircuits1/FullAdder/DUT.vhd|
Z28 !s107 /home/aditya/Projects/iitb/ee214/vhdl/CombinationalCircuits1/FullAdder/DUT.vhd|
!i113 1
R11
R12
Adutwrap
R2
R3
DEx4 work 3 dut 0 22 KJo96^2N4BgN1=G7_AW8H0
!i122 1
l17
L13 20
V5QPGXlN;N34CB??A3>]DJ1
!s100 hTBLA_70<IZg=>FgJ39Wo1
R6
31
R7
!i10b 1
R8
R27
R28
!i113 1
R11
R12
Efulladder
Z29 w1628736786
R14
R2
R3
!i122 4
R0
Z30 8/home/aditya/Projects/iitb/ee214/vhdl/CombinationalCircuits1/FullAdder/FullAdder.vhd
Z31 F/home/aditya/Projects/iitb/ee214/vhdl/CombinationalCircuits1/FullAdder/FullAdder.vhd
l0
L8 1
VCFJ]RDAm62P[T[n?NY^bI1
!s100 _5?m:1Gl?EE48ONbEiL=L2
R6
31
R7
!i10b 1
R8
Z32 !s90 -reportprogress|300|-93|-work|work|/home/aditya/Projects/iitb/ee214/vhdl/CombinationalCircuits1/FullAdder/FullAdder.vhd|
Z33 !s107 /home/aditya/Projects/iitb/ee214/vhdl/CombinationalCircuits1/FullAdder/FullAdder.vhd|
!i113 1
R11
R12
Astruct
R14
R2
R3
DEx4 work 9 fulladder 0 22 CFJ]RDAm62P[T[n?NY^bI1
!i122 4
l23
L15 49
VmWbLX[UMj=>[eeCD=Gl220
!s100 io>B3]`]LO@@n66gQnQcI2
R6
31
R7
!i10b 1
R8
R32
R33
!i113 1
R11
R12
Pgates
R2
R3
!i122 0
R1
R0
R4
R5
l0
L4 1
VG6b:H?Z:RCXD<c0GDO6OD2
!s100 GIiA_4EdoJlUSYETQ^PO71
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Ehalf_adder
R1
R2
R3
!i122 0
R0
R4
R5
l0
L118 1
V8>7];9NiYm:0jTf[[RLRg1
!s100 PNZ[QHGNTo=f;WJJ8FJ1b2
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Aequations
R2
R3
DEx4 work 10 half_adder 0 22 8>7];9NiYm:0jTf[[RLRg1
!i122 0
l123
L122 5
V4BoP6nAKF?]_LaY7[dI0e0
!s100 UlnllWojYY0N4NG77Z0;P0
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Einverter
R1
R2
R3
!i122 0
R0
R4
R5
l0
L41 1
V82BXV;Uza[l3mE]`8B<HJ0
!s100 dFc@GWJO@nF57X0IXFVfh0
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Aequations
R2
R3
DEx4 work 8 inverter 0 22 82BXV;Uza[l3mE]`8B<HJ0
!i122 0
l46
L45 4
V4]gW5EV5;RT@9C;Pga@SA0
!s100 [DD^:ihbY=VNQeLiKKX_R1
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Enand_2
R1
R2
R3
!i122 0
R0
R4
R5
l0
L63 1
V1g^[=;<L7obkSRa=LI7[g1
!s100 =U2C?LH0c?<I4kPllBl[72
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Aequations
R2
R3
DEx4 work 6 nand_2 0 22 1g^[=;<L7obkSRa=LI7[g1
!i122 0
l68
L67 4
V89IBXd1N?;[;JZl6GQCF<2
!s100 7nGB]o]7]LQ<AM<z>Z[[@0
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Enor_2
R1
R2
R3
!i122 0
R0
R4
R5
l0
L85 1
VTnbFOQ@`1^JKi`GKO?adW3
!s100 nmSGHFm_MAN]D`GHS?k?A2
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Aequations
R2
R3
DEx4 work 5 nor_2 0 22 TnbFOQ@`1^JKi`GKO?adW3
!i122 0
l90
L89 4
VZR]=90k=KIN]FagBBJW9Y1
!s100 bAeE5_>eX3TiBSWY2>MOS0
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Eor_2
R1
R2
R3
!i122 0
R0
R4
R5
l0
L74 1
V<bhQz:VzBD`Q`Z^3Dl<gb2
!s100 AS]T=ARSTl0K7no3zhSfC2
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Aequations
R2
R3
DEx4 work 4 or_2 0 22 <bhQz:VzBD`Q`Z^3Dl<gb2
!i122 0
l79
L78 4
V3iY:Vdfb1AV`=_KeUSZ@Q1
!s100 WF@YKdk3T>21Fc44AX1aB0
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Etestbench
Z34 w1628703259
R3
R2
!i122 5
R0
Z35 8/home/aditya/Projects/iitb/ee214/vhdl/CombinationalCircuits1/FullAdder/Testbench.vhd
Z36 F/home/aditya/Projects/iitb/ee214/vhdl/CombinationalCircuits1/FullAdder/Testbench.vhd
l0
L7 1
V]iKK_Z9L:G9B:i8c]3eFH0
!s100 bWf8kl8zb90X@P1m>V^K20
R6
31
R7
!i10b 1
R8
Z37 !s90 -reportprogress|300|-93|-work|work|/home/aditya/Projects/iitb/ee214/vhdl/CombinationalCircuits1/FullAdder/Testbench.vhd|
!s107 /home/aditya/Projects/iitb/ee214/vhdl/CombinationalCircuits1/FullAdder/Testbench.vhd|
!i113 1
R11
R12
Abehave
R3
R2
DEx4 work 9 testbench 0 22 ]iKK_Z9L:G9B:i8c]3eFH0
!i122 5
l68
L9 131
VYRf1UZe4A0UeY@b9YE<@00
!s100 dbm2CmdX=n99o:EQ5P0><2
R6
31
R7
!i10b 1
R8
R37
Z38 !s107 /home/aditya/Projects/iitb/ee214/vhdl/CombinationalCircuits1/FullAdder/Testbench.vhd|
!i113 1
R11
R12
Exnor_2
R1
R2
R3
!i122 0
R0
R4
R5
l0
L107 1
V[`iEJ_aU4<XkN?KG[3b9]1
!s100 RPYbh]G9dno19<;G1FfGO2
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Aequations
R2
R3
DEx4 work 6 xnor_2 0 22 [`iEJ_aU4<XkN?KG[3b9]1
!i122 0
l112
L111 4
V_J@kPL7CYSW9ODOk;iZ<z0
!s100 eJ:P:02DBd]Qzgz75]=jn3
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Exor_2
R1
R2
R3
!i122 0
R0
R4
R5
l0
L96 1
Vo6[LVlX^SV_K[A@PI?l9:1
!s100 n6NAVi]eaPF[BE@jzPA5K1
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Aequations
R2
R3
DEx4 work 5 xor_2 0 22 o6[LVlX^SV_K[A@PI?l9:1
!i122 0
l101
L100 4
VIIW0gg2DM;V^Yk2dmFj:A0
!s100 1`V9=Rn^M=bFHijLkTo0@1
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
