<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated   -->
<!--     by the Xilinx ISE software.  Any direct editing or        -->
<!--     changes made to this file may result in unpredictable     -->
<!--     behavior or data corruption.  It is strongly advised that -->
<!--     users do not edit the contents of this file.              -->
<!--                                                               -->
<!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.    -->

<messages>
<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Meyas/computer_architecture_lab/2018_topic5_student/alu.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">F:/Meyas/computer_architecture_lab/2018_topic5_student/alu.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;F:/Meyas/computer_architecture_lab/2018_topic5_student/define.vh&apos; in file &quot;F:/Meyas/computer_architecture_lab/2018_topic5_student/alu.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">F:/Meyas/computer_architecture_lab/2018_topic5_student/alu.v</arg>&quot; Line <arg fmt="%d" index="2">15</arg>. <arg fmt="%s" index="3">Include file found: &apos;F:/Meyas/computer_architecture_lab/2018_topic5_student/mips_define.vh&apos; in file &quot;F:/Meyas/computer_architecture_lab/2018_topic5_student/alu.v&quot; line 15
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Meyas/computer_architecture_lab/2018_topic5_student/btn_scan.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">F:/Meyas/computer_architecture_lab/2018_topic5_student/btn_scan.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;F:/Meyas/computer_architecture_lab/2018_topic5_student/define.vh&apos; in file &quot;F:/Meyas/computer_architecture_lab/2018_topic5_student/btn_scan.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">F:/Meyas/computer_architecture_lab/2018_topic5_student/btn_scan.v</arg>&quot; Line <arg fmt="%d" index="2">17</arg>. <arg fmt="%s" index="3">Include file found: &apos;F:/Meyas/computer_architecture_lab/2018_topic5_student/function.vh&apos; in file &quot;F:/Meyas/computer_architecture_lab/2018_topic5_student/btn_scan.v&quot; line 17
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Meyas/computer_architecture_lab/2018_topic5_student/clk_diff.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Meyas/computer_architecture_lab/2018_topic5_student/controller.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">F:/Meyas/computer_architecture_lab/2018_topic5_student/controller.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;F:/Meyas/computer_architecture_lab/2018_topic5_student/define.vh&apos; in file &quot;F:/Meyas/computer_architecture_lab/2018_topic5_student/controller.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">F:/Meyas/computer_architecture_lab/2018_topic5_student/controller.v</arg>&quot; Line <arg fmt="%d" index="2">68</arg>. <arg fmt="%s" index="3">Include file found: &apos;F:/Meyas/computer_architecture_lab/2018_topic5_student/mips_define.vh&apos; in file &quot;F:/Meyas/computer_architecture_lab/2018_topic5_student/controller.v&quot; line 68
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Meyas/computer_architecture_lab/2018_topic5_student/data_ram.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Meyas/computer_architecture_lab/2018_topic5_student/datapath.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">F:/Meyas/computer_architecture_lab/2018_topic5_student/datapath.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;F:/Meyas/computer_architecture_lab/2018_topic5_student/define.vh&apos; in file &quot;F:/Meyas/computer_architecture_lab/2018_topic5_student/datapath.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">F:/Meyas/computer_architecture_lab/2018_topic5_student/datapath.v</arg>&quot; Line <arg fmt="%d" index="2">82</arg>. <arg fmt="%s" index="3">Include file found: &apos;F:/Meyas/computer_architecture_lab/2018_topic5_student/mips_define.vh&apos; in file &quot;F:/Meyas/computer_architecture_lab/2018_topic5_student/datapath.v&quot; line 82
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Meyas/computer_architecture_lab/2018_topic5_student/display.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">F:/Meyas/computer_architecture_lab/2018_topic5_student/display.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;F:/Meyas/computer_architecture_lab/2018_topic5_student/define.vh&apos; in file &quot;F:/Meyas/computer_architecture_lab/2018_topic5_student/display.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">F:/Meyas/computer_architecture_lab/2018_topic5_student/display.v</arg>&quot; Line <arg fmt="%d" index="2">27</arg>. <arg fmt="%s" index="3">Include file found: &apos;F:/Meyas/computer_architecture_lab/2018_topic5_student/function.vh&apos; in file &quot;F:/Meyas/computer_architecture_lab/2018_topic5_student/display.v&quot; line 27
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Meyas/computer_architecture_lab/2018_topic5_student/inst_rom.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Meyas/computer_architecture_lab/2018_topic5_student/mips.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">F:/Meyas/computer_architecture_lab/2018_topic5_student/mips.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;F:/Meyas/computer_architecture_lab/2018_topic5_student/define.vh&apos; in file &quot;F:/Meyas/computer_architecture_lab/2018_topic5_student/mips.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Meyas/computer_architecture_lab/2018_topic5_student/mips_core.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">F:/Meyas/computer_architecture_lab/2018_topic5_student/mips_core.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;F:/Meyas/computer_architecture_lab/2018_topic5_student/define.vh&apos; in file &quot;F:/Meyas/computer_architecture_lab/2018_topic5_student/mips_core.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Meyas/computer_architecture_lab/2018_topic5_student/mips_top.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">F:/Meyas/computer_architecture_lab/2018_topic5_student/mips_top.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;F:/Meyas/computer_architecture_lab/2018_topic5_student/define.vh&apos; in file &quot;F:/Meyas/computer_architecture_lab/2018_topic5_student/mips_top.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Meyas/computer_architecture_lab/2018_topic5_student/my_clk_gen.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Meyas/computer_architecture_lab/2018_topic5_student/parallel2serial.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">F:/Meyas/computer_architecture_lab/2018_topic5_student/parallel2serial.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;F:/Meyas/computer_architecture_lab/2018_topic5_student/define.vh&apos; in file &quot;F:/Meyas/computer_architecture_lab/2018_topic5_student/parallel2serial.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">F:/Meyas/computer_architecture_lab/2018_topic5_student/parallel2serial.v</arg>&quot; Line <arg fmt="%d" index="2">20</arg>. <arg fmt="%s" index="3">Include file found: &apos;F:/Meyas/computer_architecture_lab/2018_topic5_student/function.vh&apos; in file &quot;F:/Meyas/computer_architecture_lab/2018_topic5_student/parallel2serial.v&quot; line 20
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Meyas/computer_architecture_lab/2018_topic5_student/regfile.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">F:/Meyas/computer_architecture_lab/2018_topic5_student/regfile.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Include file found: &apos;F:/Meyas/computer_architecture_lab/2018_topic5_student/define.vh&apos; in file &quot;F:/Meyas/computer_architecture_lab/2018_topic5_student/regfile.v&quot; line 1
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Meyas/computer_architecture_lab/2018_topic5_student/sim_mips.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Meyas/computer_architecture_lab/2018_topic5_student/vga.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Meyas/computer_architecture_lab/2018_topic5_student/vga_8x16.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;F:/Meyas/computer_architecture_lab/2018_topic5_student/vga_debug.v&quot; into library work</arg>
</msg>

</messages>

