{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724436116691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724436116706 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 23 15:01:56 2024 " "Processing started: Fri Aug 23 15:01:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724436116706 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436116706 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pratica05 -c pratica05 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pratica05 -c pratica05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436116706 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1724436116905 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1724436116905 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Timer.v(10) " "Verilog HDL information at Timer.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "Timer.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Timer.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1724436123269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436123269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436123269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura.v" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura " "Found entity 1: arquitetura" {  } { { "arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/arquitetura.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436123269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436123269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammemory.v 1 1 " "Found 1 design units, including 1 entities, in source file rammemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 RamMemory " "Found entity 1: RamMemory" {  } { { "RamMemory.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/RamMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436123269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436123269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema.v 1 1 " "Found 1 design units, including 1 entities, in source file sistema.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema " "Found entity 1: Sistema" {  } { { "Sistema.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Sistema.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436123269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436123269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436123269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436123269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rompadrao.v 1 1 " "Found 1 design units, including 1 entities, in source file rompadrao.v" { { "Info" "ISGN_ENTITY_NAME" "1 RomPadrao " "Found entity 1: RomPadrao" {  } { { "RomPadrao.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/RomPadrao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436123284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436123284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deconcatener.v 1 1 " "Found 1 design units, including 1 entities, in source file deconcatener.v" { { "Info" "ISGN_ENTITY_NAME" "1 Deconcatener " "Found entity 1: Deconcatener" {  } { { "Deconcatener.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Deconcatener.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436123284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436123284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada.v 1 1 " "Found 1 design units, including 1 entities, in source file entrada.v" { { "Info" "ISGN_ENTITY_NAME" "1 Entrada " "Found entity 1: Entrada" {  } { { "Entrada.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Entrada.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436123284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436123284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saida.v 1 1 " "Found 1 design units, including 1 entities, in source file saida.v" { { "Info" "ISGN_ENTITY_NAME" "1 Saida " "Found entity 1: Saida" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Saida.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436123284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436123284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phrasebank.v 1 1 " "Found 1 design units, including 1 entities, in source file phrasebank.v" { { "Info" "ISGN_ENTITY_NAME" "1 PhraseBank " "Found entity 1: PhraseBank" {  } { { "PhraseBank.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/PhraseBank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436123284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436123284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaycontrolunit.v 1 1 " "Found 1 design units, including 1 entities, in source file displaycontrolunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayControlUnit " "Found entity 1: DisplayControlUnit" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/DisplayControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436123284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436123284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rowencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rowencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 RowEncoder " "Found entity 1: RowEncoder" {  } { { "RowEncoder.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/RowEncoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436123284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436123284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rowcolencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rowcolencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 RowColEncoder " "Found entity 1: RowColEncoder" {  } { { "RowColEncoder.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/RowColEncoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436123284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436123284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ringcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file ringcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 RingCounter " "Found entity 1: RingCounter" {  } { { "RingCounter.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/RingCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436123284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436123284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypadencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file keypadencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypadEncoder " "Found entity 1: keypadEncoder" {  } { { "keypadEncoder.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/keypadEncoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436123284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436123284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file colencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ColEncoder " "Found entity 1: ColEncoder" {  } { { "ColEncoder.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/ColEncoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436123284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436123284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/ClockDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436123284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436123284 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "arquitetura " "Elaborating entity \"arquitetura\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1724436123316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrada Entrada:inst00 " "Elaborating entity \"Entrada\" for hierarchy \"Entrada:inst00\"" {  } { { "arquitetura.v" "inst00" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/arquitetura.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724436123316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider Entrada:inst00\|ClockDivider:inst01 " "Elaborating entity \"ClockDivider\" for hierarchy \"Entrada:inst00\|ClockDivider:inst01\"" {  } { { "Entrada.v" "inst01" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Entrada.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724436123316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypadEncoder Entrada:inst00\|keypadEncoder:inst02 " "Elaborating entity \"keypadEncoder\" for hierarchy \"Entrada:inst00\|keypadEncoder:inst02\"" {  } { { "Entrada.v" "inst02" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Entrada.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724436123316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RingCounter Entrada:inst00\|keypadEncoder:inst02\|RingCounter:inst01 " "Elaborating entity \"RingCounter\" for hierarchy \"Entrada:inst00\|keypadEncoder:inst02\|RingCounter:inst01\"" {  } { { "keypadEncoder.v" "inst01" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/keypadEncoder.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724436123316 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "RingCounter.v(22) " "Verilog HDL warning at RingCounter.v(22): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "RingCounter.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/RingCounter.v" 22 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1724436123316 "|keypadEncoder|RingCounter:inst01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RowEncoder Entrada:inst00\|keypadEncoder:inst02\|RowEncoder:inst02 " "Elaborating entity \"RowEncoder\" for hierarchy \"Entrada:inst00\|keypadEncoder:inst02\|RowEncoder:inst02\"" {  } { { "keypadEncoder.v" "inst02" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/keypadEncoder.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724436123316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ColEncoder Entrada:inst00\|keypadEncoder:inst02\|ColEncoder:inst03 " "Elaborating entity \"ColEncoder\" for hierarchy \"Entrada:inst00\|keypadEncoder:inst02\|ColEncoder:inst03\"" {  } { { "keypadEncoder.v" "inst03" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/keypadEncoder.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724436123316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RowColEncoder Entrada:inst00\|keypadEncoder:inst02\|RowColEncoder:inst04 " "Elaborating entity \"RowColEncoder\" for hierarchy \"Entrada:inst00\|keypadEncoder:inst02\|RowColEncoder:inst04\"" {  } { { "keypadEncoder.v" "inst04" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/keypadEncoder.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724436123316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema Sistema:inst01 " "Elaborating entity \"Sistema\" for hierarchy \"Sistema:inst01\"" {  } { { "arquitetura.v" "inst01" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/arquitetura.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724436123316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit Sistema:inst01\|ControlUnit:inst00 " "Elaborating entity \"ControlUnit\" for hierarchy \"Sistema:inst01\|ControlUnit:inst00\"" {  } { { "Sistema.v" "inst00" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Sistema.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724436123316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Sistema:inst01\|Timer:inst01 " "Elaborating entity \"Timer\" for hierarchy \"Sistema:inst01\|Timer:inst01\"" {  } { { "Sistema.v" "inst01" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Sistema.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724436123316 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 timer.v(12) " "Verilog HDL assignment warning at timer.v(12): truncated value with size 8 to match size of target (7)" {  } { { "timer.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/timer.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724436123316 "|Sistema|Timer:inst01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 timer.v(17) " "Verilog HDL assignment warning at timer.v(17): truncated value with size 8 to match size of target (7)" {  } { { "timer.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/timer.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724436123316 "|Sistema|Timer:inst01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 timer.v(20) " "Verilog HDL assignment warning at timer.v(20): truncated value with size 8 to match size of target (7)" {  } { { "timer.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/timer.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724436123316 "|Sistema|Timer:inst01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RamMemory Sistema:inst01\|RamMemory:inst02 " "Elaborating entity \"RamMemory\" for hierarchy \"Sistema:inst01\|RamMemory:inst02\"" {  } { { "Sistema.v" "inst02" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Sistema.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724436123316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Saida Saida:inst03 " "Elaborating entity \"Saida\" for hierarchy \"Saida:inst03\"" {  } { { "arquitetura.v" "inst03" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/arquitetura.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724436123316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PhraseBank Saida:inst03\|PhraseBank:inst01 " "Elaborating entity \"PhraseBank\" for hierarchy \"Saida:inst03\|PhraseBank:inst01\"" {  } { { "Saida.v" "inst01" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Saida.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724436123332 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Numbers.data_a 0 PhraseBank.v(17) " "Net \"Numbers.data_a\" at PhraseBank.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "PhraseBank.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/PhraseBank.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1724436123332 "|arquitetura|Saida:inst03|PhraseBank:inst01"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Numbers.waddr_a 0 PhraseBank.v(17) " "Net \"Numbers.waddr_a\" at PhraseBank.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "PhraseBank.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/PhraseBank.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1724436123332 "|arquitetura|Saida:inst03|PhraseBank:inst01"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RomState.data_a 0 PhraseBank.v(31) " "Net \"RomState.data_a\" at PhraseBank.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "PhraseBank.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/PhraseBank.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1724436123332 "|arquitetura|Saida:inst03|PhraseBank:inst01"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RomState.waddr_a 0 PhraseBank.v(31) " "Net \"RomState.waddr_a\" at PhraseBank.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "PhraseBank.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/PhraseBank.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1724436123332 "|arquitetura|Saida:inst03|PhraseBank:inst01"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Numbers.we_a 0 PhraseBank.v(17) " "Net \"Numbers.we_a\" at PhraseBank.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "PhraseBank.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/PhraseBank.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1724436123332 "|arquitetura|Saida:inst03|PhraseBank:inst01"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RomState.we_a 0 PhraseBank.v(31) " "Net \"RomState.we_a\" at PhraseBank.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "PhraseBank.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/PhraseBank.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1724436123332 "|arquitetura|Saida:inst03|PhraseBank:inst01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Deconcatener Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00 " "Elaborating entity \"Deconcatener\" for hierarchy \"Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\"" {  } { { "PhraseBank.v" "inst00" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/PhraseBank.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724436123332 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Deconcatener.v(7) " "Verilog HDL assignment warning at Deconcatener.v(7): truncated value with size 32 to match size of target (4)" {  } { { "Deconcatener.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Deconcatener.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724436123332 "|Saida|PhraseBank:inst01|Deconcatener:inst00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Deconcatener.v(8) " "Verilog HDL assignment warning at Deconcatener.v(8): truncated value with size 32 to match size of target (4)" {  } { { "Deconcatener.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Deconcatener.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724436123332 "|Saida|PhraseBank:inst01|Deconcatener:inst00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Deconcatener.v(10) " "Verilog HDL assignment warning at Deconcatener.v(10): truncated value with size 32 to match size of target (4)" {  } { { "Deconcatener.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Deconcatener.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724436123332 "|Saida|PhraseBank:inst01|Deconcatener:inst00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Deconcatener.v(11) " "Verilog HDL assignment warning at Deconcatener.v(11): truncated value with size 32 to match size of target (4)" {  } { { "Deconcatener.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Deconcatener.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724436123332 "|Saida|PhraseBank:inst01|Deconcatener:inst00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Deconcatener.v(13) " "Verilog HDL assignment warning at Deconcatener.v(13): truncated value with size 32 to match size of target (4)" {  } { { "Deconcatener.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Deconcatener.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724436123332 "|Saida|PhraseBank:inst01|Deconcatener:inst00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Deconcatener.v(14) " "Verilog HDL assignment warning at Deconcatener.v(14): truncated value with size 32 to match size of target (4)" {  } { { "Deconcatener.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Deconcatener.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724436123332 "|Saida|PhraseBank:inst01|Deconcatener:inst00"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RomPadrao Saida:inst03\|PhraseBank:inst01\|RomPadrao:inst01 " "Elaborating entity \"RomPadrao\" for hierarchy \"Saida:inst03\|PhraseBank:inst01\|RomPadrao:inst01\"" {  } { { "PhraseBank.v" "inst01" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/PhraseBank.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724436123332 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "phrase.data_a 0 RomPadrao.v(8) " "Net \"phrase.data_a\" at RomPadrao.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "RomPadrao.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/RomPadrao.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1724436123332 "|arquitetura|Saida:inst03|PhraseBank:inst01|RomPadrao:inst01"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "phrase.waddr_a 0 RomPadrao.v(8) " "Net \"phrase.waddr_a\" at RomPadrao.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "RomPadrao.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/RomPadrao.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1724436123332 "|arquitetura|Saida:inst03|PhraseBank:inst01|RomPadrao:inst01"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "phrase.we_a 0 RomPadrao.v(8) " "Net \"phrase.we_a\" at RomPadrao.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "RomPadrao.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/RomPadrao.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1724436123332 "|arquitetura|Saida:inst03|PhraseBank:inst01|RomPadrao:inst01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayControlUnit Saida:inst03\|DisplayControlUnit:inst02 " "Elaborating entity \"DisplayControlUnit\" for hierarchy \"Saida:inst03\|DisplayControlUnit:inst02\"" {  } { { "Saida.v" "inst02" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Saida.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724436123332 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sistema:inst01\|DataOut\[0\] " "Converted tri-state buffer \"Sistema:inst01\|DataOut\[0\]\" feeding internal logic into a wire" {  } { { "Sistema.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Sistema.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1724436123457 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sistema:inst01\|DataOut\[1\] " "Converted tri-state buffer \"Sistema:inst01\|DataOut\[1\]\" feeding internal logic into a wire" {  } { { "Sistema.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Sistema.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1724436123457 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sistema:inst01\|DataOut\[2\] " "Converted tri-state buffer \"Sistema:inst01\|DataOut\[2\]\" feeding internal logic into a wire" {  } { { "Sistema.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Sistema.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1724436123457 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sistema:inst01\|DataOut\[3\] " "Converted tri-state buffer \"Sistema:inst01\|DataOut\[3\]\" feeding internal logic into a wire" {  } { { "Sistema.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Sistema.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1724436123457 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sistema:inst01\|MemoryClock " "Converted tri-state buffer \"Sistema:inst01\|MemoryClock\" feeding internal logic into a wire" {  } { { "Sistema.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Sistema.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1724436123457 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1724436123457 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Saida:inst03\|PhraseBank:inst01\|Numbers " "RAM logic \"Saida:inst03\|PhraseBank:inst01\|Numbers\" is uninferred due to inappropriate RAM size" {  } { { "PhraseBank.v" "Numbers" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/PhraseBank.v" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1724436123489 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Saida:inst03\|PhraseBank:inst01\|RomState " "RAM logic \"Saida:inst03\|PhraseBank:inst01\|RomState\" is uninferred due to inappropriate RAM size" {  } { { "PhraseBank.v" "RomState" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/PhraseBank.v" 31 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1724436123489 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Saida:inst03\|PhraseBank:inst01\|RomPadrao:inst01\|phrase " "RAM logic \"Saida:inst03\|PhraseBank:inst01\|RomPadrao:inst01\|phrase\" is uninferred due to inappropriate RAM size" {  } { { "RomPadrao.v" "phrase" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/RomPadrao.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1724436123489 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Sistema:inst01\|RamMemory:inst02\|RamBlock " "RAM logic \"Sistema:inst01\|RamMemory:inst02\|RamBlock\" is uninferred due to inappropriate RAM size" {  } { { "RamMemory.v" "RamBlock" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/RamMemory.v" 10 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1724436123489 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1724436123489 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 C:/Users/welly/Documents/GitHub/LT39A/pratica05/db/pratica05.ram0_PhraseBank_af041c1.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"C:/Users/welly/Documents/GitHub/LT39A/pratica05/db/pratica05.ram0_PhraseBank_af041c1.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1724436123489 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4 3 C:/Users/welly/Documents/GitHub/LT39A/pratica05/db/pratica05.ram1_PhraseBank_af041c1.hdl.mif " "Memory depth (4) in the design file differs from memory depth (3) in the Memory Initialization File \"C:/Users/welly/Documents/GitHub/LT39A/pratica05/db/pratica05.ram1_PhraseBank_af041c1.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1724436123489 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|Div0\"" {  } { { "Deconcatener.v" "Div0" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Deconcatener.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724436123568 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|Mod0\"" {  } { { "Deconcatener.v" "Mod0" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Deconcatener.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724436123568 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|Div2\"" {  } { { "Deconcatener.v" "Div2" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Deconcatener.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724436123568 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|Mod2\"" {  } { { "Deconcatener.v" "Mod2" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Deconcatener.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724436123568 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|Div1\"" {  } { { "Deconcatener.v" "Div1" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Deconcatener.v" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724436123568 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|Mod1\"" {  } { { "Deconcatener.v" "Mod1" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Deconcatener.v" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724436123568 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1724436123568 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|lpm_divide:Div0\"" {  } { { "Deconcatener.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Deconcatener.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724436123599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|lpm_divide:Div0 " "Instantiated megafunction \"Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724436123599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724436123599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724436123599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724436123599 ""}  } { { "Deconcatener.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Deconcatener.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724436123599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fhm " "Found entity 1: lpm_divide_fhm" {  } { { "db/lpm_divide_fhm.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/db/lpm_divide_fhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436123631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436123631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436123631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436123631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_24f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_24f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_24f " "Found entity 1: alt_u_div_24f" {  } { { "db/alt_u_div_24f.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/db/alt_u_div_24f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436123647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436123647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436123678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436123678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436123710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436123710 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|lpm_divide:Mod0\"" {  } { { "Deconcatener.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Deconcatener.v" 7 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724436123710 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|lpm_divide:Mod0 " "Instantiated megafunction \"Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724436123710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724436123710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724436123710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724436123710 ""}  } { { "Deconcatener.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Deconcatener.v" 7 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724436123710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_i9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i9m " "Found entity 1: lpm_divide_i9m" {  } { { "db/lpm_divide_i9m.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/db/lpm_divide_i9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436123741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436123741 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1724436123886 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RW GND " "Pin \"RW\" is stuck at GND" {  } { { "arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/arquitetura.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724436123944 "|arquitetura|RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_Blon VCC " "Pin \"LCD_Blon\" is stuck at VCC" {  } { { "arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/arquitetura.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724436123944 "|arquitetura|LCD_Blon"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_On VCC " "Pin \"LCD_On\" is stuck at VCC" {  } { { "arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/arquitetura.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724436123944 "|arquitetura|LCD_On"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1724436123944 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1724436124007 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1724436124434 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/welly/Documents/GitHub/LT39A/pratica05/output_files/pratica05.map.smsg " "Generated suppressed messages file C:/Users/welly/Documents/GitHub/LT39A/pratica05/output_files/pratica05.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436124466 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1724436124560 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724436124560 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "461 " "Implemented 461 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1724436124591 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1724436124591 ""} { "Info" "ICUT_CUT_TM_LCELLS" "435 " "Implemented 435 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1724436124591 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1724436124591 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724436124617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 23 15:02:04 2024 " "Processing ended: Fri Aug 23 15:02:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724436124617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724436124617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724436124617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436124617 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1724436125564 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724436125564 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 23 15:02:05 2024 " "Processing started: Fri Aug 23 15:02:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724436125564 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1724436125564 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pratica05 -c pratica05 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pratica05 -c pratica05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1724436125564 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1724436125627 ""}
{ "Info" "0" "" "Project  = pratica05" {  } {  } 0 0 "Project  = pratica05" 0 0 "Fitter" 0 0 1724436125627 ""}
{ "Info" "0" "" "Revision = pratica05" {  } {  } 0 0 "Revision = pratica05" 0 0 "Fitter" 0 0 1724436125627 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1724436125674 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1724436125674 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pratica05 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"pratica05\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1724436125674 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1724436125721 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1724436125721 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1724436125960 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1724436125960 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724436126022 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724436126022 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724436126022 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724436126022 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724436126022 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724436126022 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724436126022 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724436126022 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724436126022 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1724436126022 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/pratica05/" { { 0 { 0 ""} 0 922 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724436126022 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/pratica05/" { { 0 { 0 ""} 0 924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724436126022 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/pratica05/" { { 0 { 0 ""} 0 926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724436126022 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/pratica05/" { { 0 { 0 ""} 0 928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724436126022 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/pratica05/" { { 0 { 0 ""} 0 930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724436126022 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1724436126022 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1724436126022 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pratica05.sdc " "Synopsys Design Constraints File file not found: 'pratica05.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1724436126715 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1724436126715 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1724436126730 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1724436126730 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1724436126730 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724436126746 ""}  } { { "arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/arquitetura.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/pratica05/" { { 0 { 0 ""} 0 917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724436126746 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Entrada:inst00\|ClockDivider:inst01\|clock500Hz  " "Automatically promoted node Entrada:inst00\|ClockDivider:inst01\|clock500Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724436126746 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Entrada:inst00\|ClockDivider:inst01\|clock500Hz~0 " "Destination node Entrada:inst00\|ClockDivider:inst01\|clock500Hz~0" {  } { { "ClockDivider.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/ClockDivider.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/pratica05/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1724436126746 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "E~output " "Destination node E~output" {  } { { "arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/arquitetura.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/pratica05/" { { 0 { 0 ""} 0 898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1724436126746 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1724436126746 ""}  } { { "ClockDivider.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/ClockDivider.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/pratica05/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724436126746 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Entrada:inst00\|ClockDivider:inst01\|clock1Hz  " "Automatically promoted node Entrada:inst00\|ClockDivider:inst01\|clock1Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724436126746 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Entrada:inst00\|ClockDivider:inst01\|clock1Hz~0 " "Destination node Entrada:inst00\|ClockDivider:inst01\|clock1Hz~0" {  } { { "ClockDivider.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/ClockDivider.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/pratica05/" { { 0 { 0 ""} 0 679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1724436126746 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1724436126746 ""}  } { { "ClockDivider.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/ClockDivider.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/pratica05/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724436126746 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Entrada:inst00\|ClockDivider:inst01\|clock20Hz  " "Automatically promoted node Entrada:inst00\|ClockDivider:inst01\|clock20Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724436126746 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Entrada:inst00\|ClockDivider:inst01\|clock20Hz~0 " "Destination node Entrada:inst00\|ClockDivider:inst01\|clock20Hz~0" {  } { { "ClockDivider.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/ClockDivider.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/pratica05/" { { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1724436126746 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1724436126746 ""}  } { { "ClockDivider.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/ClockDivider.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/pratica05/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724436126746 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1724436126919 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1724436126919 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1724436126919 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1724436126919 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1724436126919 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1724436126919 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1724436126919 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1724436126919 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1724436126935 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1724436126935 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1724436126935 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724436126998 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1724436127008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1724436128382 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724436128507 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1724436128540 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1724436131391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724436131391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1724436131565 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X104_Y12 X115_Y23 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23" {  } { { "loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/pratica05/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23"} { { 12 { 0 ""} 104 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1724436133672 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1724436133672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1724436134488 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1724436134488 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724436134488 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1724436134582 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1724436134582 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1724436134771 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1724436134771 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1724436134929 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724436135211 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/welly/Documents/GitHub/LT39A/pratica05/output_files/pratica05.fit.smsg " "Generated suppressed messages file C:/Users/welly/Documents/GitHub/LT39A/pratica05/output_files/pratica05.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1724436135494 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5831 " "Peak virtual memory: 5831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724436135699 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 23 15:02:15 2024 " "Processing ended: Fri Aug 23 15:02:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724436135699 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724436135699 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724436135699 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1724436135699 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1724436136577 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724436136577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 23 15:02:16 2024 " "Processing started: Fri Aug 23 15:02:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724436136577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1724436136577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pratica05 -c pratica05 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pratica05 -c pratica05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1724436136577 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1724436136766 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1724436138576 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1724436138664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724436138875 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 23 15:02:18 2024 " "Processing ended: Fri Aug 23 15:02:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724436138875 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724436138875 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724436138875 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1724436138875 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1724436139465 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1724436139817 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724436139817 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 23 15:02:19 2024 " "Processing started: Fri Aug 23 15:02:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724436139817 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724436139817 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pratica05 -c pratica05 " "Command: quartus_sta pratica05 -c pratica05" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724436139817 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1724436139880 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1724436139958 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724436139958 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724436140005 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724436140005 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pratica05.sdc " "Synopsys Design Constraints File file not found: 'pratica05.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1724436140319 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724436140319 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1724436140319 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Entrada:inst00\|ClockDivider:inst01\|clock1Hz Entrada:inst00\|ClockDivider:inst01\|clock1Hz " "create_clock -period 1.000 -name Entrada:inst00\|ClockDivider:inst01\|clock1Hz Entrada:inst00\|ClockDivider:inst01\|clock1Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1724436140319 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Entrada:inst00\|ClockDivider:inst01\|clock20Hz Entrada:inst00\|ClockDivider:inst01\|clock20Hz " "create_clock -period 1.000 -name Entrada:inst00\|ClockDivider:inst01\|clock20Hz Entrada:inst00\|ClockDivider:inst01\|clock20Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1724436140319 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Entrada:inst00\|ClockDivider:inst01\|clock500Hz Entrada:inst00\|ClockDivider:inst01\|clock500Hz " "create_clock -period 1.000 -name Entrada:inst00\|ClockDivider:inst01\|clock500Hz Entrada:inst00\|ClockDivider:inst01\|clock500Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1724436140319 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724436140319 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724436140319 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724436140319 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1724436140319 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1724436140335 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1724436140350 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724436140350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.537 " "Worst-case setup slack is -4.537" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.537            -344.254 clock  " "   -4.537            -344.254 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.094             -12.743 Entrada:inst00\|ClockDivider:inst01\|clock500Hz  " "   -2.094             -12.743 Entrada:inst00\|ClockDivider:inst01\|clock500Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.563             -13.978 Entrada:inst00\|ClockDivider:inst01\|clock1Hz  " "   -1.563             -13.978 Entrada:inst00\|ClockDivider:inst01\|clock1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.620              -2.812 Entrada:inst00\|ClockDivider:inst01\|clock20Hz  " "   -0.620              -2.812 Entrada:inst00\|ClockDivider:inst01\|clock20Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724436140350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.405 " "Worst-case hold slack is 0.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 Entrada:inst00\|ClockDivider:inst01\|clock500Hz  " "    0.405               0.000 Entrada:inst00\|ClockDivider:inst01\|clock500Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Entrada:inst00\|ClockDivider:inst01\|clock1Hz  " "    0.430               0.000 Entrada:inst00\|ClockDivider:inst01\|clock1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.566               0.000 Entrada:inst00\|ClockDivider:inst01\|clock20Hz  " "    0.566               0.000 Entrada:inst00\|ClockDivider:inst01\|clock20Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.653               0.000 clock  " "    0.653               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724436140360 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724436140360 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724436140360 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -220.165 clock  " "   -3.000            -220.165 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -19.275 Entrada:inst00\|ClockDivider:inst01\|clock500Hz  " "   -1.285             -19.275 Entrada:inst00\|ClockDivider:inst01\|clock500Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -14.135 Entrada:inst00\|ClockDivider:inst01\|clock1Hz  " "   -1.285             -14.135 Entrada:inst00\|ClockDivider:inst01\|clock1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -11.565 Entrada:inst00\|ClockDivider:inst01\|clock20Hz  " "   -1.285             -11.565 Entrada:inst00\|ClockDivider:inst01\|clock20Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724436140360 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1724436140408 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724436140414 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724436140586 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724436140618 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1724436140633 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724436140633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.045 " "Worst-case setup slack is -4.045" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.045            -293.730 clock  " "   -4.045            -293.730 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.809             -10.542 Entrada:inst00\|ClockDivider:inst01\|clock500Hz  " "   -1.809             -10.542 Entrada:inst00\|ClockDivider:inst01\|clock500Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.356             -11.977 Entrada:inst00\|ClockDivider:inst01\|clock1Hz  " "   -1.356             -11.977 Entrada:inst00\|ClockDivider:inst01\|clock1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.457              -1.822 Entrada:inst00\|ClockDivider:inst01\|clock20Hz  " "   -0.457              -1.822 Entrada:inst00\|ClockDivider:inst01\|clock20Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140633 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724436140633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.356 " "Worst-case hold slack is 0.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 Entrada:inst00\|ClockDivider:inst01\|clock500Hz  " "    0.356               0.000 Entrada:inst00\|ClockDivider:inst01\|clock500Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 Entrada:inst00\|ClockDivider:inst01\|clock1Hz  " "    0.391               0.000 Entrada:inst00\|ClockDivider:inst01\|clock1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.513               0.000 Entrada:inst00\|ClockDivider:inst01\|clock20Hz  " "    0.513               0.000 Entrada:inst00\|ClockDivider:inst01\|clock20Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.597               0.000 clock  " "    0.597               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140633 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724436140633 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724436140633 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724436140633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -220.165 clock  " "   -3.000            -220.165 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -19.275 Entrada:inst00\|ClockDivider:inst01\|clock500Hz  " "   -1.285             -19.275 Entrada:inst00\|ClockDivider:inst01\|clock500Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -14.135 Entrada:inst00\|ClockDivider:inst01\|clock1Hz  " "   -1.285             -14.135 Entrada:inst00\|ClockDivider:inst01\|clock1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -11.565 Entrada:inst00\|ClockDivider:inst01\|clock20Hz  " "   -1.285             -11.565 Entrada:inst00\|ClockDivider:inst01\|clock20Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140633 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724436140633 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1724436140681 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724436140744 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1724436140744 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724436140744 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.938 " "Worst-case setup slack is -1.938" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.938             -86.789 clock  " "   -1.938             -86.789 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.467              -1.998 Entrada:inst00\|ClockDivider:inst01\|clock500Hz  " "   -0.467              -1.998 Entrada:inst00\|ClockDivider:inst01\|clock500Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.202              -1.414 Entrada:inst00\|ClockDivider:inst01\|clock1Hz  " "   -0.202              -1.414 Entrada:inst00\|ClockDivider:inst01\|clock1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 Entrada:inst00\|ClockDivider:inst01\|clock20Hz  " "    0.215               0.000 Entrada:inst00\|ClockDivider:inst01\|clock20Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724436140744 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.183 " "Worst-case hold slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 Entrada:inst00\|ClockDivider:inst01\|clock500Hz  " "    0.183               0.000 Entrada:inst00\|ClockDivider:inst01\|clock500Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 Entrada:inst00\|ClockDivider:inst01\|clock1Hz  " "    0.195               0.000 Entrada:inst00\|ClockDivider:inst01\|clock1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 Entrada:inst00\|ClockDivider:inst01\|clock20Hz  " "    0.259               0.000 Entrada:inst00\|ClockDivider:inst01\|clock20Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269               0.000 clock  " "    0.269               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724436140754 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724436140760 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724436140760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -182.478 clock  " "   -3.000            -182.478 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -15.000 Entrada:inst00\|ClockDivider:inst01\|clock500Hz  " "   -1.000             -15.000 Entrada:inst00\|ClockDivider:inst01\|clock500Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 Entrada:inst00\|ClockDivider:inst01\|clock1Hz  " "   -1.000             -11.000 Entrada:inst00\|ClockDivider:inst01\|clock1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 Entrada:inst00\|ClockDivider:inst01\|clock20Hz  " "   -1.000              -9.000 Entrada:inst00\|ClockDivider:inst01\|clock20Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724436140760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724436140760 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724436141075 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724436141075 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724436141122 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 23 15:02:21 2024 " "Processing ended: Fri Aug 23 15:02:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724436141122 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724436141122 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724436141122 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724436141122 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724436142016 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724436142016 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 23 15:02:21 2024 " "Processing started: Fri Aug 23 15:02:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724436142016 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1724436142016 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pratica05 -c pratica05 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pratica05 -c pratica05" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1724436142016 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1724436142283 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pratica05_7_1200mv_85c_slow.vo C:/Users/welly/Documents/GitHub/LT39A/pratica05/simulation/modelsim/ simulation " "Generated file pratica05_7_1200mv_85c_slow.vo in folder \"C:/Users/welly/Documents/GitHub/LT39A/pratica05/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1724436142393 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pratica05_7_1200mv_0c_slow.vo C:/Users/welly/Documents/GitHub/LT39A/pratica05/simulation/modelsim/ simulation " "Generated file pratica05_7_1200mv_0c_slow.vo in folder \"C:/Users/welly/Documents/GitHub/LT39A/pratica05/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1724436142425 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pratica05_min_1200mv_0c_fast.vo C:/Users/welly/Documents/GitHub/LT39A/pratica05/simulation/modelsim/ simulation " "Generated file pratica05_min_1200mv_0c_fast.vo in folder \"C:/Users/welly/Documents/GitHub/LT39A/pratica05/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1724436142472 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pratica05.vo C:/Users/welly/Documents/GitHub/LT39A/pratica05/simulation/modelsim/ simulation " "Generated file pratica05.vo in folder \"C:/Users/welly/Documents/GitHub/LT39A/pratica05/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1724436142519 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pratica05_7_1200mv_85c_v_slow.sdo C:/Users/welly/Documents/GitHub/LT39A/pratica05/simulation/modelsim/ simulation " "Generated file pratica05_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/welly/Documents/GitHub/LT39A/pratica05/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1724436142560 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pratica05_7_1200mv_0c_v_slow.sdo C:/Users/welly/Documents/GitHub/LT39A/pratica05/simulation/modelsim/ simulation " "Generated file pratica05_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/welly/Documents/GitHub/LT39A/pratica05/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1724436142598 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pratica05_min_1200mv_0c_v_fast.sdo C:/Users/welly/Documents/GitHub/LT39A/pratica05/simulation/modelsim/ simulation " "Generated file pratica05_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/welly/Documents/GitHub/LT39A/pratica05/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1724436142637 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pratica05_v.sdo C:/Users/welly/Documents/GitHub/LT39A/pratica05/simulation/modelsim/ simulation " "Generated file pratica05_v.sdo in folder \"C:/Users/welly/Documents/GitHub/LT39A/pratica05/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1724436142661 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724436142708 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 23 15:02:22 2024 " "Processing ended: Fri Aug 23 15:02:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724436142708 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724436142708 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724436142708 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1724436142708 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 44 s " "Quartus Prime Full Compilation was successful. 0 errors, 44 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1724436143321 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724436192574 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724436192574 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 23 15:03:12 2024 " "Processing started: Fri Aug 23 15:03:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724436192574 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1724436192574 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp pratica05 -c pratica05 --netlist_type=sgate " "Command: quartus_npp pratica05 -c pratica05 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1724436192574 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1724436192684 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4542 " "Peak virtual memory: 4542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724436192710 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 23 15:03:12 2024 " "Processing ended: Fri Aug 23 15:03:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724436192710 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724436192710 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724436192710 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1724436192710 ""}
