Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Jun 10 12:58:07 2020
| Host         : DESKTOP-MQ85KLP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a200t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   196 |
| Unused register locations in slices containing registers |   616 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             901 |          330 |
| No           | No                    | Yes                    |              38 |           22 |
| No           | Yes                   | No                     |             152 |           59 |
| Yes          | No                    | No                     |            3052 |          970 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1153 |          271 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                       Clock Signal                       |                                                                       Enable Signal                                                                       |                                                                                                       Set/Reset Signal                                                                                                       | Slice Load Count | Bel Load Count |
+----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                           | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                           | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aRst_int                                                                                                                                                                 |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                           | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/aRst_int_0                                                                                                                                                              |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                           | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                               |                1 |              2 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                                           | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/in0                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                           | design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/aRst_int_0                                                                                                                                                  |                1 |              2 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                           | design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/in0                                                                                                                                                                       |                1 |              2 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                           | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/in_data_mux_reg[0]                                                                                                                                                               |                1 |              3 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/AddWeighted_U0/image_filter_daddrcU_U63/image_filter_ap_dadd_4_full_dsp_64_u/E[0]                                          | design_1_i/image_filter_0/inst/AddWeighted_U0/image_filter_sitotde_U68/image_filter_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[24]                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_2_n_0                                               | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SS[0]                                                                                                                                             |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_2__0_n_0                                            | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SS[0]                                                                                                                                             |                1 |              4 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                           | design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                   |                1 |              4 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                  |                3 |              4 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_18/ap_condition_114                                                                      |                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/AddWeighted_U0/image_filter_daddrcU_U63/image_filter_ap_dadd_4_full_dsp_64_u/E[0]                                          | design_1_i/image_filter_0/inst/AddWeighted_U0/image_filter_sitotde_U67/image_filter_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[24]                                   |                2 |              4 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                                                                       | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                                                                                                                                                  |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt[4]_i_1_n_0                                                                                              | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                               |                1 |              5 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0                                                                     |                                                                                                                                                                                                                              |                2 |              5 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                                                                       | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                                                                                                                                                  |                1 |              5 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0                                                                     |                                                                                                                                                                                                                              |                2 |              5 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                                                                       | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                                                                                                                                                  |                1 |              5 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                                                                        |                                                                                                                                                                                                                              |                2 |              5 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/Sobel_1_U0/grp_Filter2D_fu_30/ap_enable_reg_pp0_iter00                                                                     |                                                                                                                                                                                                                              |                2 |              7 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/Sobel_1_U0/grp_Filter2D_fu_30/p_22_in                                                                                      |                                                                                                                                                                                                                              |                3 |              7 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                                           | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                      |                1 |              7 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                                           | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                      |                2 |              7 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                                           | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                      |                3 |              7 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_18/p_24_in                                                                               |                                                                                                                                                                                                                              |                3 |              7 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/Sobel_U0/grp_Filter2D_fu_30/p_22_in                                                                                        |                                                                                                                                                                                                                              |                2 |              7 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/Sobel_1_U0/grp_Filter2D_fu_30/p_Val2_7_reg_13990                                                                           | design_1_i/image_filter_0/inst/Sobel_1_U0/grp_Filter2D_fu_30/p_Val2_7_reg_1399[7]_i_1__0_n_2                                                                                                                                 |                3 |              8 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/Sobel_1_U0/grp_Filter2D_fu_30/image_filter_mac_qcK_U50/image_filter_mac_qcK_DSP48_8_U/E[0]                                 |                                                                                                                                                                                                                              |                7 |              8 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/fifo_eol_cnt_dly_reg[12][0]                                                                                | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt[7]_i_1_n_0                                                                                                                                                           |                2 |              8 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                                           | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pDataIn_reg[7][0]                                                                                                                                              |                3 |              8 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                                           | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pDataIn_reg[7][0]                                                                                                                                              |                3 |              8 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_18/p_Val2_s_87_reg_14070                                                                 | design_1_i/image_filter_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_18/p_Val2_s_87_reg_1407                                                                                                                                     |                2 |              8 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/Sobel_U0/grp_Filter2D_fu_30/p_Val2_7_reg_13990                                                                             | design_1_i/image_filter_0/inst/Sobel_U0/grp_Filter2D_fu_30/p_Val2_7_reg_1399[7]_i_1_n_2                                                                                                                                      |                3 |              8 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/Sobel_1_U0/grp_Filter2D_fu_30/p_13_in                                                                                      |                                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0                                                                    |                                                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                   | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt[7]_i_1_n_0                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                           | design_1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                              |                6 |              9 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_18/ap_enable_reg_pp0_iter00                                                              |                                                                                                                                                                                                                              |                3 |              9 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/CvtColor_1_U0/p_Val2_10_reg_3340                                                                                           |                                                                                                                                                                                                                              |                2 |              9 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/Sobel_U0/grp_Filter2D_fu_30/ap_enable_reg_pp0_iter00                                                                       |                                                                                                                                                                                                                              |                2 |              9 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_18/ap_CS_fsm_state2                                                                      |                                                                                                                                                                                                                              |                3 |             10 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/Sobel_U0/grp_Filter2D_fu_30/ap_CS_fsm_state9                                                                               | design_1_i/image_filter_0/inst/Sobel_U0/grp_Filter2D_fu_30/p_014_0_i_reg_290                                                                                                                                                 |                3 |             10 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_18/ap_CS_fsm_state9                                                                      | design_1_i/image_filter_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_18/p_014_0_i_reg_260                                                                                                                                        |                2 |             10 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/AddWeighted_U0/ap_CS_fsm_state33                                                                                           | design_1_i/image_filter_0/inst/AddWeighted_U0/p_i_reg_145                                                                                                                                                                    |                2 |             10 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/Duplicate_U0/ap_CS_fsm_state2                                                                                              |                                                                                                                                                                                                                              |                2 |             10 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/AddWeighted_U0/ap_CS_fsm_state2                                                                                            |                                                                                                                                                                                                                              |                3 |             10 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/AXIvideo2Mat_U0/ap_CS_fsm_state10                                                                                          | design_1_i/image_filter_0/inst/AXIvideo2Mat_U0/ap_CS_fsm_state3                                                                                                                                                              |                2 |             10 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/AXIvideo2Mat_U0/ap_CS_fsm_state4                                                                                           |                                                                                                                                                                                                                              |                2 |             10 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/AddWeighted_U0/p_121_demorgan_i_i_reg_11520                                                                                |                                                                                                                                                                                                                              |                6 |             10 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/Duplicate_U0/ap_CS_fsm_state5                                                                                              | design_1_i/image_filter_0/inst/Duplicate_U0/p_s_reg_84                                                                                                                                                                       |                3 |             10 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/CvtColor_U0/ap_CS_fsm_state5                                                                                               | design_1_i/image_filter_0/inst/CvtColor_U0/i_reg_96                                                                                                                                                                          |                2 |             10 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/Sobel_U0/grp_Filter2D_fu_30/ap_CS_fsm_state2                                                                               |                                                                                                                                                                                                                              |                4 |             10 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/CvtColor_1_U0/ap_CS_fsm_state2                                                                                             |                                                                                                                                                                                                                              |                2 |             10 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/Sobel_U0/grp_Filter2D_fu_30/p_Val2_1_reg_13540                                                                             |                                                                                                                                                                                                                              |                3 |             10 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/Mat2AXIvideo_U0/i_V_reg_2310                                                                                               |                                                                                                                                                                                                                              |                2 |             10 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                           | design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1_n_0                                                                                                                                                   |                4 |             10 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/CvtColor_U0/ap_CS_fsm_state2                                                                                               |                                                                                                                                                                                                                              |                3 |             10 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/CvtColor_1_U0/ap_CS_fsm_state8                                                                                             | design_1_i/image_filter_0/inst/CvtColor_1_U0/i_i_reg_133                                                                                                                                                                     |                2 |             10 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/Mat2AXIvideo_U0/ap_CS_fsm_state6                                                                                           | design_1_i/image_filter_0/inst/Mat2AXIvideo_U0/p_s_reg_143                                                                                                                                                                   |                3 |             10 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/Sobel_1_U0/grp_Filter2D_fu_30/ap_CS_fsm_state9                                                                             | design_1_i/image_filter_0/inst/Sobel_1_U0/grp_Filter2D_fu_30/p_014_0_i_reg_290                                                                                                                                               |                2 |             10 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/Sobel_1_U0/grp_Filter2D_fu_30/ap_CS_fsm_state2                                                                             |                                                                                                                                                                                                                              |                3 |             10 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pStateNxt__4                                                                                 | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst                                                                                                                                                                   |                3 |             11 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/AddWeighted_U0/p_1_i_reg_1560                                                                                              | design_1_i/image_filter_0/inst/AddWeighted_U0/p_1_i_reg_156                                                                                                                                                                  |                3 |             11 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/Sobel_U0/grp_Filter2D_fu_30/k_buf_0_val_3_addr_reg_13140                                                                   |                                                                                                                                                                                                                              |                2 |             11 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/Sobel_U0/grp_Filter2D_fu_30/p_027_0_i_reg_3010                                                                             | design_1_i/image_filter_0/inst/Sobel_U0/grp_Filter2D_fu_30/p_027_0_i_reg_301                                                                                                                                                 |                3 |             11 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_18/p_027_0_i_reg_2710                                                                    | design_1_i/image_filter_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_18/p_027_0_i_reg_271                                                                                                                                        |                3 |             11 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/CvtColor_1_U0/j_i_reg_1440                                                                                                 | design_1_i/image_filter_0/inst/CvtColor_1_U0/j_i_reg_144                                                                                                                                                                     |                3 |             11 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/CvtColor_U0/j_reg_1070                                                                                                     | design_1_i/image_filter_0/inst/CvtColor_U0/j_reg_107                                                                                                                                                                         |                3 |             11 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                                           | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/SR[0]                                                                                                                                                          |                4 |             11 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/Duplicate_U0/p_6_reg_950                                                                                                   | design_1_i/image_filter_0/inst/Duplicate_U0/p_6_reg_95                                                                                                                                                                       |                3 |             11 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/AXIvideo2Mat_U0/p_7_i_reg_2100                                                                                             | design_1_i/image_filter_0/inst/AXIvideo2Mat_U0/p_7_i_reg_210                                                                                                                                                                 |                2 |             11 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pStateNxt__4                                                                                 | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg_n_0                                                                                                                                                           |                3 |             11 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pStateNxt__4                                                                                 | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg_n_0                                                                                                                                                           |                3 |             11 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_18/k_buf_0_val_3_addr_reg_13420                                                          |                                                                                                                                                                                                                              |                3 |             11 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/Mat2AXIvideo_U0/p_4_reg_1540                                                                                               | design_1_i/image_filter_0/inst/Mat2AXIvideo_U0/p_4_reg_154                                                                                                                                                                   |                3 |             11 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                           | design_1_i/image_filter_0/inst/AddWeighted_U0/image_filter_dmulsc4_U65/image_filter_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0]                                           |                3 |             11 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                           | design_1_i/image_filter_0/inst/AddWeighted_U0/image_filter_dmulsc4_U66/image_filter_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0]                                           |                3 |             11 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/Sobel_1_U0/grp_Filter2D_fu_30/k_buf_0_val_3_addr_reg_13140                                                                 |                                                                                                                                                                                                                              |                3 |             11 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/Sobel_1_U0/grp_Filter2D_fu_30/p_027_0_i_reg_3010                                                                           | design_1_i/image_filter_0/inst/Sobel_1_U0/grp_Filter2D_fu_30/p_027_0_i_reg_301                                                                                                                                               |                3 |             11 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                |                                                                                                                                                                                                                              |                4 |             11 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[1]                                                                                         | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                                                                                                                |                2 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[0]                                                                                         | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                                                                                                                |                2 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[9]                                                                                         | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                                                                                                                |                2 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_int                                                                                      |                                                                                                                                                                                                                              |                2 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count057_out                                                                                       | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1__0_n_0                                                                                                                                                   |                3 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_count                                                                                          | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.vsync_count[0]_i_1_n_0                                                                                                                                        |                3 |             12 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                                           | design_1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                              |                8 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/last_chroma                                                                                          | design_1_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                                                                                                      |                3 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int                                                                          | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int[11]_i_1_n_0                                                                                                                                 |                2 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int                                                                                  | design_1_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                                                                                                      |                2 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                                                                                                                |                6 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int                                                                                  |                                                                                                                                                                                                                              |                3 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int                                                                                    | design_1_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                                                                                                      |                3 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int                                                                                    |                                                                                                                                                                                                                              |                4 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vblank_count                                                                                         | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.vblank_count[0]_i_1_n_0                                                                                                                                      |                3 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int                                                                                | design_1_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                                                                                                      |                2 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int                                                                                |                                                                                                                                                                                                                              |                2 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int                                                                                    | design_1_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                                                                                                      |                2 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[5]                                                                                         | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                                                                                                                |                4 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                        | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1__0_n_0                                                                                                                                                   |                3 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int                                                                               |                                                                                                                                                                                                                              |                3 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int                                                                              | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int[11]_i_1_n_0                                                                                                                                     |                4 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/Sobel_U0/grp_Filter2D_fu_30/ap_condition_135                                                                               |                                                                                                                                                                                                                              |                5 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hsync_d                                                                                              | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_count[0]_i_1_n_0                                                                                                                                        |                3 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int                                                                                   |                                                                                                                                                                                                                              |                2 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count[0]_i_2_n_0                                                                                   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/found_eof                                                                                                                                                               |                3 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/found_eof                                                                                            | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count[0]_i_1_n_0                                                                                                                                                      |                3 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int                                                                                    |                                                                                                                                                                                                                              |                2 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_d_reg_n_0                                                                   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_count[0]_i_1_n_0                                                                                                                               |                3 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_reg_n_0                                                                          | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_count[0]_i_1_n_0                                                                                                                                      |                3 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/Sobel_1_U0/grp_Filter2D_fu_30/ap_condition_135                                                                             |                                                                                                                                                                                                                              |                5 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[2]                                                                                         | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                                                                                                                |                2 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[3]                                                                                         | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                                                                                                                |                3 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                               | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                          |                4 |             13 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/Sobel_1_U0/grp_Filter2D_fu_30/brmerge_reg_13030                                                                            |                                                                                                                                                                                                                              |                7 |             14 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/Sobel_U0/grp_Filter2D_fu_30/brmerge_reg_13030                                                                              |                                                                                                                                                                                                                              |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/E[0]                                                                                   |                                                                                                                                                                                                                              |                3 |             14 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_18/brmerge_reg_13310                                                                     |                                                                                                                                                                                                                              |                5 |             14 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_18/image_filter_mac_kbM_U33/image_filter_mac_kbM_DSP48_5_U/src_kernel_win_0_va_1_fu_1440 |                                                                                                                                                                                                                              |                7 |             16 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/img_6_data_stream_2_U/U_image_filter_img_KfY_ram/shiftReg_ce                                                               |                                                                                                                                                                                                                              |                2 |             16 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/img_6_data_stream_1_U/U_image_filter_img_JfO_ram/shiftReg_ce                                                               |                                                                                                                                                                                                                              |                4 |             16 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/img_6_data_stream_0_U/U_image_filter_img_IfE_ram/shiftReg_ce                                                               |                                                                                                                                                                                                                              |                2 |             16 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                        | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                  |                5 |             16 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/Sobel_U0/grp_Filter2D_fu_30/SRL_SIG_reg[1][0][0]                                                                           |                                                                                                                                                                                                                              |                3 |             16 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/Duplicate_U0/SRL_SIG_reg[1][0][0]                                                                                          |                                                                                                                                                                                                                              |                6 |             16 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/img_0_data_stream_0_U/U_image_filter_img_wdI_ram/shiftReg_ce                                                               |                                                                                                                                                                                                                              |                4 |             16 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/AddWeighted_U0/tmp_79_reg_9230                                                                                             |                                                                                                                                                                                                                              |                4 |             16 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_18/src_kernel_win_0_va_2_fu_1480                                                         |                                                                                                                                                                                                                              |                8 |             16 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/Sobel_1_U0/grp_Filter2D_fu_30/E[0]                                                                                         |                                                                                                                                                                                                                              |                5 |             16 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/Sobel_1_U0/grp_Filter2D_fu_30/src_kernel_win_0_va_18_fu_1380                                                               |                                                                                                                                                                                                                              |                8 |             16 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/img_0_data_stream_2_U/U_image_filter_img_yd2_ram/shiftReg_ce                                                               |                                                                                                                                                                                                                              |                3 |             16 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/Duplicate_U0/E[0]                                                                                                          |                                                                                                                                                                                                                              |                7 |             16 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/Sobel_U0/grp_Filter2D_fu_30/src_kernel_win_0_va_18_fu_1380                                                                 |                                                                                                                                                                                                                              |                3 |             16 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/AddWeighted_U0/E[0]                                                                                                        |                                                                                                                                                                                                                              |                5 |             16 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/img_0_data_stream_1_U/U_image_filter_img_xdS_ram/shiftReg_ce                                                               |                                                                                                                                                                                                                              |                5 |             16 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_18/E[0]                                                                                  |                                                                                                                                                                                                                              |                3 |             16 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/CvtColor_1_U0/E[0]                                                                                                         |                                                                                                                                                                                                                              |               10 |             16 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/Sobel_U0/grp_Filter2D_fu_30/image_filter_mac_qcK_U50/image_filter_mac_qcK_DSP48_8_U/E[0]                                   |                                                                                                                                                                                                                              |                9 |             16 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[0][0] |                                                                                                                                                                                                                              |                7 |             20 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_d1_reg[9][0] |                                                                                                                                                                                                                              |                7 |             20 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_d1_reg[9][0]  |                                                                                                                                                                                                                              |                5 |             20 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                 |                                                                                                                                                                                                                              |                5 |             20 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                                           | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                                                                                                                                                  |                5 |             21 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[11]_i_1_n_0                                       | design_1_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                                                                                                      |                5 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_load_B                                                                           |                                                                                                                                                                                                                              |                8 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_load_A                                                                           |                                                                                                                                                                                                                              |                5 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0                                                                                | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                       |                6 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int                                                                               | design_1_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                                                                                                      |                4 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_18/image_filter_ama_jbC_U32/image_filter_ama_jbC_DSP48_4_U/p_17_in                       |                                                                                                                                                                                                                              |               10 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/in_data_mux_reg[0]                                                                                                                                                               |                8 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/Sobel_U0/grp_Filter2D_fu_30/E[0]                                                                                           |                                                                                                                                                                                                                              |                7 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int                                                                                   | design_1_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                                                                                                      |                4 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_int                                                                                 |                                                                                                                                                                                                                              |                4 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_load_A                                                                           |                                                                                                                                                                                                                              |                5 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_int                                                                                   |                                                                                                                                                                                                                              |                4 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_load_B                                                                           |                                                                                                                                                                                                                              |                8 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0                                                                                | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                       |                6 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0                                                                                   | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                       |                6 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[6]                                                                                         | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                                                                                                                |                6 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[7]                                                                                         | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                                                                                                                |                6 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[8]                                                                                         | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                                                                                                                |                4 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/AXIvideo2Mat_U0/ap_NS_fsm[3]                                                                                               |                                                                                                                                                                                                                              |                4 |             25 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/found_eof                                                                                            |                                                                                                                                                                                                                              |                9 |             25 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_sel344_out                                                                       |                                                                                                                                                                                                                              |                7 |             25 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_toggled                                                                                        | design_1_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                                                                                                      |                6 |             26 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/AXIvideo2Mat_U0/eol_reg_233                                                                                                |                                                                                                                                                                                                                              |                8 |             26 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/AXIvideo2Mat_U0/eol_2_i_reg_280[0]_i_1_n_2                                                                                 |                                                                                                                                                                                                                              |               11 |             26 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_18/p_Val2_29_2_reg_13970                                                                 |                                                                                                                                                                                                                              |                7 |             26 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/AddWeighted_U0/image_filter_daddrcU_U63/image_filter_ap_dadd_4_full_dsp_64_u/E[0]                                          | design_1_i/image_filter_0/inst/AddWeighted_U0/image_filter_sitotde_U68/image_filter_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/SR[0]                                                      |                8 |             30 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/AddWeighted_U0/image_filter_daddrcU_U63/image_filter_ap_dadd_4_full_dsp_64_u/E[0]                                          | design_1_i/image_filter_0/inst/AddWeighted_U0/image_filter_sitotde_U67/image_filter_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/SR[0]                                                      |                8 |             30 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                       | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag[0]_i_1_n_0                                                                                                                                                               |                8 |             32 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                           | design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                                                                                                    |               18 |             32 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/Sobel_U0/grp_Filter2D_fu_30/p_Val2_1_2_reg_13690                                                                           |                                                                                                                                                                                                                              |               12 |             38 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                           |                                                                                                                                                                                                                              |               17 |             38 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/Sobel_1_U0/grp_Filter2D_fu_30/p_Val2_1_2_reg_13690                                                                         |                                                                                                                                                                                                                              |               12 |             39 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pAllVld                                                                                      |                                                                                                                                                                                                                              |                6 |             48 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_18/right_border_buf_0_1_fu_1680                                                          |                                                                                                                                                                                                                              |               23 |             48 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/Sobel_U0/grp_Filter2D_fu_30/right_border_buf_0_14_fu_1620                                                                  |                                                                                                                                                                                                                              |               16 |             48 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/Sobel_1_U0/grp_Filter2D_fu_30/right_border_buf_0_14_fu_1620                                                                |                                                                                                                                                                                                                              |               17 |             48 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/AddWeighted_U0/image_filter_daddrcU_U63/image_filter_ap_dadd_4_full_dsp_64_u/E[0]                                          | design_1_i/image_filter_0/inst/AddWeighted_U0/image_filter_daddrcU_U63/image_filter_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/SR[0]                             |               10 |             51 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/AddWeighted_U0/image_filter_daddrcU_U63/image_filter_ap_dadd_4_full_dsp_64_u/E[0]                                          | design_1_i/image_filter_0/inst/AddWeighted_U0/image_filter_dmulsc4_U65/image_filter_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/SR[0]                                                                   |                7 |             51 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/AddWeighted_U0/image_filter_daddrcU_U63/image_filter_ap_dadd_4_full_dsp_64_u/E[0]                                          | design_1_i/image_filter_0/inst/AddWeighted_U0/image_filter_daddrcU_U64/image_filter_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op_reg[50] |               14 |             51 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/AddWeighted_U0/image_filter_daddrcU_U63/image_filter_ap_dadd_4_full_dsp_64_u/E[0]                                          | design_1_i/image_filter_0/inst/AddWeighted_U0/image_filter_dmulsc4_U66/image_filter_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/SR[0]                                                                   |                9 |             51 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/AddWeighted_U0/image_filter_daddrcU_U63/image_filter_ap_dadd_4_full_dsp_64_u/ap_NS_fsm5                                    |                                                                                                                                                                                                                              |               18 |             56 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/AddWeighted_U0/tmp_41_i_reg_9630                                                                                           |                                                                                                                                                                                                                              |               19 |             64 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/AddWeighted_U0/sum_reg_9680                                                                                                |                                                                                                                                                                                                                              |               24 |             64 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/AddWeighted_U0/tmp_38_i_reg_9430                                                                                           |                                                                                                                                                                                                                              |               23 |             84 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/AddWeighted_U0/Range1_all_ones_1_reg_11000                                                                                 |                                                                                                                                                                                                                              |               39 |             92 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/AddWeighted_U0/t1_reg_9530                                                                                                 |                                                                                                                                                                                                                              |               33 |            128 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/AddWeighted_U0/F2_2_reg_10250                                                                                              |                                                                                                                                                                                                                              |               45 |            132 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                                           |                                                                                                                                                                                                                              |               52 |            161 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                           |                                                                                                                                                                                                                              |              261 |            702 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/image_filter_0/inst/AddWeighted_U0/image_filter_daddrcU_U63/image_filter_ap_dadd_4_full_dsp_64_u/E[0]                                          |                                                                                                                                                                                                                              |              350 |           1094 |
+----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     6 |
| 3      |                     1 |
| 4      |                     7 |
| 5      |                     7 |
| 7      |                     7 |
| 8      |                    10 |
| 9      |                     4 |
| 10     |                    21 |
| 11     |                    19 |
| 12     |                    33 |
| 13     |                     1 |
| 14     |                     4 |
| 16+    |                    75 |
+--------+-----------------------+


