/*
*------------------------------------------------------------------------------
*                                                                              
*  INTEL CONFIDENTIAL                                                          
*                                                                              
*  Copyright 2018 Intel Corporation All Rights Reserved.                 
*                                                                              
*  The source code contained or described herein and all documents related     
*  to the source code ("Material") are owned by Intel Corporation or its    
*  suppliers or licensors. Title to the Material remains with Intel            
*  Corporation or its suppliers and licensors. The Material contains trade     
*  secrets and proprietary and confidential information of Intel or its        
*  suppliers and licensors. The Material is protected by worldwide copyright   
*  and trade secret laws and treaty provisions. No part of the Material may    
*  be used, copied, reproduced, modified, published, uploaded, posted,         
*  transmitted, distributed, or disclosed in any way without Intel's prior     
*  express written permission.                                                 
*                                                                              
*  No license under any patent, copyright, trade secret or other intellectual  
*  property right is granted to or conferred upon you by disclosure or         
*  delivery of the Materials, either expressly, by implication, inducement,    
*  estoppel or otherwise. Any license under such intellectual property rights  
*  must be express and approved by Intel in writing.                           
*                                                                              
*------------------------------------------------------------------------------
*  Auto-generated by /p/hdk/rtl/proj_tools/sl2_tools/sl2_tools-srvr10nm-18ww21b/scripts/i_csrs/i_csrs.pl
*  i_csrs.pl Version 1.5 last modified on Thursday 5/24/18 14:54:42
*  /p/hdk/rtl/proj_tools/sl2_tools/sl2_tools-srvr10nm-18ww21b/scripts/i_csrs/i_csrs.pl -C -RVREGS -ST fxr_tx_otr -unit=fxr_tx_otr_msg_top_csrs -o /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/fxr /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/repo_xml/300_Memory_Map.xml /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/repo_xml/323_Memory_Map_TX_OTR.xml
*------------------------------------------------------------------------------
*/

#ifndef DEF_FXR_TX_OTR_MSG_TOP_CSRS_SW_DEF
#define DEF_FXR_TX_OTR_MSG_TOP_CSRS_SW_DEF

#ifndef FXR_TX_OTR_PKT_TOP_CSRS
#define FXR_TX_OTR_PKT_TOP_CSRS							0x000000000000
#endif
#ifndef FXR_TX_OTR_MSG_TOP_CSRS
#define FXR_TX_OTR_MSG_TOP_CSRS							0x000000000000
#endif
#define FXR_NUM_CONTEXTS							256
#define FXR_NUM_PIDS								4096
#define FXR_MAX_CONTEXT								255
#define FXR_TX_CONTEXT_ENTRIES							128
#define FXR_TX_CONTEXT_MAX							127
#define FXR_RX_CONTEXT_ENTRIES							32
#define FXR_RX_CONTEXT_MAX							31
#define FXR_NUM_SL								32
#define FXR_MAX_SL								31
#define TXOTR_PKT_CFG_BASE							0
#define TXOTR_PKT_ERR_BASE							8192
#define TXOTR_PKT_STS_BASE							16384
#define TXOTR_PKT_DBG_BASE							24576
#define TXOTR_PKT_PRF_BASE							32768
#define TXOTR_PKT_OFFSET							8
#define TXOTR_MSG_CFG_BASE							0
#define TXOTR_MSG_ERR_BASE							8192
#define TXOTR_MSG_STS_BASE							16384
#define TXOTR_MSG_DBG_BASE							24576
#define TXOTR_MSG_PRF_BASE							32768
#define TXOTR_MSG_OFFSET							8
/*
* Table #4 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_CFG_TXCI_MC0_CRDTS
* This CSR contains the configuration parameters necessary to configure the 
* number of credits refunded to TXCI for MC0 after reset.
*/
#define FXR_TXOTR_MSG_CFG_TXCI_MC0_CRDTS					(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000000000)
#define FXR_TXOTR_MSG_CFG_TXCI_MC0_CRDTS_RESETCSR				0x0000000014141414ull
#define FXR_TXOTR_MSG_CFG_TXCI_MC0_CRDTS_RESERVED_63_29_SHIFT			29
#define FXR_TXOTR_MSG_CFG_TXCI_MC0_CRDTS_RESERVED_63_29_MASK			0x7FFFFFFFFull
#define FXR_TXOTR_MSG_CFG_TXCI_MC0_CRDTS_RESERVED_63_29_SMASK			0xFFFFFFFFE0000000ull
#define FXR_TXOTR_MSG_CFG_TXCI_MC0_CRDTS_TC3_SHIFT				24
#define FXR_TXOTR_MSG_CFG_TXCI_MC0_CRDTS_TC3_MASK				0x1Full
#define FXR_TXOTR_MSG_CFG_TXCI_MC0_CRDTS_TC3_SMASK				0x1F000000ull
#define FXR_TXOTR_MSG_CFG_TXCI_MC0_CRDTS_RESERVED_23_21_SHIFT			21
#define FXR_TXOTR_MSG_CFG_TXCI_MC0_CRDTS_RESERVED_23_21_MASK			0x7ull
#define FXR_TXOTR_MSG_CFG_TXCI_MC0_CRDTS_RESERVED_23_21_SMASK			0xE00000ull
#define FXR_TXOTR_MSG_CFG_TXCI_MC0_CRDTS_TC2_SHIFT				16
#define FXR_TXOTR_MSG_CFG_TXCI_MC0_CRDTS_TC2_MASK				0x1Full
#define FXR_TXOTR_MSG_CFG_TXCI_MC0_CRDTS_TC2_SMASK				0x1F0000ull
#define FXR_TXOTR_MSG_CFG_TXCI_MC0_CRDTS_RESERVED_15_13_SHIFT			13
#define FXR_TXOTR_MSG_CFG_TXCI_MC0_CRDTS_RESERVED_15_13_MASK			0x7ull
#define FXR_TXOTR_MSG_CFG_TXCI_MC0_CRDTS_RESERVED_15_13_SMASK			0xE000ull
#define FXR_TXOTR_MSG_CFG_TXCI_MC0_CRDTS_TC1_SHIFT				8
#define FXR_TXOTR_MSG_CFG_TXCI_MC0_CRDTS_TC1_MASK				0x1Full
#define FXR_TXOTR_MSG_CFG_TXCI_MC0_CRDTS_TC1_SMASK				0x1F00ull
#define FXR_TXOTR_MSG_CFG_TXCI_MC0_CRDTS_RESERVED_7_5_SHIFT			5
#define FXR_TXOTR_MSG_CFG_TXCI_MC0_CRDTS_RESERVED_7_5_MASK			0x7ull
#define FXR_TXOTR_MSG_CFG_TXCI_MC0_CRDTS_RESERVED_7_5_SMASK			0xE0ull
#define FXR_TXOTR_MSG_CFG_TXCI_MC0_CRDTS_TC0_SHIFT				0
#define FXR_TXOTR_MSG_CFG_TXCI_MC0_CRDTS_TC0_MASK				0x1Full
#define FXR_TXOTR_MSG_CFG_TXCI_MC0_CRDTS_TC0_SMASK				0x1Full
/*
* Table #5 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_CFG_TXCI_MC1_CRDTS
* This CSR contains the configuration parameters necessary to configure the 
* number of credits refunded to TXCI for MC1 after reset.
*/
#define FXR_TXOTR_MSG_CFG_TXCI_MC1_CRDTS					(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000000008)
#define FXR_TXOTR_MSG_CFG_TXCI_MC1_CRDTS_RESETCSR				0x0000000014141414ull
#define FXR_TXOTR_MSG_CFG_TXCI_MC1_CRDTS_RESERVED_63_29_SHIFT			29
#define FXR_TXOTR_MSG_CFG_TXCI_MC1_CRDTS_RESERVED_63_29_MASK			0x7FFFFFFFFull
#define FXR_TXOTR_MSG_CFG_TXCI_MC1_CRDTS_RESERVED_63_29_SMASK			0xFFFFFFFFE0000000ull
#define FXR_TXOTR_MSG_CFG_TXCI_MC1_CRDTS_TC3_SHIFT				24
#define FXR_TXOTR_MSG_CFG_TXCI_MC1_CRDTS_TC3_MASK				0x1Full
#define FXR_TXOTR_MSG_CFG_TXCI_MC1_CRDTS_TC3_SMASK				0x1F000000ull
#define FXR_TXOTR_MSG_CFG_TXCI_MC1_CRDTS_RESERVED_23_21_SHIFT			21
#define FXR_TXOTR_MSG_CFG_TXCI_MC1_CRDTS_RESERVED_23_21_MASK			0x7ull
#define FXR_TXOTR_MSG_CFG_TXCI_MC1_CRDTS_RESERVED_23_21_SMASK			0xE00000ull
#define FXR_TXOTR_MSG_CFG_TXCI_MC1_CRDTS_TC2_SHIFT				16
#define FXR_TXOTR_MSG_CFG_TXCI_MC1_CRDTS_TC2_MASK				0x1Full
#define FXR_TXOTR_MSG_CFG_TXCI_MC1_CRDTS_TC2_SMASK				0x1F0000ull
#define FXR_TXOTR_MSG_CFG_TXCI_MC1_CRDTS_RESERVED_15_13_SHIFT			13
#define FXR_TXOTR_MSG_CFG_TXCI_MC1_CRDTS_RESERVED_15_13_MASK			0x7ull
#define FXR_TXOTR_MSG_CFG_TXCI_MC1_CRDTS_RESERVED_15_13_SMASK			0xE000ull
#define FXR_TXOTR_MSG_CFG_TXCI_MC1_CRDTS_TC1_SHIFT				8
#define FXR_TXOTR_MSG_CFG_TXCI_MC1_CRDTS_TC1_MASK				0x1Full
#define FXR_TXOTR_MSG_CFG_TXCI_MC1_CRDTS_TC1_SMASK				0x1F00ull
#define FXR_TXOTR_MSG_CFG_TXCI_MC1_CRDTS_RESERVED_7_5_SHIFT			5
#define FXR_TXOTR_MSG_CFG_TXCI_MC1_CRDTS_RESERVED_7_5_MASK			0x7ull
#define FXR_TXOTR_MSG_CFG_TXCI_MC1_CRDTS_RESERVED_7_5_SMASK			0xE0ull
#define FXR_TXOTR_MSG_CFG_TXCI_MC1_CRDTS_TC0_SHIFT				0
#define FXR_TXOTR_MSG_CFG_TXCI_MC1_CRDTS_TC0_MASK				0x1Full
#define FXR_TXOTR_MSG_CFG_TXCI_MC1_CRDTS_TC0_SMASK				0x1Full
/*
* Table #6 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_CFG_TXCI_MC1P_CRDTS
* This CSR contains the configuration parameters necessary to configure the 
* number of credits refunded to TXCI for MC1' after reset.
*/
#define FXR_TXOTR_MSG_CFG_TXCI_MC1P_CRDTS					(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000000010)
#define FXR_TXOTR_MSG_CFG_TXCI_MC1P_CRDTS_RESETCSR				0x0000000014141414ull
#define FXR_TXOTR_MSG_CFG_TXCI_MC1P_CRDTS_RESERVED_63_29_SHIFT			29
#define FXR_TXOTR_MSG_CFG_TXCI_MC1P_CRDTS_RESERVED_63_29_MASK			0x7FFFFFFFFull
#define FXR_TXOTR_MSG_CFG_TXCI_MC1P_CRDTS_RESERVED_63_29_SMASK			0xFFFFFFFFE0000000ull
#define FXR_TXOTR_MSG_CFG_TXCI_MC1P_CRDTS_TC3_SHIFT				24
#define FXR_TXOTR_MSG_CFG_TXCI_MC1P_CRDTS_TC3_MASK				0x1Full
#define FXR_TXOTR_MSG_CFG_TXCI_MC1P_CRDTS_TC3_SMASK				0x1F000000ull
#define FXR_TXOTR_MSG_CFG_TXCI_MC1P_CRDTS_RESERVED_23_21_SHIFT			21
#define FXR_TXOTR_MSG_CFG_TXCI_MC1P_CRDTS_RESERVED_23_21_MASK			0x7ull
#define FXR_TXOTR_MSG_CFG_TXCI_MC1P_CRDTS_RESERVED_23_21_SMASK			0xE00000ull
#define FXR_TXOTR_MSG_CFG_TXCI_MC1P_CRDTS_TC2_SHIFT				16
#define FXR_TXOTR_MSG_CFG_TXCI_MC1P_CRDTS_TC2_MASK				0x1Full
#define FXR_TXOTR_MSG_CFG_TXCI_MC1P_CRDTS_TC2_SMASK				0x1F0000ull
#define FXR_TXOTR_MSG_CFG_TXCI_MC1P_CRDTS_RESERVED_15_13_SHIFT			13
#define FXR_TXOTR_MSG_CFG_TXCI_MC1P_CRDTS_RESERVED_15_13_MASK			0x7ull
#define FXR_TXOTR_MSG_CFG_TXCI_MC1P_CRDTS_RESERVED_15_13_SMASK			0xE000ull
#define FXR_TXOTR_MSG_CFG_TXCI_MC1P_CRDTS_TC1_SHIFT				8
#define FXR_TXOTR_MSG_CFG_TXCI_MC1P_CRDTS_TC1_MASK				0x1Full
#define FXR_TXOTR_MSG_CFG_TXCI_MC1P_CRDTS_TC1_SMASK				0x1F00ull
#define FXR_TXOTR_MSG_CFG_TXCI_MC1P_CRDTS_RESERVED_7_5_SHIFT			5
#define FXR_TXOTR_MSG_CFG_TXCI_MC1P_CRDTS_RESERVED_7_5_MASK			0x7ull
#define FXR_TXOTR_MSG_CFG_TXCI_MC1P_CRDTS_RESERVED_7_5_SMASK			0xE0ull
#define FXR_TXOTR_MSG_CFG_TXCI_MC1P_CRDTS_TC0_SHIFT				0
#define FXR_TXOTR_MSG_CFG_TXCI_MC1P_CRDTS_TC0_MASK				0x1Full
#define FXR_TXOTR_MSG_CFG_TXCI_MC1P_CRDTS_TC0_SMASK				0x1Full
/*
* Table #7 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_CFG_RX_OMB_CRDTS
* This CSR contains the configuration parameters necessary to configure the 
* number of credits available for MC1 RX packets going from Packet Level 
* Tracking to Message Level Tracking.
*/
#define FXR_TXOTR_MSG_CFG_RX_OMB_CRDTS						(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000000018)
#define FXR_TXOTR_MSG_CFG_RX_OMB_CRDTS_RESETCSR					0x0000000010101010ull
#define FXR_TXOTR_MSG_CFG_RX_OMB_CRDTS_RESERVED_63_29_SHIFT			29
#define FXR_TXOTR_MSG_CFG_RX_OMB_CRDTS_RESERVED_63_29_MASK			0x7FFFFFFFFull
#define FXR_TXOTR_MSG_CFG_RX_OMB_CRDTS_RESERVED_63_29_SMASK			0xFFFFFFFFE0000000ull
#define FXR_TXOTR_MSG_CFG_RX_OMB_CRDTS_TC3_SHIFT				24
#define FXR_TXOTR_MSG_CFG_RX_OMB_CRDTS_TC3_MASK					0x1Full
#define FXR_TXOTR_MSG_CFG_RX_OMB_CRDTS_TC3_SMASK				0x1F000000ull
#define FXR_TXOTR_MSG_CFG_RX_OMB_CRDTS_RESERVED_23_21_SHIFT			21
#define FXR_TXOTR_MSG_CFG_RX_OMB_CRDTS_RESERVED_23_21_MASK			0x7ull
#define FXR_TXOTR_MSG_CFG_RX_OMB_CRDTS_RESERVED_23_21_SMASK			0xE00000ull
#define FXR_TXOTR_MSG_CFG_RX_OMB_CRDTS_TC2_SHIFT				16
#define FXR_TXOTR_MSG_CFG_RX_OMB_CRDTS_TC2_MASK					0x1Full
#define FXR_TXOTR_MSG_CFG_RX_OMB_CRDTS_TC2_SMASK				0x1F0000ull
#define FXR_TXOTR_MSG_CFG_RX_OMB_CRDTS_RESERVED_15_13_SHIFT			13
#define FXR_TXOTR_MSG_CFG_RX_OMB_CRDTS_RESERVED_15_13_MASK			0x7ull
#define FXR_TXOTR_MSG_CFG_RX_OMB_CRDTS_RESERVED_15_13_SMASK			0xE000ull
#define FXR_TXOTR_MSG_CFG_RX_OMB_CRDTS_TC1_SHIFT				8
#define FXR_TXOTR_MSG_CFG_RX_OMB_CRDTS_TC1_MASK					0x1Full
#define FXR_TXOTR_MSG_CFG_RX_OMB_CRDTS_TC1_SMASK				0x1F00ull
#define FXR_TXOTR_MSG_CFG_RX_OMB_CRDTS_RESERVED_7_5_SHIFT			5
#define FXR_TXOTR_MSG_CFG_RX_OMB_CRDTS_RESERVED_7_5_MASK			0x7ull
#define FXR_TXOTR_MSG_CFG_RX_OMB_CRDTS_RESERVED_7_5_SMASK			0xE0ull
#define FXR_TXOTR_MSG_CFG_RX_OMB_CRDTS_TC0_SHIFT				0
#define FXR_TXOTR_MSG_CFG_RX_OMB_CRDTS_TC0_MASK					0x1Full
#define FXR_TXOTR_MSG_CFG_RX_OMB_CRDTS_TC0_SMASK				0x1Full
/*
* Table #8 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS
* This CSR contains the configuration parameters necessary to configure the 
* number of credits in the Pre-Fragmentation Engine OPB Input Queues.
*/
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS				(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000000020)
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_RESETCSR			0x0000000044444444ull
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_RESERVED_63_31_SHIFT		31
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_RESERVED_63_31_MASK		0x1FFFFFFFFull
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_RESERVED_63_31_SMASK		0xFFFFFFFF80000000ull
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_MC1TC3_SHIFT			28
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_MC1TC3_MASK			0x7ull
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_MC1TC3_SMASK			0x70000000ull
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_RESERVED_27_SHIFT		27
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_RESERVED_27_MASK		0x1ull
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_RESERVED_27_SMASK		0x8000000ull
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_MC1TC2_SHIFT			24
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_MC1TC2_MASK			0x7ull
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_MC1TC2_SMASK			0x7000000ull
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_RESERVED_23_SHIFT		23
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_RESERVED_23_MASK		0x1ull
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_RESERVED_23_SMASK		0x800000ull
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_MC1TC1_SHIFT			20
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_MC1TC1_MASK			0x7ull
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_MC1TC1_SMASK			0x700000ull
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_RESERVED_19_SHIFT		19
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_RESERVED_19_MASK		0x1ull
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_RESERVED_19_SMASK		0x80000ull
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_MC1TC0_SHIFT			16
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_MC1TC0_MASK			0x7ull
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_MC1TC0_SMASK			0x70000ull
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_RESERVED_15_SHIFT		15
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_RESERVED_15_MASK		0x1ull
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_RESERVED_15_SMASK		0x8000ull
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_MC0TC3_SHIFT			12
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_MC0TC3_MASK			0x7ull
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_MC0TC3_SMASK			0x7000ull
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_RESERVED_11_SHIFT		11
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_RESERVED_11_MASK		0x1ull
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_RESERVED_11_SMASK		0x800ull
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_MC0TC2_SHIFT			8
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_MC0TC2_MASK			0x7ull
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_MC0TC2_SMASK			0x700ull
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_RESERVED_7_SHIFT		7
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_RESERVED_7_MASK		0x1ull
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_RESERVED_7_SMASK		0x80ull
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_MC0TC1_SHIFT			4
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_MC0TC1_MASK			0x7ull
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_MC0TC1_SMASK			0x70ull
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_RESERVED_3_SHIFT		3
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_RESERVED_3_MASK		0x1ull
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_RESERVED_3_SMASK		0x8ull
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_MC0TC0_SHIFT			0
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_MC0TC0_MASK			0x7ull
#define FXR_TXOTR_MSG_CFG_PREFRAG_OPB_FIFO_CRDTS_MC0TC0_SMASK			0x7ull
/*
* Table #9 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_CFG_FP_OPB_FIFO_CRDTS
* This CSR contains the configuration parameters necessary to configure the 
* number of credits in the Fast Path OPB Input Queues.
*/
#define FXR_TXOTR_MSG_CFG_FP_OPB_FIFO_CRDTS					(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000000028)
#define FXR_TXOTR_MSG_CFG_FP_OPB_FIFO_CRDTS_RESETCSR				0x0842108421084210ull
#define FXR_TXOTR_MSG_CFG_FP_OPB_FIFO_CRDTS_RESERVED_63_60_SHIFT		60
#define FXR_TXOTR_MSG_CFG_FP_OPB_FIFO_CRDTS_RESERVED_63_60_MASK			0xFull
#define FXR_TXOTR_MSG_CFG_FP_OPB_FIFO_CRDTS_RESERVED_63_60_SMASK		0xF000000000000000ull
#define FXR_TXOTR_MSG_CFG_FP_OPB_FIFO_CRDTS_MC1PTC3_SHIFT			55
#define FXR_TXOTR_MSG_CFG_FP_OPB_FIFO_CRDTS_MC1PTC3_MASK			0x1Full
#define FXR_TXOTR_MSG_CFG_FP_OPB_FIFO_CRDTS_MC1PTC3_SMASK			0xF80000000000000ull
#define FXR_TXOTR_MSG_CFG_FP_OPB_FIFO_CRDTS_MC1PTC2_SHIFT			50
#define FXR_TXOTR_MSG_CFG_FP_OPB_FIFO_CRDTS_MC1PTC2_MASK			0x1Full
#define FXR_TXOTR_MSG_CFG_FP_OPB_FIFO_CRDTS_MC1PTC2_SMASK			0x7C000000000000ull
#define FXR_TXOTR_MSG_CFG_FP_OPB_FIFO_CRDTS_MC1PTC1_SHIFT			45
#define FXR_TXOTR_MSG_CFG_FP_OPB_FIFO_CRDTS_MC1PTC1_MASK			0x1Full
#define FXR_TXOTR_MSG_CFG_FP_OPB_FIFO_CRDTS_MC1PTC1_SMASK			0x3E00000000000ull
#define FXR_TXOTR_MSG_CFG_FP_OPB_FIFO_CRDTS_MC1PTC0_SHIFT			40
#define FXR_TXOTR_MSG_CFG_FP_OPB_FIFO_CRDTS_MC1PTC0_MASK			0x1Full
#define FXR_TXOTR_MSG_CFG_FP_OPB_FIFO_CRDTS_MC1PTC0_SMASK			0x1F0000000000ull
#define FXR_TXOTR_MSG_CFG_FP_OPB_FIFO_CRDTS_MC1TC3_SHIFT			35
#define FXR_TXOTR_MSG_CFG_FP_OPB_FIFO_CRDTS_MC1TC3_MASK				0x1Full
#define FXR_TXOTR_MSG_CFG_FP_OPB_FIFO_CRDTS_MC1TC3_SMASK			0xF800000000ull
#define FXR_TXOTR_MSG_CFG_FP_OPB_FIFO_CRDTS_MC1TC2_SHIFT			30
#define FXR_TXOTR_MSG_CFG_FP_OPB_FIFO_CRDTS_MC1TC2_MASK				0x1Full
#define FXR_TXOTR_MSG_CFG_FP_OPB_FIFO_CRDTS_MC1TC2_SMASK			0x7C0000000ull
#define FXR_TXOTR_MSG_CFG_FP_OPB_FIFO_CRDTS_MC1TC1_SHIFT			25
#define FXR_TXOTR_MSG_CFG_FP_OPB_FIFO_CRDTS_MC1TC1_MASK				0x1Full
#define FXR_TXOTR_MSG_CFG_FP_OPB_FIFO_CRDTS_MC1TC1_SMASK			0x3E000000ull
#define FXR_TXOTR_MSG_CFG_FP_OPB_FIFO_CRDTS_MC1TC0_SHIFT			20
#define FXR_TXOTR_MSG_CFG_FP_OPB_FIFO_CRDTS_MC1TC0_MASK				0x1Full
#define FXR_TXOTR_MSG_CFG_FP_OPB_FIFO_CRDTS_MC1TC0_SMASK			0x1F00000ull
#define FXR_TXOTR_MSG_CFG_FP_OPB_FIFO_CRDTS_MC0TC3_SHIFT			15
#define FXR_TXOTR_MSG_CFG_FP_OPB_FIFO_CRDTS_MC0TC3_MASK				0x1Full
#define FXR_TXOTR_MSG_CFG_FP_OPB_FIFO_CRDTS_MC0TC3_SMASK			0xF8000ull
#define FXR_TXOTR_MSG_CFG_FP_OPB_FIFO_CRDTS_MC0TC2_SHIFT			10
#define FXR_TXOTR_MSG_CFG_FP_OPB_FIFO_CRDTS_MC0TC2_MASK				0x1Full
#define FXR_TXOTR_MSG_CFG_FP_OPB_FIFO_CRDTS_MC0TC2_SMASK			0x7C00ull
#define FXR_TXOTR_MSG_CFG_FP_OPB_FIFO_CRDTS_MC0TC1_SHIFT			5
#define FXR_TXOTR_MSG_CFG_FP_OPB_FIFO_CRDTS_MC0TC1_MASK				0x1Full
#define FXR_TXOTR_MSG_CFG_FP_OPB_FIFO_CRDTS_MC0TC1_SMASK			0x3E0ull
#define FXR_TXOTR_MSG_CFG_FP_OPB_FIFO_CRDTS_MC0TC0_SHIFT			0
#define FXR_TXOTR_MSG_CFG_FP_OPB_FIFO_CRDTS_MC0TC0_MASK				0x1Full
#define FXR_TXOTR_MSG_CFG_FP_OPB_FIFO_CRDTS_MC0TC0_SMASK			0x1Full
/*
* Table #10 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_CFG_MSGID_1
* This CSR contains the configuration parameters necessary to set the number of 
* reserved MSG_IDs for each MC/TC combination.
*/
#define FXR_TXOTR_MSG_CFG_MSGID_1						(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000000030)
#define FXR_TXOTR_MSG_CFG_MSGID_1_RESETCSR					0x0081020408102040ull
#define FXR_TXOTR_MSG_CFG_MSGID_1_RESERVED_63_56_SHIFT				56
#define FXR_TXOTR_MSG_CFG_MSGID_1_RESERVED_63_56_MASK				0xFFull
#define FXR_TXOTR_MSG_CFG_MSGID_1_RESERVED_63_56_SMASK				0xFF00000000000000ull
#define FXR_TXOTR_MSG_CFG_MSGID_1_RSVD_MC1_TC3_SHIFT				49
#define FXR_TXOTR_MSG_CFG_MSGID_1_RSVD_MC1_TC3_MASK				0x7Full
#define FXR_TXOTR_MSG_CFG_MSGID_1_RSVD_MC1_TC3_SMASK				0xFE000000000000ull
#define FXR_TXOTR_MSG_CFG_MSGID_1_RSVD_MC1_TC2_SHIFT				42
#define FXR_TXOTR_MSG_CFG_MSGID_1_RSVD_MC1_TC2_MASK				0x7Full
#define FXR_TXOTR_MSG_CFG_MSGID_1_RSVD_MC1_TC2_SMASK				0x1FC0000000000ull
#define FXR_TXOTR_MSG_CFG_MSGID_1_RSVD_MC1_TC1_SHIFT				35
#define FXR_TXOTR_MSG_CFG_MSGID_1_RSVD_MC1_TC1_MASK				0x7Full
#define FXR_TXOTR_MSG_CFG_MSGID_1_RSVD_MC1_TC1_SMASK				0x3F800000000ull
#define FXR_TXOTR_MSG_CFG_MSGID_1_RSVD_MC1_TC0_SHIFT				28
#define FXR_TXOTR_MSG_CFG_MSGID_1_RSVD_MC1_TC0_MASK				0x7Full
#define FXR_TXOTR_MSG_CFG_MSGID_1_RSVD_MC1_TC0_SMASK				0x7F0000000ull
#define FXR_TXOTR_MSG_CFG_MSGID_1_RSVD_MC0_TC3_SHIFT				21
#define FXR_TXOTR_MSG_CFG_MSGID_1_RSVD_MC0_TC3_MASK				0x7Full
#define FXR_TXOTR_MSG_CFG_MSGID_1_RSVD_MC0_TC3_SMASK				0xFE00000ull
#define FXR_TXOTR_MSG_CFG_MSGID_1_RSVD_MC0_TC2_SHIFT				14
#define FXR_TXOTR_MSG_CFG_MSGID_1_RSVD_MC0_TC2_MASK				0x7Full
#define FXR_TXOTR_MSG_CFG_MSGID_1_RSVD_MC0_TC2_SMASK				0x1FC000ull
#define FXR_TXOTR_MSG_CFG_MSGID_1_RSVD_MC0_TC1_SHIFT				7
#define FXR_TXOTR_MSG_CFG_MSGID_1_RSVD_MC0_TC1_MASK				0x7Full
#define FXR_TXOTR_MSG_CFG_MSGID_1_RSVD_MC0_TC1_SMASK				0x3F80ull
#define FXR_TXOTR_MSG_CFG_MSGID_1_RSVD_MC0_TC0_SHIFT				0
#define FXR_TXOTR_MSG_CFG_MSGID_1_RSVD_MC0_TC0_MASK				0x7Full
#define FXR_TXOTR_MSG_CFG_MSGID_1_RSVD_MC0_TC0_SMASK				0x7Full
/*
* Table #11 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_CFG_MSGID_2
* This CSR contains the configuration parameters necessary to set the total 
* shared Message Identifiers that can be allocated simultaneously.
*/
#define FXR_TXOTR_MSG_CFG_MSGID_2						(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000000038)
#define FXR_TXOTR_MSG_CFG_MSGID_2_RESETCSR					0x0000000000002E00ull
#define FXR_TXOTR_MSG_CFG_MSGID_2_RESERVED_63_14_SHIFT				14
#define FXR_TXOTR_MSG_CFG_MSGID_2_RESERVED_63_14_MASK				0x3FFFFFFFFFFFFull
#define FXR_TXOTR_MSG_CFG_MSGID_2_RESERVED_63_14_SMASK				0xFFFFFFFFFFFFC000ull
#define FXR_TXOTR_MSG_CFG_MSGID_2_SHARED_SHIFT					0
#define FXR_TXOTR_MSG_CFG_MSGID_2_SHARED_MASK					0x3FFFull
#define FXR_TXOTR_MSG_CFG_MSGID_2_SHARED_SMASK					0x3FFFull
/*
* Table #12 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_CFG_IGNORE_NR
* This CSR contains the configuration bit which can be set to Ignore the NR 
* bit.
*/
#define FXR_TXOTR_MSG_CFG_IGNORE_NR						(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000000040)
#define FXR_TXOTR_MSG_CFG_IGNORE_NR_RESETCSR					0x0000000000000001ull
#define FXR_TXOTR_MSG_CFG_IGNORE_NR_RESERVED_63_1_SHIFT				1
#define FXR_TXOTR_MSG_CFG_IGNORE_NR_RESERVED_63_1_MASK				0x7FFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_CFG_IGNORE_NR_RESERVED_63_1_SMASK				0xFFFFFFFFFFFFFFFEull
#define FXR_TXOTR_MSG_CFG_IGNORE_NR_IGNORE_NR_SHIFT				0
#define FXR_TXOTR_MSG_CFG_IGNORE_NR_IGNORE_NR_MASK				0x1ull
#define FXR_TXOTR_MSG_CFG_IGNORE_NR_IGNORE_NR_SMASK				0x1ull
/*
* Table #13 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_CFG_TRANSMIT_DELAY
* This CSR contains the configuration parameters necessary to configure the 
* counter used as a comparison for Rendezvous transactions which are delayed 
* before being sent into the network. 
*/
#define FXR_TXOTR_MSG_CFG_TRANSMIT_DELAY					(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000000048)
#define FXR_TXOTR_MSG_CFG_TRANSMIT_DELAY_RESETCSR				0x00000000000004B0ull
#define FXR_TXOTR_MSG_CFG_TRANSMIT_DELAY_RESERVED_63_33_SHIFT			33
#define FXR_TXOTR_MSG_CFG_TRANSMIT_DELAY_RESERVED_63_33_MASK			0x7FFFFFFFull
#define FXR_TXOTR_MSG_CFG_TRANSMIT_DELAY_RESERVED_63_33_SMASK			0xFFFFFFFE00000000ull
#define FXR_TXOTR_MSG_CFG_TRANSMIT_DELAY_IGNORE_TRANSMIT_DELAY_SHIFT		32
#define FXR_TXOTR_MSG_CFG_TRANSMIT_DELAY_IGNORE_TRANSMIT_DELAY_MASK		0x1ull
#define FXR_TXOTR_MSG_CFG_TRANSMIT_DELAY_IGNORE_TRANSMIT_DELAY_SMASK		0x100000000ull
#define FXR_TXOTR_MSG_CFG_TRANSMIT_DELAY_SCALER_SHIFT				0
#define FXR_TXOTR_MSG_CFG_TRANSMIT_DELAY_SCALER_MASK				0xFFFFFFFFull
#define FXR_TXOTR_MSG_CFG_TRANSMIT_DELAY_SCALER_SMASK				0xFFFFFFFFull
/*
* Table #14 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_CFG_CANCEL_MSG_REQ_1
* This CSR in conjunction with #%%#TXOTR_MSG_CFG_CANCEL_MSG_REQ_2#%%# CSR, 
* #%%#TXOTR_MSG_CFG_CANCEL_MSG_REQ_3#%%# CSR, and #%%#TXOTR_MSG_CFG_CANCEL_MSG_REQ_4#%%# 
* CSR control the canceling of messages pending in the OMB. When a cancel is 
* requested, software should write the #%%#busy#%%# bit to 1'b1. If the bit is 
* set, hardware is busy processing the cancel request. Once the cancel request 
* has been completed, hardware will clear the #%%#busy#%%# bit.
*/
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_1					(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000000050)
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_1_RESETCSR				0x0000000000000000ull
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_1_RESERVED_63_56_SHIFT			56
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_1_RESERVED_63_56_MASK			0xFFull
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_1_RESERVED_63_56_SMASK			0xFF00000000000000ull
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_1_TC_MASK_SHIFT			54
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_1_TC_MASK_MASK				0x3ull
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_1_TC_MASK_SMASK			0xC0000000000000ull
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_1_TC_SHIFT				52
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_1_TC_MASK				0x3ull
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_1_TC_SMASK				0x30000000000000ull
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_1_RESERVED_51_SHIFT			51
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_1_RESERVED_51_MASK			0x1ull
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_1_RESERVED_51_SMASK			0x8000000000000ull
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_1_MD_HANDLE_MASK_SHIFT			40
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_1_MD_HANDLE_MASK_MASK			0x7FFull
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_1_MD_HANDLE_MASK_SMASK			0x7FF0000000000ull
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_1_RESERVED_39_SHIFT			39
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_1_RESERVED_39_MASK			0x1ull
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_1_RESERVED_39_SMASK			0x8000000000ull
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_1_MD_HANDLE_SHIFT			28
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_1_MD_HANDLE_MASK			0x7FFull
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_1_MD_HANDLE_SMASK			0x7FF0000000ull
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_1_IPID_MASK_SHIFT			16
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_1_IPID_MASK_MASK			0xFFFull
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_1_IPID_MASK_SMASK			0xFFF0000ull
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_1_IPID_SHIFT				4
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_1_IPID_MASK				0xFFFull
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_1_IPID_SMASK				0xFFF0ull
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_1_RESERVED_3_1_SHIFT			1
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_1_RESERVED_3_1_MASK			0x7ull
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_1_RESERVED_3_1_SMASK			0xEull
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_1_BUSY_SHIFT				0
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_1_BUSY_MASK				0x1ull
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_1_BUSY_SMASK				0x1ull
/*
* Table #15 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_CFG_CANCEL_MSG_REQ_2
* This CSR in conjunction with #%%#TXOTR_MSG_CFG_CANCEL_MSG_REQ_1#%%# CSR, 
* #%%#TXOTR_MSG_CFG_CANCEL_MSG_REQ_3#%%# CSR, and #%%#TXOTR_MSG_CFG_CANCEL_MSG_REQ_4#%%# 
* CSR control the canceling of messages pending in the OMB. See 
* #%%#TXOTR_MSG_CFG_CANCEL_MSG_REQ_1#%%# CSR for complete details.
*/
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_2					(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000000058)
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_2_RESETCSR				0x0000000000000000ull
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_2_USER_POINTER_SHIFT			0
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_2_USER_POINTER_MASK			0xFFFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_2_USER_POINTER_SMASK			0xFFFFFFFFFFFFFFFFull
/*
* Table #16 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_CFG_CANCEL_MSG_REQ_3
* This CSR in conjunction with #%%#TXOTR_MSG_CFG_CANCEL_MSG_REQ_1#%%# CSR, 
* #%%#TXOTR_MSG_CFG_CANCEL_MSG_REQ_2#%%# CSR, and #%%#TXOTR_MSG_CFG_CANCEL_MSG_REQ_4#%%# 
* CSR control the canceling of messages pending in the OMB. See 
* #%%#TXOTR_MSG_CFG_CANCEL_MSG_REQ_1#%%# CSR for complete details.
*/
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_3					(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000000060)
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_3_RESETCSR				0x0000000000000000ull
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_3_USER_POINTER_MASK_SHIFT		0
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_3_USER_POINTER_MASK_MASK		0xFFFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_3_USER_POINTER_MASK_SMASK		0xFFFFFFFFFFFFFFFFull
/*
* Table #17 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_CFG_CANCEL_MSG_REQ_4
* This CSR in conjunction with #%%#TXOTR_MSG_CFG_CANCEL_MSG_REQ_1#%%# CSR, 
* #%%#TXOTR_MSG_CFG_CANCEL_MSG_REQ_2#%%# CSR, and #%%#TXOTR_MSG_CFG_CANCEL_MSG_REQ_3#%%# 
* CSR control the canceling of messages pending in the OMB. See 
* #%%#TXOTR_MSG_CFG_CANCEL_MSG_REQ_1#%%# CSR for complete details.
*/
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_4					(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000000068)
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_4_RESETCSR				0x0000000000000000ull
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_4_PKEY_SHIFT				48
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_4_PKEY_MASK				0xFFFFull
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_4_PKEY_SMASK				0xFFFF000000000000ull
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_4_DLID_MASK_SHIFT			24
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_4_DLID_MASK_MASK			0xFFFFFFull
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_4_DLID_MASK_SMASK			0xFFFFFF000000ull
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_4_DLID_SHIFT				0
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_4_DLID_MASK				0xFFFFFFull
#define FXR_TXOTR_MSG_CFG_CANCEL_MSG_REQ_4_DLID_SMASK				0xFFFFFFull
/*
* Table #18 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_CFG_FORCE_MSG_TO_FPE
* This CSR is used to force Fast Path messages to the Fragmentation Programmable 
* Engine. This CSR must be configured identically to #%%#Section 33.7.4.28, 
* 'Force Message to Fragmentation Programmable Engine Configuration 
* CSR'#%%#.
*/
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE					(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000000070)
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_RESETCSR				0x0000000000000000ull
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_RESERVED_63_15_SHIFT			15
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_RESERVED_63_15_MASK			0x1FFFFFFFFFFFFull
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_RESERVED_63_15_SMASK			0xFFFFFFFFFFFF8000ull
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_E2E_CTRL_SHIFT			14
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_E2E_CTRL_MASK			0x1ull
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_E2E_CTRL_SMASK			0x4000ull
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_CTS_SHIFT				13
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_CTS_MASK				0x1ull
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_CTS_SMASK				0x2000ull
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_BASIC_ACK_SHIFT			12
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_BASIC_ACK_MASK			0x1ull
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_BASIC_ACK_SMASK			0x1000ull
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_DMA_REPLY_SHIFT			11
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_DMA_REPLY_MASK			0x1ull
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_DMA_REPLY_SMASK			0x800ull
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_BUFF_REPLY_SHIFT			10
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_BUFF_REPLY_MASK			0x1ull
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_BUFF_REPLY_SMASK			0x400ull
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_STANDARD_ACK_SHIFT			9
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_STANDARD_ACK_MASK			0x1ull
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_STANDARD_ACK_SMASK			0x200ull
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_DMA_TWOOP_SHIFT			8
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_DMA_TWOOP_MASK			0x1ull
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_DMA_TWOOP_SMASK			0x100ull
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_DMA_FATOMIC_SHIFT			7
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_DMA_FATOMIC_MASK			0x1ull
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_DMA_FATOMIC_SMASK			0x80ull
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_BUFF_TWOOP_SHIFT			6
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_BUFF_TWOOP_MASK			0x1ull
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_BUFF_TWOOP_SMASK			0x40ull
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_BUFF_FATOMIC_SHIFT			5
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_BUFF_FATOMIC_MASK			0x1ull
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_BUFF_FATOMIC_SMASK			0x20ull
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_DMA_GET_SHIFT			4
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_DMA_GET_MASK				0x1ull
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_DMA_GET_SMASK			0x10ull
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_BUFF_PA_SHIFT			3
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_BUFF_PA_MASK				0x1ull
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_BUFF_PA_SMASK			0x8ull
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_DMA_PA_SHIFT				2
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_DMA_PA_MASK				0x1ull
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_DMA_PA_SMASK				0x4ull
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_RDV_EVENT_SHIFT			1
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_RDV_EVENT_MASK			0x1ull
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_RDV_EVENT_SMASK			0x2ull
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_RTS_SHIFT				0
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_RTS_MASK				0x1ull
#define FXR_TXOTR_MSG_CFG_FORCE_MSG_TO_FPE_RTS_SMASK				0x1ull
/*
* Table #19 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_CFG_RENDEZVOUS
* This CSR is to configure the Rendezvous protocol in OTR. The CSR determines 
* the maximum number of CTS Replies that BPE can handle at a given time. 
* .
*/
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS						(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000000098)
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RESETCSR					0x0000000000000001ull
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RESERVED_63_1_SHIFT			1
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RESERVED_63_1_MASK				0x7FFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RESERVED_63_1_SMASK			0xFFFFFFFFFFFFFFFEull
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_DISALLOW_RMESSAGE_SHIFT			0
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_DISALLOW_RMESSAGE_MASK			0x1ull
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_DISALLOW_RMESSAGE_SMASK			0x1ull
/*
* Table #20 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_CFG_RFS
* This CSR is used to configure the Rendezvous Fragment Size (RFS) per MC/TC. A 
* setting of 3'd7 is not valid and defaults to 8KB. Values in this CSR should be 
* configured to be equal to or less than the MTU (on a per MC/TC basis), as 
* configured in #%%#Section 33.7.4.33, 'Maximum Transfer Unit for Packet 
* Partition'#%%#.
*/
#define FXR_TXOTR_MSG_CFG_RFS							(FXR_TX_OTR_MSG_TOP_CSRS + 0x0000000000A0)
#define FXR_TXOTR_MSG_CFG_RFS_RESETCSR						0x0000000055555555ull
#define FXR_TXOTR_MSG_CFG_RFS_RESERVED_63_31_SHIFT				31
#define FXR_TXOTR_MSG_CFG_RFS_RESERVED_63_31_MASK				0x1FFFFFFFFull
#define FXR_TXOTR_MSG_CFG_RFS_RESERVED_63_31_SMASK				0xFFFFFFFF80000000ull
#define FXR_TXOTR_MSG_CFG_RFS_MC1TC3_SHIFT_SHIFT				28
#define FXR_TXOTR_MSG_CFG_RFS_MC1TC3_SHIFT_MASK					0x7ull
#define FXR_TXOTR_MSG_CFG_RFS_MC1TC3_SHIFT_SMASK				0x70000000ull
#define FXR_TXOTR_MSG_CFG_RFS_RESERVED_27_SHIFT					27
#define FXR_TXOTR_MSG_CFG_RFS_RESERVED_27_MASK					0x1ull
#define FXR_TXOTR_MSG_CFG_RFS_RESERVED_27_SMASK					0x8000000ull
#define FXR_TXOTR_MSG_CFG_RFS_MC1TC2_SHIFT_SHIFT				24
#define FXR_TXOTR_MSG_CFG_RFS_MC1TC2_SHIFT_MASK					0x7ull
#define FXR_TXOTR_MSG_CFG_RFS_MC1TC2_SHIFT_SMASK				0x7000000ull
#define FXR_TXOTR_MSG_CFG_RFS_RESERVED_23_SHIFT					23
#define FXR_TXOTR_MSG_CFG_RFS_RESERVED_23_MASK					0x1ull
#define FXR_TXOTR_MSG_CFG_RFS_RESERVED_23_SMASK					0x800000ull
#define FXR_TXOTR_MSG_CFG_RFS_MC1TC1_SHIFT_SHIFT				20
#define FXR_TXOTR_MSG_CFG_RFS_MC1TC1_SHIFT_MASK					0x7ull
#define FXR_TXOTR_MSG_CFG_RFS_MC1TC1_SHIFT_SMASK				0x700000ull
#define FXR_TXOTR_MSG_CFG_RFS_RESERVED_19_SHIFT					19
#define FXR_TXOTR_MSG_CFG_RFS_RESERVED_19_MASK					0x1ull
#define FXR_TXOTR_MSG_CFG_RFS_RESERVED_19_SMASK					0x80000ull
#define FXR_TXOTR_MSG_CFG_RFS_MC1TC0_SHIFT_SHIFT				16
#define FXR_TXOTR_MSG_CFG_RFS_MC1TC0_SHIFT_MASK					0x7ull
#define FXR_TXOTR_MSG_CFG_RFS_MC1TC0_SHIFT_SMASK				0x70000ull
#define FXR_TXOTR_MSG_CFG_RFS_RESERVED_15_SHIFT					15
#define FXR_TXOTR_MSG_CFG_RFS_RESERVED_15_MASK					0x1ull
#define FXR_TXOTR_MSG_CFG_RFS_RESERVED_15_SMASK					0x8000ull
#define FXR_TXOTR_MSG_CFG_RFS_MC0TC3_SHIFT_SHIFT				12
#define FXR_TXOTR_MSG_CFG_RFS_MC0TC3_SHIFT_MASK					0x7ull
#define FXR_TXOTR_MSG_CFG_RFS_MC0TC3_SHIFT_SMASK				0x7000ull
#define FXR_TXOTR_MSG_CFG_RFS_RESERVED_11_SHIFT					11
#define FXR_TXOTR_MSG_CFG_RFS_RESERVED_11_MASK					0x1ull
#define FXR_TXOTR_MSG_CFG_RFS_RESERVED_11_SMASK					0x800ull
#define FXR_TXOTR_MSG_CFG_RFS_MC0TC2_SHIFT_SHIFT				8
#define FXR_TXOTR_MSG_CFG_RFS_MC0TC2_SHIFT_MASK					0x7ull
#define FXR_TXOTR_MSG_CFG_RFS_MC0TC2_SHIFT_SMASK				0x700ull
#define FXR_TXOTR_MSG_CFG_RFS_RESERVED_7_SHIFT					7
#define FXR_TXOTR_MSG_CFG_RFS_RESERVED_7_MASK					0x1ull
#define FXR_TXOTR_MSG_CFG_RFS_RESERVED_7_SMASK					0x80ull
#define FXR_TXOTR_MSG_CFG_RFS_MC0TC1_SHIFT_SHIFT				4
#define FXR_TXOTR_MSG_CFG_RFS_MC0TC1_SHIFT_MASK					0x7ull
#define FXR_TXOTR_MSG_CFG_RFS_MC0TC1_SHIFT_SMASK				0x70ull
#define FXR_TXOTR_MSG_CFG_RFS_RESERVED_3_SHIFT					3
#define FXR_TXOTR_MSG_CFG_RFS_RESERVED_3_MASK					0x1ull
#define FXR_TXOTR_MSG_CFG_RFS_RESERVED_3_SMASK					0x8ull
#define FXR_TXOTR_MSG_CFG_RFS_MC0TC0_SHIFT_SHIFT				0
#define FXR_TXOTR_MSG_CFG_RFS_MC0TC0_SHIFT_MASK					0x7ull
#define FXR_TXOTR_MSG_CFG_RFS_MC0TC0_SHIFT_SMASK				0x7ull
/*
* Table #21 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_CFG_RENDEZVOUS_RC
* This CSR is used to configure the Routing Control (RC) bits for Rendezvous 
* Put, Atomic, and Get packets generated from a Rendezvous transaction. This CSR 
* cannot be changed while commands and packets are in flight.
*/
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC						(FXR_TX_OTR_MSG_TOP_CSRS + 0x0000000000A8)
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_RESETCSR				0x4444444400000004ull
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_RESERVED_63_SHIFT			63
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_RESERVED_63_MASK			0x1ull
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_RESERVED_63_SMASK			0x8000000000000000ull
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_MC1P_TC3_SHIFT				60
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_MC1P_TC3_MASK				0x7ull
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_MC1P_TC3_SMASK				0x7000000000000000ull
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_RESERVED_59_SHIFT			59
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_RESERVED_59_MASK			0x1ull
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_RESERVED_59_SMASK			0x800000000000000ull
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_MC1P_TC2_SHIFT				56
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_MC1P_TC2_MASK				0x7ull
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_MC1P_TC2_SMASK				0x700000000000000ull
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_RESERVED_55_SHIFT			55
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_RESERVED_55_MASK			0x1ull
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_RESERVED_55_SMASK			0x80000000000000ull
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_MC1P_TC1_SHIFT				52
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_MC1P_TC1_MASK				0x7ull
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_MC1P_TC1_SMASK				0x70000000000000ull
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_RESERVED_51_SHIFT			51
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_RESERVED_51_MASK			0x1ull
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_RESERVED_51_SMASK			0x8000000000000ull
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_MC1P_TC0_SHIFT				48
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_MC1P_TC0_MASK				0x7ull
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_MC1P_TC0_SMASK				0x7000000000000ull
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_RESERVED_47_SHIFT			47
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_RESERVED_47_MASK			0x1ull
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_RESERVED_47_SMASK			0x800000000000ull
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_RENDZ_TC3_SHIFT				44
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_RENDZ_TC3_MASK				0x7ull
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_RENDZ_TC3_SMASK				0x700000000000ull
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_RESERVED_43_SHIFT			43
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_RESERVED_43_MASK			0x1ull
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_RESERVED_43_SMASK			0x80000000000ull
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_RENDZ_TC2_SHIFT				40
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_RENDZ_TC2_MASK				0x7ull
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_RENDZ_TC2_SMASK				0x70000000000ull
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_RESERVED_39_SHIFT			39
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_RESERVED_39_MASK			0x1ull
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_RESERVED_39_SMASK			0x8000000000ull
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_RENDZ_TC1_SHIFT				36
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_RENDZ_TC1_MASK				0x7ull
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_RENDZ_TC1_SMASK				0x7000000000ull
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_RESERVED_35_SHIFT			35
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_RESERVED_35_MASK			0x1ull
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_RESERVED_35_SMASK			0x800000000ull
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_RENDZ_TC0_SHIFT				32
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_RENDZ_TC0_MASK				0x7ull
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_RENDZ_TC0_SMASK				0x700000000ull
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_RESERVED_31_3_SHIFT			3
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_RESERVED_31_3_MASK			0x1FFFFFFFull
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_RESERVED_31_3_SMASK			0xFFFFFFF8ull
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_PORT0_SHIFT				0
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_PORT0_MASK				0x7ull
#define FXR_TXOTR_MSG_CFG_RENDEZVOUS_RC_PORT0_SMASK				0x7ull
/*
* Table #22 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_CFG_TIMEOUT
* This CSR contains the configuration parameters necessary to set the length of 
* the timeout interval used to retransmit outstanding packets. The 
* #%%#TIMEOUT#%%# field should match exactly what is contained in the 
* #%%#timeout#%%# field of #%%#TXOTR_PKT_CFG_TIMEOUT#%%#.
*/
#define FXR_TXOTR_MSG_CFG_TIMEOUT						(FXR_TX_OTR_MSG_TOP_CSRS + 0x0000000000B0)
#define FXR_TXOTR_MSG_CFG_TIMEOUT_RESETCSR					0x0000800000000000ull
#define FXR_TXOTR_MSG_CFG_TIMEOUT_RESERVED_63_48_SHIFT				48
#define FXR_TXOTR_MSG_CFG_TIMEOUT_RESERVED_63_48_MASK				0xFFFFull
#define FXR_TXOTR_MSG_CFG_TIMEOUT_RESERVED_63_48_SMASK				0xFFFF000000000000ull
#define FXR_TXOTR_MSG_CFG_TIMEOUT_TIMEOUT_SHIFT					36
#define FXR_TXOTR_MSG_CFG_TIMEOUT_TIMEOUT_MASK					0xFFFull
#define FXR_TXOTR_MSG_CFG_TIMEOUT_TIMEOUT_SMASK					0xFFF000000000ull
#define FXR_TXOTR_MSG_CFG_TIMEOUT_RESERVED_35_0_SHIFT				0
#define FXR_TXOTR_MSG_CFG_TIMEOUT_RESERVED_35_0_MASK				0xFFFFFFFFFull
#define FXR_TXOTR_MSG_CFG_TIMEOUT_RESERVED_35_0_SMASK				0xFFFFFFFFFull
/*
* Table #23 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_CFG_SMALL_HEADER
* This CSR contains the configuration parameters necessary to allow or disallow 
* the use of small headers in OTR packet generation. If the small headers are 
* disabled, packets are forced to use the 16B header formats. Note that this 
* does not apply to short replies and short ACKs since changing these command 
* types from short to long would also require a modification to the command's 
* opcode.
*/
#define FXR_TXOTR_MSG_CFG_SMALL_HEADER						(FXR_TX_OTR_MSG_TOP_CSRS + 0x0000000000B8)
#define FXR_TXOTR_MSG_CFG_SMALL_HEADER_RESETCSR					0x0000000000000001ull
#define FXR_TXOTR_MSG_CFG_SMALL_HEADER_RESERVED_63_18_SHIFT			18
#define FXR_TXOTR_MSG_CFG_SMALL_HEADER_RESERVED_63_18_MASK			0x3FFFFFFFFFFFull
#define FXR_TXOTR_MSG_CFG_SMALL_HEADER_RESERVED_63_18_SMASK			0xFFFFFFFFFFFC0000ull
#define FXR_TXOTR_MSG_CFG_SMALL_HEADER_EXT_ACK_SHIFT				17
#define FXR_TXOTR_MSG_CFG_SMALL_HEADER_EXT_ACK_MASK				0x1ull
#define FXR_TXOTR_MSG_CFG_SMALL_HEADER_EXT_ACK_SMASK				0x20000ull
#define FXR_TXOTR_MSG_CFG_SMALL_HEADER_PKEY_8B_SHIFT				1
#define FXR_TXOTR_MSG_CFG_SMALL_HEADER_PKEY_8B_MASK				0xFFFFull
#define FXR_TXOTR_MSG_CFG_SMALL_HEADER_PKEY_8B_SMASK				0x1FFFEull
#define FXR_TXOTR_MSG_CFG_SMALL_HEADER_ENABLE_SHIFT				0
#define FXR_TXOTR_MSG_CFG_SMALL_HEADER_ENABLE_MASK				0x1ull
#define FXR_TXOTR_MSG_CFG_SMALL_HEADER_ENABLE_SMASK				0x1ull
/*
* Table #24 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_CFG_ACK_REFUSED
* This CSR contains the configuration parameters necessary to override the event 
* suppression for Portals ACKs with an opcode of PTL_ACK_REFUSED.
*/
#define FXR_TXOTR_MSG_CFG_ACK_REFUSED						(FXR_TX_OTR_MSG_TOP_CSRS + 0x0000000000C0)
#define FXR_TXOTR_MSG_CFG_ACK_REFUSED_RESETCSR					0x0000000000000000ull
#define FXR_TXOTR_MSG_CFG_ACK_REFUSED_RESERVED_63_1_SHIFT			1
#define FXR_TXOTR_MSG_CFG_ACK_REFUSED_RESERVED_63_1_MASK			0x7FFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_CFG_ACK_REFUSED_RESERVED_63_1_SMASK			0xFFFFFFFFFFFFFFFEull
#define FXR_TXOTR_MSG_CFG_ACK_REFUSED_ENABLE_SHIFT				0
#define FXR_TXOTR_MSG_CFG_ACK_REFUSED_ENABLE_MASK				0x1ull
#define FXR_TXOTR_MSG_CFG_ACK_REFUSED_ENABLE_SMASK				0x1ull
/*
* Table #25 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_CFG_RC_ORDERED_MAP
* This CSR contains the mapping of the packet Routing Control (rc[2:0]) field to 
* ordered needed for message ordering. This configuration of this CSR must be 
* identical to the configuration of #%%#Section 33.7.4.25, 'Routing Control 
* Ordered Mapping Configuration CSR'#%%# in the packet CSRs. 
*/
#define FXR_TXOTR_MSG_CFG_RC_ORDERED_MAP					(FXR_TX_OTR_MSG_TOP_CSRS + 0x0000000000C8)
#define FXR_TXOTR_MSG_CFG_RC_ORDERED_MAP_RESETCSR				0x000000000000000Full
#define FXR_TXOTR_MSG_CFG_RC_ORDERED_MAP_RESERVED_63_8_SHIFT			8
#define FXR_TXOTR_MSG_CFG_RC_ORDERED_MAP_RESERVED_63_8_MASK			0xFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_CFG_RC_ORDERED_MAP_RESERVED_63_8_SMASK			0xFFFFFFFFFFFFFF00ull
#define FXR_TXOTR_MSG_CFG_RC_ORDERED_MAP_ORDERED_SHIFT				0
#define FXR_TXOTR_MSG_CFG_RC_ORDERED_MAP_ORDERED_MASK				0xFFull
#define FXR_TXOTR_MSG_CFG_RC_ORDERED_MAP_ORDERED_SMASK				0xFFull
/*
* Table #26 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_CFG_BUFF_ENG
* This CSR contains the configuration parameters necessary to configure the 
* Buffer Engine in the Buffer Programmable Engine (BPE).
*/
#define FXR_TXOTR_MSG_CFG_BUFF_ENG						(FXR_TX_OTR_MSG_TOP_CSRS + 0x0000000000D0)
#define FXR_TXOTR_MSG_CFG_BUFF_ENG_RESETCSR					0x0000000000000008ull
#define FXR_TXOTR_MSG_CFG_BUFF_ENG_RESERVED_63_4_SHIFT				4
#define FXR_TXOTR_MSG_CFG_BUFF_ENG_RESERVED_63_4_MASK				0xFFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_CFG_BUFF_ENG_RESERVED_63_4_SMASK				0xFFFFFFFFFFFFFFF0ull
#define FXR_TXOTR_MSG_CFG_BUFF_ENG_PD_RST_MASK_SHIFT				3
#define FXR_TXOTR_MSG_CFG_BUFF_ENG_PD_RST_MASK_MASK				0x1ull
#define FXR_TXOTR_MSG_CFG_BUFF_ENG_PD_RST_MASK_SMASK				0x8ull
#define FXR_TXOTR_MSG_CFG_BUFF_ENG_AUTHENTICATION_SUCCESSFUL_SHIFT		2
#define FXR_TXOTR_MSG_CFG_BUFF_ENG_AUTHENTICATION_SUCCESSFUL_MASK		0x1ull
#define FXR_TXOTR_MSG_CFG_BUFF_ENG_AUTHENTICATION_SUCCESSFUL_SMASK		0x4ull
#define FXR_TXOTR_MSG_CFG_BUFF_ENG_AUTHENTICATION_COMPLETE_SHIFT		1
#define FXR_TXOTR_MSG_CFG_BUFF_ENG_AUTHENTICATION_COMPLETE_MASK			0x1ull
#define FXR_TXOTR_MSG_CFG_BUFF_ENG_AUTHENTICATION_COMPLETE_SMASK		0x2ull
#define FXR_TXOTR_MSG_CFG_BUFF_ENG_START_AUTHENTICATION_SHIFT			0
#define FXR_TXOTR_MSG_CFG_BUFF_ENG_START_AUTHENTICATION_MASK			0x1ull
#define FXR_TXOTR_MSG_CFG_BUFF_ENG_START_AUTHENTICATION_SMASK			0x1ull
/*
* Table #27 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_CFG_QUIESCE
* This CSR contains the configuration & status bit to quiesce the OTR 
* traffic.
*/
#define FXR_TXOTR_MSG_CFG_QUIESCE						(FXR_TX_OTR_MSG_TOP_CSRS + 0x0000000000D8)
#define FXR_TXOTR_MSG_CFG_QUIESCE_RESETCSR					0x0000000000000000ull
#define FXR_TXOTR_MSG_CFG_QUIESCE_RESERVED_63_2_SHIFT				2
#define FXR_TXOTR_MSG_CFG_QUIESCE_RESERVED_63_2_MASK				0x3FFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_CFG_QUIESCE_RESERVED_63_2_SMASK				0xFFFFFFFFFFFFFFFCull
#define FXR_TXOTR_MSG_CFG_QUIESCE_QUIESCE_COMPLETE_SHIFT			1
#define FXR_TXOTR_MSG_CFG_QUIESCE_QUIESCE_COMPLETE_MASK				0x1ull
#define FXR_TXOTR_MSG_CFG_QUIESCE_QUIESCE_COMPLETE_SMASK			0x2ull
#define FXR_TXOTR_MSG_CFG_QUIESCE_QUIESCE_ENABLE_SHIFT				0
#define FXR_TXOTR_MSG_CFG_QUIESCE_QUIESCE_ENABLE_MASK				0x1ull
#define FXR_TXOTR_MSG_CFG_QUIESCE_QUIESCE_ENABLE_SMASK				0x1ull
/*
* Table #28 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_CFG_MLID_MASK
* This CSR contains the configuration values for MLID Mask.
*/
#define FXR_TXOTR_MSG_CFG_MLID_MASK						(FXR_TX_OTR_MSG_TOP_CSRS + 0x0000000000E0)
#define FXR_TXOTR_MSG_CFG_MLID_MASK_RESETCSR					0x0000000000000000ull
#define FXR_TXOTR_MSG_CFG_MLID_MASK_RESERVED_63_7_SHIFT				7
#define FXR_TXOTR_MSG_CFG_MLID_MASK_RESERVED_63_7_MASK				0x1FFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_CFG_MLID_MASK_RESERVED_63_7_SMASK				0xFFFFFFFFFFFFFF80ull
#define FXR_TXOTR_MSG_CFG_MLID_MASK_MLID_MASK_8B_SHIFT				0
#define FXR_TXOTR_MSG_CFG_MLID_MASK_MLID_MASK_8B_MASK				0x7Full
#define FXR_TXOTR_MSG_CFG_MLID_MASK_MLID_MASK_8B_SMASK				0x7Full
/*
* Table #29 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_CFG_SVEN_ADDR
* This CSR contains the configuration values for address to be used to Support 
* SVEN.
*/
#define FXR_TXOTR_MSG_CFG_SVEN_ADDR						(FXR_TX_OTR_MSG_TOP_CSRS + 0x0000000000E8)
#define FXR_TXOTR_MSG_CFG_SVEN_ADDR_RESETCSR					0x0000000000000000ull
#define FXR_TXOTR_MSG_CFG_SVEN_ADDR_ADDRESS_SHIFT				0
#define FXR_TXOTR_MSG_CFG_SVEN_ADDR_ADDRESS_MASK				0xFFFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_CFG_SVEN_ADDR_ADDRESS_SMASK				0xFFFFFFFFFFFFFFFFull
/*
* Table #30 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_CFG_CHINT
* This CSR contains the Cache Hints for various memory accesses..
*/
#define FXR_TXOTR_MSG_CFG_CHINT							(FXR_TX_OTR_MSG_TOP_CSRS + 0x0000000000F0)
#define FXR_TXOTR_MSG_CFG_CHINT_RESETCSR					0x0000000000000001ull
#define FXR_TXOTR_MSG_CFG_CHINT_RESERVED_63_4_SHIFT				4
#define FXR_TXOTR_MSG_CFG_CHINT_RESERVED_63_4_MASK				0xFFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_CFG_CHINT_RESERVED_63_4_SMASK				0xFFFFFFFFFFFFFFF0ull
#define FXR_TXOTR_MSG_CFG_CHINT_REPLY_CHINT_SHIFT				0
#define FXR_TXOTR_MSG_CFG_CHINT_REPLY_CHINT_MASK				0xFull
#define FXR_TXOTR_MSG_CFG_CHINT_REPLY_CHINT_SMASK				0xFull
/*
* Table #31 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_STS
* This is the Error Status CSR. Bits are set by hardware or by writing to the 
* #%%#TXOTR_MSG_ERR_FRC#%%# CSR. Bits are cleared by writing to the 
* #%%#TXOTR_MSG_ERR_CLR#%%# CSR.
*/
#define FXR_TXOTR_MSG_ERR_STS							(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000002000)
#define FXR_TXOTR_MSG_ERR_STS_RESETCSR						0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_STS_RESERVED_63_61_SHIFT				61
#define FXR_TXOTR_MSG_ERR_STS_RESERVED_63_61_MASK				0x7ull
#define FXR_TXOTR_MSG_ERR_STS_RESERVED_63_61_SMASK				0xE000000000000000ull
#define FXR_TXOTR_MSG_ERR_STS_LOCAL_START_MISALIGNED_SHIFT			60
#define FXR_TXOTR_MSG_ERR_STS_LOCAL_START_MISALIGNED_MASK			0x1ull
#define FXR_TXOTR_MSG_ERR_STS_LOCAL_START_MISALIGNED_SMASK			0x1000000000000000ull
#define FXR_TXOTR_MSG_ERR_STS_REF_COUNT_FIFO_OVERFLOW_SHIFT			59
#define FXR_TXOTR_MSG_ERR_STS_REF_COUNT_FIFO_OVERFLOW_MASK			0x1ull
#define FXR_TXOTR_MSG_ERR_STS_REF_COUNT_FIFO_OVERFLOW_SMASK			0x800000000000000ull
#define FXR_TXOTR_MSG_ERR_STS_REF_COUNT_FIFO_UNDFLOW_SHIFT			58
#define FXR_TXOTR_MSG_ERR_STS_REF_COUNT_FIFO_UNDFLOW_MASK			0x1ull
#define FXR_TXOTR_MSG_ERR_STS_REF_COUNT_FIFO_UNDFLOW_SMASK			0x400000000000000ull
#define FXR_TXOTR_MSG_ERR_STS_FW_AUTHEN_ERR_SHIFT				57
#define FXR_TXOTR_MSG_ERR_STS_FW_AUTHEN_ERR_MASK				0x1ull
#define FXR_TXOTR_MSG_ERR_STS_FW_AUTHEN_ERR_SMASK				0x200000000000000ull
#define FXR_TXOTR_MSG_ERR_STS_BPE_FIRMWARE_SHIFT				56
#define FXR_TXOTR_MSG_ERR_STS_BPE_FIRMWARE_MASK					0x1ull
#define FXR_TXOTR_MSG_ERR_STS_BPE_FIRMWARE_SMASK				0x100000000000000ull
#define FXR_TXOTR_MSG_ERR_STS_BPE_OPB_MEM_RD_SBE_SHIFT				55
#define FXR_TXOTR_MSG_ERR_STS_BPE_OPB_MEM_RD_SBE_MASK				0x1ull
#define FXR_TXOTR_MSG_ERR_STS_BPE_OPB_MEM_RD_SBE_SMASK				0x80000000000000ull
#define FXR_TXOTR_MSG_ERR_STS_BPE_OPB_MEM_RD_MBE_SHIFT				54
#define FXR_TXOTR_MSG_ERR_STS_BPE_OPB_MEM_RD_MBE_MASK				0x1ull
#define FXR_TXOTR_MSG_ERR_STS_BPE_OPB_MEM_RD_MBE_SMASK				0x40000000000000ull
#define FXR_TXOTR_MSG_ERR_STS_BPE_OMB_MEM_RD_SBE_SHIFT				53
#define FXR_TXOTR_MSG_ERR_STS_BPE_OMB_MEM_RD_SBE_MASK				0x1ull
#define FXR_TXOTR_MSG_ERR_STS_BPE_OMB_MEM_RD_SBE_SMASK				0x20000000000000ull
#define FXR_TXOTR_MSG_ERR_STS_BPE_OMB_MEM_RD_MBE_SHIFT				52
#define FXR_TXOTR_MSG_ERR_STS_BPE_OMB_MEM_RD_MBE_MASK				0x1ull
#define FXR_TXOTR_MSG_ERR_STS_BPE_OMB_MEM_RD_MBE_SMASK				0x10000000000000ull
#define FXR_TXOTR_MSG_ERR_STS_BPE_DATA_MEM_SBE_SHIFT				51
#define FXR_TXOTR_MSG_ERR_STS_BPE_DATA_MEM_SBE_MASK				0x1ull
#define FXR_TXOTR_MSG_ERR_STS_BPE_DATA_MEM_SBE_SMASK				0x8000000000000ull
#define FXR_TXOTR_MSG_ERR_STS_BPE_DATA_MEM_MBE_SHIFT				50
#define FXR_TXOTR_MSG_ERR_STS_BPE_DATA_MEM_MBE_MASK				0x1ull
#define FXR_TXOTR_MSG_ERR_STS_BPE_DATA_MEM_MBE_SMASK				0x4000000000000ull
#define FXR_TXOTR_MSG_ERR_STS_BPE_PROG_MEM_SBE_SHIFT				49
#define FXR_TXOTR_MSG_ERR_STS_BPE_PROG_MEM_SBE_MASK				0x1ull
#define FXR_TXOTR_MSG_ERR_STS_BPE_PROG_MEM_SBE_SMASK				0x2000000000000ull
#define FXR_TXOTR_MSG_ERR_STS_BPE_PROG_MEM_MBE_SHIFT				48
#define FXR_TXOTR_MSG_ERR_STS_BPE_PROG_MEM_MBE_MASK				0x1ull
#define FXR_TXOTR_MSG_ERR_STS_BPE_PROG_MEM_MBE_SMASK				0x1000000000000ull
#define FXR_TXOTR_MSG_ERR_STS_NACK_OOS_QUEUE_OVERFLOW_SHIFT			47
#define FXR_TXOTR_MSG_ERR_STS_NACK_OOS_QUEUE_OVERFLOW_MASK			0x1ull
#define FXR_TXOTR_MSG_ERR_STS_NACK_OOS_QUEUE_OVERFLOW_SMASK			0x800000000000ull
#define FXR_TXOTR_MSG_ERR_STS_NACK_OOS_QUEUE_UNDFLOW_SHIFT			46
#define FXR_TXOTR_MSG_ERR_STS_NACK_OOS_QUEUE_UNDFLOW_MASK			0x1ull
#define FXR_TXOTR_MSG_ERR_STS_NACK_OOS_QUEUE_UNDFLOW_SMASK			0x400000000000ull
#define FXR_TXOTR_MSG_ERR_STS_NACK_OOS_QUEUE_SBE_SHIFT				45
#define FXR_TXOTR_MSG_ERR_STS_NACK_OOS_QUEUE_SBE_MASK				0x1ull
#define FXR_TXOTR_MSG_ERR_STS_NACK_OOS_QUEUE_SBE_SMASK				0x200000000000ull
#define FXR_TXOTR_MSG_ERR_STS_NACK_OOS_QUEUE_MBE_SHIFT				44
#define FXR_TXOTR_MSG_ERR_STS_NACK_OOS_QUEUE_MBE_MASK				0x1ull
#define FXR_TXOTR_MSG_ERR_STS_NACK_OOS_QUEUE_MBE_SMASK				0x100000000000ull
#define FXR_TXOTR_MSG_ERR_STS_TIMEOUT_QUEUE_OVERFLOW_SHIFT			43
#define FXR_TXOTR_MSG_ERR_STS_TIMEOUT_QUEUE_OVERFLOW_MASK			0x1ull
#define FXR_TXOTR_MSG_ERR_STS_TIMEOUT_QUEUE_OVERFLOW_SMASK			0x80000000000ull
#define FXR_TXOTR_MSG_ERR_STS_TIMEOUT_QUEUE_UNDFLOW_SHIFT			42
#define FXR_TXOTR_MSG_ERR_STS_TIMEOUT_QUEUE_UNDFLOW_MASK			0x1ull
#define FXR_TXOTR_MSG_ERR_STS_TIMEOUT_QUEUE_UNDFLOW_SMASK			0x40000000000ull
#define FXR_TXOTR_MSG_ERR_STS_TIMEOUT_QUEUE_SBE_SHIFT				41
#define FXR_TXOTR_MSG_ERR_STS_TIMEOUT_QUEUE_SBE_MASK				0x1ull
#define FXR_TXOTR_MSG_ERR_STS_TIMEOUT_QUEUE_SBE_SMASK				0x20000000000ull
#define FXR_TXOTR_MSG_ERR_STS_TIMEOUT_QUEUE_MBE_SHIFT				40
#define FXR_TXOTR_MSG_ERR_STS_TIMEOUT_QUEUE_MBE_MASK				0x1ull
#define FXR_TXOTR_MSG_ERR_STS_TIMEOUT_QUEUE_MBE_SMASK				0x10000000000ull
#define FXR_TXOTR_MSG_ERR_STS_CTS_QUEUE_OVERFLOW_SHIFT				39
#define FXR_TXOTR_MSG_ERR_STS_CTS_QUEUE_OVERFLOW_MASK				0x1ull
#define FXR_TXOTR_MSG_ERR_STS_CTS_QUEUE_OVERFLOW_SMASK				0x8000000000ull
#define FXR_TXOTR_MSG_ERR_STS_CTS_QUEUE_UNDFLOW_SHIFT				38
#define FXR_TXOTR_MSG_ERR_STS_CTS_QUEUE_UNDFLOW_MASK				0x1ull
#define FXR_TXOTR_MSG_ERR_STS_CTS_QUEUE_UNDFLOW_SMASK				0x4000000000ull
#define FXR_TXOTR_MSG_ERR_STS_CTS_QUEUE_SBE_SHIFT				37
#define FXR_TXOTR_MSG_ERR_STS_CTS_QUEUE_SBE_MASK				0x1ull
#define FXR_TXOTR_MSG_ERR_STS_CTS_QUEUE_SBE_SMASK				0x2000000000ull
#define FXR_TXOTR_MSG_ERR_STS_CTS_QUEUE_MBE_SHIFT				36
#define FXR_TXOTR_MSG_ERR_STS_CTS_QUEUE_MBE_MASK				0x1ull
#define FXR_TXOTR_MSG_ERR_STS_CTS_QUEUE_MBE_SMASK				0x1000000000ull
#define FXR_TXOTR_MSG_ERR_STS_UNEXPECTED_CMD_SHIFT				35
#define FXR_TXOTR_MSG_ERR_STS_UNEXPECTED_CMD_MASK				0x1ull
#define FXR_TXOTR_MSG_ERR_STS_UNEXPECTED_CMD_SMASK				0x800000000ull
#define FXR_TXOTR_MSG_ERR_STS_RMSG_TXCI_CMD_SHIFT				34
#define FXR_TXOTR_MSG_ERR_STS_RMSG_TXCI_CMD_MASK				0x1ull
#define FXR_TXOTR_MSG_ERR_STS_RMSG_TXCI_CMD_SMASK				0x400000000ull
#define FXR_TXOTR_MSG_ERR_STS_UNKNOWN_TXCI_CMD_SHIFT				33
#define FXR_TXOTR_MSG_ERR_STS_UNKNOWN_TXCI_CMD_MASK				0x1ull
#define FXR_TXOTR_MSG_ERR_STS_UNKNOWN_TXCI_CMD_SMASK				0x200000000ull
#define FXR_TXOTR_MSG_ERR_STS_NR_BIT_SET_OMB_RD_SHIFT				32
#define FXR_TXOTR_MSG_ERR_STS_NR_BIT_SET_OMB_RD_MASK				0x1ull
#define FXR_TXOTR_MSG_ERR_STS_NR_BIT_SET_OMB_RD_SMASK				0x100000000ull
#define FXR_TXOTR_MSG_ERR_STS_OMB_RXET_FIFO_OVERFLOW_SHIFT			31
#define FXR_TXOTR_MSG_ERR_STS_OMB_RXET_FIFO_OVERFLOW_MASK			0x1ull
#define FXR_TXOTR_MSG_ERR_STS_OMB_RXET_FIFO_OVERFLOW_SMASK			0x80000000ull
#define FXR_TXOTR_MSG_ERR_STS_OMB_RXET_FIFO_UNDFLOW_SHIFT			30
#define FXR_TXOTR_MSG_ERR_STS_OMB_RXET_FIFO_UNDFLOW_MASK			0x1ull
#define FXR_TXOTR_MSG_ERR_STS_OMB_RXET_FIFO_UNDFLOW_SMASK			0x40000000ull
#define FXR_TXOTR_MSG_ERR_STS_RX_RSP_RXDMA_CMD_FIFO_OVERFLOW_SHIFT		29
#define FXR_TXOTR_MSG_ERR_STS_RX_RSP_RXDMA_CMD_FIFO_OVERFLOW_MASK		0x1ull
#define FXR_TXOTR_MSG_ERR_STS_RX_RSP_RXDMA_CMD_FIFO_OVERFLOW_SMASK		0x20000000ull
#define FXR_TXOTR_MSG_ERR_STS_RX_RSP_RXDMA_CMD_FIFO_UNDFLOW_SHIFT		28
#define FXR_TXOTR_MSG_ERR_STS_RX_RSP_RXDMA_CMD_FIFO_UNDFLOW_MASK		0x1ull
#define FXR_TXOTR_MSG_ERR_STS_RX_RSP_RXDMA_CMD_FIFO_UNDFLOW_SMASK		0x10000000ull
#define FXR_TXOTR_MSG_ERR_STS_RX_RSP_RXDMA_CMD_FIFO_SBE_SHIFT			27
#define FXR_TXOTR_MSG_ERR_STS_RX_RSP_RXDMA_CMD_FIFO_SBE_MASK			0x1ull
#define FXR_TXOTR_MSG_ERR_STS_RX_RSP_RXDMA_CMD_FIFO_SBE_SMASK			0x8000000ull
#define FXR_TXOTR_MSG_ERR_STS_RX_RSP_RXDMA_CMD_FIFO_MBE_SHIFT			26
#define FXR_TXOTR_MSG_ERR_STS_RX_RSP_RXDMA_CMD_FIFO_MBE_MASK			0x1ull
#define FXR_TXOTR_MSG_ERR_STS_RX_RSP_RXDMA_CMD_FIFO_MBE_SMASK			0x4000000ull
#define FXR_TXOTR_MSG_ERR_STS_RX_RSP_OMBSTATE_OVERFLOW_SHIFT			25
#define FXR_TXOTR_MSG_ERR_STS_RX_RSP_OMBSTATE_OVERFLOW_MASK			0x1ull
#define FXR_TXOTR_MSG_ERR_STS_RX_RSP_OMBSTATE_OVERFLOW_SMASK			0x2000000ull
#define FXR_TXOTR_MSG_ERR_STS_RX_RSP_OMBSTATE_UNDFLOW_SHIFT			24
#define FXR_TXOTR_MSG_ERR_STS_RX_RSP_OMBSTATE_UNDFLOW_MASK			0x1ull
#define FXR_TXOTR_MSG_ERR_STS_RX_RSP_OMBSTATE_UNDFLOW_SMASK			0x1000000ull
#define FXR_TXOTR_MSG_ERR_STS_RX_RSP_OMBCTRL_OVERFLOW_SHIFT			23
#define FXR_TXOTR_MSG_ERR_STS_RX_RSP_OMBCTRL_OVERFLOW_MASK			0x1ull
#define FXR_TXOTR_MSG_ERR_STS_RX_RSP_OMBCTRL_OVERFLOW_SMASK			0x800000ull
#define FXR_TXOTR_MSG_ERR_STS_RX_RSP_OMBCTRL_UNDFLOW_SHIFT			22
#define FXR_TXOTR_MSG_ERR_STS_RX_RSP_OMBCTRL_UNDFLOW_MASK			0x1ull
#define FXR_TXOTR_MSG_ERR_STS_RX_RSP_OMBCTRL_UNDFLOW_SMASK			0x400000ull
#define FXR_TXOTR_MSG_ERR_STS_RX_RSP_OMBCTRL_SBE_SHIFT				21
#define FXR_TXOTR_MSG_ERR_STS_RX_RSP_OMBCTRL_SBE_MASK				0x1ull
#define FXR_TXOTR_MSG_ERR_STS_RX_RSP_OMBCTRL_SBE_SMASK				0x200000ull
#define FXR_TXOTR_MSG_ERR_STS_RX_RSP_OMBCTRL_MBE_SHIFT				20
#define FXR_TXOTR_MSG_ERR_STS_RX_RSP_OMBCTRL_MBE_MASK				0x1ull
#define FXR_TXOTR_MSG_ERR_STS_RX_RSP_OMBCTRL_MBE_SMASK				0x100000ull
#define FXR_TXOTR_MSG_ERR_STS_RX_RSP_INTF_SBE_SHIFT				19
#define FXR_TXOTR_MSG_ERR_STS_RX_RSP_INTF_SBE_MASK				0x1ull
#define FXR_TXOTR_MSG_ERR_STS_RX_RSP_INTF_SBE_SMASK				0x80000ull
#define FXR_TXOTR_MSG_ERR_STS_RX_RSP_INTF_MBE_SHIFT				18
#define FXR_TXOTR_MSG_ERR_STS_RX_RSP_INTF_MBE_MASK				0x1ull
#define FXR_TXOTR_MSG_ERR_STS_RX_RSP_INTF_MBE_SMASK				0x40000ull
#define FXR_TXOTR_MSG_ERR_STS_OMB_SBE_SHIFT					17
#define FXR_TXOTR_MSG_ERR_STS_OMB_SBE_MASK					0x1ull
#define FXR_TXOTR_MSG_ERR_STS_OMB_SBE_SMASK					0x20000ull
#define FXR_TXOTR_MSG_ERR_STS_OMB_MBE_SHIFT					16
#define FXR_TXOTR_MSG_ERR_STS_OMB_MBE_MASK					0x1ull
#define FXR_TXOTR_MSG_ERR_STS_OMB_MBE_SMASK					0x10000ull
#define FXR_TXOTR_MSG_ERR_STS_PKT_FAIL_SHIFT					15
#define FXR_TXOTR_MSG_ERR_STS_PKT_FAIL_MASK					0x1ull
#define FXR_TXOTR_MSG_ERR_STS_PKT_FAIL_SMASK					0x8000ull
#define FXR_TXOTR_MSG_ERR_STS_MSGID_MEM_PAR_SHIFT				14
#define FXR_TXOTR_MSG_ERR_STS_MSGID_MEM_PAR_MASK				0x1ull
#define FXR_TXOTR_MSG_ERR_STS_MSGID_MEM_PAR_SMASK				0x4000ull
#define FXR_TXOTR_MSG_ERR_STS_RENDZ_FIFO_OVRFLOW_SHIFT				13
#define FXR_TXOTR_MSG_ERR_STS_RENDZ_FIFO_OVRFLOW_MASK				0x1ull
#define FXR_TXOTR_MSG_ERR_STS_RENDZ_FIFO_OVRFLOW_SMASK				0x2000ull
#define FXR_TXOTR_MSG_ERR_STS_RENDZ_FIFO_UNDFLOW_SHIFT				12
#define FXR_TXOTR_MSG_ERR_STS_RENDZ_FIFO_UNDFLOW_MASK				0x1ull
#define FXR_TXOTR_MSG_ERR_STS_RENDZ_FIFO_UNDFLOW_SMASK				0x1000ull
#define FXR_TXOTR_MSG_ERR_STS_RENDZ_FIFO_SBE_SHIFT				11
#define FXR_TXOTR_MSG_ERR_STS_RENDZ_FIFO_SBE_MASK				0x1ull
#define FXR_TXOTR_MSG_ERR_STS_RENDZ_FIFO_SBE_SMASK				0x800ull
#define FXR_TXOTR_MSG_ERR_STS_RENDZ_FIFO_MBE_SHIFT				10
#define FXR_TXOTR_MSG_ERR_STS_RENDZ_FIFO_MBE_MASK				0x1ull
#define FXR_TXOTR_MSG_ERR_STS_RENDZ_FIFO_MBE_SMASK				0x400ull
#define FXR_TXOTR_MSG_ERR_STS_OMB_FIFO_OVRFLOW_SHIFT				9
#define FXR_TXOTR_MSG_ERR_STS_OMB_FIFO_OVRFLOW_MASK				0x1ull
#define FXR_TXOTR_MSG_ERR_STS_OMB_FIFO_OVRFLOW_SMASK				0x200ull
#define FXR_TXOTR_MSG_ERR_STS_OMB_FIFO_UNDFLOW_SHIFT				8
#define FXR_TXOTR_MSG_ERR_STS_OMB_FIFO_UNDFLOW_MASK				0x1ull
#define FXR_TXOTR_MSG_ERR_STS_OMB_FIFO_UNDFLOW_SMASK				0x100ull
#define FXR_TXOTR_MSG_ERR_STS_OMB_FIFO_SBE_SHIFT				7
#define FXR_TXOTR_MSG_ERR_STS_OMB_FIFO_SBE_MASK					0x1ull
#define FXR_TXOTR_MSG_ERR_STS_OMB_FIFO_SBE_SMASK				0x80ull
#define FXR_TXOTR_MSG_ERR_STS_OMB_FIFO_MBE_SHIFT				6
#define FXR_TXOTR_MSG_ERR_STS_OMB_FIFO_MBE_MASK					0x1ull
#define FXR_TXOTR_MSG_ERR_STS_OMB_FIFO_MBE_SMASK				0x40ull
#define FXR_TXOTR_MSG_ERR_STS_CMD_SBE_SHIFT					5
#define FXR_TXOTR_MSG_ERR_STS_CMD_SBE_MASK					0x1ull
#define FXR_TXOTR_MSG_ERR_STS_CMD_SBE_SMASK					0x20ull
#define FXR_TXOTR_MSG_ERR_STS_CMD_MBE_SHIFT					4
#define FXR_TXOTR_MSG_ERR_STS_CMD_MBE_MASK					0x1ull
#define FXR_TXOTR_MSG_ERR_STS_CMD_MBE_SMASK					0x10ull
#define FXR_TXOTR_MSG_ERR_STS_CMD_LENGTH_ERR_SHIFT				3
#define FXR_TXOTR_MSG_ERR_STS_CMD_LENGTH_ERR_MASK				0x1ull
#define FXR_TXOTR_MSG_ERR_STS_CMD_LENGTH_ERR_SMASK				0x8ull
#define FXR_TXOTR_MSG_ERR_STS_HEAD_FLIT_MISS_ERR_SHIFT				2
#define FXR_TXOTR_MSG_ERR_STS_HEAD_FLIT_MISS_ERR_MASK				0x1ull
#define FXR_TXOTR_MSG_ERR_STS_HEAD_FLIT_MISS_ERR_SMASK				0x4ull
#define FXR_TXOTR_MSG_ERR_STS_TAIL_FLIT_MISS_ERR_SHIFT				1
#define FXR_TXOTR_MSG_ERR_STS_TAIL_FLIT_MISS_ERR_MASK				0x1ull
#define FXR_TXOTR_MSG_ERR_STS_TAIL_FLIT_MISS_ERR_SMASK				0x2ull
#define FXR_TXOTR_MSG_ERR_STS_TAIL_ABORT_ERR_SHIFT				0
#define FXR_TXOTR_MSG_ERR_STS_TAIL_ABORT_ERR_MASK				0x1ull
#define FXR_TXOTR_MSG_ERR_STS_TAIL_ABORT_ERR_SMASK				0x1ull
/*
* Table #32 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_CLR
* This is the Error Clear CSR. Writing a 1 to a valid bit will clear the 
* corresponding bit in the #%%#TXOTR_MSG_ERR_STS#%%# CSR.
*/
#define FXR_TXOTR_MSG_ERR_CLR							(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000002008)
#define FXR_TXOTR_MSG_ERR_CLR_RESETCSR						0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_CLR_RESERVED_63_61_SHIFT				61
#define FXR_TXOTR_MSG_ERR_CLR_RESERVED_63_61_MASK				0x7ull
#define FXR_TXOTR_MSG_ERR_CLR_RESERVED_63_61_SMASK				0xE000000000000000ull
#define FXR_TXOTR_MSG_ERR_CLR_ERR_CLR_SHIFT					0
#define FXR_TXOTR_MSG_ERR_CLR_ERR_CLR_MASK					0x1FFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_ERR_CLR_ERR_CLR_SMASK					0x1FFFFFFFFFFFFFFFull
/*
* Table #33 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_FRC
* This is the Error Force CSR. Writing a 1 to a valid bit will set the 
* corresponding bit in the #%%#TXOTR_MSG_ERR_STS#%%# CSR.
*/
#define FXR_TXOTR_MSG_ERR_FRC							(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000002010)
#define FXR_TXOTR_MSG_ERR_FRC_RESETCSR						0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_FRC_RESERVED_63_61_SHIFT				61
#define FXR_TXOTR_MSG_ERR_FRC_RESERVED_63_61_MASK				0x7ull
#define FXR_TXOTR_MSG_ERR_FRC_RESERVED_63_61_SMASK				0xE000000000000000ull
#define FXR_TXOTR_MSG_ERR_FRC_ERR_FRC_SHIFT					0
#define FXR_TXOTR_MSG_ERR_FRC_ERR_FRC_MASK					0x1FFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_ERR_FRC_ERR_FRC_SMASK					0x1FFFFFFFFFFFFFFFull
/*
* Table #34 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_EN_HOST
* This is the Error Enable CSR for the Host Interrupt. If a bit is set, the 
* corresponding error bit in #%%#TXOTR_MSG_ERR_STS#%%# CSR causes an interrupt 
* on the HOST interrupt signal.
*/
#define FXR_TXOTR_MSG_ERR_EN_HOST						(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000002018)
#define FXR_TXOTR_MSG_ERR_EN_HOST_RESETCSR					0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_EN_HOST_RESERVED_63_61_SHIFT				61
#define FXR_TXOTR_MSG_ERR_EN_HOST_RESERVED_63_61_MASK				0x7ull
#define FXR_TXOTR_MSG_ERR_EN_HOST_RESERVED_63_61_SMASK				0xE000000000000000ull
#define FXR_TXOTR_MSG_ERR_EN_HOST_ERR_HOST_EN_SHIFT				0
#define FXR_TXOTR_MSG_ERR_EN_HOST_ERR_HOST_EN_MASK				0x1FFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_ERR_EN_HOST_ERR_HOST_EN_SMASK				0x1FFFFFFFFFFFFFFFull
/*
* Table #35 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_FIRST_HOST
* This is the First Error CSR for the Host Interrupt. When this CSR is clear, it 
* captures the next #%%#TXOTR_MSG_ERR_STS#%%# CSR value when a new HOST 
* interrupt occurs.
*/
#define FXR_TXOTR_MSG_ERR_FIRST_HOST						(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000002020)
#define FXR_TXOTR_MSG_ERR_FIRST_HOST_RESETCSR					0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_FIRST_HOST_RESERVED_63_61_SHIFT			61
#define FXR_TXOTR_MSG_ERR_FIRST_HOST_RESERVED_63_61_MASK			0x7ull
#define FXR_TXOTR_MSG_ERR_FIRST_HOST_RESERVED_63_61_SMASK			0xE000000000000000ull
#define FXR_TXOTR_MSG_ERR_FIRST_HOST_ERR_HOST_FIRST_SHIFT			0
#define FXR_TXOTR_MSG_ERR_FIRST_HOST_ERR_HOST_FIRST_MASK			0x1FFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_ERR_FIRST_HOST_ERR_HOST_FIRST_SMASK			0x1FFFFFFFFFFFFFFFull
/*
* Table #36 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_EN_BMC
* This is the Error Enable CSR for the Quarantine Interrupt. If a bit is set, 
* the corresponding error bit in #%%#TXOTR_MSG_ERR_STS#%%# CSR causes an 
* interrupt on the QUAR interrupt signal.
*/
#define FXR_TXOTR_MSG_ERR_EN_BMC						(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000002028)
#define FXR_TXOTR_MSG_ERR_EN_BMC_RESETCSR					0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_EN_BMC_RESERVED_63_61_SHIFT				61
#define FXR_TXOTR_MSG_ERR_EN_BMC_RESERVED_63_61_MASK				0x7ull
#define FXR_TXOTR_MSG_ERR_EN_BMC_RESERVED_63_61_SMASK				0xE000000000000000ull
#define FXR_TXOTR_MSG_ERR_EN_BMC_ERR_BMC_EN_SHIFT				0
#define FXR_TXOTR_MSG_ERR_EN_BMC_ERR_BMC_EN_MASK				0x1FFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_ERR_EN_BMC_ERR_BMC_EN_SMASK				0x1FFFFFFFFFFFFFFFull
/*
* Table #37 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_FIRST_BMC
* This is the First Error CSR for the BMC Interrupt. When this CSR is clear, it 
* captures the next #%%#TXOTR_MSG_ERR_STS#%%# CSR value when a new BMC interrupt 
* occurs.
*/
#define FXR_TXOTR_MSG_ERR_FIRST_BMC						(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000002030)
#define FXR_TXOTR_MSG_ERR_FIRST_BMC_RESETCSR					0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_FIRST_BMC_RESERVED_63_61_SHIFT			61
#define FXR_TXOTR_MSG_ERR_FIRST_BMC_RESERVED_63_61_MASK				0x7ull
#define FXR_TXOTR_MSG_ERR_FIRST_BMC_RESERVED_63_61_SMASK			0xE000000000000000ull
#define FXR_TXOTR_MSG_ERR_FIRST_BMC_ERR_BMC_FIRST_SHIFT				0
#define FXR_TXOTR_MSG_ERR_FIRST_BMC_ERR_BMC_FIRST_MASK				0x1FFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_ERR_FIRST_BMC_ERR_BMC_FIRST_SMASK				0x1FFFFFFFFFFFFFFFull
/*
* Table #38 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_EN_QUAR
* This is the Error Enable CSR for the BMC Interrupt. If a bit is set, the 
* corresponding error bit in #%%#TXOTR_MSG_ERR_STS#%%# CSR causes an interrupt 
* on the BMC interrupt signal.
*/
#define FXR_TXOTR_MSG_ERR_EN_QUAR						(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000002038)
#define FXR_TXOTR_MSG_ERR_EN_QUAR_RESETCSR					0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_EN_QUAR_RESERVED_63_61_SHIFT				61
#define FXR_TXOTR_MSG_ERR_EN_QUAR_RESERVED_63_61_MASK				0x7ull
#define FXR_TXOTR_MSG_ERR_EN_QUAR_RESERVED_63_61_SMASK				0xE000000000000000ull
#define FXR_TXOTR_MSG_ERR_EN_QUAR_ERR_QUAR_EN_SHIFT				0
#define FXR_TXOTR_MSG_ERR_EN_QUAR_ERR_QUAR_EN_MASK				0x1FFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_ERR_EN_QUAR_ERR_QUAR_EN_SMASK				0x1FFFFFFFFFFFFFFFull
/*
* Table #39 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_FIRST_QUAR
* This is the First Error CSR for the Quarantine Interrupt. When this CSR is 
* clear, it captures the next #%%#TXOTR_MSG_ERR_STS#%%# CSR value when a new 
* QUAR interrupt occurs.
*/
#define FXR_TXOTR_MSG_ERR_FIRST_QUAR						(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000002040)
#define FXR_TXOTR_MSG_ERR_FIRST_QUAR_RESETCSR					0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_FIRST_QUAR_RESERVED_63_61_SHIFT			61
#define FXR_TXOTR_MSG_ERR_FIRST_QUAR_RESERVED_63_61_MASK			0x7ull
#define FXR_TXOTR_MSG_ERR_FIRST_QUAR_RESERVED_63_61_SMASK			0xE000000000000000ull
#define FXR_TXOTR_MSG_ERR_FIRST_QUAR_ERR_QUAR_FIRST_SHIFT			0
#define FXR_TXOTR_MSG_ERR_FIRST_QUAR_ERR_QUAR_FIRST_MASK			0x1FFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_ERR_FIRST_QUAR_ERR_QUAR_FIRST_SMASK			0x1FFFFFFFFFFFFFFFull
/*
* Table #40 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_INFO_BPE_FIRMWARE
* This is the error information CSR for an error occurring in the firmware of 
* the Buffer Programmable Engine. State in this CSR is updated when 
* #%%#bpe_firmware#%%# error flag is set.
*/
#define FXR_TXOTR_MSG_ERR_INFO_BPE_FIRMWARE					(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000002048)
#define FXR_TXOTR_MSG_ERR_INFO_BPE_FIRMWARE_RESETCSR				0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_FIRMWARE_FIRMWARE_ERR_SHIFT			63
#define FXR_TXOTR_MSG_ERR_INFO_BPE_FIRMWARE_FIRMWARE_ERR_MASK			0x1ull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_FIRMWARE_FIRMWARE_ERR_SMASK			0x8000000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_FIRMWARE_RESERVED_62_48_SHIFT		48
#define FXR_TXOTR_MSG_ERR_INFO_BPE_FIRMWARE_RESERVED_62_48_MASK			0x7FFFull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_FIRMWARE_RESERVED_62_48_SMASK		0x7FFF000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_FIRMWARE_PKT_ID_SHIFT			32
#define FXR_TXOTR_MSG_ERR_INFO_BPE_FIRMWARE_PKT_ID_MASK				0xFFFFull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_FIRMWARE_PKT_ID_SMASK			0xFFFF00000000ull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_FIRMWARE_MSG_ID_SHIFT			16
#define FXR_TXOTR_MSG_ERR_INFO_BPE_FIRMWARE_MSG_ID_MASK				0xFFFFull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_FIRMWARE_MSG_ID_SMASK			0xFFFF0000ull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_FIRMWARE_RESERVED_15_13_SHIFT		13
#define FXR_TXOTR_MSG_ERR_INFO_BPE_FIRMWARE_RESERVED_15_13_MASK			0x7ull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_FIRMWARE_RESERVED_15_13_SMASK		0xE000ull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_FIRMWARE_CTXT_SHIFT				8
#define FXR_TXOTR_MSG_ERR_INFO_BPE_FIRMWARE_CTXT_MASK				0x1Full
#define FXR_TXOTR_MSG_ERR_INFO_BPE_FIRMWARE_CTXT_SMASK				0x1F00ull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_FIRMWARE_ENCODING_SHIFT			0
#define FXR_TXOTR_MSG_ERR_INFO_BPE_FIRMWARE_ENCODING_MASK			0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_FIRMWARE_ENCODING_SMASK			0xFFull
/*
* Table #41 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_INFO_MSGID_MEM_BE
* This is the error information CSR for a bit error occurring in the Message ID 
* Memory. State in this CSR is updated when #%%#msgid_mem_par#%%# error flag is 
* set.
*/
#define FXR_TXOTR_MSG_ERR_INFO_MSGID_MEM_BE					(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000002050)
#define FXR_TXOTR_MSG_ERR_INFO_MSGID_MEM_BE_RESETCSR				0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_MSGID_MEM_BE_RESERVED_63_8_SHIFT			8
#define FXR_TXOTR_MSG_ERR_INFO_MSGID_MEM_BE_RESERVED_63_8_MASK			0xFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_ERR_INFO_MSGID_MEM_BE_RESERVED_63_8_SMASK			0xFFFFFFFFFFFFFF00ull
#define FXR_TXOTR_MSG_ERR_INFO_MSGID_MEM_BE_ADDRESS_SHIFT			0
#define FXR_TXOTR_MSG_ERR_INFO_MSGID_MEM_BE_ADDRESS_MASK			0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_MSGID_MEM_BE_ADDRESS_SMASK			0xFFull
/*
* Table #42 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_INFO_BPE_PROG_MEM_BE
* This is the error information CSR for a bit error occurring in the BPE Program 
* Memory. State in this CSR is updated when #%%#bpe_prog_mem_mbe#%%# or 
* #%%#bpe_prog_mem_sbe#%%# error flags are set.
*/
#define FXR_TXOTR_MSG_ERR_INFO_BPE_PROG_MEM_BE					(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000002058)
#define FXR_TXOTR_MSG_ERR_INFO_BPE_PROG_MEM_BE_RESETCSR				0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_PROG_MEM_BE_RESERVED_63_47_SHIFT		47
#define FXR_TXOTR_MSG_ERR_INFO_BPE_PROG_MEM_BE_RESERVED_63_47_MASK		0x1FFFFull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_PROG_MEM_BE_RESERVED_63_47_SMASK		0xFFFF800000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_PROG_MEM_BE_SYNDROME_SBE_SHIFT		40
#define FXR_TXOTR_MSG_ERR_INFO_BPE_PROG_MEM_BE_SYNDROME_SBE_MASK		0x7Full
#define FXR_TXOTR_MSG_ERR_INFO_BPE_PROG_MEM_BE_SYNDROME_SBE_SMASK		0x7F0000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_PROG_MEM_BE_RESERVED_39_SHIFT		39
#define FXR_TXOTR_MSG_ERR_INFO_BPE_PROG_MEM_BE_RESERVED_39_MASK			0x1ull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_PROG_MEM_BE_RESERVED_39_SMASK		0x8000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_PROG_MEM_BE_SYNDROME_MBE_SHIFT		32
#define FXR_TXOTR_MSG_ERR_INFO_BPE_PROG_MEM_BE_SYNDROME_MBE_MASK		0x7Full
#define FXR_TXOTR_MSG_ERR_INFO_BPE_PROG_MEM_BE_SYNDROME_MBE_SMASK		0x7F00000000ull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_PROG_MEM_BE_RESERVED_31_28_SHIFT		28
#define FXR_TXOTR_MSG_ERR_INFO_BPE_PROG_MEM_BE_RESERVED_31_28_MASK		0xFull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_PROG_MEM_BE_RESERVED_31_28_SMASK		0xF0000000ull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_PROG_MEM_BE_ADDRESS_SBE_SHIFT		16
#define FXR_TXOTR_MSG_ERR_INFO_BPE_PROG_MEM_BE_ADDRESS_SBE_MASK			0xFFFull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_PROG_MEM_BE_ADDRESS_SBE_SMASK		0xFFF0000ull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_PROG_MEM_BE_RESERVED_15_12_SHIFT		12
#define FXR_TXOTR_MSG_ERR_INFO_BPE_PROG_MEM_BE_RESERVED_15_12_MASK		0xFull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_PROG_MEM_BE_RESERVED_15_12_SMASK		0xF000ull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_PROG_MEM_BE_ADDRESS_MBE_SHIFT		0
#define FXR_TXOTR_MSG_ERR_INFO_BPE_PROG_MEM_BE_ADDRESS_MBE_MASK			0xFFFull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_PROG_MEM_BE_ADDRESS_MBE_SMASK		0xFFFull
/*
* Table #43 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_INFO_BPE_DATA_MEM_BE
* This is the error information CSR for a bit error occurring in the FPE Data 
* Memory. State in this CSR is updated when #%%#bpe_data_mem_mbe#%%# or 
* #%%#bpe_data_mem_sbe#%%# error flags are set.
*/
#define FXR_TXOTR_MSG_ERR_INFO_BPE_DATA_MEM_BE					(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000002060)
#define FXR_TXOTR_MSG_ERR_INFO_BPE_DATA_MEM_BE_RESETCSR				0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_DATA_MEM_BE_RESERVED_63_48_SHIFT		48
#define FXR_TXOTR_MSG_ERR_INFO_BPE_DATA_MEM_BE_RESERVED_63_48_MASK		0xFFFFull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_DATA_MEM_BE_RESERVED_63_48_SMASK		0xFFFF000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_DATA_MEM_BE_SYNDROME_SBE_SHIFT		40
#define FXR_TXOTR_MSG_ERR_INFO_BPE_DATA_MEM_BE_SYNDROME_SBE_MASK		0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_DATA_MEM_BE_SYNDROME_SBE_SMASK		0xFF0000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_DATA_MEM_BE_SYNDROME_MBE_SHIFT		32
#define FXR_TXOTR_MSG_ERR_INFO_BPE_DATA_MEM_BE_SYNDROME_MBE_MASK		0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_DATA_MEM_BE_SYNDROME_MBE_SMASK		0xFF00000000ull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_DATA_MEM_BE_RESERVED_31_26_SHIFT		26
#define FXR_TXOTR_MSG_ERR_INFO_BPE_DATA_MEM_BE_RESERVED_31_26_MASK		0x3Full
#define FXR_TXOTR_MSG_ERR_INFO_BPE_DATA_MEM_BE_RESERVED_31_26_SMASK		0xFC000000ull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_DATA_MEM_BE_ADDRESS_SBE_SHIFT		16
#define FXR_TXOTR_MSG_ERR_INFO_BPE_DATA_MEM_BE_ADDRESS_SBE_MASK			0x3FFull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_DATA_MEM_BE_ADDRESS_SBE_SMASK		0x3FF0000ull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_DATA_MEM_BE_RESERVED_15_10_SHIFT		10
#define FXR_TXOTR_MSG_ERR_INFO_BPE_DATA_MEM_BE_RESERVED_15_10_MASK		0x3Full
#define FXR_TXOTR_MSG_ERR_INFO_BPE_DATA_MEM_BE_RESERVED_15_10_SMASK		0xFC00ull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_DATA_MEM_BE_ADDRESS_MBE_SHIFT		0
#define FXR_TXOTR_MSG_ERR_INFO_BPE_DATA_MEM_BE_ADDRESS_MBE_MASK			0x3FFull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_DATA_MEM_BE_ADDRESS_MBE_SMASK		0x3FFull
/*
* Table #44 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_0
* This is the error information CSR for a bit error occurring in a command from 
* TXCI. State in this CSR is updated when #%%#cmd_mbe#%%# or #%%#cmd_sbe#%%# 
* error flags are set.
*/
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_0					(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000002070)
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_0_RESETCSR				0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_0_SYNDROME_SBE_3_SHIFT		56
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_0_SYNDROME_SBE_3_MASK		0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_0_SYNDROME_SBE_3_SMASK		0xFF00000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_0_SYNDROME_SBE_2_SHIFT		48
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_0_SYNDROME_SBE_2_MASK		0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_0_SYNDROME_SBE_2_SMASK		0xFF000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_0_SYNDROME_SBE_1_SHIFT		40
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_0_SYNDROME_SBE_1_MASK		0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_0_SYNDROME_SBE_1_SMASK		0xFF0000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_0_SYNDROME_SBE_0_SHIFT		32
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_0_SYNDROME_SBE_0_MASK		0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_0_SYNDROME_SBE_0_SMASK		0xFF00000000ull
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_0_SYNDROME_MBE_3_SHIFT		24
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_0_SYNDROME_MBE_3_MASK		0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_0_SYNDROME_MBE_3_SMASK		0xFF000000ull
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_0_SYNDROME_MBE_2_SHIFT		16
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_0_SYNDROME_MBE_2_MASK		0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_0_SYNDROME_MBE_2_SMASK		0xFF0000ull
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_0_SYNDROME_MBE_1_SHIFT		8
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_0_SYNDROME_MBE_1_MASK		0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_0_SYNDROME_MBE_1_SMASK		0xFF00ull
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_0_SYNDROME_MBE_0_SHIFT		0
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_0_SYNDROME_MBE_0_MASK		0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_0_SYNDROME_MBE_0_SMASK		0xFFull
/*
* Table #45 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_1
* Lower bits contain the error information CSR for a bit error occurring in a 
* command from TXCI. State in this CSR is updated when #%%#cmd_mbe#%%# or 
* #%%#cmd_sbe#%%# error flags are set. Upper bits contain error information for 
* a bit error occurring in the TXCI 
*/
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_1					(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000002078)
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_1_RESETCSR				0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_1_RESERVED_63_26_SHIFT		26
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_1_RESERVED_63_26_MASK		0x3FFFFFFFFFull
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_1_RESERVED_63_26_SMASK		0xFFFFFFFFFC000000ull
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_1_SB_SYNDROME_MBE_SHIFT		18
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_1_SB_SYNDROME_MBE_MASK		0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_1_SB_SYNDROME_MBE_SMASK		0x3FC0000ull
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_1_SB_SYNDROME_SBE_SHIFT		10
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_1_SB_SYNDROME_SBE_MASK		0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_1_SB_SYNDROME_SBE_SMASK		0x3FC00ull
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_1_SB_SBE_SHIFT			9
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_1_SB_SBE_MASK			0x1ull
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_1_SB_SBE_SMASK			0x200ull
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_1_SB_MBE_SHIFT			8
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_1_SB_MBE_MASK			0x1ull
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_1_SB_MBE_SMASK			0x100ull
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_1_CMD_SBE_SHIFT			4
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_1_CMD_SBE_MASK			0xFull
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_1_CMD_SBE_SMASK			0xF0ull
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_1_CMD_MBE_SHIFT			0
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_1_CMD_MBE_MASK			0xFull
#define FXR_TXOTR_MSG_ERR_INFO_TXCI_CMD_BE_1_CMD_MBE_SMASK			0xFull
/*
* Table #46 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_INFO_INVALID_CMD
* This is the error information CSR for an invalid or malformed command received 
* from TXCI. State in this CSR is updated when #%%#cmd_length_err#%%# error flag 
* is set.
*/
#define FXR_TXOTR_MSG_ERR_INFO_INVALID_CMD					(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000002088)
#define FXR_TXOTR_MSG_ERR_INFO_INVALID_CMD_RESETCSR				0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_INVALID_CMD_RESERVED_63_52_SHIFT			52
#define FXR_TXOTR_MSG_ERR_INFO_INVALID_CMD_RESERVED_63_52_MASK			0xFFFull
#define FXR_TXOTR_MSG_ERR_INFO_INVALID_CMD_RESERVED_63_52_SMASK			0xFFF0000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_INVALID_CMD_PKT_FAIL_MCTC_SHIFT			48
#define FXR_TXOTR_MSG_ERR_INFO_INVALID_CMD_PKT_FAIL_MCTC_MASK			0xFull
#define FXR_TXOTR_MSG_ERR_INFO_INVALID_CMD_PKT_FAIL_MCTC_SMASK			0xF000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_INVALID_CMD_CMD_LENGTH_MCTC_SHIFT		44
#define FXR_TXOTR_MSG_ERR_INFO_INVALID_CMD_CMD_LENGTH_MCTC_MASK			0xFull
#define FXR_TXOTR_MSG_ERR_INFO_INVALID_CMD_CMD_LENGTH_MCTC_SMASK		0xF00000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_INVALID_CMD_HEAD_FLIT_MISS_MCTC_SHIFT		40
#define FXR_TXOTR_MSG_ERR_INFO_INVALID_CMD_HEAD_FLIT_MISS_MCTC_MASK		0xFull
#define FXR_TXOTR_MSG_ERR_INFO_INVALID_CMD_HEAD_FLIT_MISS_MCTC_SMASK		0xF0000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_INVALID_CMD_TAIL_FLIT_MISS_MCTC_SHIFT		36
#define FXR_TXOTR_MSG_ERR_INFO_INVALID_CMD_TAIL_FLIT_MISS_MCTC_MASK		0xFull
#define FXR_TXOTR_MSG_ERR_INFO_INVALID_CMD_TAIL_FLIT_MISS_MCTC_SMASK		0xF000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_INVALID_CMD_TAIL_ABORT_MCTC_SHIFT		32
#define FXR_TXOTR_MSG_ERR_INFO_INVALID_CMD_TAIL_ABORT_MCTC_MASK			0xFull
#define FXR_TXOTR_MSG_ERR_INFO_INVALID_CMD_TAIL_ABORT_MCTC_SMASK		0xF00000000ull
#define FXR_TXOTR_MSG_ERR_INFO_INVALID_CMD_RESERVED_31_0_SHIFT			0
#define FXR_TXOTR_MSG_ERR_INFO_INVALID_CMD_RESERVED_31_0_MASK			0xFFFFFFFFull
#define FXR_TXOTR_MSG_ERR_INFO_INVALID_CMD_RESERVED_31_0_SMASK			0xFFFFFFFFull
/*
* Table #47 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_INFO_UNKNOWN_CMD
* This is the error information CSR for an unknown command received from TXCI. 
* State in this CSR is updated when #%%#unknown_txci_cmd#%%# error flag is 
* set.
*/
#define FXR_TXOTR_MSG_ERR_INFO_UNKNOWN_CMD					(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000002090)
#define FXR_TXOTR_MSG_ERR_INFO_UNKNOWN_CMD_RESETCSR				0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_UNKNOWN_CMD_RESERVED_63_16_SHIFT			16
#define FXR_TXOTR_MSG_ERR_INFO_UNKNOWN_CMD_RESERVED_63_16_MASK			0xFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_ERR_INFO_UNKNOWN_CMD_RESERVED_63_16_SMASK			0xFFFFFFFFFFFF0000ull
#define FXR_TXOTR_MSG_ERR_INFO_UNKNOWN_CMD_MCTC_SHIFT				12
#define FXR_TXOTR_MSG_ERR_INFO_UNKNOWN_CMD_MCTC_MASK				0xFull
#define FXR_TXOTR_MSG_ERR_INFO_UNKNOWN_CMD_MCTC_SMASK				0xF000ull
#define FXR_TXOTR_MSG_ERR_INFO_UNKNOWN_CMD_RESERVED_11_SHIFT			11
#define FXR_TXOTR_MSG_ERR_INFO_UNKNOWN_CMD_RESERVED_11_MASK			0x1ull
#define FXR_TXOTR_MSG_ERR_INFO_UNKNOWN_CMD_RESERVED_11_SMASK			0x800ull
#define FXR_TXOTR_MSG_ERR_INFO_UNKNOWN_CMD_CMD_SHIFT				4
#define FXR_TXOTR_MSG_ERR_INFO_UNKNOWN_CMD_CMD_MASK				0x7Full
#define FXR_TXOTR_MSG_ERR_INFO_UNKNOWN_CMD_CMD_SMASK				0x7F0ull
#define FXR_TXOTR_MSG_ERR_INFO_UNKNOWN_CMD_CTYPE_SHIFT				0
#define FXR_TXOTR_MSG_ERR_INFO_UNKNOWN_CMD_CTYPE_MASK				0xFull
#define FXR_TXOTR_MSG_ERR_INFO_UNKNOWN_CMD_CTYPE_SMASK				0xFull
/*
* Table #48 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_INFO_RMESSAGE_CMD
* This is the error information CSR for an unexpected Message command. State in 
* this CSR is updated when #%%#rmsg_txci_cmd#%%# and #%%#unexpected_cmd#%%# 
* error flag is set.
*/
#define FXR_TXOTR_MSG_ERR_INFO_RMESSAGE_CMD					(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000002098)
#define FXR_TXOTR_MSG_ERR_INFO_RMESSAGE_CMD_RESETCSR				0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_RMESSAGE_CMD_RESERVED_63_43_SHIFT		43
#define FXR_TXOTR_MSG_ERR_INFO_RMESSAGE_CMD_RESERVED_63_43_MASK			0x1FFFFFull
#define FXR_TXOTR_MSG_ERR_INFO_RMESSAGE_CMD_RESERVED_63_43_SMASK		0xFFFFF80000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_RMESSAGE_CMD_MCTC_UNEXPECTED_SHIFT		39
#define FXR_TXOTR_MSG_ERR_INFO_RMESSAGE_CMD_MCTC_UNEXPECTED_MASK		0xFull
#define FXR_TXOTR_MSG_ERR_INFO_RMESSAGE_CMD_MCTC_UNEXPECTED_SMASK		0x78000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_RMESSAGE_CMD_CMD_UNEXPECTED_SHIFT		32
#define FXR_TXOTR_MSG_ERR_INFO_RMESSAGE_CMD_CMD_UNEXPECTED_MASK			0x7Full
#define FXR_TXOTR_MSG_ERR_INFO_RMESSAGE_CMD_CMD_UNEXPECTED_SMASK		0x7F00000000ull
#define FXR_TXOTR_MSG_ERR_INFO_RMESSAGE_CMD_CTYPE_UNEXPECTED_SHIFT		28
#define FXR_TXOTR_MSG_ERR_INFO_RMESSAGE_CMD_CTYPE_UNEXPECTED_MASK		0xFull
#define FXR_TXOTR_MSG_ERR_INFO_RMESSAGE_CMD_CTYPE_UNEXPECTED_SMASK		0xF0000000ull
#define FXR_TXOTR_MSG_ERR_INFO_RMESSAGE_CMD_PROCESS_ID_SHIFT			15
#define FXR_TXOTR_MSG_ERR_INFO_RMESSAGE_CMD_PROCESS_ID_MASK			0x1FFFull
#define FXR_TXOTR_MSG_ERR_INFO_RMESSAGE_CMD_PROCESS_ID_SMASK			0xFFF8000ull
#define FXR_TXOTR_MSG_ERR_INFO_RMESSAGE_CMD_MCTC_SHIFT				11
#define FXR_TXOTR_MSG_ERR_INFO_RMESSAGE_CMD_MCTC_MASK				0xFull
#define FXR_TXOTR_MSG_ERR_INFO_RMESSAGE_CMD_MCTC_SMASK				0x7800ull
#define FXR_TXOTR_MSG_ERR_INFO_RMESSAGE_CMD_CMD_SHIFT				4
#define FXR_TXOTR_MSG_ERR_INFO_RMESSAGE_CMD_CMD_MASK				0x7Full
#define FXR_TXOTR_MSG_ERR_INFO_RMESSAGE_CMD_CMD_SMASK				0x7F0ull
#define FXR_TXOTR_MSG_ERR_INFO_RMESSAGE_CMD_CTYPE_SHIFT				0
#define FXR_TXOTR_MSG_ERR_INFO_RMESSAGE_CMD_CTYPE_MASK				0xFull
#define FXR_TXOTR_MSG_ERR_INFO_RMESSAGE_CMD_CTYPE_SMASK				0xFull
/*
* Table #49 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_INFO_CANCELLED_MSG
* This is the error information CSR for the four most recent canceled messages 
* in the OMB. State in this CSR is updated when a cancel is detected.
*/
#define FXR_TXOTR_MSG_ERR_INFO_CANCELLED_MSG					(FXR_TX_OTR_MSG_TOP_CSRS + 0x0000000020A0)
#define FXR_TXOTR_MSG_ERR_INFO_CANCELLED_MSG_RESETCSR				0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_CANCELLED_MSG_MSG_ID3_SHIFT			48
#define FXR_TXOTR_MSG_ERR_INFO_CANCELLED_MSG_MSG_ID3_MASK			0xFFFFull
#define FXR_TXOTR_MSG_ERR_INFO_CANCELLED_MSG_MSG_ID3_SMASK			0xFFFF000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_CANCELLED_MSG_MSG_ID2_SHIFT			32
#define FXR_TXOTR_MSG_ERR_INFO_CANCELLED_MSG_MSG_ID2_MASK			0xFFFFull
#define FXR_TXOTR_MSG_ERR_INFO_CANCELLED_MSG_MSG_ID2_SMASK			0xFFFF00000000ull
#define FXR_TXOTR_MSG_ERR_INFO_CANCELLED_MSG_MSG_ID1_SHIFT			16
#define FXR_TXOTR_MSG_ERR_INFO_CANCELLED_MSG_MSG_ID1_MASK			0xFFFFull
#define FXR_TXOTR_MSG_ERR_INFO_CANCELLED_MSG_MSG_ID1_SMASK			0xFFFF0000ull
#define FXR_TXOTR_MSG_ERR_INFO_CANCELLED_MSG_MSG_ID0_SHIFT			0
#define FXR_TXOTR_MSG_ERR_INFO_CANCELLED_MSG_MSG_ID0_MASK			0xFFFFull
#define FXR_TXOTR_MSG_ERR_INFO_CANCELLED_MSG_MSG_ID0_SMASK			0xFFFFull
/*
* Table #50 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_INFO_OMB_FIFO_0
* This is the error information CSR for a bit error occurring in the OMB. State 
* in this CSR is updated when #%%#omb_fifo_mbe#%%# or #%%#omb_fifo_sbe#%%# error 
* flags are set.
*/
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_0					(FXR_TX_OTR_MSG_TOP_CSRS + 0x0000000020A8)
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_0_RESETCSR				0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_0_SYNDROME_SBE_3_SHIFT			56
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_0_SYNDROME_SBE_3_MASK			0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_0_SYNDROME_SBE_3_SMASK			0xFF00000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_0_SYNDROME_SBE_2_SHIFT			48
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_0_SYNDROME_SBE_2_MASK			0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_0_SYNDROME_SBE_2_SMASK			0xFF000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_0_SYNDROME_SBE_1_SHIFT			40
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_0_SYNDROME_SBE_1_MASK			0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_0_SYNDROME_SBE_1_SMASK			0xFF0000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_0_SYNDROME_SBE_0_SHIFT			32
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_0_SYNDROME_SBE_0_MASK			0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_0_SYNDROME_SBE_0_SMASK			0xFF00000000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_0_SYNDROME_MBE_3_SHIFT			24
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_0_SYNDROME_MBE_3_MASK			0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_0_SYNDROME_MBE_3_SMASK			0xFF000000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_0_SYNDROME_MBE_2_SHIFT			16
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_0_SYNDROME_MBE_2_MASK			0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_0_SYNDROME_MBE_2_SMASK			0xFF0000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_0_SYNDROME_MBE_1_SHIFT			8
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_0_SYNDROME_MBE_1_MASK			0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_0_SYNDROME_MBE_1_SMASK			0xFF00ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_0_SYNDROME_MBE_0_SHIFT			0
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_0_SYNDROME_MBE_0_MASK			0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_0_SYNDROME_MBE_0_SMASK			0xFFull
/*
* Table #51 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_INFO_OMB_FIFO_1
* This is the error information CSR for a bit error occurring in the OMB. State 
* in this CSR is updated when #%%#omb_fifo_mbe#%%# or #%%#omb_fifo_sbe#%%# error 
* flags are set.
*/
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_1					(FXR_TX_OTR_MSG_TOP_CSRS + 0x0000000020B0)
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_1_RESETCSR				0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_1_RESERVED_63_24_SHIFT			24
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_1_RESERVED_63_24_MASK			0xFFFFFFFFFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_1_RESERVED_63_24_SMASK			0xFFFFFFFFFF000000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_1_MCTC_OVERFLOW_SHIFT			20
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_1_MCTC_OVERFLOW_MASK			0xFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_1_MCTC_OVERFLOW_SMASK			0xF00000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_1_MCTC_UNDFLOW_SHIFT			16
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_1_MCTC_UNDFLOW_MASK			0xFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_1_MCTC_UNDFLOW_SMASK			0xF0000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_1_MCTC_SBE_SHIFT			12
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_1_MCTC_SBE_MASK				0xFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_1_MCTC_SBE_SMASK			0xF000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_1_MCTC_MBE_SHIFT			8
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_1_MCTC_MBE_MASK				0xFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_1_MCTC_MBE_SMASK			0xF00ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_1_SBE_SHIFT				4
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_1_SBE_MASK				0xFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_1_SBE_SMASK				0xF0ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_1_MBE_SHIFT				0
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_1_MBE_MASK				0xFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_FIFO_1_MBE_SMASK				0xFull
/*
* Table #52 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_INFO_RENDZ_FIFO_0
* This is the error information CSR for a bit error occurring in the OMB. State 
* in this CSR is updated when #%%#rendz_fifo_mbe#%%# or #%%#rendz_fifo_mbe#%%# 
* error flags are set.
*/
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_0					(FXR_TX_OTR_MSG_TOP_CSRS + 0x0000000020B8)
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_0_RESETCSR				0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_0_SYNDROME_SBE_3_SHIFT		56
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_0_SYNDROME_SBE_3_MASK			0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_0_SYNDROME_SBE_3_SMASK		0xFF00000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_0_SYNDROME_SBE_2_SHIFT		48
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_0_SYNDROME_SBE_2_MASK			0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_0_SYNDROME_SBE_2_SMASK		0xFF000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_0_SYNDROME_SBE_1_SHIFT		40
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_0_SYNDROME_SBE_1_MASK			0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_0_SYNDROME_SBE_1_SMASK		0xFF0000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_0_SYNDROME_SBE_0_SHIFT		32
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_0_SYNDROME_SBE_0_MASK			0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_0_SYNDROME_SBE_0_SMASK		0xFF00000000ull
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_0_SYNDROME_MBE_3_SHIFT		24
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_0_SYNDROME_MBE_3_MASK			0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_0_SYNDROME_MBE_3_SMASK		0xFF000000ull
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_0_SYNDROME_MBE_2_SHIFT		16
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_0_SYNDROME_MBE_2_MASK			0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_0_SYNDROME_MBE_2_SMASK		0xFF0000ull
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_0_SYNDROME_MBE_1_SHIFT		8
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_0_SYNDROME_MBE_1_MASK			0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_0_SYNDROME_MBE_1_SMASK		0xFF00ull
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_0_SYNDROME_MBE_0_SHIFT		0
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_0_SYNDROME_MBE_0_MASK			0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_0_SYNDROME_MBE_0_SMASK		0xFFull
/*
* Table #53 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_INFO_RENDZ_FIFO_1
* This is the error information CSR for a bit error occurring in the OMB. State 
* in this CSR is updated when #%%#rendz_fifo_mbe#%%# or #%%#rendz_fifo_mbe#%%# 
* error flags are set.
*/
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_1					(FXR_TX_OTR_MSG_TOP_CSRS + 0x0000000020C0)
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_1_RESETCSR				0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_1_RESERVED_63_20_SHIFT		20
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_1_RESERVED_63_20_MASK			0xFFFFFFFFFFFull
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_1_RESERVED_63_20_SMASK		0xFFFFFFFFFFF00000ull
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_1_TC_OVERFLOW_SHIFT			18
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_1_TC_OVERFLOW_MASK			0x3ull
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_1_TC_OVERFLOW_SMASK			0xC0000ull
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_1_TC_UNDFLOW_SHIFT			16
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_1_TC_UNDFLOW_MASK			0x3ull
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_1_TC_UNDFLOW_SMASK			0x30000ull
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_1_MCTC_SBE_SHIFT			12
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_1_MCTC_SBE_MASK			0xFull
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_1_MCTC_SBE_SMASK			0xF000ull
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_1_MCTC_MBE_SHIFT			8
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_1_MCTC_MBE_MASK			0xFull
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_1_MCTC_MBE_SMASK			0xF00ull
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_1_SBE_SHIFT				4
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_1_SBE_MASK				0xFull
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_1_SBE_SMASK				0xF0ull
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_1_MBE_SHIFT				0
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_1_MBE_MASK				0xFull
#define FXR_TXOTR_MSG_ERR_INFO_RENDZ_FIFO_1_MBE_SMASK				0xFull
/*
* Table #54 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_0
* This is the error information CSR for a bit error occurring in the OMB. State 
* in this CSR is updated when #%%#rx_rsp_intf_mbe#%%# or #%%#rx_rsp_intf_sbe#%%# 
* error flags are set.
*/
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_0					(FXR_TX_OTR_MSG_TOP_CSRS + 0x0000000020C8)
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_0_RESETCSR			0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_0_SYNDROME_SBE_3_SHIFT		56
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_0_SYNDROME_SBE_3_MASK		0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_0_SYNDROME_SBE_3_SMASK		0xFF00000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_0_SYNDROME_SBE_2_SHIFT		48
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_0_SYNDROME_SBE_2_MASK		0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_0_SYNDROME_SBE_2_SMASK		0xFF000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_0_SYNDROME_SBE_1_SHIFT		40
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_0_SYNDROME_SBE_1_MASK		0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_0_SYNDROME_SBE_1_SMASK		0xFF0000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_0_SYNDROME_SBE_0_SHIFT		32
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_0_SYNDROME_SBE_0_MASK		0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_0_SYNDROME_SBE_0_SMASK		0xFF00000000ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_0_SYNDROME_MBE_3_SHIFT		24
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_0_SYNDROME_MBE_3_MASK		0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_0_SYNDROME_MBE_3_SMASK		0xFF000000ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_0_SYNDROME_MBE_2_SHIFT		16
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_0_SYNDROME_MBE_2_MASK		0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_0_SYNDROME_MBE_2_SMASK		0xFF0000ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_0_SYNDROME_MBE_1_SHIFT		8
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_0_SYNDROME_MBE_1_MASK		0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_0_SYNDROME_MBE_1_SMASK		0xFF00ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_0_SYNDROME_MBE_0_SHIFT		0
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_0_SYNDROME_MBE_0_MASK		0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_0_SYNDROME_MBE_0_SMASK		0xFFull
/*
* Table #55 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_1
* This is the error information CSR for a bit error occurring in the OMB. State 
* in this CSR is updated when #%%#rx_rsp_intf_mbe#%%# or #%%#rx_rsp_intf_sbe#%%# 
* error flags are set.
*/
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_1					(FXR_TX_OTR_MSG_TOP_CSRS + 0x0000000020D0)
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_1_RESETCSR			0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_1_RESERVED_63_30_SHIFT		30
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_1_RESERVED_63_30_MASK		0x3FFFFFFFFull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_1_RESERVED_63_30_SMASK		0xFFFFFFFFC0000000ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_1_SYNDROME_ENT_SBE_SHIFT		21
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_1_SYNDROME_ENT_SBE_MASK		0x1FFull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_1_SYNDROME_ENT_SBE_SMASK		0x3FE00000ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_1_SYNDROME_ENT_MBE_SHIFT		12
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_1_SYNDROME_ENT_MBE_MASK		0x1FFull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_1_SYNDROME_ENT_MBE_SMASK		0x1FF000ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_1_TC_SBE_SHIFT			10
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_1_TC_SBE_MASK			0x3ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_1_TC_SBE_SMASK			0xC00ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_1_TC_MBE_SHIFT			8
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_1_TC_MBE_MASK			0x3ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_1_TC_MBE_SMASK			0x300ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_1_SBE_SHIFT			4
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_1_SBE_MASK			0xFull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_1_SBE_SMASK			0xF0ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_1_MBE_SHIFT			0
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_1_MBE_MASK			0xFull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_INTF_BE_1_MBE_SMASK			0xFull
/*
* Table #56 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_INFO_RX_RSP_OMBCTRL_BE
* This is the error information CSR for a bit error occurring in the OMB. State 
* in this CSR is updated when #%%#rx_rsp_ombctrl_mbe#%%# or #%%#rx_rsp_ombctrl_sbe#%%# 
* error flags are set.
*/
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_OMBCTRL_BE				(FXR_TX_OTR_MSG_TOP_CSRS + 0x0000000020D8)
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_OMBCTRL_BE_RESETCSR			0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_OMBCTRL_BE_RESERVED_63_28_SHIFT		28
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_OMBCTRL_BE_RESERVED_63_28_MASK		0xFFFFFFFFFull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_OMBCTRL_BE_RESERVED_63_28_SMASK		0xFFFFFFFFF0000000ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_OMBCTRL_BE_TC_OMBSTATE_OVERFLOW_SHIFT	24
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_OMBCTRL_BE_TC_OMBSTATE_OVERFLOW_MASK	0xFull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_OMBCTRL_BE_TC_OMBSTATE_OVERFLOW_SMASK	0xF000000ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_OMBCTRL_BE_TC_OMBSTATE_UNDFLOW_SHIFT	20
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_OMBCTRL_BE_TC_OMBSTATE_UNDFLOW_MASK	0xFull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_OMBCTRL_BE_TC_OMBSTATE_UNDFLOW_SMASK	0xF00000ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_OMBCTRL_BE_TC_OVERFLOW_SHIFT		18
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_OMBCTRL_BE_TC_OVERFLOW_MASK		0x3ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_OMBCTRL_BE_TC_OVERFLOW_SMASK		0xC0000ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_OMBCTRL_BE_TC_UNDFLOW_SHIFT		16
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_OMBCTRL_BE_TC_UNDFLOW_MASK		0x3ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_OMBCTRL_BE_TC_UNDFLOW_SMASK		0x30000ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_OMBCTRL_BE_TC_SBE_SHIFT			14
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_OMBCTRL_BE_TC_SBE_MASK			0x3ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_OMBCTRL_BE_TC_SBE_SMASK			0xC000ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_OMBCTRL_BE_TC_MBE_SHIFT			12
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_OMBCTRL_BE_TC_MBE_MASK			0x3ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_OMBCTRL_BE_TC_MBE_SMASK			0x3000ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_OMBCTRL_BE_SYNDROME_SBE_SHIFT		6
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_OMBCTRL_BE_SYNDROME_SBE_MASK		0x3Full
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_OMBCTRL_BE_SYNDROME_SBE_SMASK		0xFC0ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_OMBCTRL_BE_SYNDROME_MBE_SHIFT		0
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_OMBCTRL_BE_SYNDROME_MBE_MASK		0x3Full
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_OMBCTRL_BE_SYNDROME_MBE_SMASK		0x3Full
/*
* Table #57 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_BE
* This is the error information CSR for a bit error occurring in the OMB. State 
* in this CSR is updated when #%%#rx_rsp_rxdma_cmd_fifo_mbe#%%# or 
* #%%#rx_rsp_rxdma_cmd_fifo_sbe#%%# error flags are set.
*/
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_BE				(FXR_TX_OTR_MSG_TOP_CSRS + 0x0000000020E0)
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_BE_RESETCSR			0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_BE_SYNDROME_7_SHIFT		56
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_BE_SYNDROME_7_MASK		0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_BE_SYNDROME_7_SMASK		0xFF00000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_BE_SYNDROME_6_SHIFT		48
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_BE_SYNDROME_6_MASK		0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_BE_SYNDROME_6_SMASK		0xFF000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_BE_SYNDROME_5_SHIFT		40
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_BE_SYNDROME_5_MASK		0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_BE_SYNDROME_5_SMASK		0xFF0000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_BE_SYNDROME_4_SHIFT		32
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_BE_SYNDROME_4_MASK		0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_BE_SYNDROME_4_SMASK		0xFF00000000ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_BE_SYNDROME_3_SHIFT		24
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_BE_SYNDROME_3_MASK		0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_BE_SYNDROME_3_SMASK		0xFF000000ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_BE_SYNDROME_2_SHIFT		16
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_BE_SYNDROME_2_MASK		0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_BE_SYNDROME_2_SMASK		0xFF0000ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_BE_SYNDROME_1_SHIFT		8
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_BE_SYNDROME_1_MASK		0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_BE_SYNDROME_1_SMASK		0xFF00ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_BE_SYNDROME_0_SHIFT		0
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_BE_SYNDROME_0_MASK		0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_BE_SYNDROME_0_SMASK		0xFFull
/*
* Table #58 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD
* This is the error information CSR for a bit error occurring in the OMB. State 
* in this CSR is updated when #%%#rx_rsp_rxdma_cmd_fifo_mbe#%%# or 
* #%%#rx_rsp_rxdma_cmd_fifo_sbe#%%# error flags are set.
*/
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD					(FXR_TX_OTR_MSG_TOP_CSRS + 0x0000000020E8)
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_RESETCSR			0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_RESERVED_63_28_SHIFT		28
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_RESERVED_63_28_MASK		0xFFFFFFFFFull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_RESERVED_63_28_SMASK		0xFFFFFFFFF0000000ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_OMB_RXET_FIFO_OVERFLOW_TC_SHIFT	26
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_OMB_RXET_FIFO_OVERFLOW_TC_MASK	0x3ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_OMB_RXET_FIFO_OVERFLOW_TC_SMASK	0xC000000ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_OMB_RXET_FIFO_UNDFLOW_TC_SHIFT	24
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_OMB_RXET_FIFO_UNDFLOW_TC_MASK	0x3ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_OMB_RXET_FIFO_UNDFLOW_TC_SMASK	0x3000000ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_OVERFLOW_TC_SHIFT		22
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_OVERFLOW_TC_MASK		0x3ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_OVERFLOW_TC_SMASK		0xC00000ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_UNDFLOW_TC_SHIFT		20
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_UNDFLOW_TC_MASK			0x3ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_UNDFLOW_TC_SMASK		0x300000ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_TC_SBE_SHIFT			18
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_TC_SBE_MASK			0x3ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_TC_SBE_SMASK			0xC0000ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_TC_MBE_SHIFT			16
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_TC_MBE_MASK			0x3ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_TC_MBE_SMASK			0x30000ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_SBE_SHIFT			8
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_SBE_MASK			0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_SBE_SMASK			0xFF00ull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_MBE_SHIFT			0
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_MBE_MASK			0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_RX_RSP_RXDMA_CMD_MBE_SMASK			0xFFull
/*
* Table #59 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_INFO_NR_BIT_SET
* This is the error information CSR for a bit error occurring in the OMB. 
* 
*/
#define FXR_TXOTR_MSG_ERR_INFO_NR_BIT_SET					(FXR_TX_OTR_MSG_TOP_CSRS + 0x0000000020F0)
#define FXR_TXOTR_MSG_ERR_INFO_NR_BIT_SET_RESETCSR				0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_NR_BIT_SET_RESERVED_63_16_SHIFT			16
#define FXR_TXOTR_MSG_ERR_INFO_NR_BIT_SET_RESERVED_63_16_MASK			0xFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_ERR_INFO_NR_BIT_SET_RESERVED_63_16_SMASK			0xFFFFFFFFFFFF0000ull
#define FXR_TXOTR_MSG_ERR_INFO_NR_BIT_SET_MSG_ID_SHIFT				0
#define FXR_TXOTR_MSG_ERR_INFO_NR_BIT_SET_MSG_ID_MASK				0xFFFFull
#define FXR_TXOTR_MSG_ERR_INFO_NR_BIT_SET_MSG_ID_SMASK				0xFFFFull
/*
* Table #60 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_INFO_CTS_QUEUE_BE
* This is the error information CSR for a bit error occurring in the OMB. State 
* in this CSR is updated when #%%#cts_queue_mbe#%%# or #%%#cts_queue_sbe#%%# 
* error flags are set.
*/
#define FXR_TXOTR_MSG_ERR_INFO_CTS_QUEUE_BE					(FXR_TX_OTR_MSG_TOP_CSRS + 0x0000000020F8)
#define FXR_TXOTR_MSG_ERR_INFO_CTS_QUEUE_BE_RESETCSR				0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_CTS_QUEUE_BE_RESERVED_63_48_SHIFT		48
#define FXR_TXOTR_MSG_ERR_INFO_CTS_QUEUE_BE_RESERVED_63_48_MASK			0xFFFFull
#define FXR_TXOTR_MSG_ERR_INFO_CTS_QUEUE_BE_RESERVED_63_48_SMASK		0xFFFF000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_CTS_QUEUE_BE_OVERFLOW_TC_SHIFT			46
#define FXR_TXOTR_MSG_ERR_INFO_CTS_QUEUE_BE_OVERFLOW_TC_MASK			0x3ull
#define FXR_TXOTR_MSG_ERR_INFO_CTS_QUEUE_BE_OVERFLOW_TC_SMASK			0xC00000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_CTS_QUEUE_BE_UNDFLOW_TC_SHIFT			44
#define FXR_TXOTR_MSG_ERR_INFO_CTS_QUEUE_BE_UNDFLOW_TC_MASK			0x3ull
#define FXR_TXOTR_MSG_ERR_INFO_CTS_QUEUE_BE_UNDFLOW_TC_SMASK			0x300000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_CTS_QUEUE_BE_TC_SBE_SHIFT			42
#define FXR_TXOTR_MSG_ERR_INFO_CTS_QUEUE_BE_TC_SBE_MASK				0x3ull
#define FXR_TXOTR_MSG_ERR_INFO_CTS_QUEUE_BE_TC_SBE_SMASK			0xC0000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_CTS_QUEUE_BE_TC_MBE_SHIFT			40
#define FXR_TXOTR_MSG_ERR_INFO_CTS_QUEUE_BE_TC_MBE_MASK				0x3ull
#define FXR_TXOTR_MSG_ERR_INFO_CTS_QUEUE_BE_TC_MBE_SMASK			0x30000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_CTS_QUEUE_BE_SBE_SHIFT				36
#define FXR_TXOTR_MSG_ERR_INFO_CTS_QUEUE_BE_SBE_MASK				0xFull
#define FXR_TXOTR_MSG_ERR_INFO_CTS_QUEUE_BE_SBE_SMASK				0xF000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_CTS_QUEUE_BE_MBE_SHIFT				32
#define FXR_TXOTR_MSG_ERR_INFO_CTS_QUEUE_BE_MBE_MASK				0xFull
#define FXR_TXOTR_MSG_ERR_INFO_CTS_QUEUE_BE_MBE_SMASK				0xF00000000ull
#define FXR_TXOTR_MSG_ERR_INFO_CTS_QUEUE_BE_SYNDROME_3_SHIFT			24
#define FXR_TXOTR_MSG_ERR_INFO_CTS_QUEUE_BE_SYNDROME_3_MASK			0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_CTS_QUEUE_BE_SYNDROME_3_SMASK			0xFF000000ull
#define FXR_TXOTR_MSG_ERR_INFO_CTS_QUEUE_BE_SYNDROME_2_SHIFT			16
#define FXR_TXOTR_MSG_ERR_INFO_CTS_QUEUE_BE_SYNDROME_2_MASK			0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_CTS_QUEUE_BE_SYNDROME_2_SMASK			0xFF0000ull
#define FXR_TXOTR_MSG_ERR_INFO_CTS_QUEUE_BE_SYNDROME_1_SHIFT			8
#define FXR_TXOTR_MSG_ERR_INFO_CTS_QUEUE_BE_SYNDROME_1_MASK			0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_CTS_QUEUE_BE_SYNDROME_1_SMASK			0xFF00ull
#define FXR_TXOTR_MSG_ERR_INFO_CTS_QUEUE_BE_SYNDROME_0_SHIFT			0
#define FXR_TXOTR_MSG_ERR_INFO_CTS_QUEUE_BE_SYNDROME_0_MASK			0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_CTS_QUEUE_BE_SYNDROME_0_SMASK			0xFFull
/*
* Table #61 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_INFO_TIMEOUT_QUEUE_BE
* This is the error information CSR for a bit error occurring in the OMB. State 
* in this CSR is updated when #%%#timeout_queue_mbe#%%# or #%%#timeout_queue_sbe#%%# 
* error flags are set.
*/
#define FXR_TXOTR_MSG_ERR_INFO_TIMEOUT_QUEUE_BE					(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000002100)
#define FXR_TXOTR_MSG_ERR_INFO_TIMEOUT_QUEUE_BE_RESETCSR			0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_TIMEOUT_QUEUE_BE_RESERVED_63_48_SHIFT		48
#define FXR_TXOTR_MSG_ERR_INFO_TIMEOUT_QUEUE_BE_RESERVED_63_48_MASK		0xFFFFull
#define FXR_TXOTR_MSG_ERR_INFO_TIMEOUT_QUEUE_BE_RESERVED_63_48_SMASK		0xFFFF000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_TIMEOUT_QUEUE_BE_DOMAIN_MBE_SHIFT		40
#define FXR_TXOTR_MSG_ERR_INFO_TIMEOUT_QUEUE_BE_DOMAIN_MBE_MASK			0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_TIMEOUT_QUEUE_BE_DOMAIN_MBE_SMASK		0xFF0000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_TIMEOUT_QUEUE_BE_DOMAIN_SBE_SHIFT		32
#define FXR_TXOTR_MSG_ERR_INFO_TIMEOUT_QUEUE_BE_DOMAIN_SBE_MASK			0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_TIMEOUT_QUEUE_BE_DOMAIN_SBE_SMASK		0xFF00000000ull
#define FXR_TXOTR_MSG_ERR_INFO_TIMEOUT_QUEUE_BE_OVERFLOW_SHIFT			24
#define FXR_TXOTR_MSG_ERR_INFO_TIMEOUT_QUEUE_BE_OVERFLOW_MASK			0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_TIMEOUT_QUEUE_BE_OVERFLOW_SMASK			0xFF000000ull
#define FXR_TXOTR_MSG_ERR_INFO_TIMEOUT_QUEUE_BE_UNDERFLOW_SHIFT			16
#define FXR_TXOTR_MSG_ERR_INFO_TIMEOUT_QUEUE_BE_UNDERFLOW_MASK			0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_TIMEOUT_QUEUE_BE_UNDERFLOW_SMASK			0xFF0000ull
#define FXR_TXOTR_MSG_ERR_INFO_TIMEOUT_QUEUE_BE_RESERVED_15_14_SHIFT		14
#define FXR_TXOTR_MSG_ERR_INFO_TIMEOUT_QUEUE_BE_RESERVED_15_14_MASK		0x3ull
#define FXR_TXOTR_MSG_ERR_INFO_TIMEOUT_QUEUE_BE_RESERVED_15_14_SMASK		0xC000ull
#define FXR_TXOTR_MSG_ERR_INFO_TIMEOUT_QUEUE_BE_SYNDROME_MBE_SHIFT		8
#define FXR_TXOTR_MSG_ERR_INFO_TIMEOUT_QUEUE_BE_SYNDROME_MBE_MASK		0x3Full
#define FXR_TXOTR_MSG_ERR_INFO_TIMEOUT_QUEUE_BE_SYNDROME_MBE_SMASK		0x3F00ull
#define FXR_TXOTR_MSG_ERR_INFO_TIMEOUT_QUEUE_BE_RESERVED_7_6_SHIFT		6
#define FXR_TXOTR_MSG_ERR_INFO_TIMEOUT_QUEUE_BE_RESERVED_7_6_MASK		0x3ull
#define FXR_TXOTR_MSG_ERR_INFO_TIMEOUT_QUEUE_BE_RESERVED_7_6_SMASK		0xC0ull
#define FXR_TXOTR_MSG_ERR_INFO_TIMEOUT_QUEUE_BE_SYNDROME_SBE_SHIFT		0
#define FXR_TXOTR_MSG_ERR_INFO_TIMEOUT_QUEUE_BE_SYNDROME_SBE_MASK		0x3Full
#define FXR_TXOTR_MSG_ERR_INFO_TIMEOUT_QUEUE_BE_SYNDROME_SBE_SMASK		0x3Full
/*
* Table #62 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_INFO_NACK_OOS_QUEUE_BE
* This is the error information CSR for a bit error occurring in the OMB. State 
* in this CSR is updated when #%%#nack_oos_queue_mbe#%%# or #%%#nack_oos_queue_sbe#%%# 
* error flags are set.
*/
#define FXR_TXOTR_MSG_ERR_INFO_NACK_OOS_QUEUE_BE				(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000002108)
#define FXR_TXOTR_MSG_ERR_INFO_NACK_OOS_QUEUE_BE_RESETCSR			0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_NACK_OOS_QUEUE_BE_RESERVED_63_40_SHIFT		40
#define FXR_TXOTR_MSG_ERR_INFO_NACK_OOS_QUEUE_BE_RESERVED_63_40_MASK		0xFFFFFFull
#define FXR_TXOTR_MSG_ERR_INFO_NACK_OOS_QUEUE_BE_RESERVED_63_40_SMASK		0xFFFFFF0000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_NACK_OOS_QUEUE_BE_DOMAIN_MBE_SHIFT		36
#define FXR_TXOTR_MSG_ERR_INFO_NACK_OOS_QUEUE_BE_DOMAIN_MBE_MASK		0xFull
#define FXR_TXOTR_MSG_ERR_INFO_NACK_OOS_QUEUE_BE_DOMAIN_MBE_SMASK		0xF000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_NACK_OOS_QUEUE_BE_DOMAIN_SBE_SHIFT		32
#define FXR_TXOTR_MSG_ERR_INFO_NACK_OOS_QUEUE_BE_DOMAIN_SBE_MASK		0xFull
#define FXR_TXOTR_MSG_ERR_INFO_NACK_OOS_QUEUE_BE_DOMAIN_SBE_SMASK		0xF00000000ull
#define FXR_TXOTR_MSG_ERR_INFO_NACK_OOS_QUEUE_BE_RESERVED_31_24_SHIFT		24
#define FXR_TXOTR_MSG_ERR_INFO_NACK_OOS_QUEUE_BE_RESERVED_31_24_MASK		0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_NACK_OOS_QUEUE_BE_RESERVED_31_24_SMASK		0xFF000000ull
#define FXR_TXOTR_MSG_ERR_INFO_NACK_OOS_QUEUE_BE_OVERFLOW_SHIFT			20
#define FXR_TXOTR_MSG_ERR_INFO_NACK_OOS_QUEUE_BE_OVERFLOW_MASK			0xFull
#define FXR_TXOTR_MSG_ERR_INFO_NACK_OOS_QUEUE_BE_OVERFLOW_SMASK			0xF00000ull
#define FXR_TXOTR_MSG_ERR_INFO_NACK_OOS_QUEUE_BE_UNDERFLOW_SHIFT		16
#define FXR_TXOTR_MSG_ERR_INFO_NACK_OOS_QUEUE_BE_UNDERFLOW_MASK			0xFull
#define FXR_TXOTR_MSG_ERR_INFO_NACK_OOS_QUEUE_BE_UNDERFLOW_SMASK		0xF0000ull
#define FXR_TXOTR_MSG_ERR_INFO_NACK_OOS_QUEUE_BE_RESERVED_15_14_SHIFT		14
#define FXR_TXOTR_MSG_ERR_INFO_NACK_OOS_QUEUE_BE_RESERVED_15_14_MASK		0x3ull
#define FXR_TXOTR_MSG_ERR_INFO_NACK_OOS_QUEUE_BE_RESERVED_15_14_SMASK		0xC000ull
#define FXR_TXOTR_MSG_ERR_INFO_NACK_OOS_QUEUE_BE_SYNDROME_MBE_SHIFT		8
#define FXR_TXOTR_MSG_ERR_INFO_NACK_OOS_QUEUE_BE_SYNDROME_MBE_MASK		0x3Full
#define FXR_TXOTR_MSG_ERR_INFO_NACK_OOS_QUEUE_BE_SYNDROME_MBE_SMASK		0x3F00ull
#define FXR_TXOTR_MSG_ERR_INFO_NACK_OOS_QUEUE_BE_RESERVED_7_6_SHIFT		6
#define FXR_TXOTR_MSG_ERR_INFO_NACK_OOS_QUEUE_BE_RESERVED_7_6_MASK		0x3ull
#define FXR_TXOTR_MSG_ERR_INFO_NACK_OOS_QUEUE_BE_RESERVED_7_6_SMASK		0xC0ull
#define FXR_TXOTR_MSG_ERR_INFO_NACK_OOS_QUEUE_BE_SYNDROME_SBE_SHIFT		0
#define FXR_TXOTR_MSG_ERR_INFO_NACK_OOS_QUEUE_BE_SYNDROME_SBE_MASK		0x3Full
#define FXR_TXOTR_MSG_ERR_INFO_NACK_OOS_QUEUE_BE_SYNDROME_SBE_SMASK		0x3Full
/*
* Table #63 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_INFO_OMB_BE_0
* This is the error information CSR for a bit error occurring in the OMB. State 
* in this CSR is updated when #%%#omb_mbe#%%# or #%%#omb_sbe#%%# error flags are 
* set.
*/
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_0						(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000002118)
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_0_RESETCSR				0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_0_SYNDROME_7_SHIFT			56
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_0_SYNDROME_7_MASK				0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_0_SYNDROME_7_SMASK			0xFF00000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_0_SYNDROME_6_SHIFT			48
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_0_SYNDROME_6_MASK				0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_0_SYNDROME_6_SMASK			0xFF000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_0_SYNDROME_5_SHIFT			40
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_0_SYNDROME_5_MASK				0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_0_SYNDROME_5_SMASK			0xFF0000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_0_SYNDROME_4_SHIFT			32
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_0_SYNDROME_4_MASK				0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_0_SYNDROME_4_SMASK			0xFF00000000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_0_SYNDROME_3_SHIFT			24
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_0_SYNDROME_3_MASK				0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_0_SYNDROME_3_SMASK			0xFF000000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_0_SYNDROME_2_SHIFT			16
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_0_SYNDROME_2_MASK				0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_0_SYNDROME_2_SMASK			0xFF0000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_0_SYNDROME_1_SHIFT			8
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_0_SYNDROME_1_MASK				0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_0_SYNDROME_1_SMASK			0xFF00ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_0_SYNDROME_0_SHIFT			0
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_0_SYNDROME_0_MASK				0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_0_SYNDROME_0_SMASK			0xFFull
/*
* Table #64 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_INFO_OMB_BE_1
* This is the error information CSR for a bit error occurring in the OMB. State 
* in this CSR is updated when #%%#omb_mbe#%%# or #%%#omb_sbe#%%# error flags are 
* set.
*/
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_1						(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000002120)
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_1_RESETCSR				0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_1_SYNDROME_7_SHIFT			56
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_1_SYNDROME_7_MASK				0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_1_SYNDROME_7_SMASK			0xFF00000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_1_SYNDROME_6_SHIFT			48
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_1_SYNDROME_6_MASK				0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_1_SYNDROME_6_SMASK			0xFF000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_1_SYNDROME_5_SHIFT			40
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_1_SYNDROME_5_MASK				0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_1_SYNDROME_5_SMASK			0xFF0000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_1_SYNDROME_4_SHIFT			32
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_1_SYNDROME_4_MASK				0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_1_SYNDROME_4_SMASK			0xFF00000000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_1_SYNDROME_3_SHIFT			24
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_1_SYNDROME_3_MASK				0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_1_SYNDROME_3_SMASK			0xFF000000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_1_SYNDROME_2_SHIFT			16
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_1_SYNDROME_2_MASK				0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_1_SYNDROME_2_SMASK			0xFF0000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_1_SYNDROME_1_SHIFT			8
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_1_SYNDROME_1_MASK				0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_1_SYNDROME_1_SMASK			0xFF00ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_1_SYNDROME_0_SHIFT			0
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_1_SYNDROME_0_MASK				0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_1_SYNDROME_0_SMASK			0xFFull
/*
* Table #65 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_INFO_OMB_BE_2
* This is the error information CSR for a bit error occurring in the OMB. State 
* in this CSR is updated when #%%#omb_mbe#%%# or #%%#omb_sbe#%%# error flags are 
* set.
*/
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_2						(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000002128)
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_2_RESETCSR				0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_2_SYNDROME_7_SHIFT			56
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_2_SYNDROME_7_MASK				0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_2_SYNDROME_7_SMASK			0xFF00000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_2_SYNDROME_6_SHIFT			48
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_2_SYNDROME_6_MASK				0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_2_SYNDROME_6_SMASK			0xFF000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_2_SYNDROME_5_SHIFT			40
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_2_SYNDROME_5_MASK				0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_2_SYNDROME_5_SMASK			0xFF0000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_2_SYNDROME_4_SHIFT			32
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_2_SYNDROME_4_MASK				0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_2_SYNDROME_4_SMASK			0xFF00000000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_2_SYNDROME_3_SHIFT			24
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_2_SYNDROME_3_MASK				0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_2_SYNDROME_3_SMASK			0xFF000000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_2_SYNDROME_2_SHIFT			16
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_2_SYNDROME_2_MASK				0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_2_SYNDROME_2_SMASK			0xFF0000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_2_SYNDROME_1_SHIFT			8
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_2_SYNDROME_1_MASK				0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_2_SYNDROME_1_SMASK			0xFF00ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_2_SYNDROME_0_SHIFT			0
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_2_SYNDROME_0_MASK				0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_2_SYNDROME_0_SMASK			0xFFull
/*
* Table #66 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_INFO_OMB_BE_3
* This is the error information CSR for a bit error occurring in the OMB. State 
* in this CSR is updated when #%%#omb_mbe#%%# or #%%#omb_sbe#%%# error flags are 
* set.
*/
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_3						(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000002130)
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_3_RESETCSR				0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_3_SYNDROME_7_SHIFT			56
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_3_SYNDROME_7_MASK				0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_3_SYNDROME_7_SMASK			0xFF00000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_3_SYNDROME_6_SHIFT			48
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_3_SYNDROME_6_MASK				0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_3_SYNDROME_6_SMASK			0xFF000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_3_SYNDROME_5_SHIFT			40
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_3_SYNDROME_5_MASK				0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_3_SYNDROME_5_SMASK			0xFF0000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_3_SYNDROME_4_SHIFT			32
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_3_SYNDROME_4_MASK				0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_3_SYNDROME_4_SMASK			0xFF00000000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_3_SYNDROME_3_SHIFT			24
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_3_SYNDROME_3_MASK				0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_3_SYNDROME_3_SMASK			0xFF000000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_3_SYNDROME_2_SHIFT			16
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_3_SYNDROME_2_MASK				0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_3_SYNDROME_2_SMASK			0xFF0000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_3_SYNDROME_1_SHIFT			8
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_3_SYNDROME_1_MASK				0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_3_SYNDROME_1_SMASK			0xFF00ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_3_SYNDROME_0_SHIFT			0
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_3_SYNDROME_0_MASK				0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_BE_3_SYNDROME_0_SMASK			0xFFull
/*
* Table #67 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_INFO_OMB_0
* This is the error information CSR for a bit error occurring in the OMB. State 
* in this CSR is updated when #%%#omb_mbe#%%# or #%%#omb_sbe#%%# error flags are 
* set.
*/
#define FXR_TXOTR_MSG_ERR_INFO_OMB_0						(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000002138)
#define FXR_TXOTR_MSG_ERR_INFO_OMB_0_RESETCSR					0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_0_RESERVED_63_32_SHIFT			32
#define FXR_TXOTR_MSG_ERR_INFO_OMB_0_RESERVED_63_32_MASK			0xFFFFFFFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_0_RESERVED_63_32_SMASK			0xFFFFFFFF00000000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_0_SBE_SHIFT					24
#define FXR_TXOTR_MSG_ERR_INFO_OMB_0_SBE_MASK					0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_0_SBE_SMASK					0xFF000000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_0_MBE_SHIFT					16
#define FXR_TXOTR_MSG_ERR_INFO_OMB_0_MBE_MASK					0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_0_MBE_SMASK					0xFF0000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_0_RESERVED_15_14_SHIFT			14
#define FXR_TXOTR_MSG_ERR_INFO_OMB_0_RESERVED_15_14_MASK			0x3ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_0_RESERVED_15_14_SMASK			0xC000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_0_MSG_ID_SHIFT				0
#define FXR_TXOTR_MSG_ERR_INFO_OMB_0_MSG_ID_MASK				0x3FFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_0_MSG_ID_SMASK				0x3FFFull
/*
* Table #68 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_INFO_OMB_1
* This is the error information CSR for a bit error occurring in the OMB. State 
* in this CSR is updated when #%%#omb_mbe#%%# or #%%#omb_sbe#%%# error flags are 
* set.
*/
#define FXR_TXOTR_MSG_ERR_INFO_OMB_1						(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000002140)
#define FXR_TXOTR_MSG_ERR_INFO_OMB_1_RESETCSR					0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_1_RESERVED_63_32_SHIFT			32
#define FXR_TXOTR_MSG_ERR_INFO_OMB_1_RESERVED_63_32_MASK			0xFFFFFFFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_1_RESERVED_63_32_SMASK			0xFFFFFFFF00000000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_1_SBE_SHIFT					24
#define FXR_TXOTR_MSG_ERR_INFO_OMB_1_SBE_MASK					0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_1_SBE_SMASK					0xFF000000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_1_MBE_SHIFT					16
#define FXR_TXOTR_MSG_ERR_INFO_OMB_1_MBE_MASK					0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_1_MBE_SMASK					0xFF0000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_1_RESERVED_15_14_SHIFT			14
#define FXR_TXOTR_MSG_ERR_INFO_OMB_1_RESERVED_15_14_MASK			0x3ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_1_RESERVED_15_14_SMASK			0xC000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_1_MSG_ID_SHIFT				0
#define FXR_TXOTR_MSG_ERR_INFO_OMB_1_MSG_ID_MASK				0x3FFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_1_MSG_ID_SMASK				0x3FFFull
/*
* Table #69 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_INFO_OMB_2
* This is the error information CSR for a bit error occurring in the OMB. State 
* in this CSR is updated when #%%#omb_mbe#%%# or #%%#omb_sbe#%%# error flags are 
* set.
*/
#define FXR_TXOTR_MSG_ERR_INFO_OMB_2						(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000002148)
#define FXR_TXOTR_MSG_ERR_INFO_OMB_2_RESETCSR					0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_2_RESERVED_63_32_SHIFT			32
#define FXR_TXOTR_MSG_ERR_INFO_OMB_2_RESERVED_63_32_MASK			0xFFFFFFFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_2_RESERVED_63_32_SMASK			0xFFFFFFFF00000000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_2_SBE_SHIFT					24
#define FXR_TXOTR_MSG_ERR_INFO_OMB_2_SBE_MASK					0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_2_SBE_SMASK					0xFF000000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_2_MBE_SHIFT					16
#define FXR_TXOTR_MSG_ERR_INFO_OMB_2_MBE_MASK					0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_2_MBE_SMASK					0xFF0000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_2_RESERVED_15_14_SHIFT			14
#define FXR_TXOTR_MSG_ERR_INFO_OMB_2_RESERVED_15_14_MASK			0x3ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_2_RESERVED_15_14_SMASK			0xC000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_2_MSG_ID_SHIFT				0
#define FXR_TXOTR_MSG_ERR_INFO_OMB_2_MSG_ID_MASK				0x3FFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_2_MSG_ID_SMASK				0x3FFFull
/*
* Table #70 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_INFO_OMB_3
* This is the error information CSR for a bit error occurring in the OMB. State 
* in this CSR is updated when #%%#omb_mbe#%%# or #%%#omb_sbe#%%# error flags are 
* set.
*/
#define FXR_TXOTR_MSG_ERR_INFO_OMB_3						(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000002150)
#define FXR_TXOTR_MSG_ERR_INFO_OMB_3_RESETCSR					0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_3_RESERVED_63_32_SHIFT			32
#define FXR_TXOTR_MSG_ERR_INFO_OMB_3_RESERVED_63_32_MASK			0xFFFFFFFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_3_RESERVED_63_32_SMASK			0xFFFFFFFF00000000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_3_SBE_SHIFT					24
#define FXR_TXOTR_MSG_ERR_INFO_OMB_3_SBE_MASK					0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_3_SBE_SMASK					0xFF000000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_3_MBE_SHIFT					16
#define FXR_TXOTR_MSG_ERR_INFO_OMB_3_MBE_MASK					0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_3_MBE_SMASK					0xFF0000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_3_RESERVED_15_14_SHIFT			14
#define FXR_TXOTR_MSG_ERR_INFO_OMB_3_RESERVED_15_14_MASK			0x3ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_3_RESERVED_15_14_SMASK			0xC000ull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_3_MSG_ID_SHIFT				0
#define FXR_TXOTR_MSG_ERR_INFO_OMB_3_MSG_ID_MASK				0x3FFFull
#define FXR_TXOTR_MSG_ERR_INFO_OMB_3_MSG_ID_SMASK				0x3FFFull
/*
* Table #71 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_INFO_BPE_OMB_RD_BE
* This is the error information CSR for a bit error occurring in the OMB. State 
* in this CSR is updated when #%%#omb_mbe#%%# or #%%#omb_sbe#%%# error flags are 
* set. 
*/
#define FXR_TXOTR_MSG_ERR_INFO_BPE_OMB_RD_BE					(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000002158)
#define FXR_TXOTR_MSG_ERR_INFO_BPE_OMB_RD_BE_RESETCSR				0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_OMB_RD_BE_RESERVED_63_52_SHIFT		52
#define FXR_TXOTR_MSG_ERR_INFO_BPE_OMB_RD_BE_RESERVED_63_52_MASK		0xFFFull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_OMB_RD_BE_RESERVED_63_52_SMASK		0xFFF0000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_OMB_RD_BE_MBE_SHIFT				44
#define FXR_TXOTR_MSG_ERR_INFO_BPE_OMB_RD_BE_MBE_MASK				0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_OMB_RD_BE_MBE_SMASK				0xFF00000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_OMB_RD_BE_SBE_SHIFT				36
#define FXR_TXOTR_MSG_ERR_INFO_BPE_OMB_RD_BE_SBE_MASK				0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_OMB_RD_BE_SBE_SMASK				0xFF000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_OMB_RD_BE_SYNDROME_MBE_SHIFT			28
#define FXR_TXOTR_MSG_ERR_INFO_BPE_OMB_RD_BE_SYNDROME_MBE_MASK			0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_OMB_RD_BE_SYNDROME_MBE_SMASK			0xFF0000000ull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_OMB_RD_BE_ADDRESS_MBE_SHIFT			14
#define FXR_TXOTR_MSG_ERR_INFO_BPE_OMB_RD_BE_ADDRESS_MBE_MASK			0x3FFFull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_OMB_RD_BE_ADDRESS_MBE_SMASK			0xFFFC000ull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_OMB_RD_BE_ADDRESS_SBE_SHIFT			0
#define FXR_TXOTR_MSG_ERR_INFO_BPE_OMB_RD_BE_ADDRESS_SBE_MASK			0x3FFFull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_OMB_RD_BE_ADDRESS_SBE_SMASK			0x3FFFull
/*
* Table #72 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_INFO_BPE_OPB_RD_BE
* This is the error information CSR for a bit error occurring in the OMB. State 
* in this CSR is updated when #%%#omb_mbe#%%# or #%%#omb_sbe#%%# error flags are 
* set.
*/
#define FXR_TXOTR_MSG_ERR_INFO_BPE_OPB_RD_BE					(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000002160)
#define FXR_TXOTR_MSG_ERR_INFO_BPE_OPB_RD_BE_RESETCSR				0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_OPB_RD_BE_RESERVED_63_46_SHIFT		46
#define FXR_TXOTR_MSG_ERR_INFO_BPE_OPB_RD_BE_RESERVED_63_46_MASK		0x3FFFFull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_OPB_RD_BE_RESERVED_63_46_SMASK		0xFFFFC00000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_OPB_RD_BE_SBE_SHIFT				41
#define FXR_TXOTR_MSG_ERR_INFO_BPE_OPB_RD_BE_SBE_MASK				0x1Full
#define FXR_TXOTR_MSG_ERR_INFO_BPE_OPB_RD_BE_SBE_SMASK				0x3E0000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_OPB_RD_BE_MBE_SHIFT				36
#define FXR_TXOTR_MSG_ERR_INFO_BPE_OPB_RD_BE_MBE_MASK				0x1Full
#define FXR_TXOTR_MSG_ERR_INFO_BPE_OPB_RD_BE_MBE_SMASK				0x1F000000000ull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_OPB_RD_BE_SYNDROME_MBE_SHIFT			28
#define FXR_TXOTR_MSG_ERR_INFO_BPE_OPB_RD_BE_SYNDROME_MBE_MASK			0xFFull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_OPB_RD_BE_SYNDROME_MBE_SMASK			0xFF0000000ull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_OPB_RD_BE_ADDRESS_SBE_SHIFT			14
#define FXR_TXOTR_MSG_ERR_INFO_BPE_OPB_RD_BE_ADDRESS_SBE_MASK			0x3FFFull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_OPB_RD_BE_ADDRESS_SBE_SMASK			0xFFFC000ull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_OPB_RD_BE_ADDRESS_MBE_SHIFT			0
#define FXR_TXOTR_MSG_ERR_INFO_BPE_OPB_RD_BE_ADDRESS_MBE_MASK			0x3FFFull
#define FXR_TXOTR_MSG_ERR_INFO_BPE_OPB_RD_BE_ADDRESS_MBE_SMASK			0x3FFFull
/*
* Table #73 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_INJECT_0
* The OMB FIFO and Rendezvous FIFO ECC correction in module fxr_tx_otr_omb_wrap. 
* The data output of these two FIFOs are muxed and share this ECC 
* logic.
*/
#define FXR_TXOTR_MSG_ERR_INJECT_0						(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000002200)
#define FXR_TXOTR_MSG_ERR_INJECT_0_RESETCSR					0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_INJECT_0_RESERVED_63_36_SHIFT				36
#define FXR_TXOTR_MSG_ERR_INJECT_0_RESERVED_63_36_MASK				0xFFFFFFFull
#define FXR_TXOTR_MSG_ERR_INJECT_0_RESERVED_63_36_SMASK				0xFFFFFFF000000000ull
#define FXR_TXOTR_MSG_ERR_INJECT_0_OMB_FIFO_INJECT_EN_SHIFT			32
#define FXR_TXOTR_MSG_ERR_INJECT_0_OMB_FIFO_INJECT_EN_MASK			0xFull
#define FXR_TXOTR_MSG_ERR_INJECT_0_OMB_FIFO_INJECT_EN_SMASK			0xF00000000ull
#define FXR_TXOTR_MSG_ERR_INJECT_0_OMB_FIFO_INJECT_MASK_SHIFT			0
#define FXR_TXOTR_MSG_ERR_INJECT_0_OMB_FIFO_INJECT_MASK_MASK			0xFFFFFFFFull
#define FXR_TXOTR_MSG_ERR_INJECT_0_OMB_FIFO_INJECT_MASK_SMASK			0xFFFFFFFFull
/*
* Table #74 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_INJECT_1
* The TXCI command and sideband interface ECC correction in module 
* fxr_tx_otr_omb_wrap. 
*/
#define FXR_TXOTR_MSG_ERR_INJECT_1						(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000002208)
#define FXR_TXOTR_MSG_ERR_INJECT_1_RESETCSR					0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_INJECT_1_RESERVED_63_45_SHIFT				45
#define FXR_TXOTR_MSG_ERR_INJECT_1_RESERVED_63_45_MASK				0x7FFFFull
#define FXR_TXOTR_MSG_ERR_INJECT_1_RESERVED_63_45_SMASK				0xFFFFE00000000000ull
#define FXR_TXOTR_MSG_ERR_INJECT_1_TXCI_SB_INJECT_EN_SHIFT			44
#define FXR_TXOTR_MSG_ERR_INJECT_1_TXCI_SB_INJECT_EN_MASK			0x1ull
#define FXR_TXOTR_MSG_ERR_INJECT_1_TXCI_SB_INJECT_EN_SMASK			0x100000000000ull
#define FXR_TXOTR_MSG_ERR_INJECT_1_TXCI_SB_INJECT_MASK_SHIFT			36
#define FXR_TXOTR_MSG_ERR_INJECT_1_TXCI_SB_INJECT_MASK_MASK			0xFFull
#define FXR_TXOTR_MSG_ERR_INJECT_1_TXCI_SB_INJECT_MASK_SMASK			0xFF000000000ull
#define FXR_TXOTR_MSG_ERR_INJECT_1_CMD_INJECT_EN_SHIFT				32
#define FXR_TXOTR_MSG_ERR_INJECT_1_CMD_INJECT_EN_MASK				0xFull
#define FXR_TXOTR_MSG_ERR_INJECT_1_CMD_INJECT_EN_SMASK				0xF00000000ull
#define FXR_TXOTR_MSG_ERR_INJECT_1_CMD_INJECT_MASK_SHIFT			0
#define FXR_TXOTR_MSG_ERR_INJECT_1_CMD_INJECT_MASK_MASK				0xFFFFFFFFull
#define FXR_TXOTR_MSG_ERR_INJECT_1_CMD_INJECT_MASK_SMASK			0xFFFFFFFFull
/*
* Table #75 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_INJECT_2
* The OMB Memory ECC correction in module fxr_tx_otr_omb_ctrl.
*/
#define FXR_TXOTR_MSG_ERR_INJECT_2						(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000002210)
#define FXR_TXOTR_MSG_ERR_INJECT_2_RESETCSR					0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_INJECT_2_RESERVED_63_40_SHIFT				40
#define FXR_TXOTR_MSG_ERR_INJECT_2_RESERVED_63_40_MASK				0xFFFFFFull
#define FXR_TXOTR_MSG_ERR_INJECT_2_RESERVED_63_40_SMASK				0xFFFFFF0000000000ull
#define FXR_TXOTR_MSG_ERR_INJECT_2_OMB_INJECT_EN_SHIFT				8
#define FXR_TXOTR_MSG_ERR_INJECT_2_OMB_INJECT_EN_MASK				0xFFFFFFFFull
#define FXR_TXOTR_MSG_ERR_INJECT_2_OMB_INJECT_EN_SMASK				0xFFFFFFFF00ull
#define FXR_TXOTR_MSG_ERR_INJECT_2_OMB_INJECT_MASK_SHIFT			0
#define FXR_TXOTR_MSG_ERR_INJECT_2_OMB_INJECT_MASK_MASK				0xFFull
#define FXR_TXOTR_MSG_ERR_INJECT_2_OMB_INJECT_MASK_SMASK			0xFFull
/*
* Table #76 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_INJECT_3
* This CSR controls the ECC error injection for several instances of the ECC 
* correction logic in module fxr_tx_otr_omb_rx_pkt_fifo_wrap.
*/
#define FXR_TXOTR_MSG_ERR_INJECT_3						(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000002218)
#define FXR_TXOTR_MSG_ERR_INJECT_3_RESETCSR					0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_INJECT_3_RESERVED_63_37_SHIFT				37
#define FXR_TXOTR_MSG_ERR_INJECT_3_RESERVED_63_37_MASK				0x7FFFFFFull
#define FXR_TXOTR_MSG_ERR_INJECT_3_RESERVED_63_37_SMASK				0xFFFFFFE000000000ull
#define FXR_TXOTR_MSG_ERR_INJECT_3_RX_RSP_RXDMA_CMD_FIFO_INJECT_EN_SHIFT	29
#define FXR_TXOTR_MSG_ERR_INJECT_3_RX_RSP_RXDMA_CMD_FIFO_INJECT_EN_MASK		0xFFull
#define FXR_TXOTR_MSG_ERR_INJECT_3_RX_RSP_RXDMA_CMD_FIFO_INJECT_EN_SMASK	0x1FE0000000ull
#define FXR_TXOTR_MSG_ERR_INJECT_3_RX_RSP_OMBCTRL_INJECT_EN_SHIFT		28
#define FXR_TXOTR_MSG_ERR_INJECT_3_RX_RSP_OMBCTRL_INJECT_EN_MASK		0x1ull
#define FXR_TXOTR_MSG_ERR_INJECT_3_RX_RSP_OMBCTRL_INJECT_EN_SMASK		0x10000000ull
#define FXR_TXOTR_MSG_ERR_INJECT_3_RX_RSP_OMBCTRL_INJECT_MASK_SHIFT		22
#define FXR_TXOTR_MSG_ERR_INJECT_3_RX_RSP_OMBCTRL_INJECT_MASK_MASK		0x3Full
#define FXR_TXOTR_MSG_ERR_INJECT_3_RX_RSP_OMBCTRL_INJECT_MASK_SMASK		0xFC00000ull
#define FXR_TXOTR_MSG_ERR_INJECT_3_RX_RSP_ENT_INTF_INJECT_EN_SHIFT		21
#define FXR_TXOTR_MSG_ERR_INJECT_3_RX_RSP_ENT_INTF_INJECT_EN_MASK		0x1ull
#define FXR_TXOTR_MSG_ERR_INJECT_3_RX_RSP_ENT_INTF_INJECT_EN_SMASK		0x200000ull
#define FXR_TXOTR_MSG_ERR_INJECT_3_RX_RSP_ENT_INTF_INJECT_MASK_SHIFT		12
#define FXR_TXOTR_MSG_ERR_INJECT_3_RX_RSP_ENT_INTF_INJECT_MASK_MASK		0x1FFull
#define FXR_TXOTR_MSG_ERR_INJECT_3_RX_RSP_ENT_INTF_INJECT_MASK_SMASK		0x1FF000ull
#define FXR_TXOTR_MSG_ERR_INJECT_3_RX_RSP_INTF_INJECT_EN_SHIFT			8
#define FXR_TXOTR_MSG_ERR_INJECT_3_RX_RSP_INTF_INJECT_EN_MASK			0xFull
#define FXR_TXOTR_MSG_ERR_INJECT_3_RX_RSP_INTF_INJECT_EN_SMASK			0xF00ull
#define FXR_TXOTR_MSG_ERR_INJECT_3_RX_RSP_INTF_INJECT_MASK_SHIFT		0
#define FXR_TXOTR_MSG_ERR_INJECT_3_RX_RSP_INTF_INJECT_MASK_MASK			0xFFull
#define FXR_TXOTR_MSG_ERR_INJECT_3_RX_RSP_INTF_INJECT_MASK_SMASK		0xFFull
/*
* Table #77 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_INJECT_4
* This CSR provides the mask field for the RxDMA Command FIFO error 
* injection.
*/
#define FXR_TXOTR_MSG_ERR_INJECT_4						(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000002220)
#define FXR_TXOTR_MSG_ERR_INJECT_4_RESETCSR					0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_INJECT_4_RX_RSP_RXDMA_CMD_FIFO_INJECT_MASK_SHIFT	0
#define FXR_TXOTR_MSG_ERR_INJECT_4_RX_RSP_RXDMA_CMD_FIFO_INJECT_MASK_MASK	0xFFFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_ERR_INJECT_4_RX_RSP_RXDMA_CMD_FIFO_INJECT_MASK_SMASK	0xFFFFFFFFFFFFFFFFull
/*
* Table #78 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_INJECT_5
* BPE Logic data and code ECC correction in module fxr_tx_otr_bpe_top. This 
* controls the ECC error injection for the processors program (code) and data 
* memories.
*/
#define FXR_TXOTR_MSG_ERR_INJECT_5						(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000002228)
#define FXR_TXOTR_MSG_ERR_INJECT_5_RESETCSR					0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_INJECT_5_RESERVED_63_25_SHIFT				25
#define FXR_TXOTR_MSG_ERR_INJECT_5_RESERVED_63_25_MASK				0x7FFFFFFFFFull
#define FXR_TXOTR_MSG_ERR_INJECT_5_RESERVED_63_25_SMASK				0xFFFFFFFFFE000000ull
#define FXR_TXOTR_MSG_ERR_INJECT_5_BPE_CODE_INJECT_EN_SHIFT			24
#define FXR_TXOTR_MSG_ERR_INJECT_5_BPE_CODE_INJECT_EN_MASK			0x1ull
#define FXR_TXOTR_MSG_ERR_INJECT_5_BPE_CODE_INJECT_EN_SMASK			0x1000000ull
#define FXR_TXOTR_MSG_ERR_INJECT_5_BPE_CODE_INJECT_MASK_SHIFT			17
#define FXR_TXOTR_MSG_ERR_INJECT_5_BPE_CODE_INJECT_MASK_MASK			0x7Full
#define FXR_TXOTR_MSG_ERR_INJECT_5_BPE_CODE_INJECT_MASK_SMASK			0xFE0000ull
#define FXR_TXOTR_MSG_ERR_INJECT_5_BPE_DATA_INJECT_EN_SHIFT			16
#define FXR_TXOTR_MSG_ERR_INJECT_5_BPE_DATA_INJECT_EN_MASK			0x1ull
#define FXR_TXOTR_MSG_ERR_INJECT_5_BPE_DATA_INJECT_EN_SMASK			0x10000ull
#define FXR_TXOTR_MSG_ERR_INJECT_5_BPE_DATA_INJECT_MASK_SHIFT			8
#define FXR_TXOTR_MSG_ERR_INJECT_5_BPE_DATA_INJECT_MASK_MASK			0xFFull
#define FXR_TXOTR_MSG_ERR_INJECT_5_BPE_DATA_INJECT_MASK_SMASK			0xFF00ull
#define FXR_TXOTR_MSG_ERR_INJECT_5_RESERVED_7_0_SHIFT				0
#define FXR_TXOTR_MSG_ERR_INJECT_5_RESERVED_7_0_MASK				0xFFull
#define FXR_TXOTR_MSG_ERR_INJECT_5_RESERVED_7_0_SMASK				0xFFull
/*
* Table #79 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_INJECT_6
* The CTS Packet FIFO output ECC correction logic in fxr_tx_otr_bpe_top. 
* 
*/
#define FXR_TXOTR_MSG_ERR_INJECT_6						(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000002230)
#define FXR_TXOTR_MSG_ERR_INJECT_6_RESETCSR					0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_INJECT_6_RESERVED_63_36_SHIFT				36
#define FXR_TXOTR_MSG_ERR_INJECT_6_RESERVED_63_36_MASK				0xFFFFFFFull
#define FXR_TXOTR_MSG_ERR_INJECT_6_RESERVED_63_36_SMASK				0xFFFFFFF000000000ull
#define FXR_TXOTR_MSG_ERR_INJECT_6_CTS_QUEUE_INJECT_EN_SHIFT			32
#define FXR_TXOTR_MSG_ERR_INJECT_6_CTS_QUEUE_INJECT_EN_MASK			0xFull
#define FXR_TXOTR_MSG_ERR_INJECT_6_CTS_QUEUE_INJECT_EN_SMASK			0xF00000000ull
#define FXR_TXOTR_MSG_ERR_INJECT_6_CTS_QUEUE_INJECT_MASK_SHIFT			0
#define FXR_TXOTR_MSG_ERR_INJECT_6_CTS_QUEUE_INJECT_MASK_MASK			0xFFFFFFFFull
#define FXR_TXOTR_MSG_ERR_INJECT_6_CTS_QUEUE_INJECT_MASK_SMASK			0xFFFFFFFFull
/*
* Table #80 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_INJECT_7
* This CSR controls ECC error injection in the module fxr_tx_otr_bpe_top. 
* Several ECC correction instances are conotrolled by this CSR:
*/
#define FXR_TXOTR_MSG_ERR_INJECT_7						(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000002238)
#define FXR_TXOTR_MSG_ERR_INJECT_7_RESETCSR					0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_INJECT_7_RESERVED_63_22_SHIFT				22
#define FXR_TXOTR_MSG_ERR_INJECT_7_RESERVED_63_22_MASK				0x3FFFFFFFFFFull
#define FXR_TXOTR_MSG_ERR_INJECT_7_RESERVED_63_22_SMASK				0xFFFFFFFFFFC00000ull
#define FXR_TXOTR_MSG_ERR_INJECT_7_OMB_RD_INJECT_EN_SHIFT			14
#define FXR_TXOTR_MSG_ERR_INJECT_7_OMB_RD_INJECT_EN_MASK			0xFFull
#define FXR_TXOTR_MSG_ERR_INJECT_7_OMB_RD_INJECT_EN_SMASK			0x3FC000ull
#define FXR_TXOTR_MSG_ERR_INJECT_7_NACK_OOS_QUEUE_INJECT_EN_SHIFT		13
#define FXR_TXOTR_MSG_ERR_INJECT_7_NACK_OOS_QUEUE_INJECT_EN_MASK		0x1ull
#define FXR_TXOTR_MSG_ERR_INJECT_7_NACK_OOS_QUEUE_INJECT_EN_SMASK		0x2000ull
#define FXR_TXOTR_MSG_ERR_INJECT_7_NACK_OSS_QUEUE_INJECT_MASK_SHIFT		7
#define FXR_TXOTR_MSG_ERR_INJECT_7_NACK_OSS_QUEUE_INJECT_MASK_MASK		0x3Full
#define FXR_TXOTR_MSG_ERR_INJECT_7_NACK_OSS_QUEUE_INJECT_MASK_SMASK		0x1F80ull
#define FXR_TXOTR_MSG_ERR_INJECT_7_TIMEOUT_QUEUE_INJECT_EN_SHIFT		6
#define FXR_TXOTR_MSG_ERR_INJECT_7_TIMEOUT_QUEUE_INJECT_EN_MASK			0x1ull
#define FXR_TXOTR_MSG_ERR_INJECT_7_TIMEOUT_QUEUE_INJECT_EN_SMASK		0x40ull
#define FXR_TXOTR_MSG_ERR_INJECT_7_TIMEOUT_QUEUE_INJECT_MASK_SHIFT		0
#define FXR_TXOTR_MSG_ERR_INJECT_7_TIMEOUT_QUEUE_INJECT_MASK_MASK		0x3Full
#define FXR_TXOTR_MSG_ERR_INJECT_7_TIMEOUT_QUEUE_INJECT_MASK_SMASK		0x3Full
/*
* Table #81 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_INJECT_8
* The mask field for the OMB Read Interface.
*/
#define FXR_TXOTR_MSG_ERR_INJECT_8						(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000002240)
#define FXR_TXOTR_MSG_ERR_INJECT_8_RESETCSR					0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_INJECT_8_OMB_RD_INJECT_MASK_SHIFT			0
#define FXR_TXOTR_MSG_ERR_INJECT_8_OMB_RD_INJECT_MASK_MASK			0xFFFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_ERR_INJECT_8_OMB_RD_INJECT_MASK_SMASK			0xFFFFFFFFFFFFFFFFull
/*
* Table #82 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_INJECT_9
* The OPB Entry Interface ECC correction in fxr_tx_otr_bpe_top. This controls 
* the error injection for the OPB entry going into the BPE Logic.
*/
#define FXR_TXOTR_MSG_ERR_INJECT_9						(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000002248)
#define FXR_TXOTR_MSG_ERR_INJECT_9_RESETCSR					0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_INJECT_9_RESERVED_63_45_SHIFT				45
#define FXR_TXOTR_MSG_ERR_INJECT_9_RESERVED_63_45_MASK				0x7FFFFull
#define FXR_TXOTR_MSG_ERR_INJECT_9_RESERVED_63_45_SMASK				0xFFFFE00000000000ull
#define FXR_TXOTR_MSG_ERR_INJECT_9_OPB_RD_INJECT_ENABLE_SHIFT			40
#define FXR_TXOTR_MSG_ERR_INJECT_9_OPB_RD_INJECT_ENABLE_MASK			0x1Full
#define FXR_TXOTR_MSG_ERR_INJECT_9_OPB_RD_INJECT_ENABLE_SMASK			0x1F0000000000ull
#define FXR_TXOTR_MSG_ERR_INJECT_9_OPB_RD_INJECT_MASK_SHIFT			0
#define FXR_TXOTR_MSG_ERR_INJECT_9_OPB_RD_INJECT_MASK_MASK			0xFFFFFFFFFFull
#define FXR_TXOTR_MSG_ERR_INJECT_9_OPB_RD_INJECT_MASK_SMASK			0xFFFFFFFFFFull
/*
* Table #83 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_ERR_MBE_SAT_COUNT
* This CSR keeps a track of the MBE errors detected in the Message 
* partition.
*/
#define FXR_TXOTR_MSG_ERR_MBE_SAT_COUNT						(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000002400)
#define FXR_TXOTR_MSG_ERR_MBE_SAT_COUNT_RESETCSR				0x0000000000000000ull
#define FXR_TXOTR_MSG_ERR_MBE_SAT_COUNT_RESERVED_63_16_SHIFT			16
#define FXR_TXOTR_MSG_ERR_MBE_SAT_COUNT_RESERVED_63_16_MASK			0xFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_ERR_MBE_SAT_COUNT_RESERVED_63_16_SMASK			0xFFFFFFFFFFFF0000ull
#define FXR_TXOTR_MSG_ERR_MBE_SAT_COUNT_MBE_SAT_COUNT_SHIFT			0
#define FXR_TXOTR_MSG_ERR_MBE_SAT_COUNT_MBE_SAT_COUNT_MASK			0xFFFFull
#define FXR_TXOTR_MSG_ERR_MBE_SAT_COUNT_MBE_SAT_COUNT_SMASK			0xFFFFull
/*
* Table #84 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_DBG_OMB_ACCESS
* This CSR grants read access to the Outstanding Message Buffer 
* (OMB).
*/
#define FXR_TXOTR_MSG_DBG_OMB_ACCESS						(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000006000)
#define FXR_TXOTR_MSG_DBG_OMB_ACCESS_RESETCSR					0x0080000000000000ull
#define FXR_TXOTR_MSG_DBG_OMB_ACCESS_VALID_SHIFT				63
#define FXR_TXOTR_MSG_DBG_OMB_ACCESS_VALID_MASK					0x1ull
#define FXR_TXOTR_MSG_DBG_OMB_ACCESS_VALID_SMASK				0x8000000000000000ull
#define FXR_TXOTR_MSG_DBG_OMB_ACCESS_RESERVED_62_SHIFT				62
#define FXR_TXOTR_MSG_DBG_OMB_ACCESS_RESERVED_62_MASK				0x1ull
#define FXR_TXOTR_MSG_DBG_OMB_ACCESS_RESERVED_62_SMASK				0x4000000000000000ull
#define FXR_TXOTR_MSG_DBG_OMB_ACCESS_ECC_SHIFT					61
#define FXR_TXOTR_MSG_DBG_OMB_ACCESS_ECC_MASK					0x1ull
#define FXR_TXOTR_MSG_DBG_OMB_ACCESS_ECC_SMASK					0x2000000000000000ull
#define FXR_TXOTR_MSG_DBG_OMB_ACCESS_RESERVED_60_SHIFT				60
#define FXR_TXOTR_MSG_DBG_OMB_ACCESS_RESERVED_60_MASK				0x1ull
#define FXR_TXOTR_MSG_DBG_OMB_ACCESS_RESERVED_60_SMASK				0x1000000000000000ull
#define FXR_TXOTR_MSG_DBG_OMB_ACCESS_PAYLOAD_REGS_SHIFT				52
#define FXR_TXOTR_MSG_DBG_OMB_ACCESS_PAYLOAD_REGS_MASK				0xFFull
#define FXR_TXOTR_MSG_DBG_OMB_ACCESS_PAYLOAD_REGS_SMASK				0xFF0000000000000ull
#define FXR_TXOTR_MSG_DBG_OMB_ACCESS_RESERVED_51_14_SHIFT			14
#define FXR_TXOTR_MSG_DBG_OMB_ACCESS_RESERVED_51_14_MASK			0x3FFFFFFFFFull
#define FXR_TXOTR_MSG_DBG_OMB_ACCESS_RESERVED_51_14_SMASK			0xFFFFFFFFFC000ull
#define FXR_TXOTR_MSG_DBG_OMB_ACCESS_ADDRESS_SHIFT				0
#define FXR_TXOTR_MSG_DBG_OMB_ACCESS_ADDRESS_MASK				0x3FFFull
#define FXR_TXOTR_MSG_DBG_OMB_ACCESS_ADDRESS_SMASK				0x3FFFull
/*
* Table #85 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_DBG_OMB_PAYLOAD0
* This CSR is the payload register related to #%%#Section 33.8.8.1, 'Outstanding 
* Message Buffer Access Debug CSR'#%%# for bits 63:0 of the buffer 
* entry.
*/
#define FXR_TXOTR_MSG_DBG_OMB_PAYLOAD0						(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000006008)
#define FXR_TXOTR_MSG_DBG_OMB_PAYLOAD0_RESETCSR					0x0000000000000000ull
#define FXR_TXOTR_MSG_DBG_OMB_PAYLOAD0_DATA_SHIFT				0
#define FXR_TXOTR_MSG_DBG_OMB_PAYLOAD0_DATA_MASK				0xFFFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_DBG_OMB_PAYLOAD0_DATA_SMASK				0xFFFFFFFFFFFFFFFFull
/*
* Table #86 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_DBG_OMB_PAYLOAD1
* This CSR is the payload register related to #%%#Section 33.8.8.1, 'Outstanding 
* Message Buffer Access Debug CSR'#%%# for bits 127:64 of the buffer 
* entry.
*/
#define FXR_TXOTR_MSG_DBG_OMB_PAYLOAD1						(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000006010)
#define FXR_TXOTR_MSG_DBG_OMB_PAYLOAD1_RESETCSR					0x0000000000000000ull
#define FXR_TXOTR_MSG_DBG_OMB_PAYLOAD1_DATA_SHIFT				0
#define FXR_TXOTR_MSG_DBG_OMB_PAYLOAD1_DATA_MASK				0xFFFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_DBG_OMB_PAYLOAD1_DATA_SMASK				0xFFFFFFFFFFFFFFFFull
/*
* Table #87 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_DBG_OMB_PAYLOAD2
* This CSR is the payload register related to #%%#Section 33.8.8.1, 'Outstanding 
* Message Buffer Access Debug CSR'#%%# for bits 191:128 of the buffer 
* entry.
*/
#define FXR_TXOTR_MSG_DBG_OMB_PAYLOAD2						(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000006018)
#define FXR_TXOTR_MSG_DBG_OMB_PAYLOAD2_RESETCSR					0x0000000000000000ull
#define FXR_TXOTR_MSG_DBG_OMB_PAYLOAD2_DATA_SHIFT				0
#define FXR_TXOTR_MSG_DBG_OMB_PAYLOAD2_DATA_MASK				0xFFFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_DBG_OMB_PAYLOAD2_DATA_SMASK				0xFFFFFFFFFFFFFFFFull
/*
* Table #88 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_DBG_OMB_PAYLOAD3
* This CSR is the payload register related to #%%#Section 33.8.8.1, 'Outstanding 
* Message Buffer Access Debug CSR'#%%# for bits 255:192 of the buffer 
* entry.
*/
#define FXR_TXOTR_MSG_DBG_OMB_PAYLOAD3						(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000006020)
#define FXR_TXOTR_MSG_DBG_OMB_PAYLOAD3_RESETCSR					0x0000000000000000ull
#define FXR_TXOTR_MSG_DBG_OMB_PAYLOAD3_DATA_SHIFT				0
#define FXR_TXOTR_MSG_DBG_OMB_PAYLOAD3_DATA_MASK				0xFFFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_DBG_OMB_PAYLOAD3_DATA_SMASK				0xFFFFFFFFFFFFFFFFull
/*
* Table #89 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_DBG_OMB_PAYLOAD4
* This CSR is the payload register related to #%%#Section 33.8.8.1, 'Outstanding 
* Message Buffer Access Debug CSR'#%%# for bits 319:256 of the buffer 
* entry.
*/
#define FXR_TXOTR_MSG_DBG_OMB_PAYLOAD4						(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000006028)
#define FXR_TXOTR_MSG_DBG_OMB_PAYLOAD4_RESETCSR					0x0000000000000000ull
#define FXR_TXOTR_MSG_DBG_OMB_PAYLOAD4_DATA_SHIFT				0
#define FXR_TXOTR_MSG_DBG_OMB_PAYLOAD4_DATA_MASK				0xFFFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_DBG_OMB_PAYLOAD4_DATA_SMASK				0xFFFFFFFFFFFFFFFFull
/*
* Table #90 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_DBG_OMB_PAYLOAD5
* This CSR is the payload register related to #%%#Section 33.8.8.1, 'Outstanding 
* Message Buffer Access Debug CSR'#%%# for bits 383:320 of the buffer 
* entry.
*/
#define FXR_TXOTR_MSG_DBG_OMB_PAYLOAD5						(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000006030)
#define FXR_TXOTR_MSG_DBG_OMB_PAYLOAD5_RESETCSR					0x0000000000000000ull
#define FXR_TXOTR_MSG_DBG_OMB_PAYLOAD5_DATA_SHIFT				0
#define FXR_TXOTR_MSG_DBG_OMB_PAYLOAD5_DATA_MASK				0xFFFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_DBG_OMB_PAYLOAD5_DATA_SMASK				0xFFFFFFFFFFFFFFFFull
/*
* Table #91 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_DBG_OMB_PAYLOAD6
* This CSR is the payload register related to #%%#Section 33.8.8.1, 'Outstanding 
* Message Buffer Access Debug CSR'#%%# for bits 447:384 of the buffer 
* entry.
*/
#define FXR_TXOTR_MSG_DBG_OMB_PAYLOAD6						(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000006038)
#define FXR_TXOTR_MSG_DBG_OMB_PAYLOAD6_RESETCSR					0x0000000000000000ull
#define FXR_TXOTR_MSG_DBG_OMB_PAYLOAD6_DATA_SHIFT				0
#define FXR_TXOTR_MSG_DBG_OMB_PAYLOAD6_DATA_MASK				0xFFFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_DBG_OMB_PAYLOAD6_DATA_SMASK				0xFFFFFFFFFFFFFFFFull
/*
* Table #92 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_DBG_OMB_PAYLOAD7
* This CSR is the payload register related to #%%#Section 33.8.8.1, 'Outstanding 
* Message Buffer Access Debug CSR'#%%# for bits 511:448 of the buffer 
* entry.
*/
#define FXR_TXOTR_MSG_DBG_OMB_PAYLOAD7						(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000006040)
#define FXR_TXOTR_MSG_DBG_OMB_PAYLOAD7_RESETCSR					0x0000000000000000ull
#define FXR_TXOTR_MSG_DBG_OMB_PAYLOAD7_DATA_SHIFT				0
#define FXR_TXOTR_MSG_DBG_OMB_PAYLOAD7_DATA_MASK				0xFFFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_DBG_OMB_PAYLOAD7_DATA_SMASK				0xFFFFFFFFFFFFFFFFull
/*
* Table #93 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_DBG_MSGID_ACCESS
* This CSR grants read and write access to the Outstanding Message Buffer 
* (OMB).
*/
#define FXR_TXOTR_MSG_DBG_MSGID_ACCESS						(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000006050)
#define FXR_TXOTR_MSG_DBG_MSGID_ACCESS_RESETCSR					0x0010000000000000ull
#define FXR_TXOTR_MSG_DBG_MSGID_ACCESS_VALID_SHIFT				63
#define FXR_TXOTR_MSG_DBG_MSGID_ACCESS_VALID_MASK				0x1ull
#define FXR_TXOTR_MSG_DBG_MSGID_ACCESS_VALID_SMASK				0x8000000000000000ull
#define FXR_TXOTR_MSG_DBG_MSGID_ACCESS_RESERVED_62_60_SHIFT			60
#define FXR_TXOTR_MSG_DBG_MSGID_ACCESS_RESERVED_62_60_MASK			0x7ull
#define FXR_TXOTR_MSG_DBG_MSGID_ACCESS_RESERVED_62_60_SMASK			0x7000000000000000ull
#define FXR_TXOTR_MSG_DBG_MSGID_ACCESS_PAYLOAD_REGS_SHIFT			52
#define FXR_TXOTR_MSG_DBG_MSGID_ACCESS_PAYLOAD_REGS_MASK			0xFFull
#define FXR_TXOTR_MSG_DBG_MSGID_ACCESS_PAYLOAD_REGS_SMASK			0xFF0000000000000ull
#define FXR_TXOTR_MSG_DBG_MSGID_ACCESS_RESERVED_51_8_SHIFT			8
#define FXR_TXOTR_MSG_DBG_MSGID_ACCESS_RESERVED_51_8_MASK			0xFFFFFFFFFFFull
#define FXR_TXOTR_MSG_DBG_MSGID_ACCESS_RESERVED_51_8_SMASK			0xFFFFFFFFFFF00ull
#define FXR_TXOTR_MSG_DBG_MSGID_ACCESS_ADDRESS_SHIFT				0
#define FXR_TXOTR_MSG_DBG_MSGID_ACCESS_ADDRESS_MASK				0xFFull
#define FXR_TXOTR_MSG_DBG_MSGID_ACCESS_ADDRESS_SMASK				0xFFull
/*
* Table #94 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_DBG_MSGID_PAYLOAD0
* This CSR is the payload register related to #%%#Section 33.8.8.10, 'Message 
* Identifier Memory access Debug CSR'#%%# for bits 63:0 of the buffer 
* entry.
*/
#define FXR_TXOTR_MSG_DBG_MSGID_PAYLOAD0					(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000006058)
#define FXR_TXOTR_MSG_DBG_MSGID_PAYLOAD0_RESETCSR				0x0000000000000000ull
#define FXR_TXOTR_MSG_DBG_MSGID_PAYLOAD0_DATA_SHIFT				0
#define FXR_TXOTR_MSG_DBG_MSGID_PAYLOAD0_DATA_MASK				0xFFFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_DBG_MSGID_PAYLOAD0_DATA_SMASK				0xFFFFFFFFFFFFFFFFull
/*
* Table #95 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_DBG_BPE_PROG_MEM_ACCESS
* This CSR grants write access to the BPE Program Memory. Read access is through 
* the TAP.
*/
#define FXR_TXOTR_MSG_DBG_BPE_PROG_MEM_ACCESS					(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000006650)
#define FXR_TXOTR_MSG_DBG_BPE_PROG_MEM_ACCESS_RESETCSR				0x0010000000000000ull
#define FXR_TXOTR_MSG_DBG_BPE_PROG_MEM_ACCESS_VALID_SHIFT			63
#define FXR_TXOTR_MSG_DBG_BPE_PROG_MEM_ACCESS_VALID_MASK			0x1ull
#define FXR_TXOTR_MSG_DBG_BPE_PROG_MEM_ACCESS_VALID_SMASK			0x8000000000000000ull
#define FXR_TXOTR_MSG_DBG_BPE_PROG_MEM_ACCESS_RESERVED_62_60_SHIFT		60
#define FXR_TXOTR_MSG_DBG_BPE_PROG_MEM_ACCESS_RESERVED_62_60_MASK		0x7ull
#define FXR_TXOTR_MSG_DBG_BPE_PROG_MEM_ACCESS_RESERVED_62_60_SMASK		0x7000000000000000ull
#define FXR_TXOTR_MSG_DBG_BPE_PROG_MEM_ACCESS_PAYLOAD_REGS_SHIFT		52
#define FXR_TXOTR_MSG_DBG_BPE_PROG_MEM_ACCESS_PAYLOAD_REGS_MASK			0xFFull
#define FXR_TXOTR_MSG_DBG_BPE_PROG_MEM_ACCESS_PAYLOAD_REGS_SMASK		0xFF0000000000000ull
#define FXR_TXOTR_MSG_DBG_BPE_PROG_MEM_ACCESS_RESERVED_51_12_SHIFT		12
#define FXR_TXOTR_MSG_DBG_BPE_PROG_MEM_ACCESS_RESERVED_51_12_MASK		0xFFFFFFFFFFull
#define FXR_TXOTR_MSG_DBG_BPE_PROG_MEM_ACCESS_RESERVED_51_12_SMASK		0xFFFFFFFFFF000ull
#define FXR_TXOTR_MSG_DBG_BPE_PROG_MEM_ACCESS_ADDRESS_SHIFT			0
#define FXR_TXOTR_MSG_DBG_BPE_PROG_MEM_ACCESS_ADDRESS_MASK			0xFFFull
#define FXR_TXOTR_MSG_DBG_BPE_PROG_MEM_ACCESS_ADDRESS_SMASK			0xFFFull
/*
* Table #96 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_DBG_BPE_PROG_MEM_PAYLOAD0
* This CSR is the payload register related to #%%#Section 33.8.8.12, 'BPE 
* Program Memory Access Debug CSR'#%%# for bits 31:0 of the buffer 
* entry.
*/
#define FXR_TXOTR_MSG_DBG_BPE_PROG_MEM_PAYLOAD0					(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000006658)
#define FXR_TXOTR_MSG_DBG_BPE_PROG_MEM_PAYLOAD0_RESETCSR			0x0000000000000000ull
#define FXR_TXOTR_MSG_DBG_BPE_PROG_MEM_PAYLOAD0_RESERVED_63_32_SHIFT		32
#define FXR_TXOTR_MSG_DBG_BPE_PROG_MEM_PAYLOAD0_RESERVED_63_32_MASK		0xFFFFFFFFull
#define FXR_TXOTR_MSG_DBG_BPE_PROG_MEM_PAYLOAD0_RESERVED_63_32_SMASK		0xFFFFFFFF00000000ull
#define FXR_TXOTR_MSG_DBG_BPE_PROG_MEM_PAYLOAD0_DATA_SHIFT			0
#define FXR_TXOTR_MSG_DBG_BPE_PROG_MEM_PAYLOAD0_DATA_MASK			0xFFFFFFFFull
#define FXR_TXOTR_MSG_DBG_BPE_PROG_MEM_PAYLOAD0_DATA_SMASK			0xFFFFFFFFull
/*
* Table #97 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_DBG_BPE_DATA_MEM_ACCESS
* This CSR grants write access to the BPE Data Memory. Read access is through 
* TAP. 
*/
#define FXR_TXOTR_MSG_DBG_BPE_DATA_MEM_ACCESS					(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000006660)
#define FXR_TXOTR_MSG_DBG_BPE_DATA_MEM_ACCESS_RESETCSR				0x0010000000000000ull
#define FXR_TXOTR_MSG_DBG_BPE_DATA_MEM_ACCESS_VALID_SHIFT			63
#define FXR_TXOTR_MSG_DBG_BPE_DATA_MEM_ACCESS_VALID_MASK			0x1ull
#define FXR_TXOTR_MSG_DBG_BPE_DATA_MEM_ACCESS_VALID_SMASK			0x8000000000000000ull
#define FXR_TXOTR_MSG_DBG_BPE_DATA_MEM_ACCESS_RESERVED_62_60_SHIFT		60
#define FXR_TXOTR_MSG_DBG_BPE_DATA_MEM_ACCESS_RESERVED_62_60_MASK		0x7ull
#define FXR_TXOTR_MSG_DBG_BPE_DATA_MEM_ACCESS_RESERVED_62_60_SMASK		0x7000000000000000ull
#define FXR_TXOTR_MSG_DBG_BPE_DATA_MEM_ACCESS_PAYLOAD_REGS_SHIFT		52
#define FXR_TXOTR_MSG_DBG_BPE_DATA_MEM_ACCESS_PAYLOAD_REGS_MASK			0xFFull
#define FXR_TXOTR_MSG_DBG_BPE_DATA_MEM_ACCESS_PAYLOAD_REGS_SMASK		0xFF0000000000000ull
#define FXR_TXOTR_MSG_DBG_BPE_DATA_MEM_ACCESS_RESERVED_51_10_SHIFT		10
#define FXR_TXOTR_MSG_DBG_BPE_DATA_MEM_ACCESS_RESERVED_51_10_MASK		0x3FFFFFFFFFFull
#define FXR_TXOTR_MSG_DBG_BPE_DATA_MEM_ACCESS_RESERVED_51_10_SMASK		0xFFFFFFFFFFC00ull
#define FXR_TXOTR_MSG_DBG_BPE_DATA_MEM_ACCESS_ADDRESS_SHIFT			0
#define FXR_TXOTR_MSG_DBG_BPE_DATA_MEM_ACCESS_ADDRESS_MASK			0x3FFull
#define FXR_TXOTR_MSG_DBG_BPE_DATA_MEM_ACCESS_ADDRESS_SMASK			0x3FFull
/*
* Table #98 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_DBG_BPE_DATA_MEM_PAYLOAD0
* This CSR is the payload register related to #%%#Section 33.8.8.14, 'BPE Data 
* Memory Access Debug CSR'#%%# for bits 63:0 of the buffer entry.
*/
#define FXR_TXOTR_MSG_DBG_BPE_DATA_MEM_PAYLOAD0					(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000006668)
#define FXR_TXOTR_MSG_DBG_BPE_DATA_MEM_PAYLOAD0_RESETCSR			0x0000000000000000ull
#define FXR_TXOTR_MSG_DBG_BPE_DATA_MEM_PAYLOAD0_DATA_SHIFT			0
#define FXR_TXOTR_MSG_DBG_BPE_DATA_MEM_PAYLOAD0_DATA_MASK			0xFFFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_DBG_BPE_DATA_MEM_PAYLOAD0_DATA_SMASK			0xFFFFFFFFFFFFFFFFull
/*
* Table #99 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_DBG_BPE_CONTEXT_AVAILABLE_REG
* This CSR reads the context-available registers of the BPE. 
*/
#define FXR_TXOTR_MSG_DBG_BPE_CONTEXT_AVAILABLE_REG				(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000006670)
#define FXR_TXOTR_MSG_DBG_BPE_CONTEXT_AVAILABLE_REG_RESETCSR			0x0000000000000000ull
#define FXR_TXOTR_MSG_DBG_BPE_CONTEXT_AVAILABLE_REG_RESERVED_63_16_SHIFT	16
#define FXR_TXOTR_MSG_DBG_BPE_CONTEXT_AVAILABLE_REG_RESERVED_63_16_MASK		0xFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_DBG_BPE_CONTEXT_AVAILABLE_REG_RESERVED_63_16_SMASK	0xFFFFFFFFFFFF0000ull
#define FXR_TXOTR_MSG_DBG_BPE_CONTEXT_AVAILABLE_REG_NACK_SHIFT			12
#define FXR_TXOTR_MSG_DBG_BPE_CONTEXT_AVAILABLE_REG_NACK_MASK			0xFull
#define FXR_TXOTR_MSG_DBG_BPE_CONTEXT_AVAILABLE_REG_NACK_SMASK			0xF000ull
#define FXR_TXOTR_MSG_DBG_BPE_CONTEXT_AVAILABLE_REG_TIMEOUT_SHIFT		4
#define FXR_TXOTR_MSG_DBG_BPE_CONTEXT_AVAILABLE_REG_TIMEOUT_MASK		0xFFull
#define FXR_TXOTR_MSG_DBG_BPE_CONTEXT_AVAILABLE_REG_TIMEOUT_SMASK		0xFF0ull
#define FXR_TXOTR_MSG_DBG_BPE_CONTEXT_AVAILABLE_REG_CTS_SHIFT			0
#define FXR_TXOTR_MSG_DBG_BPE_CONTEXT_AVAILABLE_REG_CTS_MASK			0xFull
#define FXR_TXOTR_MSG_DBG_BPE_CONTEXT_AVAILABLE_REG_CTS_SMASK			0xFull
/*
* Table #100 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_DBG_OMB_MSG_COUNT
* This CSR tracks the number of messages received in the OMB input queues from 
* TXCI. 
*/
#define FXR_TXOTR_MSG_DBG_OMB_MSG_COUNT						(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000006680)
#define FXR_TXOTR_MSG_DBG_OMB_MSG_COUNT_RESETCSR				0x0000000000000000ull
#define FXR_TXOTR_MSG_DBG_OMB_MSG_COUNT_COUNT_SHIFT				0
#define FXR_TXOTR_MSG_DBG_OMB_MSG_COUNT_COUNT_MASK				0xFFFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_DBG_OMB_MSG_COUNT_COUNT_SMASK				0xFFFFFFFFFFFFFFFFull
/*
* Table #101 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_DBG_OMB_RENDEZ_MSG_COUNT
* This CSR tracks the total number of messages received in the OMB Rendezvous 
* input queues from BPE. 
*/
#define FXR_TXOTR_MSG_DBG_OMB_RENDEZ_MSG_COUNT					(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000006820)
#define FXR_TXOTR_MSG_DBG_OMB_RENDEZ_MSG_COUNT_RESETCSR				0x0000000000000000ull
#define FXR_TXOTR_MSG_DBG_OMB_RENDEZ_MSG_COUNT_COUNT_SHIFT			0
#define FXR_TXOTR_MSG_DBG_OMB_RENDEZ_MSG_COUNT_COUNT_MASK			0xFFFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_DBG_OMB_RENDEZ_MSG_COUNT_COUNT_SMASK			0xFFFFFFFFFFFFFFFFull
/*
* Table #102 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_DBG_OMB_REPLY_PKT_COUNT
* This CSR counts the total number of reply packets received from packet-level 
* partition.
*/
#define FXR_TXOTR_MSG_DBG_OMB_REPLY_PKT_COUNT					(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000006860)
#define FXR_TXOTR_MSG_DBG_OMB_REPLY_PKT_COUNT_RESETCSR				0x0000000000000000ull
#define FXR_TXOTR_MSG_DBG_OMB_REPLY_PKT_COUNT_COUNT_SHIFT			0
#define FXR_TXOTR_MSG_DBG_OMB_REPLY_PKT_COUNT_COUNT_MASK			0xFFFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_DBG_OMB_REPLY_PKT_COUNT_COUNT_SMASK			0xFFFFFFFFFFFFFFFFull
/*
* Table #103 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_DBG_RXDMA_CMD_COUNT
* This CSR counts the total number of commands sent to RXDMA.
*/
#define FXR_TXOTR_MSG_DBG_RXDMA_CMD_COUNT					(FXR_TX_OTR_MSG_TOP_CSRS + 0x0000000068A0)
#define FXR_TXOTR_MSG_DBG_RXDMA_CMD_COUNT_RESETCSR				0x0000000000000000ull
#define FXR_TXOTR_MSG_DBG_RXDMA_CMD_COUNT_COUNT_SHIFT				0
#define FXR_TXOTR_MSG_DBG_RXDMA_CMD_COUNT_COUNT_MASK				0xFFFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_DBG_RXDMA_CMD_COUNT_COUNT_SMASK				0xFFFFFFFFFFFFFFFFull
/*
* Table #104 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_DBG_OUT_RENDEZ_TRANS_COUNT
* This CSR tracks the number of outstanding rendezvous transactions in OTR. The 
* count is incremented when an RTS is received and decremented when the final 
* ACK is processed and a command (or event) is sent to RXDMA. 
*/
#define FXR_TXOTR_MSG_DBG_OUT_RENDEZ_TRANS_COUNT				(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000006900)
#define FXR_TXOTR_MSG_DBG_OUT_RENDEZ_TRANS_COUNT_RESETCSR			0x0000000000000000ull
#define FXR_TXOTR_MSG_DBG_OUT_RENDEZ_TRANS_COUNT_COUNT_SHIFT			0
#define FXR_TXOTR_MSG_DBG_OUT_RENDEZ_TRANS_COUNT_COUNT_MASK			0xFFFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_DBG_OUT_RENDEZ_TRANS_COUNT_COUNT_SMASK			0xFFFFFFFFFFFFFFFFull
/*
* Table #105 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_DBG_MC0_OUTSTANDING_MSG_CNT
* This CSR keeps a count of the number of outstanding messages for MC0. 
* 
*/
#define FXR_TXOTR_MSG_DBG_MC0_OUTSTANDING_MSG_CNT				(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000006940)
#define FXR_TXOTR_MSG_DBG_MC0_OUTSTANDING_MSG_CNT_RESETCSR			0x0000000000000000ull
#define FXR_TXOTR_MSG_DBG_MC0_OUTSTANDING_MSG_CNT_TC3_SHIFT			48
#define FXR_TXOTR_MSG_DBG_MC0_OUTSTANDING_MSG_CNT_TC3_MASK			0xFFFFull
#define FXR_TXOTR_MSG_DBG_MC0_OUTSTANDING_MSG_CNT_TC3_SMASK			0xFFFF000000000000ull
#define FXR_TXOTR_MSG_DBG_MC0_OUTSTANDING_MSG_CNT_TC2_SHIFT			32
#define FXR_TXOTR_MSG_DBG_MC0_OUTSTANDING_MSG_CNT_TC2_MASK			0xFFFFull
#define FXR_TXOTR_MSG_DBG_MC0_OUTSTANDING_MSG_CNT_TC2_SMASK			0xFFFF00000000ull
#define FXR_TXOTR_MSG_DBG_MC0_OUTSTANDING_MSG_CNT_TC1_SHIFT			16
#define FXR_TXOTR_MSG_DBG_MC0_OUTSTANDING_MSG_CNT_TC1_MASK			0xFFFFull
#define FXR_TXOTR_MSG_DBG_MC0_OUTSTANDING_MSG_CNT_TC1_SMASK			0xFFFF0000ull
#define FXR_TXOTR_MSG_DBG_MC0_OUTSTANDING_MSG_CNT_TC0_SHIFT			0
#define FXR_TXOTR_MSG_DBG_MC0_OUTSTANDING_MSG_CNT_TC0_MASK			0xFFFFull
#define FXR_TXOTR_MSG_DBG_MC0_OUTSTANDING_MSG_CNT_TC0_SMASK			0xFFFFull
/*
* Table #106 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_DBG_MC1_OUTSTANDING_MSG_CNT
* This CSR keeps a count of the number of outstanding messages for MC1. 
* 
*/
#define FXR_TXOTR_MSG_DBG_MC1_OUTSTANDING_MSG_CNT				(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000006948)
#define FXR_TXOTR_MSG_DBG_MC1_OUTSTANDING_MSG_CNT_RESETCSR			0x0000000000000000ull
#define FXR_TXOTR_MSG_DBG_MC1_OUTSTANDING_MSG_CNT_TC3_SHIFT			48
#define FXR_TXOTR_MSG_DBG_MC1_OUTSTANDING_MSG_CNT_TC3_MASK			0xFFFFull
#define FXR_TXOTR_MSG_DBG_MC1_OUTSTANDING_MSG_CNT_TC3_SMASK			0xFFFF000000000000ull
#define FXR_TXOTR_MSG_DBG_MC1_OUTSTANDING_MSG_CNT_TC2_SHIFT			32
#define FXR_TXOTR_MSG_DBG_MC1_OUTSTANDING_MSG_CNT_TC2_MASK			0xFFFFull
#define FXR_TXOTR_MSG_DBG_MC1_OUTSTANDING_MSG_CNT_TC2_SMASK			0xFFFF00000000ull
#define FXR_TXOTR_MSG_DBG_MC1_OUTSTANDING_MSG_CNT_TC1_SHIFT			16
#define FXR_TXOTR_MSG_DBG_MC1_OUTSTANDING_MSG_CNT_TC1_MASK			0xFFFFull
#define FXR_TXOTR_MSG_DBG_MC1_OUTSTANDING_MSG_CNT_TC1_SMASK			0xFFFF0000ull
#define FXR_TXOTR_MSG_DBG_MC1_OUTSTANDING_MSG_CNT_TC0_SHIFT			0
#define FXR_TXOTR_MSG_DBG_MC1_OUTSTANDING_MSG_CNT_TC0_MASK			0xFFFFull
#define FXR_TXOTR_MSG_DBG_MC1_OUTSTANDING_MSG_CNT_TC0_SMASK			0xFFFFull
/*
* Table #107 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_DBG_FIRMWARE_BPE_ADDR
* This is the base address destination for firmware trace messages.
*/
#define FXR_TXOTR_MSG_DBG_FIRMWARE_BPE_ADDR					(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000006950)
#define FXR_TXOTR_MSG_DBG_FIRMWARE_BPE_ADDR_RESETCSR				0x0000000000000000ull
#define FXR_TXOTR_MSG_DBG_FIRMWARE_BPE_ADDR_TRACE_ADDRESS_SHIFT			0
#define FXR_TXOTR_MSG_DBG_FIRMWARE_BPE_ADDR_TRACE_ADDRESS_MASK			0xFFFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_DBG_FIRMWARE_BPE_ADDR_TRACE_ADDRESS_SMASK			0xFFFFFFFFFFFFFFFFull
/*
* Table #108 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_DBG_FIRMWARE_FPE_ADDR
* This is the base address destination for firmware trace messages.
*/
#define FXR_TXOTR_MSG_DBG_FIRMWARE_FPE_ADDR					(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000006958)
#define FXR_TXOTR_MSG_DBG_FIRMWARE_FPE_ADDR_RESETCSR				0x0000000000000000ull
#define FXR_TXOTR_MSG_DBG_FIRMWARE_FPE_ADDR_TRACE_ADDRESS_SHIFT			0
#define FXR_TXOTR_MSG_DBG_FIRMWARE_FPE_ADDR_TRACE_ADDRESS_MASK			0xFFFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_DBG_FIRMWARE_FPE_ADDR_TRACE_ADDRESS_SMASK			0xFFFFFFFFFFFFFFFFull
/*
* Table #109 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_DBG_BPE_POST_DATA
* This CSR contains the Power on Self Test (POST) data for BPE.
*/
#define FXR_TXOTR_MSG_DBG_BPE_POST_DATA						(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000006960)
#define FXR_TXOTR_MSG_DBG_BPE_POST_DATA_RESETCSR				0x0000000000000000ull
#define FXR_TXOTR_MSG_DBG_BPE_POST_DATA_DATA_SHIFT				0
#define FXR_TXOTR_MSG_DBG_BPE_POST_DATA_DATA_MASK				0xFFFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_DBG_BPE_POST_DATA_DATA_SMASK				0xFFFFFFFFFFFFFFFFull
/*
* Table #110 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_PRF_STALL_OMB_ENTRIES_X
* This CSR configures the performance registers used to track stalling due to a 
* lack of OMB entries. See more details in Performance Counters Specification, 
* page #%%#666#%%#.
*/
#define FXR_TXOTR_MSG_PRF_STALL_OMB_ENTRIES_X					(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000008000)
#define FXR_TXOTR_MSG_PRF_STALL_OMB_ENTRIES_X_RESETCSR				0x000000000000000Aull
#define FXR_TXOTR_MSG_PRF_STALL_OMB_ENTRIES_X_RESERVED_63_4_SHIFT		4
#define FXR_TXOTR_MSG_PRF_STALL_OMB_ENTRIES_X_RESERVED_63_4_MASK		0xFFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_PRF_STALL_OMB_ENTRIES_X_RESERVED_63_4_SMASK		0xFFFFFFFFFFFFFFF0ull
#define FXR_TXOTR_MSG_PRF_STALL_OMB_ENTRIES_X_MCTC_SHIFT			0
#define FXR_TXOTR_MSG_PRF_STALL_OMB_ENTRIES_X_MCTC_MASK				0xFull
#define FXR_TXOTR_MSG_PRF_STALL_OMB_ENTRIES_X_MCTC_SMASK			0xFull
/*
* Table #111 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_PRF_STALL_OMB_ENTRIES_Y
* This CSR configures the performance registers used to track stalling due to a 
* lack of OMB entries. See more details in Performance Counters Specification, 
* page #%%#666#%%#.
*/
#define FXR_TXOTR_MSG_PRF_STALL_OMB_ENTRIES_Y					(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000008008)
#define FXR_TXOTR_MSG_PRF_STALL_OMB_ENTRIES_Y_RESETCSR				0x0000000000000008ull
#define FXR_TXOTR_MSG_PRF_STALL_OMB_ENTRIES_Y_RESERVED_63_4_SHIFT		4
#define FXR_TXOTR_MSG_PRF_STALL_OMB_ENTRIES_Y_RESERVED_63_4_MASK		0xFFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_PRF_STALL_OMB_ENTRIES_Y_RESERVED_63_4_SMASK		0xFFFFFFFFFFFFFFF0ull
#define FXR_TXOTR_MSG_PRF_STALL_OMB_ENTRIES_Y_MCTC_SHIFT			0
#define FXR_TXOTR_MSG_PRF_STALL_OMB_ENTRIES_Y_MCTC_MASK				0xFull
#define FXR_TXOTR_MSG_PRF_STALL_OMB_ENTRIES_Y_MCTC_SMASK			0xFull
/*
* Table #112 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_PRF_STALL_RXDMA_CREDITS_X
* This CSR configures the performance registers used to track stalling due to a 
* lack of RXDMA Credits. See more details in Performance Counters Specification, 
* page #%%#666#%%#.
*/
#define FXR_TXOTR_MSG_PRF_STALL_RXDMA_CREDITS_X					(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000008010)
#define FXR_TXOTR_MSG_PRF_STALL_RXDMA_CREDITS_X_RESETCSR			0x0000000000000004ull
#define FXR_TXOTR_MSG_PRF_STALL_RXDMA_CREDITS_X_RESERVED_63_3_SHIFT		3
#define FXR_TXOTR_MSG_PRF_STALL_RXDMA_CREDITS_X_RESERVED_63_3_MASK		0x1FFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_PRF_STALL_RXDMA_CREDITS_X_RESERVED_63_3_SMASK		0xFFFFFFFFFFFFFFF8ull
#define FXR_TXOTR_MSG_PRF_STALL_RXDMA_CREDITS_X_TC_SHIFT			0
#define FXR_TXOTR_MSG_PRF_STALL_RXDMA_CREDITS_X_TC_MASK				0x7ull
#define FXR_TXOTR_MSG_PRF_STALL_RXDMA_CREDITS_X_TC_SMASK			0x7ull
/*
* Table #113 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_PRF_STALL_RXDMA_CREDITS_Y
* This CSR configures the performance registers used to track stalling due to a 
* lack of RXDMA credits. See more details in Performance Counters Specification, 
* page #%%#666#%%#.
*/
#define FXR_TXOTR_MSG_PRF_STALL_RXDMA_CREDITS_Y					(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000008018)
#define FXR_TXOTR_MSG_PRF_STALL_RXDMA_CREDITS_Y_RESETCSR			0x0000000000000000ull
#define FXR_TXOTR_MSG_PRF_STALL_RXDMA_CREDITS_Y_RESERVED_63_3_SHIFT		3
#define FXR_TXOTR_MSG_PRF_STALL_RXDMA_CREDITS_Y_RESERVED_63_3_MASK		0x1FFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_PRF_STALL_RXDMA_CREDITS_Y_RESERVED_63_3_SMASK		0xFFFFFFFFFFFFFFF8ull
#define FXR_TXOTR_MSG_PRF_STALL_RXDMA_CREDITS_Y_TC_SHIFT			0
#define FXR_TXOTR_MSG_PRF_STALL_RXDMA_CREDITS_Y_TC_MASK				0x7ull
#define FXR_TXOTR_MSG_PRF_STALL_RXDMA_CREDITS_Y_TC_SMASK			0x7ull
/*
* Table #114 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_PRF_STALL_M_TO_P_CREDITS_X
* This CSR configures the performance registers used to track stalling due to a 
* lack of Message Partition to Packet Partition Credits. See more details in 
* Performance Counters Specification, page #%%#666#%%#.
*/
#define FXR_TXOTR_MSG_PRF_STALL_M_TO_P_CREDITS_X				(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000008020)
#define FXR_TXOTR_MSG_PRF_STALL_M_TO_P_CREDITS_X_RESETCSR			0x000000000000000Full
#define FXR_TXOTR_MSG_PRF_STALL_M_TO_P_CREDITS_X_RESERVED_63_4_SHIFT		4
#define FXR_TXOTR_MSG_PRF_STALL_M_TO_P_CREDITS_X_RESERVED_63_4_MASK		0xFFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_PRF_STALL_M_TO_P_CREDITS_X_RESERVED_63_4_SMASK		0xFFFFFFFFFFFFFFF0ull
#define FXR_TXOTR_MSG_PRF_STALL_M_TO_P_CREDITS_X_MCTC_SHIFT			0
#define FXR_TXOTR_MSG_PRF_STALL_M_TO_P_CREDITS_X_MCTC_MASK			0xFull
#define FXR_TXOTR_MSG_PRF_STALL_M_TO_P_CREDITS_X_MCTC_SMASK			0xFull
/*
* Table #115 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_PRF_STALL_M_TO_P_CREDITS_Y
* This CSR configures the performance registers used to track stalling due to a 
* lack of Message Partition to Packet Partition credits. See more details in 
* Performance Counters Specification, page #%%#666#%%#.
*/
#define FXR_TXOTR_MSG_PRF_STALL_M_TO_P_CREDITS_Y				(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000008028)
#define FXR_TXOTR_MSG_PRF_STALL_M_TO_P_CREDITS_Y_RESETCSR			0x000000000000000Eull
#define FXR_TXOTR_MSG_PRF_STALL_M_TO_P_CREDITS_Y_RESERVED_63_4_SHIFT		4
#define FXR_TXOTR_MSG_PRF_STALL_M_TO_P_CREDITS_Y_RESERVED_63_4_MASK		0xFFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_PRF_STALL_M_TO_P_CREDITS_Y_RESERVED_63_4_SMASK		0xFFFFFFFFFFFFFFF0ull
#define FXR_TXOTR_MSG_PRF_STALL_M_TO_P_CREDITS_Y_MCTC_SHIFT			0
#define FXR_TXOTR_MSG_PRF_STALL_M_TO_P_CREDITS_Y_MCTC_MASK			0xFull
#define FXR_TXOTR_MSG_PRF_STALL_M_TO_P_CREDITS_Y_MCTC_SMASK			0xFull
/*
* Table #116 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_PRF_STALL_PREFRAG_CREDITS_X
* This CSR configures the performance registers used to track stalling due to a 
* lack of Pre-fragmentation Credits. See more details in Performance Counters 
* Specification, page #%%#666#%%#.
*/
#define FXR_TXOTR_MSG_PRF_STALL_PREFRAG_CREDITS_X				(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000008030)
#define FXR_TXOTR_MSG_PRF_STALL_PREFRAG_CREDITS_X_RESETCSR			0x0000000000000008ull
#define FXR_TXOTR_MSG_PRF_STALL_PREFRAG_CREDITS_X_RESERVED_63_4_SHIFT		4
#define FXR_TXOTR_MSG_PRF_STALL_PREFRAG_CREDITS_X_RESERVED_63_4_MASK		0xFFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_PRF_STALL_PREFRAG_CREDITS_X_RESERVED_63_4_SMASK		0xFFFFFFFFFFFFFFF0ull
#define FXR_TXOTR_MSG_PRF_STALL_PREFRAG_CREDITS_X_MCTC_SHIFT			0
#define FXR_TXOTR_MSG_PRF_STALL_PREFRAG_CREDITS_X_MCTC_MASK			0xFull
#define FXR_TXOTR_MSG_PRF_STALL_PREFRAG_CREDITS_X_MCTC_SMASK			0xFull
/*
* Table #117 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_PRF_STALL_PREFRAG_CREDITS_Y
* This CSR configures the performance registers used to track stalling due to a 
* lack of Message Partition to Packet Partition credits. See more details in 
* Performance Counters Specification, page #%%#666#%%#.
*/
#define FXR_TXOTR_MSG_PRF_STALL_PREFRAG_CREDITS_Y				(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000008038)
#define FXR_TXOTR_MSG_PRF_STALL_PREFRAG_CREDITS_Y_RESETCSR			0x000000000000000Aull
#define FXR_TXOTR_MSG_PRF_STALL_PREFRAG_CREDITS_Y_RESERVED_63_4_SHIFT		4
#define FXR_TXOTR_MSG_PRF_STALL_PREFRAG_CREDITS_Y_RESERVED_63_4_MASK		0xFFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_PRF_STALL_PREFRAG_CREDITS_Y_RESERVED_63_4_SMASK		0xFFFFFFFFFFFFFFF0ull
#define FXR_TXOTR_MSG_PRF_STALL_PREFRAG_CREDITS_Y_MCTC_SHIFT			0
#define FXR_TXOTR_MSG_PRF_STALL_PREFRAG_CREDITS_Y_MCTC_MASK			0xFull
#define FXR_TXOTR_MSG_PRF_STALL_PREFRAG_CREDITS_Y_MCTC_SMASK			0xFull
/*
* Table #118 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_PRF_MSGS_OPENED_X
* This CSR configures the performance registers used to track the number of 
* messages generated by TXOTR. See more details in Performance Counters 
* Specification, page #%%#666#%%#.
*/
#define FXR_TXOTR_MSG_PRF_MSGS_OPENED_X						(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000008040)
#define FXR_TXOTR_MSG_PRF_MSGS_OPENED_X_RESETCSR				0x0000000000000008ull
#define FXR_TXOTR_MSG_PRF_MSGS_OPENED_X_RESERVED_63_4_SHIFT			4
#define FXR_TXOTR_MSG_PRF_MSGS_OPENED_X_RESERVED_63_4_MASK			0xFFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_PRF_MSGS_OPENED_X_RESERVED_63_4_SMASK			0xFFFFFFFFFFFFFFF0ull
#define FXR_TXOTR_MSG_PRF_MSGS_OPENED_X_MCTC_SHIFT				0
#define FXR_TXOTR_MSG_PRF_MSGS_OPENED_X_MCTC_MASK				0xFull
#define FXR_TXOTR_MSG_PRF_MSGS_OPENED_X_MCTC_SMASK				0xFull
/*
* Table #119 of fxr_tx_otr_msg_top_csrs - TXOTR_MSG_PRF_MSGS_CLOSED_X
* This CSR configures the performance registers used to track the number of 
* messages completed by TXOTR. See more details in Performance Counters 
* Specification, page #%%#666#%%#.
*/
#define FXR_TXOTR_MSG_PRF_MSGS_CLOSED_X						(FXR_TX_OTR_MSG_TOP_CSRS + 0x000000008048)
#define FXR_TXOTR_MSG_PRF_MSGS_CLOSED_X_RESETCSR				0x0000000000000008ull
#define FXR_TXOTR_MSG_PRF_MSGS_CLOSED_X_RESERVED_63_4_SHIFT			4
#define FXR_TXOTR_MSG_PRF_MSGS_CLOSED_X_RESERVED_63_4_MASK			0xFFFFFFFFFFFFFFFull
#define FXR_TXOTR_MSG_PRF_MSGS_CLOSED_X_RESERVED_63_4_SMASK			0xFFFFFFFFFFFFFFF0ull
#define FXR_TXOTR_MSG_PRF_MSGS_CLOSED_X_MCTC_SHIFT				0
#define FXR_TXOTR_MSG_PRF_MSGS_CLOSED_X_MCTC_MASK				0xFull
#define FXR_TXOTR_MSG_PRF_MSGS_CLOSED_X_MCTC_SMASK				0xFull

#endif 		/* DEF_FXR_TX_OTR_MSG_TOP_CSRS_SW_DEF */
