

================================================================
== Vitis HLS Report for 'img_interleave_manual_seq_Pipeline_LOAD'
================================================================
* Date:           Fri Jun  7 14:53:00 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        img_inter
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.594 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1228802|  1228802|  12.288 ms|  12.288 ms|  1228802|  1228802|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- LOAD    |  1228800|  1228800|         2|          1|          1|  1228800|       yes|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.50>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 5 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%t_V = alloca i32 1"   --->   Operation 6 'alloca' 't_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%t_V_1 = alloca i32 1"   --->   Operation 7 'alloca' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_idx_V_new_0 = alloca i32 1"   --->   Operation 8 'alloca' 'x_idx_V_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_idx_V_flag_0 = alloca i32 1"   --->   Operation 9 'alloca' 'x_idx_V_flag_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x15_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x14_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x13_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x12_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x11_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x10_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x9_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x8_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x7_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x6_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x5_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x4_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x3_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x2_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x1_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x0_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%x_sel_V_load_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %x_sel_V_load"   --->   Operation 26 'read' 'x_sel_V_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%x_idx_V_load_read = read i21 @_ssdm_op_Read.ap_auto.i21, i21 %x_idx_V_load"   --->   Operation 27 'read' 'x_idx_V_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.50ns)   --->   "%store_ln0 = store i1 0, i1 %x_idx_V_flag_0"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.50>
ST_1 : Operation 29 [1/1] (0.50ns)   --->   "%store_ln0 = store i21 %x_idx_V_load_read, i21 %t_V_1"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.50>
ST_1 : Operation 30 [1/1] (0.46ns)   --->   "%store_ln0 = store i4 %x_sel_V_load_read, i4 %t_V"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 31 [1/1] (0.46ns)   --->   "%store_ln0 = store i21 0, i21 %i_V"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.80>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%i_V_1 = load i21 %i_V" [../src/interleave_manual_seq.cpp:26]   --->   Operation 33 'load' 'i_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.90ns)   --->   "%icmp_ln26 = icmp_eq  i21 %i_V_1, i21 1228800" [../src/interleave_manual_seq.cpp:26]   --->   Operation 34 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1228800, i64 1228800, i64 1228800"   --->   Operation 35 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.12ns)   --->   "%i = add i21 %i_V_1, i21 1" [../src/interleave_manual_seq.cpp:26]   --->   Operation 36 'add' 'i' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %.split7, void %.loopexit.loopexit.exitStub" [../src/interleave_manual_seq.cpp:26]   --->   Operation 37 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%t_V_load = load i4 %t_V"   --->   Operation 38 'load' 't_V_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%t_V_1_load = load i21 %t_V_1"   --->   Operation 39 'load' 't_V_1_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i21 %i_V_1"   --->   Operation 40 'zext' 'zext_ln587' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmpx_V_addr = getelementptr i8 %tmpx_V, i64 0, i64 %zext_ln587"   --->   Operation 41 'getelementptr' 'tmpx_V_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (1.29ns)   --->   "%tmpx_V_load = load i21 %tmpx_V_addr"   --->   Operation 42 'load' 'tmpx_V_load' <Predicate = (!icmp_ln26)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1228800> <RAM>
ST_2 : Operation 43 [1/1] (0.80ns)   --->   "%add_ln885 = add i4 %t_V_load, i4 1"   --->   Operation 43 'add' 'add_ln885' <Predicate = (!icmp_ln26)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.71ns)   --->   "%switch_ln13 = switch i4 %t_V_load, void, i4 0, void, i4 1, void, i4 2, void, i4 3, void, i4 4, void, i4 5, void, i4 6, void, i4 7, void, i4 8, void, i4 9, void, i4 10, void, i4 11, void, i4 12, void, i4 13, void, i4 14, void" [../src/./write_mem_seq.hpp:13]   --->   Operation 44 'switch' 'switch_ln13' <Predicate = (!icmp_ln26)> <Delay = 0.71>
ST_2 : Operation 45 [1/1] (1.12ns)   --->   "%add_ln885_1 = add i21 %t_V_1_load, i21 1"   --->   Operation 45 'add' 'add_ln885_1' <Predicate = (!icmp_ln26 & t_V_load == 15)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.50ns)   --->   "%store_ln64 = store i1 1, i1 %x_idx_V_flag_0" [../src/./write_mem_seq.hpp:64]   --->   Operation 46 'store' 'store_ln64' <Predicate = (!icmp_ln26 & t_V_load == 15)> <Delay = 0.50>
ST_2 : Operation 47 [1/1] (0.46ns)   --->   "%store_ln64 = store i21 %add_ln885_1, i21 %x_idx_V_new_0" [../src/./write_mem_seq.hpp:64]   --->   Operation 47 'store' 'store_ln64' <Predicate = (!icmp_ln26 & t_V_load == 15)> <Delay = 0.46>
ST_2 : Operation 48 [1/1] (0.50ns)   --->   "%store_ln64 = store i21 %add_ln885_1, i21 %t_V_1" [../src/./write_mem_seq.hpp:64]   --->   Operation 48 'store' 'store_ln64' <Predicate = (!icmp_ln26 & t_V_load == 15)> <Delay = 0.50>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%t_V_1_load_1 = load i21 %t_V_1" [../src/./write_mem_seq.hpp:68]   --->   Operation 49 'load' 't_V_1_load_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.90ns)   --->   "%icmp_ln1064 = icmp_eq  i21 %t_V_1_load_1, i21 76800"   --->   Operation 50 'icmp' 'icmp_ln1064' <Predicate = (!icmp_ln26)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.39ns)   --->   "%select_ln68_1 = select i1 %icmp_ln1064, i21 0, i21 %t_V_1_load_1" [../src/./write_mem_seq.hpp:68]   --->   Operation 51 'select' 'select_ln68_1' <Predicate = (!icmp_ln26)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.50ns)   --->   "%store_ln68 = store i21 %select_ln68_1, i21 %t_V_1" [../src/./write_mem_seq.hpp:68]   --->   Operation 52 'store' 'store_ln68' <Predicate = (!icmp_ln26)> <Delay = 0.50>
ST_2 : Operation 53 [1/1] (0.46ns)   --->   "%store_ln885 = store i4 %add_ln885, i4 %t_V"   --->   Operation 53 'store' 'store_ln885' <Predicate = (!icmp_ln26)> <Delay = 0.46>
ST_2 : Operation 54 [1/1] (0.46ns)   --->   "%store_ln26 = store i21 %i, i21 %i_V" [../src/interleave_manual_seq.cpp:26]   --->   Operation 54 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.46>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%x_idx_V_new_0_load = load i21 %x_idx_V_new_0"   --->   Operation 115 'load' 'x_idx_V_new_0_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%x_idx_V_flag_0_load = load i1 %x_idx_V_flag_0"   --->   Operation 116 'load' 'x_idx_V_flag_0_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %x_idx_V_flag_0_out, i1 %x_idx_V_flag_0_load"   --->   Operation 117 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i21P0A, i21 %x_idx_V_new_0_out, i21 %x_idx_V_new_0_load"   --->   Operation 118 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 119 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.59>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln321 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty"   --->   Operation 55 'specpipeline' 'specpipeline_ln321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln321 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7"   --->   Operation 56 'specloopname' 'specloopname_ln321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i8 %tmpx_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_seq.cpp:28]   --->   Operation 57 'specmemcore' 'specmemcore_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/2] (1.29ns)   --->   "%tmpx_V_load = load i21 %tmpx_V_addr"   --->   Operation 58 'load' 'tmpx_V_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1228800> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln587_16 = zext i21 %t_V_1_load"   --->   Operation 59 'zext' 'zext_ln587_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%x_x14_V_addr = getelementptr i8 %x_x14_V, i64 0, i64 %zext_ln587_16" [../src/./write_mem_seq.hpp:60]   --->   Operation 60 'getelementptr' 'x_x14_V_addr' <Predicate = (t_V_load == 14)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.29ns)   --->   "%store_ln60 = store i8 %tmpx_V_load, i17 %x_x14_V_addr" [../src/./write_mem_seq.hpp:60]   --->   Operation 61 'store' 'store_ln60' <Predicate = (t_V_load == 14)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln61 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi1228800EE9write_seqE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_seq.hpp:61]   --->   Operation 62 'br' 'br_ln61' <Predicate = (t_V_load == 14)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%x_x13_V_addr = getelementptr i8 %x_x13_V, i64 0, i64 %zext_ln587_16" [../src/./write_mem_seq.hpp:57]   --->   Operation 63 'getelementptr' 'x_x13_V_addr' <Predicate = (t_V_load == 13)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.29ns)   --->   "%store_ln57 = store i8 %tmpx_V_load, i17 %x_x13_V_addr" [../src/./write_mem_seq.hpp:57]   --->   Operation 64 'store' 'store_ln57' <Predicate = (t_V_load == 13)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln58 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi1228800EE9write_seqE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_seq.hpp:58]   --->   Operation 65 'br' 'br_ln58' <Predicate = (t_V_load == 13)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%x_x12_V_addr = getelementptr i8 %x_x12_V, i64 0, i64 %zext_ln587_16" [../src/./write_mem_seq.hpp:54]   --->   Operation 66 'getelementptr' 'x_x12_V_addr' <Predicate = (t_V_load == 12)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.29ns)   --->   "%store_ln54 = store i8 %tmpx_V_load, i17 %x_x12_V_addr" [../src/./write_mem_seq.hpp:54]   --->   Operation 67 'store' 'store_ln54' <Predicate = (t_V_load == 12)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln55 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi1228800EE9write_seqE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_seq.hpp:55]   --->   Operation 68 'br' 'br_ln55' <Predicate = (t_V_load == 12)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%x_x11_V_addr = getelementptr i8 %x_x11_V, i64 0, i64 %zext_ln587_16" [../src/./write_mem_seq.hpp:50]   --->   Operation 69 'getelementptr' 'x_x11_V_addr' <Predicate = (t_V_load == 11)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.29ns)   --->   "%store_ln50 = store i8 %tmpx_V_load, i17 %x_x11_V_addr" [../src/./write_mem_seq.hpp:50]   --->   Operation 70 'store' 'store_ln50' <Predicate = (t_V_load == 11)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln51 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi1228800EE9write_seqE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_seq.hpp:51]   --->   Operation 71 'br' 'br_ln51' <Predicate = (t_V_load == 11)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%x_x10_V_addr = getelementptr i8 %x_x10_V, i64 0, i64 %zext_ln587_16" [../src/./write_mem_seq.hpp:47]   --->   Operation 72 'getelementptr' 'x_x10_V_addr' <Predicate = (t_V_load == 10)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.29ns)   --->   "%store_ln47 = store i8 %tmpx_V_load, i17 %x_x10_V_addr" [../src/./write_mem_seq.hpp:47]   --->   Operation 73 'store' 'store_ln47' <Predicate = (t_V_load == 10)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln48 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi1228800EE9write_seqE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_seq.hpp:48]   --->   Operation 74 'br' 'br_ln48' <Predicate = (t_V_load == 10)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%x_x9_V_addr = getelementptr i8 %x_x9_V, i64 0, i64 %zext_ln587_16" [../src/./write_mem_seq.hpp:44]   --->   Operation 75 'getelementptr' 'x_x9_V_addr' <Predicate = (t_V_load == 9)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (1.29ns)   --->   "%store_ln44 = store i8 %tmpx_V_load, i17 %x_x9_V_addr" [../src/./write_mem_seq.hpp:44]   --->   Operation 76 'store' 'store_ln44' <Predicate = (t_V_load == 9)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln45 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi1228800EE9write_seqE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_seq.hpp:45]   --->   Operation 77 'br' 'br_ln45' <Predicate = (t_V_load == 9)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%x_x8_V_addr = getelementptr i8 %x_x8_V, i64 0, i64 %zext_ln587_16" [../src/./write_mem_seq.hpp:41]   --->   Operation 78 'getelementptr' 'x_x8_V_addr' <Predicate = (t_V_load == 8)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.29ns)   --->   "%store_ln41 = store i8 %tmpx_V_load, i17 %x_x8_V_addr" [../src/./write_mem_seq.hpp:41]   --->   Operation 79 'store' 'store_ln41' <Predicate = (t_V_load == 8)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln42 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi1228800EE9write_seqE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_seq.hpp:42]   --->   Operation 80 'br' 'br_ln42' <Predicate = (t_V_load == 8)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%x_x7_V_addr = getelementptr i8 %x_x7_V, i64 0, i64 %zext_ln587_16" [../src/./write_mem_seq.hpp:37]   --->   Operation 81 'getelementptr' 'x_x7_V_addr' <Predicate = (t_V_load == 7)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.29ns)   --->   "%store_ln37 = store i8 %tmpx_V_load, i17 %x_x7_V_addr" [../src/./write_mem_seq.hpp:37]   --->   Operation 82 'store' 'store_ln37' <Predicate = (t_V_load == 7)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln38 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi1228800EE9write_seqE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_seq.hpp:38]   --->   Operation 83 'br' 'br_ln38' <Predicate = (t_V_load == 7)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%x_x6_V_addr = getelementptr i8 %x_x6_V, i64 0, i64 %zext_ln587_16" [../src/./write_mem_seq.hpp:34]   --->   Operation 84 'getelementptr' 'x_x6_V_addr' <Predicate = (t_V_load == 6)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.29ns)   --->   "%store_ln34 = store i8 %tmpx_V_load, i17 %x_x6_V_addr" [../src/./write_mem_seq.hpp:34]   --->   Operation 85 'store' 'store_ln34' <Predicate = (t_V_load == 6)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln35 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi1228800EE9write_seqE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_seq.hpp:35]   --->   Operation 86 'br' 'br_ln35' <Predicate = (t_V_load == 6)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%x_x5_V_addr = getelementptr i8 %x_x5_V, i64 0, i64 %zext_ln587_16" [../src/./write_mem_seq.hpp:31]   --->   Operation 87 'getelementptr' 'x_x5_V_addr' <Predicate = (t_V_load == 5)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.29ns)   --->   "%store_ln31 = store i8 %tmpx_V_load, i17 %x_x5_V_addr" [../src/./write_mem_seq.hpp:31]   --->   Operation 88 'store' 'store_ln31' <Predicate = (t_V_load == 5)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln32 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi1228800EE9write_seqE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_seq.hpp:32]   --->   Operation 89 'br' 'br_ln32' <Predicate = (t_V_load == 5)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%x_x4_V_addr = getelementptr i8 %x_x4_V, i64 0, i64 %zext_ln587_16" [../src/./write_mem_seq.hpp:28]   --->   Operation 90 'getelementptr' 'x_x4_V_addr' <Predicate = (t_V_load == 4)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (1.29ns)   --->   "%store_ln28 = store i8 %tmpx_V_load, i17 %x_x4_V_addr" [../src/./write_mem_seq.hpp:28]   --->   Operation 91 'store' 'store_ln28' <Predicate = (t_V_load == 4)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln29 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi1228800EE9write_seqE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_seq.hpp:29]   --->   Operation 92 'br' 'br_ln29' <Predicate = (t_V_load == 4)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%x_x3_V_addr = getelementptr i8 %x_x3_V, i64 0, i64 %zext_ln587_16" [../src/./write_mem_seq.hpp:24]   --->   Operation 93 'getelementptr' 'x_x3_V_addr' <Predicate = (t_V_load == 3)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (1.29ns)   --->   "%store_ln24 = store i8 %tmpx_V_load, i17 %x_x3_V_addr" [../src/./write_mem_seq.hpp:24]   --->   Operation 94 'store' 'store_ln24' <Predicate = (t_V_load == 3)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi1228800EE9write_seqE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_seq.hpp:25]   --->   Operation 95 'br' 'br_ln25' <Predicate = (t_V_load == 3)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%x_x2_V_addr = getelementptr i8 %x_x2_V, i64 0, i64 %zext_ln587_16" [../src/./write_mem_seq.hpp:21]   --->   Operation 96 'getelementptr' 'x_x2_V_addr' <Predicate = (t_V_load == 2)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.29ns)   --->   "%store_ln21 = store i8 %tmpx_V_load, i17 %x_x2_V_addr" [../src/./write_mem_seq.hpp:21]   --->   Operation 97 'store' 'store_ln21' <Predicate = (t_V_load == 2)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln22 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi1228800EE9write_seqE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_seq.hpp:22]   --->   Operation 98 'br' 'br_ln22' <Predicate = (t_V_load == 2)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%x_x1_V_addr = getelementptr i8 %x_x1_V, i64 0, i64 %zext_ln587_16" [../src/./write_mem_seq.hpp:18]   --->   Operation 99 'getelementptr' 'x_x1_V_addr' <Predicate = (t_V_load == 1)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (1.29ns)   --->   "%store_ln18 = store i8 %tmpx_V_load, i17 %x_x1_V_addr" [../src/./write_mem_seq.hpp:18]   --->   Operation 100 'store' 'store_ln18' <Predicate = (t_V_load == 1)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi1228800EE9write_seqE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_seq.hpp:19]   --->   Operation 101 'br' 'br_ln19' <Predicate = (t_V_load == 1)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%x_x0_V_addr = getelementptr i8 %x_x0_V, i64 0, i64 %zext_ln587_16" [../src/./write_mem_seq.hpp:15]   --->   Operation 102 'getelementptr' 'x_x0_V_addr' <Predicate = (t_V_load == 0)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (1.29ns)   --->   "%store_ln15 = store i8 %tmpx_V_load, i17 %x_x0_V_addr" [../src/./write_mem_seq.hpp:15]   --->   Operation 103 'store' 'store_ln15' <Predicate = (t_V_load == 0)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln16 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi1228800EE9write_seqE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_seq.hpp:16]   --->   Operation 104 'br' 'br_ln16' <Predicate = (t_V_load == 0)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%x_x15_V_addr = getelementptr i8 %x_x15_V, i64 0, i64 %zext_ln587_16" [../src/./write_mem_seq.hpp:63]   --->   Operation 105 'getelementptr' 'x_x15_V_addr' <Predicate = (t_V_load == 15)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (1.29ns)   --->   "%store_ln63 = store i8 %tmpx_V_load, i17 %x_x15_V_addr" [../src/./write_mem_seq.hpp:63]   --->   Operation 106 'store' 'store_ln63' <Predicate = (t_V_load == 15)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln64 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi1228800EE9write_seqE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_seq.hpp:64]   --->   Operation 107 'br' 'br_ln64' <Predicate = (t_V_load == 15)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%x_idx_V_new_0_load_1 = load i21 %x_idx_V_new_0" [../src/./write_mem_seq.hpp:68]   --->   Operation 108 'load' 'x_idx_V_new_0_load_1' <Predicate = (!icmp_ln1064)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%x_idx_V_flag_0_load_1 = load i1 %x_idx_V_flag_0" [../src/./write_mem_seq.hpp:68]   --->   Operation 109 'load' 'x_idx_V_flag_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.14ns)   --->   "%or_ln68 = or i1 %icmp_ln1064, i1 %x_idx_V_flag_0_load_1" [../src/./write_mem_seq.hpp:68]   --->   Operation 110 'or' 'or_ln68' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.39ns)   --->   "%select_ln68 = select i1 %icmp_ln1064, i21 0, i21 %x_idx_V_new_0_load_1" [../src/./write_mem_seq.hpp:68]   --->   Operation 111 'select' 'select_ln68' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.50ns)   --->   "%store_ln68 = store i1 %or_ln68, i1 %x_idx_V_flag_0" [../src/./write_mem_seq.hpp:68]   --->   Operation 112 'store' 'store_ln68' <Predicate = true> <Delay = 0.50>
ST_3 : Operation 113 [1/1] (0.46ns)   --->   "%store_ln68 = store i21 %select_ln68, i21 %x_idx_V_new_0" [../src/./write_mem_seq.hpp:68]   --->   Operation 113 'store' 'store_ln68' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 114 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_idx_V_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_sel_V_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmpx_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_idx_V_flag_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_idx_V_new_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_x0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_x1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_x2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_x3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_x4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_x5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_x6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_x7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_x8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_x9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_x10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_x11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_x12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_x13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_x14_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_x15_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_V                   (alloca           ) [ 0110]
t_V                   (alloca           ) [ 0110]
t_V_1                 (alloca           ) [ 0110]
x_idx_V_new_0         (alloca           ) [ 0111]
x_idx_V_flag_0        (alloca           ) [ 0111]
specmemcore_ln0       (specmemcore      ) [ 0000]
specmemcore_ln0       (specmemcore      ) [ 0000]
specmemcore_ln0       (specmemcore      ) [ 0000]
specmemcore_ln0       (specmemcore      ) [ 0000]
specmemcore_ln0       (specmemcore      ) [ 0000]
specmemcore_ln0       (specmemcore      ) [ 0000]
specmemcore_ln0       (specmemcore      ) [ 0000]
specmemcore_ln0       (specmemcore      ) [ 0000]
specmemcore_ln0       (specmemcore      ) [ 0000]
specmemcore_ln0       (specmemcore      ) [ 0000]
specmemcore_ln0       (specmemcore      ) [ 0000]
specmemcore_ln0       (specmemcore      ) [ 0000]
specmemcore_ln0       (specmemcore      ) [ 0000]
specmemcore_ln0       (specmemcore      ) [ 0000]
specmemcore_ln0       (specmemcore      ) [ 0000]
specmemcore_ln0       (specmemcore      ) [ 0000]
x_sel_V_load_read     (read             ) [ 0000]
x_idx_V_load_read     (read             ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
i_V_1                 (load             ) [ 0000]
icmp_ln26             (icmp             ) [ 0110]
empty                 (speclooptripcount) [ 0000]
i                     (add              ) [ 0000]
br_ln26               (br               ) [ 0000]
t_V_load              (load             ) [ 0111]
t_V_1_load            (load             ) [ 0101]
zext_ln587            (zext             ) [ 0000]
tmpx_V_addr           (getelementptr    ) [ 0101]
add_ln885             (add              ) [ 0000]
switch_ln13           (switch           ) [ 0000]
add_ln885_1           (add              ) [ 0000]
store_ln64            (store            ) [ 0000]
store_ln64            (store            ) [ 0000]
store_ln64            (store            ) [ 0000]
t_V_1_load_1          (load             ) [ 0000]
icmp_ln1064           (icmp             ) [ 0101]
select_ln68_1         (select           ) [ 0000]
store_ln68            (store            ) [ 0000]
store_ln885           (store            ) [ 0000]
store_ln26            (store            ) [ 0000]
specpipeline_ln321    (specpipeline     ) [ 0000]
specloopname_ln321    (specloopname     ) [ 0000]
specmemcore_ln28      (specmemcore      ) [ 0000]
tmpx_V_load           (load             ) [ 0000]
zext_ln587_16         (zext             ) [ 0000]
x_x14_V_addr          (getelementptr    ) [ 0000]
store_ln60            (store            ) [ 0000]
br_ln61               (br               ) [ 0000]
x_x13_V_addr          (getelementptr    ) [ 0000]
store_ln57            (store            ) [ 0000]
br_ln58               (br               ) [ 0000]
x_x12_V_addr          (getelementptr    ) [ 0000]
store_ln54            (store            ) [ 0000]
br_ln55               (br               ) [ 0000]
x_x11_V_addr          (getelementptr    ) [ 0000]
store_ln50            (store            ) [ 0000]
br_ln51               (br               ) [ 0000]
x_x10_V_addr          (getelementptr    ) [ 0000]
store_ln47            (store            ) [ 0000]
br_ln48               (br               ) [ 0000]
x_x9_V_addr           (getelementptr    ) [ 0000]
store_ln44            (store            ) [ 0000]
br_ln45               (br               ) [ 0000]
x_x8_V_addr           (getelementptr    ) [ 0000]
store_ln41            (store            ) [ 0000]
br_ln42               (br               ) [ 0000]
x_x7_V_addr           (getelementptr    ) [ 0000]
store_ln37            (store            ) [ 0000]
br_ln38               (br               ) [ 0000]
x_x6_V_addr           (getelementptr    ) [ 0000]
store_ln34            (store            ) [ 0000]
br_ln35               (br               ) [ 0000]
x_x5_V_addr           (getelementptr    ) [ 0000]
store_ln31            (store            ) [ 0000]
br_ln32               (br               ) [ 0000]
x_x4_V_addr           (getelementptr    ) [ 0000]
store_ln28            (store            ) [ 0000]
br_ln29               (br               ) [ 0000]
x_x3_V_addr           (getelementptr    ) [ 0000]
store_ln24            (store            ) [ 0000]
br_ln25               (br               ) [ 0000]
x_x2_V_addr           (getelementptr    ) [ 0000]
store_ln21            (store            ) [ 0000]
br_ln22               (br               ) [ 0000]
x_x1_V_addr           (getelementptr    ) [ 0000]
store_ln18            (store            ) [ 0000]
br_ln19               (br               ) [ 0000]
x_x0_V_addr           (getelementptr    ) [ 0000]
store_ln15            (store            ) [ 0000]
br_ln16               (br               ) [ 0000]
x_x15_V_addr          (getelementptr    ) [ 0000]
store_ln63            (store            ) [ 0000]
br_ln64               (br               ) [ 0000]
x_idx_V_new_0_load_1  (load             ) [ 0000]
x_idx_V_flag_0_load_1 (load             ) [ 0000]
or_ln68               (or               ) [ 0000]
select_ln68           (select           ) [ 0000]
store_ln68            (store            ) [ 0000]
store_ln68            (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
x_idx_V_new_0_load    (load             ) [ 0000]
x_idx_V_flag_0_load   (load             ) [ 0000]
write_ln0             (write            ) [ 0000]
write_ln0             (write            ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_idx_V_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_idx_V_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_sel_V_load">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_sel_V_load"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tmpx_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmpx_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_idx_V_flag_0_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_idx_V_flag_0_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_idx_V_new_0_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_idx_V_new_0_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_x0_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_x1_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_x2_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x2_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="x_x3_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x3_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x_x4_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x4_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="x_x5_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x5_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="x_x6_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x6_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="x_x7_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x7_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="x_x8_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x8_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="x_x9_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x9_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="x_x10_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x10_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="x_x11_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x11_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="x_x12_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x12_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="x_x13_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x13_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="x_x14_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x14_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="x_x15_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x15_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i21"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i21P0A"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="i_V_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_V/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="t_V_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="t_V_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_V_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="x_idx_V_new_0_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_idx_V_new_0/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="x_idx_V_flag_0_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_idx_V_flag_0/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="x_sel_V_load_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="0" index="1" bw="4" slack="0"/>
<pin id="141" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_sel_V_load_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="x_idx_V_load_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="21" slack="0"/>
<pin id="146" dir="0" index="1" bw="21" slack="0"/>
<pin id="147" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_idx_V_load_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="write_ln0_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="1" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="write_ln0_write_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="21" slack="0"/>
<pin id="160" dir="0" index="2" bw="21" slack="0"/>
<pin id="161" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmpx_V_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="21" slack="0"/>
<pin id="168" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmpx_V_addr/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="21" slack="0"/>
<pin id="173" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmpx_V_load/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="x_x14_V_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="21" slack="0"/>
<pin id="181" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x14_V_addr/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln60_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="17" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="0"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="x_x13_V_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="21" slack="0"/>
<pin id="195" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x13_V_addr/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln57_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="17" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="x_x12_V_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="21" slack="0"/>
<pin id="209" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x12_V_addr/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln54_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="17" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="0"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="x_x11_V_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="21" slack="0"/>
<pin id="223" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x11_V_addr/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln50_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="17" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="0"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="x_x10_V_addr_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="21" slack="0"/>
<pin id="237" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x10_V_addr/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln47_access_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="17" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="x_x9_V_addr_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="21" slack="0"/>
<pin id="251" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x9_V_addr/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln44_access_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="17" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="0"/>
<pin id="257" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="x_x8_V_addr_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="21" slack="0"/>
<pin id="265" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x8_V_addr/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln41_access_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="17" slack="0"/>
<pin id="270" dir="0" index="1" bw="8" slack="0"/>
<pin id="271" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="x_x7_V_addr_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="21" slack="0"/>
<pin id="279" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x7_V_addr/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln37_access_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="17" slack="0"/>
<pin id="284" dir="0" index="1" bw="8" slack="0"/>
<pin id="285" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="x_x6_V_addr_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="21" slack="0"/>
<pin id="293" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x6_V_addr/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln34_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="17" slack="0"/>
<pin id="298" dir="0" index="1" bw="8" slack="0"/>
<pin id="299" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="x_x5_V_addr_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="21" slack="0"/>
<pin id="307" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x5_V_addr/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="store_ln31_access_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="17" slack="0"/>
<pin id="312" dir="0" index="1" bw="8" slack="0"/>
<pin id="313" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="x_x4_V_addr_gep_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="0" index="2" bw="21" slack="0"/>
<pin id="321" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x4_V_addr/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="store_ln28_access_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="17" slack="0"/>
<pin id="326" dir="0" index="1" bw="8" slack="0"/>
<pin id="327" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="x_x3_V_addr_gep_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="0" index="2" bw="21" slack="0"/>
<pin id="335" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x3_V_addr/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln24_access_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="17" slack="0"/>
<pin id="340" dir="0" index="1" bw="8" slack="0"/>
<pin id="341" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="x_x2_V_addr_gep_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="21" slack="0"/>
<pin id="349" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x2_V_addr/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="store_ln21_access_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="17" slack="0"/>
<pin id="354" dir="0" index="1" bw="8" slack="0"/>
<pin id="355" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="x_x1_V_addr_gep_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="21" slack="0"/>
<pin id="363" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x1_V_addr/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln18_access_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="17" slack="0"/>
<pin id="368" dir="0" index="1" bw="8" slack="0"/>
<pin id="369" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="x_x0_V_addr_gep_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="0" index="2" bw="21" slack="0"/>
<pin id="377" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x0_V_addr/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="store_ln15_access_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="17" slack="0"/>
<pin id="382" dir="0" index="1" bw="8" slack="0"/>
<pin id="383" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="x_x15_V_addr_gep_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="0" index="2" bw="21" slack="0"/>
<pin id="391" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x15_V_addr/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln63_access_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="17" slack="0"/>
<pin id="396" dir="0" index="1" bw="8" slack="0"/>
<pin id="397" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="398" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="store_ln0_store_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="store_ln0_store_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="21" slack="0"/>
<pin id="408" dir="0" index="1" bw="21" slack="0"/>
<pin id="409" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="store_ln0_store_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="0"/>
<pin id="413" dir="0" index="1" bw="4" slack="0"/>
<pin id="414" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_ln0_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="21" slack="0"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="i_V_1_load_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="21" slack="1"/>
<pin id="423" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V_1/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="icmp_ln26_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="21" slack="0"/>
<pin id="426" dir="0" index="1" bw="21" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="i_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="21" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="t_V_load_load_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="4" slack="1"/>
<pin id="438" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_load/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="t_V_1_load_load_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="21" slack="1"/>
<pin id="441" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_1_load/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="zext_ln587_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="21" slack="0"/>
<pin id="444" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="add_ln885_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="4" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="add_ln885_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="21" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885_1/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="store_ln64_store_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="1"/>
<pin id="462" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="store_ln64_store_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="21" slack="0"/>
<pin id="466" dir="0" index="1" bw="21" slack="1"/>
<pin id="467" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="store_ln64_store_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="21" slack="0"/>
<pin id="471" dir="0" index="1" bw="21" slack="1"/>
<pin id="472" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="t_V_1_load_1_load_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="21" slack="1"/>
<pin id="476" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_1_load_1/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="icmp_ln1064_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="21" slack="0"/>
<pin id="479" dir="0" index="1" bw="18" slack="0"/>
<pin id="480" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="select_ln68_1_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="0" index="2" bw="21" slack="0"/>
<pin id="487" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_1/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="store_ln68_store_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="21" slack="0"/>
<pin id="493" dir="0" index="1" bw="21" slack="1"/>
<pin id="494" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="store_ln885_store_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="4" slack="0"/>
<pin id="498" dir="0" index="1" bw="4" slack="1"/>
<pin id="499" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="store_ln26_store_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="21" slack="0"/>
<pin id="503" dir="0" index="1" bw="21" slack="1"/>
<pin id="504" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="zext_ln587_16_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="21" slack="1"/>
<pin id="508" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_16/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="x_idx_V_new_0_load_1_load_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="21" slack="2"/>
<pin id="527" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_idx_V_new_0_load_1/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="x_idx_V_flag_0_load_1_load_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="2"/>
<pin id="530" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_idx_V_flag_0_load_1/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="or_ln68_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="1"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln68/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="select_ln68_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="1"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="0" index="2" bw="21" slack="0"/>
<pin id="540" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68/3 "/>
</bind>
</comp>

<comp id="543" class="1004" name="store_ln68_store_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="2"/>
<pin id="546" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="store_ln68_store_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="21" slack="0"/>
<pin id="550" dir="0" index="1" bw="21" slack="2"/>
<pin id="551" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="x_idx_V_new_0_load_load_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="21" slack="1"/>
<pin id="555" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_idx_V_new_0_load/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="x_idx_V_flag_0_load_load_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="1"/>
<pin id="559" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_idx_V_flag_0_load/2 "/>
</bind>
</comp>

<comp id="561" class="1005" name="i_V_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="21" slack="0"/>
<pin id="563" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="568" class="1005" name="t_V_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="4" slack="0"/>
<pin id="570" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="t_V "/>
</bind>
</comp>

<comp id="575" class="1005" name="t_V_1_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="21" slack="0"/>
<pin id="577" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="t_V_1 "/>
</bind>
</comp>

<comp id="584" class="1005" name="x_idx_V_new_0_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="21" slack="1"/>
<pin id="586" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="x_idx_V_new_0 "/>
</bind>
</comp>

<comp id="592" class="1005" name="x_idx_V_flag_0_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="x_idx_V_flag_0 "/>
</bind>
</comp>

<comp id="604" class="1005" name="t_V_load_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="4" slack="1"/>
<pin id="606" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="t_V_load "/>
</bind>
</comp>

<comp id="608" class="1005" name="t_V_1_load_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="21" slack="1"/>
<pin id="610" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="t_V_1_load "/>
</bind>
</comp>

<comp id="613" class="1005" name="tmpx_V_addr_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="21" slack="1"/>
<pin id="615" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="tmpx_V_addr "/>
</bind>
</comp>

<comp id="618" class="1005" name="icmp_ln1064_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="1"/>
<pin id="620" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1064 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="42" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="42" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="42" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="42" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="42" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="52" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="54" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="114" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="6" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="116" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="68" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="164" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="182"><net_src comp="38" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="68" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="171" pin="3"/><net_sink comp="184" pin=1"/></net>

<net id="190"><net_src comp="177" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="196"><net_src comp="36" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="68" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="171" pin="3"/><net_sink comp="198" pin=1"/></net>

<net id="204"><net_src comp="191" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="210"><net_src comp="34" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="68" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="171" pin="3"/><net_sink comp="212" pin=1"/></net>

<net id="218"><net_src comp="205" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="224"><net_src comp="32" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="68" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="171" pin="3"/><net_sink comp="226" pin=1"/></net>

<net id="232"><net_src comp="219" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="238"><net_src comp="30" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="68" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="171" pin="3"/><net_sink comp="240" pin=1"/></net>

<net id="246"><net_src comp="233" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="252"><net_src comp="28" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="68" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="171" pin="3"/><net_sink comp="254" pin=1"/></net>

<net id="260"><net_src comp="247" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="266"><net_src comp="26" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="68" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="171" pin="3"/><net_sink comp="268" pin=1"/></net>

<net id="274"><net_src comp="261" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="280"><net_src comp="24" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="68" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="287"><net_src comp="171" pin="3"/><net_sink comp="282" pin=1"/></net>

<net id="288"><net_src comp="275" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="294"><net_src comp="22" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="68" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="301"><net_src comp="171" pin="3"/><net_sink comp="296" pin=1"/></net>

<net id="302"><net_src comp="289" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="308"><net_src comp="20" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="68" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="315"><net_src comp="171" pin="3"/><net_sink comp="310" pin=1"/></net>

<net id="316"><net_src comp="303" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="322"><net_src comp="18" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="68" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="329"><net_src comp="171" pin="3"/><net_sink comp="324" pin=1"/></net>

<net id="330"><net_src comp="317" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="336"><net_src comp="16" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="68" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="343"><net_src comp="171" pin="3"/><net_sink comp="338" pin=1"/></net>

<net id="344"><net_src comp="331" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="350"><net_src comp="14" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="68" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="357"><net_src comp="171" pin="3"/><net_sink comp="352" pin=1"/></net>

<net id="358"><net_src comp="345" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="364"><net_src comp="12" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="68" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="371"><net_src comp="171" pin="3"/><net_sink comp="366" pin=1"/></net>

<net id="372"><net_src comp="359" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="378"><net_src comp="10" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="68" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="385"><net_src comp="171" pin="3"/><net_sink comp="380" pin=1"/></net>

<net id="386"><net_src comp="373" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="392"><net_src comp="40" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="68" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="399"><net_src comp="171" pin="3"/><net_sink comp="394" pin=1"/></net>

<net id="400"><net_src comp="387" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="405"><net_src comp="56" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="144" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="138" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="58" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="428"><net_src comp="421" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="60" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="421" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="66" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="445"><net_src comp="421" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="451"><net_src comp="436" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="70" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="439" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="66" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="100" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="468"><net_src comp="453" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="473"><net_src comp="453" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="481"><net_src comp="474" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="102" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="488"><net_src comp="477" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="58" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="474" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="495"><net_src comp="483" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="500"><net_src comp="447" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="505"><net_src comp="430" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="506" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="511"><net_src comp="506" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="512"><net_src comp="506" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="513"><net_src comp="506" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="514"><net_src comp="506" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="515"><net_src comp="506" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="516"><net_src comp="506" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="517"><net_src comp="506" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="518"><net_src comp="506" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="519"><net_src comp="506" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="520"><net_src comp="506" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="521"><net_src comp="506" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="522"><net_src comp="506" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="523"><net_src comp="506" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="524"><net_src comp="506" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="535"><net_src comp="528" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="58" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="542"><net_src comp="525" pin="1"/><net_sink comp="536" pin=2"/></net>

<net id="547"><net_src comp="531" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="552"><net_src comp="536" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="556"><net_src comp="553" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="560"><net_src comp="557" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="564"><net_src comp="118" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="566"><net_src comp="561" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="567"><net_src comp="561" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="571"><net_src comp="122" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="574"><net_src comp="568" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="578"><net_src comp="126" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="580"><net_src comp="575" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="581"><net_src comp="575" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="582"><net_src comp="575" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="583"><net_src comp="575" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="587"><net_src comp="130" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="590"><net_src comp="584" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="591"><net_src comp="584" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="595"><net_src comp="134" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="598"><net_src comp="592" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="599"><net_src comp="592" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="600"><net_src comp="592" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="607"><net_src comp="436" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="439" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="616"><net_src comp="164" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="621"><net_src comp="477" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="623"><net_src comp="618" pin="1"/><net_sink comp="536" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_idx_V_flag_0_out | {2 }
	Port: x_idx_V_new_0_out | {2 }
	Port: x_x0_V | {3 }
	Port: x_x1_V | {3 }
	Port: x_x2_V | {3 }
	Port: x_x3_V | {3 }
	Port: x_x4_V | {3 }
	Port: x_x5_V | {3 }
	Port: x_x6_V | {3 }
	Port: x_x7_V | {3 }
	Port: x_x8_V | {3 }
	Port: x_x9_V | {3 }
	Port: x_x10_V | {3 }
	Port: x_x11_V | {3 }
	Port: x_x12_V | {3 }
	Port: x_x13_V | {3 }
	Port: x_x14_V | {3 }
	Port: x_x15_V | {3 }
 - Input state : 
	Port: img_interleave_manual_seq_Pipeline_LOAD : x_idx_V_load | {1 }
	Port: img_interleave_manual_seq_Pipeline_LOAD : x_sel_V_load | {1 }
	Port: img_interleave_manual_seq_Pipeline_LOAD : tmpx_V | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln26 : 1
		i : 1
		br_ln26 : 2
		zext_ln587 : 1
		tmpx_V_addr : 2
		tmpx_V_load : 3
		add_ln885 : 1
		switch_ln13 : 1
		add_ln885_1 : 1
		store_ln64 : 2
		store_ln64 : 2
		icmp_ln1064 : 1
		select_ln68_1 : 2
		store_ln68 : 3
		store_ln885 : 2
		store_ln26 : 2
		write_ln0 : 1
		write_ln0 : 1
	State 3
		x_x14_V_addr : 1
		store_ln60 : 2
		x_x13_V_addr : 1
		store_ln57 : 2
		x_x12_V_addr : 1
		store_ln54 : 2
		x_x11_V_addr : 1
		store_ln50 : 2
		x_x10_V_addr : 1
		store_ln47 : 2
		x_x9_V_addr : 1
		store_ln44 : 2
		x_x8_V_addr : 1
		store_ln41 : 2
		x_x7_V_addr : 1
		store_ln37 : 2
		x_x6_V_addr : 1
		store_ln34 : 2
		x_x5_V_addr : 1
		store_ln31 : 2
		x_x4_V_addr : 1
		store_ln28 : 2
		x_x3_V_addr : 1
		store_ln24 : 2
		x_x2_V_addr : 1
		store_ln21 : 2
		x_x1_V_addr : 1
		store_ln18 : 2
		x_x0_V_addr : 1
		store_ln15 : 2
		x_x15_V_addr : 1
		store_ln63 : 2
		or_ln68 : 1
		select_ln68 : 1
		store_ln68 : 1
		store_ln68 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |            i_fu_430           |    0    |    28   |
|    add   |        add_ln885_fu_447       |    0    |    12   |
|          |       add_ln885_1_fu_453      |    0    |    28   |
|----------|-------------------------------|---------|---------|
|  select  |      select_ln68_1_fu_483     |    0    |    21   |
|          |       select_ln68_fu_536      |    0    |    21   |
|----------|-------------------------------|---------|---------|
|   icmp   |        icmp_ln26_fu_424       |    0    |    15   |
|          |       icmp_ln1064_fu_477      |    0    |    15   |
|----------|-------------------------------|---------|---------|
|    or    |         or_ln68_fu_531        |    0    |    2    |
|----------|-------------------------------|---------|---------|
|   read   | x_sel_V_load_read_read_fu_138 |    0    |    0    |
|          | x_idx_V_load_read_read_fu_144 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |     write_ln0_write_fu_150    |    0    |    0    |
|          |     write_ln0_write_fu_157    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |       zext_ln587_fu_442       |    0    |    0    |
|          |      zext_ln587_16_fu_506     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   142   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      i_V_reg_561     |   21   |
|  icmp_ln1064_reg_618 |    1   |
|  t_V_1_load_reg_608  |   21   |
|     t_V_1_reg_575    |   21   |
|   t_V_load_reg_604   |    4   |
|      t_V_reg_568     |    4   |
|  tmpx_V_addr_reg_613 |   21   |
|x_idx_V_flag_0_reg_592|    1   |
| x_idx_V_new_0_reg_584|   21   |
+----------------------+--------+
|         Total        |   115  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_171 |  p0  |   2  |  21  |   42   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   42   ||   0.46  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   142  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   115  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   115  |   151  |
+-----------+--------+--------+--------+
