(S (NP (NNP DNN+N) (NNP euroSim)) (VP (VBZ is) (NP (NP (DT an) (JJ integrated) (NN framework)) (PP (IN to) (NP (NN benchmark) (S (VP (VB compute) (HYPH -) (PP (PP (IN in) (NP (NP (HYPH -) (NN memory) (PRN (-LRB- -LRB-) (NP (NNP CIM)) (-RRB- -RRB-))) (NP (NP (NNS accelerators)) (PP (IN for) (NP (JJ deep) (JJ neural) (NNS networks)))))) (, ,) (PP (IN with) (NP (NP (JJ hierarchical) (NN design) (NNS options)) (PP (IN from) (NP (NN device) (HYPH -) (NN level))))) (, ,) (PP (IN to) (NP (NN circuit) (HYPH -) (NN level))) (CC and) (ADVP (IN up)) (PP (IN to) (NP (NN algorithm) (HYPH -) (NN level)))))))))) (. .))
(FRAG (S (NP (DT A) (NN python) (NN wrapper)) (VP (VBZ is) (VP (VBN developed) (S (VP (TO to) (VP (VB interface) (NP (NNP NeuroSim)) (PP (IN with) (NP (NP (DT a) (JJ popular) (NN machine)) (VP (VBG learning) (NP (NN platform))))))))))) (: :) (FRAG (NP (NNP Pytorch)) (, ,) (S (VP (TO to) (VP (VB support) (NP (JJ flexible) (NN network) (NNS structures)))))) (. .))
(S (NP (DT The) (NN framework)) (VP (VP (VBZ provides) (NP (NML (NML (JJ automatic) (NN algorithm)) (HYPH -) (PP (IN to) (HYPH -) (NP (NN hardware)))) (NN mapping))) (, ,) (CC and) (VP (VBZ evaluates) (NP (NP (NML (NN chip) (HYPH -) (NN level)) (NN area)) (, ,) (NP (NP (NN energy) (NN efficiency) (CC and) (NN throughput)) (PP (IN for) (NP (NN training) (CC or) (NN inference)))) (, ,) (CONJP (RB as) (RB well) (IN as)) (NP (NML (NN training) (HYPH /) (NN inference)) (NN accuracy))) (PP (IN with) (NP (NN hardware) (NNS constraints))))) (. .))
(S (NP (NP (PRP$ Our) (JJ prior) (NN work)) (-LRB- -LRB-) (NP (NNP DNN+N) (NNP euroSim) (NNP V1) (CD .1)) (-RRB- -RRB-)) (VP (VBD was) (VP (VBN developed) (S (VP (TO to) (VP (VB estimate) (NP (NP (NP (DT the) (NN impact)) (PP (IN of) (NP (NP (NN reliability)) (PP (IN in) (NP (JJ synaptic) (NNS devices)))))) (, ,) (CC and) (NP (NP (NML (NML (NN analog)) (HYPH -) (PP (IN to) (HYPH -) (NP (JJ digital) (NN converter)))) (-LRB- -LRB-) (NP (NN ADC)) (-RRB- -RRB-) (NN quantization) (NN loss)) (PP (IN on) (NP (NP (DT the) (NML (NN accuracy) (CC and) (NN hardware)) (NN performance)) (PP (IN of) (NP (NN inference) (NNS engines)))))))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN work))) (, ,) (NP (PRP we)) (ADVP (RB further)) (VP (VBD investigated) (NP (NP (DT the) (NN impact)) (PP (IN of) (NP (NP (DT the) (ADJP (NN analog) (VBG emerging)) (JJ non-volatile) (NN memory)) (NP (NP (JJ non-ideal) (NN device) (NNS properties)) (PP (IN for) (NP (NML (IN on) (HYPH -) (NN chip)) (NN training)))))))) (. .))
(S (PP (IN By) (S (VP (VBG introducing) (NP (NP (NP (DT the) (NN nonlinearity)) (, ,) (NP (NN asymmetry))) (, ,) (NP (NP (NML (NML (NML (NN device)) (HYPH -) (PP (IN to) (HYPH -) (NP (NN device) (CC and) (NN cycle)))) (HYPH -) (PP (IN to) (HYPH -) (NP (NN cycle)))) (NN variation)) (PP (IN of) (NP (NP (NN weight) (NN update)) (PP (IN into) (NP (DT the) (NN python) (NN wrapper)))))) (, ,) (CC and) (NP (NP (JJ peripheral) (NNS circuits)) (PP (IN for) (NP (NML (NN error) (HYPH /) (NN weight)) (NN gradient) (NN computation))))) (PP (IN in) (NP (NNP NeuroSim) (NN core)))))) (, ,) (NP (PRP we)) (VP (VBD benchmarked) (NP (NNP CIM) (NNS accelerators)) (PP (VBN based) (PP (IN on) (NP (NP (NML (NML (NN state)) (HYPH -) (PP (IN of) (HYPH -) (NP (DT the) (HYPH -) (NN art)))) (NML (NN SRAM) (CC and) (NN eNVM)) (NNS devices)) (PP (IN for) (NP (NP (NN VGG) (HYPH -) (CD 8)) (PP (IN on) (NP (NML (NN CIFAR) (HYPH -) (CD 10)) (NN dataset)))))))) (, ,) (S (VP (VBG revealing) (NP (NP (DT the) (JJ crucial) (NNS specs)) (PP (IN of) (NP (NP (JJ synaptic) (NNS devices)) (PP (IN for) (NP (NML (IN on) (HYPH -) (NN chip)) (NN training))))))))) (. .))
(S (NP (NP (DT The) (VBN proposed) (NNP DNN+N) (NNP euroSim) (NNP V2)) (NP (CD .0) (NN framework))) (VP (VBZ is) (ADJP (JJ available) (PP (IN on) (NP (NNP GitHub))))) (. .))
