#
# List of IPs and relative branch/commit-hash/tag.
# Uses the YAML syntax.
#
# Examples:
#
#   or10n:
#     commit: tags/PULP3_final
#     domain: [cluster]
#   udma:
#     commit: 62b10440
#     domain: [soc]
#   axi_slice:
#     commit: tags/pulpissimo-v1.0
#     domain: [soc,cluster]
# If a *tag* or *commit* is referenced, the IP will be in a
#  state of DETACHED HEAD. Before committing any additional
#  work, make sure to checkout a branch.
#

L2_tcdm_hybrid_interco:
  commit: tags/pulpissimo-v1.0
adv_dbg_if:
  commit: 66e20f8ef3aae0198f36137ba28c26ff12b47eaa
apb/apb2per:
  commit: tags/pulpissimo-v1.0
apb/apb_adv_timer:
  commit: tags/pulpissimo-v1.0
apb/apb_fll_if:
  commit: tags/pulpissimo-v1.0
apb/apb_gpio:
  commit: 89480a7b11eff01b73f053abcc70813901ca9b44
apb/apb_node:
  commit: tags/pulpissimo-v1.0
apb_interrupt_cntrl:
  commit: tags/pulpissimo-v1.0
axi/axi_node:
  commit: tags/pulpissimo-v1.0
axi/axi_slice:
  commit: tags/pulpissimo-v1.0
axi/axi_slice_dc:
  commit: 5f889f887e58f6d5dadd79616b16e1a63381d569
axi/axi_mem_if:
  commit: 313d075cac65e960fddc8b93848aceda18eebeac
timer_unit:
  commit: tags/pulpissimo-v1.0
common_cells:
  commit: fpga-genesys
fpnew:
  commit: fpga-genesys
jtag_pulp:
  commit: dbg_dev
riscv:
  commit: fpga-genesys
zero-riscy:
  commit: tags/pulpissimo-v1.0.1
scm:
  commit: fpga-genesys
generic_FLL:
  commit: tags/pulpissimo-v1.0
tech_cells_generic:
  commit: tags/pulpissimo-v1.0
udma/udma_core:
  commit: vega_v1.0.6
udma/udma_uart:
  commit: vega_v1.0.1
udma/udma_i2c:
  commit: vega_v1.0.0
udma/udma_i2s:
  commit: 407e4c6fb89854aae67ac7f89276f77a775b0e95
udma/udma_qspi:
  commit: vega_v1.0.0
udma/udma_sdio:
  commit: vega_v1.0.5
udma/udma_camera:
  commit: vega_v1.0.2
udma/udma_filter:
  commit: vega_v1.0.3
udma/udma_external_per:
  commit: master
hwpe-mac-engine:
  commit: f1d0b72
riscv-dbg:
  commit: tags/pulpissimo-v1.0
dummy_vip:
  commit: master
  server: https://github.com
  group : riscvprocessor
