Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Dec 16 00:01:54 2020
| Host         : Lee-Dell running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uartSystem_timing_summary_routed.rpt -pb uartSystem_timing_summary_routed.pb -rpx uartSystem_timing_summary_routed.rpx -warn_on_violation
| Design       : uartSystem
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (124)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (268)
5. checking no_input_delay (2)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (124)
--------------------------
 There are 49 register/latch pins with no clock driven by root clock pin: baudrate_gen/baud_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].div/clkDiv_reg/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: receiver/success_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (268)
--------------------------------------------------
 There are 268 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.308        0.000                      0                  121        0.215        0.000                      0                  121        4.500        0.000                       0                    87  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.308        0.000                      0                   93        0.215        0.000                      0                   93        4.500        0.000                       0                    87  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.552        0.000                      0                   28        0.752        0.000                      0                   28  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.308ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.308ns  (required time - arrival time)
  Source:                 cal/result_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            before_num2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.669ns  (logic 1.200ns (17.993%)  route 5.469ns (82.007%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.571     5.092    cal/CLK
    SLICE_X55Y4          FDCE                                         r  cal/result_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDCE (Prop_fdce_C_Q)         0.456     5.548 r  cal/result_reg[10]/Q
                         net (fo=15, routed)          1.603     7.151    cal/binary_result[10]
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     7.275 r  cal/before_num3[3]_i_11/O
                         net (fo=13, routed)          0.784     8.059    cal/before_num3[3]_i_11_n_0
    SLICE_X60Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.183 r  cal/before_num1[3]_i_10/O
                         net (fo=1, routed)           0.426     8.609    cal/before_num1[3]_i_10_n_0
    SLICE_X60Y6          LUT6 (Prop_lut6_I1_O)        0.124     8.733 r  cal/before_num1[3]_i_5/O
                         net (fo=5, routed)           0.855     9.588    cal/before_num1[3]_i_5_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.712 r  cal/before_num2[3]_i_5/O
                         net (fo=6, routed)           0.741    10.453    cal/before_num2[3]_i_5_n_0
    SLICE_X65Y6          LUT6 (Prop_lut6_I0_O)        0.124    10.577 r  cal/before_num2[2]_i_4/O
                         net (fo=3, routed)           0.586    11.163    cal/before_num2[2]_i_3_0
    SLICE_X63Y6          LUT4 (Prop_lut4_I1_O)        0.124    11.287 r  cal/before_num2[1]_i_1/O
                         net (fo=1, routed)           0.474    11.761    cal_n_55
    SLICE_X64Y6          FDRE                                         r  before_num2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X64Y6          FDRE                                         r  before_num2_reg[1]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y6          FDRE (Setup_fdre_C_D)       -0.016    15.069    before_num2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -11.761    
  -------------------------------------------------------------------
                         slack                                  3.308    

Slack (MET) :             3.927ns  (required time - arrival time)
  Source:                 cal/result_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            before_num2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.146ns  (logic 1.200ns (19.523%)  route 4.946ns (80.477%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.571     5.092    cal/CLK
    SLICE_X55Y4          FDCE                                         r  cal/result_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDCE (Prop_fdce_C_Q)         0.456     5.548 r  cal/result_reg[8]/Q
                         net (fo=14, routed)          1.387     6.935    cal/binary_result[8]
    SLICE_X60Y6          LUT6 (Prop_lut6_I0_O)        0.124     7.059 r  cal/before_num0[3]_i_9/O
                         net (fo=7, routed)           0.708     7.767    cal/before_num0[3]_i_9_n_0
    SLICE_X60Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.891 r  cal/before_num3[3]_i_8/O
                         net (fo=12, routed)          1.017     8.907    cal/before_num3[3]_i_8_n_0
    SLICE_X65Y8          LUT6 (Prop_lut6_I0_O)        0.124     9.031 r  cal/before_num3[3]_i_4/O
                         net (fo=4, routed)           0.459     9.491    cal/before_num3[3]_i_4_n_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.124     9.615 r  cal/before_num2[3]_i_8/O
                         net (fo=2, routed)           0.723    10.338    cal/before_num2[3]_i_8_n_0
    SLICE_X65Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.462 r  cal/before_num2[3]_i_2/O
                         net (fo=1, routed)           0.653    11.115    cal/before_num2[3]_i_2_n_0
    SLICE_X64Y6          LUT5 (Prop_lut5_I1_O)        0.124    11.239 r  cal/before_num2[3]_i_1/O
                         net (fo=1, routed)           0.000    11.239    cal_n_53
    SLICE_X64Y6          FDRE                                         r  before_num2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X64Y6          FDRE                                         r  before_num2_reg[3]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y6          FDRE (Setup_fdre_C_D)        0.081    15.166    before_num2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                         -11.239    
  -------------------------------------------------------------------
                         slack                                  3.927    

Slack (MET) :             3.929ns  (required time - arrival time)
  Source:                 cal/result_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            before_num2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 1.200ns (19.542%)  route 4.941ns (80.458%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.571     5.092    cal/CLK
    SLICE_X55Y4          FDCE                                         r  cal/result_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDCE (Prop_fdce_C_Q)         0.456     5.548 r  cal/result_reg[10]/Q
                         net (fo=15, routed)          1.603     7.151    cal/binary_result[10]
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     7.275 r  cal/before_num3[3]_i_11/O
                         net (fo=13, routed)          0.784     8.059    cal/before_num3[3]_i_11_n_0
    SLICE_X60Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.183 r  cal/before_num1[3]_i_10/O
                         net (fo=1, routed)           0.426     8.609    cal/before_num1[3]_i_10_n_0
    SLICE_X60Y6          LUT6 (Prop_lut6_I1_O)        0.124     8.733 r  cal/before_num1[3]_i_5/O
                         net (fo=5, routed)           0.855     9.588    cal/before_num1[3]_i_5_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.712 r  cal/before_num2[3]_i_5/O
                         net (fo=6, routed)           0.741    10.453    cal/before_num2[3]_i_5_n_0
    SLICE_X65Y6          LUT6 (Prop_lut6_I0_O)        0.124    10.577 r  cal/before_num2[2]_i_4/O
                         net (fo=3, routed)           0.532    11.109    cal/before_num2[2]_i_3_0
    SLICE_X64Y6          LUT6 (Prop_lut6_I5_O)        0.124    11.233 r  cal/before_num2[2]_i_1/O
                         net (fo=1, routed)           0.000    11.233    cal_n_54
    SLICE_X64Y6          FDRE                                         r  before_num2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X64Y6          FDRE                                         r  before_num2_reg[2]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y6          FDRE (Setup_fdre_C_D)        0.077    15.162    before_num2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -11.233    
  -------------------------------------------------------------------
                         slack                                  3.929    

Slack (MET) :             3.997ns  (required time - arrival time)
  Source:                 cal/result_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            before_num3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.027ns  (logic 1.200ns (19.911%)  route 4.827ns (80.089%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.571     5.092    cal/CLK
    SLICE_X55Y4          FDCE                                         r  cal/result_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDCE (Prop_fdce_C_Q)         0.456     5.548 r  cal/result_reg[10]/Q
                         net (fo=15, routed)          1.603     7.151    cal/binary_result[10]
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     7.275 r  cal/before_num3[3]_i_11/O
                         net (fo=13, routed)          0.784     8.059    cal/before_num3[3]_i_11_n_0
    SLICE_X60Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.183 r  cal/before_num1[3]_i_10/O
                         net (fo=1, routed)           0.426     8.609    cal/before_num1[3]_i_10_n_0
    SLICE_X60Y6          LUT6 (Prop_lut6_I1_O)        0.124     8.733 r  cal/before_num1[3]_i_5/O
                         net (fo=5, routed)           0.855     9.588    cal/before_num1[3]_i_5_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.712 r  cal/before_num2[3]_i_5/O
                         net (fo=6, routed)           0.741    10.453    cal/before_num2[3]_i_5_n_0
    SLICE_X65Y6          LUT6 (Prop_lut6_I0_O)        0.124    10.577 f  cal/before_num2[2]_i_4/O
                         net (fo=3, routed)           0.418    10.995    input_state/before_num3_reg[0]
    SLICE_X63Y6          LUT6 (Prop_lut6_I1_O)        0.124    11.119 r  input_state/before_num3[0]_i_1/O
                         net (fo=1, routed)           0.000    11.119    input_state_n_61
    SLICE_X63Y6          FDRE                                         r  before_num3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X63Y6          FDRE                                         r  before_num3_reg[0]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y6          FDRE (Setup_fdre_C_D)        0.031    15.116    before_num3_reg[0]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -11.119    
  -------------------------------------------------------------------
                         slack                                  3.997    

Slack (MET) :             4.078ns  (required time - arrival time)
  Source:                 cal/result_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            before_num1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.943ns  (logic 1.396ns (23.488%)  route 4.547ns (76.512%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.571     5.092    cal/CLK
    SLICE_X55Y4          FDCE                                         r  cal/result_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDCE (Prop_fdce_C_Q)         0.456     5.548 r  cal/result_reg[8]/Q
                         net (fo=14, routed)          1.387     6.935    cal/binary_result[8]
    SLICE_X60Y6          LUT6 (Prop_lut6_I0_O)        0.124     7.059 r  cal/before_num0[3]_i_9/O
                         net (fo=7, routed)           0.761     7.820    cal/before_num0[3]_i_9_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124     7.944 r  cal/before_num0[3]_i_6/O
                         net (fo=6, routed)           0.628     8.572    cal/before_num0[3]_i_6_n_0
    SLICE_X60Y5          LUT6 (Prop_lut6_I5_O)        0.124     8.696 r  cal/before_num0[2]_i_5/O
                         net (fo=7, routed)           0.916     9.611    cal/before_num0[2]_i_5_n_0
    SLICE_X62Y6          LUT6 (Prop_lut6_I0_O)        0.124     9.735 r  cal/before_num2[2]_i_3/O
                         net (fo=6, routed)           0.427    10.162    cal/before_num2[2]_i_3_n_0
    SLICE_X63Y6          LUT2 (Prop_lut2_I1_O)        0.118    10.280 r  cal/before_num1[2]_i_2/O
                         net (fo=1, routed)           0.430    10.710    cal/before_num1[2]_i_2_n_0
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.326    11.036 r  cal/before_num1[2]_i_1/O
                         net (fo=1, routed)           0.000    11.036    cal_n_50
    SLICE_X62Y6          FDRE                                         r  before_num1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X62Y6          FDRE                                         r  before_num1_reg[2]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y6          FDRE (Setup_fdre_C_D)        0.029    15.114    before_num1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -11.036    
  -------------------------------------------------------------------
                         slack                                  4.078    

Slack (MET) :             4.124ns  (required time - arrival time)
  Source:                 cal/result_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            before_num2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 1.428ns (24.200%)  route 4.473ns (75.800%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.571     5.092    cal/CLK
    SLICE_X55Y4          FDCE                                         r  cal/result_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDCE (Prop_fdce_C_Q)         0.456     5.548 r  cal/result_reg[8]/Q
                         net (fo=14, routed)          1.398     6.947    cal/binary_result[8]
    SLICE_X59Y6          LUT6 (Prop_lut6_I0_O)        0.124     7.071 r  cal/before_num0[3]_i_11/O
                         net (fo=7, routed)           0.841     7.911    cal/before_num0[3]_i_11_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124     8.035 r  cal/before_num1[3]_i_7/O
                         net (fo=12, routed)          0.692     8.727    cal/before_num1[3]_i_7_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.851 r  cal/before_num2[3]_i_7/O
                         net (fo=8, routed)           0.656     9.508    cal/before_num2[3]_i_7_n_0
    SLICE_X61Y6          LUT2 (Prop_lut2_I1_O)        0.150     9.658 r  cal/before_num1[2]_i_6/O
                         net (fo=1, routed)           0.436    10.094    cal/before_num1[2]_i_6_n_0
    SLICE_X61Y6          LUT6 (Prop_lut6_I4_O)        0.326    10.420 f  cal/before_num1[2]_i_3/O
                         net (fo=3, routed)           0.449    10.869    input_state/before_num2_reg[0]
    SLICE_X62Y5          LUT6 (Prop_lut6_I1_O)        0.124    10.993 r  input_state/before_num2[0]_i_1/O
                         net (fo=1, routed)           0.000    10.993    input_state_n_65
    SLICE_X62Y5          FDRE                                         r  before_num2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X62Y5          FDRE                                         r  before_num2_reg[0]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y5          FDRE (Setup_fdre_C_D)        0.032    15.117    before_num2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -10.993    
  -------------------------------------------------------------------
                         slack                                  4.124    

Slack (MET) :             4.142ns  (required time - arrival time)
  Source:                 cal/result_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            before_num1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.881ns  (logic 1.428ns (24.282%)  route 4.453ns (75.718%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.571     5.092    cal/CLK
    SLICE_X55Y4          FDCE                                         r  cal/result_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDCE (Prop_fdce_C_Q)         0.456     5.548 r  cal/result_reg[8]/Q
                         net (fo=14, routed)          1.398     6.947    cal/binary_result[8]
    SLICE_X59Y6          LUT6 (Prop_lut6_I0_O)        0.124     7.071 r  cal/before_num0[3]_i_11/O
                         net (fo=7, routed)           0.841     7.911    cal/before_num0[3]_i_11_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124     8.035 r  cal/before_num1[3]_i_7/O
                         net (fo=12, routed)          0.692     8.727    cal/before_num1[3]_i_7_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.851 r  cal/before_num2[3]_i_7/O
                         net (fo=8, routed)           0.656     9.508    cal/before_num2[3]_i_7_n_0
    SLICE_X61Y6          LUT2 (Prop_lut2_I1_O)        0.150     9.658 r  cal/before_num1[2]_i_6/O
                         net (fo=1, routed)           0.436    10.094    cal/before_num1[2]_i_6_n_0
    SLICE_X61Y6          LUT6 (Prop_lut6_I4_O)        0.326    10.420 r  cal/before_num1[2]_i_3/O
                         net (fo=3, routed)           0.429    10.849    cal/result_reg[3]_0
    SLICE_X61Y6          LUT4 (Prop_lut4_I1_O)        0.124    10.973 r  cal/before_num1[1]_i_1/O
                         net (fo=1, routed)           0.000    10.973    cal_n_51
    SLICE_X61Y6          FDRE                                         r  before_num1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X61Y6          FDRE                                         r  before_num1_reg[1]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y6          FDRE (Setup_fdre_C_D)        0.031    15.115    before_num1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -10.973    
  -------------------------------------------------------------------
                         slack                                  4.142    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 1.757ns (32.892%)  route 3.585ns (67.108%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.560     5.081    baudrate_gen/CLK
    SLICE_X35Y37         FDRE                                         r  baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.597     6.134    baudrate_gen/counter_reg[5]
    SLICE_X34Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.771 r  baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.771    baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.010 f  baudrate_gen/counter_reg[0]_i_14/O[2]
                         net (fo=1, routed)           0.809     7.820    baudrate_gen/p_0_in[11]
    SLICE_X33Y38         LUT6 (Prop_lut6_I5_O)        0.301     8.121 f  baudrate_gen/counter[0]_i_4/O
                         net (fo=1, routed)           1.089     9.210    baudrate_gen/counter[0]_i_4_n_0
    SLICE_X33Y41         LUT6 (Prop_lut6_I1_O)        0.124     9.334 r  baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.089    10.423    baudrate_gen/clear
    SLICE_X35Y36         FDRE                                         r  baudrate_gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.439    14.780    baudrate_gen/CLK
    SLICE_X35Y36         FDRE                                         r  baudrate_gen/counter_reg[0]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X35Y36         FDRE (Setup_fdre_C_R)       -0.429    14.591    baudrate_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -10.423    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 1.757ns (32.892%)  route 3.585ns (67.108%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.560     5.081    baudrate_gen/CLK
    SLICE_X35Y37         FDRE                                         r  baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.597     6.134    baudrate_gen/counter_reg[5]
    SLICE_X34Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.771 r  baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.771    baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.010 f  baudrate_gen/counter_reg[0]_i_14/O[2]
                         net (fo=1, routed)           0.809     7.820    baudrate_gen/p_0_in[11]
    SLICE_X33Y38         LUT6 (Prop_lut6_I5_O)        0.301     8.121 f  baudrate_gen/counter[0]_i_4/O
                         net (fo=1, routed)           1.089     9.210    baudrate_gen/counter[0]_i_4_n_0
    SLICE_X33Y41         LUT6 (Prop_lut6_I1_O)        0.124     9.334 r  baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.089    10.423    baudrate_gen/clear
    SLICE_X35Y36         FDRE                                         r  baudrate_gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.439    14.780    baudrate_gen/CLK
    SLICE_X35Y36         FDRE                                         r  baudrate_gen/counter_reg[1]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X35Y36         FDRE (Setup_fdre_C_R)       -0.429    14.591    baudrate_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -10.423    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 1.757ns (32.892%)  route 3.585ns (67.108%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.560     5.081    baudrate_gen/CLK
    SLICE_X35Y37         FDRE                                         r  baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.597     6.134    baudrate_gen/counter_reg[5]
    SLICE_X34Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.771 r  baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.771    baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.010 f  baudrate_gen/counter_reg[0]_i_14/O[2]
                         net (fo=1, routed)           0.809     7.820    baudrate_gen/p_0_in[11]
    SLICE_X33Y38         LUT6 (Prop_lut6_I5_O)        0.301     8.121 f  baudrate_gen/counter[0]_i_4/O
                         net (fo=1, routed)           1.089     9.210    baudrate_gen/counter[0]_i_4_n_0
    SLICE_X33Y41         LUT6 (Prop_lut6_I1_O)        0.124     9.334 r  baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.089    10.423    baudrate_gen/clear
    SLICE_X35Y36         FDRE                                         r  baudrate_gen/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.439    14.780    baudrate_gen/CLK
    SLICE_X35Y36         FDRE                                         r  baudrate_gen/counter_reg[2]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X35Y36         FDRE (Setup_fdre_C_R)       -0.429    14.591    baudrate_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -10.423    
  -------------------------------------------------------------------
                         slack                                  4.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 cal/sign_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cal/sign_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.876%)  route 0.120ns (39.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.568     1.451    cal/CLK
    SLICE_X57Y5          FDCE                                         r  cal/sign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y5          FDCE (Prop_fdce_C_Q)         0.141     1.592 r  cal/sign_reg/Q
                         net (fo=2, routed)           0.120     1.712    input_state/sign_result
    SLICE_X57Y5          LUT6 (Prop_lut6_I5_O)        0.045     1.757 r  input_state/sign_i_1__0/O
                         net (fo=1, routed)           0.000     1.757    cal/sign_reg_0
    SLICE_X57Y5          FDCE                                         r  cal/sign_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.837     1.964    cal/CLK
    SLICE_X57Y5          FDCE                                         r  cal/sign_reg/C
                         clock pessimism             -0.513     1.451    
    SLICE_X57Y5          FDCE (Hold_fdce_C_D)         0.091     1.542    cal/sign_reg
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 btnu/r1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnu/r2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.239%)  route 0.193ns (57.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.563     1.446    btnu/CLK
    SLICE_X43Y3          FDRE                                         r  btnu/r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  btnu/r1_reg/Q
                         net (fo=2, routed)           0.193     1.780    btnu/r1
    SLICE_X44Y3          FDRE                                         r  btnu/r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.834     1.961    btnu/CLK
    SLICE_X44Y3          FDRE                                         r  btnu/r2_reg/C
                         clock pessimism             -0.478     1.483    
    SLICE_X44Y3          FDRE (Hold_fdre_C_D)         0.070     1.553    btnu/r2_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudrate_gen/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.559     1.442    baudrate_gen/CLK
    SLICE_X35Y37         FDRE                                         r  baudrate_gen/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  baudrate_gen/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.702    baudrate_gen/counter_reg[7]
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  baudrate_gen/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    baudrate_gen/counter_reg[4]_i_1_n_4
    SLICE_X35Y37         FDRE                                         r  baudrate_gen/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.827     1.954    baudrate_gen/CLK
    SLICE_X35Y37         FDRE                                         r  baudrate_gen/counter_reg[7]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X35Y37         FDRE (Hold_fdre_C_D)         0.105     1.547    baudrate_gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudrate_gen/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.560     1.443    baudrate_gen/CLK
    SLICE_X35Y38         FDRE                                         r  baudrate_gen/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  baudrate_gen/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.703    baudrate_gen/counter_reg[11]
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  baudrate_gen/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    baudrate_gen/counter_reg[8]_i_1_n_4
    SLICE_X35Y38         FDRE                                         r  baudrate_gen/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.829     1.956    baudrate_gen/CLK
    SLICE_X35Y38         FDRE                                         r  baudrate_gen/counter_reg[11]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.105     1.548    baudrate_gen/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudrate_gen/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.560     1.443    baudrate_gen/CLK
    SLICE_X35Y39         FDRE                                         r  baudrate_gen/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  baudrate_gen/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.703    baudrate_gen/counter_reg[15]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  baudrate_gen/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    baudrate_gen/counter_reg[12]_i_1_n_4
    SLICE_X35Y39         FDRE                                         r  baudrate_gen/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.829     1.956    baudrate_gen/CLK
    SLICE_X35Y39         FDRE                                         r  baudrate_gen/counter_reg[15]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.105     1.548    baudrate_gen/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudrate_gen/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.562     1.445    baudrate_gen/CLK
    SLICE_X35Y43         FDRE                                         r  baudrate_gen/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  baudrate_gen/counter_reg[31]/Q
                         net (fo=2, routed)           0.119     1.705    baudrate_gen/counter_reg[31]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  baudrate_gen/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    baudrate_gen/counter_reg[28]_i_1_n_4
    SLICE_X35Y43         FDRE                                         r  baudrate_gen/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.831     1.958    baudrate_gen/CLK
    SLICE_X35Y43         FDRE                                         r  baudrate_gen/counter_reg[31]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.105     1.550    baudrate_gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudrate_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.558     1.441    baudrate_gen/CLK
    SLICE_X35Y36         FDRE                                         r  baudrate_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  baudrate_gen/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.701    baudrate_gen/counter_reg[3]
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  baudrate_gen/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.809    baudrate_gen/counter_reg[0]_i_2_n_4
    SLICE_X35Y36         FDRE                                         r  baudrate_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.826     1.953    baudrate_gen/CLK
    SLICE_X35Y36         FDRE                                         r  baudrate_gen/counter_reg[3]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X35Y36         FDRE (Hold_fdre_C_D)         0.105     1.546    baudrate_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudrate_gen/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.561     1.444    baudrate_gen/CLK
    SLICE_X35Y40         FDRE                                         r  baudrate_gen/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  baudrate_gen/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.704    baudrate_gen/counter_reg[19]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  baudrate_gen/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    baudrate_gen/counter_reg[16]_i_1_n_4
    SLICE_X35Y40         FDRE                                         r  baudrate_gen/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.830     1.957    baudrate_gen/CLK
    SLICE_X35Y40         FDRE                                         r  baudrate_gen/counter_reg[19]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.105     1.549    baudrate_gen/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.561     1.444    baudrate_gen/CLK
    SLICE_X35Y41         FDRE                                         r  baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.704    baudrate_gen/counter_reg[23]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  baudrate_gen/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    baudrate_gen/counter_reg[20]_i_1_n_4
    SLICE_X35Y41         FDRE                                         r  baudrate_gen/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.830     1.957    baudrate_gen/CLK
    SLICE_X35Y41         FDRE                                         r  baudrate_gen/counter_reg[23]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.105     1.549    baudrate_gen/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudrate_gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.561     1.444    baudrate_gen/CLK
    SLICE_X35Y42         FDRE                                         r  baudrate_gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  baudrate_gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.704    baudrate_gen/counter_reg[27]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  baudrate_gen/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    baudrate_gen/counter_reg[24]_i_1_n_4
    SLICE_X35Y42         FDRE                                         r  baudrate_gen/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.830     1.957    baudrate_gen/CLK
    SLICE_X35Y42         FDRE                                         r  baudrate_gen/counter_reg[27]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.105     1.549    baudrate_gen/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   baudrate_gen/baud_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y36   baudrate_gen/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y0    cal/result_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y4    cal/result_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y5    cal/result_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y38   baudrate_gen/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y38   baudrate_gen/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y39   baudrate_gen/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y39   baudrate_gen/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y3    btnu/r1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   baudrate_gen/baud_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   baudrate_gen/baud_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y40   baudrate_gen/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y40   baudrate_gen/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y40   baudrate_gen/counter_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y40   baudrate_gen/counter_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y41   baudrate_gen/counter_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y41   baudrate_gen/counter_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y41   baudrate_gen/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y36   baudrate_gen/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y38   baudrate_gen/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y38   baudrate_gen/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y39   baudrate_gen/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y39   baudrate_gen/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y39   baudrate_gen/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y39   baudrate_gen/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y36   baudrate_gen/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y2    genblk1[0].div/clkDiv_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y36   baudrate_gen/counter_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.752ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.552ns  (required time - arrival time)
  Source:                 btnu/r1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cal/sign_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 0.580ns (19.497%)  route 2.395ns (80.503%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.566     5.087    btnu/CLK
    SLICE_X43Y3          FDRE                                         r  btnu/r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  btnu/r1_reg/Q
                         net (fo=2, routed)           0.603     6.146    btnu/r1
    SLICE_X44Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.270 f  btnu/state[3]_i_2/O
                         net (fo=82, routed)          1.792     8.062    cal/AR[0]
    SLICE_X57Y5          FDCE                                         f  cal/sign_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.453    14.794    cal/CLK
    SLICE_X57Y5          FDCE                                         r  cal/sign_reg/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X57Y5          FDCE (Recov_fdce_C_CLR)     -0.405    14.614    cal/sign_reg
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                          -8.062    
  -------------------------------------------------------------------
                         slack                                  6.552    

Slack (MET) :             6.638ns  (required time - arrival time)
  Source:                 btnu/r1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cal/result_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 0.580ns (19.497%)  route 2.395ns (80.503%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.566     5.087    btnu/CLK
    SLICE_X43Y3          FDRE                                         r  btnu/r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  btnu/r1_reg/Q
                         net (fo=2, routed)           0.603     6.146    btnu/r1
    SLICE_X44Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.270 f  btnu/state[3]_i_2/O
                         net (fo=82, routed)          1.792     8.062    cal/AR[0]
    SLICE_X56Y5          FDCE                                         f  cal/result_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.453    14.794    cal/CLK
    SLICE_X56Y5          FDCE                                         r  cal/result_reg[11]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X56Y5          FDCE (Recov_fdce_C_CLR)     -0.319    14.700    cal/result_reg[11]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                          -8.062    
  -------------------------------------------------------------------
                         slack                                  6.638    

Slack (MET) :             6.737ns  (required time - arrival time)
  Source:                 btnu/r1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cal/result_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.580ns (20.797%)  route 2.209ns (79.203%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.566     5.087    btnu/CLK
    SLICE_X43Y3          FDRE                                         r  btnu/r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  btnu/r1_reg/Q
                         net (fo=2, routed)           0.603     6.146    btnu/r1
    SLICE_X44Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.270 f  btnu/state[3]_i_2/O
                         net (fo=82, routed)          1.606     7.876    cal/AR[0]
    SLICE_X55Y4          FDCE                                         f  cal/result_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.452    14.793    cal/CLK
    SLICE_X55Y4          FDCE                                         r  cal/result_reg[10]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X55Y4          FDCE (Recov_fdce_C_CLR)     -0.405    14.613    cal/result_reg[10]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -7.876    
  -------------------------------------------------------------------
                         slack                                  6.737    

Slack (MET) :             6.737ns  (required time - arrival time)
  Source:                 btnu/r1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cal/result_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.580ns (20.797%)  route 2.209ns (79.203%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.566     5.087    btnu/CLK
    SLICE_X43Y3          FDRE                                         r  btnu/r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  btnu/r1_reg/Q
                         net (fo=2, routed)           0.603     6.146    btnu/r1
    SLICE_X44Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.270 f  btnu/state[3]_i_2/O
                         net (fo=82, routed)          1.606     7.876    cal/AR[0]
    SLICE_X55Y4          FDCE                                         f  cal/result_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.452    14.793    cal/CLK
    SLICE_X55Y4          FDCE                                         r  cal/result_reg[13]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X55Y4          FDCE (Recov_fdce_C_CLR)     -0.405    14.613    cal/result_reg[13]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -7.876    
  -------------------------------------------------------------------
                         slack                                  6.737    

Slack (MET) :             6.737ns  (required time - arrival time)
  Source:                 btnu/r1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cal/result_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.580ns (20.797%)  route 2.209ns (79.203%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.566     5.087    btnu/CLK
    SLICE_X43Y3          FDRE                                         r  btnu/r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  btnu/r1_reg/Q
                         net (fo=2, routed)           0.603     6.146    btnu/r1
    SLICE_X44Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.270 f  btnu/state[3]_i_2/O
                         net (fo=82, routed)          1.606     7.876    cal/AR[0]
    SLICE_X55Y4          FDCE                                         f  cal/result_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.452    14.793    cal/CLK
    SLICE_X55Y4          FDCE                                         r  cal/result_reg[8]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X55Y4          FDCE (Recov_fdce_C_CLR)     -0.405    14.613    cal/result_reg[8]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -7.876    
  -------------------------------------------------------------------
                         slack                                  6.737    

Slack (MET) :             6.773ns  (required time - arrival time)
  Source:                 btnu/r1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cal/result_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.580ns (20.423%)  route 2.260ns (79.577%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.566     5.087    btnu/CLK
    SLICE_X43Y3          FDRE                                         r  btnu/r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  btnu/r1_reg/Q
                         net (fo=2, routed)           0.603     6.146    btnu/r1
    SLICE_X44Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.270 f  btnu/state[3]_i_2/O
                         net (fo=82, routed)          1.657     7.927    cal/AR[0]
    SLICE_X56Y4          FDCE                                         f  cal/result_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.453    14.794    cal/CLK
    SLICE_X56Y4          FDCE                                         r  cal/result_reg[12]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X56Y4          FDCE (Recov_fdce_C_CLR)     -0.319    14.700    cal/result_reg[12]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                          -7.927    
  -------------------------------------------------------------------
                         slack                                  6.773    

Slack (MET) :             6.845ns  (required time - arrival time)
  Source:                 btnu/r1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cal/result_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.580ns (20.954%)  route 2.188ns (79.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.566     5.087    btnu/CLK
    SLICE_X43Y3          FDRE                                         r  btnu/r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  btnu/r1_reg/Q
                         net (fo=2, routed)           0.603     6.146    btnu/r1
    SLICE_X44Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.270 f  btnu/state[3]_i_2/O
                         net (fo=82, routed)          1.585     7.855    cal/AR[0]
    SLICE_X56Y3          FDCE                                         f  cal/result_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.453    14.794    cal/CLK
    SLICE_X56Y3          FDCE                                         r  cal/result_reg[9]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X56Y3          FDCE (Recov_fdce_C_CLR)     -0.319    14.700    cal/result_reg[9]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                          -7.855    
  -------------------------------------------------------------------
                         slack                                  6.845    

Slack (MET) :             7.166ns  (required time - arrival time)
  Source:                 btnu/r1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cal/result_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.580ns (24.565%)  route 1.781ns (75.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.566     5.087    btnu/CLK
    SLICE_X43Y3          FDRE                                         r  btnu/r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  btnu/r1_reg/Q
                         net (fo=2, routed)           0.603     6.146    btnu/r1
    SLICE_X44Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.270 f  btnu/state[3]_i_2/O
                         net (fo=82, routed)          1.178     7.448    cal/AR[0]
    SLICE_X53Y0          FDCE                                         f  cal/result_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.453    14.794    cal/CLK
    SLICE_X53Y0          FDCE                                         r  cal/result_reg[0]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X53Y0          FDCE (Recov_fdce_C_CLR)     -0.405    14.614    cal/result_reg[0]
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                          -7.448    
  -------------------------------------------------------------------
                         slack                                  7.166    

Slack (MET) :             7.166ns  (required time - arrival time)
  Source:                 btnu/r1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cal/result_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.580ns (24.565%)  route 1.781ns (75.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.566     5.087    btnu/CLK
    SLICE_X43Y3          FDRE                                         r  btnu/r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  btnu/r1_reg/Q
                         net (fo=2, routed)           0.603     6.146    btnu/r1
    SLICE_X44Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.270 f  btnu/state[3]_i_2/O
                         net (fo=82, routed)          1.178     7.448    cal/AR[0]
    SLICE_X53Y0          FDCE                                         f  cal/result_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.453    14.794    cal/CLK
    SLICE_X53Y0          FDCE                                         r  cal/result_reg[2]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X53Y0          FDCE (Recov_fdce_C_CLR)     -0.405    14.614    cal/result_reg[2]
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                          -7.448    
  -------------------------------------------------------------------
                         slack                                  7.166    

Slack (MET) :             7.166ns  (required time - arrival time)
  Source:                 btnu/r1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cal/result_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.580ns (24.565%)  route 1.781ns (75.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.566     5.087    btnu/CLK
    SLICE_X43Y3          FDRE                                         r  btnu/r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  btnu/r1_reg/Q
                         net (fo=2, routed)           0.603     6.146    btnu/r1
    SLICE_X44Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.270 f  btnu/state[3]_i_2/O
                         net (fo=82, routed)          1.178     7.448    cal/AR[0]
    SLICE_X53Y0          FDCE                                         f  cal/result_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.453    14.794    cal/CLK
    SLICE_X53Y0          FDCE                                         r  cal/result_reg[3]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X53Y0          FDCE (Recov_fdce_C_CLR)     -0.405    14.614    cal/result_reg[3]
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                          -7.448    
  -------------------------------------------------------------------
                         slack                                  7.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 btnu/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cal/result_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.186ns (25.648%)  route 0.539ns (74.352%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.564     1.447    btnu/CLK
    SLICE_X44Y3          FDRE                                         r  btnu/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y3          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  btnu/r2_reg/Q
                         net (fo=1, routed)           0.173     1.761    btnu/r2
    SLICE_X44Y3          LUT2 (Prop_lut2_I1_O)        0.045     1.806 f  btnu/state[3]_i_2/O
                         net (fo=82, routed)          0.367     2.172    cal/AR[0]
    SLICE_X50Y2          FDCE                                         f  cal/result_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.838     1.965    cal/CLK
    SLICE_X50Y2          FDCE                                         r  cal/result_reg[16]/C
                         clock pessimism             -0.478     1.487    
    SLICE_X50Y2          FDCE (Remov_fdce_C_CLR)     -0.067     1.420    cal/result_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 btnu/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cal/result_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.186ns (25.648%)  route 0.539ns (74.352%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.564     1.447    btnu/CLK
    SLICE_X44Y3          FDRE                                         r  btnu/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y3          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  btnu/r2_reg/Q
                         net (fo=1, routed)           0.173     1.761    btnu/r2
    SLICE_X44Y3          LUT2 (Prop_lut2_I1_O)        0.045     1.806 f  btnu/state[3]_i_2/O
                         net (fo=82, routed)          0.367     2.172    cal/AR[0]
    SLICE_X50Y2          FDCE                                         f  cal/result_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.838     1.965    cal/CLK
    SLICE_X50Y2          FDCE                                         r  cal/result_reg[19]/C
                         clock pessimism             -0.478     1.487    
    SLICE_X50Y2          FDCE (Remov_fdce_C_CLR)     -0.067     1.420    cal/result_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 btnu/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cal/result_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.186ns (25.648%)  route 0.539ns (74.352%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.564     1.447    btnu/CLK
    SLICE_X44Y3          FDRE                                         r  btnu/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y3          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  btnu/r2_reg/Q
                         net (fo=1, routed)           0.173     1.761    btnu/r2
    SLICE_X44Y3          LUT2 (Prop_lut2_I1_O)        0.045     1.806 f  btnu/state[3]_i_2/O
                         net (fo=82, routed)          0.367     2.172    cal/AR[0]
    SLICE_X51Y2          FDCE                                         f  cal/result_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.838     1.965    cal/CLK
    SLICE_X51Y2          FDCE                                         r  cal/result_reg[14]/C
                         clock pessimism             -0.478     1.487    
    SLICE_X51Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.395    cal/result_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 btnu/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cal/result_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.186ns (25.648%)  route 0.539ns (74.352%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.564     1.447    btnu/CLK
    SLICE_X44Y3          FDRE                                         r  btnu/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y3          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  btnu/r2_reg/Q
                         net (fo=1, routed)           0.173     1.761    btnu/r2
    SLICE_X44Y3          LUT2 (Prop_lut2_I1_O)        0.045     1.806 f  btnu/state[3]_i_2/O
                         net (fo=82, routed)          0.367     2.172    cal/AR[0]
    SLICE_X51Y2          FDCE                                         f  cal/result_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.838     1.965    cal/CLK
    SLICE_X51Y2          FDCE                                         r  cal/result_reg[17]/C
                         clock pessimism             -0.478     1.487    
    SLICE_X51Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.395    cal/result_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 btnu/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cal/result_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.186ns (25.648%)  route 0.539ns (74.352%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.564     1.447    btnu/CLK
    SLICE_X44Y3          FDRE                                         r  btnu/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y3          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  btnu/r2_reg/Q
                         net (fo=1, routed)           0.173     1.761    btnu/r2
    SLICE_X44Y3          LUT2 (Prop_lut2_I1_O)        0.045     1.806 f  btnu/state[3]_i_2/O
                         net (fo=82, routed)          0.367     2.172    cal/AR[0]
    SLICE_X51Y2          FDCE                                         f  cal/result_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.838     1.965    cal/CLK
    SLICE_X51Y2          FDCE                                         r  cal/result_reg[18]/C
                         clock pessimism             -0.478     1.487    
    SLICE_X51Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.395    cal/result_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 btnu/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cal/result_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.186ns (25.648%)  route 0.539ns (74.352%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.564     1.447    btnu/CLK
    SLICE_X44Y3          FDRE                                         r  btnu/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y3          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  btnu/r2_reg/Q
                         net (fo=1, routed)           0.173     1.761    btnu/r2
    SLICE_X44Y3          LUT2 (Prop_lut2_I1_O)        0.045     1.806 f  btnu/state[3]_i_2/O
                         net (fo=82, routed)          0.367     2.172    cal/AR[0]
    SLICE_X51Y2          FDCE                                         f  cal/result_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.838     1.965    cal/CLK
    SLICE_X51Y2          FDCE                                         r  cal/result_reg[7]/C
                         clock pessimism             -0.478     1.487    
    SLICE_X51Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.395    cal/result_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 btnu/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cal/result_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.186ns (23.574%)  route 0.603ns (76.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.564     1.447    btnu/CLK
    SLICE_X44Y3          FDRE                                         r  btnu/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y3          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  btnu/r2_reg/Q
                         net (fo=1, routed)           0.173     1.761    btnu/r2
    SLICE_X44Y3          LUT2 (Prop_lut2_I1_O)        0.045     1.806 f  btnu/state[3]_i_2/O
                         net (fo=82, routed)          0.430     2.236    cal/AR[0]
    SLICE_X50Y1          FDCE                                         f  cal/result_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.838     1.965    cal/CLK
    SLICE_X50Y1          FDCE                                         r  cal/result_reg[25]/C
                         clock pessimism             -0.478     1.487    
    SLICE_X50Y1          FDCE (Remov_fdce_C_CLR)     -0.067     1.420    cal/result_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 btnu/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cal/result_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.186ns (23.574%)  route 0.603ns (76.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.564     1.447    btnu/CLK
    SLICE_X44Y3          FDRE                                         r  btnu/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y3          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  btnu/r2_reg/Q
                         net (fo=1, routed)           0.173     1.761    btnu/r2
    SLICE_X44Y3          LUT2 (Prop_lut2_I1_O)        0.045     1.806 f  btnu/state[3]_i_2/O
                         net (fo=82, routed)          0.430     2.236    cal/AR[0]
    SLICE_X50Y1          FDCE                                         f  cal/result_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.838     1.965    cal/CLK
    SLICE_X50Y1          FDCE                                         r  cal/result_reg[26]/C
                         clock pessimism             -0.478     1.487    
    SLICE_X50Y1          FDCE (Remov_fdce_C_CLR)     -0.067     1.420    cal/result_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 btnu/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cal/result_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.186ns (23.574%)  route 0.603ns (76.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.564     1.447    btnu/CLK
    SLICE_X44Y3          FDRE                                         r  btnu/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y3          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  btnu/r2_reg/Q
                         net (fo=1, routed)           0.173     1.761    btnu/r2
    SLICE_X44Y3          LUT2 (Prop_lut2_I1_O)        0.045     1.806 f  btnu/state[3]_i_2/O
                         net (fo=82, routed)          0.430     2.236    cal/AR[0]
    SLICE_X51Y1          FDCE                                         f  cal/result_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.838     1.965    cal/CLK
    SLICE_X51Y1          FDCE                                         r  cal/result_reg[15]/C
                         clock pessimism             -0.478     1.487    
    SLICE_X51Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.395    cal/result_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 btnu/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cal/result_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.186ns (23.574%)  route 0.603ns (76.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.564     1.447    btnu/CLK
    SLICE_X44Y3          FDRE                                         r  btnu/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y3          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  btnu/r2_reg/Q
                         net (fo=1, routed)           0.173     1.761    btnu/r2
    SLICE_X44Y3          LUT2 (Prop_lut2_I1_O)        0.045     1.806 f  btnu/state[3]_i_2/O
                         net (fo=82, routed)          0.430     2.236    cal/AR[0]
    SLICE_X51Y1          FDCE                                         f  cal/result_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.838     1.965    cal/CLK
    SLICE_X51Y1          FDCE                                         r  cal/result_reg[24]/C
                         clock pessimism             -0.478     1.487    
    SLICE_X51Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.395    cal/result_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.841    





