// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mac_compute_ipv4_che (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        dataStreamBuffer0_V_dout,
        dataStreamBuffer0_V_empty_n,
        dataStreamBuffer0_V_read,
        dataStreamBuffer1_V_din,
        dataStreamBuffer1_V_full_n,
        dataStreamBuffer1_V_write,
        subSumFifo_V_sum_V_0_din,
        subSumFifo_V_sum_V_0_full_n,
        subSumFifo_V_sum_V_0_write,
        subSumFifo_V_sum_V_1_din,
        subSumFifo_V_sum_V_1_full_n,
        subSumFifo_V_sum_V_1_write,
        subSumFifo_V_sum_V_2_din,
        subSumFifo_V_sum_V_2_full_n,
        subSumFifo_V_sum_V_2_write,
        subSumFifo_V_sum_V_3_din,
        subSumFifo_V_sum_V_3_full_n,
        subSumFifo_V_sum_V_3_write,
        subSumFifo_V_sum_V_4_din,
        subSumFifo_V_sum_V_4_full_n,
        subSumFifo_V_sum_V_4_write,
        subSumFifo_V_sum_V_5_din,
        subSumFifo_V_sum_V_5_full_n,
        subSumFifo_V_sum_V_5_write,
        subSumFifo_V_sum_V_6_din,
        subSumFifo_V_sum_V_6_full_n,
        subSumFifo_V_sum_V_6_write,
        subSumFifo_V_sum_V_7_din,
        subSumFifo_V_sum_V_7_full_n,
        subSumFifo_V_sum_V_7_write,
        subSumFifo_V_sum_V_8_din,
        subSumFifo_V_sum_V_8_full_n,
        subSumFifo_V_sum_V_8_write,
        subSumFifo_V_sum_V_9_din,
        subSumFifo_V_sum_V_9_full_n,
        subSumFifo_V_sum_V_9_write,
        subSumFifo_V_sum_V_10_din,
        subSumFifo_V_sum_V_10_full_n,
        subSumFifo_V_sum_V_10_write,
        subSumFifo_V_sum_V_11_din,
        subSumFifo_V_sum_V_11_full_n,
        subSumFifo_V_sum_V_11_write,
        subSumFifo_V_sum_V_12_din,
        subSumFifo_V_sum_V_12_full_n,
        subSumFifo_V_sum_V_12_write,
        subSumFifo_V_sum_V_13_din,
        subSumFifo_V_sum_V_13_full_n,
        subSumFifo_V_sum_V_13_write,
        subSumFifo_V_sum_V_14_din,
        subSumFifo_V_sum_V_14_full_n,
        subSumFifo_V_sum_V_14_write,
        subSumFifo_V_sum_V_15_din,
        subSumFifo_V_sum_V_15_full_n,
        subSumFifo_V_sum_V_15_write,
        subSumFifo_V_sum_V_16_din,
        subSumFifo_V_sum_V_16_full_n,
        subSumFifo_V_sum_V_16_write,
        subSumFifo_V_sum_V_17_din,
        subSumFifo_V_sum_V_17_full_n,
        subSumFifo_V_sum_V_17_write,
        subSumFifo_V_sum_V_18_din,
        subSumFifo_V_sum_V_18_full_n,
        subSumFifo_V_sum_V_18_write,
        subSumFifo_V_sum_V_19_din,
        subSumFifo_V_sum_V_19_full_n,
        subSumFifo_V_sum_V_19_write,
        subSumFifo_V_sum_V_20_din,
        subSumFifo_V_sum_V_20_full_n,
        subSumFifo_V_sum_V_20_write,
        subSumFifo_V_sum_V_21_din,
        subSumFifo_V_sum_V_21_full_n,
        subSumFifo_V_sum_V_21_write,
        subSumFifo_V_sum_V_22_din,
        subSumFifo_V_sum_V_22_full_n,
        subSumFifo_V_sum_V_22_write,
        subSumFifo_V_sum_V_23_din,
        subSumFifo_V_sum_V_23_full_n,
        subSumFifo_V_sum_V_23_write,
        subSumFifo_V_sum_V_24_din,
        subSumFifo_V_sum_V_24_full_n,
        subSumFifo_V_sum_V_24_write,
        subSumFifo_V_sum_V_25_din,
        subSumFifo_V_sum_V_25_full_n,
        subSumFifo_V_sum_V_25_write,
        subSumFifo_V_sum_V_26_din,
        subSumFifo_V_sum_V_26_full_n,
        subSumFifo_V_sum_V_26_write,
        subSumFifo_V_sum_V_27_din,
        subSumFifo_V_sum_V_27_full_n,
        subSumFifo_V_sum_V_27_write,
        subSumFifo_V_sum_V_28_din,
        subSumFifo_V_sum_V_28_full_n,
        subSumFifo_V_sum_V_28_write,
        subSumFifo_V_sum_V_29_din,
        subSumFifo_V_sum_V_29_full_n,
        subSumFifo_V_sum_V_29_write,
        subSumFifo_V_sum_V_30_din,
        subSumFifo_V_sum_V_30_full_n,
        subSumFifo_V_sum_V_30_write,
        subSumFifo_V_sum_V_31_din,
        subSumFifo_V_sum_V_31_full_n,
        subSumFifo_V_sum_V_31_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [576:0] dataStreamBuffer0_V_dout;
input   dataStreamBuffer0_V_empty_n;
output   dataStreamBuffer0_V_read;
output  [576:0] dataStreamBuffer1_V_din;
input   dataStreamBuffer1_V_full_n;
output   dataStreamBuffer1_V_write;
output  [16:0] subSumFifo_V_sum_V_0_din;
input   subSumFifo_V_sum_V_0_full_n;
output   subSumFifo_V_sum_V_0_write;
output  [16:0] subSumFifo_V_sum_V_1_din;
input   subSumFifo_V_sum_V_1_full_n;
output   subSumFifo_V_sum_V_1_write;
output  [16:0] subSumFifo_V_sum_V_2_din;
input   subSumFifo_V_sum_V_2_full_n;
output   subSumFifo_V_sum_V_2_write;
output  [16:0] subSumFifo_V_sum_V_3_din;
input   subSumFifo_V_sum_V_3_full_n;
output   subSumFifo_V_sum_V_3_write;
output  [16:0] subSumFifo_V_sum_V_4_din;
input   subSumFifo_V_sum_V_4_full_n;
output   subSumFifo_V_sum_V_4_write;
output  [16:0] subSumFifo_V_sum_V_5_din;
input   subSumFifo_V_sum_V_5_full_n;
output   subSumFifo_V_sum_V_5_write;
output  [16:0] subSumFifo_V_sum_V_6_din;
input   subSumFifo_V_sum_V_6_full_n;
output   subSumFifo_V_sum_V_6_write;
output  [16:0] subSumFifo_V_sum_V_7_din;
input   subSumFifo_V_sum_V_7_full_n;
output   subSumFifo_V_sum_V_7_write;
output  [16:0] subSumFifo_V_sum_V_8_din;
input   subSumFifo_V_sum_V_8_full_n;
output   subSumFifo_V_sum_V_8_write;
output  [16:0] subSumFifo_V_sum_V_9_din;
input   subSumFifo_V_sum_V_9_full_n;
output   subSumFifo_V_sum_V_9_write;
output  [16:0] subSumFifo_V_sum_V_10_din;
input   subSumFifo_V_sum_V_10_full_n;
output   subSumFifo_V_sum_V_10_write;
output  [16:0] subSumFifo_V_sum_V_11_din;
input   subSumFifo_V_sum_V_11_full_n;
output   subSumFifo_V_sum_V_11_write;
output  [16:0] subSumFifo_V_sum_V_12_din;
input   subSumFifo_V_sum_V_12_full_n;
output   subSumFifo_V_sum_V_12_write;
output  [16:0] subSumFifo_V_sum_V_13_din;
input   subSumFifo_V_sum_V_13_full_n;
output   subSumFifo_V_sum_V_13_write;
output  [16:0] subSumFifo_V_sum_V_14_din;
input   subSumFifo_V_sum_V_14_full_n;
output   subSumFifo_V_sum_V_14_write;
output  [16:0] subSumFifo_V_sum_V_15_din;
input   subSumFifo_V_sum_V_15_full_n;
output   subSumFifo_V_sum_V_15_write;
output  [16:0] subSumFifo_V_sum_V_16_din;
input   subSumFifo_V_sum_V_16_full_n;
output   subSumFifo_V_sum_V_16_write;
output  [16:0] subSumFifo_V_sum_V_17_din;
input   subSumFifo_V_sum_V_17_full_n;
output   subSumFifo_V_sum_V_17_write;
output  [16:0] subSumFifo_V_sum_V_18_din;
input   subSumFifo_V_sum_V_18_full_n;
output   subSumFifo_V_sum_V_18_write;
output  [16:0] subSumFifo_V_sum_V_19_din;
input   subSumFifo_V_sum_V_19_full_n;
output   subSumFifo_V_sum_V_19_write;
output  [16:0] subSumFifo_V_sum_V_20_din;
input   subSumFifo_V_sum_V_20_full_n;
output   subSumFifo_V_sum_V_20_write;
output  [16:0] subSumFifo_V_sum_V_21_din;
input   subSumFifo_V_sum_V_21_full_n;
output   subSumFifo_V_sum_V_21_write;
output  [16:0] subSumFifo_V_sum_V_22_din;
input   subSumFifo_V_sum_V_22_full_n;
output   subSumFifo_V_sum_V_22_write;
output  [16:0] subSumFifo_V_sum_V_23_din;
input   subSumFifo_V_sum_V_23_full_n;
output   subSumFifo_V_sum_V_23_write;
output  [16:0] subSumFifo_V_sum_V_24_din;
input   subSumFifo_V_sum_V_24_full_n;
output   subSumFifo_V_sum_V_24_write;
output  [16:0] subSumFifo_V_sum_V_25_din;
input   subSumFifo_V_sum_V_25_full_n;
output   subSumFifo_V_sum_V_25_write;
output  [16:0] subSumFifo_V_sum_V_26_din;
input   subSumFifo_V_sum_V_26_full_n;
output   subSumFifo_V_sum_V_26_write;
output  [16:0] subSumFifo_V_sum_V_27_din;
input   subSumFifo_V_sum_V_27_full_n;
output   subSumFifo_V_sum_V_27_write;
output  [16:0] subSumFifo_V_sum_V_28_din;
input   subSumFifo_V_sum_V_28_full_n;
output   subSumFifo_V_sum_V_28_write;
output  [16:0] subSumFifo_V_sum_V_29_din;
input   subSumFifo_V_sum_V_29_full_n;
output   subSumFifo_V_sum_V_29_write;
output  [16:0] subSumFifo_V_sum_V_30_din;
input   subSumFifo_V_sum_V_30_full_n;
output   subSumFifo_V_sum_V_30_write;
output  [16:0] subSumFifo_V_sum_V_31_din;
input   subSumFifo_V_sum_V_31_full_n;
output   subSumFifo_V_sum_V_31_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg dataStreamBuffer0_V_read;
reg dataStreamBuffer1_V_write;
reg subSumFifo_V_sum_V_0_write;
reg subSumFifo_V_sum_V_1_write;
reg subSumFifo_V_sum_V_2_write;
reg subSumFifo_V_sum_V_3_write;
reg subSumFifo_V_sum_V_4_write;
reg subSumFifo_V_sum_V_5_write;
reg subSumFifo_V_sum_V_6_write;
reg subSumFifo_V_sum_V_7_write;
reg subSumFifo_V_sum_V_8_write;
reg subSumFifo_V_sum_V_9_write;
reg subSumFifo_V_sum_V_10_write;
reg subSumFifo_V_sum_V_11_write;
reg subSumFifo_V_sum_V_12_write;
reg subSumFifo_V_sum_V_13_write;
reg subSumFifo_V_sum_V_14_write;
reg subSumFifo_V_sum_V_15_write;
reg subSumFifo_V_sum_V_16_write;
reg subSumFifo_V_sum_V_17_write;
reg subSumFifo_V_sum_V_18_write;
reg subSumFifo_V_sum_V_19_write;
reg subSumFifo_V_sum_V_20_write;
reg subSumFifo_V_sum_V_21_write;
reg subSumFifo_V_sum_V_22_write;
reg subSumFifo_V_sum_V_23_write;
reg subSumFifo_V_sum_V_24_write;
reg subSumFifo_V_sum_V_25_write;
reg subSumFifo_V_sum_V_26_write;
reg subSumFifo_V_sum_V_27_write;
reg subSumFifo_V_sum_V_28_write;
reg subSumFifo_V_sum_V_29_write;
reg subSumFifo_V_sum_V_30_write;
reg subSumFifo_V_sum_V_31_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [0:0] tmp_nbreadreq_fu_432_p3;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_reg_4018;
wire    io_acc_block_signal_op440;
reg   [0:0] cics_firstWord_load_reg_4032;
reg    ap_predicate_op440_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] cics_firstWord;
reg   [16:0] cics_ip_sums_sum_V_0;
reg   [16:0] cics_ip_sums_sum_V_1;
reg   [16:0] cics_ip_sums_sum_V_2;
reg   [16:0] cics_ip_sums_sum_V_3;
reg   [16:0] cics_ip_sums_sum_V_4;
reg   [16:0] cics_ip_sums_sum_V_6;
reg   [16:0] cics_ip_sums_sum_V_7;
reg   [16:0] cics_ip_sums_sum_V_8;
reg   [16:0] cics_ip_sums_sum_V_9;
reg   [16:0] cics_ip_sums_sum_V_10;
reg   [16:0] cics_ip_sums_sum_V_11;
reg   [16:0] cics_ip_sums_sum_V_12;
reg   [16:0] cics_ip_sums_sum_V_13;
reg   [16:0] cics_ip_sums_sum_V_14;
reg   [16:0] cics_ip_sums_sum_V_15;
reg   [16:0] cics_ip_sums_sum_V_16;
reg   [16:0] cics_ip_sums_sum_V_17;
reg   [16:0] cics_ip_sums_sum_V_18;
reg   [16:0] cics_ip_sums_sum_V_19;
reg   [16:0] cics_ip_sums_sum_V_20;
reg   [16:0] cics_ip_sums_sum_V_21;
reg   [16:0] cics_ip_sums_sum_V_22;
reg   [16:0] cics_ip_sums_sum_V_23;
reg   [16:0] cics_ip_sums_sum_V_24;
reg   [16:0] cics_ip_sums_sum_V_25;
reg   [16:0] cics_ip_sums_sum_V_26;
reg   [16:0] cics_ip_sums_sum_V_27;
reg   [16:0] cics_ip_sums_sum_V_28;
reg   [16:0] cics_ip_sums_sum_V_29;
reg    dataStreamBuffer0_V_blk_n;
wire    ap_block_pp0_stage0;
reg    dataStreamBuffer1_V_blk_n;
reg    subSumFifo_V_sum_V_0_blk_n;
reg    subSumFifo_V_sum_V_1_blk_n;
reg    subSumFifo_V_sum_V_2_blk_n;
reg    subSumFifo_V_sum_V_3_blk_n;
reg    subSumFifo_V_sum_V_4_blk_n;
reg    subSumFifo_V_sum_V_5_blk_n;
reg    subSumFifo_V_sum_V_6_blk_n;
reg    subSumFifo_V_sum_V_7_blk_n;
reg    subSumFifo_V_sum_V_8_blk_n;
reg    subSumFifo_V_sum_V_9_blk_n;
reg    subSumFifo_V_sum_V_10_blk_n;
reg    subSumFifo_V_sum_V_11_blk_n;
reg    subSumFifo_V_sum_V_12_blk_n;
reg    subSumFifo_V_sum_V_13_blk_n;
reg    subSumFifo_V_sum_V_14_blk_n;
reg    subSumFifo_V_sum_V_15_blk_n;
reg    subSumFifo_V_sum_V_16_blk_n;
reg    subSumFifo_V_sum_V_17_blk_n;
reg    subSumFifo_V_sum_V_18_blk_n;
reg    subSumFifo_V_sum_V_19_blk_n;
reg    subSumFifo_V_sum_V_20_blk_n;
reg    subSumFifo_V_sum_V_21_blk_n;
reg    subSumFifo_V_sum_V_22_blk_n;
reg    subSumFifo_V_sum_V_23_blk_n;
reg    subSumFifo_V_sum_V_24_blk_n;
reg    subSumFifo_V_sum_V_25_blk_n;
reg    subSumFifo_V_sum_V_26_blk_n;
reg    subSumFifo_V_sum_V_27_blk_n;
reg    subSumFifo_V_sum_V_28_blk_n;
reg    subSumFifo_V_sum_V_29_blk_n;
reg    subSumFifo_V_sum_V_30_blk_n;
reg    subSumFifo_V_sum_V_31_blk_n;
reg   [576:0] tmp44_reg_4022;
wire   [0:0] cics_firstWord_load_load_fu_1052_p1;
reg   [16:0] cics_ip_sums_sum_V_0_1_reg_4036;
reg   [16:0] cics_ip_sums_sum_V_1_1_reg_4042;
reg   [16:0] cics_ip_sums_sum_V_2_1_reg_4048;
reg   [16:0] cics_ip_sums_sum_V_3_1_reg_4054;
reg   [16:0] cics_ip_sums_sum_V_4_1_reg_4060;
reg   [16:0] cics_ip_sums_sum_V_6_1_reg_4066;
reg   [16:0] cics_ip_sums_sum_V_7_1_reg_4072;
reg   [16:0] cics_ip_sums_sum_V_8_1_reg_4078;
reg   [16:0] cics_ip_sums_sum_V_9_1_reg_4084;
reg   [16:0] cics_ip_sums_sum_V_1_2_reg_4090;
reg   [16:0] cics_ip_sums_sum_V_1_3_reg_4096;
reg   [16:0] cics_ip_sums_sum_V_1_4_reg_4102;
reg   [16:0] cics_ip_sums_sum_V_1_5_reg_4108;
reg   [16:0] cics_ip_sums_sum_V_1_6_reg_4114;
reg   [16:0] cics_ip_sums_sum_V_1_7_reg_4120;
reg   [16:0] cics_ip_sums_sum_V_1_8_reg_4126;
reg   [16:0] cics_ip_sums_sum_V_1_9_reg_4132;
reg   [16:0] cics_ip_sums_sum_V_1_10_reg_4138;
reg   [16:0] cics_ip_sums_sum_V_1_11_reg_4144;
reg   [16:0] cics_ip_sums_sum_V_2_2_reg_4150;
reg   [16:0] cics_ip_sums_sum_V_2_3_reg_4156;
reg   [16:0] cics_ip_sums_sum_V_2_4_reg_4162;
reg   [16:0] cics_ip_sums_sum_V_2_5_reg_4168;
reg   [16:0] cics_ip_sums_sum_V_2_6_reg_4174;
reg   [16:0] cics_ip_sums_sum_V_2_7_reg_4180;
reg   [16:0] cics_ip_sums_sum_V_2_8_reg_4186;
reg   [16:0] cics_ip_sums_sum_V_2_9_reg_4192;
reg   [16:0] cics_ip_sums_sum_V_2_10_reg_4198;
reg   [16:0] cics_ip_sums_sum_V_2_11_reg_4204;
wire   [15:0] agg_result_V_0_1_i_i_fu_1186_p3;
reg   [15:0] agg_result_V_0_1_i_i_reg_4210;
reg   [0:0] tmp_34_reg_4215;
wire   [15:0] agg_result_V_0_1_i_fu_1232_p3;
reg   [15:0] agg_result_V_0_1_i_reg_4220;
reg   [0:0] tmp_35_reg_4225;
wire   [15:0] agg_result_V_0_1_i11_1_fu_1278_p3;
reg   [15:0] agg_result_V_0_1_i11_1_reg_4230;
reg   [0:0] tmp_37_reg_4235;
wire   [15:0] agg_result_V_0_1_i11_2_fu_1324_p3;
reg   [15:0] agg_result_V_0_1_i11_2_reg_4240;
reg   [0:0] tmp_38_reg_4245;
wire   [15:0] agg_result_V_0_1_i11_3_fu_1370_p3;
reg   [15:0] agg_result_V_0_1_i11_3_reg_4250;
reg   [0:0] tmp_39_reg_4255;
wire   [15:0] agg_result_V_0_1_i11_4_fu_1416_p3;
reg   [15:0] agg_result_V_0_1_i11_4_reg_4260;
reg   [0:0] tmp_41_reg_4265;
wire   [15:0] agg_result_V_0_1_i1_fu_1462_p3;
reg   [15:0] agg_result_V_0_1_i1_reg_4270;
reg   [0:0] tmp_42_reg_4275;
wire   [15:0] agg_result_V_0_1_i12_1_fu_1508_p3;
reg   [15:0] agg_result_V_0_1_i12_1_reg_4280;
reg   [0:0] tmp_43_reg_4285;
wire   [15:0] agg_result_V_0_1_i12_2_fu_1554_p3;
reg   [15:0] agg_result_V_0_1_i12_2_reg_4290;
reg   [0:0] tmp_44_reg_4295;
wire   [15:0] agg_result_V_0_1_i12_3_fu_1600_p3;
reg   [15:0] agg_result_V_0_1_i12_3_reg_4300;
reg   [0:0] tmp_45_reg_4305;
wire   [15:0] agg_result_V_0_1_i12_4_fu_1646_p3;
reg   [15:0] agg_result_V_0_1_i12_4_reg_4310;
reg   [0:0] tmp_46_reg_4315;
wire   [15:0] agg_result_V_0_1_i12_5_fu_1692_p3;
reg   [15:0] agg_result_V_0_1_i12_5_reg_4320;
reg   [0:0] tmp_47_reg_4325;
wire   [15:0] agg_result_V_0_1_i12_6_fu_1738_p3;
reg   [15:0] agg_result_V_0_1_i12_6_reg_4330;
reg   [0:0] tmp_48_reg_4335;
wire   [15:0] agg_result_V_0_1_i12_7_fu_1784_p3;
reg   [15:0] agg_result_V_0_1_i12_7_reg_4340;
reg   [0:0] tmp_50_reg_4345;
wire   [15:0] agg_result_V_0_1_i12_8_fu_1830_p3;
reg   [15:0] agg_result_V_0_1_i12_8_reg_4350;
reg   [0:0] tmp_51_reg_4355;
wire   [15:0] agg_result_V_0_1_i12_9_fu_1876_p3;
reg   [15:0] agg_result_V_0_1_i12_9_reg_4360;
reg   [0:0] tmp_52_reg_4365;
wire   [15:0] agg_result_V_0_1_i12_fu_1922_p3;
reg   [15:0] agg_result_V_0_1_i12_reg_4370;
reg   [0:0] tmp_53_reg_4375;
wire   [15:0] agg_result_V_0_1_i12_10_fu_1968_p3;
reg   [15:0] agg_result_V_0_1_i12_10_reg_4380;
reg   [0:0] tmp_54_reg_4385;
wire   [15:0] agg_result_V_0_1_i12_11_fu_2014_p3;
reg   [15:0] agg_result_V_0_1_i12_11_reg_4390;
reg   [0:0] tmp_55_reg_4395;
wire   [15:0] agg_result_V_0_1_i12_12_fu_2060_p3;
reg   [15:0] agg_result_V_0_1_i12_12_reg_4400;
reg   [0:0] tmp_56_reg_4405;
wire   [15:0] agg_result_V_0_1_i12_13_fu_2106_p3;
reg   [15:0] agg_result_V_0_1_i12_13_reg_4410;
reg   [0:0] tmp_57_reg_4415;
wire   [15:0] agg_result_V_0_1_i12_14_fu_2152_p3;
reg   [15:0] agg_result_V_0_1_i12_14_reg_4420;
reg   [0:0] tmp_58_reg_4425;
wire   [15:0] agg_result_V_0_1_i12_15_fu_2198_p3;
reg   [15:0] agg_result_V_0_1_i12_15_reg_4430;
reg   [0:0] tmp_59_reg_4435;
wire   [15:0] agg_result_V_0_1_i12_16_fu_2244_p3;
reg   [15:0] agg_result_V_0_1_i12_16_reg_4440;
reg   [0:0] tmp_60_reg_4445;
wire   [15:0] agg_result_V_0_1_i12_17_fu_2290_p3;
reg   [15:0] agg_result_V_0_1_i12_17_reg_4450;
reg   [0:0] tmp_61_reg_4455;
wire   [15:0] agg_result_V_0_1_i12_18_fu_2336_p3;
reg   [15:0] agg_result_V_0_1_i12_18_reg_4460;
reg   [0:0] tmp_62_reg_4465;
wire   [15:0] agg_result_V_0_1_i12_19_fu_2382_p3;
reg   [15:0] agg_result_V_0_1_i12_19_reg_4470;
reg   [0:0] tmp_63_reg_4475;
wire   [15:0] agg_result_V_0_1_i12_20_fu_2428_p3;
reg   [15:0] agg_result_V_0_1_i12_20_reg_4480;
reg   [0:0] tmp_64_reg_4485;
wire   [15:0] agg_result_V_0_1_i12_21_fu_2474_p3;
reg   [15:0] agg_result_V_0_1_i12_21_reg_4490;
reg   [0:0] tmp_65_reg_4495;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] ap_phi_mux_cics_firstWord_flag_s_phi_fu_560_p4;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_firstWord_flag_s_reg_556;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_firstWord_flag_s_reg_556;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_0_2_phi_fu_572_p4;
wire   [0:0] xor_ln887_fu_2530_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_2_reg_568;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_0_2_reg_568;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_583_p4;
wire   [16:0] tmp_sum_0_V_fu_2537_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_3_reg_579;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_1_12_phi_fu_594_p4;
wire   [16:0] tmp_sum_1_V_fu_2567_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_12_reg_590;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_2_12_phi_fu_605_p4;
wire   [0:0] icmp_ln887_1_fu_2585_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_12_reg_601;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_12_reg_601;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_2_13_phi_fu_616_p4;
wire   [16:0] tmp_sum_2_V_fu_2613_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_13_reg_612;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_627_p4;
wire   [16:0] tmp_sum_3_V_fu_2643_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_2_reg_623;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_4_2_phi_fu_638_p4;
wire   [0:0] icmp_ln887_2_fu_2652_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_2_reg_634;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_4_2_reg_634;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_4_3_phi_fu_649_p4;
wire   [16:0] tmp_sum_4_V_fu_2680_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_3_reg_645;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_6_2_phi_fu_660_p4;
wire   [0:0] icmp_ln887_3_fu_2698_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_2_reg_656;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_6_2_reg_656;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_6_3_phi_fu_671_p4;
wire   [16:0] tmp_sum_6_V_fu_2726_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_3_reg_667;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_7_2_phi_fu_682_p4;
wire   [16:0] tmp_sum_7_V_fu_2756_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_2_reg_678;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_8_2_phi_fu_693_p4;
wire   [0:0] icmp_ln887_4_fu_2765_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_2_reg_689;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_8_2_reg_689;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_8_3_phi_fu_704_p4;
wire   [16:0] tmp_sum_8_V_fu_2793_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_3_reg_700;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_9_2_phi_fu_715_p4;
wire   [16:0] tmp_sum_9_V_fu_2823_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_2_reg_711;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_1_13_phi_fu_726_p4;
wire   [0:0] icmp_ln887_5_fu_2832_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_13_reg_722;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_13_reg_722;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_1_14_phi_fu_737_p4;
wire   [16:0] tmp_sum_10_V_fu_2860_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_14_reg_733;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_1_15_phi_fu_748_p4;
wire   [16:0] tmp_sum_11_V_fu_2890_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_15_reg_744;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_1_16_phi_fu_759_p4;
wire   [0:0] icmp_ln887_6_fu_2899_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_16_reg_755;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_16_reg_755;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_1_17_phi_fu_770_p4;
wire   [16:0] tmp_sum_12_V_fu_2927_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_17_reg_766;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_1_18_phi_fu_781_p4;
wire   [16:0] tmp_sum_13_V_fu_2957_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_18_reg_777;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_1_19_phi_fu_792_p4;
wire   [0:0] tmp_49_fu_2966_p3;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_19_reg_788;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_19_reg_788;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_1_20_phi_fu_803_p4;
wire   [16:0] tmp_sum_14_V_fu_2995_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_20_reg_799;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_1_21_phi_fu_814_p4;
wire   [16:0] tmp_sum_15_V_fu_3025_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_21_reg_810;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_1_22_phi_fu_825_p4;
wire   [0:0] icmp_ln887_7_fu_3034_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_22_reg_821;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_22_reg_821;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_1_23_phi_fu_836_p4;
wire   [16:0] tmp_sum_16_V_fu_3062_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_23_reg_832;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_1_24_phi_fu_847_p4;
wire   [16:0] tmp_sum_17_V_fu_3092_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_24_reg_843;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_1_25_phi_fu_858_p4;
wire   [0:0] icmp_ln887_8_fu_3101_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_25_reg_854;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_25_reg_854;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_1_26_phi_fu_869_p4;
wire   [16:0] tmp_sum_18_V_fu_3129_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_26_reg_865;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_1_27_phi_fu_880_p4;
wire   [16:0] tmp_sum_19_V_fu_3159_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_27_reg_876;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_2_14_phi_fu_891_p4;
wire   [0:0] icmp_ln887_9_fu_3168_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_14_reg_887;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_14_reg_887;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_2_15_phi_fu_902_p4;
wire   [16:0] tmp_sum_20_V_fu_3196_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_15_reg_898;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_2_16_phi_fu_913_p4;
wire   [16:0] tmp_sum_21_V_fu_3226_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_16_reg_909;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_2_17_phi_fu_924_p4;
wire   [0:0] icmp_ln887_10_fu_3235_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_17_reg_920;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_17_reg_920;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_2_18_phi_fu_935_p4;
wire   [16:0] tmp_sum_22_V_fu_3263_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_18_reg_931;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_2_19_phi_fu_946_p4;
wire   [16:0] tmp_sum_23_V_fu_3293_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_19_reg_942;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_2_20_phi_fu_957_p4;
wire   [0:0] icmp_ln887_11_fu_3302_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_20_reg_953;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_20_reg_953;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_2_21_phi_fu_968_p4;
wire   [16:0] tmp_sum_24_V_fu_3330_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_21_reg_964;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_2_22_phi_fu_979_p4;
wire   [16:0] tmp_sum_25_V_fu_3360_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_22_reg_975;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_2_23_phi_fu_990_p4;
wire   [0:0] icmp_ln887_12_fu_3369_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_23_reg_986;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_23_reg_986;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_2_24_phi_fu_1001_p4;
wire   [16:0] tmp_sum_26_V_fu_3397_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_24_reg_997;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_2_25_phi_fu_1012_p4;
wire   [16:0] tmp_sum_27_V_fu_3427_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_25_reg_1008;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_2_26_phi_fu_1023_p4;
wire   [0:0] icmp_ln887_13_fu_3436_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_26_reg_1019;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_26_reg_1019;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_2_27_phi_fu_1034_p4;
wire   [16:0] tmp_sum_28_V_fu_3464_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_27_reg_1030;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_2_28_phi_fu_1045_p4;
wire   [16:0] tmp_sum_29_V_fu_3494_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_28_reg_1041;
wire   [0:0] tmp_66_fu_3503_p3;
wire   [0:0] or_ln514_fu_3510_p2;
reg   [0:0] ap_sig_allocacmp_cics_firstWord_load;
wire   [16:0] select_ln514_fu_3522_p3;
wire   [0:0] or_ln514_1_fu_3516_p2;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_0_1;
wire   [16:0] select_ln514_1_fu_3530_p3;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_1_1;
wire   [16:0] select_ln514_2_fu_3544_p3;
wire   [0:0] or_ln514_2_fu_3538_p2;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_2_1;
wire   [16:0] select_ln514_3_fu_3552_p3;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_3_1;
wire   [16:0] select_ln514_4_fu_3566_p3;
wire   [0:0] or_ln514_3_fu_3560_p2;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_4_1;
wire   [16:0] select_ln514_5_fu_3580_p3;
wire   [0:0] or_ln514_4_fu_3574_p2;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_6_1;
wire   [16:0] select_ln514_6_fu_3588_p3;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_7_1;
wire   [16:0] select_ln514_7_fu_3602_p3;
wire   [0:0] or_ln514_5_fu_3596_p2;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_8_1;
wire   [16:0] select_ln514_8_fu_3610_p3;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_9_1;
wire   [16:0] select_ln514_9_fu_3624_p3;
wire   [0:0] or_ln514_6_fu_3618_p2;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_1_2;
wire   [16:0] select_ln514_10_fu_3632_p3;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_1_3;
wire   [16:0] select_ln514_11_fu_3646_p3;
wire   [0:0] or_ln514_7_fu_3640_p2;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_1_4;
wire   [16:0] select_ln514_12_fu_3654_p3;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_1_5;
wire   [16:0] select_ln514_13_fu_3668_p3;
wire   [0:0] or_ln514_8_fu_3662_p2;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_1_6;
wire   [16:0] select_ln514_14_fu_3676_p3;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_1_7;
wire   [16:0] select_ln514_15_fu_3690_p3;
wire   [0:0] or_ln514_9_fu_3684_p2;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_1_8;
wire   [16:0] select_ln514_16_fu_3698_p3;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_1_9;
wire   [16:0] select_ln514_17_fu_3712_p3;
wire   [0:0] or_ln514_10_fu_3706_p2;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_1_10;
wire   [16:0] select_ln514_18_fu_3720_p3;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_1_11;
wire   [16:0] select_ln514_19_fu_3734_p3;
wire   [0:0] or_ln514_11_fu_3728_p2;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_2_2;
wire   [16:0] select_ln514_20_fu_3742_p3;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_2_3;
wire   [16:0] select_ln514_21_fu_3756_p3;
wire   [0:0] or_ln514_12_fu_3750_p2;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_2_4;
wire   [16:0] select_ln514_22_fu_3764_p3;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_2_5;
wire   [16:0] select_ln514_23_fu_3778_p3;
wire   [0:0] or_ln514_13_fu_3772_p2;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_2_6;
wire   [16:0] select_ln514_24_fu_3786_p3;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_2_7;
wire   [16:0] select_ln514_25_fu_3800_p3;
wire   [0:0] or_ln514_14_fu_3794_p2;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_2_8;
wire   [16:0] select_ln514_26_fu_3808_p3;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_2_9;
wire   [16:0] select_ln514_27_fu_3822_p3;
wire   [0:0] or_ln514_15_fu_3816_p2;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_2_10;
wire   [16:0] select_ln514_28_fu_3830_p3;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_2_11;
reg    ap_block_pp0_stage0_01001;
wire   [7:0] trunc_ln647_1_fu_1182_p1;
wire   [7:0] p_Result_2_i_i_fu_1172_p4;
wire   [16:0] zext_ln700_fu_1194_p1;
wire   [16:0] add_ln700_fu_1198_p2;
wire   [7:0] p_Result_2_1_i_fu_1222_p4;
wire   [7:0] p_Result_2_i1183_i_fu_1212_p4;
wire   [16:0] zext_ln700_1_fu_1240_p1;
wire   [16:0] add_ln700_31_fu_1244_p2;
wire   [7:0] p_Result_2_1_i1_fu_1268_p4;
wire   [7:0] p_Result_2_i1186_i_fu_1258_p4;
wire   [16:0] zext_ln700_2_fu_1286_p1;
wire   [16:0] add_ln700_32_fu_1290_p2;
wire   [7:0] p_Result_2_1_i2_fu_1314_p4;
wire   [7:0] p_Result_2_i1189_i_fu_1304_p4;
wire   [16:0] zext_ln700_3_fu_1332_p1;
wire   [16:0] add_ln700_33_fu_1336_p2;
wire   [7:0] p_Result_2_1_i3_fu_1360_p4;
wire   [7:0] p_Result_2_i1192_i_fu_1350_p4;
wire   [16:0] zext_ln700_4_fu_1378_p1;
wire   [16:0] add_ln700_34_fu_1382_p2;
wire   [7:0] p_Result_2_1_i4_fu_1406_p4;
wire   [7:0] p_Result_2_i1195_i_fu_1396_p4;
wire   [16:0] zext_ln700_5_fu_1424_p1;
wire   [16:0] add_ln700_35_fu_1428_p2;
wire   [7:0] p_Result_2_1_i5_fu_1452_p4;
wire   [7:0] p_Result_2_i1198_i_fu_1442_p4;
wire   [16:0] zext_ln700_6_fu_1470_p1;
wire   [16:0] add_ln700_36_fu_1474_p2;
wire   [7:0] p_Result_2_1_i6_fu_1498_p4;
wire   [7:0] p_Result_2_i1201_i_fu_1488_p4;
wire   [16:0] zext_ln700_7_fu_1516_p1;
wire   [16:0] add_ln700_37_fu_1520_p2;
wire   [7:0] p_Result_2_1_i7_fu_1544_p4;
wire   [7:0] p_Result_2_i1204_i_fu_1534_p4;
wire   [16:0] zext_ln700_8_fu_1562_p1;
wire   [16:0] add_ln700_38_fu_1566_p2;
wire   [7:0] p_Result_2_1_i8_fu_1590_p4;
wire   [7:0] p_Result_2_i1207_i_fu_1580_p4;
wire   [16:0] zext_ln700_9_fu_1608_p1;
wire   [16:0] add_ln700_39_fu_1612_p2;
wire   [7:0] p_Result_2_1_i9_fu_1636_p4;
wire   [7:0] p_Result_2_i1210_i_fu_1626_p4;
wire   [16:0] zext_ln700_10_fu_1654_p1;
wire   [16:0] add_ln700_40_fu_1658_p2;
wire   [7:0] p_Result_2_1_i10_fu_1682_p4;
wire   [7:0] p_Result_2_i1213_i_fu_1672_p4;
wire   [16:0] zext_ln700_11_fu_1700_p1;
wire   [16:0] add_ln700_41_fu_1704_p2;
wire   [7:0] p_Result_2_1_i11_fu_1728_p4;
wire   [7:0] p_Result_2_i1216_i_fu_1718_p4;
wire   [16:0] zext_ln700_12_fu_1746_p1;
wire   [16:0] add_ln700_42_fu_1750_p2;
wire   [7:0] p_Result_2_1_i12_fu_1774_p4;
wire   [7:0] p_Result_2_i1219_i_fu_1764_p4;
wire   [16:0] zext_ln700_13_fu_1792_p1;
wire   [16:0] add_ln700_43_fu_1796_p2;
wire   [7:0] p_Result_2_1_i13_fu_1820_p4;
wire   [7:0] p_Result_2_i1222_i_fu_1810_p4;
wire   [16:0] zext_ln700_14_fu_1838_p1;
wire   [16:0] add_ln700_44_fu_1842_p2;
wire   [7:0] p_Result_2_1_i14_fu_1866_p4;
wire   [7:0] p_Result_2_i1225_i_fu_1856_p4;
wire   [16:0] zext_ln700_15_fu_1884_p1;
wire   [16:0] add_ln700_45_fu_1888_p2;
wire   [7:0] p_Result_2_1_i15_fu_1912_p4;
wire   [7:0] p_Result_2_i1228_i_fu_1902_p4;
wire   [16:0] zext_ln700_16_fu_1930_p1;
wire   [16:0] add_ln700_46_fu_1934_p2;
wire   [7:0] p_Result_2_1_i16_fu_1958_p4;
wire   [7:0] p_Result_2_i1231_i_fu_1948_p4;
wire   [16:0] zext_ln700_17_fu_1976_p1;
wire   [16:0] add_ln700_47_fu_1980_p2;
wire   [7:0] p_Result_2_1_i17_fu_2004_p4;
wire   [7:0] p_Result_2_i1234_i_fu_1994_p4;
wire   [16:0] zext_ln700_18_fu_2022_p1;
wire   [16:0] add_ln700_48_fu_2026_p2;
wire   [7:0] p_Result_2_1_i18_fu_2050_p4;
wire   [7:0] p_Result_2_i1237_i_fu_2040_p4;
wire   [16:0] zext_ln700_19_fu_2068_p1;
wire   [16:0] add_ln700_49_fu_2072_p2;
wire   [7:0] p_Result_2_1_i19_fu_2096_p4;
wire   [7:0] p_Result_2_i1240_i_fu_2086_p4;
wire   [16:0] zext_ln700_20_fu_2114_p1;
wire   [16:0] add_ln700_50_fu_2118_p2;
wire   [7:0] p_Result_2_1_i20_fu_2142_p4;
wire   [7:0] p_Result_2_i1243_i_fu_2132_p4;
wire   [16:0] zext_ln700_21_fu_2160_p1;
wire   [16:0] add_ln700_51_fu_2164_p2;
wire   [7:0] p_Result_2_1_i21_fu_2188_p4;
wire   [7:0] p_Result_2_i1246_i_fu_2178_p4;
wire   [16:0] zext_ln700_22_fu_2206_p1;
wire   [16:0] add_ln700_52_fu_2210_p2;
wire   [7:0] p_Result_2_1_i22_fu_2234_p4;
wire   [7:0] p_Result_2_i1249_i_fu_2224_p4;
wire   [16:0] zext_ln700_23_fu_2252_p1;
wire   [16:0] add_ln700_53_fu_2256_p2;
wire   [7:0] p_Result_2_1_i23_fu_2280_p4;
wire   [7:0] p_Result_2_i1252_i_fu_2270_p4;
wire   [16:0] zext_ln700_24_fu_2298_p1;
wire   [16:0] add_ln700_54_fu_2302_p2;
wire   [7:0] p_Result_2_1_i24_fu_2326_p4;
wire   [7:0] p_Result_2_i1255_i_fu_2316_p4;
wire   [16:0] zext_ln700_25_fu_2344_p1;
wire   [16:0] add_ln700_55_fu_2348_p2;
wire   [7:0] p_Result_2_1_i25_fu_2372_p4;
wire   [7:0] p_Result_2_i1258_i_fu_2362_p4;
wire   [16:0] zext_ln700_26_fu_2390_p1;
wire   [16:0] add_ln700_56_fu_2394_p2;
wire   [7:0] p_Result_2_1_i26_fu_2418_p4;
wire   [7:0] p_Result_2_i1261_i_fu_2408_p4;
wire   [16:0] zext_ln700_27_fu_2436_p1;
wire   [16:0] add_ln700_57_fu_2440_p2;
wire   [7:0] p_Result_2_1_i27_fu_2464_p4;
wire   [7:0] p_Result_2_i1264_i_fu_2454_p4;
wire   [16:0] zext_ln700_28_fu_2482_p1;
wire   [16:0] add_ln700_58_fu_2486_p2;
wire   [3:0] trunc_ln647_fu_2500_p1;
wire   [15:0] zext_ln214_60_fu_2512_p1;
wire   [15:0] trunc_ln700_fu_2509_p1;
wire   [15:0] add_ln214_fu_2515_p2;
wire   [15:0] add_ln214_60_fu_2521_p2;
wire   [0:0] icmp_ln887_fu_2503_p2;
wire   [16:0] zext_ln214_fu_2526_p1;
wire   [15:0] zext_ln214_61_fu_2549_p1;
wire   [15:0] trunc_ln700_32_fu_2546_p1;
wire   [15:0] add_ln214_61_fu_2552_p2;
wire   [15:0] add_ln214_62_fu_2558_p2;
wire   [16:0] zext_ln214_30_fu_2563_p1;
wire   [2:0] tmp_36_fu_2576_p4;
wire   [15:0] zext_ln214_62_fu_2595_p1;
wire   [15:0] trunc_ln700_33_fu_2592_p1;
wire   [15:0] add_ln214_63_fu_2598_p2;
wire   [15:0] add_ln214_64_fu_2604_p2;
wire   [16:0] zext_ln214_31_fu_2609_p1;
wire   [15:0] zext_ln214_63_fu_2625_p1;
wire   [15:0] trunc_ln700_34_fu_2622_p1;
wire   [15:0] add_ln214_65_fu_2628_p2;
wire   [15:0] add_ln214_66_fu_2634_p2;
wire   [16:0] zext_ln214_32_fu_2639_p1;
wire   [15:0] zext_ln214_64_fu_2662_p1;
wire   [15:0] trunc_ln700_35_fu_2659_p1;
wire   [15:0] add_ln214_67_fu_2665_p2;
wire   [15:0] add_ln214_68_fu_2671_p2;
wire   [16:0] zext_ln214_33_fu_2676_p1;
wire   [1:0] tmp_40_fu_2689_p4;
wire   [15:0] zext_ln214_65_fu_2708_p1;
wire   [15:0] trunc_ln700_36_fu_2705_p1;
wire   [15:0] add_ln214_69_fu_2711_p2;
wire   [15:0] add_ln214_70_fu_2717_p2;
wire   [16:0] zext_ln214_34_fu_2722_p1;
wire   [15:0] zext_ln214_66_fu_2738_p1;
wire   [15:0] trunc_ln700_37_fu_2735_p1;
wire   [15:0] add_ln214_71_fu_2741_p2;
wire   [15:0] add_ln214_72_fu_2747_p2;
wire   [16:0] zext_ln214_35_fu_2752_p1;
wire   [15:0] zext_ln214_67_fu_2775_p1;
wire   [15:0] trunc_ln700_38_fu_2772_p1;
wire   [15:0] add_ln214_73_fu_2778_p2;
wire   [15:0] add_ln214_74_fu_2784_p2;
wire   [16:0] zext_ln214_36_fu_2789_p1;
wire   [15:0] zext_ln214_68_fu_2805_p1;
wire   [15:0] trunc_ln700_39_fu_2802_p1;
wire   [15:0] add_ln214_75_fu_2808_p2;
wire   [15:0] add_ln214_76_fu_2814_p2;
wire   [16:0] zext_ln214_37_fu_2819_p1;
wire   [15:0] zext_ln214_69_fu_2842_p1;
wire   [15:0] trunc_ln700_40_fu_2839_p1;
wire   [15:0] add_ln214_77_fu_2845_p2;
wire   [15:0] add_ln214_78_fu_2851_p2;
wire   [16:0] zext_ln214_38_fu_2856_p1;
wire   [15:0] zext_ln214_70_fu_2872_p1;
wire   [15:0] trunc_ln700_41_fu_2869_p1;
wire   [15:0] add_ln214_79_fu_2875_p2;
wire   [15:0] add_ln214_80_fu_2881_p2;
wire   [16:0] zext_ln214_39_fu_2886_p1;
wire   [15:0] zext_ln214_71_fu_2909_p1;
wire   [15:0] trunc_ln700_42_fu_2906_p1;
wire   [15:0] add_ln214_81_fu_2912_p2;
wire   [15:0] add_ln214_82_fu_2918_p2;
wire   [16:0] zext_ln214_40_fu_2923_p1;
wire   [15:0] zext_ln214_72_fu_2939_p1;
wire   [15:0] trunc_ln700_43_fu_2936_p1;
wire   [15:0] add_ln214_83_fu_2942_p2;
wire   [15:0] add_ln214_84_fu_2948_p2;
wire   [16:0] zext_ln214_41_fu_2953_p1;
wire   [15:0] zext_ln214_73_fu_2977_p1;
wire   [15:0] trunc_ln700_44_fu_2974_p1;
wire   [15:0] add_ln214_85_fu_2980_p2;
wire   [15:0] add_ln214_86_fu_2986_p2;
wire   [16:0] zext_ln214_42_fu_2991_p1;
wire   [15:0] zext_ln214_74_fu_3007_p1;
wire   [15:0] trunc_ln700_45_fu_3004_p1;
wire   [15:0] add_ln214_87_fu_3010_p2;
wire   [15:0] add_ln214_88_fu_3016_p2;
wire   [16:0] zext_ln214_43_fu_3021_p1;
wire   [15:0] zext_ln214_75_fu_3044_p1;
wire   [15:0] trunc_ln700_46_fu_3041_p1;
wire   [15:0] add_ln214_89_fu_3047_p2;
wire   [15:0] add_ln214_90_fu_3053_p2;
wire   [16:0] zext_ln214_44_fu_3058_p1;
wire   [15:0] zext_ln214_76_fu_3074_p1;
wire   [15:0] trunc_ln700_47_fu_3071_p1;
wire   [15:0] add_ln214_91_fu_3077_p2;
wire   [15:0] add_ln214_92_fu_3083_p2;
wire   [16:0] zext_ln214_45_fu_3088_p1;
wire   [15:0] zext_ln214_77_fu_3111_p1;
wire   [15:0] trunc_ln700_48_fu_3108_p1;
wire   [15:0] add_ln214_93_fu_3114_p2;
wire   [15:0] add_ln214_94_fu_3120_p2;
wire   [16:0] zext_ln214_46_fu_3125_p1;
wire   [15:0] zext_ln214_78_fu_3141_p1;
wire   [15:0] trunc_ln700_49_fu_3138_p1;
wire   [15:0] add_ln214_95_fu_3144_p2;
wire   [15:0] add_ln214_96_fu_3150_p2;
wire   [16:0] zext_ln214_47_fu_3155_p1;
wire   [15:0] zext_ln214_79_fu_3178_p1;
wire   [15:0] trunc_ln700_50_fu_3175_p1;
wire   [15:0] add_ln214_97_fu_3181_p2;
wire   [15:0] add_ln214_98_fu_3187_p2;
wire   [16:0] zext_ln214_48_fu_3192_p1;
wire   [15:0] zext_ln214_80_fu_3208_p1;
wire   [15:0] trunc_ln700_51_fu_3205_p1;
wire   [15:0] add_ln214_99_fu_3211_p2;
wire   [15:0] add_ln214_100_fu_3217_p2;
wire   [16:0] zext_ln214_49_fu_3222_p1;
wire   [15:0] zext_ln214_81_fu_3245_p1;
wire   [15:0] trunc_ln700_52_fu_3242_p1;
wire   [15:0] add_ln214_101_fu_3248_p2;
wire   [15:0] add_ln214_102_fu_3254_p2;
wire   [16:0] zext_ln214_50_fu_3259_p1;
wire   [15:0] zext_ln214_82_fu_3275_p1;
wire   [15:0] trunc_ln700_53_fu_3272_p1;
wire   [15:0] add_ln214_103_fu_3278_p2;
wire   [15:0] add_ln214_104_fu_3284_p2;
wire   [16:0] zext_ln214_51_fu_3289_p1;
wire   [15:0] zext_ln214_83_fu_3312_p1;
wire   [15:0] trunc_ln700_54_fu_3309_p1;
wire   [15:0] add_ln214_105_fu_3315_p2;
wire   [15:0] add_ln214_106_fu_3321_p2;
wire   [16:0] zext_ln214_52_fu_3326_p1;
wire   [15:0] zext_ln214_84_fu_3342_p1;
wire   [15:0] trunc_ln700_55_fu_3339_p1;
wire   [15:0] add_ln214_107_fu_3345_p2;
wire   [15:0] add_ln214_108_fu_3351_p2;
wire   [16:0] zext_ln214_53_fu_3356_p1;
wire   [15:0] zext_ln214_85_fu_3379_p1;
wire   [15:0] trunc_ln700_56_fu_3376_p1;
wire   [15:0] add_ln214_109_fu_3382_p2;
wire   [15:0] add_ln214_110_fu_3388_p2;
wire   [16:0] zext_ln214_54_fu_3393_p1;
wire   [15:0] zext_ln214_86_fu_3409_p1;
wire   [15:0] trunc_ln700_57_fu_3406_p1;
wire   [15:0] add_ln214_111_fu_3412_p2;
wire   [15:0] add_ln214_112_fu_3418_p2;
wire   [16:0] zext_ln214_55_fu_3423_p1;
wire   [15:0] zext_ln214_87_fu_3446_p1;
wire   [15:0] trunc_ln700_58_fu_3443_p1;
wire   [15:0] add_ln214_113_fu_3449_p2;
wire   [15:0] add_ln214_114_fu_3455_p2;
wire   [16:0] zext_ln214_56_fu_3460_p1;
wire   [15:0] zext_ln214_88_fu_3476_p1;
wire   [15:0] trunc_ln700_59_fu_3473_p1;
wire   [15:0] add_ln214_115_fu_3479_p2;
wire   [15:0] add_ln214_116_fu_3485_p2;
wire   [16:0] zext_ln214_57_fu_3490_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_202;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 cics_firstWord = 1'd1;
#0 cics_ip_sums_sum_V_0 = 17'd0;
#0 cics_ip_sums_sum_V_1 = 17'd0;
#0 cics_ip_sums_sum_V_2 = 17'd0;
#0 cics_ip_sums_sum_V_3 = 17'd0;
#0 cics_ip_sums_sum_V_4 = 17'd0;
#0 cics_ip_sums_sum_V_6 = 17'd0;
#0 cics_ip_sums_sum_V_7 = 17'd0;
#0 cics_ip_sums_sum_V_8 = 17'd0;
#0 cics_ip_sums_sum_V_9 = 17'd0;
#0 cics_ip_sums_sum_V_10 = 17'd0;
#0 cics_ip_sums_sum_V_11 = 17'd0;
#0 cics_ip_sums_sum_V_12 = 17'd0;
#0 cics_ip_sums_sum_V_13 = 17'd0;
#0 cics_ip_sums_sum_V_14 = 17'd0;
#0 cics_ip_sums_sum_V_15 = 17'd0;
#0 cics_ip_sums_sum_V_16 = 17'd0;
#0 cics_ip_sums_sum_V_17 = 17'd0;
#0 cics_ip_sums_sum_V_18 = 17'd0;
#0 cics_ip_sums_sum_V_19 = 17'd0;
#0 cics_ip_sums_sum_V_20 = 17'd0;
#0 cics_ip_sums_sum_V_21 = 17'd0;
#0 cics_ip_sums_sum_V_22 = 17'd0;
#0 cics_ip_sums_sum_V_23 = 17'd0;
#0 cics_ip_sums_sum_V_24 = 17'd0;
#0 cics_ip_sums_sum_V_25 = 17'd0;
#0 cics_ip_sums_sum_V_26 = 17'd0;
#0 cics_ip_sums_sum_V_27 = 17'd0;
#0 cics_ip_sums_sum_V_28 = 17'd0;
#0 cics_ip_sums_sum_V_29 = 17'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_202)) begin
        if (((tmp_nbreadreq_fu_432_p3 == 1'd1) & (cics_firstWord_load_load_fu_1052_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_cics_firstWord_flag_s_reg_556 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_firstWord_flag_s_reg_556 <= ap_phi_reg_pp0_iter0_cics_firstWord_flag_s_reg_556;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_202)) begin
        if (((tmp_nbreadreq_fu_432_p3 == 1'd1) & (cics_firstWord_load_load_fu_1052_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_2_reg_568 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_2_reg_568 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_0_2_reg_568;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_202)) begin
        if (((tmp_nbreadreq_fu_432_p3 == 1'd1) & (cics_firstWord_load_load_fu_1052_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_13_reg_722 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_13_reg_722 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_13_reg_722;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_202)) begin
        if (((tmp_nbreadreq_fu_432_p3 == 1'd1) & (cics_firstWord_load_load_fu_1052_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_16_reg_755 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_16_reg_755 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_16_reg_755;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_202)) begin
        if (((tmp_nbreadreq_fu_432_p3 == 1'd1) & (cics_firstWord_load_load_fu_1052_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_19_reg_788 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_19_reg_788 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_19_reg_788;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_202)) begin
        if (((tmp_nbreadreq_fu_432_p3 == 1'd1) & (cics_firstWord_load_load_fu_1052_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_22_reg_821 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_22_reg_821 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_22_reg_821;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_202)) begin
        if (((tmp_nbreadreq_fu_432_p3 == 1'd1) & (cics_firstWord_load_load_fu_1052_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_25_reg_854 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_25_reg_854 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_25_reg_854;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_202)) begin
        if (((tmp_nbreadreq_fu_432_p3 == 1'd1) & (cics_firstWord_load_load_fu_1052_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_12_reg_601 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_12_reg_601 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_12_reg_601;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_202)) begin
        if (((tmp_nbreadreq_fu_432_p3 == 1'd1) & (cics_firstWord_load_load_fu_1052_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_14_reg_887 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_14_reg_887 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_14_reg_887;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_202)) begin
        if (((tmp_nbreadreq_fu_432_p3 == 1'd1) & (cics_firstWord_load_load_fu_1052_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_17_reg_920 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_17_reg_920 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_17_reg_920;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_202)) begin
        if (((tmp_nbreadreq_fu_432_p3 == 1'd1) & (cics_firstWord_load_load_fu_1052_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_20_reg_953 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_20_reg_953 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_20_reg_953;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_202)) begin
        if (((tmp_nbreadreq_fu_432_p3 == 1'd1) & (cics_firstWord_load_load_fu_1052_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_23_reg_986 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_23_reg_986 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_23_reg_986;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_202)) begin
        if (((tmp_nbreadreq_fu_432_p3 == 1'd1) & (cics_firstWord_load_load_fu_1052_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_26_reg_1019 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_26_reg_1019 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_26_reg_1019;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_202)) begin
        if (((tmp_nbreadreq_fu_432_p3 == 1'd1) & (cics_firstWord_load_load_fu_1052_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_2_reg_634 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_2_reg_634 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_4_2_reg_634;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_202)) begin
        if (((tmp_nbreadreq_fu_432_p3 == 1'd1) & (cics_firstWord_load_load_fu_1052_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_2_reg_656 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_2_reg_656 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_6_2_reg_656;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_202)) begin
        if (((tmp_nbreadreq_fu_432_p3 == 1'd1) & (cics_firstWord_load_load_fu_1052_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_2_reg_689 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_2_reg_689 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_8_2_reg_689;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((cics_firstWord_load_load_fu_1052_p1 == 1'd1) & (tmp_nbreadreq_fu_432_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        agg_result_V_0_1_i11_1_reg_4230 <= agg_result_V_0_1_i11_1_fu_1278_p3;
        agg_result_V_0_1_i11_2_reg_4240 <= agg_result_V_0_1_i11_2_fu_1324_p3;
        agg_result_V_0_1_i11_3_reg_4250 <= agg_result_V_0_1_i11_3_fu_1370_p3;
        agg_result_V_0_1_i11_4_reg_4260 <= agg_result_V_0_1_i11_4_fu_1416_p3;
        agg_result_V_0_1_i12_10_reg_4380 <= agg_result_V_0_1_i12_10_fu_1968_p3;
        agg_result_V_0_1_i12_11_reg_4390 <= agg_result_V_0_1_i12_11_fu_2014_p3;
        agg_result_V_0_1_i12_12_reg_4400 <= agg_result_V_0_1_i12_12_fu_2060_p3;
        agg_result_V_0_1_i12_13_reg_4410 <= agg_result_V_0_1_i12_13_fu_2106_p3;
        agg_result_V_0_1_i12_14_reg_4420 <= agg_result_V_0_1_i12_14_fu_2152_p3;
        agg_result_V_0_1_i12_15_reg_4430 <= agg_result_V_0_1_i12_15_fu_2198_p3;
        agg_result_V_0_1_i12_16_reg_4440 <= agg_result_V_0_1_i12_16_fu_2244_p3;
        agg_result_V_0_1_i12_17_reg_4450 <= agg_result_V_0_1_i12_17_fu_2290_p3;
        agg_result_V_0_1_i12_18_reg_4460 <= agg_result_V_0_1_i12_18_fu_2336_p3;
        agg_result_V_0_1_i12_19_reg_4470 <= agg_result_V_0_1_i12_19_fu_2382_p3;
        agg_result_V_0_1_i12_1_reg_4280 <= agg_result_V_0_1_i12_1_fu_1508_p3;
        agg_result_V_0_1_i12_20_reg_4480 <= agg_result_V_0_1_i12_20_fu_2428_p3;
        agg_result_V_0_1_i12_21_reg_4490 <= agg_result_V_0_1_i12_21_fu_2474_p3;
        agg_result_V_0_1_i12_2_reg_4290 <= agg_result_V_0_1_i12_2_fu_1554_p3;
        agg_result_V_0_1_i12_3_reg_4300 <= agg_result_V_0_1_i12_3_fu_1600_p3;
        agg_result_V_0_1_i12_4_reg_4310 <= agg_result_V_0_1_i12_4_fu_1646_p3;
        agg_result_V_0_1_i12_5_reg_4320 <= agg_result_V_0_1_i12_5_fu_1692_p3;
        agg_result_V_0_1_i12_6_reg_4330 <= agg_result_V_0_1_i12_6_fu_1738_p3;
        agg_result_V_0_1_i12_7_reg_4340 <= agg_result_V_0_1_i12_7_fu_1784_p3;
        agg_result_V_0_1_i12_8_reg_4350 <= agg_result_V_0_1_i12_8_fu_1830_p3;
        agg_result_V_0_1_i12_9_reg_4360 <= agg_result_V_0_1_i12_9_fu_1876_p3;
        agg_result_V_0_1_i12_reg_4370 <= agg_result_V_0_1_i12_fu_1922_p3;
        agg_result_V_0_1_i1_reg_4270 <= agg_result_V_0_1_i1_fu_1462_p3;
        agg_result_V_0_1_i_i_reg_4210 <= agg_result_V_0_1_i_i_fu_1186_p3;
        agg_result_V_0_1_i_reg_4220 <= agg_result_V_0_1_i_fu_1232_p3;
        tmp_34_reg_4215 <= add_ln700_fu_1198_p2[32'd16];
        tmp_35_reg_4225 <= add_ln700_31_fu_1244_p2[32'd16];
        tmp_37_reg_4235 <= add_ln700_32_fu_1290_p2[32'd16];
        tmp_38_reg_4245 <= add_ln700_33_fu_1336_p2[32'd16];
        tmp_39_reg_4255 <= add_ln700_34_fu_1382_p2[32'd16];
        tmp_41_reg_4265 <= add_ln700_35_fu_1428_p2[32'd16];
        tmp_42_reg_4275 <= add_ln700_36_fu_1474_p2[32'd16];
        tmp_43_reg_4285 <= add_ln700_37_fu_1520_p2[32'd16];
        tmp_44_reg_4295 <= add_ln700_38_fu_1566_p2[32'd16];
        tmp_45_reg_4305 <= add_ln700_39_fu_1612_p2[32'd16];
        tmp_46_reg_4315 <= add_ln700_40_fu_1658_p2[32'd16];
        tmp_47_reg_4325 <= add_ln700_41_fu_1704_p2[32'd16];
        tmp_48_reg_4335 <= add_ln700_42_fu_1750_p2[32'd16];
        tmp_50_reg_4345 <= add_ln700_43_fu_1796_p2[32'd16];
        tmp_51_reg_4355 <= add_ln700_44_fu_1842_p2[32'd16];
        tmp_52_reg_4365 <= add_ln700_45_fu_1888_p2[32'd16];
        tmp_53_reg_4375 <= add_ln700_46_fu_1934_p2[32'd16];
        tmp_54_reg_4385 <= add_ln700_47_fu_1980_p2[32'd16];
        tmp_55_reg_4395 <= add_ln700_48_fu_2026_p2[32'd16];
        tmp_56_reg_4405 <= add_ln700_49_fu_2072_p2[32'd16];
        tmp_57_reg_4415 <= add_ln700_50_fu_2118_p2[32'd16];
        tmp_58_reg_4425 <= add_ln700_51_fu_2164_p2[32'd16];
        tmp_59_reg_4435 <= add_ln700_52_fu_2210_p2[32'd16];
        tmp_60_reg_4445 <= add_ln700_53_fu_2256_p2[32'd16];
        tmp_61_reg_4455 <= add_ln700_54_fu_2302_p2[32'd16];
        tmp_62_reg_4465 <= add_ln700_55_fu_2348_p2[32'd16];
        tmp_63_reg_4475 <= add_ln700_56_fu_2394_p2[32'd16];
        tmp_64_reg_4485 <= add_ln700_57_fu_2440_p2[32'd16];
        tmp_65_reg_4495 <= add_ln700_58_fu_2486_p2[32'd16];
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln514_fu_3510_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cics_firstWord <= tmp44_reg_4022[32'd576];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_nbreadreq_fu_432_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cics_firstWord_load_reg_4032 <= ap_sig_allocacmp_cics_firstWord_load;
        cics_ip_sums_sum_V_0_1_reg_4036 <= ap_sig_allocacmp_cics_ip_sums_sum_V_0_1;
        cics_ip_sums_sum_V_1_10_reg_4138 <= ap_sig_allocacmp_cics_ip_sums_sum_V_1_10;
        cics_ip_sums_sum_V_1_11_reg_4144 <= ap_sig_allocacmp_cics_ip_sums_sum_V_1_11;
        cics_ip_sums_sum_V_1_1_reg_4042 <= ap_sig_allocacmp_cics_ip_sums_sum_V_1_1;
        cics_ip_sums_sum_V_1_2_reg_4090 <= ap_sig_allocacmp_cics_ip_sums_sum_V_1_2;
        cics_ip_sums_sum_V_1_3_reg_4096 <= ap_sig_allocacmp_cics_ip_sums_sum_V_1_3;
        cics_ip_sums_sum_V_1_4_reg_4102 <= ap_sig_allocacmp_cics_ip_sums_sum_V_1_4;
        cics_ip_sums_sum_V_1_5_reg_4108 <= ap_sig_allocacmp_cics_ip_sums_sum_V_1_5;
        cics_ip_sums_sum_V_1_6_reg_4114 <= ap_sig_allocacmp_cics_ip_sums_sum_V_1_6;
        cics_ip_sums_sum_V_1_7_reg_4120 <= ap_sig_allocacmp_cics_ip_sums_sum_V_1_7;
        cics_ip_sums_sum_V_1_8_reg_4126 <= ap_sig_allocacmp_cics_ip_sums_sum_V_1_8;
        cics_ip_sums_sum_V_1_9_reg_4132 <= ap_sig_allocacmp_cics_ip_sums_sum_V_1_9;
        cics_ip_sums_sum_V_2_10_reg_4198 <= ap_sig_allocacmp_cics_ip_sums_sum_V_2_10;
        cics_ip_sums_sum_V_2_11_reg_4204 <= ap_sig_allocacmp_cics_ip_sums_sum_V_2_11;
        cics_ip_sums_sum_V_2_1_reg_4048 <= ap_sig_allocacmp_cics_ip_sums_sum_V_2_1;
        cics_ip_sums_sum_V_2_2_reg_4150 <= ap_sig_allocacmp_cics_ip_sums_sum_V_2_2;
        cics_ip_sums_sum_V_2_3_reg_4156 <= ap_sig_allocacmp_cics_ip_sums_sum_V_2_3;
        cics_ip_sums_sum_V_2_4_reg_4162 <= ap_sig_allocacmp_cics_ip_sums_sum_V_2_4;
        cics_ip_sums_sum_V_2_5_reg_4168 <= ap_sig_allocacmp_cics_ip_sums_sum_V_2_5;
        cics_ip_sums_sum_V_2_6_reg_4174 <= ap_sig_allocacmp_cics_ip_sums_sum_V_2_6;
        cics_ip_sums_sum_V_2_7_reg_4180 <= ap_sig_allocacmp_cics_ip_sums_sum_V_2_7;
        cics_ip_sums_sum_V_2_8_reg_4186 <= ap_sig_allocacmp_cics_ip_sums_sum_V_2_8;
        cics_ip_sums_sum_V_2_9_reg_4192 <= ap_sig_allocacmp_cics_ip_sums_sum_V_2_9;
        cics_ip_sums_sum_V_3_1_reg_4054 <= ap_sig_allocacmp_cics_ip_sums_sum_V_3_1;
        cics_ip_sums_sum_V_4_1_reg_4060 <= ap_sig_allocacmp_cics_ip_sums_sum_V_4_1;
        cics_ip_sums_sum_V_6_1_reg_4066 <= ap_sig_allocacmp_cics_ip_sums_sum_V_6_1;
        cics_ip_sums_sum_V_7_1_reg_4072 <= ap_sig_allocacmp_cics_ip_sums_sum_V_7_1;
        cics_ip_sums_sum_V_8_1_reg_4078 <= ap_sig_allocacmp_cics_ip_sums_sum_V_8_1;
        cics_ip_sums_sum_V_9_1_reg_4084 <= ap_sig_allocacmp_cics_ip_sums_sum_V_9_1;
        tmp44_reg_4022 <= dataStreamBuffer0_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln514_1_fu_3516_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cics_ip_sums_sum_V_0 <= select_ln514_fu_3522_p3;
        cics_ip_sums_sum_V_1 <= select_ln514_1_fu_3530_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln514_6_fu_3618_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cics_ip_sums_sum_V_10 <= select_ln514_9_fu_3624_p3;
        cics_ip_sums_sum_V_11 <= select_ln514_10_fu_3632_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln514_7_fu_3640_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cics_ip_sums_sum_V_12 <= select_ln514_11_fu_3646_p3;
        cics_ip_sums_sum_V_13 <= select_ln514_12_fu_3654_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln514_8_fu_3662_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cics_ip_sums_sum_V_14 <= select_ln514_13_fu_3668_p3;
        cics_ip_sums_sum_V_15 <= select_ln514_14_fu_3676_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln514_9_fu_3684_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cics_ip_sums_sum_V_16 <= select_ln514_15_fu_3690_p3;
        cics_ip_sums_sum_V_17 <= select_ln514_16_fu_3698_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln514_10_fu_3706_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cics_ip_sums_sum_V_18 <= select_ln514_17_fu_3712_p3;
        cics_ip_sums_sum_V_19 <= select_ln514_18_fu_3720_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln514_2_fu_3538_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cics_ip_sums_sum_V_2 <= select_ln514_2_fu_3544_p3;
        cics_ip_sums_sum_V_3 <= select_ln514_3_fu_3552_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln514_11_fu_3728_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cics_ip_sums_sum_V_20 <= select_ln514_19_fu_3734_p3;
        cics_ip_sums_sum_V_21 <= select_ln514_20_fu_3742_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln514_12_fu_3750_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cics_ip_sums_sum_V_22 <= select_ln514_21_fu_3756_p3;
        cics_ip_sums_sum_V_23 <= select_ln514_22_fu_3764_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln514_13_fu_3772_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cics_ip_sums_sum_V_24 <= select_ln514_23_fu_3778_p3;
        cics_ip_sums_sum_V_25 <= select_ln514_24_fu_3786_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln514_14_fu_3794_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cics_ip_sums_sum_V_26 <= select_ln514_25_fu_3800_p3;
        cics_ip_sums_sum_V_27 <= select_ln514_26_fu_3808_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln514_15_fu_3816_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cics_ip_sums_sum_V_28 <= select_ln514_27_fu_3822_p3;
        cics_ip_sums_sum_V_29 <= select_ln514_28_fu_3830_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln514_3_fu_3560_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cics_ip_sums_sum_V_4 <= select_ln514_4_fu_3566_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln514_4_fu_3574_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cics_ip_sums_sum_V_6 <= select_ln514_5_fu_3580_p3;
        cics_ip_sums_sum_V_7 <= select_ln514_6_fu_3588_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln514_5_fu_3596_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cics_ip_sums_sum_V_8 <= select_ln514_7_fu_3602_p3;
        cics_ip_sums_sum_V_9 <= select_ln514_8_fu_3610_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_reg_4018 <= tmp_nbreadreq_fu_432_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_firstWord_flag_s_phi_fu_560_p4 = 1'd1;
    end else begin
        ap_phi_mux_cics_firstWord_flag_s_phi_fu_560_p4 = ap_phi_reg_pp0_iter1_cics_firstWord_flag_s_reg_556;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_0_2_phi_fu_572_p4 = xor_ln887_fu_2530_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_0_2_phi_fu_572_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_2_reg_568;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_583_p4 = tmp_sum_0_V_fu_2537_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_583_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_3_reg_579;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_1_12_phi_fu_594_p4 = tmp_sum_1_V_fu_2567_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_1_12_phi_fu_594_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_12_reg_590;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_1_13_phi_fu_726_p4 = icmp_ln887_5_fu_2832_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_1_13_phi_fu_726_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_13_reg_722;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_1_14_phi_fu_737_p4 = tmp_sum_10_V_fu_2860_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_1_14_phi_fu_737_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_14_reg_733;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_1_15_phi_fu_748_p4 = tmp_sum_11_V_fu_2890_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_1_15_phi_fu_748_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_15_reg_744;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_1_16_phi_fu_759_p4 = icmp_ln887_6_fu_2899_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_1_16_phi_fu_759_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_16_reg_755;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_1_17_phi_fu_770_p4 = tmp_sum_12_V_fu_2927_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_1_17_phi_fu_770_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_17_reg_766;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_1_18_phi_fu_781_p4 = tmp_sum_13_V_fu_2957_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_1_18_phi_fu_781_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_18_reg_777;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_1_19_phi_fu_792_p4 = tmp44_reg_4022[32'd3];
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_1_19_phi_fu_792_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_19_reg_788;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_1_20_phi_fu_803_p4 = tmp_sum_14_V_fu_2995_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_1_20_phi_fu_803_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_20_reg_799;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_1_21_phi_fu_814_p4 = tmp_sum_15_V_fu_3025_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_1_21_phi_fu_814_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_21_reg_810;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_1_22_phi_fu_825_p4 = icmp_ln887_7_fu_3034_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_1_22_phi_fu_825_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_22_reg_821;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_1_23_phi_fu_836_p4 = tmp_sum_16_V_fu_3062_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_1_23_phi_fu_836_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_23_reg_832;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_1_24_phi_fu_847_p4 = tmp_sum_17_V_fu_3092_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_1_24_phi_fu_847_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_24_reg_843;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_1_25_phi_fu_858_p4 = icmp_ln887_8_fu_3101_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_1_25_phi_fu_858_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_25_reg_854;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_1_26_phi_fu_869_p4 = tmp_sum_18_V_fu_3129_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_1_26_phi_fu_869_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_26_reg_865;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_1_27_phi_fu_880_p4 = tmp_sum_19_V_fu_3159_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_1_27_phi_fu_880_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_27_reg_876;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_12_phi_fu_605_p4 = icmp_ln887_1_fu_2585_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_12_phi_fu_605_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_12_reg_601;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_13_phi_fu_616_p4 = tmp_sum_2_V_fu_2613_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_13_phi_fu_616_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_13_reg_612;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_14_phi_fu_891_p4 = icmp_ln887_9_fu_3168_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_14_phi_fu_891_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_14_reg_887;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_15_phi_fu_902_p4 = tmp_sum_20_V_fu_3196_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_15_phi_fu_902_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_15_reg_898;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_16_phi_fu_913_p4 = tmp_sum_21_V_fu_3226_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_16_phi_fu_913_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_16_reg_909;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_17_phi_fu_924_p4 = icmp_ln887_10_fu_3235_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_17_phi_fu_924_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_17_reg_920;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_18_phi_fu_935_p4 = tmp_sum_22_V_fu_3263_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_18_phi_fu_935_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_18_reg_931;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_19_phi_fu_946_p4 = tmp_sum_23_V_fu_3293_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_19_phi_fu_946_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_19_reg_942;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_20_phi_fu_957_p4 = icmp_ln887_11_fu_3302_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_20_phi_fu_957_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_20_reg_953;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_21_phi_fu_968_p4 = tmp_sum_24_V_fu_3330_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_21_phi_fu_968_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_21_reg_964;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_22_phi_fu_979_p4 = tmp_sum_25_V_fu_3360_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_22_phi_fu_979_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_22_reg_975;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_23_phi_fu_990_p4 = icmp_ln887_12_fu_3369_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_23_phi_fu_990_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_23_reg_986;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_24_phi_fu_1001_p4 = tmp_sum_26_V_fu_3397_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_24_phi_fu_1001_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_24_reg_997;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_25_phi_fu_1012_p4 = tmp_sum_27_V_fu_3427_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_25_phi_fu_1012_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_25_reg_1008;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_26_phi_fu_1023_p4 = icmp_ln887_13_fu_3436_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_26_phi_fu_1023_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_26_reg_1019;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_27_phi_fu_1034_p4 = tmp_sum_28_V_fu_3464_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_27_phi_fu_1034_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_27_reg_1030;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_28_phi_fu_1045_p4 = tmp_sum_29_V_fu_3494_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_28_phi_fu_1045_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_28_reg_1041;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_627_p4 = tmp_sum_3_V_fu_2643_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_627_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_2_reg_623;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_4_2_phi_fu_638_p4 = icmp_ln887_2_fu_2652_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_4_2_phi_fu_638_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_2_reg_634;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_4_3_phi_fu_649_p4 = tmp_sum_4_V_fu_2680_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_4_3_phi_fu_649_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_3_reg_645;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_6_2_phi_fu_660_p4 = icmp_ln887_3_fu_2698_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_6_2_phi_fu_660_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_2_reg_656;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_6_3_phi_fu_671_p4 = tmp_sum_6_V_fu_2726_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_6_3_phi_fu_671_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_3_reg_667;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_7_2_phi_fu_682_p4 = tmp_sum_7_V_fu_2756_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_7_2_phi_fu_682_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_2_reg_678;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_8_2_phi_fu_693_p4 = icmp_ln887_4_fu_2765_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_8_2_phi_fu_693_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_2_reg_689;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_8_3_phi_fu_704_p4 = tmp_sum_8_V_fu_2793_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_8_3_phi_fu_704_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_3_reg_700;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_9_2_phi_fu_715_p4 = tmp_sum_9_V_fu_2823_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_9_2_phi_fu_715_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_2_reg_711;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((or_ln514_fu_3510_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_cics_firstWord_load = tmp44_reg_4022[32'd576];
    end else begin
        ap_sig_allocacmp_cics_firstWord_load = cics_firstWord;
    end
end

always @ (*) begin
    if (((or_ln514_1_fu_3516_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_0_1 = select_ln514_fu_3522_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_0_1 = cics_ip_sums_sum_V_0;
    end
end

always @ (*) begin
    if (((or_ln514_1_fu_3516_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_1_1 = select_ln514_1_fu_3530_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_1_1 = cics_ip_sums_sum_V_1;
    end
end

always @ (*) begin
    if (((or_ln514_10_fu_3706_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_1_10 = select_ln514_17_fu_3712_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_1_10 = cics_ip_sums_sum_V_18;
    end
end

always @ (*) begin
    if (((or_ln514_10_fu_3706_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_1_11 = select_ln514_18_fu_3720_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_1_11 = cics_ip_sums_sum_V_19;
    end
end

always @ (*) begin
    if (((or_ln514_6_fu_3618_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_1_2 = select_ln514_9_fu_3624_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_1_2 = cics_ip_sums_sum_V_10;
    end
end

always @ (*) begin
    if (((or_ln514_6_fu_3618_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_1_3 = select_ln514_10_fu_3632_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_1_3 = cics_ip_sums_sum_V_11;
    end
end

always @ (*) begin
    if (((or_ln514_7_fu_3640_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_1_4 = select_ln514_11_fu_3646_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_1_4 = cics_ip_sums_sum_V_12;
    end
end

always @ (*) begin
    if (((or_ln514_7_fu_3640_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_1_5 = select_ln514_12_fu_3654_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_1_5 = cics_ip_sums_sum_V_13;
    end
end

always @ (*) begin
    if (((or_ln514_8_fu_3662_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_1_6 = select_ln514_13_fu_3668_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_1_6 = cics_ip_sums_sum_V_14;
    end
end

always @ (*) begin
    if (((or_ln514_8_fu_3662_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_1_7 = select_ln514_14_fu_3676_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_1_7 = cics_ip_sums_sum_V_15;
    end
end

always @ (*) begin
    if (((or_ln514_9_fu_3684_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_1_8 = select_ln514_15_fu_3690_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_1_8 = cics_ip_sums_sum_V_16;
    end
end

always @ (*) begin
    if (((or_ln514_9_fu_3684_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_1_9 = select_ln514_16_fu_3698_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_1_9 = cics_ip_sums_sum_V_17;
    end
end

always @ (*) begin
    if (((or_ln514_2_fu_3538_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_2_1 = select_ln514_2_fu_3544_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_2_1 = cics_ip_sums_sum_V_2;
    end
end

always @ (*) begin
    if (((or_ln514_15_fu_3816_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_2_10 = select_ln514_27_fu_3822_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_2_10 = cics_ip_sums_sum_V_28;
    end
end

always @ (*) begin
    if (((or_ln514_15_fu_3816_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_2_11 = select_ln514_28_fu_3830_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_2_11 = cics_ip_sums_sum_V_29;
    end
end

always @ (*) begin
    if (((or_ln514_11_fu_3728_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_2_2 = select_ln514_19_fu_3734_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_2_2 = cics_ip_sums_sum_V_20;
    end
end

always @ (*) begin
    if (((or_ln514_11_fu_3728_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_2_3 = select_ln514_20_fu_3742_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_2_3 = cics_ip_sums_sum_V_21;
    end
end

always @ (*) begin
    if (((or_ln514_12_fu_3750_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_2_4 = select_ln514_21_fu_3756_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_2_4 = cics_ip_sums_sum_V_22;
    end
end

always @ (*) begin
    if (((or_ln514_12_fu_3750_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_2_5 = select_ln514_22_fu_3764_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_2_5 = cics_ip_sums_sum_V_23;
    end
end

always @ (*) begin
    if (((or_ln514_13_fu_3772_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_2_6 = select_ln514_23_fu_3778_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_2_6 = cics_ip_sums_sum_V_24;
    end
end

always @ (*) begin
    if (((or_ln514_13_fu_3772_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_2_7 = select_ln514_24_fu_3786_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_2_7 = cics_ip_sums_sum_V_25;
    end
end

always @ (*) begin
    if (((or_ln514_14_fu_3794_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_2_8 = select_ln514_25_fu_3800_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_2_8 = cics_ip_sums_sum_V_26;
    end
end

always @ (*) begin
    if (((or_ln514_14_fu_3794_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_2_9 = select_ln514_26_fu_3808_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_2_9 = cics_ip_sums_sum_V_27;
    end
end

always @ (*) begin
    if (((or_ln514_2_fu_3538_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_3_1 = select_ln514_3_fu_3552_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_3_1 = cics_ip_sums_sum_V_3;
    end
end

always @ (*) begin
    if (((or_ln514_3_fu_3560_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_4_1 = select_ln514_4_fu_3566_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_4_1 = cics_ip_sums_sum_V_4;
    end
end

always @ (*) begin
    if (((or_ln514_4_fu_3574_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_6_1 = select_ln514_5_fu_3580_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_6_1 = cics_ip_sums_sum_V_6;
    end
end

always @ (*) begin
    if (((or_ln514_4_fu_3574_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_7_1 = select_ln514_6_fu_3588_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_7_1 = cics_ip_sums_sum_V_7;
    end
end

always @ (*) begin
    if (((or_ln514_5_fu_3596_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_8_1 = select_ln514_7_fu_3602_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_8_1 = cics_ip_sums_sum_V_8;
    end
end

always @ (*) begin
    if (((or_ln514_5_fu_3596_p2 == 1'd1) & (tmp_reg_4018 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_9_1 = select_ln514_8_fu_3610_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_9_1 = cics_ip_sums_sum_V_9;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (tmp_nbreadreq_fu_432_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dataStreamBuffer0_V_blk_n = dataStreamBuffer0_V_empty_n;
    end else begin
        dataStreamBuffer0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_nbreadreq_fu_432_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dataStreamBuffer0_V_read = 1'b1;
    end else begin
        dataStreamBuffer0_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dataStreamBuffer1_V_blk_n = dataStreamBuffer1_V_full_n;
    end else begin
        dataStreamBuffer1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_reg_4018 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dataStreamBuffer1_V_write = 1'b1;
    end else begin
        dataStreamBuffer1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_0_blk_n = subSumFifo_V_sum_V_0_full_n;
    end else begin
        subSumFifo_V_sum_V_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_0_write = 1'b1;
    end else begin
        subSumFifo_V_sum_V_0_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_10_blk_n = subSumFifo_V_sum_V_10_full_n;
    end else begin
        subSumFifo_V_sum_V_10_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_10_write = 1'b1;
    end else begin
        subSumFifo_V_sum_V_10_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_11_blk_n = subSumFifo_V_sum_V_11_full_n;
    end else begin
        subSumFifo_V_sum_V_11_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_11_write = 1'b1;
    end else begin
        subSumFifo_V_sum_V_11_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_12_blk_n = subSumFifo_V_sum_V_12_full_n;
    end else begin
        subSumFifo_V_sum_V_12_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_12_write = 1'b1;
    end else begin
        subSumFifo_V_sum_V_12_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_13_blk_n = subSumFifo_V_sum_V_13_full_n;
    end else begin
        subSumFifo_V_sum_V_13_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_13_write = 1'b1;
    end else begin
        subSumFifo_V_sum_V_13_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_14_blk_n = subSumFifo_V_sum_V_14_full_n;
    end else begin
        subSumFifo_V_sum_V_14_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_14_write = 1'b1;
    end else begin
        subSumFifo_V_sum_V_14_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_15_blk_n = subSumFifo_V_sum_V_15_full_n;
    end else begin
        subSumFifo_V_sum_V_15_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_15_write = 1'b1;
    end else begin
        subSumFifo_V_sum_V_15_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_16_blk_n = subSumFifo_V_sum_V_16_full_n;
    end else begin
        subSumFifo_V_sum_V_16_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_16_write = 1'b1;
    end else begin
        subSumFifo_V_sum_V_16_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_17_blk_n = subSumFifo_V_sum_V_17_full_n;
    end else begin
        subSumFifo_V_sum_V_17_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_17_write = 1'b1;
    end else begin
        subSumFifo_V_sum_V_17_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_18_blk_n = subSumFifo_V_sum_V_18_full_n;
    end else begin
        subSumFifo_V_sum_V_18_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_18_write = 1'b1;
    end else begin
        subSumFifo_V_sum_V_18_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_19_blk_n = subSumFifo_V_sum_V_19_full_n;
    end else begin
        subSumFifo_V_sum_V_19_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_19_write = 1'b1;
    end else begin
        subSumFifo_V_sum_V_19_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_1_blk_n = subSumFifo_V_sum_V_1_full_n;
    end else begin
        subSumFifo_V_sum_V_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_1_write = 1'b1;
    end else begin
        subSumFifo_V_sum_V_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_20_blk_n = subSumFifo_V_sum_V_20_full_n;
    end else begin
        subSumFifo_V_sum_V_20_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_20_write = 1'b1;
    end else begin
        subSumFifo_V_sum_V_20_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_21_blk_n = subSumFifo_V_sum_V_21_full_n;
    end else begin
        subSumFifo_V_sum_V_21_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_21_write = 1'b1;
    end else begin
        subSumFifo_V_sum_V_21_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_22_blk_n = subSumFifo_V_sum_V_22_full_n;
    end else begin
        subSumFifo_V_sum_V_22_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_22_write = 1'b1;
    end else begin
        subSumFifo_V_sum_V_22_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_23_blk_n = subSumFifo_V_sum_V_23_full_n;
    end else begin
        subSumFifo_V_sum_V_23_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_23_write = 1'b1;
    end else begin
        subSumFifo_V_sum_V_23_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_24_blk_n = subSumFifo_V_sum_V_24_full_n;
    end else begin
        subSumFifo_V_sum_V_24_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_24_write = 1'b1;
    end else begin
        subSumFifo_V_sum_V_24_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_25_blk_n = subSumFifo_V_sum_V_25_full_n;
    end else begin
        subSumFifo_V_sum_V_25_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_25_write = 1'b1;
    end else begin
        subSumFifo_V_sum_V_25_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_26_blk_n = subSumFifo_V_sum_V_26_full_n;
    end else begin
        subSumFifo_V_sum_V_26_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_26_write = 1'b1;
    end else begin
        subSumFifo_V_sum_V_26_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_27_blk_n = subSumFifo_V_sum_V_27_full_n;
    end else begin
        subSumFifo_V_sum_V_27_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_27_write = 1'b1;
    end else begin
        subSumFifo_V_sum_V_27_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_28_blk_n = subSumFifo_V_sum_V_28_full_n;
    end else begin
        subSumFifo_V_sum_V_28_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_28_write = 1'b1;
    end else begin
        subSumFifo_V_sum_V_28_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_29_blk_n = subSumFifo_V_sum_V_29_full_n;
    end else begin
        subSumFifo_V_sum_V_29_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_29_write = 1'b1;
    end else begin
        subSumFifo_V_sum_V_29_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_2_blk_n = subSumFifo_V_sum_V_2_full_n;
    end else begin
        subSumFifo_V_sum_V_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_2_write = 1'b1;
    end else begin
        subSumFifo_V_sum_V_2_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_30_blk_n = subSumFifo_V_sum_V_30_full_n;
    end else begin
        subSumFifo_V_sum_V_30_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_30_write = 1'b1;
    end else begin
        subSumFifo_V_sum_V_30_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_31_blk_n = subSumFifo_V_sum_V_31_full_n;
    end else begin
        subSumFifo_V_sum_V_31_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_31_write = 1'b1;
    end else begin
        subSumFifo_V_sum_V_31_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_3_blk_n = subSumFifo_V_sum_V_3_full_n;
    end else begin
        subSumFifo_V_sum_V_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_3_write = 1'b1;
    end else begin
        subSumFifo_V_sum_V_3_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_4_blk_n = subSumFifo_V_sum_V_4_full_n;
    end else begin
        subSumFifo_V_sum_V_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_4_write = 1'b1;
    end else begin
        subSumFifo_V_sum_V_4_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_5_blk_n = subSumFifo_V_sum_V_5_full_n;
    end else begin
        subSumFifo_V_sum_V_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_5_write = 1'b1;
    end else begin
        subSumFifo_V_sum_V_5_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_6_blk_n = subSumFifo_V_sum_V_6_full_n;
    end else begin
        subSumFifo_V_sum_V_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_6_write = 1'b1;
    end else begin
        subSumFifo_V_sum_V_6_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_7_blk_n = subSumFifo_V_sum_V_7_full_n;
    end else begin
        subSumFifo_V_sum_V_7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_7_write = 1'b1;
    end else begin
        subSumFifo_V_sum_V_7_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_8_blk_n = subSumFifo_V_sum_V_8_full_n;
    end else begin
        subSumFifo_V_sum_V_8_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_8_write = 1'b1;
    end else begin
        subSumFifo_V_sum_V_8_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_9_blk_n = subSumFifo_V_sum_V_9_full_n;
    end else begin
        subSumFifo_V_sum_V_9_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op440_write_state2 == 1'b1))) begin
        subSumFifo_V_sum_V_9_write = 1'b1;
    end else begin
        subSumFifo_V_sum_V_9_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln214_100_fu_3217_p2 = (agg_result_V_0_1_i12_13_reg_4410 + add_ln214_99_fu_3211_p2);

assign add_ln214_101_fu_3248_p2 = (zext_ln214_81_fu_3245_p1 + trunc_ln700_52_fu_3242_p1);

assign add_ln214_102_fu_3254_p2 = (agg_result_V_0_1_i12_14_reg_4420 + add_ln214_101_fu_3248_p2);

assign add_ln214_103_fu_3278_p2 = (zext_ln214_82_fu_3275_p1 + trunc_ln700_53_fu_3272_p1);

assign add_ln214_104_fu_3284_p2 = (agg_result_V_0_1_i12_15_reg_4430 + add_ln214_103_fu_3278_p2);

assign add_ln214_105_fu_3315_p2 = (zext_ln214_83_fu_3312_p1 + trunc_ln700_54_fu_3309_p1);

assign add_ln214_106_fu_3321_p2 = (agg_result_V_0_1_i12_16_reg_4440 + add_ln214_105_fu_3315_p2);

assign add_ln214_107_fu_3345_p2 = (zext_ln214_84_fu_3342_p1 + trunc_ln700_55_fu_3339_p1);

assign add_ln214_108_fu_3351_p2 = (agg_result_V_0_1_i12_17_reg_4450 + add_ln214_107_fu_3345_p2);

assign add_ln214_109_fu_3382_p2 = (zext_ln214_85_fu_3379_p1 + trunc_ln700_56_fu_3376_p1);

assign add_ln214_110_fu_3388_p2 = (agg_result_V_0_1_i12_18_reg_4460 + add_ln214_109_fu_3382_p2);

assign add_ln214_111_fu_3412_p2 = (zext_ln214_86_fu_3409_p1 + trunc_ln700_57_fu_3406_p1);

assign add_ln214_112_fu_3418_p2 = (agg_result_V_0_1_i12_19_reg_4470 + add_ln214_111_fu_3412_p2);

assign add_ln214_113_fu_3449_p2 = (zext_ln214_87_fu_3446_p1 + trunc_ln700_58_fu_3443_p1);

assign add_ln214_114_fu_3455_p2 = (agg_result_V_0_1_i12_20_reg_4480 + add_ln214_113_fu_3449_p2);

assign add_ln214_115_fu_3479_p2 = (zext_ln214_88_fu_3476_p1 + trunc_ln700_59_fu_3473_p1);

assign add_ln214_116_fu_3485_p2 = (agg_result_V_0_1_i12_21_reg_4490 + add_ln214_115_fu_3479_p2);

assign add_ln214_60_fu_2521_p2 = (agg_result_V_0_1_i_i_reg_4210 + add_ln214_fu_2515_p2);

assign add_ln214_61_fu_2552_p2 = (zext_ln214_61_fu_2549_p1 + trunc_ln700_32_fu_2546_p1);

assign add_ln214_62_fu_2558_p2 = (agg_result_V_0_1_i_reg_4220 + add_ln214_61_fu_2552_p2);

assign add_ln214_63_fu_2598_p2 = (zext_ln214_62_fu_2595_p1 + trunc_ln700_33_fu_2592_p1);

assign add_ln214_64_fu_2604_p2 = (agg_result_V_0_1_i11_1_reg_4230 + add_ln214_63_fu_2598_p2);

assign add_ln214_65_fu_2628_p2 = (zext_ln214_63_fu_2625_p1 + trunc_ln700_34_fu_2622_p1);

assign add_ln214_66_fu_2634_p2 = (agg_result_V_0_1_i11_2_reg_4240 + add_ln214_65_fu_2628_p2);

assign add_ln214_67_fu_2665_p2 = (zext_ln214_64_fu_2662_p1 + trunc_ln700_35_fu_2659_p1);

assign add_ln214_68_fu_2671_p2 = (agg_result_V_0_1_i11_3_reg_4250 + add_ln214_67_fu_2665_p2);

assign add_ln214_69_fu_2711_p2 = (zext_ln214_65_fu_2708_p1 + trunc_ln700_36_fu_2705_p1);

assign add_ln214_70_fu_2717_p2 = (agg_result_V_0_1_i11_4_reg_4260 + add_ln214_69_fu_2711_p2);

assign add_ln214_71_fu_2741_p2 = (zext_ln214_66_fu_2738_p1 + trunc_ln700_37_fu_2735_p1);

assign add_ln214_72_fu_2747_p2 = (agg_result_V_0_1_i1_reg_4270 + add_ln214_71_fu_2741_p2);

assign add_ln214_73_fu_2778_p2 = (zext_ln214_67_fu_2775_p1 + trunc_ln700_38_fu_2772_p1);

assign add_ln214_74_fu_2784_p2 = (agg_result_V_0_1_i12_1_reg_4280 + add_ln214_73_fu_2778_p2);

assign add_ln214_75_fu_2808_p2 = (zext_ln214_68_fu_2805_p1 + trunc_ln700_39_fu_2802_p1);

assign add_ln214_76_fu_2814_p2 = (agg_result_V_0_1_i12_2_reg_4290 + add_ln214_75_fu_2808_p2);

assign add_ln214_77_fu_2845_p2 = (zext_ln214_69_fu_2842_p1 + trunc_ln700_40_fu_2839_p1);

assign add_ln214_78_fu_2851_p2 = (agg_result_V_0_1_i12_3_reg_4300 + add_ln214_77_fu_2845_p2);

assign add_ln214_79_fu_2875_p2 = (zext_ln214_70_fu_2872_p1 + trunc_ln700_41_fu_2869_p1);

assign add_ln214_80_fu_2881_p2 = (agg_result_V_0_1_i12_4_reg_4310 + add_ln214_79_fu_2875_p2);

assign add_ln214_81_fu_2912_p2 = (zext_ln214_71_fu_2909_p1 + trunc_ln700_42_fu_2906_p1);

assign add_ln214_82_fu_2918_p2 = (agg_result_V_0_1_i12_5_reg_4320 + add_ln214_81_fu_2912_p2);

assign add_ln214_83_fu_2942_p2 = (zext_ln214_72_fu_2939_p1 + trunc_ln700_43_fu_2936_p1);

assign add_ln214_84_fu_2948_p2 = (agg_result_V_0_1_i12_6_reg_4330 + add_ln214_83_fu_2942_p2);

assign add_ln214_85_fu_2980_p2 = (zext_ln214_73_fu_2977_p1 + trunc_ln700_44_fu_2974_p1);

assign add_ln214_86_fu_2986_p2 = (agg_result_V_0_1_i12_7_reg_4340 + add_ln214_85_fu_2980_p2);

assign add_ln214_87_fu_3010_p2 = (zext_ln214_74_fu_3007_p1 + trunc_ln700_45_fu_3004_p1);

assign add_ln214_88_fu_3016_p2 = (agg_result_V_0_1_i12_8_reg_4350 + add_ln214_87_fu_3010_p2);

assign add_ln214_89_fu_3047_p2 = (zext_ln214_75_fu_3044_p1 + trunc_ln700_46_fu_3041_p1);

assign add_ln214_90_fu_3053_p2 = (agg_result_V_0_1_i12_9_reg_4360 + add_ln214_89_fu_3047_p2);

assign add_ln214_91_fu_3077_p2 = (zext_ln214_76_fu_3074_p1 + trunc_ln700_47_fu_3071_p1);

assign add_ln214_92_fu_3083_p2 = (agg_result_V_0_1_i12_reg_4370 + add_ln214_91_fu_3077_p2);

assign add_ln214_93_fu_3114_p2 = (zext_ln214_77_fu_3111_p1 + trunc_ln700_48_fu_3108_p1);

assign add_ln214_94_fu_3120_p2 = (agg_result_V_0_1_i12_10_reg_4380 + add_ln214_93_fu_3114_p2);

assign add_ln214_95_fu_3144_p2 = (zext_ln214_78_fu_3141_p1 + trunc_ln700_49_fu_3138_p1);

assign add_ln214_96_fu_3150_p2 = (agg_result_V_0_1_i12_11_reg_4390 + add_ln214_95_fu_3144_p2);

assign add_ln214_97_fu_3181_p2 = (zext_ln214_79_fu_3178_p1 + trunc_ln700_50_fu_3175_p1);

assign add_ln214_98_fu_3187_p2 = (agg_result_V_0_1_i12_12_reg_4400 + add_ln214_97_fu_3181_p2);

assign add_ln214_99_fu_3211_p2 = (zext_ln214_80_fu_3208_p1 + trunc_ln700_51_fu_3205_p1);

assign add_ln214_fu_2515_p2 = (zext_ln214_60_fu_2512_p1 + trunc_ln700_fu_2509_p1);

assign add_ln700_31_fu_1244_p2 = (zext_ln700_1_fu_1240_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_1_1);

assign add_ln700_32_fu_1290_p2 = (zext_ln700_2_fu_1286_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_2_1);

assign add_ln700_33_fu_1336_p2 = (zext_ln700_3_fu_1332_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_3_1);

assign add_ln700_34_fu_1382_p2 = (zext_ln700_4_fu_1378_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_4_1);

assign add_ln700_35_fu_1428_p2 = (zext_ln700_5_fu_1424_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_6_1);

assign add_ln700_36_fu_1474_p2 = (zext_ln700_6_fu_1470_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_7_1);

assign add_ln700_37_fu_1520_p2 = (zext_ln700_7_fu_1516_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_8_1);

assign add_ln700_38_fu_1566_p2 = (zext_ln700_8_fu_1562_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_9_1);

assign add_ln700_39_fu_1612_p2 = (zext_ln700_9_fu_1608_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_1_2);

assign add_ln700_40_fu_1658_p2 = (zext_ln700_10_fu_1654_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_1_3);

assign add_ln700_41_fu_1704_p2 = (zext_ln700_11_fu_1700_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_1_4);

assign add_ln700_42_fu_1750_p2 = (zext_ln700_12_fu_1746_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_1_5);

assign add_ln700_43_fu_1796_p2 = (zext_ln700_13_fu_1792_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_1_6);

assign add_ln700_44_fu_1842_p2 = (zext_ln700_14_fu_1838_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_1_7);

assign add_ln700_45_fu_1888_p2 = (zext_ln700_15_fu_1884_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_1_8);

assign add_ln700_46_fu_1934_p2 = (zext_ln700_16_fu_1930_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_1_9);

assign add_ln700_47_fu_1980_p2 = (zext_ln700_17_fu_1976_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_1_10);

assign add_ln700_48_fu_2026_p2 = (zext_ln700_18_fu_2022_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_1_11);

assign add_ln700_49_fu_2072_p2 = (zext_ln700_19_fu_2068_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_2_2);

assign add_ln700_50_fu_2118_p2 = (zext_ln700_20_fu_2114_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_2_3);

assign add_ln700_51_fu_2164_p2 = (zext_ln700_21_fu_2160_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_2_4);

assign add_ln700_52_fu_2210_p2 = (zext_ln700_22_fu_2206_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_2_5);

assign add_ln700_53_fu_2256_p2 = (zext_ln700_23_fu_2252_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_2_6);

assign add_ln700_54_fu_2302_p2 = (zext_ln700_24_fu_2298_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_2_7);

assign add_ln700_55_fu_2348_p2 = (zext_ln700_25_fu_2344_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_2_8);

assign add_ln700_56_fu_2394_p2 = (zext_ln700_26_fu_2390_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_2_9);

assign add_ln700_57_fu_2440_p2 = (zext_ln700_27_fu_2436_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_2_10);

assign add_ln700_58_fu_2486_p2 = (zext_ln700_28_fu_2482_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_2_11);

assign add_ln700_fu_1198_p2 = (zext_ln700_fu_1194_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_0_1);

assign agg_result_V_0_1_i11_1_fu_1278_p3 = {{p_Result_2_1_i1_fu_1268_p4}, {p_Result_2_i1186_i_fu_1258_p4}};

assign agg_result_V_0_1_i11_2_fu_1324_p3 = {{p_Result_2_1_i2_fu_1314_p4}, {p_Result_2_i1189_i_fu_1304_p4}};

assign agg_result_V_0_1_i11_3_fu_1370_p3 = {{p_Result_2_1_i3_fu_1360_p4}, {p_Result_2_i1192_i_fu_1350_p4}};

assign agg_result_V_0_1_i11_4_fu_1416_p3 = {{p_Result_2_1_i4_fu_1406_p4}, {p_Result_2_i1195_i_fu_1396_p4}};

assign agg_result_V_0_1_i12_10_fu_1968_p3 = {{p_Result_2_1_i16_fu_1958_p4}, {p_Result_2_i1231_i_fu_1948_p4}};

assign agg_result_V_0_1_i12_11_fu_2014_p3 = {{p_Result_2_1_i17_fu_2004_p4}, {p_Result_2_i1234_i_fu_1994_p4}};

assign agg_result_V_0_1_i12_12_fu_2060_p3 = {{p_Result_2_1_i18_fu_2050_p4}, {p_Result_2_i1237_i_fu_2040_p4}};

assign agg_result_V_0_1_i12_13_fu_2106_p3 = {{p_Result_2_1_i19_fu_2096_p4}, {p_Result_2_i1240_i_fu_2086_p4}};

assign agg_result_V_0_1_i12_14_fu_2152_p3 = {{p_Result_2_1_i20_fu_2142_p4}, {p_Result_2_i1243_i_fu_2132_p4}};

assign agg_result_V_0_1_i12_15_fu_2198_p3 = {{p_Result_2_1_i21_fu_2188_p4}, {p_Result_2_i1246_i_fu_2178_p4}};

assign agg_result_V_0_1_i12_16_fu_2244_p3 = {{p_Result_2_1_i22_fu_2234_p4}, {p_Result_2_i1249_i_fu_2224_p4}};

assign agg_result_V_0_1_i12_17_fu_2290_p3 = {{p_Result_2_1_i23_fu_2280_p4}, {p_Result_2_i1252_i_fu_2270_p4}};

assign agg_result_V_0_1_i12_18_fu_2336_p3 = {{p_Result_2_1_i24_fu_2326_p4}, {p_Result_2_i1255_i_fu_2316_p4}};

assign agg_result_V_0_1_i12_19_fu_2382_p3 = {{p_Result_2_1_i25_fu_2372_p4}, {p_Result_2_i1258_i_fu_2362_p4}};

assign agg_result_V_0_1_i12_1_fu_1508_p3 = {{p_Result_2_1_i6_fu_1498_p4}, {p_Result_2_i1201_i_fu_1488_p4}};

assign agg_result_V_0_1_i12_20_fu_2428_p3 = {{p_Result_2_1_i26_fu_2418_p4}, {p_Result_2_i1261_i_fu_2408_p4}};

assign agg_result_V_0_1_i12_21_fu_2474_p3 = {{p_Result_2_1_i27_fu_2464_p4}, {p_Result_2_i1264_i_fu_2454_p4}};

assign agg_result_V_0_1_i12_2_fu_1554_p3 = {{p_Result_2_1_i7_fu_1544_p4}, {p_Result_2_i1204_i_fu_1534_p4}};

assign agg_result_V_0_1_i12_3_fu_1600_p3 = {{p_Result_2_1_i8_fu_1590_p4}, {p_Result_2_i1207_i_fu_1580_p4}};

assign agg_result_V_0_1_i12_4_fu_1646_p3 = {{p_Result_2_1_i9_fu_1636_p4}, {p_Result_2_i1210_i_fu_1626_p4}};

assign agg_result_V_0_1_i12_5_fu_1692_p3 = {{p_Result_2_1_i10_fu_1682_p4}, {p_Result_2_i1213_i_fu_1672_p4}};

assign agg_result_V_0_1_i12_6_fu_1738_p3 = {{p_Result_2_1_i11_fu_1728_p4}, {p_Result_2_i1216_i_fu_1718_p4}};

assign agg_result_V_0_1_i12_7_fu_1784_p3 = {{p_Result_2_1_i12_fu_1774_p4}, {p_Result_2_i1219_i_fu_1764_p4}};

assign agg_result_V_0_1_i12_8_fu_1830_p3 = {{p_Result_2_1_i13_fu_1820_p4}, {p_Result_2_i1222_i_fu_1810_p4}};

assign agg_result_V_0_1_i12_9_fu_1876_p3 = {{p_Result_2_1_i14_fu_1866_p4}, {p_Result_2_i1225_i_fu_1856_p4}};

assign agg_result_V_0_1_i12_fu_1922_p3 = {{p_Result_2_1_i15_fu_1912_p4}, {p_Result_2_i1228_i_fu_1902_p4}};

assign agg_result_V_0_1_i1_fu_1462_p3 = {{p_Result_2_1_i5_fu_1452_p4}, {p_Result_2_i1198_i_fu_1442_p4}};

assign agg_result_V_0_1_i_fu_1232_p3 = {{p_Result_2_1_i_fu_1222_p4}, {p_Result_2_i1183_i_fu_1212_p4}};

assign agg_result_V_0_1_i_i_fu_1186_p3 = {{trunc_ln647_1_fu_1182_p1}, {p_Result_2_i_i_fu_1172_p4}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_432_p3 == 1'd1) & (dataStreamBuffer0_V_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((tmp_reg_4018 == 1'd1) & (dataStreamBuffer1_V_full_n == 1'b0)) | ((io_acc_block_signal_op440 == 1'b0) & (ap_predicate_op440_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_432_p3 == 1'd1) & (dataStreamBuffer0_V_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((tmp_reg_4018 == 1'd1) & (dataStreamBuffer1_V_full_n == 1'b0)) | ((io_acc_block_signal_op440 == 1'b0) & (ap_predicate_op440_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_432_p3 == 1'd1) & (dataStreamBuffer0_V_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((tmp_reg_4018 == 1'd1) & (dataStreamBuffer1_V_full_n == 1'b0)) | ((io_acc_block_signal_op440 == 1'b0) & (ap_predicate_op440_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_432_p3 == 1'd1) & (dataStreamBuffer0_V_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((tmp_reg_4018 == 1'd1) & (dataStreamBuffer1_V_full_n == 1'b0)) | ((io_acc_block_signal_op440 == 1'b0) & (ap_predicate_op440_write_state2 == 1'b1)));
end

always @ (*) begin
    ap_condition_202 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_cics_firstWord_flag_s_reg_556 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_0_2_reg_568 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_13_reg_722 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_16_reg_755 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_19_reg_788 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_22_reg_821 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_25_reg_854 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_12_reg_601 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_14_reg_887 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_17_reg_920 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_20_reg_953 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_23_reg_986 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_26_reg_1019 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_4_2_reg_634 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_6_2_reg_656 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_8_2_reg_689 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_3_reg_579 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_12_reg_590 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_14_reg_733 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_15_reg_744 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_17_reg_766 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_18_reg_777 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_20_reg_799 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_21_reg_810 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_23_reg_832 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_24_reg_843 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_26_reg_865 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_27_reg_876 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_13_reg_612 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_15_reg_898 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_16_reg_909 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_18_reg_931 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_19_reg_942 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_21_reg_964 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_22_reg_975 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_24_reg_997 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_25_reg_1008 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_27_reg_1030 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_28_reg_1041 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_2_reg_623 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_3_reg_645 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_3_reg_667 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_2_reg_678 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_3_reg_700 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_2_reg_711 = 'bx;

always @ (*) begin
    ap_predicate_op440_write_state2 = ((tmp_reg_4018 == 1'd1) & (cics_firstWord_load_reg_4032 == 1'd1));
end

assign cics_firstWord_load_load_fu_1052_p1 = ap_sig_allocacmp_cics_firstWord_load;

assign dataStreamBuffer1_V_din = tmp44_reg_4022;

assign icmp_ln887_10_fu_3235_p2 = ((trunc_ln647_fu_2500_p1 > 4'd11) ? 1'b1 : 1'b0);

assign icmp_ln887_11_fu_3302_p2 = ((trunc_ln647_fu_2500_p1 > 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln887_12_fu_3369_p2 = ((trunc_ln647_fu_2500_p1 > 4'd13) ? 1'b1 : 1'b0);

assign icmp_ln887_13_fu_3436_p2 = ((trunc_ln647_fu_2500_p1 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln887_1_fu_2585_p2 = ((tmp_36_fu_2576_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln887_2_fu_2652_p2 = ((trunc_ln647_fu_2500_p1 > 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln887_3_fu_2698_p2 = ((tmp_40_fu_2689_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln887_4_fu_2765_p2 = ((trunc_ln647_fu_2500_p1 > 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln887_5_fu_2832_p2 = ((trunc_ln647_fu_2500_p1 > 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln887_6_fu_2899_p2 = ((trunc_ln647_fu_2500_p1 > 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln887_7_fu_3034_p2 = ((trunc_ln647_fu_2500_p1 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln887_8_fu_3101_p2 = ((trunc_ln647_fu_2500_p1 > 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln887_9_fu_3168_p2 = ((trunc_ln647_fu_2500_p1 > 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_2503_p2 = ((trunc_ln647_fu_2500_p1 == 4'd0) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op440 = (subSumFifo_V_sum_V_9_full_n & subSumFifo_V_sum_V_8_full_n & subSumFifo_V_sum_V_7_full_n & subSumFifo_V_sum_V_6_full_n & subSumFifo_V_sum_V_5_full_n & subSumFifo_V_sum_V_4_full_n & subSumFifo_V_sum_V_3_full_n & subSumFifo_V_sum_V_31_full_n & subSumFifo_V_sum_V_30_full_n & subSumFifo_V_sum_V_2_full_n & subSumFifo_V_sum_V_29_full_n & subSumFifo_V_sum_V_28_full_n & subSumFifo_V_sum_V_27_full_n & subSumFifo_V_sum_V_26_full_n & subSumFifo_V_sum_V_25_full_n & subSumFifo_V_sum_V_24_full_n & subSumFifo_V_sum_V_23_full_n & subSumFifo_V_sum_V_22_full_n & subSumFifo_V_sum_V_21_full_n & subSumFifo_V_sum_V_20_full_n & subSumFifo_V_sum_V_1_full_n & subSumFifo_V_sum_V_19_full_n & subSumFifo_V_sum_V_18_full_n & subSumFifo_V_sum_V_17_full_n & subSumFifo_V_sum_V_16_full_n & subSumFifo_V_sum_V_15_full_n & subSumFifo_V_sum_V_14_full_n & subSumFifo_V_sum_V_13_full_n & subSumFifo_V_sum_V_12_full_n & subSumFifo_V_sum_V_11_full_n & subSumFifo_V_sum_V_10_full_n & subSumFifo_V_sum_V_0_full_n);

assign or_ln514_10_fu_3706_p2 = (tmp_66_fu_3503_p3 | ap_phi_mux_cics_ip_sums_sum_V_1_25_phi_fu_858_p4);

assign or_ln514_11_fu_3728_p2 = (tmp_66_fu_3503_p3 | ap_phi_mux_cics_ip_sums_sum_V_2_14_phi_fu_891_p4);

assign or_ln514_12_fu_3750_p2 = (tmp_66_fu_3503_p3 | ap_phi_mux_cics_ip_sums_sum_V_2_17_phi_fu_924_p4);

assign or_ln514_13_fu_3772_p2 = (tmp_66_fu_3503_p3 | ap_phi_mux_cics_ip_sums_sum_V_2_20_phi_fu_957_p4);

assign or_ln514_14_fu_3794_p2 = (tmp_66_fu_3503_p3 | ap_phi_mux_cics_ip_sums_sum_V_2_23_phi_fu_990_p4);

assign or_ln514_15_fu_3816_p2 = (tmp_66_fu_3503_p3 | ap_phi_mux_cics_ip_sums_sum_V_2_26_phi_fu_1023_p4);

assign or_ln514_1_fu_3516_p2 = (tmp_66_fu_3503_p3 | ap_phi_mux_cics_ip_sums_sum_V_0_2_phi_fu_572_p4);

assign or_ln514_2_fu_3538_p2 = (tmp_66_fu_3503_p3 | ap_phi_mux_cics_ip_sums_sum_V_2_12_phi_fu_605_p4);

assign or_ln514_3_fu_3560_p2 = (tmp_66_fu_3503_p3 | ap_phi_mux_cics_ip_sums_sum_V_4_2_phi_fu_638_p4);

assign or_ln514_4_fu_3574_p2 = (tmp_66_fu_3503_p3 | ap_phi_mux_cics_ip_sums_sum_V_6_2_phi_fu_660_p4);

assign or_ln514_5_fu_3596_p2 = (tmp_66_fu_3503_p3 | ap_phi_mux_cics_ip_sums_sum_V_8_2_phi_fu_693_p4);

assign or_ln514_6_fu_3618_p2 = (tmp_66_fu_3503_p3 | ap_phi_mux_cics_ip_sums_sum_V_1_13_phi_fu_726_p4);

assign or_ln514_7_fu_3640_p2 = (tmp_66_fu_3503_p3 | ap_phi_mux_cics_ip_sums_sum_V_1_16_phi_fu_759_p4);

assign or_ln514_8_fu_3662_p2 = (tmp_66_fu_3503_p3 | ap_phi_mux_cics_ip_sums_sum_V_1_19_phi_fu_792_p4);

assign or_ln514_9_fu_3684_p2 = (tmp_66_fu_3503_p3 | ap_phi_mux_cics_ip_sums_sum_V_1_22_phi_fu_825_p4);

assign or_ln514_fu_3510_p2 = (tmp_66_fu_3503_p3 | ap_phi_mux_cics_firstWord_flag_s_phi_fu_560_p4);

assign p_Result_2_1_i10_fu_1682_p4 = {{dataStreamBuffer0_V_dout[199:192]}};

assign p_Result_2_1_i11_fu_1728_p4 = {{dataStreamBuffer0_V_dout[215:208]}};

assign p_Result_2_1_i12_fu_1774_p4 = {{dataStreamBuffer0_V_dout[231:224]}};

assign p_Result_2_1_i13_fu_1820_p4 = {{dataStreamBuffer0_V_dout[247:240]}};

assign p_Result_2_1_i14_fu_1866_p4 = {{dataStreamBuffer0_V_dout[263:256]}};

assign p_Result_2_1_i15_fu_1912_p4 = {{dataStreamBuffer0_V_dout[279:272]}};

assign p_Result_2_1_i16_fu_1958_p4 = {{dataStreamBuffer0_V_dout[295:288]}};

assign p_Result_2_1_i17_fu_2004_p4 = {{dataStreamBuffer0_V_dout[311:304]}};

assign p_Result_2_1_i18_fu_2050_p4 = {{dataStreamBuffer0_V_dout[327:320]}};

assign p_Result_2_1_i19_fu_2096_p4 = {{dataStreamBuffer0_V_dout[343:336]}};

assign p_Result_2_1_i1_fu_1268_p4 = {{dataStreamBuffer0_V_dout[39:32]}};

assign p_Result_2_1_i20_fu_2142_p4 = {{dataStreamBuffer0_V_dout[359:352]}};

assign p_Result_2_1_i21_fu_2188_p4 = {{dataStreamBuffer0_V_dout[375:368]}};

assign p_Result_2_1_i22_fu_2234_p4 = {{dataStreamBuffer0_V_dout[391:384]}};

assign p_Result_2_1_i23_fu_2280_p4 = {{dataStreamBuffer0_V_dout[407:400]}};

assign p_Result_2_1_i24_fu_2326_p4 = {{dataStreamBuffer0_V_dout[423:416]}};

assign p_Result_2_1_i25_fu_2372_p4 = {{dataStreamBuffer0_V_dout[439:432]}};

assign p_Result_2_1_i26_fu_2418_p4 = {{dataStreamBuffer0_V_dout[455:448]}};

assign p_Result_2_1_i27_fu_2464_p4 = {{dataStreamBuffer0_V_dout[471:464]}};

assign p_Result_2_1_i2_fu_1314_p4 = {{dataStreamBuffer0_V_dout[55:48]}};

assign p_Result_2_1_i3_fu_1360_p4 = {{dataStreamBuffer0_V_dout[71:64]}};

assign p_Result_2_1_i4_fu_1406_p4 = {{dataStreamBuffer0_V_dout[103:96]}};

assign p_Result_2_1_i5_fu_1452_p4 = {{dataStreamBuffer0_V_dout[119:112]}};

assign p_Result_2_1_i6_fu_1498_p4 = {{dataStreamBuffer0_V_dout[135:128]}};

assign p_Result_2_1_i7_fu_1544_p4 = {{dataStreamBuffer0_V_dout[151:144]}};

assign p_Result_2_1_i8_fu_1590_p4 = {{dataStreamBuffer0_V_dout[167:160]}};

assign p_Result_2_1_i9_fu_1636_p4 = {{dataStreamBuffer0_V_dout[183:176]}};

assign p_Result_2_1_i_fu_1222_p4 = {{dataStreamBuffer0_V_dout[23:16]}};

assign p_Result_2_i1183_i_fu_1212_p4 = {{dataStreamBuffer0_V_dout[31:24]}};

assign p_Result_2_i1186_i_fu_1258_p4 = {{dataStreamBuffer0_V_dout[47:40]}};

assign p_Result_2_i1189_i_fu_1304_p4 = {{dataStreamBuffer0_V_dout[63:56]}};

assign p_Result_2_i1192_i_fu_1350_p4 = {{dataStreamBuffer0_V_dout[79:72]}};

assign p_Result_2_i1195_i_fu_1396_p4 = {{dataStreamBuffer0_V_dout[111:104]}};

assign p_Result_2_i1198_i_fu_1442_p4 = {{dataStreamBuffer0_V_dout[127:120]}};

assign p_Result_2_i1201_i_fu_1488_p4 = {{dataStreamBuffer0_V_dout[143:136]}};

assign p_Result_2_i1204_i_fu_1534_p4 = {{dataStreamBuffer0_V_dout[159:152]}};

assign p_Result_2_i1207_i_fu_1580_p4 = {{dataStreamBuffer0_V_dout[175:168]}};

assign p_Result_2_i1210_i_fu_1626_p4 = {{dataStreamBuffer0_V_dout[191:184]}};

assign p_Result_2_i1213_i_fu_1672_p4 = {{dataStreamBuffer0_V_dout[207:200]}};

assign p_Result_2_i1216_i_fu_1718_p4 = {{dataStreamBuffer0_V_dout[223:216]}};

assign p_Result_2_i1219_i_fu_1764_p4 = {{dataStreamBuffer0_V_dout[239:232]}};

assign p_Result_2_i1222_i_fu_1810_p4 = {{dataStreamBuffer0_V_dout[255:248]}};

assign p_Result_2_i1225_i_fu_1856_p4 = {{dataStreamBuffer0_V_dout[271:264]}};

assign p_Result_2_i1228_i_fu_1902_p4 = {{dataStreamBuffer0_V_dout[287:280]}};

assign p_Result_2_i1231_i_fu_1948_p4 = {{dataStreamBuffer0_V_dout[303:296]}};

assign p_Result_2_i1234_i_fu_1994_p4 = {{dataStreamBuffer0_V_dout[319:312]}};

assign p_Result_2_i1237_i_fu_2040_p4 = {{dataStreamBuffer0_V_dout[335:328]}};

assign p_Result_2_i1240_i_fu_2086_p4 = {{dataStreamBuffer0_V_dout[351:344]}};

assign p_Result_2_i1243_i_fu_2132_p4 = {{dataStreamBuffer0_V_dout[367:360]}};

assign p_Result_2_i1246_i_fu_2178_p4 = {{dataStreamBuffer0_V_dout[383:376]}};

assign p_Result_2_i1249_i_fu_2224_p4 = {{dataStreamBuffer0_V_dout[399:392]}};

assign p_Result_2_i1252_i_fu_2270_p4 = {{dataStreamBuffer0_V_dout[415:408]}};

assign p_Result_2_i1255_i_fu_2316_p4 = {{dataStreamBuffer0_V_dout[431:424]}};

assign p_Result_2_i1258_i_fu_2362_p4 = {{dataStreamBuffer0_V_dout[447:440]}};

assign p_Result_2_i1261_i_fu_2408_p4 = {{dataStreamBuffer0_V_dout[463:456]}};

assign p_Result_2_i1264_i_fu_2454_p4 = {{dataStreamBuffer0_V_dout[479:472]}};

assign p_Result_2_i_i_fu_1172_p4 = {{dataStreamBuffer0_V_dout[15:8]}};

assign select_ln514_10_fu_3632_p3 = ((tmp_66_fu_3503_p3[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_1_15_phi_fu_748_p4);

assign select_ln514_11_fu_3646_p3 = ((tmp_66_fu_3503_p3[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_1_17_phi_fu_770_p4);

assign select_ln514_12_fu_3654_p3 = ((tmp_66_fu_3503_p3[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_1_18_phi_fu_781_p4);

assign select_ln514_13_fu_3668_p3 = ((tmp_66_fu_3503_p3[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_1_20_phi_fu_803_p4);

assign select_ln514_14_fu_3676_p3 = ((tmp_66_fu_3503_p3[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_1_21_phi_fu_814_p4);

assign select_ln514_15_fu_3690_p3 = ((tmp_66_fu_3503_p3[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_1_23_phi_fu_836_p4);

assign select_ln514_16_fu_3698_p3 = ((tmp_66_fu_3503_p3[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_1_24_phi_fu_847_p4);

assign select_ln514_17_fu_3712_p3 = ((tmp_66_fu_3503_p3[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_1_26_phi_fu_869_p4);

assign select_ln514_18_fu_3720_p3 = ((tmp_66_fu_3503_p3[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_1_27_phi_fu_880_p4);

assign select_ln514_19_fu_3734_p3 = ((tmp_66_fu_3503_p3[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_2_15_phi_fu_902_p4);

assign select_ln514_1_fu_3530_p3 = ((tmp_66_fu_3503_p3[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_1_12_phi_fu_594_p4);

assign select_ln514_20_fu_3742_p3 = ((tmp_66_fu_3503_p3[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_2_16_phi_fu_913_p4);

assign select_ln514_21_fu_3756_p3 = ((tmp_66_fu_3503_p3[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_2_18_phi_fu_935_p4);

assign select_ln514_22_fu_3764_p3 = ((tmp_66_fu_3503_p3[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_2_19_phi_fu_946_p4);

assign select_ln514_23_fu_3778_p3 = ((tmp_66_fu_3503_p3[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_2_21_phi_fu_968_p4);

assign select_ln514_24_fu_3786_p3 = ((tmp_66_fu_3503_p3[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_2_22_phi_fu_979_p4);

assign select_ln514_25_fu_3800_p3 = ((tmp_66_fu_3503_p3[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_2_24_phi_fu_1001_p4);

assign select_ln514_26_fu_3808_p3 = ((tmp_66_fu_3503_p3[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_2_25_phi_fu_1012_p4);

assign select_ln514_27_fu_3822_p3 = ((tmp_66_fu_3503_p3[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_2_27_phi_fu_1034_p4);

assign select_ln514_28_fu_3830_p3 = ((tmp_66_fu_3503_p3[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_2_28_phi_fu_1045_p4);

assign select_ln514_2_fu_3544_p3 = ((tmp_66_fu_3503_p3[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_2_13_phi_fu_616_p4);

assign select_ln514_3_fu_3552_p3 = ((tmp_66_fu_3503_p3[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_627_p4);

assign select_ln514_4_fu_3566_p3 = ((tmp_66_fu_3503_p3[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_4_3_phi_fu_649_p4);

assign select_ln514_5_fu_3580_p3 = ((tmp_66_fu_3503_p3[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_6_3_phi_fu_671_p4);

assign select_ln514_6_fu_3588_p3 = ((tmp_66_fu_3503_p3[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_7_2_phi_fu_682_p4);

assign select_ln514_7_fu_3602_p3 = ((tmp_66_fu_3503_p3[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_8_3_phi_fu_704_p4);

assign select_ln514_8_fu_3610_p3 = ((tmp_66_fu_3503_p3[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_9_2_phi_fu_715_p4);

assign select_ln514_9_fu_3624_p3 = ((tmp_66_fu_3503_p3[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_1_14_phi_fu_737_p4);

assign select_ln514_fu_3522_p3 = ((tmp_66_fu_3503_p3[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_583_p4);

assign subSumFifo_V_sum_V_0_din = ((icmp_ln887_fu_2503_p2[0:0] === 1'b1) ? cics_ip_sums_sum_V_0_1_reg_4036 : zext_ln214_fu_2526_p1);

assign subSumFifo_V_sum_V_10_din = ((icmp_ln887_5_fu_2832_p2[0:0] === 1'b1) ? zext_ln214_38_fu_2856_p1 : cics_ip_sums_sum_V_1_2_reg_4090);

assign subSumFifo_V_sum_V_11_din = ((icmp_ln887_5_fu_2832_p2[0:0] === 1'b1) ? zext_ln214_39_fu_2886_p1 : cics_ip_sums_sum_V_1_3_reg_4096);

assign subSumFifo_V_sum_V_12_din = ((icmp_ln887_6_fu_2899_p2[0:0] === 1'b1) ? zext_ln214_40_fu_2923_p1 : cics_ip_sums_sum_V_1_4_reg_4102);

assign subSumFifo_V_sum_V_13_din = ((icmp_ln887_6_fu_2899_p2[0:0] === 1'b1) ? zext_ln214_41_fu_2953_p1 : cics_ip_sums_sum_V_1_5_reg_4108);

assign subSumFifo_V_sum_V_14_din = ((tmp_49_fu_2966_p3[0:0] === 1'b1) ? zext_ln214_42_fu_2991_p1 : cics_ip_sums_sum_V_1_6_reg_4114);

assign subSumFifo_V_sum_V_15_din = ((tmp_49_fu_2966_p3[0:0] === 1'b1) ? zext_ln214_43_fu_3021_p1 : cics_ip_sums_sum_V_1_7_reg_4120);

assign subSumFifo_V_sum_V_16_din = ((icmp_ln887_7_fu_3034_p2[0:0] === 1'b1) ? zext_ln214_44_fu_3058_p1 : cics_ip_sums_sum_V_1_8_reg_4126);

assign subSumFifo_V_sum_V_17_din = ((icmp_ln887_7_fu_3034_p2[0:0] === 1'b1) ? zext_ln214_45_fu_3088_p1 : cics_ip_sums_sum_V_1_9_reg_4132);

assign subSumFifo_V_sum_V_18_din = ((icmp_ln887_8_fu_3101_p2[0:0] === 1'b1) ? zext_ln214_46_fu_3125_p1 : cics_ip_sums_sum_V_1_10_reg_4138);

assign subSumFifo_V_sum_V_19_din = ((icmp_ln887_8_fu_3101_p2[0:0] === 1'b1) ? zext_ln214_47_fu_3155_p1 : cics_ip_sums_sum_V_1_11_reg_4144);

assign subSumFifo_V_sum_V_1_din = ((icmp_ln887_fu_2503_p2[0:0] === 1'b1) ? cics_ip_sums_sum_V_1_1_reg_4042 : zext_ln214_30_fu_2563_p1);

assign subSumFifo_V_sum_V_20_din = ((icmp_ln887_9_fu_3168_p2[0:0] === 1'b1) ? zext_ln214_48_fu_3192_p1 : cics_ip_sums_sum_V_2_2_reg_4150);

assign subSumFifo_V_sum_V_21_din = ((icmp_ln887_9_fu_3168_p2[0:0] === 1'b1) ? zext_ln214_49_fu_3222_p1 : cics_ip_sums_sum_V_2_3_reg_4156);

assign subSumFifo_V_sum_V_22_din = ((icmp_ln887_10_fu_3235_p2[0:0] === 1'b1) ? zext_ln214_50_fu_3259_p1 : cics_ip_sums_sum_V_2_4_reg_4162);

assign subSumFifo_V_sum_V_23_din = ((icmp_ln887_10_fu_3235_p2[0:0] === 1'b1) ? zext_ln214_51_fu_3289_p1 : cics_ip_sums_sum_V_2_5_reg_4168);

assign subSumFifo_V_sum_V_24_din = ((icmp_ln887_11_fu_3302_p2[0:0] === 1'b1) ? zext_ln214_52_fu_3326_p1 : cics_ip_sums_sum_V_2_6_reg_4174);

assign subSumFifo_V_sum_V_25_din = ((icmp_ln887_11_fu_3302_p2[0:0] === 1'b1) ? zext_ln214_53_fu_3356_p1 : cics_ip_sums_sum_V_2_7_reg_4180);

assign subSumFifo_V_sum_V_26_din = ((icmp_ln887_12_fu_3369_p2[0:0] === 1'b1) ? zext_ln214_54_fu_3393_p1 : cics_ip_sums_sum_V_2_8_reg_4186);

assign subSumFifo_V_sum_V_27_din = ((icmp_ln887_12_fu_3369_p2[0:0] === 1'b1) ? zext_ln214_55_fu_3423_p1 : cics_ip_sums_sum_V_2_9_reg_4192);

assign subSumFifo_V_sum_V_28_din = ((icmp_ln887_13_fu_3436_p2[0:0] === 1'b1) ? zext_ln214_56_fu_3460_p1 : cics_ip_sums_sum_V_2_10_reg_4198);

assign subSumFifo_V_sum_V_29_din = ((icmp_ln887_13_fu_3436_p2[0:0] === 1'b1) ? zext_ln214_57_fu_3490_p1 : cics_ip_sums_sum_V_2_11_reg_4204);

assign subSumFifo_V_sum_V_2_din = ((icmp_ln887_1_fu_2585_p2[0:0] === 1'b1) ? zext_ln214_31_fu_2609_p1 : cics_ip_sums_sum_V_2_1_reg_4048);

assign subSumFifo_V_sum_V_30_din = 17'd0;

assign subSumFifo_V_sum_V_31_din = 17'd0;

assign subSumFifo_V_sum_V_3_din = ((icmp_ln887_1_fu_2585_p2[0:0] === 1'b1) ? zext_ln214_32_fu_2639_p1 : cics_ip_sums_sum_V_3_1_reg_4054);

assign subSumFifo_V_sum_V_4_din = ((icmp_ln887_2_fu_2652_p2[0:0] === 1'b1) ? zext_ln214_33_fu_2676_p1 : cics_ip_sums_sum_V_4_1_reg_4060);

assign subSumFifo_V_sum_V_5_din = 17'd0;

assign subSumFifo_V_sum_V_6_din = ((icmp_ln887_3_fu_2698_p2[0:0] === 1'b1) ? zext_ln214_34_fu_2722_p1 : cics_ip_sums_sum_V_6_1_reg_4066);

assign subSumFifo_V_sum_V_7_din = ((icmp_ln887_3_fu_2698_p2[0:0] === 1'b1) ? zext_ln214_35_fu_2752_p1 : cics_ip_sums_sum_V_7_1_reg_4072);

assign subSumFifo_V_sum_V_8_din = ((icmp_ln887_4_fu_2765_p2[0:0] === 1'b1) ? zext_ln214_36_fu_2789_p1 : cics_ip_sums_sum_V_8_1_reg_4078);

assign subSumFifo_V_sum_V_9_din = ((icmp_ln887_4_fu_2765_p2[0:0] === 1'b1) ? zext_ln214_37_fu_2819_p1 : cics_ip_sums_sum_V_9_1_reg_4084);

assign tmp_36_fu_2576_p4 = {{tmp44_reg_4022[3:1]}};

assign tmp_40_fu_2689_p4 = {{tmp44_reg_4022[3:2]}};

assign tmp_49_fu_2966_p3 = tmp44_reg_4022[32'd3];

assign tmp_66_fu_3503_p3 = tmp44_reg_4022[32'd576];

assign tmp_nbreadreq_fu_432_p3 = dataStreamBuffer0_V_empty_n;

assign tmp_sum_0_V_fu_2537_p3 = ((icmp_ln887_fu_2503_p2[0:0] === 1'b1) ? cics_ip_sums_sum_V_0_1_reg_4036 : zext_ln214_fu_2526_p1);

assign tmp_sum_10_V_fu_2860_p3 = ((icmp_ln887_5_fu_2832_p2[0:0] === 1'b1) ? zext_ln214_38_fu_2856_p1 : cics_ip_sums_sum_V_1_2_reg_4090);

assign tmp_sum_11_V_fu_2890_p3 = ((icmp_ln887_5_fu_2832_p2[0:0] === 1'b1) ? zext_ln214_39_fu_2886_p1 : cics_ip_sums_sum_V_1_3_reg_4096);

assign tmp_sum_12_V_fu_2927_p3 = ((icmp_ln887_6_fu_2899_p2[0:0] === 1'b1) ? zext_ln214_40_fu_2923_p1 : cics_ip_sums_sum_V_1_4_reg_4102);

assign tmp_sum_13_V_fu_2957_p3 = ((icmp_ln887_6_fu_2899_p2[0:0] === 1'b1) ? zext_ln214_41_fu_2953_p1 : cics_ip_sums_sum_V_1_5_reg_4108);

assign tmp_sum_14_V_fu_2995_p3 = ((tmp_49_fu_2966_p3[0:0] === 1'b1) ? zext_ln214_42_fu_2991_p1 : cics_ip_sums_sum_V_1_6_reg_4114);

assign tmp_sum_15_V_fu_3025_p3 = ((tmp_49_fu_2966_p3[0:0] === 1'b1) ? zext_ln214_43_fu_3021_p1 : cics_ip_sums_sum_V_1_7_reg_4120);

assign tmp_sum_16_V_fu_3062_p3 = ((icmp_ln887_7_fu_3034_p2[0:0] === 1'b1) ? zext_ln214_44_fu_3058_p1 : cics_ip_sums_sum_V_1_8_reg_4126);

assign tmp_sum_17_V_fu_3092_p3 = ((icmp_ln887_7_fu_3034_p2[0:0] === 1'b1) ? zext_ln214_45_fu_3088_p1 : cics_ip_sums_sum_V_1_9_reg_4132);

assign tmp_sum_18_V_fu_3129_p3 = ((icmp_ln887_8_fu_3101_p2[0:0] === 1'b1) ? zext_ln214_46_fu_3125_p1 : cics_ip_sums_sum_V_1_10_reg_4138);

assign tmp_sum_19_V_fu_3159_p3 = ((icmp_ln887_8_fu_3101_p2[0:0] === 1'b1) ? zext_ln214_47_fu_3155_p1 : cics_ip_sums_sum_V_1_11_reg_4144);

assign tmp_sum_1_V_fu_2567_p3 = ((icmp_ln887_fu_2503_p2[0:0] === 1'b1) ? cics_ip_sums_sum_V_1_1_reg_4042 : zext_ln214_30_fu_2563_p1);

assign tmp_sum_20_V_fu_3196_p3 = ((icmp_ln887_9_fu_3168_p2[0:0] === 1'b1) ? zext_ln214_48_fu_3192_p1 : cics_ip_sums_sum_V_2_2_reg_4150);

assign tmp_sum_21_V_fu_3226_p3 = ((icmp_ln887_9_fu_3168_p2[0:0] === 1'b1) ? zext_ln214_49_fu_3222_p1 : cics_ip_sums_sum_V_2_3_reg_4156);

assign tmp_sum_22_V_fu_3263_p3 = ((icmp_ln887_10_fu_3235_p2[0:0] === 1'b1) ? zext_ln214_50_fu_3259_p1 : cics_ip_sums_sum_V_2_4_reg_4162);

assign tmp_sum_23_V_fu_3293_p3 = ((icmp_ln887_10_fu_3235_p2[0:0] === 1'b1) ? zext_ln214_51_fu_3289_p1 : cics_ip_sums_sum_V_2_5_reg_4168);

assign tmp_sum_24_V_fu_3330_p3 = ((icmp_ln887_11_fu_3302_p2[0:0] === 1'b1) ? zext_ln214_52_fu_3326_p1 : cics_ip_sums_sum_V_2_6_reg_4174);

assign tmp_sum_25_V_fu_3360_p3 = ((icmp_ln887_11_fu_3302_p2[0:0] === 1'b1) ? zext_ln214_53_fu_3356_p1 : cics_ip_sums_sum_V_2_7_reg_4180);

assign tmp_sum_26_V_fu_3397_p3 = ((icmp_ln887_12_fu_3369_p2[0:0] === 1'b1) ? zext_ln214_54_fu_3393_p1 : cics_ip_sums_sum_V_2_8_reg_4186);

assign tmp_sum_27_V_fu_3427_p3 = ((icmp_ln887_12_fu_3369_p2[0:0] === 1'b1) ? zext_ln214_55_fu_3423_p1 : cics_ip_sums_sum_V_2_9_reg_4192);

assign tmp_sum_28_V_fu_3464_p3 = ((icmp_ln887_13_fu_3436_p2[0:0] === 1'b1) ? zext_ln214_56_fu_3460_p1 : cics_ip_sums_sum_V_2_10_reg_4198);

assign tmp_sum_29_V_fu_3494_p3 = ((icmp_ln887_13_fu_3436_p2[0:0] === 1'b1) ? zext_ln214_57_fu_3490_p1 : cics_ip_sums_sum_V_2_11_reg_4204);

assign tmp_sum_2_V_fu_2613_p3 = ((icmp_ln887_1_fu_2585_p2[0:0] === 1'b1) ? zext_ln214_31_fu_2609_p1 : cics_ip_sums_sum_V_2_1_reg_4048);

assign tmp_sum_3_V_fu_2643_p3 = ((icmp_ln887_1_fu_2585_p2[0:0] === 1'b1) ? zext_ln214_32_fu_2639_p1 : cics_ip_sums_sum_V_3_1_reg_4054);

assign tmp_sum_4_V_fu_2680_p3 = ((icmp_ln887_2_fu_2652_p2[0:0] === 1'b1) ? zext_ln214_33_fu_2676_p1 : cics_ip_sums_sum_V_4_1_reg_4060);

assign tmp_sum_6_V_fu_2726_p3 = ((icmp_ln887_3_fu_2698_p2[0:0] === 1'b1) ? zext_ln214_34_fu_2722_p1 : cics_ip_sums_sum_V_6_1_reg_4066);

assign tmp_sum_7_V_fu_2756_p3 = ((icmp_ln887_3_fu_2698_p2[0:0] === 1'b1) ? zext_ln214_35_fu_2752_p1 : cics_ip_sums_sum_V_7_1_reg_4072);

assign tmp_sum_8_V_fu_2793_p3 = ((icmp_ln887_4_fu_2765_p2[0:0] === 1'b1) ? zext_ln214_36_fu_2789_p1 : cics_ip_sums_sum_V_8_1_reg_4078);

assign tmp_sum_9_V_fu_2823_p3 = ((icmp_ln887_4_fu_2765_p2[0:0] === 1'b1) ? zext_ln214_37_fu_2819_p1 : cics_ip_sums_sum_V_9_1_reg_4084);

assign trunc_ln647_1_fu_1182_p1 = dataStreamBuffer0_V_dout[7:0];

assign trunc_ln647_fu_2500_p1 = tmp44_reg_4022[3:0];

assign trunc_ln700_32_fu_2546_p1 = cics_ip_sums_sum_V_1_1_reg_4042[15:0];

assign trunc_ln700_33_fu_2592_p1 = cics_ip_sums_sum_V_2_1_reg_4048[15:0];

assign trunc_ln700_34_fu_2622_p1 = cics_ip_sums_sum_V_3_1_reg_4054[15:0];

assign trunc_ln700_35_fu_2659_p1 = cics_ip_sums_sum_V_4_1_reg_4060[15:0];

assign trunc_ln700_36_fu_2705_p1 = cics_ip_sums_sum_V_6_1_reg_4066[15:0];

assign trunc_ln700_37_fu_2735_p1 = cics_ip_sums_sum_V_7_1_reg_4072[15:0];

assign trunc_ln700_38_fu_2772_p1 = cics_ip_sums_sum_V_8_1_reg_4078[15:0];

assign trunc_ln700_39_fu_2802_p1 = cics_ip_sums_sum_V_9_1_reg_4084[15:0];

assign trunc_ln700_40_fu_2839_p1 = cics_ip_sums_sum_V_1_2_reg_4090[15:0];

assign trunc_ln700_41_fu_2869_p1 = cics_ip_sums_sum_V_1_3_reg_4096[15:0];

assign trunc_ln700_42_fu_2906_p1 = cics_ip_sums_sum_V_1_4_reg_4102[15:0];

assign trunc_ln700_43_fu_2936_p1 = cics_ip_sums_sum_V_1_5_reg_4108[15:0];

assign trunc_ln700_44_fu_2974_p1 = cics_ip_sums_sum_V_1_6_reg_4114[15:0];

assign trunc_ln700_45_fu_3004_p1 = cics_ip_sums_sum_V_1_7_reg_4120[15:0];

assign trunc_ln700_46_fu_3041_p1 = cics_ip_sums_sum_V_1_8_reg_4126[15:0];

assign trunc_ln700_47_fu_3071_p1 = cics_ip_sums_sum_V_1_9_reg_4132[15:0];

assign trunc_ln700_48_fu_3108_p1 = cics_ip_sums_sum_V_1_10_reg_4138[15:0];

assign trunc_ln700_49_fu_3138_p1 = cics_ip_sums_sum_V_1_11_reg_4144[15:0];

assign trunc_ln700_50_fu_3175_p1 = cics_ip_sums_sum_V_2_2_reg_4150[15:0];

assign trunc_ln700_51_fu_3205_p1 = cics_ip_sums_sum_V_2_3_reg_4156[15:0];

assign trunc_ln700_52_fu_3242_p1 = cics_ip_sums_sum_V_2_4_reg_4162[15:0];

assign trunc_ln700_53_fu_3272_p1 = cics_ip_sums_sum_V_2_5_reg_4168[15:0];

assign trunc_ln700_54_fu_3309_p1 = cics_ip_sums_sum_V_2_6_reg_4174[15:0];

assign trunc_ln700_55_fu_3339_p1 = cics_ip_sums_sum_V_2_7_reg_4180[15:0];

assign trunc_ln700_56_fu_3376_p1 = cics_ip_sums_sum_V_2_8_reg_4186[15:0];

assign trunc_ln700_57_fu_3406_p1 = cics_ip_sums_sum_V_2_9_reg_4192[15:0];

assign trunc_ln700_58_fu_3443_p1 = cics_ip_sums_sum_V_2_10_reg_4198[15:0];

assign trunc_ln700_59_fu_3473_p1 = cics_ip_sums_sum_V_2_11_reg_4204[15:0];

assign trunc_ln700_fu_2509_p1 = cics_ip_sums_sum_V_0_1_reg_4036[15:0];

assign xor_ln887_fu_2530_p2 = (icmp_ln887_fu_2503_p2 ^ 1'd1);

assign zext_ln214_30_fu_2563_p1 = add_ln214_62_fu_2558_p2;

assign zext_ln214_31_fu_2609_p1 = add_ln214_64_fu_2604_p2;

assign zext_ln214_32_fu_2639_p1 = add_ln214_66_fu_2634_p2;

assign zext_ln214_33_fu_2676_p1 = add_ln214_68_fu_2671_p2;

assign zext_ln214_34_fu_2722_p1 = add_ln214_70_fu_2717_p2;

assign zext_ln214_35_fu_2752_p1 = add_ln214_72_fu_2747_p2;

assign zext_ln214_36_fu_2789_p1 = add_ln214_74_fu_2784_p2;

assign zext_ln214_37_fu_2819_p1 = add_ln214_76_fu_2814_p2;

assign zext_ln214_38_fu_2856_p1 = add_ln214_78_fu_2851_p2;

assign zext_ln214_39_fu_2886_p1 = add_ln214_80_fu_2881_p2;

assign zext_ln214_40_fu_2923_p1 = add_ln214_82_fu_2918_p2;

assign zext_ln214_41_fu_2953_p1 = add_ln214_84_fu_2948_p2;

assign zext_ln214_42_fu_2991_p1 = add_ln214_86_fu_2986_p2;

assign zext_ln214_43_fu_3021_p1 = add_ln214_88_fu_3016_p2;

assign zext_ln214_44_fu_3058_p1 = add_ln214_90_fu_3053_p2;

assign zext_ln214_45_fu_3088_p1 = add_ln214_92_fu_3083_p2;

assign zext_ln214_46_fu_3125_p1 = add_ln214_94_fu_3120_p2;

assign zext_ln214_47_fu_3155_p1 = add_ln214_96_fu_3150_p2;

assign zext_ln214_48_fu_3192_p1 = add_ln214_98_fu_3187_p2;

assign zext_ln214_49_fu_3222_p1 = add_ln214_100_fu_3217_p2;

assign zext_ln214_50_fu_3259_p1 = add_ln214_102_fu_3254_p2;

assign zext_ln214_51_fu_3289_p1 = add_ln214_104_fu_3284_p2;

assign zext_ln214_52_fu_3326_p1 = add_ln214_106_fu_3321_p2;

assign zext_ln214_53_fu_3356_p1 = add_ln214_108_fu_3351_p2;

assign zext_ln214_54_fu_3393_p1 = add_ln214_110_fu_3388_p2;

assign zext_ln214_55_fu_3423_p1 = add_ln214_112_fu_3418_p2;

assign zext_ln214_56_fu_3460_p1 = add_ln214_114_fu_3455_p2;

assign zext_ln214_57_fu_3490_p1 = add_ln214_116_fu_3485_p2;

assign zext_ln214_60_fu_2512_p1 = tmp_34_reg_4215;

assign zext_ln214_61_fu_2549_p1 = tmp_35_reg_4225;

assign zext_ln214_62_fu_2595_p1 = tmp_37_reg_4235;

assign zext_ln214_63_fu_2625_p1 = tmp_38_reg_4245;

assign zext_ln214_64_fu_2662_p1 = tmp_39_reg_4255;

assign zext_ln214_65_fu_2708_p1 = tmp_41_reg_4265;

assign zext_ln214_66_fu_2738_p1 = tmp_42_reg_4275;

assign zext_ln214_67_fu_2775_p1 = tmp_43_reg_4285;

assign zext_ln214_68_fu_2805_p1 = tmp_44_reg_4295;

assign zext_ln214_69_fu_2842_p1 = tmp_45_reg_4305;

assign zext_ln214_70_fu_2872_p1 = tmp_46_reg_4315;

assign zext_ln214_71_fu_2909_p1 = tmp_47_reg_4325;

assign zext_ln214_72_fu_2939_p1 = tmp_48_reg_4335;

assign zext_ln214_73_fu_2977_p1 = tmp_50_reg_4345;

assign zext_ln214_74_fu_3007_p1 = tmp_51_reg_4355;

assign zext_ln214_75_fu_3044_p1 = tmp_52_reg_4365;

assign zext_ln214_76_fu_3074_p1 = tmp_53_reg_4375;

assign zext_ln214_77_fu_3111_p1 = tmp_54_reg_4385;

assign zext_ln214_78_fu_3141_p1 = tmp_55_reg_4395;

assign zext_ln214_79_fu_3178_p1 = tmp_56_reg_4405;

assign zext_ln214_80_fu_3208_p1 = tmp_57_reg_4415;

assign zext_ln214_81_fu_3245_p1 = tmp_58_reg_4425;

assign zext_ln214_82_fu_3275_p1 = tmp_59_reg_4435;

assign zext_ln214_83_fu_3312_p1 = tmp_60_reg_4445;

assign zext_ln214_84_fu_3342_p1 = tmp_61_reg_4455;

assign zext_ln214_85_fu_3379_p1 = tmp_62_reg_4465;

assign zext_ln214_86_fu_3409_p1 = tmp_63_reg_4475;

assign zext_ln214_87_fu_3446_p1 = tmp_64_reg_4485;

assign zext_ln214_88_fu_3476_p1 = tmp_65_reg_4495;

assign zext_ln214_fu_2526_p1 = add_ln214_60_fu_2521_p2;

assign zext_ln700_10_fu_1654_p1 = agg_result_V_0_1_i12_4_fu_1646_p3;

assign zext_ln700_11_fu_1700_p1 = agg_result_V_0_1_i12_5_fu_1692_p3;

assign zext_ln700_12_fu_1746_p1 = agg_result_V_0_1_i12_6_fu_1738_p3;

assign zext_ln700_13_fu_1792_p1 = agg_result_V_0_1_i12_7_fu_1784_p3;

assign zext_ln700_14_fu_1838_p1 = agg_result_V_0_1_i12_8_fu_1830_p3;

assign zext_ln700_15_fu_1884_p1 = agg_result_V_0_1_i12_9_fu_1876_p3;

assign zext_ln700_16_fu_1930_p1 = agg_result_V_0_1_i12_fu_1922_p3;

assign zext_ln700_17_fu_1976_p1 = agg_result_V_0_1_i12_10_fu_1968_p3;

assign zext_ln700_18_fu_2022_p1 = agg_result_V_0_1_i12_11_fu_2014_p3;

assign zext_ln700_19_fu_2068_p1 = agg_result_V_0_1_i12_12_fu_2060_p3;

assign zext_ln700_1_fu_1240_p1 = agg_result_V_0_1_i_fu_1232_p3;

assign zext_ln700_20_fu_2114_p1 = agg_result_V_0_1_i12_13_fu_2106_p3;

assign zext_ln700_21_fu_2160_p1 = agg_result_V_0_1_i12_14_fu_2152_p3;

assign zext_ln700_22_fu_2206_p1 = agg_result_V_0_1_i12_15_fu_2198_p3;

assign zext_ln700_23_fu_2252_p1 = agg_result_V_0_1_i12_16_fu_2244_p3;

assign zext_ln700_24_fu_2298_p1 = agg_result_V_0_1_i12_17_fu_2290_p3;

assign zext_ln700_25_fu_2344_p1 = agg_result_V_0_1_i12_18_fu_2336_p3;

assign zext_ln700_26_fu_2390_p1 = agg_result_V_0_1_i12_19_fu_2382_p3;

assign zext_ln700_27_fu_2436_p1 = agg_result_V_0_1_i12_20_fu_2428_p3;

assign zext_ln700_28_fu_2482_p1 = agg_result_V_0_1_i12_21_fu_2474_p3;

assign zext_ln700_2_fu_1286_p1 = agg_result_V_0_1_i11_1_fu_1278_p3;

assign zext_ln700_3_fu_1332_p1 = agg_result_V_0_1_i11_2_fu_1324_p3;

assign zext_ln700_4_fu_1378_p1 = agg_result_V_0_1_i11_3_fu_1370_p3;

assign zext_ln700_5_fu_1424_p1 = agg_result_V_0_1_i11_4_fu_1416_p3;

assign zext_ln700_6_fu_1470_p1 = agg_result_V_0_1_i1_fu_1462_p3;

assign zext_ln700_7_fu_1516_p1 = agg_result_V_0_1_i12_1_fu_1508_p3;

assign zext_ln700_8_fu_1562_p1 = agg_result_V_0_1_i12_2_fu_1554_p3;

assign zext_ln700_9_fu_1608_p1 = agg_result_V_0_1_i12_3_fu_1600_p3;

assign zext_ln700_fu_1194_p1 = agg_result_V_0_1_i_i_fu_1186_p3;

endmodule //mac_compute_ipv4_che
