// Seed: 3360951393
module module_0 ();
  id_1 :
  assert property (@(posedge 1) 1'b0)
  else $clog2(36);
  ;
  logic [7:0] id_2;
  assign id_2[1] = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd36
) (
    _id_1,
    id_2,
    id_3
);
  output wire id_3;
  module_0 modCall_1 ();
  output wire id_2;
  input wire _id_1;
  parameter [id_1 : id_1  #  (
      .  id_1(  1  ),
      .  id_1(  -1 'b0 ),
      .  id_1(  1  ),
      .  id_1(  -1  ==  {  -1 'h0 {  -1  ==  -1 'b0 }  }  )
)] id_4 = 1;
endmodule
