# Generated by vmake version 10.7

# Define path to each library
LIB_ECP5U = f:/lscc/diamond/3.11_x64/ispfpga/vhdl/data/ecp5u/mti/ecp5u
LIB_STD = f:/modeltech64_10.7/win64/../std
LIB_IEEE = f:/modeltech64_10.7/win64/../ieee
LIB_UNISIM = f:/Xilinx/14.7/ISE_DS/EDK/unisim
LIB_WORK = hdl4fpga
LIB_HDL4FPGA = hdl4fpga

# Define path to each design unit
ECP5U__components = $(LIB_ECP5U)/_lib.qdb
IEEE__std_logic_arith = $(LIB_IEEE)/_lib.qdb
IEEE__std_logic_unsigned = $(LIB_IEEE)/_lib.qdb
STD__textio = $(LIB_STD)/_lib.qdb
IEEE__std_logic_1164 = $(LIB_IEEE)/_lib.qdb
IEEE__numeric_std = $(LIB_IEEE)/_lib.qdb
IEEE__std_logic_textio = $(LIB_IEEE)/_lib.qdb
UNISIM__vcomponents = $(LIB_UNISIM)/_lib.qdb
HDL4FPGA__xcs3_ddrphy__xnlx = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__xcs3_ddrphy = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__xcs3_ddrdqphy__xlnx = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__xcs3_ddrdqphy = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__xcs3_ddrbaphy__xlnx = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__xcs3_ddrbaphy = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__videopkg__body = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__videopkg = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__videobox_layout__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__videobox_layout = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__videobox__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__videobox = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__video_sync__mix = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__video_sync = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__vga2dvid__behavioral = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__vga2dvid = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__udp_tx__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__udp_tx = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__udp_rx__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__udp_rx = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__udp4_tx__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__udp4_tx = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__uart_tx__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__uart_tx = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__uart_rx__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__uart_rx = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__tmds_encoder__behavioral = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__tmds_encoder = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__timer__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__timer = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__std__body = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__std = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__sio_udp__struct = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__sio_udp = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__sio_sin__beh = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__sio_sin = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__sio_rgtr__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__sio_rgtr = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__sio_ram__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__sio_ram = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__sio_pack__beh = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__sio_pack = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__sio_mux__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__sio_mux = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__sio_flowtx__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__sio_flowtx = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__sio_flowrx__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__sio_flowrx = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__sio_dmactlr__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__sio_dmactlr = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__sio_dayudp__beh = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__sio_dayudp = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__sio_dayahdlc__beh = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__sio_dayahdlc = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__sio_buffer__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__sio_buffer = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__sio_ahdlc__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__sio_ahdlc = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__sff__xilinx = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__sff = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__serdes__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__serdes = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__sdrphy__ecp = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__sdrphy = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__sdrdqphy__ecp = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__sdrdqphy = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__sdrbaphy__ecp = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__sdrbaphy = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__rom__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__rom = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__pgm_delay__mix = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__pgm_delay = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__omdr__beh = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__omdr = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__modeline_calculator__body = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__modeline_calculator = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__mii_siosrv__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__mii_siosrv = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__mii_sio__beh = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__mii_sio = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__mii_rxpre__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__mii_rxpre = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__mii_romcmp__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__mii_romcmp = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__mii_rom__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__mii_rom = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__mii_ramcmp__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__mii_ramcmp = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__mii_ram__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__mii_ram = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__mii_muxcmp__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__mii_muxcmp = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__mii_mux__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__mii_mux = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__mii_latency__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__mii_latency = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__mii_ipoe__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__mii_ipoe = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__mii_display__struct = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__mii_display = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__mii_des__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__mii_des = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__mii_demosrv__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__mii_demosrv = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__mii_debug__struct = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__mii_debug = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__mii_cmp__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__mii_cmp = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__mii_1chksum__beh = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__mii_1chksum = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__ipv4_tx__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__ipv4_tx = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__ipv4_rx__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__ipv4_rx = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__ipoepkg = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__iofifo__mix = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__iofifo = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__icmprqst_rx__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__icmprqst_rx = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__icmprply_tx__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__icmprply_tx = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__graphics__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__graphics = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__grant__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__grant = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__fifo__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__fifo = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__ff__xilinx = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__ff = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__ethpkg__body = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__ethpkg = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__eth_tx__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__eth_tx = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__eth_rx__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__eth_rx = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__eth_dll__mix = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__eth_dll = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__eth_crc32__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__eth_crc32 = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__draw_vline__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__draw_vline = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__draw_line__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__draw_line = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__dpram__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__dpram = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__dmatrans__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__dmatrans = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__dmactlr__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__dmactlr = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__dhcp_rx__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__dhcp_rx = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__dhcp_offer__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__dhcp_offer = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__dhcp_dscb__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__dhcp_dscb = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__dfsdcm__spartan3 = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__dfsdcm = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__dfs__xilinx = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__dfs = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__desser__mux = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__desser = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__ddrto__spartan3 = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__ddrto = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__ddro__spartan3 = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__ddro = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__ddrdma__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__ddrdma = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__ddr_wrfifo__struct = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__ddr_wrfifo = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__ddr_timer__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__ddr_timer = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__ddr_sch__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__ddr_sch = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__ddr_rdfifo__struct = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__ddr_rdfifo = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__ddr_ph__slr = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__ddr_ph = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__ddr_pgm__registered = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__ddr_pgm = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__ddr_param__body = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__ddr_param = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__ddr_mpu__arch = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__ddr_mpu = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__ddr_init__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__ddr_init = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__ddr_db__body = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__ddr_db = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__ddr_ctlr__mix = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__ddr_ctlr = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__dbram__xilinx = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__dbram = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__crc__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__crc = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__cp850x8x8x128to255 = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__cp850x8x8x0to127 = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__cp850x8x16x128to255 = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__cp850x8x16x0to127 = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__cntrcs__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__cntrcs = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__cgafonts__body = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__cgafonts = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__cga_rom__beh = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__cga_rom = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__cga_adapter__struct = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__cga_adapter = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__box_edges__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__box_edges = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__bcdfonts = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__barrel__beh = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__barrel = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__arp_tx__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__arp_tx = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__arp_rx__def = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__arp_rx = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__arbiter__mix = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__arbiter = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__align__arch = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__align = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__aff__xilinx = $(LIB_HDL4FPGA)/_lib.qdb
HDL4FPGA__aff = $(LIB_HDL4FPGA)/_lib.qdb
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library : $(LIB_HDL4FPGA)/_lib.qdb

$(LIB_HDL4FPGA)/_lib.qdb : F:/hdl4fpga.work/library/common/align.vhd \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(HDL4FPGA__std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/common/arbiter.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/mii/arp_rx.vhd \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio) F:/hdl4fpga.work/library/mii/arp_tx.vhd \
		$(HDL4FPGA__mii_mux) \
		$(HDL4FPGA__mii_rom) \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/common/barrel.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/video/fonts/bcdfonts.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/video/cga_adapter.vhd \
		$(HDL4FPGA__cga_rom) \
		$(HDL4FPGA__align) \
		$(HDL4FPGA__dpram) \
		$(HDL4FPGA__bcdfonts) \
		$(HDL4FPGA__cp850x8x16x128to255) \
		$(HDL4FPGA__cp850x8x16x0to127) \
		$(HDL4FPGA__cp850x8x8x128to255) \
		$(HDL4FPGA__cp850x8x8x0to127) \
		$(HDL4FPGA__cgafonts) \
		$(HDL4FPGA__modeline_calculator) \
		$(HDL4FPGA__videopkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/video/cga_rom.vhd \
		$(HDL4FPGA__align) \
		$(HDL4FPGA__rom) \
		$(HDL4FPGA__bcdfonts) \
		$(HDL4FPGA__cp850x8x16x128to255) \
		$(HDL4FPGA__cp850x8x16x0to127) \
		$(HDL4FPGA__cp850x8x8x128to255) \
		$(HDL4FPGA__cp850x8x8x0to127) \
		$(HDL4FPGA__cgafonts) \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(HDL4FPGA__std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/video/cgafonts.vhd \
		$(HDL4FPGA__bcdfonts) \
		$(HDL4FPGA__cp850x8x16x128to255) \
		$(HDL4FPGA__cp850x8x16x0to127) \
		$(HDL4FPGA__cp850x8x8x128to255) \
		$(HDL4FPGA__cp850x8x8x0to127) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/common/cntrcs.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/video/fonts/cp850x8x16x0to127.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/video/fonts/cp850x8x16x128to255.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/video/fonts/cp850x8x8x0to127.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/video/fonts/cp850x8x8x128to255.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/common/crc.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/xilinx/dbram.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__vcomponents) F:/hdl4fpga.work/library/ddr/ddr_ctlr.vhd \
		$(HDL4FPGA__ddr_wrfifo) \
		$(HDL4FPGA__barrel) \
		$(HDL4FPGA__ddr_rdfifo) \
		$(HDL4FPGA__ddr_sch) \
		$(HDL4FPGA__ddr_mpu) \
		$(HDL4FPGA__ddr_pgm) \
		$(HDL4FPGA__ddr_init) \
		$(HDL4FPGA__ddr_param) \
		$(HDL4FPGA__ddr_db) \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio) \
		$(HDL4FPGA__std) F:/hdl4fpga.work/library/ddr/ddr_db.vhd \
		$(HDL4FPGA__std) \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio) F:/hdl4fpga.work/library/ddr/ddr_init.vhd \
		$(HDL4FPGA__ddr_timer) \
		$(HDL4FPGA__ddr_db) \
		$(HDL4FPGA__ddr_param) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/ddr/ddr_mpu.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/ddr/ddr_param.vhd \
		$(HDL4FPGA__ddr_db) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/ddr/ddr_pgm.vhd \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio) \
		$(HDL4FPGA__std) F:/hdl4fpga.work/library/ddr/ddr_ph.vhd \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio) \
		$(HDL4FPGA__std) F:/hdl4fpga.work/library/ddr/ddr_rdfifo.vhd \
		$(HDL4FPGA__iofifo) \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio) \
		$(HDL4FPGA__std) F:/hdl4fpga.work/library/ddr/ddr_sch.vhd \
		$(HDL4FPGA__ddr_ph) \
		$(HDL4FPGA__ddr_db) \
		$(HDL4FPGA__ddr_param) \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio) \
		$(HDL4FPGA__std) F:/hdl4fpga.work/library/ddr/ddr_timer.vhd \
		$(HDL4FPGA__timer) \
		$(HDL4FPGA__ddr_db) \
		$(HDL4FPGA__ddr_param) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/ddr/ddr_wrfifo.vhd \
		$(HDL4FPGA__iofifo) \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio) \
		$(HDL4FPGA__std) F:/hdl4fpga.work/library/ddr/ddrdma.vhd \
		$(HDL4FPGA__cntrcs) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/xilinx/spartan3/ddro.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__vcomponents) F:/hdl4fpga.work/library/common/desser.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/xilinx/dfs.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/xilinx/dfsdcm.vhd \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(HDL4FPGA__std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__vcomponents) F:/hdl4fpga.work/library/mii/dhcp_dscb.vhd \
		$(HDL4FPGA__mii_rom) \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/mii/dhcp_offer.vhd \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/mii/dhcp_rx.vhd \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/ddr/dmactlr.vhd \
		$(HDL4FPGA__ddr_param) \
		$(HDL4FPGA__ddr_db) \
		$(HDL4FPGA__dmatrans) \
		$(HDL4FPGA__dpram) \
		$(HDL4FPGA__grant) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/ddr/dmatrans.vhd \
		$(HDL4FPGA__ddrdma) \
		$(HDL4FPGA__align) \
		$(HDL4FPGA__ddr_param) \
		$(HDL4FPGA__ddr_db) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/common/dpram.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/mii/eth_crc32.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/mii/eth_dll.vhd \
		$(HDL4FPGA__eth_crc32) \
		$(HDL4FPGA__align) \
		$(HDL4FPGA__mii_rom) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/mii/eth_rx.vhd \
		$(HDL4FPGA__mii_muxcmp) \
		$(HDL4FPGA__eth_crc32) \
		$(HDL4FPGA__mii_rxpre) \
		$(HDL4FPGA__ethpkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio) F:/hdl4fpga.work/library/mii/eth_tx.vhd \
		$(HDL4FPGA__eth_dll) \
		$(HDL4FPGA__align) \
		$(HDL4FPGA__mii_mux) \
		$(HDL4FPGA__ethpkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio) F:/hdl4fpga.work/library/mii/ethpkg.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/common/fifo.vhd \
		$(HDL4FPGA__align) \
		$(HDL4FPGA__dpram) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/common/grant.vhd \
		$(HDL4FPGA__arbiter) \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(HDL4FPGA__std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/video/graphics.vhd \
		$(HDL4FPGA__fifo) \
		$(HDL4FPGA__modeline_calculator) \
		$(HDL4FPGA__videopkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/mii/icmprply_tx.vhd \
		$(HDL4FPGA__mii_mux) \
		$(HDL4FPGA__mii_latency) \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/mii/icmprqst_rx.vhd \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/ddr/ddr_iofifo.vhd \
		$(HDL4FPGA__dbram) \
		$(HDL4FPGA__sff) \
		$(HDL4FPGA__aff) \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio) \
		$(HDL4FPGA__std) F:/hdl4fpga.work/library/mii/ipoepkg.vhd \
		$(HDL4FPGA__ethpkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/mii/ipv4_rx.vhd \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/mii/ipv4_tx.vhd \
		$(HDL4FPGA__mii_1chksum) \
		$(HDL4FPGA__mii_latency) \
		$(HDL4FPGA__mii_mux) \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio) F:/hdl4fpga.work/library/mii/mii_1chksum.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/mii/mii_cmp.vhd \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(HDL4FPGA__std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/mii/mii_debug.vhd \
		$(HDL4FPGA__mii_display) \
		$(HDL4FPGA__mii_ipoe) \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(HDL4FPGA__mii_demosrv) \
		$(HDL4FPGA__bcdfonts) \
		$(HDL4FPGA__cp850x8x16x128to255) \
		$(HDL4FPGA__cp850x8x16x0to127) \
		$(HDL4FPGA__cp850x8x8x128to255) \
		$(HDL4FPGA__cp850x8x8x0to127) \
		$(HDL4FPGA__cgafonts) \
		$(HDL4FPGA__modeline_calculator) \
		$(HDL4FPGA__videopkg) \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(HDL4FPGA__std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/mii/mii_demosrv.vhd \
		$(HDL4FPGA__mii_rom) \
		$(HDL4FPGA__mii_romcmp) \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/mii/mii_des.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/mii/mii_display.vhd \
		$(HDL4FPGA__cga_adapter) \
		$(HDL4FPGA__serdes) \
		$(HDL4FPGA__video_sync) \
		$(HDL4FPGA__modeline_calculator) \
		$(HDL4FPGA__videopkg) \
		$(HDL4FPGA__bcdfonts) \
		$(HDL4FPGA__cp850x8x16x128to255) \
		$(HDL4FPGA__cp850x8x16x0to127) \
		$(HDL4FPGA__cp850x8x8x128to255) \
		$(HDL4FPGA__cp850x8x8x0to127) \
		$(HDL4FPGA__cgafonts) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio) F:/hdl4fpga.work/library/mii/mii_ipoe.vhd \
		$(HDL4FPGA__dhcp_rx) \
		$(HDL4FPGA__dhcp_dscb) \
		$(HDL4FPGA__udp_tx) \
		$(HDL4FPGA__udp_rx) \
		$(HDL4FPGA__icmprply_tx) \
		$(HDL4FPGA__mii_ram) \
		$(HDL4FPGA__icmprqst_rx) \
		$(HDL4FPGA__ipv4_tx) \
		$(HDL4FPGA__mii_muxcmp) \
		$(HDL4FPGA__ipv4_rx) \
		$(HDL4FPGA__arp_tx) \
		$(HDL4FPGA__arp_rx) \
		$(HDL4FPGA__eth_tx) \
		$(HDL4FPGA__mii_des) \
		$(HDL4FPGA__mii_romcmp) \
		$(HDL4FPGA__eth_rx) \
		$(HDL4FPGA__arbiter) \
		$(HDL4FPGA__fifo) \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/mii/mii_latency.vhd \
		$(HDL4FPGA__align) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/mii/mii_mux.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/mii/mii_muxcmp.vhd \
		$(HDL4FPGA__mii_cmp) \
		$(HDL4FPGA__mii_mux) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/mii/mii_ram.vhd \
		$(HDL4FPGA__dpram) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/mii/mii_ramcmp.vhd \
		$(HDL4FPGA__mii_ram) \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(HDL4FPGA__std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/mii/mii_rom.vhd \
		$(HDL4FPGA__rom) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/mii/mii_romcmp.vhd \
		$(HDL4FPGA__mii_cmp) \
		$(HDL4FPGA__mii_rom) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/mii/mii_rxpre.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/sio/mii_sio.vhd \
		$(HDL4FPGA__mii_latency) \
		$(HDL4FPGA__mii_mux) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/sio/mii_siosrv.vhd \
		$(HDL4FPGA__mii_mux) \
		$(HDL4FPGA__mii_latency) \
		$(HDL4FPGA__arbiter) \
		$(HDL4FPGA__mii_romcmp) \
		$(HDL4FPGA__sio_rgtr) \
		$(HDL4FPGA__sio_sin) \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/video/modeline_calculator.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/xilinx/omdr.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__vcomponents) F:/hdl4fpga.work/library/xilinx/pgm_delay.vhd \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(HDL4FPGA__std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__vcomponents) F:/hdl4fpga.work/library/common/rom.vhd \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio) \
		$(HDL4FPGA__std) F:/hdl4fpga.work/library/latticesemi/sdrbaphy.vhd \
		$(IEEE__std_logic_arith) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(ECP5U__components) F:/hdl4fpga.work/library/latticesemi/sdrdqphy.vhd \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_arith) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(ECP5U__components) F:/hdl4fpga.work/library/latticesemi/sdrphy.vhd \
		$(HDL4FPGA__align) \
		$(HDL4FPGA__sdrdqphy) \
		$(HDL4FPGA__sdrbaphy) \
		$(IEEE__std_logic_arith) \
		$(ECP5U__components) \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio) \
		$(HDL4FPGA__std) F:/hdl4fpga.work/library/common/serdes.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/xilinx/ff.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__vcomponents) F:/hdl4fpga.work/library/sio/sio_ahdlc.vhd \
		$(HDL4FPGA__ahdlc_tx) \
		$(HDL4FPGA__arbiter) \
		$(HDL4FPGA__sio_buffer) \
		$(HDL4FPGA__sio_flowtx) \
		$(HDL4FPGA__sio_flowrx) \
		$(HDL4FPGA__align) \
		$(HDL4FPGA__crc) \
		$(HDL4FPGA__ahdlc_rx) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/sio/sio_buffer.vhd \
		$(HDL4FPGA__dpram) \
		$(HDL4FPGA__serdes) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/sio/sio_dayahdlc.vhd \
		$(HDL4FPGA__sio_ahdlc) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/sio/sio_dayudp.vhd \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(HDL4FPGA__sio_udp) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/sio/sio_dmactlr.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/sio/sio_flowrx.vhd \
		$(HDL4FPGA__sio_rgtr) \
		$(HDL4FPGA__sio_sin) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/sio/sio_flowtx.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(HDL4FPGA__sio_mux) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/sio/sio_mux.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/sio/sio_pack.vhd \
		$(HDL4FPGA__sio_mux) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/sio/sio_ram.vhd \
		$(HDL4FPGA__dpram) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/sio/sio_rgtr.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/sio/sio_sin.vhd \
		$(HDL4FPGA__serdes) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/sio/sio_udp.vhd \
		$(HDL4FPGA__desser) \
		$(HDL4FPGA__sio_sin) \
		$(HDL4FPGA__dpram) \
		$(HDL4FPGA__serdes) \
		$(HDL4FPGA__mii_sio) \
		$(HDL4FPGA__mii_siosrv) \
		$(HDL4FPGA__mii_ipoe) \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/common/std.vhd \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio) F:/hdl4fpga.work/library/common/timer.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/video/tmds_encoder.vhd \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_unsigned) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/uart/uart_rx.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/uart/uart_tx.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/mii/udp_rx.vhd \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/mii/udp_tx.vhd \
		$(HDL4FPGA__mii_latency) \
		$(HDL4FPGA__mii_mux) \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio) F:/hdl4fpga.work/library/video/vga2dvid.vhd \
		$(HDL4FPGA__tmds_encoder) \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(HDL4FPGA__std) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/video/video.vhd \
		$(HDL4FPGA__rom) \
		$(HDL4FPGA__modeline_calculator) \
		$(HDL4FPGA__videopkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/video/videopkg.vhd \
		$(HDL4FPGA__modeline_calculator) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/xilinx/xcs3_ddrbaphy.vhd \
		$(IEEE__numeric_std) \
		$(HDL4FPGA__omdr) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) F:/hdl4fpga.work/library/xilinx/xcs3_ddrdqphy.vhd \
		$(HDL4FPGA__ddro) \
		$(HDL4FPGA__ddrto) \
		$(UNISIM__vcomponents) \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio) \
		$(HDL4FPGA__std) F:/hdl4fpga.work/library/xilinx/xcs3_ddrphy.vhd \
		$(HDL4FPGA__pgm_delay) \
		$(HDL4FPGA__xcs3_ddrdqphy) \
		$(HDL4FPGA__xcs3_ddrbaphy) \
		$(HDL4FPGA__ddro) \
		$(UNISIM__vcomponents) \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio) \
		$(HDL4FPGA__std)
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/common/align.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/common/arbiter.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/mii/arp_rx.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/mii/arp_tx.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/common/barrel.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/video/fonts/bcdfonts.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/video/cga_adapter.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/video/cga_rom.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/video/cgafonts.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/common/cntrcs.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/video/fonts/cp850x8x16x0to127.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/video/fonts/cp850x8x16x128to255.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/video/fonts/cp850x8x8x0to127.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/video/fonts/cp850x8x8x128to255.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/common/crc.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/xilinx/dbram.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/ddr/ddr_ctlr.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/ddr/ddr_db.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/ddr/ddr_init.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/ddr/ddr_mpu.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/ddr/ddr_param.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/ddr/ddr_pgm.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/ddr/ddr_ph.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/ddr/ddr_rdfifo.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/ddr/ddr_sch.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/ddr/ddr_timer.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/ddr/ddr_wrfifo.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/ddr/ddrdma.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/xilinx/spartan3/ddro.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/common/desser.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/xilinx/dfs.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/xilinx/dfsdcm.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/mii/dhcp_dscb.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/mii/dhcp_offer.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/mii/dhcp_rx.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/ddr/dmactlr.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/ddr/dmatrans.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/common/dpram.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/mii/eth_crc32.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/mii/eth_dll.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/mii/eth_rx.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/mii/eth_tx.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/mii/ethpkg.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/common/fifo.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/common/grant.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/video/graphics.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/mii/icmprply_tx.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/mii/icmprqst_rx.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/ddr/ddr_iofifo.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/mii/ipoepkg.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/mii/ipv4_rx.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/mii/ipv4_tx.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/mii/mii_1chksum.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/mii/mii_cmp.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/mii/mii_debug.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/mii/mii_demosrv.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/mii/mii_des.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/mii/mii_display.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/mii/mii_ipoe.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/mii/mii_latency.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/mii/mii_mux.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/mii/mii_muxcmp.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/mii/mii_ram.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/mii/mii_ramcmp.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/mii/mii_rom.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/mii/mii_romcmp.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/mii/mii_rxpre.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/sio/mii_sio.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/sio/mii_siosrv.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/video/modeline_calculator.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/xilinx/omdr.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/xilinx/pgm_delay.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/common/rom.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/latticesemi/sdrbaphy.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/latticesemi/sdrdqphy.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/latticesemi/sdrphy.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/common/serdes.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/xilinx/ff.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/sio/sio_ahdlc.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/sio/sio_buffer.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/sio/sio_dayahdlc.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/sio/sio_dayudp.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/sio/sio_dmactlr.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/sio/sio_flowrx.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/sio/sio_flowtx.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/sio/sio_mux.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/sio/sio_pack.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/sio/sio_ram.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/sio/sio_rgtr.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/sio/sio_sin.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/sio/sio_udp.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/common/std.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/common/timer.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/video/tmds_encoder.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/uart/uart_rx.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/uart/uart_tx.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/mii/udp_rx.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/mii/udp_tx.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/video/vga2dvid.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/video/video.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/video/videopkg.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/xilinx/xcs3_ddrbaphy.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/xilinx/xcs3_ddrdqphy.vhd
	$(VCOM) -work hdl4fpga -2002 -explicit \
		 F:/hdl4fpga.work/library/xilinx/xcs3_ddrphy.vhd

