var group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t0___u_s_e_f_p_g_a =
[
    [ "ALT_PINMUX_FPGA_UART0_USEFPGA_s", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t0___u_s_e_f_p_g_a.html#struct_a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t0___u_s_e_f_p_g_a__s", [
      [ "sel", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t0___u_s_e_f_p_g_a.html#accf23e42cbfd506e4d67fec7c33ae5cc", null ],
      [ "Reserved", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t0___u_s_e_f_p_g_a.html#a66d41bf70d4de4674d9b125dc0a3326f", null ]
    ] ],
    [ "ALT_PINMUX_FPGA_UART0_USEFPGA_SEL_LSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t0___u_s_e_f_p_g_a.html#ga9c511eeeb1dce904136cf73db74670ec", null ],
    [ "ALT_PINMUX_FPGA_UART0_USEFPGA_SEL_MSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t0___u_s_e_f_p_g_a.html#gab7b2c065f73ab7535ab9b3ae297ae83a", null ],
    [ "ALT_PINMUX_FPGA_UART0_USEFPGA_SEL_WIDTH", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t0___u_s_e_f_p_g_a.html#ga2d5d9f1a0fe0a7a7d1bf5b18c88da004", null ],
    [ "ALT_PINMUX_FPGA_UART0_USEFPGA_SEL_SET_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t0___u_s_e_f_p_g_a.html#gabeb45bb4f257933a3c0705d15c49ca20", null ],
    [ "ALT_PINMUX_FPGA_UART0_USEFPGA_SEL_CLR_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t0___u_s_e_f_p_g_a.html#gaabde5d58e8d227eaa1345845659541fb", null ],
    [ "ALT_PINMUX_FPGA_UART0_USEFPGA_SEL_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t0___u_s_e_f_p_g_a.html#gaf7032ea24925249af72229daaf1ddf64", null ],
    [ "ALT_PINMUX_FPGA_UART0_USEFPGA_SEL_GET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t0___u_s_e_f_p_g_a.html#ga0d74552d248c515f6a981acef2f35552", null ],
    [ "ALT_PINMUX_FPGA_UART0_USEFPGA_SEL_SET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t0___u_s_e_f_p_g_a.html#ga820a1dba80e3c58643e55ad3d376b97e", null ],
    [ "ALT_PINMUX_FPGA_UART0_USEFPGA_RSVD_LSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t0___u_s_e_f_p_g_a.html#ga06e102a8ef4fba410313db72cd35dbcb", null ],
    [ "ALT_PINMUX_FPGA_UART0_USEFPGA_RSVD_MSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t0___u_s_e_f_p_g_a.html#ga788935372446f5ddf4f862078db28df2", null ],
    [ "ALT_PINMUX_FPGA_UART0_USEFPGA_RSVD_WIDTH", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t0___u_s_e_f_p_g_a.html#gaba894d605d635151812ad13fffb903c3", null ],
    [ "ALT_PINMUX_FPGA_UART0_USEFPGA_RSVD_SET_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t0___u_s_e_f_p_g_a.html#ga7145a5eb1f36ba06cc7d40c2f29888aa", null ],
    [ "ALT_PINMUX_FPGA_UART0_USEFPGA_RSVD_CLR_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t0___u_s_e_f_p_g_a.html#ga807902c2af456b4a9e133791ba337816", null ],
    [ "ALT_PINMUX_FPGA_UART0_USEFPGA_RSVD_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t0___u_s_e_f_p_g_a.html#gaa9e20852994ea7cd22db466c6873a6ae", null ],
    [ "ALT_PINMUX_FPGA_UART0_USEFPGA_RSVD_GET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t0___u_s_e_f_p_g_a.html#ga0628e02cb0be3e4503604734ec49236f", null ],
    [ "ALT_PINMUX_FPGA_UART0_USEFPGA_RSVD_SET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t0___u_s_e_f_p_g_a.html#ga5240fa0106ef38f5b6679d85a8ff9178", null ],
    [ "ALT_PINMUX_FPGA_UART0_USEFPGA_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t0___u_s_e_f_p_g_a.html#ga7ee9f4da9b1b0de69edb7d578ec875d1", null ],
    [ "ALT_PINMUX_FPGA_UART0_USEFPGA_OFST", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t0___u_s_e_f_p_g_a.html#ga1be1a0c638cf790e6adc3ba3a7239859", null ],
    [ "ALT_PINMUX_FPGA_UART0_USEFPGA_t", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t0___u_s_e_f_p_g_a.html#ga6ec9c466b8841306dd34a66a8b7486cb", null ]
];