INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/malee/Documents/school/sem4/CA/labs/Lab01-Git-MaleehaKhan/Lab 05/project_1/project_1.srcs/sources_1/new/Lab_5_CA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/malee/Documents/school/sem4/CA/labs/Lab01-Git-MaleehaKhan/Lab 05/project_1/project_1.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
