module alu (
  input    clk,
  input  [7:0]  operandA,
  input  [7:0]  operandB,
  input  [2:0]  opCode,
  output [15:0] opResult
);

  always @(posedge clk)
  begin
  // TODO: add code here for the ALU; remember to either
  //       change opResult to a output reg ... type, or
  //       to declare a reg to assign in this procedure
  //       and then assign opResult = your_reg
  end
  
endmodule
