# Tiny Tapeout project information
project:
  title:        "Smart LED digital"       
  author:       "Christian Hoene"      
  discord:      "christianhoene_23391"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "i am trying to learn a bit"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     24000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_hoene_smart_led_digital"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.v"
    - "input_selector.v"
    - "low_pass_filter.v"
    - "manchester_decoder.v"
    - "framing.v"
    - "counters.v"
    - "protocol.v"
    - "serial2parallel.v"
    - "led_pwm.v"
    - "manchester_encoder.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "IN0"
  ui[1]: "IN1"
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "IN0SELECTED"
  uo[1]: "LOW_PASS_OUT"
  uo[2]: "DECODER_DATA"
  uo[3]: "DECODER_CLK"
  uo[4]: "DECODER_ERROR"
  uo[5]: "FRAME"
  uo[6]: "TEST_MODE"
  uo[7]: "PWM_SET"

  # Bidirectional pins
  uio[0]: "STATE0"
  uio[1]: "STATE1"
  uio[2]: "PROTOCOL_ERROR"
  uio[3]: "PROTOCOL_DATA"
  uio[4]: "LED_RED"
  uio[5]: "LED_GREEN"
  uio[6]: "LED_BLUE"
  uio[7]: "ENCODER_OUT"

# Do not change!
yaml_version: 6
