==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6600:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6679:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6734:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6813:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6889:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6968:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7047:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7123:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7203:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7269:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7348:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7403:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7479:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7558:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7634:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7710:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7789:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7866:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 372.715 ; gain = 0.105 ; free physical = 205 ; free virtual = 9509
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 372.715 ; gain = 0.105 ; free physical = 205 ; free virtual = 9509
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 501.438 ; gain = 128.828 ; free physical = 193 ; free virtual = 9499
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'int_55_div3' into 'operator_int_55_div3' (test.cpp:6652) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div3' (test.cpp:6668) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_55_div3' into 'operator_double_div3' (test.cpp:6699) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div3' (test.cpp:6701) automatically.
WARNING: [SYNCHK 200-23] test.cpp:6643: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 501.438 ; gain = 128.828 ; free physical = 171 ; free virtual = 9477
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:6640) in function 'int_55_div3' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div3' into 'lut_div3_chunk' (test.cpp:1401) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div3' into 'lut_div3_chunk' (test.cpp:1402) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div3' into 'lut_div3_chunk' (test.cpp:1403) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div3' into 'lut_div3_chunk' (test.cpp:1404) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q2_div3' into 'lut_div3_chunk' (test.cpp:1405) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q3_div3' into 'lut_div3_chunk' (test.cpp:1406) automatically.
INFO: [XFORM 203-602] Inlining function 'int_55_div3' into 'operator_int_55_div3' (test.cpp:6652) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div3' (test.cpp:6668) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_55_div3' into 'operator_double_div3' (test.cpp:6699) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div3' (test.cpp:6701) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:6681:7) in function 'operator_double_div3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test.cpp:6682:8) to (test.cpp:6700:3) in function 'operator_double_div3'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 501.438 ; gain = 128.828 ; free physical = 209 ; free virtual = 9517
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 501.438 ; gain = 128.828 ; free physical = 198 ; free virtual = 9506
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div3' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div3/in' to 'operator_double_div3/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div3_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.55 seconds; current allocated memory: 124.334 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 124.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (29.069ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('call_ret4_5_i_i', test.cpp:6644->test.cpp:6652->test.cpp:6699) to 'lut_div3_chunk' (3.5 ns)
	'call' operation ('call_ret4_6_i_i', test.cpp:6644->test.cpp:6652->test.cpp:6699) to 'lut_div3_chunk' (3.5 ns)
	'call' operation ('call_ret4_7_i_i', test.cpp:6644->test.cpp:6652->test.cpp:6699) to 'lut_div3_chunk' (3.5 ns)
	'call' operation ('call_ret4_8_i_i', test.cpp:6644->test.cpp:6652->test.cpp:6699) to 'lut_div3_chunk' (3.5 ns)
	'call' operation ('call_ret4_9_i_i', test.cpp:6644->test.cpp:6652->test.cpp:6699) to 'lut_div3_chunk' (3.5 ns)
	'call' operation ('call_ret4_i_i_9', test.cpp:6644->test.cpp:6652->test.cpp:6699) to 'lut_div3_chunk' (3.5 ns)
	'call' operation ('call_ret4_10_i_i', test.cpp:6644->test.cpp:6652->test.cpp:6699) to 'lut_div3_chunk' (3.5 ns)
	'call' operation ('call_ret4_11_i_i', test.cpp:6644->test.cpp:6652->test.cpp:6699) to 'lut_div3_chunk' (3.5 ns)
	multiplexor before 'phi' operation ('mant.V') with incoming values : ('ssdm_int<52 + 1024 * 0, false>.V', test.cpp:6547->test.cpp:6668) ('new_mant.V', test.cpp:6699) (1.06 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 125.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 125.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div3_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'operator_double_div3_mux_646_1_1_1' to 'operator_double_dbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_double_dbkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div3_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 126.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div3/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div3' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div3'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 128.137 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 564.609 ; gain = 192.000 ; free physical = 484 ; free virtual = 9795
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div3.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div3.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div3.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6600:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6679:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6734:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6813:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6889:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6968:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7047:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7123:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7203:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7269:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7348:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7403:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7479:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7558:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7634:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7710:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7789:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7866:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:51 ; elapsed = 00:04:19 . Memory (MB): peak = 501.391 ; gain = 128.781 ; free physical = 1683 ; free virtual = 9256
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:51 ; elapsed = 00:04:19 . Memory (MB): peak = 501.391 ; gain = 128.781 ; free physical = 1683 ; free virtual = 9256
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:52 ; elapsed = 00:04:20 . Memory (MB): peak = 564.609 ; gain = 192.000 ; free physical = 1663 ; free virtual = 9247
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'int_55_div3' into 'operator_int_55_div3' (test.cpp:6652) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div3' (test.cpp:6668) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_55_div3' into 'operator_double_div3' (test.cpp:6699) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div3' (test.cpp:6701) automatically.
WARNING: [SYNCHK 200-23] test.cpp:6643: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:52 ; elapsed = 00:04:20 . Memory (MB): peak = 565.457 ; gain = 192.848 ; free physical = 1640 ; free virtual = 9226
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:6640) in function 'int_55_div3' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div3' into 'lut_div3_chunk' (test.cpp:1401) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div3' into 'lut_div3_chunk' (test.cpp:1402) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div3' into 'lut_div3_chunk' (test.cpp:1403) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div3' into 'lut_div3_chunk' (test.cpp:1404) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q2_div3' into 'lut_div3_chunk' (test.cpp:1405) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q3_div3' into 'lut_div3_chunk' (test.cpp:1406) automatically.
INFO: [XFORM 203-602] Inlining function 'int_55_div3' into 'operator_int_55_div3' (test.cpp:6652) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div3' (test.cpp:6668) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_55_div3' into 'operator_double_div3' (test.cpp:6699) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div3' (test.cpp:6701) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:6681:7) in function 'operator_double_div3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test.cpp:6682:8) to (test.cpp:6700:3) in function 'operator_double_div3'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:53 ; elapsed = 00:04:21 . Memory (MB): peak = 565.457 ; gain = 192.848 ; free physical = 1637 ; free virtual = 9226
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:53 ; elapsed = 00:04:21 . Memory (MB): peak = 565.457 ; gain = 192.848 ; free physical = 1627 ; free virtual = 9217
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div3' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div3/in' to 'operator_double_div3/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div3_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 239.26 seconds; current allocated memory: 177.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 177.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (29.069ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('call_ret4_5_i_i', test.cpp:6644->test.cpp:6652->test.cpp:6699) to 'lut_div3_chunk' (3.5 ns)
	'call' operation ('call_ret4_6_i_i', test.cpp:6644->test.cpp:6652->test.cpp:6699) to 'lut_div3_chunk' (3.5 ns)
	'call' operation ('call_ret4_7_i_i', test.cpp:6644->test.cpp:6652->test.cpp:6699) to 'lut_div3_chunk' (3.5 ns)
	'call' operation ('call_ret4_8_i_i', test.cpp:6644->test.cpp:6652->test.cpp:6699) to 'lut_div3_chunk' (3.5 ns)
	'call' operation ('call_ret4_9_i_i', test.cpp:6644->test.cpp:6652->test.cpp:6699) to 'lut_div3_chunk' (3.5 ns)
	'call' operation ('call_ret4_i_i_9', test.cpp:6644->test.cpp:6652->test.cpp:6699) to 'lut_div3_chunk' (3.5 ns)
	'call' operation ('call_ret4_10_i_i', test.cpp:6644->test.cpp:6652->test.cpp:6699) to 'lut_div3_chunk' (3.5 ns)
	'call' operation ('call_ret4_11_i_i', test.cpp:6644->test.cpp:6652->test.cpp:6699) to 'lut_div3_chunk' (3.5 ns)
	multiplexor before 'phi' operation ('mant.V') with incoming values : ('ssdm_int<52 + 1024 * 0, false>.V', test.cpp:6547->test.cpp:6668) ('new_mant.V', test.cpp:6699) (1.06 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 177.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 178.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div3_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'operator_double_div3_mux_646_1_1_1' to 'operator_double_dbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_double_dbkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div3_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 179.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div3/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div3' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div3'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 180.852 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:54 ; elapsed = 00:04:22 . Memory (MB): peak = 565.457 ; gain = 192.848 ; free physical = 1628 ; free virtual = 9228
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div3.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div3.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div3.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 1927 ; free virtual = 10336
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 1927 ; free virtual = 10336
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 1902 ; free virtual = 10315
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div3_chunk' into 'int_55_div3' (test.cpp:181) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div3' (test.cpp:207) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_55_div3' into 'operator_double_div3' (test.cpp:236) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div3' (test.cpp:241) automatically.
WARNING: [SYNCHK 200-23] test.cpp:184: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 1889 ; free virtual = 10304
INFO: [XFORM 203-602] Inlining function 'lut_div3_chunk' into 'int_55_div3' (test.cpp:181) automatically.
INFO: [XFORM 203-602] Inlining function 'int_55_div3' into 'operator_int_55_div3' (test.cpp:192) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div3' (test.cpp:207) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_55_div3' into 'operator_double_div3' (test.cpp:236) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div3' (test.cpp:241) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:183:6) in function 'operator_double_div3'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 1856 ; free virtual = 10273
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 1853 ; free virtual = 10270
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div3' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div3/in' to 'operator_double_div3/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.292ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'shl' operation ('r.V', test.cpp:232) (2.29 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.87 seconds; current allocated memory: 104.892 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 105.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div3/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_double_div3_r0' to 'operator_double_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div3_r1' to 'operator_double_dcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div3_q0' to 'operator_double_ddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div3_q1' to 'operator_double_deOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div3_q2' to 'operator_double_dfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div3_q3' to 'operator_double_dg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div3_lshr_52ns_11ns_52_7_1' to 'operator_double_dhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div3_shl_55ns_11ns_55_7_1' to 'operator_double_dibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div3_lshr_55ns_6ns_55_7_1' to 'operator_double_djbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_double_dhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_double_dibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_double_djbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div3'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 106.799 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dhbi'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dibs'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_djbC'
INFO: [RTMG 210-279] Implementing memory 'operator_double_dbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_ddEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_deOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dg8j_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 1846 ; free virtual = 10267
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div3.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div3.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div3.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 2536 ; free virtual = 10226
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 2536 ; free virtual = 10226
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2513 ; free virtual = 10206
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div3_chunk' into 'int_55_div3' (test.cpp:181) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div3' (test.cpp:207) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_55_div3' into 'operator_double_div3' (test.cpp:236) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div3' (test.cpp:241) automatically.
WARNING: [SYNCHK 200-23] test.cpp:184: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2502 ; free virtual = 10196
INFO: [XFORM 203-602] Inlining function 'lut_div3_chunk' into 'int_55_div3' (test.cpp:181) automatically.
INFO: [XFORM 203-602] Inlining function 'int_55_div3' into 'operator_int_55_div3' (test.cpp:192) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div3' (test.cpp:207) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_55_div3' into 'operator_double_div3' (test.cpp:236) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div3' (test.cpp:241) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:183:6) in function 'operator_double_div3'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2471 ; free virtual = 10167
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2467 ; free virtual = 10163
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div3' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div3/in' to 'operator_double_div3/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.23 seconds; current allocated memory: 104.794 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 105.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div3/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_double_div3_r0' to 'operator_double_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div3_r1' to 'operator_double_dcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div3_q0' to 'operator_double_ddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div3_q1' to 'operator_double_deOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div3_q2' to 'operator_double_dfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div3_q3' to 'operator_double_dg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div3'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 106.298 MB.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_ddEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_deOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dg8j_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2460 ; free virtual = 10159
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div3.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div3.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div3.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:43 ; elapsed = 00:04:00 . Memory (MB): peak = 501.230 ; gain = 128.625 ; free physical = 2052 ; free virtual = 10073
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:43 ; elapsed = 00:04:00 . Memory (MB): peak = 501.230 ; gain = 128.625 ; free physical = 2052 ; free virtual = 10073
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:44 ; elapsed = 00:04:02 . Memory (MB): peak = 501.230 ; gain = 128.625 ; free physical = 2049 ; free virtual = 10072
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div3_chunk' into 'int_55_div3' (test.cpp:181) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div3' (test.cpp:207) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_55_div3' into 'operator_double_div3' (test.cpp:236) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div3' (test.cpp:241) automatically.
WARNING: [SYNCHK 200-23] test.cpp:184: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:44 ; elapsed = 00:04:02 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 2035 ; free virtual = 10059
INFO: [XFORM 203-602] Inlining function 'lut_div3_chunk' into 'int_55_div3' (test.cpp:181) automatically.
INFO: [XFORM 203-602] Inlining function 'int_55_div3' into 'operator_int_55_div3' (test.cpp:192) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div3' (test.cpp:207) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_55_div3' into 'operator_double_div3' (test.cpp:236) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div3' (test.cpp:241) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:183:6) in function 'operator_double_div3'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:44 ; elapsed = 00:04:02 . Memory (MB): peak = 565.273 ; gain = 192.668 ; free physical = 1999 ; free virtual = 10025
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:44 ; elapsed = 00:04:02 . Memory (MB): peak = 565.273 ; gain = 192.668 ; free physical = 1994 ; free virtual = 10020
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div3' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div3/in' to 'operator_double_div3/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.292ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'shl' operation ('r.V', test.cpp:232) (2.29 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 225.66 seconds; current allocated memory: 154.240 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 154.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div3/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_double_div3_r0' to 'operator_double_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div3_r1' to 'operator_double_dcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div3_q0' to 'operator_double_ddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div3_q1' to 'operator_double_deOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div3_q2' to 'operator_double_dfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div3_q3' to 'operator_double_dg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div3_lshr_52ns_11ns_52_7_1' to 'operator_double_dhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div3_shl_55ns_11ns_55_7_1' to 'operator_double_dibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div3_lshr_55ns_6ns_55_7_1' to 'operator_double_djbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_double_dhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_double_dibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_double_djbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div3'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 156.002 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dhbi'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dibs'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_djbC'
INFO: [RTMG 210-279] Implementing memory 'operator_double_dbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_ddEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_deOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dg8j_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:46 ; elapsed = 00:04:04 . Memory (MB): peak = 565.273 ; gain = 192.668 ; free physical = 1988 ; free virtual = 10017
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div3.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div3.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div3.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:06 ; elapsed = 00:04:06 . Memory (MB): peak = 501.230 ; gain = 128.625 ; free physical = 2101 ; free virtual = 9898
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:06 ; elapsed = 00:04:06 . Memory (MB): peak = 501.230 ; gain = 128.625 ; free physical = 2101 ; free virtual = 9898
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:07 ; elapsed = 00:04:07 . Memory (MB): peak = 501.230 ; gain = 128.625 ; free physical = 2095 ; free virtual = 9894
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div3' (test.cpp:241) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_55_div3' into 'operator_double_div3' (test.cpp:270) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div3' (test.cpp:275) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:07 ; elapsed = 00:04:07 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 2086 ; free virtual = 9887
INFO: [XFORM 203-602] Inlining function 'int_55_div3' into 'operator_int_55_div3' (test.cpp:226) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div3' (test.cpp:241) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_55_div3' into 'operator_double_div3' (test.cpp:270) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div3' (test.cpp:275) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:276:3) in function 'operator_double_div3'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:08 ; elapsed = 00:04:08 . Memory (MB): peak = 565.281 ; gain = 192.676 ; free physical = 2053 ; free virtual = 9856
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:08 ; elapsed = 00:04:08 . Memory (MB): peak = 565.281 ; gain = 192.676 ; free physical = 2048 ; free virtual = 9851
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div3' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div3/in' to 'operator_double_div3/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div3_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 228.2 seconds; current allocated memory: 162.860 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 162.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.292ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'shl' operation ('r.V', test.cpp:266) (2.29 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 163.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 164.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div3_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div3_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 164.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div3/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_double_div3_lshr_52ns_11ns_52_7_1' to 'operator_double_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div3_shl_55ns_11ns_55_7_1' to 'operator_double_dcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_double_dbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_double_dcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div3'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 165.774 MB.
INFO: [RTMG 210-279] Implementing memory 'lut_div3_chunk_r0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div3_chunk_r1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div3_chunk_q0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div3_chunk_q1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div3_chunk_q2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div3_chunk_q3_rom' using distributed ROMs.
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dbkb'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dcud'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:09 ; elapsed = 00:04:09 . Memory (MB): peak = 565.281 ; gain = 192.676 ; free physical = 2031 ; free virtual = 9842
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div3.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div3.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div3.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div4'.
INFO: [HLS 200-10] Cleaning up the solution database.
