// Seed: 1127555382
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    input uwire id_2
);
  wire id_4;
  wire id_5;
  id_6 :
  assert property (@(posedge (1)) 1)
  else $display;
  wire id_7;
  wand id_8 = 1;
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    input supply0 id_2,
    input wor id_3
    , id_27,
    input supply0 id_4,
    input supply1 id_5,
    output wor id_6,
    output tri0 id_7,
    input tri0 id_8,
    input wire id_9,
    input supply1 id_10,
    output tri1 id_11,
    output tri id_12,
    input wand id_13,
    input wor id_14,
    input tri1 id_15,
    input supply1 id_16,
    input uwire id_17,
    input tri id_18,
    input tri0 id_19,
    input wand id_20,
    input tri id_21,
    input wor id_22,
    input uwire id_23,
    output tri0 id_24
    , id_28,
    input tri id_25
);
  assign id_12 = 1;
  module_0 modCall_1 (
      id_8,
      id_25,
      id_16
  );
  assign modCall_1.type_1 = 0;
endmodule
